
ad5933HardI2C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c650  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b90  0800c7f0  0800c7f0  0001c7f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d380  0800d380  000205ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800d380  0800d380  0001d380  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d388  0800d388  000205ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d388  0800d388  0001d388  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d38c  0800d38c  0001d38c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000005ec  20000000  0800d390  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004bac  200005ec  0800d97c  000205ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005198  0800d97c  00025198  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000205ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001faf8  00000000  00000000  0002061c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005029  00000000  00000000  00040114  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001dc0  00000000  00000000  00045140  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001b90  00000000  00000000  00046f00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e85c  00000000  00000000  00048a90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002274c  00000000  00000000  000672ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ac2c1  00000000  00000000  00089a38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00135cf9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008e44  00000000  00000000  00135d4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200005ec 	.word	0x200005ec
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800c7d8 	.word	0x0800c7d8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200005f0 	.word	0x200005f0
 80001dc:	0800c7d8 	.word	0x0800c7d8

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c6c:	f000 b974 	b.w	8000f58 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	468e      	mov	lr, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d14d      	bne.n	8000d32 <__udivmoddi4+0xaa>
 8000c96:	428a      	cmp	r2, r1
 8000c98:	4694      	mov	ip, r2
 8000c9a:	d969      	bls.n	8000d70 <__udivmoddi4+0xe8>
 8000c9c:	fab2 f282 	clz	r2, r2
 8000ca0:	b152      	cbz	r2, 8000cb8 <__udivmoddi4+0x30>
 8000ca2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ca6:	f1c2 0120 	rsb	r1, r2, #32
 8000caa:	fa20 f101 	lsr.w	r1, r0, r1
 8000cae:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cb2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cb6:	4094      	lsls	r4, r2
 8000cb8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cbc:	0c21      	lsrs	r1, r4, #16
 8000cbe:	fbbe f6f8 	udiv	r6, lr, r8
 8000cc2:	fa1f f78c 	uxth.w	r7, ip
 8000cc6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cca:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cce:	fb06 f107 	mul.w	r1, r6, r7
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	d90a      	bls.n	8000cec <__udivmoddi4+0x64>
 8000cd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cda:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000cde:	f080 811f 	bcs.w	8000f20 <__udivmoddi4+0x298>
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	f240 811c 	bls.w	8000f20 <__udivmoddi4+0x298>
 8000ce8:	3e02      	subs	r6, #2
 8000cea:	4463      	add	r3, ip
 8000cec:	1a5b      	subs	r3, r3, r1
 8000cee:	b2a4      	uxth	r4, r4
 8000cf0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cfc:	fb00 f707 	mul.w	r7, r0, r7
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	d90a      	bls.n	8000d1a <__udivmoddi4+0x92>
 8000d04:	eb1c 0404 	adds.w	r4, ip, r4
 8000d08:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d0c:	f080 810a 	bcs.w	8000f24 <__udivmoddi4+0x29c>
 8000d10:	42a7      	cmp	r7, r4
 8000d12:	f240 8107 	bls.w	8000f24 <__udivmoddi4+0x29c>
 8000d16:	4464      	add	r4, ip
 8000d18:	3802      	subs	r0, #2
 8000d1a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d1e:	1be4      	subs	r4, r4, r7
 8000d20:	2600      	movs	r6, #0
 8000d22:	b11d      	cbz	r5, 8000d2c <__udivmoddi4+0xa4>
 8000d24:	40d4      	lsrs	r4, r2
 8000d26:	2300      	movs	r3, #0
 8000d28:	e9c5 4300 	strd	r4, r3, [r5]
 8000d2c:	4631      	mov	r1, r6
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d909      	bls.n	8000d4a <__udivmoddi4+0xc2>
 8000d36:	2d00      	cmp	r5, #0
 8000d38:	f000 80ef 	beq.w	8000f1a <__udivmoddi4+0x292>
 8000d3c:	2600      	movs	r6, #0
 8000d3e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d42:	4630      	mov	r0, r6
 8000d44:	4631      	mov	r1, r6
 8000d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4a:	fab3 f683 	clz	r6, r3
 8000d4e:	2e00      	cmp	r6, #0
 8000d50:	d14a      	bne.n	8000de8 <__udivmoddi4+0x160>
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d302      	bcc.n	8000d5c <__udivmoddi4+0xd4>
 8000d56:	4282      	cmp	r2, r0
 8000d58:	f200 80f9 	bhi.w	8000f4e <__udivmoddi4+0x2c6>
 8000d5c:	1a84      	subs	r4, r0, r2
 8000d5e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d62:	2001      	movs	r0, #1
 8000d64:	469e      	mov	lr, r3
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	d0e0      	beq.n	8000d2c <__udivmoddi4+0xa4>
 8000d6a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d6e:	e7dd      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000d70:	b902      	cbnz	r2, 8000d74 <__udivmoddi4+0xec>
 8000d72:	deff      	udf	#255	; 0xff
 8000d74:	fab2 f282 	clz	r2, r2
 8000d78:	2a00      	cmp	r2, #0
 8000d7a:	f040 8092 	bne.w	8000ea2 <__udivmoddi4+0x21a>
 8000d7e:	eba1 010c 	sub.w	r1, r1, ip
 8000d82:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d86:	fa1f fe8c 	uxth.w	lr, ip
 8000d8a:	2601      	movs	r6, #1
 8000d8c:	0c20      	lsrs	r0, r4, #16
 8000d8e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d92:	fb07 1113 	mls	r1, r7, r3, r1
 8000d96:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d9a:	fb0e f003 	mul.w	r0, lr, r3
 8000d9e:	4288      	cmp	r0, r1
 8000da0:	d908      	bls.n	8000db4 <__udivmoddi4+0x12c>
 8000da2:	eb1c 0101 	adds.w	r1, ip, r1
 8000da6:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000daa:	d202      	bcs.n	8000db2 <__udivmoddi4+0x12a>
 8000dac:	4288      	cmp	r0, r1
 8000dae:	f200 80cb 	bhi.w	8000f48 <__udivmoddi4+0x2c0>
 8000db2:	4643      	mov	r3, r8
 8000db4:	1a09      	subs	r1, r1, r0
 8000db6:	b2a4      	uxth	r4, r4
 8000db8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dbc:	fb07 1110 	mls	r1, r7, r0, r1
 8000dc0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000dc4:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc8:	45a6      	cmp	lr, r4
 8000dca:	d908      	bls.n	8000dde <__udivmoddi4+0x156>
 8000dcc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd0:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000dd4:	d202      	bcs.n	8000ddc <__udivmoddi4+0x154>
 8000dd6:	45a6      	cmp	lr, r4
 8000dd8:	f200 80bb 	bhi.w	8000f52 <__udivmoddi4+0x2ca>
 8000ddc:	4608      	mov	r0, r1
 8000dde:	eba4 040e 	sub.w	r4, r4, lr
 8000de2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000de6:	e79c      	b.n	8000d22 <__udivmoddi4+0x9a>
 8000de8:	f1c6 0720 	rsb	r7, r6, #32
 8000dec:	40b3      	lsls	r3, r6
 8000dee:	fa22 fc07 	lsr.w	ip, r2, r7
 8000df2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000df6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dfa:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfe:	431c      	orrs	r4, r3
 8000e00:	40f9      	lsrs	r1, r7
 8000e02:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e06:	fa00 f306 	lsl.w	r3, r0, r6
 8000e0a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e0e:	0c20      	lsrs	r0, r4, #16
 8000e10:	fa1f fe8c 	uxth.w	lr, ip
 8000e14:	fb09 1118 	mls	r1, r9, r8, r1
 8000e18:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e1c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e20:	4288      	cmp	r0, r1
 8000e22:	fa02 f206 	lsl.w	r2, r2, r6
 8000e26:	d90b      	bls.n	8000e40 <__udivmoddi4+0x1b8>
 8000e28:	eb1c 0101 	adds.w	r1, ip, r1
 8000e2c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e30:	f080 8088 	bcs.w	8000f44 <__udivmoddi4+0x2bc>
 8000e34:	4288      	cmp	r0, r1
 8000e36:	f240 8085 	bls.w	8000f44 <__udivmoddi4+0x2bc>
 8000e3a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e3e:	4461      	add	r1, ip
 8000e40:	1a09      	subs	r1, r1, r0
 8000e42:	b2a4      	uxth	r4, r4
 8000e44:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e48:	fb09 1110 	mls	r1, r9, r0, r1
 8000e4c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e50:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e54:	458e      	cmp	lr, r1
 8000e56:	d908      	bls.n	8000e6a <__udivmoddi4+0x1e2>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000e60:	d26c      	bcs.n	8000f3c <__udivmoddi4+0x2b4>
 8000e62:	458e      	cmp	lr, r1
 8000e64:	d96a      	bls.n	8000f3c <__udivmoddi4+0x2b4>
 8000e66:	3802      	subs	r0, #2
 8000e68:	4461      	add	r1, ip
 8000e6a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e6e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e72:	eba1 010e 	sub.w	r1, r1, lr
 8000e76:	42a1      	cmp	r1, r4
 8000e78:	46c8      	mov	r8, r9
 8000e7a:	46a6      	mov	lr, r4
 8000e7c:	d356      	bcc.n	8000f2c <__udivmoddi4+0x2a4>
 8000e7e:	d053      	beq.n	8000f28 <__udivmoddi4+0x2a0>
 8000e80:	b15d      	cbz	r5, 8000e9a <__udivmoddi4+0x212>
 8000e82:	ebb3 0208 	subs.w	r2, r3, r8
 8000e86:	eb61 010e 	sbc.w	r1, r1, lr
 8000e8a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e8e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e92:	40f1      	lsrs	r1, r6
 8000e94:	431f      	orrs	r7, r3
 8000e96:	e9c5 7100 	strd	r7, r1, [r5]
 8000e9a:	2600      	movs	r6, #0
 8000e9c:	4631      	mov	r1, r6
 8000e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ea2:	f1c2 0320 	rsb	r3, r2, #32
 8000ea6:	40d8      	lsrs	r0, r3
 8000ea8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eac:	fa21 f303 	lsr.w	r3, r1, r3
 8000eb0:	4091      	lsls	r1, r2
 8000eb2:	4301      	orrs	r1, r0
 8000eb4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb8:	fa1f fe8c 	uxth.w	lr, ip
 8000ebc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ec0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ec4:	0c0b      	lsrs	r3, r1, #16
 8000ec6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eca:	fb00 f60e 	mul.w	r6, r0, lr
 8000ece:	429e      	cmp	r6, r3
 8000ed0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ed4:	d908      	bls.n	8000ee8 <__udivmoddi4+0x260>
 8000ed6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eda:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000ede:	d22f      	bcs.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee0:	429e      	cmp	r6, r3
 8000ee2:	d92d      	bls.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4463      	add	r3, ip
 8000ee8:	1b9b      	subs	r3, r3, r6
 8000eea:	b289      	uxth	r1, r1
 8000eec:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ef0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ef4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef8:	fb06 f30e 	mul.w	r3, r6, lr
 8000efc:	428b      	cmp	r3, r1
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x28a>
 8000f00:	eb1c 0101 	adds.w	r1, ip, r1
 8000f04:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000f08:	d216      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0a:	428b      	cmp	r3, r1
 8000f0c:	d914      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0e:	3e02      	subs	r6, #2
 8000f10:	4461      	add	r1, ip
 8000f12:	1ac9      	subs	r1, r1, r3
 8000f14:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f18:	e738      	b.n	8000d8c <__udivmoddi4+0x104>
 8000f1a:	462e      	mov	r6, r5
 8000f1c:	4628      	mov	r0, r5
 8000f1e:	e705      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000f20:	4606      	mov	r6, r0
 8000f22:	e6e3      	b.n	8000cec <__udivmoddi4+0x64>
 8000f24:	4618      	mov	r0, r3
 8000f26:	e6f8      	b.n	8000d1a <__udivmoddi4+0x92>
 8000f28:	454b      	cmp	r3, r9
 8000f2a:	d2a9      	bcs.n	8000e80 <__udivmoddi4+0x1f8>
 8000f2c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f30:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f34:	3801      	subs	r0, #1
 8000f36:	e7a3      	b.n	8000e80 <__udivmoddi4+0x1f8>
 8000f38:	4646      	mov	r6, r8
 8000f3a:	e7ea      	b.n	8000f12 <__udivmoddi4+0x28a>
 8000f3c:	4620      	mov	r0, r4
 8000f3e:	e794      	b.n	8000e6a <__udivmoddi4+0x1e2>
 8000f40:	4640      	mov	r0, r8
 8000f42:	e7d1      	b.n	8000ee8 <__udivmoddi4+0x260>
 8000f44:	46d0      	mov	r8, sl
 8000f46:	e77b      	b.n	8000e40 <__udivmoddi4+0x1b8>
 8000f48:	3b02      	subs	r3, #2
 8000f4a:	4461      	add	r1, ip
 8000f4c:	e732      	b.n	8000db4 <__udivmoddi4+0x12c>
 8000f4e:	4630      	mov	r0, r6
 8000f50:	e709      	b.n	8000d66 <__udivmoddi4+0xde>
 8000f52:	4464      	add	r4, ip
 8000f54:	3802      	subs	r0, #2
 8000f56:	e742      	b.n	8000dde <__udivmoddi4+0x156>

08000f58 <__aeabi_idiv0>:
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop

08000f5c <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b083      	sub	sp, #12
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
 8000f64:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	683a      	ldr	r2, [r7, #0]
 8000f6a:	619a      	str	r2, [r3, #24]
}
 8000f6c:	bf00      	nop
 8000f6e:	370c      	adds	r7, #12
 8000f70:	46bd      	mov	sp, r7
 8000f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f76:	4770      	bx	lr

08000f78 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b083      	sub	sp, #12
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
 8000f80:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	041a      	lsls	r2, r3, #16
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	619a      	str	r2, [r3, #24]
}
 8000f8a:	bf00      	nop
 8000f8c:	370c      	adds	r7, #12
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr
	...

08000f98 <OLED_WR_Byte>:
//mode0
//SSD1106
//dat:/
//cmd:/ 0,;1,;
void OLED_WR_Byte(uint8_t dat,uint8_t cmd)
{	
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b084      	sub	sp, #16
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	460a      	mov	r2, r1
 8000fa2:	71fb      	strb	r3, [r7, #7]
 8000fa4:	4613      	mov	r3, r2
 8000fa6:	71bb      	strb	r3, [r7, #6]
	uint8_t* data = &dat;
 8000fa8:	1dfb      	adds	r3, r7, #7
 8000faa:	60fb      	str	r3, [r7, #12]
	//uint8_t i;
	if(cmd)
 8000fac:	79bb      	ldrb	r3, [r7, #6]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d005      	beq.n	8000fbe <OLED_WR_Byte+0x26>
	  OLED_DC_Set();
 8000fb2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fb6:	4810      	ldr	r0, [pc, #64]	; (8000ff8 <OLED_WR_Byte+0x60>)
 8000fb8:	f7ff ffd0 	bl	8000f5c <LL_GPIO_SetOutputPin>
 8000fbc:	e004      	b.n	8000fc8 <OLED_WR_Byte+0x30>
	else 
	  OLED_DC_Clr();		  
 8000fbe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fc2:	480d      	ldr	r0, [pc, #52]	; (8000ff8 <OLED_WR_Byte+0x60>)
 8000fc4:	f7ff ffd8 	bl	8000f78 <LL_GPIO_ResetOutputPin>
	OLED_CS_Clr();
 8000fc8:	2140      	movs	r1, #64	; 0x40
 8000fca:	480b      	ldr	r0, [pc, #44]	; (8000ff8 <OLED_WR_Byte+0x60>)
 8000fcc:	f7ff ffd4 	bl	8000f78 <LL_GPIO_ResetOutputPin>
	HAL_SPI_Transmit(&hspi2, (uint8_t *)data, 1, 1000);
 8000fd0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	68f9      	ldr	r1, [r7, #12]
 8000fd8:	4808      	ldr	r0, [pc, #32]	; (8000ffc <OLED_WR_Byte+0x64>)
 8000fda:	f003 fb2c 	bl	8004636 <HAL_SPI_Transmit>
//		else
//		   OLED_SDIN_Clr();
//		OLED_SCLK_Set(); //sample at the rising-edge, that is to say, the second edge for high-free-state
//		dat<<=1;
//	}
	OLED_CS_Set();
 8000fde:	2140      	movs	r1, #64	; 0x40
 8000fe0:	4805      	ldr	r0, [pc, #20]	; (8000ff8 <OLED_WR_Byte+0x60>)
 8000fe2:	f7ff ffbb 	bl	8000f5c <LL_GPIO_SetOutputPin>
	OLED_DC_Set();   	  
 8000fe6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fea:	4803      	ldr	r0, [pc, #12]	; (8000ff8 <OLED_WR_Byte+0x60>)
 8000fec:	f7ff ffb6 	bl	8000f5c <LL_GPIO_SetOutputPin>
} 
 8000ff0:	bf00      	nop
 8000ff2:	3710      	adds	r7, #16
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	40020400 	.word	0x40020400
 8000ffc:	20000680 	.word	0x20000680

08001000 <OLED_Set_Pos>:
#endif
	void OLED_Set_Pos(unsigned char x, unsigned char y) 
{ 
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0
 8001006:	4603      	mov	r3, r0
 8001008:	460a      	mov	r2, r1
 800100a:	71fb      	strb	r3, [r7, #7]
 800100c:	4613      	mov	r3, r2
 800100e:	71bb      	strb	r3, [r7, #6]
	OLED_WR_Byte(0xb0+y,OLED_CMD);
 8001010:	79bb      	ldrb	r3, [r7, #6]
 8001012:	3b50      	subs	r3, #80	; 0x50
 8001014:	b2db      	uxtb	r3, r3
 8001016:	2100      	movs	r1, #0
 8001018:	4618      	mov	r0, r3
 800101a:	f7ff ffbd 	bl	8000f98 <OLED_WR_Byte>
	OLED_WR_Byte(((x&0xf0)>>4)|0x10,OLED_CMD);
 800101e:	79fb      	ldrb	r3, [r7, #7]
 8001020:	091b      	lsrs	r3, r3, #4
 8001022:	b2db      	uxtb	r3, r3
 8001024:	f043 0310 	orr.w	r3, r3, #16
 8001028:	b2db      	uxtb	r3, r3
 800102a:	2100      	movs	r1, #0
 800102c:	4618      	mov	r0, r3
 800102e:	f7ff ffb3 	bl	8000f98 <OLED_WR_Byte>
	OLED_WR_Byte((x&0x0f)|0x01,OLED_CMD); 
 8001032:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001036:	f003 030e 	and.w	r3, r3, #14
 800103a:	b25b      	sxtb	r3, r3
 800103c:	f043 0301 	orr.w	r3, r3, #1
 8001040:	b25b      	sxtb	r3, r3
 8001042:	b2db      	uxtb	r3, r3
 8001044:	2100      	movs	r1, #0
 8001046:	4618      	mov	r0, r3
 8001048:	f7ff ffa6 	bl	8000f98 <OLED_WR_Byte>
}   	  
 800104c:	bf00      	nop
 800104e:	3708      	adds	r7, #8
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}

08001054 <OLED_Clear>:
	OLED_WR_Byte(0X10,OLED_CMD);  //DCDC OFF
	OLED_WR_Byte(0XAE,OLED_CMD);  //DISPLAY OFF
}		   			 
//,,!!!!	  
void OLED_Clear(void)  
{  
 8001054:	b580      	push	{r7, lr}
 8001056:	b082      	sub	sp, #8
 8001058:	af00      	add	r7, sp, #0
	uint8_t i,n;
	for(i=0;i<8;i++)  
 800105a:	2300      	movs	r3, #0
 800105c:	71fb      	strb	r3, [r7, #7]
 800105e:	e01f      	b.n	80010a0 <OLED_Clear+0x4c>
	{  
		OLED_WR_Byte (0xb0+i,OLED_CMD);    //0~7
 8001060:	79fb      	ldrb	r3, [r7, #7]
 8001062:	3b50      	subs	r3, #80	; 0x50
 8001064:	b2db      	uxtb	r3, r3
 8001066:	2100      	movs	r1, #0
 8001068:	4618      	mov	r0, r3
 800106a:	f7ff ff95 	bl	8000f98 <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      //
 800106e:	2100      	movs	r1, #0
 8001070:	2000      	movs	r0, #0
 8001072:	f7ff ff91 	bl	8000f98 <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);      //   
 8001076:	2100      	movs	r1, #0
 8001078:	2010      	movs	r0, #16
 800107a:	f7ff ff8d 	bl	8000f98 <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(0,OLED_DATA); 
 800107e:	2300      	movs	r3, #0
 8001080:	71bb      	strb	r3, [r7, #6]
 8001082:	e006      	b.n	8001092 <OLED_Clear+0x3e>
 8001084:	2101      	movs	r1, #1
 8001086:	2000      	movs	r0, #0
 8001088:	f7ff ff86 	bl	8000f98 <OLED_WR_Byte>
 800108c:	79bb      	ldrb	r3, [r7, #6]
 800108e:	3301      	adds	r3, #1
 8001090:	71bb      	strb	r3, [r7, #6]
 8001092:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001096:	2b00      	cmp	r3, #0
 8001098:	daf4      	bge.n	8001084 <OLED_Clear+0x30>
	for(i=0;i<8;i++)  
 800109a:	79fb      	ldrb	r3, [r7, #7]
 800109c:	3301      	adds	r3, #1
 800109e:	71fb      	strb	r3, [r7, #7]
 80010a0:	79fb      	ldrb	r3, [r7, #7]
 80010a2:	2b07      	cmp	r3, #7
 80010a4:	d9dc      	bls.n	8001060 <OLED_Clear+0xc>
	} //
}
 80010a6:	bf00      	nop
 80010a8:	bf00      	nop
 80010aa:	3708      	adds	r7, #8
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}

080010b0 <OLED_ShowChar>:
//x:0~127
//y:0~63
//mode:0,;1,				 
//size: 16/12 
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr)
{      	
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	4603      	mov	r3, r0
 80010b8:	71fb      	strb	r3, [r7, #7]
 80010ba:	460b      	mov	r3, r1
 80010bc:	71bb      	strb	r3, [r7, #6]
 80010be:	4613      	mov	r3, r2
 80010c0:	717b      	strb	r3, [r7, #5]
	unsigned char c=0,i=0;	
 80010c2:	2300      	movs	r3, #0
 80010c4:	73bb      	strb	r3, [r7, #14]
 80010c6:	2300      	movs	r3, #0
 80010c8:	73fb      	strb	r3, [r7, #15]
		c=chr-' ';//			
 80010ca:	797b      	ldrb	r3, [r7, #5]
 80010cc:	3b20      	subs	r3, #32
 80010ce:	73bb      	strb	r3, [r7, #14]
		if(x>Max_Column-1){x=0;y=y+2;}
 80010d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	da04      	bge.n	80010e2 <OLED_ShowChar+0x32>
 80010d8:	2300      	movs	r3, #0
 80010da:	71fb      	strb	r3, [r7, #7]
 80010dc:	79bb      	ldrb	r3, [r7, #6]
 80010de:	3302      	adds	r3, #2
 80010e0:	71bb      	strb	r3, [r7, #6]
		if(SIZE ==16)
			{
			OLED_Set_Pos(x,y);	
 80010e2:	79ba      	ldrb	r2, [r7, #6]
 80010e4:	79fb      	ldrb	r3, [r7, #7]
 80010e6:	4611      	mov	r1, r2
 80010e8:	4618      	mov	r0, r3
 80010ea:	f7ff ff89 	bl	8001000 <OLED_Set_Pos>
			for(i=0;i<8;i++)
 80010ee:	2300      	movs	r3, #0
 80010f0:	73fb      	strb	r3, [r7, #15]
 80010f2:	e00c      	b.n	800110e <OLED_ShowChar+0x5e>
			OLED_WR_Byte(F8X16[c*16+i],OLED_DATA);
 80010f4:	7bbb      	ldrb	r3, [r7, #14]
 80010f6:	011a      	lsls	r2, r3, #4
 80010f8:	7bfb      	ldrb	r3, [r7, #15]
 80010fa:	4413      	add	r3, r2
 80010fc:	4a16      	ldr	r2, [pc, #88]	; (8001158 <OLED_ShowChar+0xa8>)
 80010fe:	5cd3      	ldrb	r3, [r2, r3]
 8001100:	2101      	movs	r1, #1
 8001102:	4618      	mov	r0, r3
 8001104:	f7ff ff48 	bl	8000f98 <OLED_WR_Byte>
			for(i=0;i<8;i++)
 8001108:	7bfb      	ldrb	r3, [r7, #15]
 800110a:	3301      	adds	r3, #1
 800110c:	73fb      	strb	r3, [r7, #15]
 800110e:	7bfb      	ldrb	r3, [r7, #15]
 8001110:	2b07      	cmp	r3, #7
 8001112:	d9ef      	bls.n	80010f4 <OLED_ShowChar+0x44>
			OLED_Set_Pos(x,y+1);
 8001114:	79bb      	ldrb	r3, [r7, #6]
 8001116:	3301      	adds	r3, #1
 8001118:	b2da      	uxtb	r2, r3
 800111a:	79fb      	ldrb	r3, [r7, #7]
 800111c:	4611      	mov	r1, r2
 800111e:	4618      	mov	r0, r3
 8001120:	f7ff ff6e 	bl	8001000 <OLED_Set_Pos>
			for(i=0;i<8;i++)
 8001124:	2300      	movs	r3, #0
 8001126:	73fb      	strb	r3, [r7, #15]
 8001128:	e00d      	b.n	8001146 <OLED_ShowChar+0x96>
			OLED_WR_Byte(F8X16[c*16+i+8],OLED_DATA);
 800112a:	7bbb      	ldrb	r3, [r7, #14]
 800112c:	011a      	lsls	r2, r3, #4
 800112e:	7bfb      	ldrb	r3, [r7, #15]
 8001130:	4413      	add	r3, r2
 8001132:	3308      	adds	r3, #8
 8001134:	4a08      	ldr	r2, [pc, #32]	; (8001158 <OLED_ShowChar+0xa8>)
 8001136:	5cd3      	ldrb	r3, [r2, r3]
 8001138:	2101      	movs	r1, #1
 800113a:	4618      	mov	r0, r3
 800113c:	f7ff ff2c 	bl	8000f98 <OLED_WR_Byte>
			for(i=0;i<8;i++)
 8001140:	7bfb      	ldrb	r3, [r7, #15]
 8001142:	3301      	adds	r3, #1
 8001144:	73fb      	strb	r3, [r7, #15]
 8001146:	7bfb      	ldrb	r3, [r7, #15]
 8001148:	2b07      	cmp	r3, #7
 800114a:	d9ee      	bls.n	800112a <OLED_ShowChar+0x7a>
				OLED_Set_Pos(x,y+1);
				for(i=0;i<6;i++)
				OLED_WR_Byte(F6x8[c][i],OLED_DATA);
				
			}
}
 800114c:	bf00      	nop
 800114e:	bf00      	nop
 8001150:	3710      	adds	r7, #16
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	0800c8a4 	.word	0x0800c8a4

0800115c <OLED_ShowString>:
	 	OLED_ShowChar(x+(size/2)*t,y,temp+'0'); 
	}
} 
//
void OLED_ShowString(uint8_t x,uint8_t y,uint8_t *chr)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b084      	sub	sp, #16
 8001160:	af00      	add	r7, sp, #0
 8001162:	4603      	mov	r3, r0
 8001164:	603a      	str	r2, [r7, #0]
 8001166:	71fb      	strb	r3, [r7, #7]
 8001168:	460b      	mov	r3, r1
 800116a:	71bb      	strb	r3, [r7, #6]
	unsigned char j=0;
 800116c:	2300      	movs	r3, #0
 800116e:	73fb      	strb	r3, [r7, #15]
	while (chr[j]!='\0')
 8001170:	e016      	b.n	80011a0 <OLED_ShowString+0x44>
	{		OLED_ShowChar(x,y,chr[j]);
 8001172:	7bfb      	ldrb	r3, [r7, #15]
 8001174:	683a      	ldr	r2, [r7, #0]
 8001176:	4413      	add	r3, r2
 8001178:	781a      	ldrb	r2, [r3, #0]
 800117a:	79b9      	ldrb	r1, [r7, #6]
 800117c:	79fb      	ldrb	r3, [r7, #7]
 800117e:	4618      	mov	r0, r3
 8001180:	f7ff ff96 	bl	80010b0 <OLED_ShowChar>
			x+=8;
 8001184:	79fb      	ldrb	r3, [r7, #7]
 8001186:	3308      	adds	r3, #8
 8001188:	71fb      	strb	r3, [r7, #7]
		if(x>120){x=0;y+=2;}
 800118a:	79fb      	ldrb	r3, [r7, #7]
 800118c:	2b78      	cmp	r3, #120	; 0x78
 800118e:	d904      	bls.n	800119a <OLED_ShowString+0x3e>
 8001190:	2300      	movs	r3, #0
 8001192:	71fb      	strb	r3, [r7, #7]
 8001194:	79bb      	ldrb	r3, [r7, #6]
 8001196:	3302      	adds	r3, #2
 8001198:	71bb      	strb	r3, [r7, #6]
			j++;
 800119a:	7bfb      	ldrb	r3, [r7, #15]
 800119c:	3301      	adds	r3, #1
 800119e:	73fb      	strb	r3, [r7, #15]
	while (chr[j]!='\0')
 80011a0:	7bfb      	ldrb	r3, [r7, #15]
 80011a2:	683a      	ldr	r2, [r7, #0]
 80011a4:	4413      	add	r3, r2
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d1e2      	bne.n	8001172 <OLED_ShowString+0x16>
	}
}
 80011ac:	bf00      	nop
 80011ae:	bf00      	nop
 80011b0:	3710      	adds	r7, #16
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}

080011b6 <OLED_DrawBMP>:
				adder+=1;
      }					
}
/***********BMP12864(x,y),x0127y07*****************/
void OLED_DrawBMP(unsigned char x0, unsigned char y0,unsigned char x1, unsigned char y1,unsigned char BMP[])
{ 	
 80011b6:	b590      	push	{r4, r7, lr}
 80011b8:	b085      	sub	sp, #20
 80011ba:	af00      	add	r7, sp, #0
 80011bc:	4604      	mov	r4, r0
 80011be:	4608      	mov	r0, r1
 80011c0:	4611      	mov	r1, r2
 80011c2:	461a      	mov	r2, r3
 80011c4:	4623      	mov	r3, r4
 80011c6:	71fb      	strb	r3, [r7, #7]
 80011c8:	4603      	mov	r3, r0
 80011ca:	71bb      	strb	r3, [r7, #6]
 80011cc:	460b      	mov	r3, r1
 80011ce:	717b      	strb	r3, [r7, #5]
 80011d0:	4613      	mov	r3, r2
 80011d2:	713b      	strb	r3, [r7, #4]
 unsigned int j=0;
 80011d4:	2300      	movs	r3, #0
 80011d6:	60fb      	str	r3, [r7, #12]
 unsigned char x,y;
  
  if(y1%8==0) y=y1/8;      
 80011d8:	793b      	ldrb	r3, [r7, #4]
 80011da:	f003 0307 	and.w	r3, r3, #7
 80011de:	b2db      	uxtb	r3, r3
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d103      	bne.n	80011ec <OLED_DrawBMP+0x36>
 80011e4:	793b      	ldrb	r3, [r7, #4]
 80011e6:	08db      	lsrs	r3, r3, #3
 80011e8:	72bb      	strb	r3, [r7, #10]
 80011ea:	e004      	b.n	80011f6 <OLED_DrawBMP+0x40>
  else y=y1/8+1;
 80011ec:	793b      	ldrb	r3, [r7, #4]
 80011ee:	08db      	lsrs	r3, r3, #3
 80011f0:	b2db      	uxtb	r3, r3
 80011f2:	3301      	adds	r3, #1
 80011f4:	72bb      	strb	r3, [r7, #10]
	for(y=y0;y<y1;y++)
 80011f6:	79bb      	ldrb	r3, [r7, #6]
 80011f8:	72bb      	strb	r3, [r7, #10]
 80011fa:	e01c      	b.n	8001236 <OLED_DrawBMP+0x80>
	{
		OLED_Set_Pos(x0,y);
 80011fc:	7aba      	ldrb	r2, [r7, #10]
 80011fe:	79fb      	ldrb	r3, [r7, #7]
 8001200:	4611      	mov	r1, r2
 8001202:	4618      	mov	r0, r3
 8001204:	f7ff fefc 	bl	8001000 <OLED_Set_Pos>
    for(x=x0;x<x1;x++)
 8001208:	79fb      	ldrb	r3, [r7, #7]
 800120a:	72fb      	strb	r3, [r7, #11]
 800120c:	e00c      	b.n	8001228 <OLED_DrawBMP+0x72>
	    {      
	    	OLED_WR_Byte(BMP[j++],OLED_DATA);	    	
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	1c5a      	adds	r2, r3, #1
 8001212:	60fa      	str	r2, [r7, #12]
 8001214:	6a3a      	ldr	r2, [r7, #32]
 8001216:	4413      	add	r3, r2
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	2101      	movs	r1, #1
 800121c:	4618      	mov	r0, r3
 800121e:	f7ff febb 	bl	8000f98 <OLED_WR_Byte>
    for(x=x0;x<x1;x++)
 8001222:	7afb      	ldrb	r3, [r7, #11]
 8001224:	3301      	adds	r3, #1
 8001226:	72fb      	strb	r3, [r7, #11]
 8001228:	7afa      	ldrb	r2, [r7, #11]
 800122a:	797b      	ldrb	r3, [r7, #5]
 800122c:	429a      	cmp	r2, r3
 800122e:	d3ee      	bcc.n	800120e <OLED_DrawBMP+0x58>
	for(y=y0;y<y1;y++)
 8001230:	7abb      	ldrb	r3, [r7, #10]
 8001232:	3301      	adds	r3, #1
 8001234:	72bb      	strb	r3, [r7, #10]
 8001236:	7aba      	ldrb	r2, [r7, #10]
 8001238:	793b      	ldrb	r3, [r7, #4]
 800123a:	429a      	cmp	r2, r3
 800123c:	d3de      	bcc.n	80011fc <OLED_DrawBMP+0x46>
	    }
	}
} 
 800123e:	bf00      	nop
 8001240:	bf00      	nop
 8001242:	3714      	adds	r7, #20
 8001244:	46bd      	mov	sp, r7
 8001246:	bd90      	pop	{r4, r7, pc}

08001248 <OLED_Init>:


//SSD1306					    
void OLED_Init(void)
{ 	
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0
//
//
// #endif
//

	OLED_CS_Clr();
 800124c:	2140      	movs	r1, #64	; 0x40
 800124e:	484b      	ldr	r0, [pc, #300]	; (800137c <OLED_Init+0x134>)
 8001250:	f7ff fe92 	bl	8000f78 <LL_GPIO_ResetOutputPin>
    OLED_RST_Clr();
 8001254:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001258:	4848      	ldr	r0, [pc, #288]	; (800137c <OLED_Init+0x134>)
 800125a:	f7ff fe8d 	bl	8000f78 <LL_GPIO_ResetOutputPin>
	HAL_Delay(300);
 800125e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001262:	f001 ff0b 	bl	800307c <HAL_Delay>
	OLED_RST_Set();
 8001266:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800126a:	4844      	ldr	r0, [pc, #272]	; (800137c <OLED_Init+0x134>)
 800126c:	f7ff fe76 	bl	8000f5c <LL_GPIO_SetOutputPin>
	HAL_Delay(300);
 8001270:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001274:	f001 ff02 	bl	800307c <HAL_Delay>
	OLED_RST_Set(); 
 8001278:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800127c:	483f      	ldr	r0, [pc, #252]	; (800137c <OLED_Init+0x134>)
 800127e:	f7ff fe6d 	bl	8000f5c <LL_GPIO_SetOutputPin>
					  
	OLED_WR_Byte(0xAE,OLED_CMD);//--turn off oled panel
 8001282:	2100      	movs	r1, #0
 8001284:	20ae      	movs	r0, #174	; 0xae
 8001286:	f7ff fe87 	bl	8000f98 <OLED_WR_Byte>
	OLED_WR_Byte(0x00,OLED_CMD);//---set low column address
 800128a:	2100      	movs	r1, #0
 800128c:	2000      	movs	r0, #0
 800128e:	f7ff fe83 	bl	8000f98 <OLED_WR_Byte>
	OLED_WR_Byte(0x10,OLED_CMD);//---set high column address
 8001292:	2100      	movs	r1, #0
 8001294:	2010      	movs	r0, #16
 8001296:	f7ff fe7f 	bl	8000f98 <OLED_WR_Byte>
	OLED_WR_Byte(0x40,OLED_CMD);//--set start line address  Set Mapping RAM Display Start Line (0x00~0x3F)
 800129a:	2100      	movs	r1, #0
 800129c:	2040      	movs	r0, #64	; 0x40
 800129e:	f7ff fe7b 	bl	8000f98 <OLED_WR_Byte>
	OLED_WR_Byte(0x81,OLED_CMD);//--set contrast control register
 80012a2:	2100      	movs	r1, #0
 80012a4:	2081      	movs	r0, #129	; 0x81
 80012a6:	f7ff fe77 	bl	8000f98 <OLED_WR_Byte>
	OLED_WR_Byte(0xCF,OLED_CMD); // Set SEG Output Current Brightness
 80012aa:	2100      	movs	r1, #0
 80012ac:	20cf      	movs	r0, #207	; 0xcf
 80012ae:	f7ff fe73 	bl	8000f98 <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD);//--Set SEG/Column Mapping     0xa0 0xa1
 80012b2:	2100      	movs	r1, #0
 80012b4:	20a1      	movs	r0, #161	; 0xa1
 80012b6:	f7ff fe6f 	bl	8000f98 <OLED_WR_Byte>
	OLED_WR_Byte(0xC8,OLED_CMD);//Set COM/Row Scan Direction   0xc0 0xc8
 80012ba:	2100      	movs	r1, #0
 80012bc:	20c8      	movs	r0, #200	; 0xc8
 80012be:	f7ff fe6b 	bl	8000f98 <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD);//--set normal display
 80012c2:	2100      	movs	r1, #0
 80012c4:	20a6      	movs	r0, #166	; 0xa6
 80012c6:	f7ff fe67 	bl	8000f98 <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD);//--set multiplex ratio(1 to 64)
 80012ca:	2100      	movs	r1, #0
 80012cc:	20a8      	movs	r0, #168	; 0xa8
 80012ce:	f7ff fe63 	bl	8000f98 <OLED_WR_Byte>
	OLED_WR_Byte(0x3f,OLED_CMD);//--1/64 duty
 80012d2:	2100      	movs	r1, #0
 80012d4:	203f      	movs	r0, #63	; 0x3f
 80012d6:	f7ff fe5f 	bl	8000f98 <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);//-set display offset	Shift Mapping RAM Counter (0x00~0x3F)
 80012da:	2100      	movs	r1, #0
 80012dc:	20d3      	movs	r0, #211	; 0xd3
 80012de:	f7ff fe5b 	bl	8000f98 <OLED_WR_Byte>
	OLED_WR_Byte(0x00,OLED_CMD);//-not offset
 80012e2:	2100      	movs	r1, #0
 80012e4:	2000      	movs	r0, #0
 80012e6:	f7ff fe57 	bl	8000f98 <OLED_WR_Byte>
	OLED_WR_Byte(0xd5,OLED_CMD);//--set display clock divide ratio/oscillator frequency
 80012ea:	2100      	movs	r1, #0
 80012ec:	20d5      	movs	r0, #213	; 0xd5
 80012ee:	f7ff fe53 	bl	8000f98 <OLED_WR_Byte>
	OLED_WR_Byte(0x80,OLED_CMD);//--set divide ratio, Set Clock as 100 Frames/Sec
 80012f2:	2100      	movs	r1, #0
 80012f4:	2080      	movs	r0, #128	; 0x80
 80012f6:	f7ff fe4f 	bl	8000f98 <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD);//--set pre-charge period
 80012fa:	2100      	movs	r1, #0
 80012fc:	20d9      	movs	r0, #217	; 0xd9
 80012fe:	f7ff fe4b 	bl	8000f98 <OLED_WR_Byte>
	OLED_WR_Byte(0xF1,OLED_CMD);//Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
 8001302:	2100      	movs	r1, #0
 8001304:	20f1      	movs	r0, #241	; 0xf1
 8001306:	f7ff fe47 	bl	8000f98 <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD);//--set com pins hardware configuration
 800130a:	2100      	movs	r1, #0
 800130c:	20da      	movs	r0, #218	; 0xda
 800130e:	f7ff fe43 	bl	8000f98 <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD);
 8001312:	2100      	movs	r1, #0
 8001314:	2012      	movs	r0, #18
 8001316:	f7ff fe3f 	bl	8000f98 <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD);//--set vcomh
 800131a:	2100      	movs	r1, #0
 800131c:	20db      	movs	r0, #219	; 0xdb
 800131e:	f7ff fe3b 	bl	8000f98 <OLED_WR_Byte>
	OLED_WR_Byte(0x40,OLED_CMD);//Set VCOM Deselect Level
 8001322:	2100      	movs	r1, #0
 8001324:	2040      	movs	r0, #64	; 0x40
 8001326:	f7ff fe37 	bl	8000f98 <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD);//-Set Page Addressing Mode (0x00/0x01/0x02)
 800132a:	2100      	movs	r1, #0
 800132c:	2020      	movs	r0, #32
 800132e:	f7ff fe33 	bl	8000f98 <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD);//
 8001332:	2100      	movs	r1, #0
 8001334:	2002      	movs	r0, #2
 8001336:	f7ff fe2f 	bl	8000f98 <OLED_WR_Byte>
	OLED_WR_Byte(0x8D,OLED_CMD);//--set Charge Pump enable/disable
 800133a:	2100      	movs	r1, #0
 800133c:	208d      	movs	r0, #141	; 0x8d
 800133e:	f7ff fe2b 	bl	8000f98 <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD);//--set(0x10) disable
 8001342:	2100      	movs	r1, #0
 8001344:	2014      	movs	r0, #20
 8001346:	f7ff fe27 	bl	8000f98 <OLED_WR_Byte>
	OLED_WR_Byte(0xA4,OLED_CMD);// Disable Entire Display On (0xa4/0xa5)
 800134a:	2100      	movs	r1, #0
 800134c:	20a4      	movs	r0, #164	; 0xa4
 800134e:	f7ff fe23 	bl	8000f98 <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD);// Disable Inverse Display On (0xa6/a7) 
 8001352:	2100      	movs	r1, #0
 8001354:	20a6      	movs	r0, #166	; 0xa6
 8001356:	f7ff fe1f 	bl	8000f98 <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD);//--turn on oled panel
 800135a:	2100      	movs	r1, #0
 800135c:	20af      	movs	r0, #175	; 0xaf
 800135e:	f7ff fe1b 	bl	8000f98 <OLED_WR_Byte>
	
	OLED_WR_Byte(0xAF,OLED_CMD); /*display ON*/ 
 8001362:	2100      	movs	r1, #0
 8001364:	20af      	movs	r0, #175	; 0xaf
 8001366:	f7ff fe17 	bl	8000f98 <OLED_WR_Byte>
	OLED_Clear();
 800136a:	f7ff fe73 	bl	8001054 <OLED_Clear>
	OLED_Set_Pos(0,0); 	
 800136e:	2100      	movs	r1, #0
 8001370:	2000      	movs	r0, #0
 8001372:	f7ff fe45 	bl	8001000 <OLED_Set_Pos>
}  
 8001376:	bf00      	nop
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	40020400 	.word	0x40020400

08001380 <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001380:	b480      	push	{r7}
 8001382:	b085      	sub	sp, #20
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
 8001388:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	695b      	ldr	r3, [r3, #20]
 800138e:	60fb      	str	r3, [r7, #12]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 8001390:	68fa      	ldr	r2, [r7, #12]
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	4013      	ands	r3, r2
 8001396:	041a      	lsls	r2, r3, #16
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	43d9      	mvns	r1, r3
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	400b      	ands	r3, r1
 80013a0:	431a      	orrs	r2, r3
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	619a      	str	r2, [r3, #24]
}
 80013a6:	bf00      	nop
 80013a8:	3714      	adds	r7, #20
 80013aa:	46bd      	mov	sp, r7
 80013ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b0:	4770      	bx	lr
	...

080013b4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of myBinarySem01 */
  myBinarySem01Handle = osSemaphoreNew(1, 1, &myBinarySem01_attributes);
 80013b8:	4a18      	ldr	r2, [pc, #96]	; (800141c <MX_FREERTOS_Init+0x68>)
 80013ba:	2101      	movs	r1, #1
 80013bc:	2001      	movs	r0, #1
 80013be:	f004 fdb0 	bl	8005f22 <osSemaphoreNew>
 80013c2:	4603      	mov	r3, r0
 80013c4:	4a16      	ldr	r2, [pc, #88]	; (8001420 <MX_FREERTOS_Init+0x6c>)
 80013c6:	6013      	str	r3, [r2, #0]

  /* creation of myBinarySem02 */
  myBinarySem02Handle = osSemaphoreNew(1, 1, &myBinarySem02_attributes);
 80013c8:	4a16      	ldr	r2, [pc, #88]	; (8001424 <MX_FREERTOS_Init+0x70>)
 80013ca:	2101      	movs	r1, #1
 80013cc:	2001      	movs	r0, #1
 80013ce:	f004 fda8 	bl	8005f22 <osSemaphoreNew>
 80013d2:	4603      	mov	r3, r0
 80013d4:	4a14      	ldr	r2, [pc, #80]	; (8001428 <MX_FREERTOS_Init+0x74>)
 80013d6:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80013d8:	4a14      	ldr	r2, [pc, #80]	; (800142c <MX_FREERTOS_Init+0x78>)
 80013da:	2100      	movs	r1, #0
 80013dc:	4814      	ldr	r0, [pc, #80]	; (8001430 <MX_FREERTOS_Init+0x7c>)
 80013de:	f004 fcf3 	bl	8005dc8 <osThreadNew>
 80013e2:	4603      	mov	r3, r0
 80013e4:	4a13      	ldr	r2, [pc, #76]	; (8001434 <MX_FREERTOS_Init+0x80>)
 80013e6:	6013      	str	r3, [r2, #0]

  /* creation of myTask02 */
  myTask02Handle = osThreadNew(StartTask02, NULL, &myTask02_attributes);
 80013e8:	4a13      	ldr	r2, [pc, #76]	; (8001438 <MX_FREERTOS_Init+0x84>)
 80013ea:	2100      	movs	r1, #0
 80013ec:	4813      	ldr	r0, [pc, #76]	; (800143c <MX_FREERTOS_Init+0x88>)
 80013ee:	f004 fceb 	bl	8005dc8 <osThreadNew>
 80013f2:	4603      	mov	r3, r0
 80013f4:	4a12      	ldr	r2, [pc, #72]	; (8001440 <MX_FREERTOS_Init+0x8c>)
 80013f6:	6013      	str	r3, [r2, #0]

  /* creation of myTask03 */
  myTask03Handle = osThreadNew(StartTask03, NULL, &myTask03_attributes);
 80013f8:	4a12      	ldr	r2, [pc, #72]	; (8001444 <MX_FREERTOS_Init+0x90>)
 80013fa:	2100      	movs	r1, #0
 80013fc:	4812      	ldr	r0, [pc, #72]	; (8001448 <MX_FREERTOS_Init+0x94>)
 80013fe:	f004 fce3 	bl	8005dc8 <osThreadNew>
 8001402:	4603      	mov	r3, r0
 8001404:	4a11      	ldr	r2, [pc, #68]	; (800144c <MX_FREERTOS_Init+0x98>)
 8001406:	6013      	str	r3, [r2, #0]

  /* creation of myTask04 */
  myTask04Handle = osThreadNew(StartTask04, NULL, &myTask04_attributes);
 8001408:	4a11      	ldr	r2, [pc, #68]	; (8001450 <MX_FREERTOS_Init+0x9c>)
 800140a:	2100      	movs	r1, #0
 800140c:	4811      	ldr	r0, [pc, #68]	; (8001454 <MX_FREERTOS_Init+0xa0>)
 800140e:	f004 fcdb 	bl	8005dc8 <osThreadNew>
 8001412:	4603      	mov	r3, r0
 8001414:	4a10      	ldr	r2, [pc, #64]	; (8001458 <MX_FREERTOS_Init+0xa4>)
 8001416:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001418:	bf00      	nop
 800141a:	bd80      	pop	{r7, pc}
 800141c:	0800cf24 	.word	0x0800cf24
 8001420:	20000624 	.word	0x20000624
 8001424:	0800cf34 	.word	0x0800cf34
 8001428:	20000628 	.word	0x20000628
 800142c:	0800ce94 	.word	0x0800ce94
 8001430:	0800145d 	.word	0x0800145d
 8001434:	20000614 	.word	0x20000614
 8001438:	0800ceb8 	.word	0x0800ceb8
 800143c:	0800147d 	.word	0x0800147d
 8001440:	20000618 	.word	0x20000618
 8001444:	0800cedc 	.word	0x0800cedc
 8001448:	08001565 	.word	0x08001565
 800144c:	2000061c 	.word	0x2000061c
 8001450:	0800cf00 	.word	0x0800cf00
 8001454:	080015d5 	.word	0x080015d5
 8001458:	20000620 	.word	0x20000620

0800145c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
	LL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin);
 8001464:	2120      	movs	r1, #32
 8001466:	4804      	ldr	r0, [pc, #16]	; (8001478 <StartDefaultTask+0x1c>)
 8001468:	f7ff ff8a 	bl	8001380 <LL_GPIO_TogglePin>
	osDelay(500);
 800146c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001470:	f004 fd3c 	bl	8005eec <osDelay>
	LL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin);
 8001474:	e7f6      	b.n	8001464 <StartDefaultTask+0x8>
 8001476:	bf00      	nop
 8001478:	40020000 	.word	0x40020000

0800147c <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b08a      	sub	sp, #40	; 0x28
 8001480:	af02      	add	r7, sp, #8
 8001482:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */

	uint8_t iTemp[20];
	float count;
	//uint32_t i=0;
	OLED_Init();
 8001484:	f7ff fee0 	bl	8001248 <OLED_Init>
	osDelay(500);
 8001488:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800148c:	f004 fd2e 	bl	8005eec <osDelay>

	count = Temperature_Test();
 8001490:	f001 fcf6 	bl	8002e80 <Temperature_Test>
 8001494:	ed87 0a07 	vstr	s0, [r7, #28]


	AD5933_FreInit(10000,100);
 8001498:	eddf 0a2b 	vldr	s1, [pc, #172]	; 8001548 <StartTask02+0xcc>
 800149c:	ed9f 0a2b 	vldr	s0, [pc, #172]	; 800154c <StartTask02+0xd0>
 80014a0:	f001 fb66 	bl	8002b70 <AD5933_FreInit>

	OLED_Clear();
 80014a4:	f7ff fdd6 	bl	8001054 <OLED_Clear>
	OLED_DrawBMP(0,0,128,8,(unsigned char *)Bnana_BMP0);//
 80014a8:	4b29      	ldr	r3, [pc, #164]	; (8001550 <StartTask02+0xd4>)
 80014aa:	9300      	str	r3, [sp, #0]
 80014ac:	2308      	movs	r3, #8
 80014ae:	2280      	movs	r2, #128	; 0x80
 80014b0:	2100      	movs	r1, #0
 80014b2:	2000      	movs	r0, #0
 80014b4:	f7ff fe7f 	bl	80011b6 <OLED_DrawBMP>
	osDelay(500);
 80014b8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80014bc:	f004 fd16 	bl	8005eec <osDelay>
	OLED_Clear();
 80014c0:	f7ff fdc8 	bl	8001054 <OLED_Clear>
	sprintf(iTemp,"t: %.2f deg", count);
 80014c4:	69f8      	ldr	r0, [r7, #28]
 80014c6:	f7ff f847 	bl	8000558 <__aeabi_f2d>
 80014ca:	4602      	mov	r2, r0
 80014cc:	460b      	mov	r3, r1
 80014ce:	f107 0008 	add.w	r0, r7, #8
 80014d2:	4920      	ldr	r1, [pc, #128]	; (8001554 <StartTask02+0xd8>)
 80014d4:	f008 fdf0 	bl	800a0b8 <siprintf>
	OLED_ShowString(0,4,iTemp);
 80014d8:	f107 0308 	add.w	r3, r7, #8
 80014dc:	461a      	mov	r2, r3
 80014de:	2104      	movs	r1, #4
 80014e0:	2000      	movs	r0, #0
 80014e2:	f7ff fe3b 	bl	800115c <OLED_ShowString>
  /* Infinite loop */
  for(;;)
  {

		AD5933_StartTest(0);
 80014e6:	2000      	movs	r0, #0
 80014e8:	f001 f99e 	bl	8002828 <AD5933_StartTest>
		AD5933_ReadImpedance(&impe);
 80014ec:	481a      	ldr	r0, [pc, #104]	; (8001558 <StartTask02+0xdc>)
 80014ee:	f001 f9c7 	bl	8002880 <AD5933_ReadImpedance>
		sprintf(iTemp,"R: %.2f",impe.Impedance);
 80014f2:	4b19      	ldr	r3, [pc, #100]	; (8001558 <StartTask02+0xdc>)
 80014f4:	685b      	ldr	r3, [r3, #4]
 80014f6:	4618      	mov	r0, r3
 80014f8:	f7ff f82e 	bl	8000558 <__aeabi_f2d>
 80014fc:	4602      	mov	r2, r0
 80014fe:	460b      	mov	r3, r1
 8001500:	f107 0008 	add.w	r0, r7, #8
 8001504:	4915      	ldr	r1, [pc, #84]	; (800155c <StartTask02+0xe0>)
 8001506:	f008 fdd7 	bl	800a0b8 <siprintf>
		OLED_ShowString(30,0,iTemp);
 800150a:	f107 0308 	add.w	r3, r7, #8
 800150e:	461a      	mov	r2, r3
 8001510:	2100      	movs	r1, #0
 8001512:	201e      	movs	r0, #30
 8001514:	f7ff fe22 	bl	800115c <OLED_ShowString>
		sprintf(iTemp,"X: %.2f",impe.Phase);
 8001518:	4b0f      	ldr	r3, [pc, #60]	; (8001558 <StartTask02+0xdc>)
 800151a:	689b      	ldr	r3, [r3, #8]
 800151c:	4618      	mov	r0, r3
 800151e:	f7ff f81b 	bl	8000558 <__aeabi_f2d>
 8001522:	4602      	mov	r2, r0
 8001524:	460b      	mov	r3, r1
 8001526:	f107 0008 	add.w	r0, r7, #8
 800152a:	490d      	ldr	r1, [pc, #52]	; (8001560 <StartTask02+0xe4>)
 800152c:	f008 fdc4 	bl	800a0b8 <siprintf>
		OLED_ShowString(30,2,iTemp);
 8001530:	f107 0308 	add.w	r3, r7, #8
 8001534:	461a      	mov	r2, r3
 8001536:	2102      	movs	r1, #2
 8001538:	201e      	movs	r0, #30
 800153a:	f7ff fe0f 	bl	800115c <OLED_ShowString>

//		adg708set_pin_port(pair_code++);
//		printString("s\n");//repeat the master computer to start metering impedance
//		if(pair_code==4)pair_code=0;
		//HandleContinuousReception();
		osDelay(1000);
 800153e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001542:	f004 fcd3 	bl	8005eec <osDelay>
		AD5933_StartTest(0);
 8001546:	e7ce      	b.n	80014e6 <StartTask02+0x6a>
 8001548:	42c80000 	.word	0x42c80000
 800154c:	461c4000 	.word	0x461c4000
 8001550:	20000000 	.word	0x20000000
 8001554:	0800c840 	.word	0x0800c840
 8001558:	20000608 	.word	0x20000608
 800155c:	0800c84c 	.word	0x0800c84c
 8001560:	0800c854 	.word	0x0800c854

08001564 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void *argument)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b082      	sub	sp, #8
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
	StartReception();
 800156c:	f001 f81c 	bl	80025a8 <StartReception>
  /* Infinite loop */
	for(;;)
	{
		osSemaphoreAcquire(myBinarySem01Handle,osWaitForever);
 8001570:	4b12      	ldr	r3, [pc, #72]	; (80015bc <StartTask03+0x58>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001578:	4618      	mov	r0, r3
 800157a:	f004 fd5b 	bl	8006034 <osSemaphoreAcquire>
		switch(pycommand)
 800157e:	4b10      	ldr	r3, [pc, #64]	; (80015c0 <StartTask03+0x5c>)
 8001580:	781b      	ldrb	r3, [r3, #0]
 8001582:	2b03      	cmp	r3, #3
 8001584:	d00e      	beq.n	80015a4 <StartTask03+0x40>
 8001586:	2b03      	cmp	r3, #3
 8001588:	dc10      	bgt.n	80015ac <StartTask03+0x48>
 800158a:	2b01      	cmp	r3, #1
 800158c:	d002      	beq.n	8001594 <StartTask03+0x30>
 800158e:	2b02      	cmp	r3, #2
 8001590:	d004      	beq.n	800159c <StartTask03+0x38>
 8001592:	e00b      	b.n	80015ac <StartTask03+0x48>
		{
		case 1:
			printString("one\n");
 8001594:	480b      	ldr	r0, [pc, #44]	; (80015c4 <StartTask03+0x60>)
 8001596:	f000 ffdd 	bl	8002554 <printString>
			break;
 800159a:	e00a      	b.n	80015b2 <StartTask03+0x4e>
		case 2:
			printString("two\n");
 800159c:	480a      	ldr	r0, [pc, #40]	; (80015c8 <StartTask03+0x64>)
 800159e:	f000 ffd9 	bl	8002554 <printString>

			break;
 80015a2:	e006      	b.n	80015b2 <StartTask03+0x4e>
		case 3:
			printString("three\n");
 80015a4:	4809      	ldr	r0, [pc, #36]	; (80015cc <StartTask03+0x68>)
 80015a6:	f000 ffd5 	bl	8002554 <printString>
			break;
 80015aa:	e002      	b.n	80015b2 <StartTask03+0x4e>
		default:
			printString("None of the command\n");
 80015ac:	4808      	ldr	r0, [pc, #32]	; (80015d0 <StartTask03+0x6c>)
 80015ae:	f000 ffd1 	bl	8002554 <printString>
		}
		osDelay(1);
 80015b2:	2001      	movs	r0, #1
 80015b4:	f004 fc9a 	bl	8005eec <osDelay>
		osSemaphoreAcquire(myBinarySem01Handle,osWaitForever);
 80015b8:	e7da      	b.n	8001570 <StartTask03+0xc>
 80015ba:	bf00      	nop
 80015bc:	20000624 	.word	0x20000624
 80015c0:	20000748 	.word	0x20000748
 80015c4:	0800c85c 	.word	0x0800c85c
 80015c8:	0800c864 	.word	0x0800c864
 80015cc:	0800c86c 	.word	0x0800c86c
 80015d0:	0800c874 	.word	0x0800c874

080015d4 <StartTask04>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask04 */
void StartTask04(void *argument)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b082      	sub	sp, #8
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask04 */

  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80015dc:	2001      	movs	r0, #1
 80015de:	f004 fc85 	bl	8005eec <osDelay>
 80015e2:	e7fb      	b.n	80015dc <StartTask04+0x8>

080015e4 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b085      	sub	sp, #20
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80015ec:	4b08      	ldr	r3, [pc, #32]	; (8001610 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80015ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80015f0:	4907      	ldr	r1, [pc, #28]	; (8001610 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	4313      	orrs	r3, r2
 80015f6:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80015f8:	4b05      	ldr	r3, [pc, #20]	; (8001610 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80015fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	4013      	ands	r3, r2
 8001600:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001602:	68fb      	ldr	r3, [r7, #12]
}
 8001604:	bf00      	nop
 8001606:	3714      	adds	r7, #20
 8001608:	46bd      	mov	sp, r7
 800160a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160e:	4770      	bx	lr
 8001610:	40023800 	.word	0x40023800

08001614 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8001614:	b480      	push	{r7}
 8001616:	b085      	sub	sp, #20
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
 800161c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 800161e:	4a13      	ldr	r2, [pc, #76]	; (800166c <LL_SYSCFG_SetEXTISource+0x58>)
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	b2db      	uxtb	r3, r3
 8001624:	3302      	adds	r3, #2
 8001626:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	0c1b      	lsrs	r3, r3, #16
 800162e:	43db      	mvns	r3, r3
 8001630:	ea02 0103 	and.w	r1, r2, r3
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	0c1b      	lsrs	r3, r3, #16
 8001638:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	fa93 f3a3 	rbit	r3, r3
 8001640:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001642:	68bb      	ldr	r3, [r7, #8]
 8001644:	fab3 f383 	clz	r3, r3
 8001648:	b2db      	uxtb	r3, r3
 800164a:	461a      	mov	r2, r3
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	fa03 f202 	lsl.w	r2, r3, r2
 8001652:	4806      	ldr	r0, [pc, #24]	; (800166c <LL_SYSCFG_SetEXTISource+0x58>)
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	b2db      	uxtb	r3, r3
 8001658:	430a      	orrs	r2, r1
 800165a:	3302      	adds	r3, #2
 800165c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8001660:	bf00      	nop
 8001662:	3714      	adds	r7, #20
 8001664:	46bd      	mov	sp, r7
 8001666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166a:	4770      	bx	lr
 800166c:	40013800 	.word	0x40013800

08001670 <LL_GPIO_SetPinMode>:
{
 8001670:	b480      	push	{r7}
 8001672:	b089      	sub	sp, #36	; 0x24
 8001674:	af00      	add	r7, sp, #0
 8001676:	60f8      	str	r0, [r7, #12]
 8001678:	60b9      	str	r1, [r7, #8]
 800167a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	681a      	ldr	r2, [r3, #0]
 8001680:	68bb      	ldr	r3, [r7, #8]
 8001682:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	fa93 f3a3 	rbit	r3, r3
 800168a:	613b      	str	r3, [r7, #16]
  return result;
 800168c:	693b      	ldr	r3, [r7, #16]
 800168e:	fab3 f383 	clz	r3, r3
 8001692:	b2db      	uxtb	r3, r3
 8001694:	005b      	lsls	r3, r3, #1
 8001696:	2103      	movs	r1, #3
 8001698:	fa01 f303 	lsl.w	r3, r1, r3
 800169c:	43db      	mvns	r3, r3
 800169e:	401a      	ands	r2, r3
 80016a0:	68bb      	ldr	r3, [r7, #8]
 80016a2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016a4:	69fb      	ldr	r3, [r7, #28]
 80016a6:	fa93 f3a3 	rbit	r3, r3
 80016aa:	61bb      	str	r3, [r7, #24]
  return result;
 80016ac:	69bb      	ldr	r3, [r7, #24]
 80016ae:	fab3 f383 	clz	r3, r3
 80016b2:	b2db      	uxtb	r3, r3
 80016b4:	005b      	lsls	r3, r3, #1
 80016b6:	6879      	ldr	r1, [r7, #4]
 80016b8:	fa01 f303 	lsl.w	r3, r1, r3
 80016bc:	431a      	orrs	r2, r3
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	601a      	str	r2, [r3, #0]
}
 80016c2:	bf00      	nop
 80016c4:	3724      	adds	r7, #36	; 0x24
 80016c6:	46bd      	mov	sp, r7
 80016c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016cc:	4770      	bx	lr

080016ce <LL_GPIO_SetPinPull>:
{
 80016ce:	b480      	push	{r7}
 80016d0:	b089      	sub	sp, #36	; 0x24
 80016d2:	af00      	add	r7, sp, #0
 80016d4:	60f8      	str	r0, [r7, #12]
 80016d6:	60b9      	str	r1, [r7, #8]
 80016d8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	68da      	ldr	r2, [r3, #12]
 80016de:	68bb      	ldr	r3, [r7, #8]
 80016e0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016e2:	697b      	ldr	r3, [r7, #20]
 80016e4:	fa93 f3a3 	rbit	r3, r3
 80016e8:	613b      	str	r3, [r7, #16]
  return result;
 80016ea:	693b      	ldr	r3, [r7, #16]
 80016ec:	fab3 f383 	clz	r3, r3
 80016f0:	b2db      	uxtb	r3, r3
 80016f2:	005b      	lsls	r3, r3, #1
 80016f4:	2103      	movs	r1, #3
 80016f6:	fa01 f303 	lsl.w	r3, r1, r3
 80016fa:	43db      	mvns	r3, r3
 80016fc:	401a      	ands	r2, r3
 80016fe:	68bb      	ldr	r3, [r7, #8]
 8001700:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001702:	69fb      	ldr	r3, [r7, #28]
 8001704:	fa93 f3a3 	rbit	r3, r3
 8001708:	61bb      	str	r3, [r7, #24]
  return result;
 800170a:	69bb      	ldr	r3, [r7, #24]
 800170c:	fab3 f383 	clz	r3, r3
 8001710:	b2db      	uxtb	r3, r3
 8001712:	005b      	lsls	r3, r3, #1
 8001714:	6879      	ldr	r1, [r7, #4]
 8001716:	fa01 f303 	lsl.w	r3, r1, r3
 800171a:	431a      	orrs	r2, r3
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	60da      	str	r2, [r3, #12]
}
 8001720:	bf00      	nop
 8001722:	3724      	adds	r7, #36	; 0x24
 8001724:	46bd      	mov	sp, r7
 8001726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172a:	4770      	bx	lr

0800172c <LL_GPIO_ResetOutputPin>:
{
 800172c:	b480      	push	{r7}
 800172e:	b083      	sub	sp, #12
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
 8001734:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	041a      	lsls	r2, r3, #16
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	619a      	str	r2, [r3, #24]
}
 800173e:	bf00      	nop
 8001740:	370c      	adds	r7, #12
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr
	...

0800174c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b088      	sub	sp, #32
 8001750:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8001752:	f107 0318 	add.w	r3, r7, #24
 8001756:	2200      	movs	r2, #0
 8001758:	601a      	str	r2, [r3, #0]
 800175a:	605a      	str	r2, [r3, #4]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800175c:	463b      	mov	r3, r7
 800175e:	2200      	movs	r2, #0
 8001760:	601a      	str	r2, [r3, #0]
 8001762:	605a      	str	r2, [r3, #4]
 8001764:	609a      	str	r2, [r3, #8]
 8001766:	60da      	str	r2, [r3, #12]
 8001768:	611a      	str	r2, [r3, #16]
 800176a:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800176c:	2004      	movs	r0, #4
 800176e:	f7ff ff39 	bl	80015e4 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8001772:	2080      	movs	r0, #128	; 0x80
 8001774:	f7ff ff36 	bl	80015e4 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001778:	2001      	movs	r0, #1
 800177a:	f7ff ff33 	bl	80015e4 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800177e:	2002      	movs	r0, #2
 8001780:	f7ff ff30 	bl	80015e4 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_3
 8001784:	f640 71ff 	movw	r1, #4095	; 0xfff
 8001788:	484d      	ldr	r0, [pc, #308]	; (80018c0 <MX_GPIO_Init+0x174>)
 800178a:	f7ff ffcf 	bl	800172c <LL_GPIO_ResetOutputPin>
                          |LL_GPIO_PIN_4|LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7
                          |LL_GPIO_PIN_8|LL_GPIO_PIN_9|LL_GPIO_PIN_10|LL_GPIO_PIN_11);

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, LD2_Pin|CH446Q_DAT_Pin|CH446Q_RST_Pin|CH446Q_CLK_Pin
 800178e:	f44f 6172 	mov.w	r1, #3872	; 0xf20
 8001792:	484c      	ldr	r0, [pc, #304]	; (80018c4 <MX_GPIO_Init+0x178>)
 8001794:	f7ff ffca 	bl	800172c <LL_GPIO_ResetOutputPin>
                          |CH446Q_STB_Pin);

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, OLED_DC_Pin|OLED_RES_Pin|OLED_CS_Pin);
 8001798:	f245 0140 	movw	r1, #20544	; 0x5040
 800179c:	484a      	ldr	r0, [pc, #296]	; (80018c8 <MX_GPIO_Init+0x17c>)
 800179e:	f7ff ffc5 	bl	800172c <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 80017a2:	494a      	ldr	r1, [pc, #296]	; (80018cc <MX_GPIO_Init+0x180>)
 80017a4:	2002      	movs	r0, #2
 80017a6:	f7ff ff35 	bl	8001614 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 80017aa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80017ae:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 80017b0:	2301      	movs	r3, #1
 80017b2:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80017b4:	2300      	movs	r3, #0
 80017b6:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80017b8:	2302      	movs	r3, #2
 80017ba:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 80017bc:	f107 0318 	add.w	r3, r7, #24
 80017c0:	4618      	mov	r0, r3
 80017c2:	f003 fc75 	bl	80050b0 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(B1_GPIO_Port, B1_Pin, LL_GPIO_PULL_NO);
 80017c6:	2200      	movs	r2, #0
 80017c8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017cc:	483c      	ldr	r0, [pc, #240]	; (80018c0 <MX_GPIO_Init+0x174>)
 80017ce:	f7ff ff7e 	bl	80016ce <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(B1_GPIO_Port, B1_Pin, LL_GPIO_MODE_INPUT);
 80017d2:	2200      	movs	r2, #0
 80017d4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017d8:	4839      	ldr	r0, [pc, #228]	; (80018c0 <MX_GPIO_Init+0x174>)
 80017da:	f7ff ff49 	bl	8001670 <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1;
 80017de:	2303      	movs	r3, #3
 80017e0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80017e2:	2301      	movs	r3, #1
 80017e4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80017e6:	2302      	movs	r3, #2
 80017e8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80017ea:	2300      	movs	r3, #0
 80017ec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80017ee:	2301      	movs	r3, #1
 80017f0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017f2:	463b      	mov	r3, r7
 80017f4:	4619      	mov	r1, r3
 80017f6:	4832      	ldr	r0, [pc, #200]	; (80018c0 <MX_GPIO_Init+0x174>)
 80017f8:	f003 fde0 	bl	80053bc <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_3|LL_GPIO_PIN_4|LL_GPIO_PIN_5
 80017fc:	23fc      	movs	r3, #252	; 0xfc
 80017fe:	603b      	str	r3, [r7, #0]
                          |LL_GPIO_PIN_6|LL_GPIO_PIN_7;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001800:	2301      	movs	r3, #1
 8001802:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001804:	2300      	movs	r3, #0
 8001806:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001808:	2300      	movs	r3, #0
 800180a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800180c:	2301      	movs	r3, #1
 800180e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001810:	463b      	mov	r3, r7
 8001812:	4619      	mov	r1, r3
 8001814:	482a      	ldr	r0, [pc, #168]	; (80018c0 <MX_GPIO_Init+0x174>)
 8001816:	f003 fdd1 	bl	80053bc <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LD2_Pin;
 800181a:	2320      	movs	r3, #32
 800181c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800181e:	2301      	movs	r3, #1
 8001820:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001822:	2300      	movs	r3, #0
 8001824:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001826:	2300      	movs	r3, #0
 8001828:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800182a:	2300      	movs	r3, #0
 800182c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800182e:	463b      	mov	r3, r7
 8001830:	4619      	mov	r1, r3
 8001832:	4824      	ldr	r0, [pc, #144]	; (80018c4 <MX_GPIO_Init+0x178>)
 8001834:	f003 fdc2 	bl	80053bc <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = OLED_DC_Pin|OLED_RES_Pin;
 8001838:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 800183c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800183e:	2301      	movs	r3, #1
 8001840:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001842:	2303      	movs	r3, #3
 8001844:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001846:	2300      	movs	r3, #0
 8001848:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800184a:	2301      	movs	r3, #1
 800184c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800184e:	463b      	mov	r3, r7
 8001850:	4619      	mov	r1, r3
 8001852:	481d      	ldr	r0, [pc, #116]	; (80018c8 <MX_GPIO_Init+0x17c>)
 8001854:	f003 fdb2 	bl	80053bc <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8|LL_GPIO_PIN_9|LL_GPIO_PIN_10|LL_GPIO_PIN_11;
 8001858:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 800185c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800185e:	2301      	movs	r3, #1
 8001860:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001862:	2300      	movs	r3, #0
 8001864:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001866:	2300      	movs	r3, #0
 8001868:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800186a:	2300      	movs	r3, #0
 800186c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800186e:	463b      	mov	r3, r7
 8001870:	4619      	mov	r1, r3
 8001872:	4813      	ldr	r0, [pc, #76]	; (80018c0 <MX_GPIO_Init+0x174>)
 8001874:	f003 fda2 	bl	80053bc <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CH446Q_DAT_Pin|CH446Q_RST_Pin|CH446Q_CLK_Pin|CH446Q_STB_Pin;
 8001878:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 800187c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800187e:	2301      	movs	r3, #1
 8001880:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001882:	2300      	movs	r3, #0
 8001884:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001886:	2300      	movs	r3, #0
 8001888:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800188a:	2301      	movs	r3, #1
 800188c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800188e:	463b      	mov	r3, r7
 8001890:	4619      	mov	r1, r3
 8001892:	480c      	ldr	r0, [pc, #48]	; (80018c4 <MX_GPIO_Init+0x178>)
 8001894:	f003 fd92 	bl	80053bc <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = OLED_CS_Pin;
 8001898:	2340      	movs	r3, #64	; 0x40
 800189a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800189c:	2301      	movs	r3, #1
 800189e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80018a0:	2300      	movs	r3, #0
 80018a2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80018a4:	2300      	movs	r3, #0
 80018a6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80018a8:	2301      	movs	r3, #1
 80018aa:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(OLED_CS_GPIO_Port, &GPIO_InitStruct);
 80018ac:	463b      	mov	r3, r7
 80018ae:	4619      	mov	r1, r3
 80018b0:	4805      	ldr	r0, [pc, #20]	; (80018c8 <MX_GPIO_Init+0x17c>)
 80018b2:	f003 fd83 	bl	80053bc <LL_GPIO_Init>

}
 80018b6:	bf00      	nop
 80018b8:	3720      	adds	r7, #32
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	40020800 	.word	0x40020800
 80018c4:	40020000 	.word	0x40020000
 80018c8:	40020400 	.word	0x40020400
 80018cc:	00f00003 	.word	0x00f00003

080018d0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80018d4:	4b12      	ldr	r3, [pc, #72]	; (8001920 <MX_I2C1_Init+0x50>)
 80018d6:	4a13      	ldr	r2, [pc, #76]	; (8001924 <MX_I2C1_Init+0x54>)
 80018d8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80018da:	4b11      	ldr	r3, [pc, #68]	; (8001920 <MX_I2C1_Init+0x50>)
 80018dc:	4a12      	ldr	r2, [pc, #72]	; (8001928 <MX_I2C1_Init+0x58>)
 80018de:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80018e0:	4b0f      	ldr	r3, [pc, #60]	; (8001920 <MX_I2C1_Init+0x50>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80018e6:	4b0e      	ldr	r3, [pc, #56]	; (8001920 <MX_I2C1_Init+0x50>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80018ec:	4b0c      	ldr	r3, [pc, #48]	; (8001920 <MX_I2C1_Init+0x50>)
 80018ee:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80018f2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018f4:	4b0a      	ldr	r3, [pc, #40]	; (8001920 <MX_I2C1_Init+0x50>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80018fa:	4b09      	ldr	r3, [pc, #36]	; (8001920 <MX_I2C1_Init+0x50>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001900:	4b07      	ldr	r3, [pc, #28]	; (8001920 <MX_I2C1_Init+0x50>)
 8001902:	2200      	movs	r2, #0
 8001904:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001906:	4b06      	ldr	r3, [pc, #24]	; (8001920 <MX_I2C1_Init+0x50>)
 8001908:	2200      	movs	r2, #0
 800190a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800190c:	4804      	ldr	r0, [pc, #16]	; (8001920 <MX_I2C1_Init+0x50>)
 800190e:	f001 fe43 	bl	8003598 <HAL_I2C_Init>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d001      	beq.n	800191c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001918:	f000 f9e8 	bl	8001cec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800191c:	bf00      	nop
 800191e:	bd80      	pop	{r7, pc}
 8001920:	2000062c 	.word	0x2000062c
 8001924:	40005400 	.word	0x40005400
 8001928:	000186a0 	.word	0x000186a0

0800192c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b08a      	sub	sp, #40	; 0x28
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001934:	f107 0314 	add.w	r3, r7, #20
 8001938:	2200      	movs	r2, #0
 800193a:	601a      	str	r2, [r3, #0]
 800193c:	605a      	str	r2, [r3, #4]
 800193e:	609a      	str	r2, [r3, #8]
 8001940:	60da      	str	r2, [r3, #12]
 8001942:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4a19      	ldr	r2, [pc, #100]	; (80019b0 <HAL_I2C_MspInit+0x84>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d12c      	bne.n	80019a8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800194e:	2300      	movs	r3, #0
 8001950:	613b      	str	r3, [r7, #16]
 8001952:	4b18      	ldr	r3, [pc, #96]	; (80019b4 <HAL_I2C_MspInit+0x88>)
 8001954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001956:	4a17      	ldr	r2, [pc, #92]	; (80019b4 <HAL_I2C_MspInit+0x88>)
 8001958:	f043 0302 	orr.w	r3, r3, #2
 800195c:	6313      	str	r3, [r2, #48]	; 0x30
 800195e:	4b15      	ldr	r3, [pc, #84]	; (80019b4 <HAL_I2C_MspInit+0x88>)
 8001960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001962:	f003 0302 	and.w	r3, r3, #2
 8001966:	613b      	str	r3, [r7, #16]
 8001968:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 800196a:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800196e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001970:	2312      	movs	r3, #18
 8001972:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001974:	2300      	movs	r3, #0
 8001976:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001978:	2303      	movs	r3, #3
 800197a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800197c:	2304      	movs	r3, #4
 800197e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001980:	f107 0314 	add.w	r3, r7, #20
 8001984:	4619      	mov	r1, r3
 8001986:	480c      	ldr	r0, [pc, #48]	; (80019b8 <HAL_I2C_MspInit+0x8c>)
 8001988:	f001 fc82 	bl	8003290 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800198c:	2300      	movs	r3, #0
 800198e:	60fb      	str	r3, [r7, #12]
 8001990:	4b08      	ldr	r3, [pc, #32]	; (80019b4 <HAL_I2C_MspInit+0x88>)
 8001992:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001994:	4a07      	ldr	r2, [pc, #28]	; (80019b4 <HAL_I2C_MspInit+0x88>)
 8001996:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800199a:	6413      	str	r3, [r2, #64]	; 0x40
 800199c:	4b05      	ldr	r3, [pc, #20]	; (80019b4 <HAL_I2C_MspInit+0x88>)
 800199e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019a4:	60fb      	str	r3, [r7, #12]
 80019a6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80019a8:	bf00      	nop
 80019aa:	3728      	adds	r7, #40	; 0x28
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	40005400 	.word	0x40005400
 80019b4:	40023800 	.word	0x40023800
 80019b8:	40020400 	.word	0x40020400

080019bc <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80019c0:	4b05      	ldr	r3, [pc, #20]	; (80019d8 <LL_RCC_HSI_Enable+0x1c>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a04      	ldr	r2, [pc, #16]	; (80019d8 <LL_RCC_HSI_Enable+0x1c>)
 80019c6:	f043 0301 	orr.w	r3, r3, #1
 80019ca:	6013      	str	r3, [r2, #0]
}
 80019cc:	bf00      	nop
 80019ce:	46bd      	mov	sp, r7
 80019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d4:	4770      	bx	lr
 80019d6:	bf00      	nop
 80019d8:	40023800 	.word	0x40023800

080019dc <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 80019e0:	4b06      	ldr	r3, [pc, #24]	; (80019fc <LL_RCC_HSI_IsReady+0x20>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f003 0302 	and.w	r3, r3, #2
 80019e8:	2b02      	cmp	r3, #2
 80019ea:	bf0c      	ite	eq
 80019ec:	2301      	moveq	r3, #1
 80019ee:	2300      	movne	r3, #0
 80019f0:	b2db      	uxtb	r3, r3
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	46bd      	mov	sp, r7
 80019f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fa:	4770      	bx	lr
 80019fc:	40023800 	.word	0x40023800

08001a00 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 31
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b083      	sub	sp, #12
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8001a08:	4b07      	ldr	r3, [pc, #28]	; (8001a28 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	00db      	lsls	r3, r3, #3
 8001a14:	4904      	ldr	r1, [pc, #16]	; (8001a28 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8001a16:	4313      	orrs	r3, r2
 8001a18:	600b      	str	r3, [r1, #0]
}
 8001a1a:	bf00      	nop
 8001a1c:	370c      	adds	r7, #12
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr
 8001a26:	bf00      	nop
 8001a28:	40023800 	.word	0x40023800

08001a2c <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b083      	sub	sp, #12
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001a34:	4b06      	ldr	r3, [pc, #24]	; (8001a50 <LL_RCC_SetSysClkSource+0x24>)
 8001a36:	689b      	ldr	r3, [r3, #8]
 8001a38:	f023 0203 	bic.w	r2, r3, #3
 8001a3c:	4904      	ldr	r1, [pc, #16]	; (8001a50 <LL_RCC_SetSysClkSource+0x24>)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	4313      	orrs	r3, r2
 8001a42:	608b      	str	r3, [r1, #8]
}
 8001a44:	bf00      	nop
 8001a46:	370c      	adds	r7, #12
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4e:	4770      	bx	lr
 8001a50:	40023800 	.word	0x40023800

08001a54 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001a58:	4b04      	ldr	r3, [pc, #16]	; (8001a6c <LL_RCC_GetSysClkSource+0x18>)
 8001a5a:	689b      	ldr	r3, [r3, #8]
 8001a5c:	f003 030c 	and.w	r3, r3, #12
}
 8001a60:	4618      	mov	r0, r3
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr
 8001a6a:	bf00      	nop
 8001a6c:	40023800 	.word	0x40023800

08001a70 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001a70:	b480      	push	{r7}
 8001a72:	b083      	sub	sp, #12
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001a78:	4b06      	ldr	r3, [pc, #24]	; (8001a94 <LL_RCC_SetAHBPrescaler+0x24>)
 8001a7a:	689b      	ldr	r3, [r3, #8]
 8001a7c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a80:	4904      	ldr	r1, [pc, #16]	; (8001a94 <LL_RCC_SetAHBPrescaler+0x24>)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	4313      	orrs	r3, r2
 8001a86:	608b      	str	r3, [r1, #8]
}
 8001a88:	bf00      	nop
 8001a8a:	370c      	adds	r7, #12
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr
 8001a94:	40023800 	.word	0x40023800

08001a98 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b083      	sub	sp, #12
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001aa0:	4b06      	ldr	r3, [pc, #24]	; (8001abc <LL_RCC_SetAPB1Prescaler+0x24>)
 8001aa2:	689b      	ldr	r3, [r3, #8]
 8001aa4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001aa8:	4904      	ldr	r1, [pc, #16]	; (8001abc <LL_RCC_SetAPB1Prescaler+0x24>)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	4313      	orrs	r3, r2
 8001aae:	608b      	str	r3, [r1, #8]
}
 8001ab0:	bf00      	nop
 8001ab2:	370c      	adds	r7, #12
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aba:	4770      	bx	lr
 8001abc:	40023800 	.word	0x40023800

08001ac0 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b083      	sub	sp, #12
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001ac8:	4b06      	ldr	r3, [pc, #24]	; (8001ae4 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001aca:	689b      	ldr	r3, [r3, #8]
 8001acc:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001ad0:	4904      	ldr	r1, [pc, #16]	; (8001ae4 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	4313      	orrs	r3, r2
 8001ad6:	608b      	str	r3, [r1, #8]
}
 8001ad8:	bf00      	nop
 8001ada:	370c      	adds	r7, #12
 8001adc:	46bd      	mov	sp, r7
 8001ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae2:	4770      	bx	lr
 8001ae4:	40023800 	.word	0x40023800

08001ae8 <LL_RCC_SetTIMPrescaler>:
  *         @arg @ref LL_RCC_TIM_PRESCALER_TWICE
  *         @arg @ref LL_RCC_TIM_PRESCALER_FOUR_TIMES
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetTIMPrescaler(uint32_t Prescaler)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b083      	sub	sp, #12
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_TIMPRE, Prescaler);
 8001af0:	4b07      	ldr	r3, [pc, #28]	; (8001b10 <LL_RCC_SetTIMPrescaler+0x28>)
 8001af2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001af6:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8001afa:	4905      	ldr	r1, [pc, #20]	; (8001b10 <LL_RCC_SetTIMPrescaler+0x28>)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	4313      	orrs	r3, r2
 8001b00:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
}
 8001b04:	bf00      	nop
 8001b06:	370c      	adds	r7, #12
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr
 8001b10:	40023800 	.word	0x40023800

08001b14 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001b18:	4b05      	ldr	r3, [pc, #20]	; (8001b30 <LL_RCC_PLL_Enable+0x1c>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4a04      	ldr	r2, [pc, #16]	; (8001b30 <LL_RCC_PLL_Enable+0x1c>)
 8001b1e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001b22:	6013      	str	r3, [r2, #0]
}
 8001b24:	bf00      	nop
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	40023800 	.word	0x40023800

08001b34 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8001b34:	b480      	push	{r7}
 8001b36:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8001b38:	4b07      	ldr	r3, [pc, #28]	; (8001b58 <LL_RCC_PLL_IsReady+0x24>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b40:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001b44:	bf0c      	ite	eq
 8001b46:	2301      	moveq	r3, #1
 8001b48:	2300      	movne	r3, #0
 8001b4a:	b2db      	uxtb	r3, r3
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b54:	4770      	bx	lr
 8001b56:	bf00      	nop
 8001b58:	40023800 	.word	0x40023800

08001b5c <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b085      	sub	sp, #20
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	60f8      	str	r0, [r7, #12]
 8001b64:	60b9      	str	r1, [r7, #8]
 8001b66:	607a      	str	r2, [r7, #4]
 8001b68:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 8001b6a:	4b0d      	ldr	r3, [pc, #52]	; (8001ba0 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8001b6c:	685a      	ldr	r2, [r3, #4]
 8001b6e:	4b0d      	ldr	r3, [pc, #52]	; (8001ba4 <LL_RCC_PLL_ConfigDomain_SYS+0x48>)
 8001b70:	4013      	ands	r3, r2
 8001b72:	68f9      	ldr	r1, [r7, #12]
 8001b74:	68ba      	ldr	r2, [r7, #8]
 8001b76:	4311      	orrs	r1, r2
 8001b78:	687a      	ldr	r2, [r7, #4]
 8001b7a:	0192      	lsls	r2, r2, #6
 8001b7c:	430a      	orrs	r2, r1
 8001b7e:	4908      	ldr	r1, [pc, #32]	; (8001ba0 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8001b80:	4313      	orrs	r3, r2
 8001b82:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 8001b84:	4b06      	ldr	r3, [pc, #24]	; (8001ba0 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001b8c:	4904      	ldr	r1, [pc, #16]	; (8001ba0 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	4313      	orrs	r3, r2
 8001b92:	604b      	str	r3, [r1, #4]
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
#endif /* RCC_PLLR_SYSCLK_SUPPORT */
}
 8001b94:	bf00      	nop
 8001b96:	3714      	adds	r7, #20
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9e:	4770      	bx	lr
 8001ba0:	40023800 	.word	0x40023800
 8001ba4:	ffbf8000 	.word	0xffbf8000

08001ba8 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b083      	sub	sp, #12
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8001bb0:	4b06      	ldr	r3, [pc, #24]	; (8001bcc <LL_FLASH_SetLatency+0x24>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f023 0207 	bic.w	r2, r3, #7
 8001bb8:	4904      	ldr	r1, [pc, #16]	; (8001bcc <LL_FLASH_SetLatency+0x24>)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	4313      	orrs	r3, r2
 8001bbe:	600b      	str	r3, [r1, #0]
}
 8001bc0:	bf00      	nop
 8001bc2:	370c      	adds	r7, #12
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bca:	4770      	bx	lr
 8001bcc:	40023c00 	.word	0x40023c00

08001bd0 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8001bd4:	4b04      	ldr	r3, [pc, #16]	; (8001be8 <LL_FLASH_GetLatency+0x18>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f003 0307 	and.w	r3, r3, #7
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr
 8001be6:	bf00      	nop
 8001be8:	40023c00 	.word	0x40023c00

08001bec <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b083      	sub	sp, #12
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 8001bf4:	4b06      	ldr	r3, [pc, #24]	; (8001c10 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001bfc:	4904      	ldr	r1, [pc, #16]	; (8001c10 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	4313      	orrs	r3, r2
 8001c02:	600b      	str	r3, [r1, #0]
}
 8001c04:	bf00      	nop
 8001c06:	370c      	adds	r7, #12
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0e:	4770      	bx	lr
 8001c10:	40007000 	.word	0x40007000

08001c14 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c18:	f001 f9be 	bl	8002f98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c1c:	f000 f818 	bl	8001c50 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c20:	f7ff fd94 	bl	800174c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001c24:	f000 fc36 	bl	8002494 <MX_USART2_UART_Init>
  MX_TIM4_Init();
 8001c28:	f000 fa4c 	bl	80020c4 <MX_TIM4_Init>
  MX_SPI2_Init();
 8001c2c:	f000 f864 	bl	8001cf8 <MX_SPI2_Init>
  MX_I2C1_Init();
 8001c30:	f7ff fe4e 	bl	80018d0 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  if(DWT_Delay_Init())
 8001c34:	f001 f980 	bl	8002f38 <DWT_Delay_Init>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d001      	beq.n	8001c42 <main+0x2e>

{

Error_Handler(); /* Call Error Handler */
 8001c3e:	f000 f855 	bl	8001cec <Error_Handler>
}

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8001c42:	f004 f877 	bl	8005d34 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001c46:	f7ff fbb5 	bl	80013b4 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001c4a:	f004 f897 	bl	8005d7c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001c4e:	e7fe      	b.n	8001c4e <main+0x3a>

08001c50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_3);
 8001c54:	2003      	movs	r0, #3
 8001c56:	f7ff ffa7 	bl	8001ba8 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_3)
 8001c5a:	bf00      	nop
 8001c5c:	f7ff ffb8 	bl	8001bd0 <LL_FLASH_GetLatency>
 8001c60:	4603      	mov	r3, r0
 8001c62:	2b03      	cmp	r3, #3
 8001c64:	d1fa      	bne.n	8001c5c <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8001c66:	f44f 4040 	mov.w	r0, #49152	; 0xc000
 8001c6a:	f7ff ffbf 	bl	8001bec <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_HSI_SetCalibTrimming(16);
 8001c6e:	2010      	movs	r0, #16
 8001c70:	f7ff fec6 	bl	8001a00 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_HSI_Enable();
 8001c74:	f7ff fea2 	bl	80019bc <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8001c78:	bf00      	nop
 8001c7a:	f7ff feaf 	bl	80019dc <LL_RCC_HSI_IsReady>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b01      	cmp	r3, #1
 8001c82:	d1fa      	bne.n	8001c7a <SystemClock_Config+0x2a>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_8, 100, LL_RCC_PLLP_DIV_2);
 8001c84:	2300      	movs	r3, #0
 8001c86:	2264      	movs	r2, #100	; 0x64
 8001c88:	2108      	movs	r1, #8
 8001c8a:	2000      	movs	r0, #0
 8001c8c:	f7ff ff66 	bl	8001b5c <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 8001c90:	f7ff ff40 	bl	8001b14 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8001c94:	bf00      	nop
 8001c96:	f7ff ff4d 	bl	8001b34 <LL_RCC_PLL_IsReady>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b01      	cmp	r3, #1
 8001c9e:	d1fa      	bne.n	8001c96 <SystemClock_Config+0x46>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8001ca0:	2000      	movs	r0, #0
 8001ca2:	f7ff fee5 	bl	8001a70 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 8001ca6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001caa:	f7ff fef5 	bl	8001a98 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8001cae:	2000      	movs	r0, #0
 8001cb0:	f7ff ff06 	bl	8001ac0 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8001cb4:	2002      	movs	r0, #2
 8001cb6:	f7ff feb9 	bl	8001a2c <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8001cba:	bf00      	nop
 8001cbc:	f7ff feca 	bl	8001a54 <LL_RCC_GetSysClkSource>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b08      	cmp	r3, #8
 8001cc4:	d1fa      	bne.n	8001cbc <SystemClock_Config+0x6c>
  {

  }
  LL_SetSystemCoreClock(100000000);
 8001cc6:	4808      	ldr	r0, [pc, #32]	; (8001ce8 <SystemClock_Config+0x98>)
 8001cc8:	f003 fff0 	bl	8005cac <LL_SetSystemCoreClock>

   /* Update the time base */
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 8001ccc:	200f      	movs	r0, #15
 8001cce:	f001 f985 	bl	8002fdc <HAL_InitTick>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d001      	beq.n	8001cdc <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001cd8:	f000 f808 	bl	8001cec <Error_Handler>
  }
  LL_RCC_SetTIMPrescaler(LL_RCC_TIM_PRESCALER_TWICE);
 8001cdc:	2000      	movs	r0, #0
 8001cde:	f7ff ff03 	bl	8001ae8 <LL_RCC_SetTIMPrescaler>
}
 8001ce2:	bf00      	nop
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	05f5e100 	.word	0x05f5e100

08001cec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001cec:	b480      	push	{r7}
 8001cee:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001cf0:	b672      	cpsid	i
}
 8001cf2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001cf4:	e7fe      	b.n	8001cf4 <Error_Handler+0x8>
	...

08001cf8 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001cfc:	4b17      	ldr	r3, [pc, #92]	; (8001d5c <MX_SPI2_Init+0x64>)
 8001cfe:	4a18      	ldr	r2, [pc, #96]	; (8001d60 <MX_SPI2_Init+0x68>)
 8001d00:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001d02:	4b16      	ldr	r3, [pc, #88]	; (8001d5c <MX_SPI2_Init+0x64>)
 8001d04:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001d08:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001d0a:	4b14      	ldr	r3, [pc, #80]	; (8001d5c <MX_SPI2_Init+0x64>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d10:	4b12      	ldr	r3, [pc, #72]	; (8001d5c <MX_SPI2_Init+0x64>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001d16:	4b11      	ldr	r3, [pc, #68]	; (8001d5c <MX_SPI2_Init+0x64>)
 8001d18:	2202      	movs	r2, #2
 8001d1a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001d1c:	4b0f      	ldr	r3, [pc, #60]	; (8001d5c <MX_SPI2_Init+0x64>)
 8001d1e:	2201      	movs	r2, #1
 8001d20:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001d22:	4b0e      	ldr	r3, [pc, #56]	; (8001d5c <MX_SPI2_Init+0x64>)
 8001d24:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d28:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001d2a:	4b0c      	ldr	r3, [pc, #48]	; (8001d5c <MX_SPI2_Init+0x64>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d30:	4b0a      	ldr	r3, [pc, #40]	; (8001d5c <MX_SPI2_Init+0x64>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d36:	4b09      	ldr	r3, [pc, #36]	; (8001d5c <MX_SPI2_Init+0x64>)
 8001d38:	2200      	movs	r2, #0
 8001d3a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d3c:	4b07      	ldr	r3, [pc, #28]	; (8001d5c <MX_SPI2_Init+0x64>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001d42:	4b06      	ldr	r3, [pc, #24]	; (8001d5c <MX_SPI2_Init+0x64>)
 8001d44:	220a      	movs	r2, #10
 8001d46:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001d48:	4804      	ldr	r0, [pc, #16]	; (8001d5c <MX_SPI2_Init+0x64>)
 8001d4a:	f002 fbeb 	bl	8004524 <HAL_SPI_Init>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d001      	beq.n	8001d58 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001d54:	f7ff ffca 	bl	8001cec <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001d58:	bf00      	nop
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	20000680 	.word	0x20000680
 8001d60:	40003800 	.word	0x40003800

08001d64 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b08a      	sub	sp, #40	; 0x28
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d6c:	f107 0314 	add.w	r3, r7, #20
 8001d70:	2200      	movs	r2, #0
 8001d72:	601a      	str	r2, [r3, #0]
 8001d74:	605a      	str	r2, [r3, #4]
 8001d76:	609a      	str	r2, [r3, #8]
 8001d78:	60da      	str	r2, [r3, #12]
 8001d7a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a19      	ldr	r2, [pc, #100]	; (8001de8 <HAL_SPI_MspInit+0x84>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d12c      	bne.n	8001de0 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001d86:	2300      	movs	r3, #0
 8001d88:	613b      	str	r3, [r7, #16]
 8001d8a:	4b18      	ldr	r3, [pc, #96]	; (8001dec <HAL_SPI_MspInit+0x88>)
 8001d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d8e:	4a17      	ldr	r2, [pc, #92]	; (8001dec <HAL_SPI_MspInit+0x88>)
 8001d90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d94:	6413      	str	r3, [r2, #64]	; 0x40
 8001d96:	4b15      	ldr	r3, [pc, #84]	; (8001dec <HAL_SPI_MspInit+0x88>)
 8001d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d9e:	613b      	str	r3, [r7, #16]
 8001da0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001da2:	2300      	movs	r3, #0
 8001da4:	60fb      	str	r3, [r7, #12]
 8001da6:	4b11      	ldr	r3, [pc, #68]	; (8001dec <HAL_SPI_MspInit+0x88>)
 8001da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001daa:	4a10      	ldr	r2, [pc, #64]	; (8001dec <HAL_SPI_MspInit+0x88>)
 8001dac:	f043 0302 	orr.w	r3, r3, #2
 8001db0:	6313      	str	r3, [r2, #48]	; 0x30
 8001db2:	4b0e      	ldr	r3, [pc, #56]	; (8001dec <HAL_SPI_MspInit+0x88>)
 8001db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db6:	f003 0302 	and.w	r3, r3, #2
 8001dba:	60fb      	str	r3, [r7, #12]
 8001dbc:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8001dbe:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001dc2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dc4:	2302      	movs	r3, #2
 8001dc6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dcc:	2303      	movs	r3, #3
 8001dce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001dd0:	2305      	movs	r3, #5
 8001dd2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dd4:	f107 0314 	add.w	r3, r7, #20
 8001dd8:	4619      	mov	r1, r3
 8001dda:	4805      	ldr	r0, [pc, #20]	; (8001df0 <HAL_SPI_MspInit+0x8c>)
 8001ddc:	f001 fa58 	bl	8003290 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001de0:	bf00      	nop
 8001de2:	3728      	adds	r7, #40	; 0x28
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}
 8001de8:	40003800 	.word	0x40003800
 8001dec:	40023800 	.word	0x40023800
 8001df0:	40020400 	.word	0x40020400

08001df4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b082      	sub	sp, #8
 8001df8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	607b      	str	r3, [r7, #4]
 8001dfe:	4b12      	ldr	r3, [pc, #72]	; (8001e48 <HAL_MspInit+0x54>)
 8001e00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e02:	4a11      	ldr	r2, [pc, #68]	; (8001e48 <HAL_MspInit+0x54>)
 8001e04:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e08:	6453      	str	r3, [r2, #68]	; 0x44
 8001e0a:	4b0f      	ldr	r3, [pc, #60]	; (8001e48 <HAL_MspInit+0x54>)
 8001e0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e12:	607b      	str	r3, [r7, #4]
 8001e14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e16:	2300      	movs	r3, #0
 8001e18:	603b      	str	r3, [r7, #0]
 8001e1a:	4b0b      	ldr	r3, [pc, #44]	; (8001e48 <HAL_MspInit+0x54>)
 8001e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e1e:	4a0a      	ldr	r2, [pc, #40]	; (8001e48 <HAL_MspInit+0x54>)
 8001e20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e24:	6413      	str	r3, [r2, #64]	; 0x40
 8001e26:	4b08      	ldr	r3, [pc, #32]	; (8001e48 <HAL_MspInit+0x54>)
 8001e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e2e:	603b      	str	r3, [r7, #0]
 8001e30:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001e32:	2200      	movs	r2, #0
 8001e34:	210f      	movs	r1, #15
 8001e36:	f06f 0001 	mvn.w	r0, #1
 8001e3a:	f001 fa00 	bl	800323e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e3e:	bf00      	nop
 8001e40:	3708      	adds	r7, #8
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	40023800 	.word	0x40023800

08001e4c <LL_USART_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_USART_IsActiveFlag_RXNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE(USART_TypeDef *USARTx)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b083      	sub	sp, #12
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f003 0320 	and.w	r3, r3, #32
 8001e5c:	2b20      	cmp	r3, #32
 8001e5e:	bf0c      	ite	eq
 8001e60:	2301      	moveq	r3, #1
 8001e62:	2300      	movne	r3, #0
 8001e64:	b2db      	uxtb	r3, r3
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	370c      	adds	r7, #12
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr

08001e72 <LL_USART_IsEnabledIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_IsEnabledIT_RXNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXNE(USART_TypeDef *USARTx)
{
 8001e72:	b480      	push	{r7}
 8001e74:	b083      	sub	sp, #12
 8001e76:	af00      	add	r7, sp, #0
 8001e78:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_RXNEIE) == (USART_CR1_RXNEIE));
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	68db      	ldr	r3, [r3, #12]
 8001e7e:	f003 0320 	and.w	r3, r3, #32
 8001e82:	2b20      	cmp	r3, #32
 8001e84:	bf0c      	ite	eq
 8001e86:	2301      	moveq	r3, #1
 8001e88:	2300      	movne	r3, #0
 8001e8a:	b2db      	uxtb	r3, r3
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	370c      	adds	r7, #12
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr

08001e98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e9c:	e7fe      	b.n	8001e9c <NMI_Handler+0x4>

08001e9e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e9e:	b480      	push	{r7}
 8001ea0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ea2:	e7fe      	b.n	8001ea2 <HardFault_Handler+0x4>

08001ea4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ea8:	e7fe      	b.n	8001ea8 <MemManage_Handler+0x4>

08001eaa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001eaa:	b480      	push	{r7}
 8001eac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001eae:	e7fe      	b.n	8001eae <BusFault_Handler+0x4>

08001eb0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001eb4:	e7fe      	b.n	8001eb4 <UsageFault_Handler+0x4>

08001eb6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001eb6:	b480      	push	{r7}
 8001eb8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001eba:	bf00      	nop
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec2:	4770      	bx	lr

08001ec4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ec8:	f001 f8b8 	bl	800303c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001ecc:	f006 f886 	bl	8007fdc <xTaskGetSchedulerState>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	2b01      	cmp	r3, #1
 8001ed4:	d001      	beq.n	8001eda <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001ed6:	f006 ff6f 	bl	8008db8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001eda:	bf00      	nop
 8001edc:	bd80      	pop	{r7, pc}
	...

08001ee0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */
		  /* Check RXNE flag value in SR register */
	  if(LL_USART_IsActiveFlag_RXNE(USART2) && LL_USART_IsEnabledIT_RXNE(USART2))
 8001ee4:	480a      	ldr	r0, [pc, #40]	; (8001f10 <USART2_IRQHandler+0x30>)
 8001ee6:	f7ff ffb1 	bl	8001e4c <LL_USART_IsActiveFlag_RXNE>
 8001eea:	4603      	mov	r3, r0
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d009      	beq.n	8001f04 <USART2_IRQHandler+0x24>
 8001ef0:	4807      	ldr	r0, [pc, #28]	; (8001f10 <USART2_IRQHandler+0x30>)
 8001ef2:	f7ff ffbe 	bl	8001e72 <LL_USART_IsEnabledIT_RXNE>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d003      	beq.n	8001f04 <USART2_IRQHandler+0x24>
	  {
	    /* RXNE flag will be cleared by reading of DR register (done in call) */

			USART_CharReceptionContinuous_Callback('\r');
 8001efc:	200d      	movs	r0, #13
 8001efe:	f000 fb67 	bl	80025d0 <USART_CharReceptionContinuous_Callback>
	  {
 8001f02:	e002      	b.n	8001f0a <USART2_IRQHandler+0x2a>

	  }
	  else
	  {
	    /* Call Error function */
	    Error_Handler();
 8001f04:	f7ff fef2 	bl	8001cec <Error_Handler>
	  }

  /* USER CODE END USART2_IRQn 1 */
}
 8001f08:	bf00      	nop
 8001f0a:	bf00      	nop
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	40004400 	.word	0x40004400

08001f14 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0
	return 1;
 8001f18:	2301      	movs	r3, #1
}
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f22:	4770      	bx	lr

08001f24 <_kill>:

int _kill(int pid, int sig)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b082      	sub	sp, #8
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
 8001f2c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001f2e:	f007 f9c1 	bl	80092b4 <__errno>
 8001f32:	4603      	mov	r3, r0
 8001f34:	2216      	movs	r2, #22
 8001f36:	601a      	str	r2, [r3, #0]
	return -1;
 8001f38:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	3708      	adds	r7, #8
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}

08001f44 <_exit>:

void _exit (int status)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b082      	sub	sp, #8
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001f4c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001f50:	6878      	ldr	r0, [r7, #4]
 8001f52:	f7ff ffe7 	bl	8001f24 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001f56:	e7fe      	b.n	8001f56 <_exit+0x12>

08001f58 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b086      	sub	sp, #24
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	60f8      	str	r0, [r7, #12]
 8001f60:	60b9      	str	r1, [r7, #8]
 8001f62:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f64:	2300      	movs	r3, #0
 8001f66:	617b      	str	r3, [r7, #20]
 8001f68:	e00a      	b.n	8001f80 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001f6a:	f3af 8000 	nop.w
 8001f6e:	4601      	mov	r1, r0
 8001f70:	68bb      	ldr	r3, [r7, #8]
 8001f72:	1c5a      	adds	r2, r3, #1
 8001f74:	60ba      	str	r2, [r7, #8]
 8001f76:	b2ca      	uxtb	r2, r1
 8001f78:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f7a:	697b      	ldr	r3, [r7, #20]
 8001f7c:	3301      	adds	r3, #1
 8001f7e:	617b      	str	r3, [r7, #20]
 8001f80:	697a      	ldr	r2, [r7, #20]
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	429a      	cmp	r2, r3
 8001f86:	dbf0      	blt.n	8001f6a <_read+0x12>
	}

return len;
 8001f88:	687b      	ldr	r3, [r7, #4]
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3718      	adds	r7, #24
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}

08001f92 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f92:	b580      	push	{r7, lr}
 8001f94:	b086      	sub	sp, #24
 8001f96:	af00      	add	r7, sp, #0
 8001f98:	60f8      	str	r0, [r7, #12]
 8001f9a:	60b9      	str	r1, [r7, #8]
 8001f9c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	617b      	str	r3, [r7, #20]
 8001fa2:	e009      	b.n	8001fb8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	1c5a      	adds	r2, r3, #1
 8001fa8:	60ba      	str	r2, [r7, #8]
 8001faa:	781b      	ldrb	r3, [r3, #0]
 8001fac:	4618      	mov	r0, r3
 8001fae:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fb2:	697b      	ldr	r3, [r7, #20]
 8001fb4:	3301      	adds	r3, #1
 8001fb6:	617b      	str	r3, [r7, #20]
 8001fb8:	697a      	ldr	r2, [r7, #20]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	429a      	cmp	r2, r3
 8001fbe:	dbf1      	blt.n	8001fa4 <_write+0x12>
	}
	return len;
 8001fc0:	687b      	ldr	r3, [r7, #4]
}
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	3718      	adds	r7, #24
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}

08001fca <_close>:

int _close(int file)
{
 8001fca:	b480      	push	{r7}
 8001fcc:	b083      	sub	sp, #12
 8001fce:	af00      	add	r7, sp, #0
 8001fd0:	6078      	str	r0, [r7, #4]
	return -1;
 8001fd2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	370c      	adds	r7, #12
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr

08001fe2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001fe2:	b480      	push	{r7}
 8001fe4:	b083      	sub	sp, #12
 8001fe6:	af00      	add	r7, sp, #0
 8001fe8:	6078      	str	r0, [r7, #4]
 8001fea:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ff2:	605a      	str	r2, [r3, #4]
	return 0;
 8001ff4:	2300      	movs	r3, #0
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	370c      	adds	r7, #12
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr

08002002 <_isatty>:

int _isatty(int file)
{
 8002002:	b480      	push	{r7}
 8002004:	b083      	sub	sp, #12
 8002006:	af00      	add	r7, sp, #0
 8002008:	6078      	str	r0, [r7, #4]
	return 1;
 800200a:	2301      	movs	r3, #1
}
 800200c:	4618      	mov	r0, r3
 800200e:	370c      	adds	r7, #12
 8002010:	46bd      	mov	sp, r7
 8002012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002016:	4770      	bx	lr

08002018 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002018:	b480      	push	{r7}
 800201a:	b085      	sub	sp, #20
 800201c:	af00      	add	r7, sp, #0
 800201e:	60f8      	str	r0, [r7, #12]
 8002020:	60b9      	str	r1, [r7, #8]
 8002022:	607a      	str	r2, [r7, #4]
	return 0;
 8002024:	2300      	movs	r3, #0
}
 8002026:	4618      	mov	r0, r3
 8002028:	3714      	adds	r7, #20
 800202a:	46bd      	mov	sp, r7
 800202c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002030:	4770      	bx	lr
	...

08002034 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b086      	sub	sp, #24
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800203c:	4a14      	ldr	r2, [pc, #80]	; (8002090 <_sbrk+0x5c>)
 800203e:	4b15      	ldr	r3, [pc, #84]	; (8002094 <_sbrk+0x60>)
 8002040:	1ad3      	subs	r3, r2, r3
 8002042:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002048:	4b13      	ldr	r3, [pc, #76]	; (8002098 <_sbrk+0x64>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d102      	bne.n	8002056 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002050:	4b11      	ldr	r3, [pc, #68]	; (8002098 <_sbrk+0x64>)
 8002052:	4a12      	ldr	r2, [pc, #72]	; (800209c <_sbrk+0x68>)
 8002054:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002056:	4b10      	ldr	r3, [pc, #64]	; (8002098 <_sbrk+0x64>)
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	4413      	add	r3, r2
 800205e:	693a      	ldr	r2, [r7, #16]
 8002060:	429a      	cmp	r2, r3
 8002062:	d207      	bcs.n	8002074 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002064:	f007 f926 	bl	80092b4 <__errno>
 8002068:	4603      	mov	r3, r0
 800206a:	220c      	movs	r2, #12
 800206c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800206e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002072:	e009      	b.n	8002088 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002074:	4b08      	ldr	r3, [pc, #32]	; (8002098 <_sbrk+0x64>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800207a:	4b07      	ldr	r3, [pc, #28]	; (8002098 <_sbrk+0x64>)
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	4413      	add	r3, r2
 8002082:	4a05      	ldr	r2, [pc, #20]	; (8002098 <_sbrk+0x64>)
 8002084:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002086:	68fb      	ldr	r3, [r7, #12]
}
 8002088:	4618      	mov	r0, r3
 800208a:	3718      	adds	r7, #24
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}
 8002090:	20020000 	.word	0x20020000
 8002094:	00000400 	.word	0x00000400
 8002098:	200006d8 	.word	0x200006d8
 800209c:	20005198 	.word	0x20005198

080020a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80020a0:	b480      	push	{r7}
 80020a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80020a4:	4b06      	ldr	r3, [pc, #24]	; (80020c0 <SystemInit+0x20>)
 80020a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020aa:	4a05      	ldr	r2, [pc, #20]	; (80020c0 <SystemInit+0x20>)
 80020ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80020b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020b4:	bf00      	nop
 80020b6:	46bd      	mov	sp, r7
 80020b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020bc:	4770      	bx	lr
 80020be:	bf00      	nop
 80020c0:	e000ed00 	.word	0xe000ed00

080020c4 <MX_TIM4_Init>:

TIM_HandleTypeDef htim4;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b086      	sub	sp, #24
 80020c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020ca:	f107 0308 	add.w	r3, r7, #8
 80020ce:	2200      	movs	r2, #0
 80020d0:	601a      	str	r2, [r3, #0]
 80020d2:	605a      	str	r2, [r3, #4]
 80020d4:	609a      	str	r2, [r3, #8]
 80020d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020d8:	463b      	mov	r3, r7
 80020da:	2200      	movs	r2, #0
 80020dc:	601a      	str	r2, [r3, #0]
 80020de:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80020e0:	4b1c      	ldr	r3, [pc, #112]	; (8002154 <MX_TIM4_Init+0x90>)
 80020e2:	4a1d      	ldr	r2, [pc, #116]	; (8002158 <MX_TIM4_Init+0x94>)
 80020e4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 99;
 80020e6:	4b1b      	ldr	r3, [pc, #108]	; (8002154 <MX_TIM4_Init+0x90>)
 80020e8:	2263      	movs	r2, #99	; 0x63
 80020ea:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020ec:	4b19      	ldr	r3, [pc, #100]	; (8002154 <MX_TIM4_Init+0x90>)
 80020ee:	2200      	movs	r2, #0
 80020f0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 4;
 80020f2:	4b18      	ldr	r3, [pc, #96]	; (8002154 <MX_TIM4_Init+0x90>)
 80020f4:	2204      	movs	r2, #4
 80020f6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020f8:	4b16      	ldr	r3, [pc, #88]	; (8002154 <MX_TIM4_Init+0x90>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020fe:	4b15      	ldr	r3, [pc, #84]	; (8002154 <MX_TIM4_Init+0x90>)
 8002100:	2200      	movs	r2, #0
 8002102:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002104:	4813      	ldr	r0, [pc, #76]	; (8002154 <MX_TIM4_Init+0x90>)
 8002106:	f002 fc9d 	bl	8004a44 <HAL_TIM_Base_Init>
 800210a:	4603      	mov	r3, r0
 800210c:	2b00      	cmp	r3, #0
 800210e:	d001      	beq.n	8002114 <MX_TIM4_Init+0x50>
  {
    Error_Handler();
 8002110:	f7ff fdec 	bl	8001cec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002114:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002118:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800211a:	f107 0308 	add.w	r3, r7, #8
 800211e:	4619      	mov	r1, r3
 8002120:	480c      	ldr	r0, [pc, #48]	; (8002154 <MX_TIM4_Init+0x90>)
 8002122:	f002 fcde 	bl	8004ae2 <HAL_TIM_ConfigClockSource>
 8002126:	4603      	mov	r3, r0
 8002128:	2b00      	cmp	r3, #0
 800212a:	d001      	beq.n	8002130 <MX_TIM4_Init+0x6c>
  {
    Error_Handler();
 800212c:	f7ff fdde 	bl	8001cec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002130:	2300      	movs	r3, #0
 8002132:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002134:	2300      	movs	r3, #0
 8002136:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002138:	463b      	mov	r3, r7
 800213a:	4619      	mov	r1, r3
 800213c:	4805      	ldr	r0, [pc, #20]	; (8002154 <MX_TIM4_Init+0x90>)
 800213e:	f002 feb1 	bl	8004ea4 <HAL_TIMEx_MasterConfigSynchronization>
 8002142:	4603      	mov	r3, r0
 8002144:	2b00      	cmp	r3, #0
 8002146:	d001      	beq.n	800214c <MX_TIM4_Init+0x88>
  {
    Error_Handler();
 8002148:	f7ff fdd0 	bl	8001cec <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800214c:	bf00      	nop
 800214e:	3718      	adds	r7, #24
 8002150:	46bd      	mov	sp, r7
 8002152:	bd80      	pop	{r7, pc}
 8002154:	200006dc 	.word	0x200006dc
 8002158:	40000800 	.word	0x40000800

0800215c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800215c:	b480      	push	{r7}
 800215e:	b085      	sub	sp, #20
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a0b      	ldr	r2, [pc, #44]	; (8002198 <HAL_TIM_Base_MspInit+0x3c>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d10d      	bne.n	800218a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800216e:	2300      	movs	r3, #0
 8002170:	60fb      	str	r3, [r7, #12]
 8002172:	4b0a      	ldr	r3, [pc, #40]	; (800219c <HAL_TIM_Base_MspInit+0x40>)
 8002174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002176:	4a09      	ldr	r2, [pc, #36]	; (800219c <HAL_TIM_Base_MspInit+0x40>)
 8002178:	f043 0304 	orr.w	r3, r3, #4
 800217c:	6413      	str	r3, [r2, #64]	; 0x40
 800217e:	4b07      	ldr	r3, [pc, #28]	; (800219c <HAL_TIM_Base_MspInit+0x40>)
 8002180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002182:	f003 0304 	and.w	r3, r3, #4
 8002186:	60fb      	str	r3, [r7, #12]
 8002188:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800218a:	bf00      	nop
 800218c:	3714      	adds	r7, #20
 800218e:	46bd      	mov	sp, r7
 8002190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002194:	4770      	bx	lr
 8002196:	bf00      	nop
 8002198:	40000800 	.word	0x40000800
 800219c:	40023800 	.word	0x40023800

080021a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021a0:	b480      	push	{r7}
 80021a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021a4:	4b04      	ldr	r3, [pc, #16]	; (80021b8 <__NVIC_GetPriorityGrouping+0x18>)
 80021a6:	68db      	ldr	r3, [r3, #12]
 80021a8:	0a1b      	lsrs	r3, r3, #8
 80021aa:	f003 0307 	and.w	r3, r3, #7
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	46bd      	mov	sp, r7
 80021b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b6:	4770      	bx	lr
 80021b8:	e000ed00 	.word	0xe000ed00

080021bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	4603      	mov	r3, r0
 80021c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	db0b      	blt.n	80021e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021ce:	79fb      	ldrb	r3, [r7, #7]
 80021d0:	f003 021f 	and.w	r2, r3, #31
 80021d4:	4907      	ldr	r1, [pc, #28]	; (80021f4 <__NVIC_EnableIRQ+0x38>)
 80021d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021da:	095b      	lsrs	r3, r3, #5
 80021dc:	2001      	movs	r0, #1
 80021de:	fa00 f202 	lsl.w	r2, r0, r2
 80021e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80021e6:	bf00      	nop
 80021e8:	370c      	adds	r7, #12
 80021ea:	46bd      	mov	sp, r7
 80021ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f0:	4770      	bx	lr
 80021f2:	bf00      	nop
 80021f4:	e000e100 	.word	0xe000e100

080021f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b083      	sub	sp, #12
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	4603      	mov	r3, r0
 8002200:	6039      	str	r1, [r7, #0]
 8002202:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002204:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002208:	2b00      	cmp	r3, #0
 800220a:	db0a      	blt.n	8002222 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	b2da      	uxtb	r2, r3
 8002210:	490c      	ldr	r1, [pc, #48]	; (8002244 <__NVIC_SetPriority+0x4c>)
 8002212:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002216:	0112      	lsls	r2, r2, #4
 8002218:	b2d2      	uxtb	r2, r2
 800221a:	440b      	add	r3, r1
 800221c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002220:	e00a      	b.n	8002238 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	b2da      	uxtb	r2, r3
 8002226:	4908      	ldr	r1, [pc, #32]	; (8002248 <__NVIC_SetPriority+0x50>)
 8002228:	79fb      	ldrb	r3, [r7, #7]
 800222a:	f003 030f 	and.w	r3, r3, #15
 800222e:	3b04      	subs	r3, #4
 8002230:	0112      	lsls	r2, r2, #4
 8002232:	b2d2      	uxtb	r2, r2
 8002234:	440b      	add	r3, r1
 8002236:	761a      	strb	r2, [r3, #24]
}
 8002238:	bf00      	nop
 800223a:	370c      	adds	r7, #12
 800223c:	46bd      	mov	sp, r7
 800223e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002242:	4770      	bx	lr
 8002244:	e000e100 	.word	0xe000e100
 8002248:	e000ed00 	.word	0xe000ed00

0800224c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800224c:	b480      	push	{r7}
 800224e:	b089      	sub	sp, #36	; 0x24
 8002250:	af00      	add	r7, sp, #0
 8002252:	60f8      	str	r0, [r7, #12]
 8002254:	60b9      	str	r1, [r7, #8]
 8002256:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	f003 0307 	and.w	r3, r3, #7
 800225e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002260:	69fb      	ldr	r3, [r7, #28]
 8002262:	f1c3 0307 	rsb	r3, r3, #7
 8002266:	2b04      	cmp	r3, #4
 8002268:	bf28      	it	cs
 800226a:	2304      	movcs	r3, #4
 800226c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800226e:	69fb      	ldr	r3, [r7, #28]
 8002270:	3304      	adds	r3, #4
 8002272:	2b06      	cmp	r3, #6
 8002274:	d902      	bls.n	800227c <NVIC_EncodePriority+0x30>
 8002276:	69fb      	ldr	r3, [r7, #28]
 8002278:	3b03      	subs	r3, #3
 800227a:	e000      	b.n	800227e <NVIC_EncodePriority+0x32>
 800227c:	2300      	movs	r3, #0
 800227e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002280:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002284:	69bb      	ldr	r3, [r7, #24]
 8002286:	fa02 f303 	lsl.w	r3, r2, r3
 800228a:	43da      	mvns	r2, r3
 800228c:	68bb      	ldr	r3, [r7, #8]
 800228e:	401a      	ands	r2, r3
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002294:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002298:	697b      	ldr	r3, [r7, #20]
 800229a:	fa01 f303 	lsl.w	r3, r1, r3
 800229e:	43d9      	mvns	r1, r3
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022a4:	4313      	orrs	r3, r2
         );
}
 80022a6:	4618      	mov	r0, r3
 80022a8:	3724      	adds	r7, #36	; 0x24
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr
	...

080022b4 <LL_AHB1_GRP1_EnableClock>:
{
 80022b4:	b480      	push	{r7}
 80022b6:	b085      	sub	sp, #20
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80022bc:	4b08      	ldr	r3, [pc, #32]	; (80022e0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80022be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80022c0:	4907      	ldr	r1, [pc, #28]	; (80022e0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	4313      	orrs	r3, r2
 80022c6:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80022c8:	4b05      	ldr	r3, [pc, #20]	; (80022e0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80022ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	4013      	ands	r3, r2
 80022d0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80022d2:	68fb      	ldr	r3, [r7, #12]
}
 80022d4:	bf00      	nop
 80022d6:	3714      	adds	r7, #20
 80022d8:	46bd      	mov	sp, r7
 80022da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022de:	4770      	bx	lr
 80022e0:	40023800 	.word	0x40023800

080022e4 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80022e4:	b480      	push	{r7}
 80022e6:	b085      	sub	sp, #20
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80022ec:	4b08      	ldr	r3, [pc, #32]	; (8002310 <LL_APB1_GRP1_EnableClock+0x2c>)
 80022ee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80022f0:	4907      	ldr	r1, [pc, #28]	; (8002310 <LL_APB1_GRP1_EnableClock+0x2c>)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	4313      	orrs	r3, r2
 80022f6:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80022f8:	4b05      	ldr	r3, [pc, #20]	; (8002310 <LL_APB1_GRP1_EnableClock+0x2c>)
 80022fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	4013      	ands	r3, r2
 8002300:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002302:	68fb      	ldr	r3, [r7, #12]
}
 8002304:	bf00      	nop
 8002306:	3714      	adds	r7, #20
 8002308:	46bd      	mov	sp, r7
 800230a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230e:	4770      	bx	lr
 8002310:	40023800 	.word	0x40023800

08002314 <LL_USART_Enable>:
{
 8002314:	b480      	push	{r7}
 8002316:	b083      	sub	sp, #12
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	68db      	ldr	r3, [r3, #12]
 8002320:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	60da      	str	r2, [r3, #12]
}
 8002328:	bf00      	nop
 800232a:	370c      	adds	r7, #12
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr

08002334 <LL_USART_ConfigAsyncMode>:
{
 8002334:	b480      	push	{r7}
 8002336:	b083      	sub	sp, #12
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	691b      	ldr	r3, [r3, #16]
 8002340:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	695b      	ldr	r3, [r3, #20]
 800234c:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	615a      	str	r2, [r3, #20]
}
 8002354:	bf00      	nop
 8002356:	370c      	adds	r7, #12
 8002358:	46bd      	mov	sp, r7
 800235a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235e:	4770      	bx	lr

08002360 <LL_USART_IsActiveFlag_TC>:
{
 8002360:	b480      	push	{r7}
 8002362:	b083      	sub	sp, #12
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TC) == (USART_SR_TC));
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002370:	2b40      	cmp	r3, #64	; 0x40
 8002372:	bf0c      	ite	eq
 8002374:	2301      	moveq	r3, #1
 8002376:	2300      	movne	r3, #0
 8002378:	b2db      	uxtb	r3, r3
}
 800237a:	4618      	mov	r0, r3
 800237c:	370c      	adds	r7, #12
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr

08002386 <LL_USART_IsActiveFlag_TXE>:
{
 8002386:	b480      	push	{r7}
 8002388:	b083      	sub	sp, #12
 800238a:	af00      	add	r7, sp, #0
 800238c:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002396:	2b80      	cmp	r3, #128	; 0x80
 8002398:	bf0c      	ite	eq
 800239a:	2301      	moveq	r3, #1
 800239c:	2300      	movne	r3, #0
 800239e:	b2db      	uxtb	r3, r3
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	370c      	adds	r7, #12
 80023a4:	46bd      	mov	sp, r7
 80023a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023aa:	4770      	bx	lr

080023ac <LL_USART_ClearFlag_ORE>:
{
 80023ac:	b480      	push	{r7}
 80023ae:	b085      	sub	sp, #20
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  tmpreg = USARTx->SR;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 80023ba:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 80023c2:	68fb      	ldr	r3, [r7, #12]
}
 80023c4:	bf00      	nop
 80023c6:	3714      	adds	r7, #20
 80023c8:	46bd      	mov	sp, r7
 80023ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ce:	4770      	bx	lr

080023d0 <LL_USART_EnableIT_RXNE>:
{
 80023d0:	b480      	push	{r7}
 80023d2:	b089      	sub	sp, #36	; 0x24
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	330c      	adds	r3, #12
 80023dc:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	e853 3f00 	ldrex	r3, [r3]
 80023e4:	60bb      	str	r3, [r7, #8]
   return(result);
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	f043 0320 	orr.w	r3, r3, #32
 80023ec:	61fb      	str	r3, [r7, #28]
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	330c      	adds	r3, #12
 80023f2:	69fa      	ldr	r2, [r7, #28]
 80023f4:	61ba      	str	r2, [r7, #24]
 80023f6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023f8:	6979      	ldr	r1, [r7, #20]
 80023fa:	69ba      	ldr	r2, [r7, #24]
 80023fc:	e841 2300 	strex	r3, r2, [r1]
 8002400:	613b      	str	r3, [r7, #16]
   return(result);
 8002402:	693b      	ldr	r3, [r7, #16]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d1e7      	bne.n	80023d8 <LL_USART_EnableIT_RXNE+0x8>
}
 8002408:	bf00      	nop
 800240a:	bf00      	nop
 800240c:	3724      	adds	r7, #36	; 0x24
 800240e:	46bd      	mov	sp, r7
 8002410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002414:	4770      	bx	lr

08002416 <LL_USART_EnableIT_ERROR>:
{
 8002416:	b480      	push	{r7}
 8002418:	b089      	sub	sp, #36	; 0x24
 800241a:	af00      	add	r7, sp, #0
 800241c:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	3314      	adds	r3, #20
 8002422:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	e853 3f00 	ldrex	r3, [r3]
 800242a:	60bb      	str	r3, [r7, #8]
   return(result);
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	f043 0301 	orr.w	r3, r3, #1
 8002432:	61fb      	str	r3, [r7, #28]
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	3314      	adds	r3, #20
 8002438:	69fa      	ldr	r2, [r7, #28]
 800243a:	61ba      	str	r2, [r7, #24]
 800243c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800243e:	6979      	ldr	r1, [r7, #20]
 8002440:	69ba      	ldr	r2, [r7, #24]
 8002442:	e841 2300 	strex	r3, r2, [r1]
 8002446:	613b      	str	r3, [r7, #16]
   return(result);
 8002448:	693b      	ldr	r3, [r7, #16]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d1e7      	bne.n	800241e <LL_USART_EnableIT_ERROR+0x8>
}
 800244e:	bf00      	nop
 8002450:	bf00      	nop
 8002452:	3724      	adds	r7, #36	; 0x24
 8002454:	46bd      	mov	sp, r7
 8002456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245a:	4770      	bx	lr

0800245c <LL_USART_ReceiveData8>:
  * @rmtoll DR           DR            LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
 800245c:	b480      	push	{r7}
 800245e:	b083      	sub	sp, #12
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	b2db      	uxtb	r3, r3
}
 800246a:	4618      	mov	r0, r3
 800246c:	370c      	adds	r7, #12
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr

08002476 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8002476:	b480      	push	{r7}
 8002478:	b083      	sub	sp, #12
 800247a:	af00      	add	r7, sp, #0
 800247c:	6078      	str	r0, [r7, #4]
 800247e:	460b      	mov	r3, r1
 8002480:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8002482:	78fa      	ldrb	r2, [r7, #3]
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	605a      	str	r2, [r3, #4]
}
 8002488:	bf00      	nop
 800248a:	370c      	adds	r7, #12
 800248c:	46bd      	mov	sp, r7
 800248e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002492:	4770      	bx	lr

08002494 <MX_USART2_UART_Init>:
/* USER CODE END 0 */

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b08e      	sub	sp, #56	; 0x38
 8002498:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 800249a:	f107 031c 	add.w	r3, r7, #28
 800249e:	2200      	movs	r2, #0
 80024a0:	601a      	str	r2, [r3, #0]
 80024a2:	605a      	str	r2, [r3, #4]
 80024a4:	609a      	str	r2, [r3, #8]
 80024a6:	60da      	str	r2, [r3, #12]
 80024a8:	611a      	str	r2, [r3, #16]
 80024aa:	615a      	str	r2, [r3, #20]
 80024ac:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024ae:	1d3b      	adds	r3, r7, #4
 80024b0:	2200      	movs	r2, #0
 80024b2:	601a      	str	r2, [r3, #0]
 80024b4:	605a      	str	r2, [r3, #4]
 80024b6:	609a      	str	r2, [r3, #8]
 80024b8:	60da      	str	r2, [r3, #12]
 80024ba:	611a      	str	r2, [r3, #16]
 80024bc:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 80024be:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80024c2:	f7ff ff0f 	bl	80022e4 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80024c6:	2001      	movs	r0, #1
 80024c8:	f7ff fef4 	bl	80022b4 <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80024cc:	230c      	movs	r3, #12
 80024ce:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80024d0:	2302      	movs	r3, #2
 80024d2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80024d4:	2303      	movs	r3, #3
 80024d6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80024d8:	2300      	movs	r3, #0
 80024da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80024dc:	2300      	movs	r3, #0
 80024de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80024e0:	2307      	movs	r3, #7
 80024e2:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024e4:	1d3b      	adds	r3, r7, #4
 80024e6:	4619      	mov	r1, r3
 80024e8:	4818      	ldr	r0, [pc, #96]	; (800254c <MX_USART2_UART_Init+0xb8>)
 80024ea:	f002 ff67 	bl	80053bc <LL_GPIO_Init>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),8, 0));
 80024ee:	f7ff fe57 	bl	80021a0 <__NVIC_GetPriorityGrouping>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2200      	movs	r2, #0
 80024f6:	2108      	movs	r1, #8
 80024f8:	4618      	mov	r0, r3
 80024fa:	f7ff fea7 	bl	800224c <NVIC_EncodePriority>
 80024fe:	4603      	mov	r3, r0
 8002500:	4619      	mov	r1, r3
 8002502:	2026      	movs	r0, #38	; 0x26
 8002504:	f7ff fe78 	bl	80021f8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 8002508:	2026      	movs	r0, #38	; 0x26
 800250a:	f7ff fe57 	bl	80021bc <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 800250e:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002512:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002514:	2300      	movs	r3, #0
 8002516:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002518:	2300      	movs	r3, #0
 800251a:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 800251c:	2300      	movs	r3, #0
 800251e:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002520:	230c      	movs	r3, #12
 8002522:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002524:	2300      	movs	r3, #0
 8002526:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002528:	2300      	movs	r3, #0
 800252a:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 800252c:	f107 031c 	add.w	r3, r7, #28
 8002530:	4619      	mov	r1, r3
 8002532:	4807      	ldr	r0, [pc, #28]	; (8002550 <MX_USART2_UART_Init+0xbc>)
 8002534:	f003 fb56 	bl	8005be4 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8002538:	4805      	ldr	r0, [pc, #20]	; (8002550 <MX_USART2_UART_Init+0xbc>)
 800253a:	f7ff fefb 	bl	8002334 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 800253e:	4804      	ldr	r0, [pc, #16]	; (8002550 <MX_USART2_UART_Init+0xbc>)
 8002540:	f7ff fee8 	bl	8002314 <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002544:	bf00      	nop
 8002546:	3738      	adds	r7, #56	; 0x38
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}
 800254c:	40020000 	.word	0x40020000
 8002550:	40004400 	.word	0x40004400

08002554 <printString>:
  * @brief  Send String on USART Tx line (to PC Com port).
  * @param  None
  * @retval None
  */
void printString(uint8_t *senString)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b084      	sub	sp, #16
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  //uint32_t index = 0;
  uint8_t *pchar;
	pchar=senString;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	60fb      	str	r3, [r7, #12]

  /* Send characters one per one, until last char to be sent */
  while(1)
  {
    /* Wait for TXE flag to be raised */
    while (!LL_USART_IsActiveFlag_TXE(USART2))
 8002560:	bf00      	nop
 8002562:	4810      	ldr	r0, [pc, #64]	; (80025a4 <printString+0x50>)
 8002564:	f7ff ff0f 	bl	8002386 <LL_USART_IsActiveFlag_TXE>
 8002568:	4603      	mov	r3, r0
 800256a:	2b00      	cmp	r3, #0
 800256c:	d0f9      	beq.n	8002562 <printString+0xe>
    {
    }

    /* Write character in Transmit Data register.
       TXE flag is cleared by writing data in DR register */
    LL_USART_TransmitData8(USART2, *pchar);
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	781b      	ldrb	r3, [r3, #0]
 8002572:	4619      	mov	r1, r3
 8002574:	480b      	ldr	r0, [pc, #44]	; (80025a4 <printString+0x50>)
 8002576:	f7ff ff7e 	bl	8002476 <LL_USART_TransmitData8>

		if((*pchar)=='\n')break;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	781b      	ldrb	r3, [r3, #0]
 800257e:	2b0a      	cmp	r3, #10
 8002580:	d003      	beq.n	800258a <printString+0x36>
		pchar++;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	3301      	adds	r3, #1
 8002586:	60fb      	str	r3, [r7, #12]
    while (!LL_USART_IsActiveFlag_TXE(USART2))
 8002588:	e7ea      	b.n	8002560 <printString+0xc>
		if((*pchar)=='\n')break;
 800258a:	bf00      	nop

  }

  /* Wait for TC flag to be raised for last char */
  while (!LL_USART_IsActiveFlag_TC(USART2))
 800258c:	bf00      	nop
 800258e:	4805      	ldr	r0, [pc, #20]	; (80025a4 <printString+0x50>)
 8002590:	f7ff fee6 	bl	8002360 <LL_USART_IsActiveFlag_TC>
 8002594:	4603      	mov	r3, r0
 8002596:	2b00      	cmp	r3, #0
 8002598:	d0f9      	beq.n	800258e <printString+0x3a>
  {
  }
}
 800259a:	bf00      	nop
 800259c:	bf00      	nop
 800259e:	3710      	adds	r7, #16
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}
 80025a4:	40004400 	.word	0x40004400

080025a8 <StartReception>:
  * @brief  This function prints user info on PC com port and initiates RX transfer
  * @param  None
  * @retval None
  */
void StartReception(void)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	af00      	add	r7, sp, #0
  /* Initializes Buffer swap mechanism :
     - 2 physical buffers aRXBufferA and aRXBufferB (RX_BUFFER_SIZE length)

  */
  uwNbReceivedChars = 0;
 80025ac:	4b06      	ldr	r3, [pc, #24]	; (80025c8 <StartReception+0x20>)
 80025ae:	2200      	movs	r2, #0
 80025b0:	601a      	str	r2, [r3, #0]

  /* Print user info on PC com port */
//  PrintInfo(aTextInfoStart, sizeof(aTextInfoStart));

  /* Clear Overrun flag, in case characters have already been sent to USART */
  LL_USART_ClearFlag_ORE(USART2);
 80025b2:	4806      	ldr	r0, [pc, #24]	; (80025cc <StartReception+0x24>)
 80025b4:	f7ff fefa 	bl	80023ac <LL_USART_ClearFlag_ORE>

  /* Enable RXNE and Error interrupts */
  LL_USART_EnableIT_RXNE(USART2);
 80025b8:	4804      	ldr	r0, [pc, #16]	; (80025cc <StartReception+0x24>)
 80025ba:	f7ff ff09 	bl	80023d0 <LL_USART_EnableIT_RXNE>
  LL_USART_EnableIT_ERROR(USART2);
 80025be:	4803      	ldr	r0, [pc, #12]	; (80025cc <StartReception+0x24>)
 80025c0:	f7ff ff29 	bl	8002416 <LL_USART_EnableIT_ERROR>
}
 80025c4:	bf00      	nop
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	20000744 	.word	0x20000744
 80025cc:	40004400 	.word	0x40004400

080025d0 <USART_CharReceptionContinuous_Callback>:




void USART_CharReceptionContinuous_Callback(uint8_t endByte)//continues receive bytes until end byte
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b084      	sub	sp, #16
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	4603      	mov	r3, r0
 80025d8:	71fb      	strb	r3, [r7, #7]
	uint8_t ctemp;

  /* Read Received character. RXNE flag is cleared by reading of DR register */
	ctemp = LL_USART_ReceiveData8(USART2);
 80025da:	4815      	ldr	r0, [pc, #84]	; (8002630 <USART_CharReceptionContinuous_Callback+0x60>)
 80025dc:	f7ff ff3e 	bl	800245c <LL_USART_ReceiveData8>
 80025e0:	4603      	mov	r3, r0
 80025e2:	73fb      	strb	r3, [r7, #15]
	aRXBuffer[uwNbReceivedChars++]=ctemp;
 80025e4:	4b13      	ldr	r3, [pc, #76]	; (8002634 <USART_CharReceptionContinuous_Callback+0x64>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	1c5a      	adds	r2, r3, #1
 80025ea:	4912      	ldr	r1, [pc, #72]	; (8002634 <USART_CharReceptionContinuous_Callback+0x64>)
 80025ec:	600a      	str	r2, [r1, #0]
 80025ee:	4912      	ldr	r1, [pc, #72]	; (8002638 <USART_CharReceptionContinuous_Callback+0x68>)
 80025f0:	7bfa      	ldrb	r2, [r7, #15]
 80025f2:	54ca      	strb	r2, [r1, r3]
  /* Checks if Buffer full indication has been set */

	if (ctemp == endByte)
 80025f4:	7bfa      	ldrb	r2, [r7, #15]
 80025f6:	79fb      	ldrb	r3, [r7, #7]
 80025f8:	429a      	cmp	r2, r3
 80025fa:	d114      	bne.n	8002626 <USART_CharReceptionContinuous_Callback+0x56>
	{
		aRXBuffer[uwNbReceivedChars-1] = '\0';
 80025fc:	4b0d      	ldr	r3, [pc, #52]	; (8002634 <USART_CharReceptionContinuous_Callback+0x64>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	3b01      	subs	r3, #1
 8002602:	4a0d      	ldr	r2, [pc, #52]	; (8002638 <USART_CharReceptionContinuous_Callback+0x68>)
 8002604:	2100      	movs	r1, #0
 8002606:	54d1      	strb	r1, [r2, r3]

		pycommand=atoi(aRXBuffer);
 8002608:	480b      	ldr	r0, [pc, #44]	; (8002638 <USART_CharReceptionContinuous_Callback+0x68>)
 800260a:	f006 fe4f 	bl	80092ac <atoi>
 800260e:	4603      	mov	r3, r0
 8002610:	b2da      	uxtb	r2, r3
 8002612:	4b0a      	ldr	r3, [pc, #40]	; (800263c <USART_CharReceptionContinuous_Callback+0x6c>)
 8002614:	701a      	strb	r2, [r3, #0]

		osSemaphoreRelease(myBinarySem01Handle);
 8002616:	4b0a      	ldr	r3, [pc, #40]	; (8002640 <USART_CharReceptionContinuous_Callback+0x70>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4618      	mov	r0, r3
 800261c:	f003 fd5c 	bl	80060d8 <osSemaphoreRelease>
    /* Set Buffer swap indication */
    //aRXIndication = 0;
		uwNbReceivedChars = 0;
 8002620:	4b04      	ldr	r3, [pc, #16]	; (8002634 <USART_CharReceptionContinuous_Callback+0x64>)
 8002622:	2200      	movs	r2, #0
 8002624:	601a      	str	r2, [r3, #0]
	}

}
 8002626:	bf00      	nop
 8002628:	3710      	adds	r7, #16
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	40004400 	.word	0x40004400
 8002634:	20000744 	.word	0x20000744
 8002638:	20000724 	.word	0x20000724
 800263c:	20000748 	.word	0x20000748
 8002640:	20000624 	.word	0x20000624

08002644 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002644:	f8df d034 	ldr.w	sp, [pc, #52]	; 800267c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002648:	480d      	ldr	r0, [pc, #52]	; (8002680 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800264a:	490e      	ldr	r1, [pc, #56]	; (8002684 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800264c:	4a0e      	ldr	r2, [pc, #56]	; (8002688 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800264e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002650:	e002      	b.n	8002658 <LoopCopyDataInit>

08002652 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002652:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002654:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002656:	3304      	adds	r3, #4

08002658 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002658:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800265a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800265c:	d3f9      	bcc.n	8002652 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800265e:	4a0b      	ldr	r2, [pc, #44]	; (800268c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002660:	4c0b      	ldr	r4, [pc, #44]	; (8002690 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002662:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002664:	e001      	b.n	800266a <LoopFillZerobss>

08002666 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002666:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002668:	3204      	adds	r2, #4

0800266a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800266a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800266c:	d3fb      	bcc.n	8002666 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800266e:	f7ff fd17 	bl	80020a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002672:	f006 ff1b 	bl	80094ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002676:	f7ff facd 	bl	8001c14 <main>
  bx  lr    
 800267a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800267c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002680:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002684:	200005ec 	.word	0x200005ec
  ldr r2, =_sidata
 8002688:	0800d390 	.word	0x0800d390
  ldr r2, =_sbss
 800268c:	200005ec 	.word	0x200005ec
  ldr r4, =_ebss
 8002690:	20005198 	.word	0x20005198

08002694 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002694:	e7fe      	b.n	8002694 <ADC_IRQHandler>

08002696 <stm32_lock_init>:
/**
  * @brief Initialize STM32 lock
  * @param lock The lock to init
  */
static inline void stm32_lock_init(LockingData_t *lock)
{
 8002696:	b580      	push	{r7, lr}
 8002698:	b084      	sub	sp, #16
 800269a:	af00      	add	r7, sp, #0
 800269c:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d104      	bne.n	80026ae <stm32_lock_init+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 80026a4:	b672      	cpsid	i
}
 80026a6:	bf00      	nop
 80026a8:	f7ff fb20 	bl	8001cec <Error_Handler>
 80026ac:	e7fe      	b.n	80026ac <stm32_lock_init+0x16>
  for (size_t i = 0; i < STM32_LOCK_ARRAY_SIZE(lock->basepri); i++)
 80026ae:	2300      	movs	r3, #0
 80026b0:	60fb      	str	r3, [r7, #12]
 80026b2:	e007      	b.n	80026c4 <stm32_lock_init+0x2e>
  {
    lock->basepri[i] = 0;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	68fa      	ldr	r2, [r7, #12]
 80026b8:	2100      	movs	r1, #0
 80026ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (size_t i = 0; i < STM32_LOCK_ARRAY_SIZE(lock->basepri); i++)
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	3301      	adds	r3, #1
 80026c2:	60fb      	str	r3, [r7, #12]
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	2b01      	cmp	r3, #1
 80026c8:	d9f4      	bls.n	80026b4 <stm32_lock_init+0x1e>
  }
  lock->nesting_level = 0;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2200      	movs	r2, #0
 80026ce:	721a      	strb	r2, [r3, #8]
}
 80026d0:	bf00      	nop
 80026d2:	3710      	adds	r7, #16
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bd80      	pop	{r7, pc}

080026d8 <stm32_lock_acquire>:
/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b084      	sub	sp, #16
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d104      	bne.n	80026f0 <stm32_lock_acquire+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 80026e6:	b672      	cpsid	i
}
 80026e8:	bf00      	nop
 80026ea:	f7ff faff 	bl	8001cec <Error_Handler>
 80026ee:	e7fe      	b.n	80026ee <stm32_lock_acquire+0x16>
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	7a1b      	ldrb	r3, [r3, #8]
 80026f4:	2b01      	cmp	r3, #1
 80026f6:	d904      	bls.n	8002702 <stm32_lock_acquire+0x2a>
  __ASM volatile ("cpsid i" : : : "memory");
 80026f8:	b672      	cpsid	i
}
 80026fa:	bf00      	nop
 80026fc:	f7ff faf6 	bl	8001cec <Error_Handler>
 8002700:	e7fe      	b.n	8002700 <stm32_lock_acquire+0x28>
  lock->basepri[lock->nesting_level++] = taskENTER_CRITICAL_FROM_ISR();
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	7a1b      	ldrb	r3, [r3, #8]
 8002706:	1c5a      	adds	r2, r3, #1
 8002708:	b2d1      	uxtb	r1, r2
 800270a:	687a      	ldr	r2, [r7, #4]
 800270c:	7211      	strb	r1, [r2, #8]
 800270e:	4619      	mov	r1, r3

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002710:	f3ef 8211 	mrs	r2, BASEPRI
 8002714:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002718:	f383 8811 	msr	BASEPRI, r3
 800271c:	f3bf 8f6f 	isb	sy
 8002720:	f3bf 8f4f 	dsb	sy
 8002724:	60fa      	str	r2, [r7, #12]
 8002726:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002728:	68fa      	ldr	r2, [r7, #12]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
 8002730:	bf00      	nop
 8002732:	3710      	adds	r7, #16
 8002734:	46bd      	mov	sp, r7
 8002736:	bd80      	pop	{r7, pc}

08002738 <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b084      	sub	sp, #16
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d104      	bne.n	8002750 <stm32_lock_release+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8002746:	b672      	cpsid	i
}
 8002748:	bf00      	nop
 800274a:	f7ff facf 	bl	8001cec <Error_Handler>
 800274e:	e7fe      	b.n	800274e <stm32_lock_release+0x16>
  lock->nesting_level--;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	7a1b      	ldrb	r3, [r3, #8]
 8002754:	3b01      	subs	r3, #1
 8002756:	b2da      	uxtb	r2, r3
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	721a      	strb	r2, [r3, #8]
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	7a1b      	ldrb	r3, [r3, #8]
 8002760:	2b01      	cmp	r3, #1
 8002762:	d904      	bls.n	800276e <stm32_lock_release+0x36>
  __ASM volatile ("cpsid i" : : : "memory");
 8002764:	b672      	cpsid	i
}
 8002766:	bf00      	nop
 8002768:	f7ff fac0 	bl	8001cec <Error_Handler>
 800276c:	e7fe      	b.n	800276c <stm32_lock_release+0x34>
  taskEXIT_CRITICAL_FROM_ISR(lock->basepri[lock->nesting_level]);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	7a1b      	ldrb	r3, [r3, #8]
 8002772:	461a      	mov	r2, r3
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800277a:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002782:	bf00      	nop
}
 8002784:	bf00      	nop
 8002786:	3710      	adds	r7, #16
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}

0800278c <__retarget_lock_init_recursive>:
/**
  * @brief Initialize recursive lock
  * @param lock The lock
  */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b082      	sub	sp, #8
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  if (lock == NULL)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d105      	bne.n	80027a6 <__retarget_lock_init_recursive+0x1a>
  {
    errno = EINVAL;
 800279a:	f006 fd8b 	bl	80092b4 <__errno>
 800279e:	4603      	mov	r3, r0
 80027a0:	2216      	movs	r2, #22
 80027a2:	601a      	str	r2, [r3, #0]
    return;
 80027a4:	e015      	b.n	80027d2 <__retarget_lock_init_recursive+0x46>
  }

  *lock = (_LOCK_T)malloc(sizeof(struct __lock));
 80027a6:	200c      	movs	r0, #12
 80027a8:	f006 fea4 	bl	80094f4 <malloc>
 80027ac:	4603      	mov	r3, r0
 80027ae:	461a      	mov	r2, r3
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	601a      	str	r2, [r3, #0]
  if (*lock != NULL)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d005      	beq.n	80027c8 <__retarget_lock_init_recursive+0x3c>
  {
    stm32_lock_init(STM32_LOCK_PARAMETER(*lock));
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	4618      	mov	r0, r3
 80027c2:	f7ff ff68 	bl	8002696 <stm32_lock_init>
    return;
 80027c6:	e004      	b.n	80027d2 <__retarget_lock_init_recursive+0x46>
  __ASM volatile ("cpsid i" : : : "memory");
 80027c8:	b672      	cpsid	i
}
 80027ca:	bf00      	nop
  }

  /* Unable to allocate memory */
  STM32_LOCK_BLOCK();
 80027cc:	f7ff fa8e 	bl	8001cec <Error_Handler>
 80027d0:	e7fe      	b.n	80027d0 <__retarget_lock_init_recursive+0x44>
}
 80027d2:	3708      	adds	r7, #8
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}

080027d8 <__retarget_lock_acquire_recursive>:
/**
  * @brief Acquire recursive lock
  * @param lock The lock
  */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b082      	sub	sp, #8
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d104      	bne.n	80027f0 <__retarget_lock_acquire_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 80027e6:	b672      	cpsid	i
}
 80027e8:	bf00      	nop
 80027ea:	f7ff fa7f 	bl	8001cec <Error_Handler>
 80027ee:	e7fe      	b.n	80027ee <__retarget_lock_acquire_recursive+0x16>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	4618      	mov	r0, r3
 80027f4:	f7ff ff70 	bl	80026d8 <stm32_lock_acquire>
}
 80027f8:	bf00      	nop
 80027fa:	3708      	adds	r7, #8
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd80      	pop	{r7, pc}

08002800 <__retarget_lock_release_recursive>:
/**
  * @brief Release recursive lock
  * @param lock The lock
  */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b082      	sub	sp, #8
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d104      	bne.n	8002818 <__retarget_lock_release_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 800280e:	b672      	cpsid	i
}
 8002810:	bf00      	nop
 8002812:	f7ff fa6b 	bl	8001cec <Error_Handler>
 8002816:	e7fe      	b.n	8002816 <__retarget_lock_release_recursive+0x16>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	4618      	mov	r0, r3
 800281c:	f7ff ff8c 	bl	8002738 <stm32_lock_release>
}
 8002820:	bf00      	nop
 8002822:	3708      	adds	r7, #8
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}

08002828 <AD5933_StartTest>:
float Phase_Result;
float Impedance_Result;


void AD5933_StartTest( uint8_t Add_OK )
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b082      	sub	sp, #8
 800282c:	af00      	add	r7, sp, #0
 800282e:	4603      	mov	r3, r0
 8002830:	71fb      	strb	r3, [r7, #7]
	if( Add_OK>0 )
 8002832:	79fb      	ldrb	r3, [r7, #7]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d00d      	beq.n	8002854 <AD5933_StartTest+0x2c>
	{
		AD5933_WriteByte( 0x80 , 0x30|data_Vpp|data_gain );    /**/
 8002838:	4b0f      	ldr	r3, [pc, #60]	; (8002878 <AD5933_StartTest+0x50>)
 800283a:	781a      	ldrb	r2, [r3, #0]
 800283c:	4b0f      	ldr	r3, [pc, #60]	; (800287c <AD5933_StartTest+0x54>)
 800283e:	781b      	ldrb	r3, [r3, #0]
 8002840:	4313      	orrs	r3, r2
 8002842:	b2db      	uxtb	r3, r3
 8002844:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8002848:	b2db      	uxtb	r3, r3
 800284a:	4619      	mov	r1, r3
 800284c:	2080      	movs	r0, #128	; 0x80
 800284e:	f000 fadd 	bl	8002e0c <AD5933_WriteByte>
	}
	else
	{
		AD5933_WriteByte( 0x80 , 0x40|data_Vpp|data_gain );    /**/
	}
}
 8002852:	e00c      	b.n	800286e <AD5933_StartTest+0x46>
		AD5933_WriteByte( 0x80 , 0x40|data_Vpp|data_gain );    /**/
 8002854:	4b08      	ldr	r3, [pc, #32]	; (8002878 <AD5933_StartTest+0x50>)
 8002856:	781a      	ldrb	r2, [r3, #0]
 8002858:	4b08      	ldr	r3, [pc, #32]	; (800287c <AD5933_StartTest+0x54>)
 800285a:	781b      	ldrb	r3, [r3, #0]
 800285c:	4313      	orrs	r3, r2
 800285e:	b2db      	uxtb	r3, r3
 8002860:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002864:	b2db      	uxtb	r3, r3
 8002866:	4619      	mov	r1, r3
 8002868:	2080      	movs	r0, #128	; 0x80
 800286a:	f000 facf 	bl	8002e0c <AD5933_WriteByte>
}
 800286e:	bf00      	nop
 8002870:	3708      	adds	r7, #8
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop
 8002878:	20000408 	.word	0x20000408
 800287c:	20000407 	.word	0x20000407

08002880 <AD5933_ReadImpedance>:

float AD5933_ReadImpedance( ImpeType *AA )
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b084      	sub	sp, #16
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
	uint8_t j=0;
 8002888:	2300      	movs	r3, #0
 800288a:	73fb      	strb	r3, [r7, #15]
	while( (j&0x02)==0 )
 800288c:	e00c      	b.n	80028a8 <AD5933_ReadImpedance+0x28>
	{
	  	AD5933_WriteByte( SET_POINT , 0x8f ); 		//
 800288e:	4bb6      	ldr	r3, [pc, #728]	; (8002b68 <AD5933_ReadImpedance+0x2e8>)
 8002890:	781b      	ldrb	r3, [r3, #0]
 8002892:	218f      	movs	r1, #143	; 0x8f
 8002894:	4618      	mov	r0, r3
 8002896:	f000 fab9 	bl	8002e0c <AD5933_WriteByte>
		HAL_Delay(5);
 800289a:	2005      	movs	r0, #5
 800289c:	f000 fbee 	bl	800307c <HAL_Delay>
	  	j =  AD5933_ReadByte();
 80028a0:	f000 fad4 	bl	8002e4c <AD5933_ReadByte>
 80028a4:	4603      	mov	r3, r0
 80028a6:	73fb      	strb	r3, [r7, #15]
	while( (j&0x02)==0 )
 80028a8:	7bfb      	ldrb	r3, [r7, #15]
 80028aa:	f003 0302 	and.w	r3, r3, #2
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d0ed      	beq.n	800288e <AD5933_ReadImpedance+0xe>
	}
	AD5933_WriteByte( SET_POINT , 0x94 );		//
 80028b2:	4bad      	ldr	r3, [pc, #692]	; (8002b68 <AD5933_ReadImpedance+0x2e8>)
 80028b4:	781b      	ldrb	r3, [r3, #0]
 80028b6:	2194      	movs	r1, #148	; 0x94
 80028b8:	4618      	mov	r0, r3
 80028ba:	f000 faa7 	bl	8002e0c <AD5933_WriteByte>

	AA->Re = AD5933_ReadByte();
 80028be:	f000 fac5 	bl	8002e4c <AD5933_ReadByte>
 80028c2:	4603      	mov	r3, r0
 80028c4:	b21a      	sxth	r2, r3
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	801a      	strh	r2, [r3, #0]
	AA->Re <<= 8;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028d0:	021b      	lsls	r3, r3, #8
 80028d2:	b21a      	sxth	r2, r3
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	801a      	strh	r2, [r3, #0]
	AA->Re |= AD5933_ReadByte();
 80028d8:	f000 fab8 	bl	8002e4c <AD5933_ReadByte>
 80028dc:	4603      	mov	r3, r0
 80028de:	4619      	mov	r1, r3
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	f9b3 2000 	ldrsh.w	r2, [r3]
 80028e6:	b20b      	sxth	r3, r1
 80028e8:	4313      	orrs	r3, r2
 80028ea:	b21a      	sxth	r2, r3
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	801a      	strh	r2, [r3, #0]
		
	AA->Im = AD5933_ReadByte();
 80028f0:	f000 faac 	bl	8002e4c <AD5933_ReadByte>
 80028f4:	4603      	mov	r3, r0
 80028f6:	b21a      	sxth	r2, r3
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	805a      	strh	r2, [r3, #2]
	AA->Im <<= 8;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002902:	021b      	lsls	r3, r3, #8
 8002904:	b21a      	sxth	r2, r3
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	805a      	strh	r2, [r3, #2]
	AA->Im |= AD5933_ReadByte();	
 800290a:	f000 fa9f 	bl	8002e4c <AD5933_ReadByte>
 800290e:	4603      	mov	r3, r0
 8002910:	4619      	mov	r1, r3
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8002918:	b20b      	sxth	r3, r1
 800291a:	4313      	orrs	r3, r2
 800291c:	b21a      	sxth	r2, r3
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	805a      	strh	r2, [r3, #2]
	
	AA->Impedance = sqrt( ( (float)(abs(AA->Re) ) ) * ( (float)(abs(AA->Re) ) ) \
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002928:	2b00      	cmp	r3, #0
 800292a:	bfb8      	it	lt
 800292c:	425b      	neglt	r3, r3
 800292e:	b29b      	uxth	r3, r3
 8002930:	ee07 3a90 	vmov	s15, r3
 8002934:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800293e:	2b00      	cmp	r3, #0
 8002940:	bfb8      	it	lt
 8002942:	425b      	neglt	r3, r3
 8002944:	b29b      	uxth	r3, r3
 8002946:	ee07 3a90 	vmov	s15, r3
 800294a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800294e:	ee27 7a27 	vmul.f32	s14, s14, s15
					  +   ( (float)( abs(AA->Im ) ) ) * ( (float)(abs(AA->Im) ) )  );
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002958:	2b00      	cmp	r3, #0
 800295a:	bfb8      	it	lt
 800295c:	425b      	neglt	r3, r3
 800295e:	b29b      	uxth	r3, r3
 8002960:	ee07 3a90 	vmov	s15, r3
 8002964:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800296e:	2b00      	cmp	r3, #0
 8002970:	bfb8      	it	lt
 8002972:	425b      	neglt	r3, r3
 8002974:	b29b      	uxth	r3, r3
 8002976:	ee07 3a90 	vmov	s15, r3
 800297a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800297e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002982:	ee77 7a27 	vadd.f32	s15, s14, s15
	AA->Impedance = sqrt( ( (float)(abs(AA->Re) ) ) * ( (float)(abs(AA->Re) ) ) \
 8002986:	ee17 0a90 	vmov	r0, s15
 800298a:	f7fd fde5 	bl	8000558 <__aeabi_f2d>
 800298e:	4602      	mov	r2, r0
 8002990:	460b      	mov	r3, r1
 8002992:	ec43 2b10 	vmov	d0, r2, r3
 8002996:	f009 fe40 	bl	800c61a <sqrt>
 800299a:	ec53 2b10 	vmov	r2, r3, d0
 800299e:	4610      	mov	r0, r2
 80029a0:	4619      	mov	r1, r3
 80029a2:	f7fe f909 	bl	8000bb8 <__aeabi_d2f>
 80029a6:	4602      	mov	r2, r0
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	605a      	str	r2, [r3, #4]

	if( (AA->Re>0)&&(AA->Im>0))	 		//
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	f9b3 3000 	ldrsh.w	r3, [r3]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	dd28      	ble.n	8002a08 <AD5933_ReadImpedance+0x188>
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	dd23      	ble.n	8002a08 <AD5933_ReadImpedance+0x188>
	{
		AA->Phase = atan( ((float)(AA->Im)) / ((float)(AA->Re))) ;	
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80029c6:	ee07 3a90 	vmov	s15, r3
 80029ca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80029d4:	ee07 3a90 	vmov	s15, r3
 80029d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80029dc:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80029e0:	ee16 0a90 	vmov	r0, s13
 80029e4:	f7fd fdb8 	bl	8000558 <__aeabi_f2d>
 80029e8:	4602      	mov	r2, r0
 80029ea:	460b      	mov	r3, r1
 80029ec:	ec43 2b10 	vmov	d0, r2, r3
 80029f0:	f009 fc6a 	bl	800c2c8 <atan>
 80029f4:	ec53 2b10 	vmov	r2, r3, d0
 80029f8:	4610      	mov	r0, r2
 80029fa:	4619      	mov	r1, r3
 80029fc:	f7fe f8dc 	bl	8000bb8 <__aeabi_d2f>
 8002a00:	4602      	mov	r2, r0
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	609a      	str	r2, [r3, #8]
 8002a06:	e09d      	b.n	8002b44 <AD5933_ReadImpedance+0x2c4>
	}
	else
	{
		if( (AA->Re<0)&&(AA->Im>0))		//
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	da2f      	bge.n	8002a72 <AD5933_ReadImpedance+0x1f2>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	dd2a      	ble.n	8002a72 <AD5933_ReadImpedance+0x1f2>
		{
			AA->Phase = atan( ((float)(AA->Im)) / ((float)(AA->Re))) + PI;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002a22:	ee07 3a90 	vmov	s15, r3
 8002a26:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a30:	ee07 3a90 	vmov	s15, r3
 8002a34:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a38:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002a3c:	ee16 0a90 	vmov	r0, s13
 8002a40:	f7fd fd8a 	bl	8000558 <__aeabi_f2d>
 8002a44:	4602      	mov	r2, r0
 8002a46:	460b      	mov	r3, r1
 8002a48:	ec43 2b10 	vmov	d0, r2, r3
 8002a4c:	f009 fc3c 	bl	800c2c8 <atan>
 8002a50:	ec51 0b10 	vmov	r0, r1, d0
 8002a54:	a340      	add	r3, pc, #256	; (adr r3, 8002b58 <AD5933_ReadImpedance+0x2d8>)
 8002a56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a5a:	f7fd fc1f 	bl	800029c <__adddf3>
 8002a5e:	4602      	mov	r2, r0
 8002a60:	460b      	mov	r3, r1
 8002a62:	4610      	mov	r0, r2
 8002a64:	4619      	mov	r1, r3
 8002a66:	f7fe f8a7 	bl	8000bb8 <__aeabi_d2f>
 8002a6a:	4602      	mov	r2, r0
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	609a      	str	r2, [r3, #8]
 8002a70:	e068      	b.n	8002b44 <AD5933_ReadImpedance+0x2c4>
		}
		else
		{
			if( (AA->Re<0)&&(AA->Im<0))	 //
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	da2f      	bge.n	8002adc <AD5933_ReadImpedance+0x25c>
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	da2a      	bge.n	8002adc <AD5933_ReadImpedance+0x25c>
			{
				AA->Phase = atan( ((float)(AA->Im)) / ((float)(AA->Re))) + PI;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002a8c:	ee07 3a90 	vmov	s15, r3
 8002a90:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a9a:	ee07 3a90 	vmov	s15, r3
 8002a9e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002aa2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002aa6:	ee16 0a90 	vmov	r0, s13
 8002aaa:	f7fd fd55 	bl	8000558 <__aeabi_f2d>
 8002aae:	4602      	mov	r2, r0
 8002ab0:	460b      	mov	r3, r1
 8002ab2:	ec43 2b10 	vmov	d0, r2, r3
 8002ab6:	f009 fc07 	bl	800c2c8 <atan>
 8002aba:	ec51 0b10 	vmov	r0, r1, d0
 8002abe:	a326      	add	r3, pc, #152	; (adr r3, 8002b58 <AD5933_ReadImpedance+0x2d8>)
 8002ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ac4:	f7fd fbea 	bl	800029c <__adddf3>
 8002ac8:	4602      	mov	r2, r0
 8002aca:	460b      	mov	r3, r1
 8002acc:	4610      	mov	r0, r2
 8002ace:	4619      	mov	r1, r3
 8002ad0:	f7fe f872 	bl	8000bb8 <__aeabi_d2f>
 8002ad4:	4602      	mov	r2, r0
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	609a      	str	r2, [r3, #8]
 8002ada:	e033      	b.n	8002b44 <AD5933_ReadImpedance+0x2c4>
			}
			else
			{
				if( (AA->Re>0)&&(AA->Im<0))	//
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	dd2e      	ble.n	8002b44 <AD5933_ReadImpedance+0x2c4>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	da29      	bge.n	8002b44 <AD5933_ReadImpedance+0x2c4>
				{
					AA->Phase = atan( ((float)(AA->Im)) / ((float)(AA->Re)))+ 2*PI;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002af6:	ee07 3a90 	vmov	s15, r3
 8002afa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b04:	ee07 3a90 	vmov	s15, r3
 8002b08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b0c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002b10:	ee16 0a90 	vmov	r0, s13
 8002b14:	f7fd fd20 	bl	8000558 <__aeabi_f2d>
 8002b18:	4602      	mov	r2, r0
 8002b1a:	460b      	mov	r3, r1
 8002b1c:	ec43 2b10 	vmov	d0, r2, r3
 8002b20:	f009 fbd2 	bl	800c2c8 <atan>
 8002b24:	ec51 0b10 	vmov	r0, r1, d0
 8002b28:	a30d      	add	r3, pc, #52	; (adr r3, 8002b60 <AD5933_ReadImpedance+0x2e0>)
 8002b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b2e:	f7fd fbb5 	bl	800029c <__adddf3>
 8002b32:	4602      	mov	r2, r0
 8002b34:	460b      	mov	r3, r1
 8002b36:	4610      	mov	r0, r2
 8002b38:	4619      	mov	r1, r3
 8002b3a:	f7fe f83d 	bl	8000bb8 <__aeabi_d2f>
 8002b3e:	4602      	mov	r2, r0
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	609a      	str	r2, [r3, #8]
				}
			}
		}	
	}
	return 0;	
 8002b44:	f04f 0300 	mov.w	r3, #0
 8002b48:	ee07 3a90 	vmov	s15, r3
}
 8002b4c:	eeb0 0a67 	vmov.f32	s0, s15
 8002b50:	3710      	adds	r7, #16
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}
 8002b56:	bf00      	nop
 8002b58:	54524550 	.word	0x54524550
 8002b5c:	400921fb 	.word	0x400921fb
 8002b60:	54524550 	.word	0x54524550
 8002b64:	401921fb 	.word	0x401921fb
 8002b68:	20000405 	.word	0x20000405
 8002b6c:	00000000 	.word	0x00000000

08002b70 <AD5933_FreInit>:


void AD5933_FreInit( float Fre ,float AddFre)	  			//
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b084      	sub	sp, #16
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	ed87 0a01 	vstr	s0, [r7, #4]
 8002b7a:	edc7 0a00 	vstr	s1, [r7]
	  float StartHz;

	  AD5933_WriteByte( 0x80 , 0xA0|data_Vpp|data_gain );
 8002b7e:	4b94      	ldr	r3, [pc, #592]	; (8002dd0 <AD5933_FreInit+0x260>)
 8002b80:	781a      	ldrb	r2, [r3, #0]
 8002b82:	4b94      	ldr	r3, [pc, #592]	; (8002dd4 <AD5933_FreInit+0x264>)
 8002b84:	781b      	ldrb	r3, [r3, #0]
 8002b86:	4313      	orrs	r3, r2
 8002b88:	b2db      	uxtb	r3, r3
 8002b8a:	f063 035f 	orn	r3, r3, #95	; 0x5f
 8002b8e:	b2db      	uxtb	r3, r3
 8002b90:	4619      	mov	r1, r3
 8002b92:	2080      	movs	r0, #128	; 0x80
 8002b94:	f000 f93a 	bl	8002e0c <AD5933_WriteByte>

	  if( Fre != 0 )
 8002b98:	edd7 7a01 	vldr	s15, [r7, #4]
 8002b9c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002ba0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ba4:	d040      	beq.n	8002c28 <AD5933_FreInit+0xb8>
	  {
		  StartHz = Fre*4.0*134217728.0/AD5933Fre;
 8002ba6:	6878      	ldr	r0, [r7, #4]
 8002ba8:	f7fd fcd6 	bl	8000558 <__aeabi_f2d>
 8002bac:	f04f 0200 	mov.w	r2, #0
 8002bb0:	4b89      	ldr	r3, [pc, #548]	; (8002dd8 <AD5933_FreInit+0x268>)
 8002bb2:	f7fd fd29 	bl	8000608 <__aeabi_dmul>
 8002bb6:	4602      	mov	r2, r0
 8002bb8:	460b      	mov	r3, r1
 8002bba:	4610      	mov	r0, r2
 8002bbc:	4619      	mov	r1, r3
 8002bbe:	f04f 0200 	mov.w	r2, #0
 8002bc2:	4b86      	ldr	r3, [pc, #536]	; (8002ddc <AD5933_FreInit+0x26c>)
 8002bc4:	f7fd fd20 	bl	8000608 <__aeabi_dmul>
 8002bc8:	4602      	mov	r2, r0
 8002bca:	460b      	mov	r3, r1
 8002bcc:	4610      	mov	r0, r2
 8002bce:	4619      	mov	r1, r3
 8002bd0:	a37d      	add	r3, pc, #500	; (adr r3, 8002dc8 <AD5933_FreInit+0x258>)
 8002bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bd6:	f7fd fe41 	bl	800085c <__aeabi_ddiv>
 8002bda:	4602      	mov	r2, r0
 8002bdc:	460b      	mov	r3, r1
 8002bde:	4610      	mov	r0, r2
 8002be0:	4619      	mov	r1, r3
 8002be2:	f7fd ffe9 	bl	8000bb8 <__aeabi_d2f>
 8002be6:	4603      	mov	r3, r0
 8002be8:	60fb      	str	r3, [r7, #12]
		  data_StartH = (unsigned long)(StartHz)/65536;
 8002bea:	edd7 7a03 	vldr	s15, [r7, #12]
 8002bee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002bf2:	ee17 3a90 	vmov	r3, s15
 8002bf6:	0c1b      	lsrs	r3, r3, #16
 8002bf8:	b2da      	uxtb	r2, r3
 8002bfa:	4b79      	ldr	r3, [pc, #484]	; (8002de0 <AD5933_FreInit+0x270>)
 8002bfc:	701a      	strb	r2, [r3, #0]
		  data_StartM = (unsigned long)(StartHz)%65536/256;
 8002bfe:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c02:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c06:	ee17 3a90 	vmov	r3, s15
 8002c0a:	b29b      	uxth	r3, r3
 8002c0c:	0a1b      	lsrs	r3, r3, #8
 8002c0e:	b2da      	uxtb	r2, r3
 8002c10:	4b74      	ldr	r3, [pc, #464]	; (8002de4 <AD5933_FreInit+0x274>)
 8002c12:	701a      	strb	r2, [r3, #0]
		  data_StartL = (unsigned long)(StartHz)/256;
 8002c14:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c18:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c1c:	ee17 3a90 	vmov	r3, s15
 8002c20:	0a1b      	lsrs	r3, r3, #8
 8002c22:	b2da      	uxtb	r2, r3
 8002c24:	4b70      	ldr	r3, [pc, #448]	; (8002de8 <AD5933_FreInit+0x278>)
 8002c26:	701a      	strb	r2, [r3, #0]
	  }
	  AD5933_WriteByte( 0x83 , data_StartM );  	//,Fmclk=16.776MHz
 8002c28:	4b6e      	ldr	r3, [pc, #440]	; (8002de4 <AD5933_FreInit+0x274>)
 8002c2a:	781b      	ldrb	r3, [r3, #0]
 8002c2c:	4619      	mov	r1, r3
 8002c2e:	2083      	movs	r0, #131	; 0x83
 8002c30:	f000 f8ec 	bl	8002e0c <AD5933_WriteByte>
	  AD5933_WriteByte( 0x82 , data_StartH );   //start frequency
 8002c34:	4b6a      	ldr	r3, [pc, #424]	; (8002de0 <AD5933_FreInit+0x270>)
 8002c36:	781b      	ldrb	r3, [r3, #0]
 8002c38:	4619      	mov	r1, r3
 8002c3a:	2082      	movs	r0, #130	; 0x82
 8002c3c:	f000 f8e6 	bl	8002e0c <AD5933_WriteByte>
	  AD5933_WriteByte( 0x84 , data_StartL );  	//100kHz=0x30D4C8
 8002c40:	4b69      	ldr	r3, [pc, #420]	; (8002de8 <AD5933_FreInit+0x278>)
 8002c42:	781b      	ldrb	r3, [r3, #0]
 8002c44:	4619      	mov	r1, r3
 8002c46:	2084      	movs	r0, #132	; 0x84
 8002c48:	f000 f8e0 	bl	8002e0c <AD5933_WriteByte>

	  if( AddFre != 0 )
 8002c4c:	edd7 7a00 	vldr	s15, [r7]
 8002c50:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002c54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c58:	d041      	beq.n	8002cde <AD5933_FreInit+0x16e>
	  {
		  StartHz = AddFre*4.0*134217728.0/AD5933Fre;
 8002c5a:	6838      	ldr	r0, [r7, #0]
 8002c5c:	f7fd fc7c 	bl	8000558 <__aeabi_f2d>
 8002c60:	f04f 0200 	mov.w	r2, #0
 8002c64:	4b5c      	ldr	r3, [pc, #368]	; (8002dd8 <AD5933_FreInit+0x268>)
 8002c66:	f7fd fccf 	bl	8000608 <__aeabi_dmul>
 8002c6a:	4602      	mov	r2, r0
 8002c6c:	460b      	mov	r3, r1
 8002c6e:	4610      	mov	r0, r2
 8002c70:	4619      	mov	r1, r3
 8002c72:	f04f 0200 	mov.w	r2, #0
 8002c76:	4b59      	ldr	r3, [pc, #356]	; (8002ddc <AD5933_FreInit+0x26c>)
 8002c78:	f7fd fcc6 	bl	8000608 <__aeabi_dmul>
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	460b      	mov	r3, r1
 8002c80:	4610      	mov	r0, r2
 8002c82:	4619      	mov	r1, r3
 8002c84:	a350      	add	r3, pc, #320	; (adr r3, 8002dc8 <AD5933_FreInit+0x258>)
 8002c86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c8a:	f7fd fde7 	bl	800085c <__aeabi_ddiv>
 8002c8e:	4602      	mov	r2, r0
 8002c90:	460b      	mov	r3, r1
 8002c92:	4610      	mov	r0, r2
 8002c94:	4619      	mov	r1, r3
 8002c96:	f7fd ff8f 	bl	8000bb8 <__aeabi_d2f>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	60fb      	str	r3, [r7, #12]
		  data_AddH = (unsigned long)(StartHz)/65536;
 8002c9e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ca2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002ca6:	ee17 3a90 	vmov	r3, s15
 8002caa:	0c1b      	lsrs	r3, r3, #16
 8002cac:	b2da      	uxtb	r2, r3
 8002cae:	4b4f      	ldr	r3, [pc, #316]	; (8002dec <AD5933_FreInit+0x27c>)
 8002cb0:	701a      	strb	r2, [r3, #0]
		  data_AddM = (unsigned long)(StartHz)%65536/256;
 8002cb2:	edd7 7a03 	vldr	s15, [r7, #12]
 8002cb6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002cba:	ee17 3a90 	vmov	r3, s15
 8002cbe:	b29b      	uxth	r3, r3
 8002cc0:	0a1b      	lsrs	r3, r3, #8
 8002cc2:	b2da      	uxtb	r2, r3
 8002cc4:	4b4a      	ldr	r3, [pc, #296]	; (8002df0 <AD5933_FreInit+0x280>)
 8002cc6:	701a      	strb	r2, [r3, #0]
		  data_AddL = (unsigned long)(StartHz)/256;
 8002cc8:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ccc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002cd0:	ee17 3a90 	vmov	r3, s15
 8002cd4:	0a1b      	lsrs	r3, r3, #8
 8002cd6:	b2da      	uxtb	r2, r3
 8002cd8:	4b46      	ldr	r3, [pc, #280]	; (8002df4 <AD5933_FreInit+0x284>)
 8002cda:	701a      	strb	r2, [r3, #0]
 8002cdc:	e008      	b.n	8002cf0 <AD5933_FreInit+0x180>
	  }
	  else
	  {
	  		data_AddH = 0;	
 8002cde:	4b43      	ldr	r3, [pc, #268]	; (8002dec <AD5933_FreInit+0x27c>)
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	701a      	strb	r2, [r3, #0]
			data_AddM = 0;
 8002ce4:	4b42      	ldr	r3, [pc, #264]	; (8002df0 <AD5933_FreInit+0x280>)
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	701a      	strb	r2, [r3, #0]
			data_AddL = 0;
 8002cea:	4b42      	ldr	r3, [pc, #264]	; (8002df4 <AD5933_FreInit+0x284>)
 8002cec:	2200      	movs	r2, #0
 8002cee:	701a      	strb	r2, [r3, #0]
	  }
	  AD5933_WriteByte( 0x85 , data_AddH );   	//
 8002cf0:	4b3e      	ldr	r3, [pc, #248]	; (8002dec <AD5933_FreInit+0x27c>)
 8002cf2:	781b      	ldrb	r3, [r3, #0]
 8002cf4:	4619      	mov	r1, r3
 8002cf6:	2085      	movs	r0, #133	; 0x85
 8002cf8:	f000 f888 	bl	8002e0c <AD5933_WriteByte>
	  AD5933_WriteByte( 0x86 , data_AddM );   	
 8002cfc:	4b3c      	ldr	r3, [pc, #240]	; (8002df0 <AD5933_FreInit+0x280>)
 8002cfe:	781b      	ldrb	r3, [r3, #0]
 8002d00:	4619      	mov	r1, r3
 8002d02:	2086      	movs	r0, #134	; 0x86
 8002d04:	f000 f882 	bl	8002e0c <AD5933_WriteByte>
	  AD5933_WriteByte( 0x87 , data_AddL );	
 8002d08:	4b3a      	ldr	r3, [pc, #232]	; (8002df4 <AD5933_FreInit+0x284>)
 8002d0a:	781b      	ldrb	r3, [r3, #0]
 8002d0c:	4619      	mov	r1, r3
 8002d0e:	2087      	movs	r0, #135	; 0x87
 8002d10:	f000 f87c 	bl	8002e0c <AD5933_WriteByte>
	  
	  AD5933_WriteByte( 0x88 , data_CountFH );  //
 8002d14:	4b38      	ldr	r3, [pc, #224]	; (8002df8 <AD5933_FreInit+0x288>)
 8002d16:	781b      	ldrb	r3, [r3, #0]
 8002d18:	4619      	mov	r1, r3
 8002d1a:	2088      	movs	r0, #136	; 0x88
 8002d1c:	f000 f876 	bl	8002e0c <AD5933_WriteByte>
	  AD5933_WriteByte( 0x89 , data_CountFL );  
 8002d20:	4b36      	ldr	r3, [pc, #216]	; (8002dfc <AD5933_FreInit+0x28c>)
 8002d22:	781b      	ldrb	r3, [r3, #0]
 8002d24:	4619      	mov	r1, r3
 8002d26:	2089      	movs	r0, #137	; 0x89
 8002d28:	f000 f870 	bl	8002e0c <AD5933_WriteByte>
	
	  AD5933_WriteByte( 0x8A , data_CountTH );  //
 8002d2c:	4b34      	ldr	r3, [pc, #208]	; (8002e00 <AD5933_FreInit+0x290>)
 8002d2e:	781b      	ldrb	r3, [r3, #0]
 8002d30:	4619      	mov	r1, r3
 8002d32:	208a      	movs	r0, #138	; 0x8a
 8002d34:	f000 f86a 	bl	8002e0c <AD5933_WriteByte>
	  AD5933_WriteByte( 0x8B , data_CountTL );
 8002d38:	4b32      	ldr	r3, [pc, #200]	; (8002e04 <AD5933_FreInit+0x294>)
 8002d3a:	781b      	ldrb	r3, [r3, #0]
 8002d3c:	4619      	mov	r1, r3
 8002d3e:	208b      	movs	r0, #139	; 0x8b
 8002d40:	f000 f864 	bl	8002e0c <AD5933_WriteByte>
	  
	  AD5933_WriteByte( 0x80 , 0xB0|data_Vpp|data_gain );
 8002d44:	4b22      	ldr	r3, [pc, #136]	; (8002dd0 <AD5933_FreInit+0x260>)
 8002d46:	781a      	ldrb	r2, [r3, #0]
 8002d48:	4b22      	ldr	r3, [pc, #136]	; (8002dd4 <AD5933_FreInit+0x264>)
 8002d4a:	781b      	ldrb	r3, [r3, #0]
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	b2db      	uxtb	r3, r3
 8002d50:	f063 034f 	orn	r3, r3, #79	; 0x4f
 8002d54:	b2db      	uxtb	r3, r3
 8002d56:	4619      	mov	r1, r3
 8002d58:	2080      	movs	r0, #128	; 0x80
 8002d5a:	f000 f857 	bl	8002e0c <AD5933_WriteByte>
	  AD5933_WriteByte( 0x81 , 0x10|data_clk );		//
 8002d5e:	4b2a      	ldr	r3, [pc, #168]	; (8002e08 <AD5933_FreInit+0x298>)
 8002d60:	781b      	ldrb	r3, [r3, #0]
 8002d62:	f043 0310 	orr.w	r3, r3, #16
 8002d66:	b2db      	uxtb	r3, r3
 8002d68:	4619      	mov	r1, r3
 8002d6a:	2081      	movs	r0, #129	; 0x81
 8002d6c:	f000 f84e 	bl	8002e0c <AD5933_WriteByte>
	  HAL_Delay(400);			//
 8002d70:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8002d74:	f000 f982 	bl	800307c <HAL_Delay>
	  AD5933_WriteByte( 0x81 , 0x00|data_clk );
 8002d78:	4b23      	ldr	r3, [pc, #140]	; (8002e08 <AD5933_FreInit+0x298>)
 8002d7a:	781b      	ldrb	r3, [r3, #0]
 8002d7c:	4619      	mov	r1, r3
 8002d7e:	2081      	movs	r0, #129	; 0x81
 8002d80:	f000 f844 	bl	8002e0c <AD5933_WriteByte>

 	  AD5933_WriteByte( 0x80 , 0x10|data_Vpp|data_gain );	/**/
 8002d84:	4b12      	ldr	r3, [pc, #72]	; (8002dd0 <AD5933_FreInit+0x260>)
 8002d86:	781a      	ldrb	r2, [r3, #0]
 8002d88:	4b12      	ldr	r3, [pc, #72]	; (8002dd4 <AD5933_FreInit+0x264>)
 8002d8a:	781b      	ldrb	r3, [r3, #0]
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	b2db      	uxtb	r3, r3
 8002d90:	f043 0310 	orr.w	r3, r3, #16
 8002d94:	b2db      	uxtb	r3, r3
 8002d96:	4619      	mov	r1, r3
 8002d98:	2080      	movs	r0, #128	; 0x80
 8002d9a:	f000 f837 	bl	8002e0c <AD5933_WriteByte>
	  HAL_Delay(100);			
 8002d9e:	2064      	movs	r0, #100	; 0x64
 8002da0:	f000 f96c 	bl	800307c <HAL_Delay>
 	  AD5933_WriteByte( 0x80 , 0x20|data_Vpp|data_gain );    /**/
 8002da4:	4b0a      	ldr	r3, [pc, #40]	; (8002dd0 <AD5933_FreInit+0x260>)
 8002da6:	781a      	ldrb	r2, [r3, #0]
 8002da8:	4b0a      	ldr	r3, [pc, #40]	; (8002dd4 <AD5933_FreInit+0x264>)
 8002daa:	781b      	ldrb	r3, [r3, #0]
 8002dac:	4313      	orrs	r3, r2
 8002dae:	b2db      	uxtb	r3, r3
 8002db0:	f043 0320 	orr.w	r3, r3, #32
 8002db4:	b2db      	uxtb	r3, r3
 8002db6:	4619      	mov	r1, r3
 8002db8:	2080      	movs	r0, #128	; 0x80
 8002dba:	f000 f827 	bl	8002e0c <AD5933_WriteByte>
}
 8002dbe:	bf00      	nop
 8002dc0:	3710      	adds	r7, #16
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bd80      	pop	{r7, pc}
 8002dc6:	bf00      	nop
 8002dc8:	00000000 	.word	0x00000000
 8002dcc:	416e8480 	.word	0x416e8480
 8002dd0:	20000408 	.word	0x20000408
 8002dd4:	20000407 	.word	0x20000407
 8002dd8:	40100000 	.word	0x40100000
 8002ddc:	41a00000 	.word	0x41a00000
 8002de0:	2000040b 	.word	0x2000040b
 8002de4:	20000771 	.word	0x20000771
 8002de8:	20000772 	.word	0x20000772
 8002dec:	20000770 	.word	0x20000770
 8002df0:	20000409 	.word	0x20000409
 8002df4:	2000040a 	.word	0x2000040a
 8002df8:	20000773 	.word	0x20000773
 8002dfc:	2000040c 	.word	0x2000040c
 8002e00:	20000774 	.word	0x20000774
 8002e04:	2000040d 	.word	0x2000040d
 8002e08:	20000406 	.word	0x20000406

08002e0c <AD5933_WriteByte>:
	return 1;			//
}*/


void AD5933_WriteByte( uint8_t RegOrIns  , uint8_t DataOrReg )	 // 
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b086      	sub	sp, #24
 8002e10:	af04      	add	r7, sp, #16
 8002e12:	4603      	mov	r3, r0
 8002e14:	460a      	mov	r2, r1
 8002e16:	71fb      	strb	r3, [r7, #7]
 8002e18:	4613      	mov	r3, r2
 8002e1a:	71bb      	strb	r3, [r7, #6]
//	IIC_Start();
//	IIC_Send_Byte( D_ADDR );
//	IIC_Send_Byte( RegOrIns );		//
//	IIC_Send_Byte( DataOrReg );
//	IIC_Stop();
	HAL_I2C_Mem_Write(&hi2c1,D_ADDR,RegOrIns,1,&DataOrReg,1,100);
 8002e1c:	4b09      	ldr	r3, [pc, #36]	; (8002e44 <AD5933_WriteByte+0x38>)
 8002e1e:	781b      	ldrb	r3, [r3, #0]
 8002e20:	b299      	uxth	r1, r3
 8002e22:	79fb      	ldrb	r3, [r7, #7]
 8002e24:	b29a      	uxth	r2, r3
 8002e26:	2364      	movs	r3, #100	; 0x64
 8002e28:	9302      	str	r3, [sp, #8]
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	9301      	str	r3, [sp, #4]
 8002e2e:	1dbb      	adds	r3, r7, #6
 8002e30:	9300      	str	r3, [sp, #0]
 8002e32:	2301      	movs	r3, #1
 8002e34:	4804      	ldr	r0, [pc, #16]	; (8002e48 <AD5933_WriteByte+0x3c>)
 8002e36:	f000 ff19 	bl	8003c6c <HAL_I2C_Mem_Write>
}
 8002e3a:	bf00      	nop
 8002e3c:	3708      	adds	r7, #8
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}
 8002e42:	bf00      	nop
 8002e44:	20000404 	.word	0x20000404
 8002e48:	2000062c 	.word	0x2000062c

08002e4c <AD5933_ReadByte>:

uint8_t AD5933_ReadByte( void )  			//
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b084      	sub	sp, #16
 8002e50:	af02      	add	r7, sp, #8
	uint8_t Temp;
//	IIC_Start();
//	IIC_Send_Byte( D_ADDR|0x01 );		//
//	Temp = 	IIC_Read_Byte(0);
//	IIC_Stop();
	HAL_I2C_Master_Receive(&hi2c1, D_ADDR|0x01, &Temp, 1, 100);
 8002e52:	4b09      	ldr	r3, [pc, #36]	; (8002e78 <AD5933_ReadByte+0x2c>)
 8002e54:	781b      	ldrb	r3, [r3, #0]
 8002e56:	f043 0301 	orr.w	r3, r3, #1
 8002e5a:	b2db      	uxtb	r3, r3
 8002e5c:	b299      	uxth	r1, r3
 8002e5e:	1dfa      	adds	r2, r7, #7
 8002e60:	2364      	movs	r3, #100	; 0x64
 8002e62:	9300      	str	r3, [sp, #0]
 8002e64:	2301      	movs	r3, #1
 8002e66:	4805      	ldr	r0, [pc, #20]	; (8002e7c <AD5933_ReadByte+0x30>)
 8002e68:	f000 fcda 	bl	8003820 <HAL_I2C_Master_Receive>
	return( Temp );	
 8002e6c:	79fb      	ldrb	r3, [r7, #7]
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	3708      	adds	r7, #8
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}
 8002e76:	bf00      	nop
 8002e78:	20000404 	.word	0x20000404
 8002e7c:	2000062c 	.word	0x2000062c

08002e80 <Temperature_Test>:

float Temperature_Test( void )
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b082      	sub	sp, #8
 8002e84:	af00      	add	r7, sp, #0
	uint8_t i;
	int  k=0;
 8002e86:	2300      	movs	r3, #0
 8002e88:	607b      	str	r3, [r7, #4]
	AD5933_WriteByte( 0x80 , 0x90|data_Vpp|data_gain );    // |data_Vpp|data_gain
 8002e8a:	4b27      	ldr	r3, [pc, #156]	; (8002f28 <Temperature_Test+0xa8>)
 8002e8c:	781a      	ldrb	r2, [r3, #0]
 8002e8e:	4b27      	ldr	r3, [pc, #156]	; (8002f2c <Temperature_Test+0xac>)
 8002e90:	781b      	ldrb	r3, [r3, #0]
 8002e92:	4313      	orrs	r3, r2
 8002e94:	b2db      	uxtb	r3, r3
 8002e96:	f063 036f 	orn	r3, r3, #111	; 0x6f
 8002e9a:	b2db      	uxtb	r3, r3
 8002e9c:	4619      	mov	r1, r3
 8002e9e:	2080      	movs	r0, #128	; 0x80
 8002ea0:	f7ff ffb4 	bl	8002e0c <AD5933_WriteByte>

	do
	{
	    AD5933_WriteByte( SET_POINT , 0x8f ); 		//
 8002ea4:	4b22      	ldr	r3, [pc, #136]	; (8002f30 <Temperature_Test+0xb0>)
 8002ea6:	781b      	ldrb	r3, [r3, #0]
 8002ea8:	218f      	movs	r1, #143	; 0x8f
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f7ff ffae 	bl	8002e0c <AD5933_WriteByte>
	  	i =  AD5933_ReadByte();
 8002eb0:	f7ff ffcc 	bl	8002e4c <AD5933_ReadByte>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	70fb      	strb	r3, [r7, #3]
	 }
	 while( (i&0x01)==0 );	 						//
 8002eb8:	78fb      	ldrb	r3, [r7, #3]
 8002eba:	f003 0301 	and.w	r3, r3, #1
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d0f0      	beq.n	8002ea4 <Temperature_Test+0x24>

	AD5933_WriteByte( SET_POINT , 0x92 );	//
 8002ec2:	4b1b      	ldr	r3, [pc, #108]	; (8002f30 <Temperature_Test+0xb0>)
 8002ec4:	781b      	ldrb	r3, [r3, #0]
 8002ec6:	2192      	movs	r1, #146	; 0x92
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f7ff ff9f 	bl	8002e0c <AD5933_WriteByte>
	

	k = AD5933_ReadByte(); 		//
 8002ece:	f7ff ffbd 	bl	8002e4c <AD5933_ReadByte>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	607b      	str	r3, [r7, #4]
	k <<= 8;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	021b      	lsls	r3, r3, #8
 8002eda:	607b      	str	r3, [r7, #4]
	k += AD5933_ReadByte();
 8002edc:	f7ff ffb6 	bl	8002e4c <AD5933_ReadByte>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	461a      	mov	r2, r3
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	4413      	add	r3, r2
 8002ee8:	607b      	str	r3, [r7, #4]
	if( k<8192 )
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ef0:	da09      	bge.n	8002f06 <Temperature_Test+0x86>
	{
		return( (float)((float)(k))/32.0);	
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	ee07 3a90 	vmov	s15, r3
 8002ef8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002efc:	eddf 6a0d 	vldr	s13, [pc, #52]	; 8002f34 <Temperature_Test+0xb4>
 8002f00:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002f04:	e00a      	b.n	8002f1c <Temperature_Test+0x9c>
	}
	else
	{
		return( ((float)(k-16384))/32.0);	
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8002f0c:	ee07 3a90 	vmov	s15, r3
 8002f10:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002f14:	eddf 6a07 	vldr	s13, [pc, #28]	; 8002f34 <Temperature_Test+0xb4>
 8002f18:	eec7 7a26 	vdiv.f32	s15, s14, s13
	}

}
 8002f1c:	eeb0 0a67 	vmov.f32	s0, s15
 8002f20:	3708      	adds	r7, #8
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bd80      	pop	{r7, pc}
 8002f26:	bf00      	nop
 8002f28:	20000408 	.word	0x20000408
 8002f2c:	20000407 	.word	0x20000407
 8002f30:	20000405 	.word	0x20000405
 8002f34:	42000000 	.word	0x42000000

08002f38 <DWT_Delay_Init>:

 *         0: clock cycle counter works

 */

uint32_t DWT_Delay_Init(void) {
 8002f38:	b480      	push	{r7}
 8002f3a:	af00      	add	r7, sp, #0

  /* Disable TRC */

  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8002f3c:	4b14      	ldr	r3, [pc, #80]	; (8002f90 <DWT_Delay_Init+0x58>)
 8002f3e:	68db      	ldr	r3, [r3, #12]
 8002f40:	4a13      	ldr	r2, [pc, #76]	; (8002f90 <DWT_Delay_Init+0x58>)
 8002f42:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002f46:	60d3      	str	r3, [r2, #12]

  /* Enable TRC */

  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8002f48:	4b11      	ldr	r3, [pc, #68]	; (8002f90 <DWT_Delay_Init+0x58>)
 8002f4a:	68db      	ldr	r3, [r3, #12]
 8002f4c:	4a10      	ldr	r2, [pc, #64]	; (8002f90 <DWT_Delay_Init+0x58>)
 8002f4e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f52:	60d3      	str	r3, [r2, #12]



  /* Disable clock cycle counter */

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8002f54:	4b0f      	ldr	r3, [pc, #60]	; (8002f94 <DWT_Delay_Init+0x5c>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a0e      	ldr	r2, [pc, #56]	; (8002f94 <DWT_Delay_Init+0x5c>)
 8002f5a:	f023 0301 	bic.w	r3, r3, #1
 8002f5e:	6013      	str	r3, [r2, #0]

  /* Enable  clock cycle counter */

  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8002f60:	4b0c      	ldr	r3, [pc, #48]	; (8002f94 <DWT_Delay_Init+0x5c>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a0b      	ldr	r2, [pc, #44]	; (8002f94 <DWT_Delay_Init+0x5c>)
 8002f66:	f043 0301 	orr.w	r3, r3, #1
 8002f6a:	6013      	str	r3, [r2, #0]



  /* Reset the clock cycle counter value */

  DWT->CYCCNT = 0;
 8002f6c:	4b09      	ldr	r3, [pc, #36]	; (8002f94 <DWT_Delay_Init+0x5c>)
 8002f6e:	2200      	movs	r2, #0
 8002f70:	605a      	str	r2, [r3, #4]



     /* 3 NO OPERATION instructions */

     asm("NOP");
 8002f72:	bf00      	nop

     asm("NOP");
 8002f74:	bf00      	nop

     asm("NOP");
 8002f76:	bf00      	nop



  /* Check if clock cycle counter has started */

     if(DWT->CYCCNT)
 8002f78:	4b06      	ldr	r3, [pc, #24]	; (8002f94 <DWT_Delay_Init+0x5c>)
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d001      	beq.n	8002f84 <DWT_Delay_Init+0x4c>

     {

       return 0; /*clock cycle counter started*/
 8002f80:	2300      	movs	r3, #0
 8002f82:	e000      	b.n	8002f86 <DWT_Delay_Init+0x4e>

     else

  {

    return 1; /*clock cycle counter not started*/
 8002f84:	2301      	movs	r3, #1

  }

}
 8002f86:	4618      	mov	r0, r3
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8e:	4770      	bx	lr
 8002f90:	e000edf0 	.word	0xe000edf0
 8002f94:	e0001000 	.word	0xe0001000

08002f98 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002f9c:	4b0e      	ldr	r3, [pc, #56]	; (8002fd8 <HAL_Init+0x40>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	4a0d      	ldr	r2, [pc, #52]	; (8002fd8 <HAL_Init+0x40>)
 8002fa2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002fa6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002fa8:	4b0b      	ldr	r3, [pc, #44]	; (8002fd8 <HAL_Init+0x40>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	4a0a      	ldr	r2, [pc, #40]	; (8002fd8 <HAL_Init+0x40>)
 8002fae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002fb2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002fb4:	4b08      	ldr	r3, [pc, #32]	; (8002fd8 <HAL_Init+0x40>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a07      	ldr	r2, [pc, #28]	; (8002fd8 <HAL_Init+0x40>)
 8002fba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fbe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002fc0:	2003      	movs	r0, #3
 8002fc2:	f000 f931 	bl	8003228 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002fc6:	200f      	movs	r0, #15
 8002fc8:	f000 f808 	bl	8002fdc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002fcc:	f7fe ff12 	bl	8001df4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002fd0:	2300      	movs	r3, #0
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	bd80      	pop	{r7, pc}
 8002fd6:	bf00      	nop
 8002fd8:	40023c00 	.word	0x40023c00

08002fdc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b082      	sub	sp, #8
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002fe4:	4b12      	ldr	r3, [pc, #72]	; (8003030 <HAL_InitTick+0x54>)
 8002fe6:	681a      	ldr	r2, [r3, #0]
 8002fe8:	4b12      	ldr	r3, [pc, #72]	; (8003034 <HAL_InitTick+0x58>)
 8002fea:	781b      	ldrb	r3, [r3, #0]
 8002fec:	4619      	mov	r1, r3
 8002fee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ff2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002ff6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f000 f93b 	bl	8003276 <HAL_SYSTICK_Config>
 8003000:	4603      	mov	r3, r0
 8003002:	2b00      	cmp	r3, #0
 8003004:	d001      	beq.n	800300a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003006:	2301      	movs	r3, #1
 8003008:	e00e      	b.n	8003028 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2b0f      	cmp	r3, #15
 800300e:	d80a      	bhi.n	8003026 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003010:	2200      	movs	r2, #0
 8003012:	6879      	ldr	r1, [r7, #4]
 8003014:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003018:	f000 f911 	bl	800323e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800301c:	4a06      	ldr	r2, [pc, #24]	; (8003038 <HAL_InitTick+0x5c>)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003022:	2300      	movs	r3, #0
 8003024:	e000      	b.n	8003028 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003026:	2301      	movs	r3, #1
}
 8003028:	4618      	mov	r0, r3
 800302a:	3708      	adds	r7, #8
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}
 8003030:	20000400 	.word	0x20000400
 8003034:	20000414 	.word	0x20000414
 8003038:	20000410 	.word	0x20000410

0800303c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800303c:	b480      	push	{r7}
 800303e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003040:	4b06      	ldr	r3, [pc, #24]	; (800305c <HAL_IncTick+0x20>)
 8003042:	781b      	ldrb	r3, [r3, #0]
 8003044:	461a      	mov	r2, r3
 8003046:	4b06      	ldr	r3, [pc, #24]	; (8003060 <HAL_IncTick+0x24>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4413      	add	r3, r2
 800304c:	4a04      	ldr	r2, [pc, #16]	; (8003060 <HAL_IncTick+0x24>)
 800304e:	6013      	str	r3, [r2, #0]
}
 8003050:	bf00      	nop
 8003052:	46bd      	mov	sp, r7
 8003054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003058:	4770      	bx	lr
 800305a:	bf00      	nop
 800305c:	20000414 	.word	0x20000414
 8003060:	20000778 	.word	0x20000778

08003064 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003064:	b480      	push	{r7}
 8003066:	af00      	add	r7, sp, #0
  return uwTick;
 8003068:	4b03      	ldr	r3, [pc, #12]	; (8003078 <HAL_GetTick+0x14>)
 800306a:	681b      	ldr	r3, [r3, #0]
}
 800306c:	4618      	mov	r0, r3
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr
 8003076:	bf00      	nop
 8003078:	20000778 	.word	0x20000778

0800307c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b084      	sub	sp, #16
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003084:	f7ff ffee 	bl	8003064 <HAL_GetTick>
 8003088:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003094:	d005      	beq.n	80030a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003096:	4b0a      	ldr	r3, [pc, #40]	; (80030c0 <HAL_Delay+0x44>)
 8003098:	781b      	ldrb	r3, [r3, #0]
 800309a:	461a      	mov	r2, r3
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	4413      	add	r3, r2
 80030a0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80030a2:	bf00      	nop
 80030a4:	f7ff ffde 	bl	8003064 <HAL_GetTick>
 80030a8:	4602      	mov	r2, r0
 80030aa:	68bb      	ldr	r3, [r7, #8]
 80030ac:	1ad3      	subs	r3, r2, r3
 80030ae:	68fa      	ldr	r2, [r7, #12]
 80030b0:	429a      	cmp	r2, r3
 80030b2:	d8f7      	bhi.n	80030a4 <HAL_Delay+0x28>
  {
  }
}
 80030b4:	bf00      	nop
 80030b6:	bf00      	nop
 80030b8:	3710      	adds	r7, #16
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}
 80030be:	bf00      	nop
 80030c0:	20000414 	.word	0x20000414

080030c4 <__NVIC_SetPriorityGrouping>:
{
 80030c4:	b480      	push	{r7}
 80030c6:	b085      	sub	sp, #20
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	f003 0307 	and.w	r3, r3, #7
 80030d2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80030d4:	4b0c      	ldr	r3, [pc, #48]	; (8003108 <__NVIC_SetPriorityGrouping+0x44>)
 80030d6:	68db      	ldr	r3, [r3, #12]
 80030d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80030da:	68ba      	ldr	r2, [r7, #8]
 80030dc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80030e0:	4013      	ands	r3, r2
 80030e2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80030ec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80030f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80030f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030f6:	4a04      	ldr	r2, [pc, #16]	; (8003108 <__NVIC_SetPriorityGrouping+0x44>)
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	60d3      	str	r3, [r2, #12]
}
 80030fc:	bf00      	nop
 80030fe:	3714      	adds	r7, #20
 8003100:	46bd      	mov	sp, r7
 8003102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003106:	4770      	bx	lr
 8003108:	e000ed00 	.word	0xe000ed00

0800310c <__NVIC_GetPriorityGrouping>:
{
 800310c:	b480      	push	{r7}
 800310e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003110:	4b04      	ldr	r3, [pc, #16]	; (8003124 <__NVIC_GetPriorityGrouping+0x18>)
 8003112:	68db      	ldr	r3, [r3, #12]
 8003114:	0a1b      	lsrs	r3, r3, #8
 8003116:	f003 0307 	and.w	r3, r3, #7
}
 800311a:	4618      	mov	r0, r3
 800311c:	46bd      	mov	sp, r7
 800311e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003122:	4770      	bx	lr
 8003124:	e000ed00 	.word	0xe000ed00

08003128 <__NVIC_SetPriority>:
{
 8003128:	b480      	push	{r7}
 800312a:	b083      	sub	sp, #12
 800312c:	af00      	add	r7, sp, #0
 800312e:	4603      	mov	r3, r0
 8003130:	6039      	str	r1, [r7, #0]
 8003132:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003134:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003138:	2b00      	cmp	r3, #0
 800313a:	db0a      	blt.n	8003152 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	b2da      	uxtb	r2, r3
 8003140:	490c      	ldr	r1, [pc, #48]	; (8003174 <__NVIC_SetPriority+0x4c>)
 8003142:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003146:	0112      	lsls	r2, r2, #4
 8003148:	b2d2      	uxtb	r2, r2
 800314a:	440b      	add	r3, r1
 800314c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003150:	e00a      	b.n	8003168 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	b2da      	uxtb	r2, r3
 8003156:	4908      	ldr	r1, [pc, #32]	; (8003178 <__NVIC_SetPriority+0x50>)
 8003158:	79fb      	ldrb	r3, [r7, #7]
 800315a:	f003 030f 	and.w	r3, r3, #15
 800315e:	3b04      	subs	r3, #4
 8003160:	0112      	lsls	r2, r2, #4
 8003162:	b2d2      	uxtb	r2, r2
 8003164:	440b      	add	r3, r1
 8003166:	761a      	strb	r2, [r3, #24]
}
 8003168:	bf00      	nop
 800316a:	370c      	adds	r7, #12
 800316c:	46bd      	mov	sp, r7
 800316e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003172:	4770      	bx	lr
 8003174:	e000e100 	.word	0xe000e100
 8003178:	e000ed00 	.word	0xe000ed00

0800317c <NVIC_EncodePriority>:
{
 800317c:	b480      	push	{r7}
 800317e:	b089      	sub	sp, #36	; 0x24
 8003180:	af00      	add	r7, sp, #0
 8003182:	60f8      	str	r0, [r7, #12]
 8003184:	60b9      	str	r1, [r7, #8]
 8003186:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	f003 0307 	and.w	r3, r3, #7
 800318e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003190:	69fb      	ldr	r3, [r7, #28]
 8003192:	f1c3 0307 	rsb	r3, r3, #7
 8003196:	2b04      	cmp	r3, #4
 8003198:	bf28      	it	cs
 800319a:	2304      	movcs	r3, #4
 800319c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800319e:	69fb      	ldr	r3, [r7, #28]
 80031a0:	3304      	adds	r3, #4
 80031a2:	2b06      	cmp	r3, #6
 80031a4:	d902      	bls.n	80031ac <NVIC_EncodePriority+0x30>
 80031a6:	69fb      	ldr	r3, [r7, #28]
 80031a8:	3b03      	subs	r3, #3
 80031aa:	e000      	b.n	80031ae <NVIC_EncodePriority+0x32>
 80031ac:	2300      	movs	r3, #0
 80031ae:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031b0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80031b4:	69bb      	ldr	r3, [r7, #24]
 80031b6:	fa02 f303 	lsl.w	r3, r2, r3
 80031ba:	43da      	mvns	r2, r3
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	401a      	ands	r2, r3
 80031c0:	697b      	ldr	r3, [r7, #20]
 80031c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031c4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80031c8:	697b      	ldr	r3, [r7, #20]
 80031ca:	fa01 f303 	lsl.w	r3, r1, r3
 80031ce:	43d9      	mvns	r1, r3
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031d4:	4313      	orrs	r3, r2
}
 80031d6:	4618      	mov	r0, r3
 80031d8:	3724      	adds	r7, #36	; 0x24
 80031da:	46bd      	mov	sp, r7
 80031dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e0:	4770      	bx	lr
	...

080031e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b082      	sub	sp, #8
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	3b01      	subs	r3, #1
 80031f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80031f4:	d301      	bcc.n	80031fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80031f6:	2301      	movs	r3, #1
 80031f8:	e00f      	b.n	800321a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80031fa:	4a0a      	ldr	r2, [pc, #40]	; (8003224 <SysTick_Config+0x40>)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	3b01      	subs	r3, #1
 8003200:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003202:	210f      	movs	r1, #15
 8003204:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003208:	f7ff ff8e 	bl	8003128 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800320c:	4b05      	ldr	r3, [pc, #20]	; (8003224 <SysTick_Config+0x40>)
 800320e:	2200      	movs	r2, #0
 8003210:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003212:	4b04      	ldr	r3, [pc, #16]	; (8003224 <SysTick_Config+0x40>)
 8003214:	2207      	movs	r2, #7
 8003216:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003218:	2300      	movs	r3, #0
}
 800321a:	4618      	mov	r0, r3
 800321c:	3708      	adds	r7, #8
 800321e:	46bd      	mov	sp, r7
 8003220:	bd80      	pop	{r7, pc}
 8003222:	bf00      	nop
 8003224:	e000e010 	.word	0xe000e010

08003228 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b082      	sub	sp, #8
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003230:	6878      	ldr	r0, [r7, #4]
 8003232:	f7ff ff47 	bl	80030c4 <__NVIC_SetPriorityGrouping>
}
 8003236:	bf00      	nop
 8003238:	3708      	adds	r7, #8
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}

0800323e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800323e:	b580      	push	{r7, lr}
 8003240:	b086      	sub	sp, #24
 8003242:	af00      	add	r7, sp, #0
 8003244:	4603      	mov	r3, r0
 8003246:	60b9      	str	r1, [r7, #8]
 8003248:	607a      	str	r2, [r7, #4]
 800324a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800324c:	2300      	movs	r3, #0
 800324e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003250:	f7ff ff5c 	bl	800310c <__NVIC_GetPriorityGrouping>
 8003254:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003256:	687a      	ldr	r2, [r7, #4]
 8003258:	68b9      	ldr	r1, [r7, #8]
 800325a:	6978      	ldr	r0, [r7, #20]
 800325c:	f7ff ff8e 	bl	800317c <NVIC_EncodePriority>
 8003260:	4602      	mov	r2, r0
 8003262:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003266:	4611      	mov	r1, r2
 8003268:	4618      	mov	r0, r3
 800326a:	f7ff ff5d 	bl	8003128 <__NVIC_SetPriority>
}
 800326e:	bf00      	nop
 8003270:	3718      	adds	r7, #24
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}

08003276 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003276:	b580      	push	{r7, lr}
 8003278:	b082      	sub	sp, #8
 800327a:	af00      	add	r7, sp, #0
 800327c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	f7ff ffb0 	bl	80031e4 <SysTick_Config>
 8003284:	4603      	mov	r3, r0
}
 8003286:	4618      	mov	r0, r3
 8003288:	3708      	adds	r7, #8
 800328a:	46bd      	mov	sp, r7
 800328c:	bd80      	pop	{r7, pc}
	...

08003290 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003290:	b480      	push	{r7}
 8003292:	b089      	sub	sp, #36	; 0x24
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
 8003298:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800329a:	2300      	movs	r3, #0
 800329c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800329e:	2300      	movs	r3, #0
 80032a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80032a2:	2300      	movs	r3, #0
 80032a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80032a6:	2300      	movs	r3, #0
 80032a8:	61fb      	str	r3, [r7, #28]
 80032aa:	e159      	b.n	8003560 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80032ac:	2201      	movs	r2, #1
 80032ae:	69fb      	ldr	r3, [r7, #28]
 80032b0:	fa02 f303 	lsl.w	r3, r2, r3
 80032b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	697a      	ldr	r2, [r7, #20]
 80032bc:	4013      	ands	r3, r2
 80032be:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80032c0:	693a      	ldr	r2, [r7, #16]
 80032c2:	697b      	ldr	r3, [r7, #20]
 80032c4:	429a      	cmp	r2, r3
 80032c6:	f040 8148 	bne.w	800355a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	f003 0303 	and.w	r3, r3, #3
 80032d2:	2b01      	cmp	r3, #1
 80032d4:	d005      	beq.n	80032e2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032de:	2b02      	cmp	r3, #2
 80032e0:	d130      	bne.n	8003344 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	689b      	ldr	r3, [r3, #8]
 80032e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80032e8:	69fb      	ldr	r3, [r7, #28]
 80032ea:	005b      	lsls	r3, r3, #1
 80032ec:	2203      	movs	r2, #3
 80032ee:	fa02 f303 	lsl.w	r3, r2, r3
 80032f2:	43db      	mvns	r3, r3
 80032f4:	69ba      	ldr	r2, [r7, #24]
 80032f6:	4013      	ands	r3, r2
 80032f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	68da      	ldr	r2, [r3, #12]
 80032fe:	69fb      	ldr	r3, [r7, #28]
 8003300:	005b      	lsls	r3, r3, #1
 8003302:	fa02 f303 	lsl.w	r3, r2, r3
 8003306:	69ba      	ldr	r2, [r7, #24]
 8003308:	4313      	orrs	r3, r2
 800330a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	69ba      	ldr	r2, [r7, #24]
 8003310:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003318:	2201      	movs	r2, #1
 800331a:	69fb      	ldr	r3, [r7, #28]
 800331c:	fa02 f303 	lsl.w	r3, r2, r3
 8003320:	43db      	mvns	r3, r3
 8003322:	69ba      	ldr	r2, [r7, #24]
 8003324:	4013      	ands	r3, r2
 8003326:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	091b      	lsrs	r3, r3, #4
 800332e:	f003 0201 	and.w	r2, r3, #1
 8003332:	69fb      	ldr	r3, [r7, #28]
 8003334:	fa02 f303 	lsl.w	r3, r2, r3
 8003338:	69ba      	ldr	r2, [r7, #24]
 800333a:	4313      	orrs	r3, r2
 800333c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	69ba      	ldr	r2, [r7, #24]
 8003342:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	f003 0303 	and.w	r3, r3, #3
 800334c:	2b03      	cmp	r3, #3
 800334e:	d017      	beq.n	8003380 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	68db      	ldr	r3, [r3, #12]
 8003354:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003356:	69fb      	ldr	r3, [r7, #28]
 8003358:	005b      	lsls	r3, r3, #1
 800335a:	2203      	movs	r2, #3
 800335c:	fa02 f303 	lsl.w	r3, r2, r3
 8003360:	43db      	mvns	r3, r3
 8003362:	69ba      	ldr	r2, [r7, #24]
 8003364:	4013      	ands	r3, r2
 8003366:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	689a      	ldr	r2, [r3, #8]
 800336c:	69fb      	ldr	r3, [r7, #28]
 800336e:	005b      	lsls	r3, r3, #1
 8003370:	fa02 f303 	lsl.w	r3, r2, r3
 8003374:	69ba      	ldr	r2, [r7, #24]
 8003376:	4313      	orrs	r3, r2
 8003378:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	69ba      	ldr	r2, [r7, #24]
 800337e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	f003 0303 	and.w	r3, r3, #3
 8003388:	2b02      	cmp	r3, #2
 800338a:	d123      	bne.n	80033d4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800338c:	69fb      	ldr	r3, [r7, #28]
 800338e:	08da      	lsrs	r2, r3, #3
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	3208      	adds	r2, #8
 8003394:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003398:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800339a:	69fb      	ldr	r3, [r7, #28]
 800339c:	f003 0307 	and.w	r3, r3, #7
 80033a0:	009b      	lsls	r3, r3, #2
 80033a2:	220f      	movs	r2, #15
 80033a4:	fa02 f303 	lsl.w	r3, r2, r3
 80033a8:	43db      	mvns	r3, r3
 80033aa:	69ba      	ldr	r2, [r7, #24]
 80033ac:	4013      	ands	r3, r2
 80033ae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	691a      	ldr	r2, [r3, #16]
 80033b4:	69fb      	ldr	r3, [r7, #28]
 80033b6:	f003 0307 	and.w	r3, r3, #7
 80033ba:	009b      	lsls	r3, r3, #2
 80033bc:	fa02 f303 	lsl.w	r3, r2, r3
 80033c0:	69ba      	ldr	r2, [r7, #24]
 80033c2:	4313      	orrs	r3, r2
 80033c4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80033c6:	69fb      	ldr	r3, [r7, #28]
 80033c8:	08da      	lsrs	r2, r3, #3
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	3208      	adds	r2, #8
 80033ce:	69b9      	ldr	r1, [r7, #24]
 80033d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80033da:	69fb      	ldr	r3, [r7, #28]
 80033dc:	005b      	lsls	r3, r3, #1
 80033de:	2203      	movs	r2, #3
 80033e0:	fa02 f303 	lsl.w	r3, r2, r3
 80033e4:	43db      	mvns	r3, r3
 80033e6:	69ba      	ldr	r2, [r7, #24]
 80033e8:	4013      	ands	r3, r2
 80033ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	f003 0203 	and.w	r2, r3, #3
 80033f4:	69fb      	ldr	r3, [r7, #28]
 80033f6:	005b      	lsls	r3, r3, #1
 80033f8:	fa02 f303 	lsl.w	r3, r2, r3
 80033fc:	69ba      	ldr	r2, [r7, #24]
 80033fe:	4313      	orrs	r3, r2
 8003400:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	69ba      	ldr	r2, [r7, #24]
 8003406:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003410:	2b00      	cmp	r3, #0
 8003412:	f000 80a2 	beq.w	800355a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003416:	2300      	movs	r3, #0
 8003418:	60fb      	str	r3, [r7, #12]
 800341a:	4b57      	ldr	r3, [pc, #348]	; (8003578 <HAL_GPIO_Init+0x2e8>)
 800341c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800341e:	4a56      	ldr	r2, [pc, #344]	; (8003578 <HAL_GPIO_Init+0x2e8>)
 8003420:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003424:	6453      	str	r3, [r2, #68]	; 0x44
 8003426:	4b54      	ldr	r3, [pc, #336]	; (8003578 <HAL_GPIO_Init+0x2e8>)
 8003428:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800342a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800342e:	60fb      	str	r3, [r7, #12]
 8003430:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003432:	4a52      	ldr	r2, [pc, #328]	; (800357c <HAL_GPIO_Init+0x2ec>)
 8003434:	69fb      	ldr	r3, [r7, #28]
 8003436:	089b      	lsrs	r3, r3, #2
 8003438:	3302      	adds	r3, #2
 800343a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800343e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003440:	69fb      	ldr	r3, [r7, #28]
 8003442:	f003 0303 	and.w	r3, r3, #3
 8003446:	009b      	lsls	r3, r3, #2
 8003448:	220f      	movs	r2, #15
 800344a:	fa02 f303 	lsl.w	r3, r2, r3
 800344e:	43db      	mvns	r3, r3
 8003450:	69ba      	ldr	r2, [r7, #24]
 8003452:	4013      	ands	r3, r2
 8003454:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	4a49      	ldr	r2, [pc, #292]	; (8003580 <HAL_GPIO_Init+0x2f0>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d019      	beq.n	8003492 <HAL_GPIO_Init+0x202>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	4a48      	ldr	r2, [pc, #288]	; (8003584 <HAL_GPIO_Init+0x2f4>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d013      	beq.n	800348e <HAL_GPIO_Init+0x1fe>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	4a47      	ldr	r2, [pc, #284]	; (8003588 <HAL_GPIO_Init+0x2f8>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d00d      	beq.n	800348a <HAL_GPIO_Init+0x1fa>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	4a46      	ldr	r2, [pc, #280]	; (800358c <HAL_GPIO_Init+0x2fc>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d007      	beq.n	8003486 <HAL_GPIO_Init+0x1f6>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	4a45      	ldr	r2, [pc, #276]	; (8003590 <HAL_GPIO_Init+0x300>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d101      	bne.n	8003482 <HAL_GPIO_Init+0x1f2>
 800347e:	2304      	movs	r3, #4
 8003480:	e008      	b.n	8003494 <HAL_GPIO_Init+0x204>
 8003482:	2307      	movs	r3, #7
 8003484:	e006      	b.n	8003494 <HAL_GPIO_Init+0x204>
 8003486:	2303      	movs	r3, #3
 8003488:	e004      	b.n	8003494 <HAL_GPIO_Init+0x204>
 800348a:	2302      	movs	r3, #2
 800348c:	e002      	b.n	8003494 <HAL_GPIO_Init+0x204>
 800348e:	2301      	movs	r3, #1
 8003490:	e000      	b.n	8003494 <HAL_GPIO_Init+0x204>
 8003492:	2300      	movs	r3, #0
 8003494:	69fa      	ldr	r2, [r7, #28]
 8003496:	f002 0203 	and.w	r2, r2, #3
 800349a:	0092      	lsls	r2, r2, #2
 800349c:	4093      	lsls	r3, r2
 800349e:	69ba      	ldr	r2, [r7, #24]
 80034a0:	4313      	orrs	r3, r2
 80034a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80034a4:	4935      	ldr	r1, [pc, #212]	; (800357c <HAL_GPIO_Init+0x2ec>)
 80034a6:	69fb      	ldr	r3, [r7, #28]
 80034a8:	089b      	lsrs	r3, r3, #2
 80034aa:	3302      	adds	r3, #2
 80034ac:	69ba      	ldr	r2, [r7, #24]
 80034ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80034b2:	4b38      	ldr	r3, [pc, #224]	; (8003594 <HAL_GPIO_Init+0x304>)
 80034b4:	689b      	ldr	r3, [r3, #8]
 80034b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034b8:	693b      	ldr	r3, [r7, #16]
 80034ba:	43db      	mvns	r3, r3
 80034bc:	69ba      	ldr	r2, [r7, #24]
 80034be:	4013      	ands	r3, r2
 80034c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d003      	beq.n	80034d6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80034ce:	69ba      	ldr	r2, [r7, #24]
 80034d0:	693b      	ldr	r3, [r7, #16]
 80034d2:	4313      	orrs	r3, r2
 80034d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80034d6:	4a2f      	ldr	r2, [pc, #188]	; (8003594 <HAL_GPIO_Init+0x304>)
 80034d8:	69bb      	ldr	r3, [r7, #24]
 80034da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80034dc:	4b2d      	ldr	r3, [pc, #180]	; (8003594 <HAL_GPIO_Init+0x304>)
 80034de:	68db      	ldr	r3, [r3, #12]
 80034e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034e2:	693b      	ldr	r3, [r7, #16]
 80034e4:	43db      	mvns	r3, r3
 80034e6:	69ba      	ldr	r2, [r7, #24]
 80034e8:	4013      	ands	r3, r2
 80034ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d003      	beq.n	8003500 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80034f8:	69ba      	ldr	r2, [r7, #24]
 80034fa:	693b      	ldr	r3, [r7, #16]
 80034fc:	4313      	orrs	r3, r2
 80034fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003500:	4a24      	ldr	r2, [pc, #144]	; (8003594 <HAL_GPIO_Init+0x304>)
 8003502:	69bb      	ldr	r3, [r7, #24]
 8003504:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003506:	4b23      	ldr	r3, [pc, #140]	; (8003594 <HAL_GPIO_Init+0x304>)
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800350c:	693b      	ldr	r3, [r7, #16]
 800350e:	43db      	mvns	r3, r3
 8003510:	69ba      	ldr	r2, [r7, #24]
 8003512:	4013      	ands	r3, r2
 8003514:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800351e:	2b00      	cmp	r3, #0
 8003520:	d003      	beq.n	800352a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003522:	69ba      	ldr	r2, [r7, #24]
 8003524:	693b      	ldr	r3, [r7, #16]
 8003526:	4313      	orrs	r3, r2
 8003528:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800352a:	4a1a      	ldr	r2, [pc, #104]	; (8003594 <HAL_GPIO_Init+0x304>)
 800352c:	69bb      	ldr	r3, [r7, #24]
 800352e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003530:	4b18      	ldr	r3, [pc, #96]	; (8003594 <HAL_GPIO_Init+0x304>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003536:	693b      	ldr	r3, [r7, #16]
 8003538:	43db      	mvns	r3, r3
 800353a:	69ba      	ldr	r2, [r7, #24]
 800353c:	4013      	ands	r3, r2
 800353e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003548:	2b00      	cmp	r3, #0
 800354a:	d003      	beq.n	8003554 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800354c:	69ba      	ldr	r2, [r7, #24]
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	4313      	orrs	r3, r2
 8003552:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003554:	4a0f      	ldr	r2, [pc, #60]	; (8003594 <HAL_GPIO_Init+0x304>)
 8003556:	69bb      	ldr	r3, [r7, #24]
 8003558:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800355a:	69fb      	ldr	r3, [r7, #28]
 800355c:	3301      	adds	r3, #1
 800355e:	61fb      	str	r3, [r7, #28]
 8003560:	69fb      	ldr	r3, [r7, #28]
 8003562:	2b0f      	cmp	r3, #15
 8003564:	f67f aea2 	bls.w	80032ac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003568:	bf00      	nop
 800356a:	bf00      	nop
 800356c:	3724      	adds	r7, #36	; 0x24
 800356e:	46bd      	mov	sp, r7
 8003570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003574:	4770      	bx	lr
 8003576:	bf00      	nop
 8003578:	40023800 	.word	0x40023800
 800357c:	40013800 	.word	0x40013800
 8003580:	40020000 	.word	0x40020000
 8003584:	40020400 	.word	0x40020400
 8003588:	40020800 	.word	0x40020800
 800358c:	40020c00 	.word	0x40020c00
 8003590:	40021000 	.word	0x40021000
 8003594:	40013c00 	.word	0x40013c00

08003598 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b084      	sub	sp, #16
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d101      	bne.n	80035aa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	e12b      	b.n	8003802 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035b0:	b2db      	uxtb	r3, r3
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d106      	bne.n	80035c4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2200      	movs	r2, #0
 80035ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80035be:	6878      	ldr	r0, [r7, #4]
 80035c0:	f7fe f9b4 	bl	800192c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2224      	movs	r2, #36	; 0x24
 80035c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	681a      	ldr	r2, [r3, #0]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f022 0201 	bic.w	r2, r2, #1
 80035da:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	681a      	ldr	r2, [r3, #0]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80035ea:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	681a      	ldr	r2, [r3, #0]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80035fa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80035fc:	f000 ff7e 	bl	80044fc <HAL_RCC_GetPCLK1Freq>
 8003600:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	4a81      	ldr	r2, [pc, #516]	; (800380c <HAL_I2C_Init+0x274>)
 8003608:	4293      	cmp	r3, r2
 800360a:	d807      	bhi.n	800361c <HAL_I2C_Init+0x84>
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	4a80      	ldr	r2, [pc, #512]	; (8003810 <HAL_I2C_Init+0x278>)
 8003610:	4293      	cmp	r3, r2
 8003612:	bf94      	ite	ls
 8003614:	2301      	movls	r3, #1
 8003616:	2300      	movhi	r3, #0
 8003618:	b2db      	uxtb	r3, r3
 800361a:	e006      	b.n	800362a <HAL_I2C_Init+0x92>
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	4a7d      	ldr	r2, [pc, #500]	; (8003814 <HAL_I2C_Init+0x27c>)
 8003620:	4293      	cmp	r3, r2
 8003622:	bf94      	ite	ls
 8003624:	2301      	movls	r3, #1
 8003626:	2300      	movhi	r3, #0
 8003628:	b2db      	uxtb	r3, r3
 800362a:	2b00      	cmp	r3, #0
 800362c:	d001      	beq.n	8003632 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800362e:	2301      	movs	r3, #1
 8003630:	e0e7      	b.n	8003802 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	4a78      	ldr	r2, [pc, #480]	; (8003818 <HAL_I2C_Init+0x280>)
 8003636:	fba2 2303 	umull	r2, r3, r2, r3
 800363a:	0c9b      	lsrs	r3, r3, #18
 800363c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	68ba      	ldr	r2, [r7, #8]
 800364e:	430a      	orrs	r2, r1
 8003650:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	6a1b      	ldr	r3, [r3, #32]
 8003658:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	4a6a      	ldr	r2, [pc, #424]	; (800380c <HAL_I2C_Init+0x274>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d802      	bhi.n	800366c <HAL_I2C_Init+0xd4>
 8003666:	68bb      	ldr	r3, [r7, #8]
 8003668:	3301      	adds	r3, #1
 800366a:	e009      	b.n	8003680 <HAL_I2C_Init+0xe8>
 800366c:	68bb      	ldr	r3, [r7, #8]
 800366e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003672:	fb02 f303 	mul.w	r3, r2, r3
 8003676:	4a69      	ldr	r2, [pc, #420]	; (800381c <HAL_I2C_Init+0x284>)
 8003678:	fba2 2303 	umull	r2, r3, r2, r3
 800367c:	099b      	lsrs	r3, r3, #6
 800367e:	3301      	adds	r3, #1
 8003680:	687a      	ldr	r2, [r7, #4]
 8003682:	6812      	ldr	r2, [r2, #0]
 8003684:	430b      	orrs	r3, r1
 8003686:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	69db      	ldr	r3, [r3, #28]
 800368e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003692:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	495c      	ldr	r1, [pc, #368]	; (800380c <HAL_I2C_Init+0x274>)
 800369c:	428b      	cmp	r3, r1
 800369e:	d819      	bhi.n	80036d4 <HAL_I2C_Init+0x13c>
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	1e59      	subs	r1, r3, #1
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	005b      	lsls	r3, r3, #1
 80036aa:	fbb1 f3f3 	udiv	r3, r1, r3
 80036ae:	1c59      	adds	r1, r3, #1
 80036b0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80036b4:	400b      	ands	r3, r1
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d00a      	beq.n	80036d0 <HAL_I2C_Init+0x138>
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	1e59      	subs	r1, r3, #1
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	005b      	lsls	r3, r3, #1
 80036c4:	fbb1 f3f3 	udiv	r3, r1, r3
 80036c8:	3301      	adds	r3, #1
 80036ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036ce:	e051      	b.n	8003774 <HAL_I2C_Init+0x1dc>
 80036d0:	2304      	movs	r3, #4
 80036d2:	e04f      	b.n	8003774 <HAL_I2C_Init+0x1dc>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	689b      	ldr	r3, [r3, #8]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d111      	bne.n	8003700 <HAL_I2C_Init+0x168>
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	1e58      	subs	r0, r3, #1
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6859      	ldr	r1, [r3, #4]
 80036e4:	460b      	mov	r3, r1
 80036e6:	005b      	lsls	r3, r3, #1
 80036e8:	440b      	add	r3, r1
 80036ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80036ee:	3301      	adds	r3, #1
 80036f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	bf0c      	ite	eq
 80036f8:	2301      	moveq	r3, #1
 80036fa:	2300      	movne	r3, #0
 80036fc:	b2db      	uxtb	r3, r3
 80036fe:	e012      	b.n	8003726 <HAL_I2C_Init+0x18e>
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	1e58      	subs	r0, r3, #1
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6859      	ldr	r1, [r3, #4]
 8003708:	460b      	mov	r3, r1
 800370a:	009b      	lsls	r3, r3, #2
 800370c:	440b      	add	r3, r1
 800370e:	0099      	lsls	r1, r3, #2
 8003710:	440b      	add	r3, r1
 8003712:	fbb0 f3f3 	udiv	r3, r0, r3
 8003716:	3301      	adds	r3, #1
 8003718:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800371c:	2b00      	cmp	r3, #0
 800371e:	bf0c      	ite	eq
 8003720:	2301      	moveq	r3, #1
 8003722:	2300      	movne	r3, #0
 8003724:	b2db      	uxtb	r3, r3
 8003726:	2b00      	cmp	r3, #0
 8003728:	d001      	beq.n	800372e <HAL_I2C_Init+0x196>
 800372a:	2301      	movs	r3, #1
 800372c:	e022      	b.n	8003774 <HAL_I2C_Init+0x1dc>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	689b      	ldr	r3, [r3, #8]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d10e      	bne.n	8003754 <HAL_I2C_Init+0x1bc>
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	1e58      	subs	r0, r3, #1
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6859      	ldr	r1, [r3, #4]
 800373e:	460b      	mov	r3, r1
 8003740:	005b      	lsls	r3, r3, #1
 8003742:	440b      	add	r3, r1
 8003744:	fbb0 f3f3 	udiv	r3, r0, r3
 8003748:	3301      	adds	r3, #1
 800374a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800374e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003752:	e00f      	b.n	8003774 <HAL_I2C_Init+0x1dc>
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	1e58      	subs	r0, r3, #1
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6859      	ldr	r1, [r3, #4]
 800375c:	460b      	mov	r3, r1
 800375e:	009b      	lsls	r3, r3, #2
 8003760:	440b      	add	r3, r1
 8003762:	0099      	lsls	r1, r3, #2
 8003764:	440b      	add	r3, r1
 8003766:	fbb0 f3f3 	udiv	r3, r0, r3
 800376a:	3301      	adds	r3, #1
 800376c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003770:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003774:	6879      	ldr	r1, [r7, #4]
 8003776:	6809      	ldr	r1, [r1, #0]
 8003778:	4313      	orrs	r3, r2
 800377a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	69da      	ldr	r2, [r3, #28]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6a1b      	ldr	r3, [r3, #32]
 800378e:	431a      	orrs	r2, r3
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	430a      	orrs	r2, r1
 8003796:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	689b      	ldr	r3, [r3, #8]
 800379e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80037a2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80037a6:	687a      	ldr	r2, [r7, #4]
 80037a8:	6911      	ldr	r1, [r2, #16]
 80037aa:	687a      	ldr	r2, [r7, #4]
 80037ac:	68d2      	ldr	r2, [r2, #12]
 80037ae:	4311      	orrs	r1, r2
 80037b0:	687a      	ldr	r2, [r7, #4]
 80037b2:	6812      	ldr	r2, [r2, #0]
 80037b4:	430b      	orrs	r3, r1
 80037b6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	68db      	ldr	r3, [r3, #12]
 80037be:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	695a      	ldr	r2, [r3, #20]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	699b      	ldr	r3, [r3, #24]
 80037ca:	431a      	orrs	r2, r3
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	430a      	orrs	r2, r1
 80037d2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f042 0201 	orr.w	r2, r2, #1
 80037e2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2200      	movs	r2, #0
 80037e8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2220      	movs	r2, #32
 80037ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2200      	movs	r2, #0
 80037f6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2200      	movs	r2, #0
 80037fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003800:	2300      	movs	r3, #0
}
 8003802:	4618      	mov	r0, r3
 8003804:	3710      	adds	r7, #16
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}
 800380a:	bf00      	nop
 800380c:	000186a0 	.word	0x000186a0
 8003810:	001e847f 	.word	0x001e847f
 8003814:	003d08ff 	.word	0x003d08ff
 8003818:	431bde83 	.word	0x431bde83
 800381c:	10624dd3 	.word	0x10624dd3

08003820 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b08c      	sub	sp, #48	; 0x30
 8003824:	af02      	add	r7, sp, #8
 8003826:	60f8      	str	r0, [r7, #12]
 8003828:	607a      	str	r2, [r7, #4]
 800382a:	461a      	mov	r2, r3
 800382c:	460b      	mov	r3, r1
 800382e:	817b      	strh	r3, [r7, #10]
 8003830:	4613      	mov	r3, r2
 8003832:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003834:	f7ff fc16 	bl	8003064 <HAL_GetTick>
 8003838:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003840:	b2db      	uxtb	r3, r3
 8003842:	2b20      	cmp	r3, #32
 8003844:	f040 820b 	bne.w	8003c5e <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800384a:	9300      	str	r3, [sp, #0]
 800384c:	2319      	movs	r3, #25
 800384e:	2201      	movs	r2, #1
 8003850:	497c      	ldr	r1, [pc, #496]	; (8003a44 <HAL_I2C_Master_Receive+0x224>)
 8003852:	68f8      	ldr	r0, [r7, #12]
 8003854:	f000 fc68 	bl	8004128 <I2C_WaitOnFlagUntilTimeout>
 8003858:	4603      	mov	r3, r0
 800385a:	2b00      	cmp	r3, #0
 800385c:	d001      	beq.n	8003862 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800385e:	2302      	movs	r3, #2
 8003860:	e1fe      	b.n	8003c60 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003868:	2b01      	cmp	r3, #1
 800386a:	d101      	bne.n	8003870 <HAL_I2C_Master_Receive+0x50>
 800386c:	2302      	movs	r3, #2
 800386e:	e1f7      	b.n	8003c60 <HAL_I2C_Master_Receive+0x440>
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	2201      	movs	r2, #1
 8003874:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f003 0301 	and.w	r3, r3, #1
 8003882:	2b01      	cmp	r3, #1
 8003884:	d007      	beq.n	8003896 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	681a      	ldr	r2, [r3, #0]
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f042 0201 	orr.w	r2, r2, #1
 8003894:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80038a4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	2222      	movs	r2, #34	; 0x22
 80038aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	2210      	movs	r2, #16
 80038b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2200      	movs	r2, #0
 80038ba:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	687a      	ldr	r2, [r7, #4]
 80038c0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	893a      	ldrh	r2, [r7, #8]
 80038c6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038cc:	b29a      	uxth	r2, r3
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	4a5c      	ldr	r2, [pc, #368]	; (8003a48 <HAL_I2C_Master_Receive+0x228>)
 80038d6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80038d8:	8979      	ldrh	r1, [r7, #10]
 80038da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80038de:	68f8      	ldr	r0, [r7, #12]
 80038e0:	f000 fabe 	bl	8003e60 <I2C_MasterRequestRead>
 80038e4:	4603      	mov	r3, r0
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d001      	beq.n	80038ee <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80038ea:	2301      	movs	r3, #1
 80038ec:	e1b8      	b.n	8003c60 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d113      	bne.n	800391e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038f6:	2300      	movs	r3, #0
 80038f8:	623b      	str	r3, [r7, #32]
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	695b      	ldr	r3, [r3, #20]
 8003900:	623b      	str	r3, [r7, #32]
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	699b      	ldr	r3, [r3, #24]
 8003908:	623b      	str	r3, [r7, #32]
 800390a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	681a      	ldr	r2, [r3, #0]
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800391a:	601a      	str	r2, [r3, #0]
 800391c:	e18c      	b.n	8003c38 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003922:	2b01      	cmp	r3, #1
 8003924:	d11b      	bne.n	800395e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	681a      	ldr	r2, [r3, #0]
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003934:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003936:	2300      	movs	r3, #0
 8003938:	61fb      	str	r3, [r7, #28]
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	695b      	ldr	r3, [r3, #20]
 8003940:	61fb      	str	r3, [r7, #28]
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	699b      	ldr	r3, [r3, #24]
 8003948:	61fb      	str	r3, [r7, #28]
 800394a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	681a      	ldr	r2, [r3, #0]
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800395a:	601a      	str	r2, [r3, #0]
 800395c:	e16c      	b.n	8003c38 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003962:	2b02      	cmp	r3, #2
 8003964:	d11b      	bne.n	800399e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	681a      	ldr	r2, [r3, #0]
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003974:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	681a      	ldr	r2, [r3, #0]
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003984:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003986:	2300      	movs	r3, #0
 8003988:	61bb      	str	r3, [r7, #24]
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	695b      	ldr	r3, [r3, #20]
 8003990:	61bb      	str	r3, [r7, #24]
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	699b      	ldr	r3, [r3, #24]
 8003998:	61bb      	str	r3, [r7, #24]
 800399a:	69bb      	ldr	r3, [r7, #24]
 800399c:	e14c      	b.n	8003c38 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80039ac:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039ae:	2300      	movs	r3, #0
 80039b0:	617b      	str	r3, [r7, #20]
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	695b      	ldr	r3, [r3, #20]
 80039b8:	617b      	str	r3, [r7, #20]
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	699b      	ldr	r3, [r3, #24]
 80039c0:	617b      	str	r3, [r7, #20]
 80039c2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80039c4:	e138      	b.n	8003c38 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039ca:	2b03      	cmp	r3, #3
 80039cc:	f200 80f1 	bhi.w	8003bb2 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039d4:	2b01      	cmp	r3, #1
 80039d6:	d123      	bne.n	8003a20 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039da:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80039dc:	68f8      	ldr	r0, [r7, #12]
 80039de:	f000 fcfb 	bl	80043d8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80039e2:	4603      	mov	r3, r0
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d001      	beq.n	80039ec <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80039e8:	2301      	movs	r3, #1
 80039ea:	e139      	b.n	8003c60 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	691a      	ldr	r2, [r3, #16]
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039f6:	b2d2      	uxtb	r2, r2
 80039f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039fe:	1c5a      	adds	r2, r3, #1
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a08:	3b01      	subs	r3, #1
 8003a0a:	b29a      	uxth	r2, r3
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a14:	b29b      	uxth	r3, r3
 8003a16:	3b01      	subs	r3, #1
 8003a18:	b29a      	uxth	r2, r3
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003a1e:	e10b      	b.n	8003c38 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a24:	2b02      	cmp	r3, #2
 8003a26:	d14e      	bne.n	8003ac6 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a2a:	9300      	str	r3, [sp, #0]
 8003a2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a2e:	2200      	movs	r2, #0
 8003a30:	4906      	ldr	r1, [pc, #24]	; (8003a4c <HAL_I2C_Master_Receive+0x22c>)
 8003a32:	68f8      	ldr	r0, [r7, #12]
 8003a34:	f000 fb78 	bl	8004128 <I2C_WaitOnFlagUntilTimeout>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d008      	beq.n	8003a50 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	e10e      	b.n	8003c60 <HAL_I2C_Master_Receive+0x440>
 8003a42:	bf00      	nop
 8003a44:	00100002 	.word	0x00100002
 8003a48:	ffff0000 	.word	0xffff0000
 8003a4c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	681a      	ldr	r2, [r3, #0]
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a5e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	691a      	ldr	r2, [r3, #16]
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a6a:	b2d2      	uxtb	r2, r2
 8003a6c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a72:	1c5a      	adds	r2, r3, #1
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a7c:	3b01      	subs	r3, #1
 8003a7e:	b29a      	uxth	r2, r3
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a88:	b29b      	uxth	r3, r3
 8003a8a:	3b01      	subs	r3, #1
 8003a8c:	b29a      	uxth	r2, r3
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	691a      	ldr	r2, [r3, #16]
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a9c:	b2d2      	uxtb	r2, r2
 8003a9e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aa4:	1c5a      	adds	r2, r3, #1
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003aae:	3b01      	subs	r3, #1
 8003ab0:	b29a      	uxth	r2, r3
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003aba:	b29b      	uxth	r3, r3
 8003abc:	3b01      	subs	r3, #1
 8003abe:	b29a      	uxth	r2, r3
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003ac4:	e0b8      	b.n	8003c38 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac8:	9300      	str	r3, [sp, #0]
 8003aca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003acc:	2200      	movs	r2, #0
 8003ace:	4966      	ldr	r1, [pc, #408]	; (8003c68 <HAL_I2C_Master_Receive+0x448>)
 8003ad0:	68f8      	ldr	r0, [r7, #12]
 8003ad2:	f000 fb29 	bl	8004128 <I2C_WaitOnFlagUntilTimeout>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d001      	beq.n	8003ae0 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8003adc:	2301      	movs	r3, #1
 8003ade:	e0bf      	b.n	8003c60 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	681a      	ldr	r2, [r3, #0]
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003aee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	691a      	ldr	r2, [r3, #16]
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003afa:	b2d2      	uxtb	r2, r2
 8003afc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b02:	1c5a      	adds	r2, r3, #1
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b0c:	3b01      	subs	r3, #1
 8003b0e:	b29a      	uxth	r2, r3
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b18:	b29b      	uxth	r3, r3
 8003b1a:	3b01      	subs	r3, #1
 8003b1c:	b29a      	uxth	r2, r3
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b24:	9300      	str	r3, [sp, #0]
 8003b26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b28:	2200      	movs	r2, #0
 8003b2a:	494f      	ldr	r1, [pc, #316]	; (8003c68 <HAL_I2C_Master_Receive+0x448>)
 8003b2c:	68f8      	ldr	r0, [r7, #12]
 8003b2e:	f000 fafb 	bl	8004128 <I2C_WaitOnFlagUntilTimeout>
 8003b32:	4603      	mov	r3, r0
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d001      	beq.n	8003b3c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8003b38:	2301      	movs	r3, #1
 8003b3a:	e091      	b.n	8003c60 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	681a      	ldr	r2, [r3, #0]
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b4a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	691a      	ldr	r2, [r3, #16]
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b56:	b2d2      	uxtb	r2, r2
 8003b58:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b5e:	1c5a      	adds	r2, r3, #1
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b68:	3b01      	subs	r3, #1
 8003b6a:	b29a      	uxth	r2, r3
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b74:	b29b      	uxth	r3, r3
 8003b76:	3b01      	subs	r3, #1
 8003b78:	b29a      	uxth	r2, r3
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	691a      	ldr	r2, [r3, #16]
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b88:	b2d2      	uxtb	r2, r2
 8003b8a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b90:	1c5a      	adds	r2, r3, #1
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b9a:	3b01      	subs	r3, #1
 8003b9c:	b29a      	uxth	r2, r3
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ba6:	b29b      	uxth	r3, r3
 8003ba8:	3b01      	subs	r3, #1
 8003baa:	b29a      	uxth	r2, r3
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003bb0:	e042      	b.n	8003c38 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bb4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003bb6:	68f8      	ldr	r0, [r7, #12]
 8003bb8:	f000 fc0e 	bl	80043d8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d001      	beq.n	8003bc6 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e04c      	b.n	8003c60 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	691a      	ldr	r2, [r3, #16]
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bd0:	b2d2      	uxtb	r2, r2
 8003bd2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bd8:	1c5a      	adds	r2, r3, #1
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003be2:	3b01      	subs	r3, #1
 8003be4:	b29a      	uxth	r2, r3
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bee:	b29b      	uxth	r3, r3
 8003bf0:	3b01      	subs	r3, #1
 8003bf2:	b29a      	uxth	r2, r3
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	695b      	ldr	r3, [r3, #20]
 8003bfe:	f003 0304 	and.w	r3, r3, #4
 8003c02:	2b04      	cmp	r3, #4
 8003c04:	d118      	bne.n	8003c38 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	691a      	ldr	r2, [r3, #16]
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c10:	b2d2      	uxtb	r2, r2
 8003c12:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c18:	1c5a      	adds	r2, r3, #1
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c22:	3b01      	subs	r3, #1
 8003c24:	b29a      	uxth	r2, r3
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c2e:	b29b      	uxth	r3, r3
 8003c30:	3b01      	subs	r3, #1
 8003c32:	b29a      	uxth	r2, r3
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	f47f aec2 	bne.w	80039c6 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	2220      	movs	r2, #32
 8003c46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2200      	movs	r2, #0
 8003c56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	e000      	b.n	8003c60 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003c5e:	2302      	movs	r3, #2
  }
}
 8003c60:	4618      	mov	r0, r3
 8003c62:	3728      	adds	r7, #40	; 0x28
 8003c64:	46bd      	mov	sp, r7
 8003c66:	bd80      	pop	{r7, pc}
 8003c68:	00010004 	.word	0x00010004

08003c6c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b088      	sub	sp, #32
 8003c70:	af02      	add	r7, sp, #8
 8003c72:	60f8      	str	r0, [r7, #12]
 8003c74:	4608      	mov	r0, r1
 8003c76:	4611      	mov	r1, r2
 8003c78:	461a      	mov	r2, r3
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	817b      	strh	r3, [r7, #10]
 8003c7e:	460b      	mov	r3, r1
 8003c80:	813b      	strh	r3, [r7, #8]
 8003c82:	4613      	mov	r3, r2
 8003c84:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003c86:	f7ff f9ed 	bl	8003064 <HAL_GetTick>
 8003c8a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c92:	b2db      	uxtb	r3, r3
 8003c94:	2b20      	cmp	r3, #32
 8003c96:	f040 80d9 	bne.w	8003e4c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003c9a:	697b      	ldr	r3, [r7, #20]
 8003c9c:	9300      	str	r3, [sp, #0]
 8003c9e:	2319      	movs	r3, #25
 8003ca0:	2201      	movs	r2, #1
 8003ca2:	496d      	ldr	r1, [pc, #436]	; (8003e58 <HAL_I2C_Mem_Write+0x1ec>)
 8003ca4:	68f8      	ldr	r0, [r7, #12]
 8003ca6:	f000 fa3f 	bl	8004128 <I2C_WaitOnFlagUntilTimeout>
 8003caa:	4603      	mov	r3, r0
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d001      	beq.n	8003cb4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003cb0:	2302      	movs	r3, #2
 8003cb2:	e0cc      	b.n	8003e4e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cba:	2b01      	cmp	r3, #1
 8003cbc:	d101      	bne.n	8003cc2 <HAL_I2C_Mem_Write+0x56>
 8003cbe:	2302      	movs	r3, #2
 8003cc0:	e0c5      	b.n	8003e4e <HAL_I2C_Mem_Write+0x1e2>
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	2201      	movs	r2, #1
 8003cc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f003 0301 	and.w	r3, r3, #1
 8003cd4:	2b01      	cmp	r3, #1
 8003cd6:	d007      	beq.n	8003ce8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	681a      	ldr	r2, [r3, #0]
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f042 0201 	orr.w	r2, r2, #1
 8003ce6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	681a      	ldr	r2, [r3, #0]
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003cf6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	2221      	movs	r2, #33	; 0x21
 8003cfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	2240      	movs	r2, #64	; 0x40
 8003d04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	6a3a      	ldr	r2, [r7, #32]
 8003d12:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003d18:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d1e:	b29a      	uxth	r2, r3
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	4a4d      	ldr	r2, [pc, #308]	; (8003e5c <HAL_I2C_Mem_Write+0x1f0>)
 8003d28:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003d2a:	88f8      	ldrh	r0, [r7, #6]
 8003d2c:	893a      	ldrh	r2, [r7, #8]
 8003d2e:	8979      	ldrh	r1, [r7, #10]
 8003d30:	697b      	ldr	r3, [r7, #20]
 8003d32:	9301      	str	r3, [sp, #4]
 8003d34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d36:	9300      	str	r3, [sp, #0]
 8003d38:	4603      	mov	r3, r0
 8003d3a:	68f8      	ldr	r0, [r7, #12]
 8003d3c:	f000 f95e 	bl	8003ffc <I2C_RequestMemoryWrite>
 8003d40:	4603      	mov	r3, r0
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d052      	beq.n	8003dec <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003d46:	2301      	movs	r3, #1
 8003d48:	e081      	b.n	8003e4e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d4a:	697a      	ldr	r2, [r7, #20]
 8003d4c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003d4e:	68f8      	ldr	r0, [r7, #12]
 8003d50:	f000 fac0 	bl	80042d4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003d54:	4603      	mov	r3, r0
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d00d      	beq.n	8003d76 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d5e:	2b04      	cmp	r3, #4
 8003d60:	d107      	bne.n	8003d72 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	681a      	ldr	r2, [r3, #0]
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d70:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003d72:	2301      	movs	r3, #1
 8003d74:	e06b      	b.n	8003e4e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d7a:	781a      	ldrb	r2, [r3, #0]
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d86:	1c5a      	adds	r2, r3, #1
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d90:	3b01      	subs	r3, #1
 8003d92:	b29a      	uxth	r2, r3
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d9c:	b29b      	uxth	r3, r3
 8003d9e:	3b01      	subs	r3, #1
 8003da0:	b29a      	uxth	r2, r3
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	695b      	ldr	r3, [r3, #20]
 8003dac:	f003 0304 	and.w	r3, r3, #4
 8003db0:	2b04      	cmp	r3, #4
 8003db2:	d11b      	bne.n	8003dec <HAL_I2C_Mem_Write+0x180>
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d017      	beq.n	8003dec <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dc0:	781a      	ldrb	r2, [r3, #0]
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dcc:	1c5a      	adds	r2, r3, #1
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dd6:	3b01      	subs	r3, #1
 8003dd8:	b29a      	uxth	r2, r3
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003de2:	b29b      	uxth	r3, r3
 8003de4:	3b01      	subs	r3, #1
 8003de6:	b29a      	uxth	r2, r3
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d1aa      	bne.n	8003d4a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003df4:	697a      	ldr	r2, [r7, #20]
 8003df6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003df8:	68f8      	ldr	r0, [r7, #12]
 8003dfa:	f000 faac 	bl	8004356 <I2C_WaitOnBTFFlagUntilTimeout>
 8003dfe:	4603      	mov	r3, r0
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d00d      	beq.n	8003e20 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e08:	2b04      	cmp	r3, #4
 8003e0a:	d107      	bne.n	8003e1c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	681a      	ldr	r2, [r3, #0]
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e1a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	e016      	b.n	8003e4e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	681a      	ldr	r2, [r3, #0]
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e2e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	2220      	movs	r2, #32
 8003e34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	2200      	movs	r2, #0
 8003e44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003e48:	2300      	movs	r3, #0
 8003e4a:	e000      	b.n	8003e4e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003e4c:	2302      	movs	r3, #2
  }
}
 8003e4e:	4618      	mov	r0, r3
 8003e50:	3718      	adds	r7, #24
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bd80      	pop	{r7, pc}
 8003e56:	bf00      	nop
 8003e58:	00100002 	.word	0x00100002
 8003e5c:	ffff0000 	.word	0xffff0000

08003e60 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b088      	sub	sp, #32
 8003e64:	af02      	add	r7, sp, #8
 8003e66:	60f8      	str	r0, [r7, #12]
 8003e68:	607a      	str	r2, [r7, #4]
 8003e6a:	603b      	str	r3, [r7, #0]
 8003e6c:	460b      	mov	r3, r1
 8003e6e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e74:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	681a      	ldr	r2, [r3, #0]
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003e84:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003e86:	697b      	ldr	r3, [r7, #20]
 8003e88:	2b08      	cmp	r3, #8
 8003e8a:	d006      	beq.n	8003e9a <I2C_MasterRequestRead+0x3a>
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	2b01      	cmp	r3, #1
 8003e90:	d003      	beq.n	8003e9a <I2C_MasterRequestRead+0x3a>
 8003e92:	697b      	ldr	r3, [r7, #20]
 8003e94:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003e98:	d108      	bne.n	8003eac <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	681a      	ldr	r2, [r3, #0]
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ea8:	601a      	str	r2, [r3, #0]
 8003eaa:	e00b      	b.n	8003ec4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eb0:	2b11      	cmp	r3, #17
 8003eb2:	d107      	bne.n	8003ec4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	681a      	ldr	r2, [r3, #0]
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ec2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	9300      	str	r3, [sp, #0]
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2200      	movs	r2, #0
 8003ecc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003ed0:	68f8      	ldr	r0, [r7, #12]
 8003ed2:	f000 f929 	bl	8004128 <I2C_WaitOnFlagUntilTimeout>
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d00d      	beq.n	8003ef8 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ee6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003eea:	d103      	bne.n	8003ef4 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ef2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003ef4:	2303      	movs	r3, #3
 8003ef6:	e079      	b.n	8003fec <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	691b      	ldr	r3, [r3, #16]
 8003efc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003f00:	d108      	bne.n	8003f14 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003f02:	897b      	ldrh	r3, [r7, #10]
 8003f04:	b2db      	uxtb	r3, r3
 8003f06:	f043 0301 	orr.w	r3, r3, #1
 8003f0a:	b2da      	uxtb	r2, r3
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	611a      	str	r2, [r3, #16]
 8003f12:	e05f      	b.n	8003fd4 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003f14:	897b      	ldrh	r3, [r7, #10]
 8003f16:	11db      	asrs	r3, r3, #7
 8003f18:	b2db      	uxtb	r3, r3
 8003f1a:	f003 0306 	and.w	r3, r3, #6
 8003f1e:	b2db      	uxtb	r3, r3
 8003f20:	f063 030f 	orn	r3, r3, #15
 8003f24:	b2da      	uxtb	r2, r3
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	687a      	ldr	r2, [r7, #4]
 8003f30:	4930      	ldr	r1, [pc, #192]	; (8003ff4 <I2C_MasterRequestRead+0x194>)
 8003f32:	68f8      	ldr	r0, [r7, #12]
 8003f34:	f000 f94f 	bl	80041d6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f38:	4603      	mov	r3, r0
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d001      	beq.n	8003f42 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	e054      	b.n	8003fec <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003f42:	897b      	ldrh	r3, [r7, #10]
 8003f44:	b2da      	uxtb	r2, r3
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	687a      	ldr	r2, [r7, #4]
 8003f50:	4929      	ldr	r1, [pc, #164]	; (8003ff8 <I2C_MasterRequestRead+0x198>)
 8003f52:	68f8      	ldr	r0, [r7, #12]
 8003f54:	f000 f93f 	bl	80041d6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f58:	4603      	mov	r3, r0
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d001      	beq.n	8003f62 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	e044      	b.n	8003fec <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f62:	2300      	movs	r3, #0
 8003f64:	613b      	str	r3, [r7, #16]
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	695b      	ldr	r3, [r3, #20]
 8003f6c:	613b      	str	r3, [r7, #16]
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	699b      	ldr	r3, [r3, #24]
 8003f74:	613b      	str	r3, [r7, #16]
 8003f76:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	681a      	ldr	r2, [r3, #0]
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f86:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	9300      	str	r3, [sp, #0]
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2200      	movs	r2, #0
 8003f90:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003f94:	68f8      	ldr	r0, [r7, #12]
 8003f96:	f000 f8c7 	bl	8004128 <I2C_WaitOnFlagUntilTimeout>
 8003f9a:	4603      	mov	r3, r0
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d00d      	beq.n	8003fbc <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003faa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003fae:	d103      	bne.n	8003fb8 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003fb6:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8003fb8:	2303      	movs	r3, #3
 8003fba:	e017      	b.n	8003fec <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003fbc:	897b      	ldrh	r3, [r7, #10]
 8003fbe:	11db      	asrs	r3, r3, #7
 8003fc0:	b2db      	uxtb	r3, r3
 8003fc2:	f003 0306 	and.w	r3, r3, #6
 8003fc6:	b2db      	uxtb	r3, r3
 8003fc8:	f063 030e 	orn	r3, r3, #14
 8003fcc:	b2da      	uxtb	r2, r3
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	687a      	ldr	r2, [r7, #4]
 8003fd8:	4907      	ldr	r1, [pc, #28]	; (8003ff8 <I2C_MasterRequestRead+0x198>)
 8003fda:	68f8      	ldr	r0, [r7, #12]
 8003fdc:	f000 f8fb 	bl	80041d6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d001      	beq.n	8003fea <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	e000      	b.n	8003fec <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003fea:	2300      	movs	r3, #0
}
 8003fec:	4618      	mov	r0, r3
 8003fee:	3718      	adds	r7, #24
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	bd80      	pop	{r7, pc}
 8003ff4:	00010008 	.word	0x00010008
 8003ff8:	00010002 	.word	0x00010002

08003ffc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b088      	sub	sp, #32
 8004000:	af02      	add	r7, sp, #8
 8004002:	60f8      	str	r0, [r7, #12]
 8004004:	4608      	mov	r0, r1
 8004006:	4611      	mov	r1, r2
 8004008:	461a      	mov	r2, r3
 800400a:	4603      	mov	r3, r0
 800400c:	817b      	strh	r3, [r7, #10]
 800400e:	460b      	mov	r3, r1
 8004010:	813b      	strh	r3, [r7, #8]
 8004012:	4613      	mov	r3, r2
 8004014:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	681a      	ldr	r2, [r3, #0]
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004024:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004028:	9300      	str	r3, [sp, #0]
 800402a:	6a3b      	ldr	r3, [r7, #32]
 800402c:	2200      	movs	r2, #0
 800402e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004032:	68f8      	ldr	r0, [r7, #12]
 8004034:	f000 f878 	bl	8004128 <I2C_WaitOnFlagUntilTimeout>
 8004038:	4603      	mov	r3, r0
 800403a:	2b00      	cmp	r3, #0
 800403c:	d00d      	beq.n	800405a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004048:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800404c:	d103      	bne.n	8004056 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004054:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004056:	2303      	movs	r3, #3
 8004058:	e05f      	b.n	800411a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800405a:	897b      	ldrh	r3, [r7, #10]
 800405c:	b2db      	uxtb	r3, r3
 800405e:	461a      	mov	r2, r3
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004068:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800406a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800406c:	6a3a      	ldr	r2, [r7, #32]
 800406e:	492d      	ldr	r1, [pc, #180]	; (8004124 <I2C_RequestMemoryWrite+0x128>)
 8004070:	68f8      	ldr	r0, [r7, #12]
 8004072:	f000 f8b0 	bl	80041d6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004076:	4603      	mov	r3, r0
 8004078:	2b00      	cmp	r3, #0
 800407a:	d001      	beq.n	8004080 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800407c:	2301      	movs	r3, #1
 800407e:	e04c      	b.n	800411a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004080:	2300      	movs	r3, #0
 8004082:	617b      	str	r3, [r7, #20]
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	695b      	ldr	r3, [r3, #20]
 800408a:	617b      	str	r3, [r7, #20]
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	699b      	ldr	r3, [r3, #24]
 8004092:	617b      	str	r3, [r7, #20]
 8004094:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004096:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004098:	6a39      	ldr	r1, [r7, #32]
 800409a:	68f8      	ldr	r0, [r7, #12]
 800409c:	f000 f91a 	bl	80042d4 <I2C_WaitOnTXEFlagUntilTimeout>
 80040a0:	4603      	mov	r3, r0
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d00d      	beq.n	80040c2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040aa:	2b04      	cmp	r3, #4
 80040ac:	d107      	bne.n	80040be <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	681a      	ldr	r2, [r3, #0]
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040bc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	e02b      	b.n	800411a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80040c2:	88fb      	ldrh	r3, [r7, #6]
 80040c4:	2b01      	cmp	r3, #1
 80040c6:	d105      	bne.n	80040d4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80040c8:	893b      	ldrh	r3, [r7, #8]
 80040ca:	b2da      	uxtb	r2, r3
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	611a      	str	r2, [r3, #16]
 80040d2:	e021      	b.n	8004118 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80040d4:	893b      	ldrh	r3, [r7, #8]
 80040d6:	0a1b      	lsrs	r3, r3, #8
 80040d8:	b29b      	uxth	r3, r3
 80040da:	b2da      	uxtb	r2, r3
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040e4:	6a39      	ldr	r1, [r7, #32]
 80040e6:	68f8      	ldr	r0, [r7, #12]
 80040e8:	f000 f8f4 	bl	80042d4 <I2C_WaitOnTXEFlagUntilTimeout>
 80040ec:	4603      	mov	r3, r0
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d00d      	beq.n	800410e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040f6:	2b04      	cmp	r3, #4
 80040f8:	d107      	bne.n	800410a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	681a      	ldr	r2, [r3, #0]
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004108:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800410a:	2301      	movs	r3, #1
 800410c:	e005      	b.n	800411a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800410e:	893b      	ldrh	r3, [r7, #8]
 8004110:	b2da      	uxtb	r2, r3
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004118:	2300      	movs	r3, #0
}
 800411a:	4618      	mov	r0, r3
 800411c:	3718      	adds	r7, #24
 800411e:	46bd      	mov	sp, r7
 8004120:	bd80      	pop	{r7, pc}
 8004122:	bf00      	nop
 8004124:	00010002 	.word	0x00010002

08004128 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b084      	sub	sp, #16
 800412c:	af00      	add	r7, sp, #0
 800412e:	60f8      	str	r0, [r7, #12]
 8004130:	60b9      	str	r1, [r7, #8]
 8004132:	603b      	str	r3, [r7, #0]
 8004134:	4613      	mov	r3, r2
 8004136:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004138:	e025      	b.n	8004186 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004140:	d021      	beq.n	8004186 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004142:	f7fe ff8f 	bl	8003064 <HAL_GetTick>
 8004146:	4602      	mov	r2, r0
 8004148:	69bb      	ldr	r3, [r7, #24]
 800414a:	1ad3      	subs	r3, r2, r3
 800414c:	683a      	ldr	r2, [r7, #0]
 800414e:	429a      	cmp	r2, r3
 8004150:	d302      	bcc.n	8004158 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d116      	bne.n	8004186 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	2200      	movs	r2, #0
 800415c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	2220      	movs	r2, #32
 8004162:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	2200      	movs	r2, #0
 800416a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004172:	f043 0220 	orr.w	r2, r3, #32
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	2200      	movs	r2, #0
 800417e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004182:	2301      	movs	r3, #1
 8004184:	e023      	b.n	80041ce <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004186:	68bb      	ldr	r3, [r7, #8]
 8004188:	0c1b      	lsrs	r3, r3, #16
 800418a:	b2db      	uxtb	r3, r3
 800418c:	2b01      	cmp	r3, #1
 800418e:	d10d      	bne.n	80041ac <I2C_WaitOnFlagUntilTimeout+0x84>
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	695b      	ldr	r3, [r3, #20]
 8004196:	43da      	mvns	r2, r3
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	4013      	ands	r3, r2
 800419c:	b29b      	uxth	r3, r3
 800419e:	2b00      	cmp	r3, #0
 80041a0:	bf0c      	ite	eq
 80041a2:	2301      	moveq	r3, #1
 80041a4:	2300      	movne	r3, #0
 80041a6:	b2db      	uxtb	r3, r3
 80041a8:	461a      	mov	r2, r3
 80041aa:	e00c      	b.n	80041c6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	699b      	ldr	r3, [r3, #24]
 80041b2:	43da      	mvns	r2, r3
 80041b4:	68bb      	ldr	r3, [r7, #8]
 80041b6:	4013      	ands	r3, r2
 80041b8:	b29b      	uxth	r3, r3
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	bf0c      	ite	eq
 80041be:	2301      	moveq	r3, #1
 80041c0:	2300      	movne	r3, #0
 80041c2:	b2db      	uxtb	r3, r3
 80041c4:	461a      	mov	r2, r3
 80041c6:	79fb      	ldrb	r3, [r7, #7]
 80041c8:	429a      	cmp	r2, r3
 80041ca:	d0b6      	beq.n	800413a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80041cc:	2300      	movs	r3, #0
}
 80041ce:	4618      	mov	r0, r3
 80041d0:	3710      	adds	r7, #16
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bd80      	pop	{r7, pc}

080041d6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80041d6:	b580      	push	{r7, lr}
 80041d8:	b084      	sub	sp, #16
 80041da:	af00      	add	r7, sp, #0
 80041dc:	60f8      	str	r0, [r7, #12]
 80041de:	60b9      	str	r1, [r7, #8]
 80041e0:	607a      	str	r2, [r7, #4]
 80041e2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80041e4:	e051      	b.n	800428a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	695b      	ldr	r3, [r3, #20]
 80041ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041f4:	d123      	bne.n	800423e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	681a      	ldr	r2, [r3, #0]
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004204:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800420e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	2200      	movs	r2, #0
 8004214:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	2220      	movs	r2, #32
 800421a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	2200      	movs	r2, #0
 8004222:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800422a:	f043 0204 	orr.w	r2, r3, #4
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	2200      	movs	r2, #0
 8004236:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800423a:	2301      	movs	r3, #1
 800423c:	e046      	b.n	80042cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004244:	d021      	beq.n	800428a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004246:	f7fe ff0d 	bl	8003064 <HAL_GetTick>
 800424a:	4602      	mov	r2, r0
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	1ad3      	subs	r3, r2, r3
 8004250:	687a      	ldr	r2, [r7, #4]
 8004252:	429a      	cmp	r2, r3
 8004254:	d302      	bcc.n	800425c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d116      	bne.n	800428a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	2200      	movs	r2, #0
 8004260:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	2220      	movs	r2, #32
 8004266:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	2200      	movs	r2, #0
 800426e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004276:	f043 0220 	orr.w	r2, r3, #32
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	2200      	movs	r2, #0
 8004282:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	e020      	b.n	80042cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800428a:	68bb      	ldr	r3, [r7, #8]
 800428c:	0c1b      	lsrs	r3, r3, #16
 800428e:	b2db      	uxtb	r3, r3
 8004290:	2b01      	cmp	r3, #1
 8004292:	d10c      	bne.n	80042ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	695b      	ldr	r3, [r3, #20]
 800429a:	43da      	mvns	r2, r3
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	4013      	ands	r3, r2
 80042a0:	b29b      	uxth	r3, r3
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	bf14      	ite	ne
 80042a6:	2301      	movne	r3, #1
 80042a8:	2300      	moveq	r3, #0
 80042aa:	b2db      	uxtb	r3, r3
 80042ac:	e00b      	b.n	80042c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	699b      	ldr	r3, [r3, #24]
 80042b4:	43da      	mvns	r2, r3
 80042b6:	68bb      	ldr	r3, [r7, #8]
 80042b8:	4013      	ands	r3, r2
 80042ba:	b29b      	uxth	r3, r3
 80042bc:	2b00      	cmp	r3, #0
 80042be:	bf14      	ite	ne
 80042c0:	2301      	movne	r3, #1
 80042c2:	2300      	moveq	r3, #0
 80042c4:	b2db      	uxtb	r3, r3
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d18d      	bne.n	80041e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80042ca:	2300      	movs	r3, #0
}
 80042cc:	4618      	mov	r0, r3
 80042ce:	3710      	adds	r7, #16
 80042d0:	46bd      	mov	sp, r7
 80042d2:	bd80      	pop	{r7, pc}

080042d4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b084      	sub	sp, #16
 80042d8:	af00      	add	r7, sp, #0
 80042da:	60f8      	str	r0, [r7, #12]
 80042dc:	60b9      	str	r1, [r7, #8]
 80042de:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80042e0:	e02d      	b.n	800433e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80042e2:	68f8      	ldr	r0, [r7, #12]
 80042e4:	f000 f8ce 	bl	8004484 <I2C_IsAcknowledgeFailed>
 80042e8:	4603      	mov	r3, r0
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d001      	beq.n	80042f2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80042ee:	2301      	movs	r3, #1
 80042f0:	e02d      	b.n	800434e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80042f8:	d021      	beq.n	800433e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042fa:	f7fe feb3 	bl	8003064 <HAL_GetTick>
 80042fe:	4602      	mov	r2, r0
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	1ad3      	subs	r3, r2, r3
 8004304:	68ba      	ldr	r2, [r7, #8]
 8004306:	429a      	cmp	r2, r3
 8004308:	d302      	bcc.n	8004310 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800430a:	68bb      	ldr	r3, [r7, #8]
 800430c:	2b00      	cmp	r3, #0
 800430e:	d116      	bne.n	800433e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2200      	movs	r2, #0
 8004314:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	2220      	movs	r2, #32
 800431a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	2200      	movs	r2, #0
 8004322:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800432a:	f043 0220 	orr.w	r2, r3, #32
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	2200      	movs	r2, #0
 8004336:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800433a:	2301      	movs	r3, #1
 800433c:	e007      	b.n	800434e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	695b      	ldr	r3, [r3, #20]
 8004344:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004348:	2b80      	cmp	r3, #128	; 0x80
 800434a:	d1ca      	bne.n	80042e2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800434c:	2300      	movs	r3, #0
}
 800434e:	4618      	mov	r0, r3
 8004350:	3710      	adds	r7, #16
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}

08004356 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004356:	b580      	push	{r7, lr}
 8004358:	b084      	sub	sp, #16
 800435a:	af00      	add	r7, sp, #0
 800435c:	60f8      	str	r0, [r7, #12]
 800435e:	60b9      	str	r1, [r7, #8]
 8004360:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004362:	e02d      	b.n	80043c0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004364:	68f8      	ldr	r0, [r7, #12]
 8004366:	f000 f88d 	bl	8004484 <I2C_IsAcknowledgeFailed>
 800436a:	4603      	mov	r3, r0
 800436c:	2b00      	cmp	r3, #0
 800436e:	d001      	beq.n	8004374 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004370:	2301      	movs	r3, #1
 8004372:	e02d      	b.n	80043d0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004374:	68bb      	ldr	r3, [r7, #8]
 8004376:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800437a:	d021      	beq.n	80043c0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800437c:	f7fe fe72 	bl	8003064 <HAL_GetTick>
 8004380:	4602      	mov	r2, r0
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	1ad3      	subs	r3, r2, r3
 8004386:	68ba      	ldr	r2, [r7, #8]
 8004388:	429a      	cmp	r2, r3
 800438a:	d302      	bcc.n	8004392 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d116      	bne.n	80043c0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	2200      	movs	r2, #0
 8004396:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	2220      	movs	r2, #32
 800439c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	2200      	movs	r2, #0
 80043a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ac:	f043 0220 	orr.w	r2, r3, #32
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	2200      	movs	r2, #0
 80043b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80043bc:	2301      	movs	r3, #1
 80043be:	e007      	b.n	80043d0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	695b      	ldr	r3, [r3, #20]
 80043c6:	f003 0304 	and.w	r3, r3, #4
 80043ca:	2b04      	cmp	r3, #4
 80043cc:	d1ca      	bne.n	8004364 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80043ce:	2300      	movs	r3, #0
}
 80043d0:	4618      	mov	r0, r3
 80043d2:	3710      	adds	r7, #16
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bd80      	pop	{r7, pc}

080043d8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b084      	sub	sp, #16
 80043dc:	af00      	add	r7, sp, #0
 80043de:	60f8      	str	r0, [r7, #12]
 80043e0:	60b9      	str	r1, [r7, #8]
 80043e2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80043e4:	e042      	b.n	800446c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	695b      	ldr	r3, [r3, #20]
 80043ec:	f003 0310 	and.w	r3, r3, #16
 80043f0:	2b10      	cmp	r3, #16
 80043f2:	d119      	bne.n	8004428 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f06f 0210 	mvn.w	r2, #16
 80043fc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	2200      	movs	r2, #0
 8004402:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2220      	movs	r2, #32
 8004408:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	2200      	movs	r2, #0
 8004410:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	2200      	movs	r2, #0
 8004420:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004424:	2301      	movs	r3, #1
 8004426:	e029      	b.n	800447c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004428:	f7fe fe1c 	bl	8003064 <HAL_GetTick>
 800442c:	4602      	mov	r2, r0
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	1ad3      	subs	r3, r2, r3
 8004432:	68ba      	ldr	r2, [r7, #8]
 8004434:	429a      	cmp	r2, r3
 8004436:	d302      	bcc.n	800443e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d116      	bne.n	800446c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	2200      	movs	r2, #0
 8004442:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2220      	movs	r2, #32
 8004448:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	2200      	movs	r2, #0
 8004450:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004458:	f043 0220 	orr.w	r2, r3, #32
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	2200      	movs	r2, #0
 8004464:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004468:	2301      	movs	r3, #1
 800446a:	e007      	b.n	800447c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	695b      	ldr	r3, [r3, #20]
 8004472:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004476:	2b40      	cmp	r3, #64	; 0x40
 8004478:	d1b5      	bne.n	80043e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800447a:	2300      	movs	r3, #0
}
 800447c:	4618      	mov	r0, r3
 800447e:	3710      	adds	r7, #16
 8004480:	46bd      	mov	sp, r7
 8004482:	bd80      	pop	{r7, pc}

08004484 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004484:	b480      	push	{r7}
 8004486:	b083      	sub	sp, #12
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	695b      	ldr	r3, [r3, #20]
 8004492:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004496:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800449a:	d11b      	bne.n	80044d4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80044a4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2200      	movs	r2, #0
 80044aa:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2220      	movs	r2, #32
 80044b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2200      	movs	r2, #0
 80044b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044c0:	f043 0204 	orr.w	r2, r3, #4
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2200      	movs	r2, #0
 80044cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80044d0:	2301      	movs	r3, #1
 80044d2:	e000      	b.n	80044d6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80044d4:	2300      	movs	r3, #0
}
 80044d6:	4618      	mov	r0, r3
 80044d8:	370c      	adds	r7, #12
 80044da:	46bd      	mov	sp, r7
 80044dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e0:	4770      	bx	lr
	...

080044e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044e4:	b480      	push	{r7}
 80044e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044e8:	4b03      	ldr	r3, [pc, #12]	; (80044f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80044ea:	681b      	ldr	r3, [r3, #0]
}
 80044ec:	4618      	mov	r0, r3
 80044ee:	46bd      	mov	sp, r7
 80044f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f4:	4770      	bx	lr
 80044f6:	bf00      	nop
 80044f8:	20000400 	.word	0x20000400

080044fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004500:	f7ff fff0 	bl	80044e4 <HAL_RCC_GetHCLKFreq>
 8004504:	4602      	mov	r2, r0
 8004506:	4b05      	ldr	r3, [pc, #20]	; (800451c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004508:	689b      	ldr	r3, [r3, #8]
 800450a:	0a9b      	lsrs	r3, r3, #10
 800450c:	f003 0307 	and.w	r3, r3, #7
 8004510:	4903      	ldr	r1, [pc, #12]	; (8004520 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004512:	5ccb      	ldrb	r3, [r1, r3]
 8004514:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004518:	4618      	mov	r0, r3
 800451a:	bd80      	pop	{r7, pc}
 800451c:	40023800 	.word	0x40023800
 8004520:	0800cf54 	.word	0x0800cf54

08004524 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b082      	sub	sp, #8
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d101      	bne.n	8004536 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004532:	2301      	movs	r3, #1
 8004534:	e07b      	b.n	800462e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800453a:	2b00      	cmp	r3, #0
 800453c:	d108      	bne.n	8004550 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	685b      	ldr	r3, [r3, #4]
 8004542:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004546:	d009      	beq.n	800455c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2200      	movs	r2, #0
 800454c:	61da      	str	r2, [r3, #28]
 800454e:	e005      	b.n	800455c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2200      	movs	r2, #0
 8004554:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2200      	movs	r2, #0
 800455a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2200      	movs	r2, #0
 8004560:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004568:	b2db      	uxtb	r3, r3
 800456a:	2b00      	cmp	r3, #0
 800456c:	d106      	bne.n	800457c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2200      	movs	r2, #0
 8004572:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004576:	6878      	ldr	r0, [r7, #4]
 8004578:	f7fd fbf4 	bl	8001d64 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2202      	movs	r2, #2
 8004580:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	681a      	ldr	r2, [r3, #0]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004592:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	689b      	ldr	r3, [r3, #8]
 80045a0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80045a4:	431a      	orrs	r2, r3
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	68db      	ldr	r3, [r3, #12]
 80045aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80045ae:	431a      	orrs	r2, r3
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	691b      	ldr	r3, [r3, #16]
 80045b4:	f003 0302 	and.w	r3, r3, #2
 80045b8:	431a      	orrs	r2, r3
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	695b      	ldr	r3, [r3, #20]
 80045be:	f003 0301 	and.w	r3, r3, #1
 80045c2:	431a      	orrs	r2, r3
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	699b      	ldr	r3, [r3, #24]
 80045c8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80045cc:	431a      	orrs	r2, r3
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	69db      	ldr	r3, [r3, #28]
 80045d2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80045d6:	431a      	orrs	r2, r3
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6a1b      	ldr	r3, [r3, #32]
 80045dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045e0:	ea42 0103 	orr.w	r1, r2, r3
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045e8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	430a      	orrs	r2, r1
 80045f2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	699b      	ldr	r3, [r3, #24]
 80045f8:	0c1b      	lsrs	r3, r3, #16
 80045fa:	f003 0104 	and.w	r1, r3, #4
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004602:	f003 0210 	and.w	r2, r3, #16
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	430a      	orrs	r2, r1
 800460c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	69da      	ldr	r2, [r3, #28]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800461c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2200      	movs	r2, #0
 8004622:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2201      	movs	r2, #1
 8004628:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800462c:	2300      	movs	r3, #0
}
 800462e:	4618      	mov	r0, r3
 8004630:	3708      	adds	r7, #8
 8004632:	46bd      	mov	sp, r7
 8004634:	bd80      	pop	{r7, pc}

08004636 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004636:	b580      	push	{r7, lr}
 8004638:	b088      	sub	sp, #32
 800463a:	af00      	add	r7, sp, #0
 800463c:	60f8      	str	r0, [r7, #12]
 800463e:	60b9      	str	r1, [r7, #8]
 8004640:	603b      	str	r3, [r7, #0]
 8004642:	4613      	mov	r3, r2
 8004644:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004646:	2300      	movs	r3, #0
 8004648:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004650:	2b01      	cmp	r3, #1
 8004652:	d101      	bne.n	8004658 <HAL_SPI_Transmit+0x22>
 8004654:	2302      	movs	r3, #2
 8004656:	e126      	b.n	80048a6 <HAL_SPI_Transmit+0x270>
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	2201      	movs	r2, #1
 800465c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004660:	f7fe fd00 	bl	8003064 <HAL_GetTick>
 8004664:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004666:	88fb      	ldrh	r3, [r7, #6]
 8004668:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004670:	b2db      	uxtb	r3, r3
 8004672:	2b01      	cmp	r3, #1
 8004674:	d002      	beq.n	800467c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004676:	2302      	movs	r3, #2
 8004678:	77fb      	strb	r3, [r7, #31]
    goto error;
 800467a:	e10b      	b.n	8004894 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800467c:	68bb      	ldr	r3, [r7, #8]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d002      	beq.n	8004688 <HAL_SPI_Transmit+0x52>
 8004682:	88fb      	ldrh	r3, [r7, #6]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d102      	bne.n	800468e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004688:	2301      	movs	r3, #1
 800468a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800468c:	e102      	b.n	8004894 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	2203      	movs	r2, #3
 8004692:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	2200      	movs	r2, #0
 800469a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	68ba      	ldr	r2, [r7, #8]
 80046a0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	88fa      	ldrh	r2, [r7, #6]
 80046a6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	88fa      	ldrh	r2, [r7, #6]
 80046ac:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	2200      	movs	r2, #0
 80046b2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	2200      	movs	r2, #0
 80046b8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	2200      	movs	r2, #0
 80046be:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	2200      	movs	r2, #0
 80046c4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	2200      	movs	r2, #0
 80046ca:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	689b      	ldr	r3, [r3, #8]
 80046d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80046d4:	d10f      	bne.n	80046f6 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	681a      	ldr	r2, [r3, #0]
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80046e4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	681a      	ldr	r2, [r3, #0]
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80046f4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004700:	2b40      	cmp	r3, #64	; 0x40
 8004702:	d007      	beq.n	8004714 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	681a      	ldr	r2, [r3, #0]
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004712:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	68db      	ldr	r3, [r3, #12]
 8004718:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800471c:	d14b      	bne.n	80047b6 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	685b      	ldr	r3, [r3, #4]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d002      	beq.n	800472c <HAL_SPI_Transmit+0xf6>
 8004726:	8afb      	ldrh	r3, [r7, #22]
 8004728:	2b01      	cmp	r3, #1
 800472a:	d13e      	bne.n	80047aa <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004730:	881a      	ldrh	r2, [r3, #0]
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800473c:	1c9a      	adds	r2, r3, #2
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004746:	b29b      	uxth	r3, r3
 8004748:	3b01      	subs	r3, #1
 800474a:	b29a      	uxth	r2, r3
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004750:	e02b      	b.n	80047aa <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	689b      	ldr	r3, [r3, #8]
 8004758:	f003 0302 	and.w	r3, r3, #2
 800475c:	2b02      	cmp	r3, #2
 800475e:	d112      	bne.n	8004786 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004764:	881a      	ldrh	r2, [r3, #0]
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004770:	1c9a      	adds	r2, r3, #2
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800477a:	b29b      	uxth	r3, r3
 800477c:	3b01      	subs	r3, #1
 800477e:	b29a      	uxth	r2, r3
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	86da      	strh	r2, [r3, #54]	; 0x36
 8004784:	e011      	b.n	80047aa <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004786:	f7fe fc6d 	bl	8003064 <HAL_GetTick>
 800478a:	4602      	mov	r2, r0
 800478c:	69bb      	ldr	r3, [r7, #24]
 800478e:	1ad3      	subs	r3, r2, r3
 8004790:	683a      	ldr	r2, [r7, #0]
 8004792:	429a      	cmp	r2, r3
 8004794:	d803      	bhi.n	800479e <HAL_SPI_Transmit+0x168>
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800479c:	d102      	bne.n	80047a4 <HAL_SPI_Transmit+0x16e>
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d102      	bne.n	80047aa <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80047a4:	2303      	movs	r3, #3
 80047a6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80047a8:	e074      	b.n	8004894 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80047ae:	b29b      	uxth	r3, r3
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d1ce      	bne.n	8004752 <HAL_SPI_Transmit+0x11c>
 80047b4:	e04c      	b.n	8004850 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	685b      	ldr	r3, [r3, #4]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d002      	beq.n	80047c4 <HAL_SPI_Transmit+0x18e>
 80047be:	8afb      	ldrh	r3, [r7, #22]
 80047c0:	2b01      	cmp	r3, #1
 80047c2:	d140      	bne.n	8004846 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	330c      	adds	r3, #12
 80047ce:	7812      	ldrb	r2, [r2, #0]
 80047d0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047d6:	1c5a      	adds	r2, r3, #1
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80047e0:	b29b      	uxth	r3, r3
 80047e2:	3b01      	subs	r3, #1
 80047e4:	b29a      	uxth	r2, r3
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80047ea:	e02c      	b.n	8004846 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	689b      	ldr	r3, [r3, #8]
 80047f2:	f003 0302 	and.w	r3, r3, #2
 80047f6:	2b02      	cmp	r3, #2
 80047f8:	d113      	bne.n	8004822 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	330c      	adds	r3, #12
 8004804:	7812      	ldrb	r2, [r2, #0]
 8004806:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800480c:	1c5a      	adds	r2, r3, #1
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004816:	b29b      	uxth	r3, r3
 8004818:	3b01      	subs	r3, #1
 800481a:	b29a      	uxth	r2, r3
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	86da      	strh	r2, [r3, #54]	; 0x36
 8004820:	e011      	b.n	8004846 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004822:	f7fe fc1f 	bl	8003064 <HAL_GetTick>
 8004826:	4602      	mov	r2, r0
 8004828:	69bb      	ldr	r3, [r7, #24]
 800482a:	1ad3      	subs	r3, r2, r3
 800482c:	683a      	ldr	r2, [r7, #0]
 800482e:	429a      	cmp	r2, r3
 8004830:	d803      	bhi.n	800483a <HAL_SPI_Transmit+0x204>
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004838:	d102      	bne.n	8004840 <HAL_SPI_Transmit+0x20a>
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d102      	bne.n	8004846 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004840:	2303      	movs	r3, #3
 8004842:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004844:	e026      	b.n	8004894 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800484a:	b29b      	uxth	r3, r3
 800484c:	2b00      	cmp	r3, #0
 800484e:	d1cd      	bne.n	80047ec <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004850:	69ba      	ldr	r2, [r7, #24]
 8004852:	6839      	ldr	r1, [r7, #0]
 8004854:	68f8      	ldr	r0, [r7, #12]
 8004856:	f000 f8b3 	bl	80049c0 <SPI_EndRxTxTransaction>
 800485a:	4603      	mov	r3, r0
 800485c:	2b00      	cmp	r3, #0
 800485e:	d002      	beq.n	8004866 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	2220      	movs	r2, #32
 8004864:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	689b      	ldr	r3, [r3, #8]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d10a      	bne.n	8004884 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800486e:	2300      	movs	r3, #0
 8004870:	613b      	str	r3, [r7, #16]
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	68db      	ldr	r3, [r3, #12]
 8004878:	613b      	str	r3, [r7, #16]
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	689b      	ldr	r3, [r3, #8]
 8004880:	613b      	str	r3, [r7, #16]
 8004882:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004888:	2b00      	cmp	r3, #0
 800488a:	d002      	beq.n	8004892 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800488c:	2301      	movs	r3, #1
 800488e:	77fb      	strb	r3, [r7, #31]
 8004890:	e000      	b.n	8004894 <HAL_SPI_Transmit+0x25e>
  }

error:
 8004892:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	2201      	movs	r2, #1
 8004898:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	2200      	movs	r2, #0
 80048a0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80048a4:	7ffb      	ldrb	r3, [r7, #31]
}
 80048a6:	4618      	mov	r0, r3
 80048a8:	3720      	adds	r7, #32
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bd80      	pop	{r7, pc}
	...

080048b0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b088      	sub	sp, #32
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	60f8      	str	r0, [r7, #12]
 80048b8:	60b9      	str	r1, [r7, #8]
 80048ba:	603b      	str	r3, [r7, #0]
 80048bc:	4613      	mov	r3, r2
 80048be:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80048c0:	f7fe fbd0 	bl	8003064 <HAL_GetTick>
 80048c4:	4602      	mov	r2, r0
 80048c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048c8:	1a9b      	subs	r3, r3, r2
 80048ca:	683a      	ldr	r2, [r7, #0]
 80048cc:	4413      	add	r3, r2
 80048ce:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80048d0:	f7fe fbc8 	bl	8003064 <HAL_GetTick>
 80048d4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80048d6:	4b39      	ldr	r3, [pc, #228]	; (80049bc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	015b      	lsls	r3, r3, #5
 80048dc:	0d1b      	lsrs	r3, r3, #20
 80048de:	69fa      	ldr	r2, [r7, #28]
 80048e0:	fb02 f303 	mul.w	r3, r2, r3
 80048e4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80048e6:	e054      	b.n	8004992 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80048ee:	d050      	beq.n	8004992 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80048f0:	f7fe fbb8 	bl	8003064 <HAL_GetTick>
 80048f4:	4602      	mov	r2, r0
 80048f6:	69bb      	ldr	r3, [r7, #24]
 80048f8:	1ad3      	subs	r3, r2, r3
 80048fa:	69fa      	ldr	r2, [r7, #28]
 80048fc:	429a      	cmp	r2, r3
 80048fe:	d902      	bls.n	8004906 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004900:	69fb      	ldr	r3, [r7, #28]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d13d      	bne.n	8004982 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	685a      	ldr	r2, [r3, #4]
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004914:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	685b      	ldr	r3, [r3, #4]
 800491a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800491e:	d111      	bne.n	8004944 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	689b      	ldr	r3, [r3, #8]
 8004924:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004928:	d004      	beq.n	8004934 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	689b      	ldr	r3, [r3, #8]
 800492e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004932:	d107      	bne.n	8004944 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	681a      	ldr	r2, [r3, #0]
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004942:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004948:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800494c:	d10f      	bne.n	800496e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	681a      	ldr	r2, [r3, #0]
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800495c:	601a      	str	r2, [r3, #0]
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	681a      	ldr	r2, [r3, #0]
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800496c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	2201      	movs	r2, #1
 8004972:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	2200      	movs	r2, #0
 800497a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800497e:	2303      	movs	r3, #3
 8004980:	e017      	b.n	80049b2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004982:	697b      	ldr	r3, [r7, #20]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d101      	bne.n	800498c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004988:	2300      	movs	r3, #0
 800498a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800498c:	697b      	ldr	r3, [r7, #20]
 800498e:	3b01      	subs	r3, #1
 8004990:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	689a      	ldr	r2, [r3, #8]
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	4013      	ands	r3, r2
 800499c:	68ba      	ldr	r2, [r7, #8]
 800499e:	429a      	cmp	r2, r3
 80049a0:	bf0c      	ite	eq
 80049a2:	2301      	moveq	r3, #1
 80049a4:	2300      	movne	r3, #0
 80049a6:	b2db      	uxtb	r3, r3
 80049a8:	461a      	mov	r2, r3
 80049aa:	79fb      	ldrb	r3, [r7, #7]
 80049ac:	429a      	cmp	r2, r3
 80049ae:	d19b      	bne.n	80048e8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80049b0:	2300      	movs	r3, #0
}
 80049b2:	4618      	mov	r0, r3
 80049b4:	3720      	adds	r7, #32
 80049b6:	46bd      	mov	sp, r7
 80049b8:	bd80      	pop	{r7, pc}
 80049ba:	bf00      	nop
 80049bc:	20000400 	.word	0x20000400

080049c0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b088      	sub	sp, #32
 80049c4:	af02      	add	r7, sp, #8
 80049c6:	60f8      	str	r0, [r7, #12]
 80049c8:	60b9      	str	r1, [r7, #8]
 80049ca:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80049cc:	4b1b      	ldr	r3, [pc, #108]	; (8004a3c <SPI_EndRxTxTransaction+0x7c>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4a1b      	ldr	r2, [pc, #108]	; (8004a40 <SPI_EndRxTxTransaction+0x80>)
 80049d2:	fba2 2303 	umull	r2, r3, r2, r3
 80049d6:	0d5b      	lsrs	r3, r3, #21
 80049d8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80049dc:	fb02 f303 	mul.w	r3, r2, r3
 80049e0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	685b      	ldr	r3, [r3, #4]
 80049e6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80049ea:	d112      	bne.n	8004a12 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	9300      	str	r3, [sp, #0]
 80049f0:	68bb      	ldr	r3, [r7, #8]
 80049f2:	2200      	movs	r2, #0
 80049f4:	2180      	movs	r1, #128	; 0x80
 80049f6:	68f8      	ldr	r0, [r7, #12]
 80049f8:	f7ff ff5a 	bl	80048b0 <SPI_WaitFlagStateUntilTimeout>
 80049fc:	4603      	mov	r3, r0
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d016      	beq.n	8004a30 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a06:	f043 0220 	orr.w	r2, r3, #32
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004a0e:	2303      	movs	r3, #3
 8004a10:	e00f      	b.n	8004a32 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d00a      	beq.n	8004a2e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004a18:	697b      	ldr	r3, [r7, #20]
 8004a1a:	3b01      	subs	r3, #1
 8004a1c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	689b      	ldr	r3, [r3, #8]
 8004a24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a28:	2b80      	cmp	r3, #128	; 0x80
 8004a2a:	d0f2      	beq.n	8004a12 <SPI_EndRxTxTransaction+0x52>
 8004a2c:	e000      	b.n	8004a30 <SPI_EndRxTxTransaction+0x70>
        break;
 8004a2e:	bf00      	nop
  }

  return HAL_OK;
 8004a30:	2300      	movs	r3, #0
}
 8004a32:	4618      	mov	r0, r3
 8004a34:	3718      	adds	r7, #24
 8004a36:	46bd      	mov	sp, r7
 8004a38:	bd80      	pop	{r7, pc}
 8004a3a:	bf00      	nop
 8004a3c:	20000400 	.word	0x20000400
 8004a40:	165e9f81 	.word	0x165e9f81

08004a44 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b082      	sub	sp, #8
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d101      	bne.n	8004a56 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004a52:	2301      	movs	r3, #1
 8004a54:	e041      	b.n	8004ada <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a5c:	b2db      	uxtb	r3, r3
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d106      	bne.n	8004a70 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2200      	movs	r2, #0
 8004a66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004a6a:	6878      	ldr	r0, [r7, #4]
 8004a6c:	f7fd fb76 	bl	800215c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2202      	movs	r2, #2
 8004a74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681a      	ldr	r2, [r3, #0]
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	3304      	adds	r3, #4
 8004a80:	4619      	mov	r1, r3
 8004a82:	4610      	mov	r0, r2
 8004a84:	f000 f8f4 	bl	8004c70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2201      	movs	r2, #1
 8004a94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2201      	movs	r2, #1
 8004a9c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2201      	movs	r2, #1
 8004aa4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2201      	movs	r2, #1
 8004aac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2201      	movs	r2, #1
 8004ab4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2201      	movs	r2, #1
 8004abc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2201      	movs	r2, #1
 8004ac4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2201      	movs	r2, #1
 8004acc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004ad8:	2300      	movs	r3, #0
}
 8004ada:	4618      	mov	r0, r3
 8004adc:	3708      	adds	r7, #8
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	bd80      	pop	{r7, pc}

08004ae2 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004ae2:	b580      	push	{r7, lr}
 8004ae4:	b084      	sub	sp, #16
 8004ae6:	af00      	add	r7, sp, #0
 8004ae8:	6078      	str	r0, [r7, #4]
 8004aea:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004aec:	2300      	movs	r3, #0
 8004aee:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004af6:	2b01      	cmp	r3, #1
 8004af8:	d101      	bne.n	8004afe <HAL_TIM_ConfigClockSource+0x1c>
 8004afa:	2302      	movs	r3, #2
 8004afc:	e0b4      	b.n	8004c68 <HAL_TIM_ConfigClockSource+0x186>
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2201      	movs	r2, #1
 8004b02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2202      	movs	r2, #2
 8004b0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	689b      	ldr	r3, [r3, #8]
 8004b14:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004b16:	68bb      	ldr	r3, [r7, #8]
 8004b18:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004b1c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b1e:	68bb      	ldr	r3, [r7, #8]
 8004b20:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004b24:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	68ba      	ldr	r2, [r7, #8]
 8004b2c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b36:	d03e      	beq.n	8004bb6 <HAL_TIM_ConfigClockSource+0xd4>
 8004b38:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b3c:	f200 8087 	bhi.w	8004c4e <HAL_TIM_ConfigClockSource+0x16c>
 8004b40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b44:	f000 8086 	beq.w	8004c54 <HAL_TIM_ConfigClockSource+0x172>
 8004b48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b4c:	d87f      	bhi.n	8004c4e <HAL_TIM_ConfigClockSource+0x16c>
 8004b4e:	2b70      	cmp	r3, #112	; 0x70
 8004b50:	d01a      	beq.n	8004b88 <HAL_TIM_ConfigClockSource+0xa6>
 8004b52:	2b70      	cmp	r3, #112	; 0x70
 8004b54:	d87b      	bhi.n	8004c4e <HAL_TIM_ConfigClockSource+0x16c>
 8004b56:	2b60      	cmp	r3, #96	; 0x60
 8004b58:	d050      	beq.n	8004bfc <HAL_TIM_ConfigClockSource+0x11a>
 8004b5a:	2b60      	cmp	r3, #96	; 0x60
 8004b5c:	d877      	bhi.n	8004c4e <HAL_TIM_ConfigClockSource+0x16c>
 8004b5e:	2b50      	cmp	r3, #80	; 0x50
 8004b60:	d03c      	beq.n	8004bdc <HAL_TIM_ConfigClockSource+0xfa>
 8004b62:	2b50      	cmp	r3, #80	; 0x50
 8004b64:	d873      	bhi.n	8004c4e <HAL_TIM_ConfigClockSource+0x16c>
 8004b66:	2b40      	cmp	r3, #64	; 0x40
 8004b68:	d058      	beq.n	8004c1c <HAL_TIM_ConfigClockSource+0x13a>
 8004b6a:	2b40      	cmp	r3, #64	; 0x40
 8004b6c:	d86f      	bhi.n	8004c4e <HAL_TIM_ConfigClockSource+0x16c>
 8004b6e:	2b30      	cmp	r3, #48	; 0x30
 8004b70:	d064      	beq.n	8004c3c <HAL_TIM_ConfigClockSource+0x15a>
 8004b72:	2b30      	cmp	r3, #48	; 0x30
 8004b74:	d86b      	bhi.n	8004c4e <HAL_TIM_ConfigClockSource+0x16c>
 8004b76:	2b20      	cmp	r3, #32
 8004b78:	d060      	beq.n	8004c3c <HAL_TIM_ConfigClockSource+0x15a>
 8004b7a:	2b20      	cmp	r3, #32
 8004b7c:	d867      	bhi.n	8004c4e <HAL_TIM_ConfigClockSource+0x16c>
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d05c      	beq.n	8004c3c <HAL_TIM_ConfigClockSource+0x15a>
 8004b82:	2b10      	cmp	r3, #16
 8004b84:	d05a      	beq.n	8004c3c <HAL_TIM_ConfigClockSource+0x15a>
 8004b86:	e062      	b.n	8004c4e <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6818      	ldr	r0, [r3, #0]
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	6899      	ldr	r1, [r3, #8]
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	685a      	ldr	r2, [r3, #4]
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	68db      	ldr	r3, [r3, #12]
 8004b98:	f000 f964 	bl	8004e64 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	689b      	ldr	r3, [r3, #8]
 8004ba2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004baa:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	68ba      	ldr	r2, [r7, #8]
 8004bb2:	609a      	str	r2, [r3, #8]
      break;
 8004bb4:	e04f      	b.n	8004c56 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6818      	ldr	r0, [r3, #0]
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	6899      	ldr	r1, [r3, #8]
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	685a      	ldr	r2, [r3, #4]
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	68db      	ldr	r3, [r3, #12]
 8004bc6:	f000 f94d 	bl	8004e64 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	689a      	ldr	r2, [r3, #8]
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004bd8:	609a      	str	r2, [r3, #8]
      break;
 8004bda:	e03c      	b.n	8004c56 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6818      	ldr	r0, [r3, #0]
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	6859      	ldr	r1, [r3, #4]
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	68db      	ldr	r3, [r3, #12]
 8004be8:	461a      	mov	r2, r3
 8004bea:	f000 f8c1 	bl	8004d70 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	2150      	movs	r1, #80	; 0x50
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	f000 f91a 	bl	8004e2e <TIM_ITRx_SetConfig>
      break;
 8004bfa:	e02c      	b.n	8004c56 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6818      	ldr	r0, [r3, #0]
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	6859      	ldr	r1, [r3, #4]
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	68db      	ldr	r3, [r3, #12]
 8004c08:	461a      	mov	r2, r3
 8004c0a:	f000 f8e0 	bl	8004dce <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	2160      	movs	r1, #96	; 0x60
 8004c14:	4618      	mov	r0, r3
 8004c16:	f000 f90a 	bl	8004e2e <TIM_ITRx_SetConfig>
      break;
 8004c1a:	e01c      	b.n	8004c56 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6818      	ldr	r0, [r3, #0]
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	6859      	ldr	r1, [r3, #4]
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	68db      	ldr	r3, [r3, #12]
 8004c28:	461a      	mov	r2, r3
 8004c2a:	f000 f8a1 	bl	8004d70 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	2140      	movs	r1, #64	; 0x40
 8004c34:	4618      	mov	r0, r3
 8004c36:	f000 f8fa 	bl	8004e2e <TIM_ITRx_SetConfig>
      break;
 8004c3a:	e00c      	b.n	8004c56 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681a      	ldr	r2, [r3, #0]
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4619      	mov	r1, r3
 8004c46:	4610      	mov	r0, r2
 8004c48:	f000 f8f1 	bl	8004e2e <TIM_ITRx_SetConfig>
      break;
 8004c4c:	e003      	b.n	8004c56 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004c4e:	2301      	movs	r3, #1
 8004c50:	73fb      	strb	r3, [r7, #15]
      break;
 8004c52:	e000      	b.n	8004c56 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004c54:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2201      	movs	r2, #1
 8004c5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2200      	movs	r2, #0
 8004c62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004c66:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c68:	4618      	mov	r0, r3
 8004c6a:	3710      	adds	r7, #16
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bd80      	pop	{r7, pc}

08004c70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004c70:	b480      	push	{r7}
 8004c72:	b085      	sub	sp, #20
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
 8004c78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	4a34      	ldr	r2, [pc, #208]	; (8004d54 <TIM_Base_SetConfig+0xe4>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d00f      	beq.n	8004ca8 <TIM_Base_SetConfig+0x38>
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c8e:	d00b      	beq.n	8004ca8 <TIM_Base_SetConfig+0x38>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	4a31      	ldr	r2, [pc, #196]	; (8004d58 <TIM_Base_SetConfig+0xe8>)
 8004c94:	4293      	cmp	r3, r2
 8004c96:	d007      	beq.n	8004ca8 <TIM_Base_SetConfig+0x38>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	4a30      	ldr	r2, [pc, #192]	; (8004d5c <TIM_Base_SetConfig+0xec>)
 8004c9c:	4293      	cmp	r3, r2
 8004c9e:	d003      	beq.n	8004ca8 <TIM_Base_SetConfig+0x38>
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	4a2f      	ldr	r2, [pc, #188]	; (8004d60 <TIM_Base_SetConfig+0xf0>)
 8004ca4:	4293      	cmp	r3, r2
 8004ca6:	d108      	bne.n	8004cba <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004cae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	68fa      	ldr	r2, [r7, #12]
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	4a25      	ldr	r2, [pc, #148]	; (8004d54 <TIM_Base_SetConfig+0xe4>)
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d01b      	beq.n	8004cfa <TIM_Base_SetConfig+0x8a>
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cc8:	d017      	beq.n	8004cfa <TIM_Base_SetConfig+0x8a>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	4a22      	ldr	r2, [pc, #136]	; (8004d58 <TIM_Base_SetConfig+0xe8>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d013      	beq.n	8004cfa <TIM_Base_SetConfig+0x8a>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	4a21      	ldr	r2, [pc, #132]	; (8004d5c <TIM_Base_SetConfig+0xec>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d00f      	beq.n	8004cfa <TIM_Base_SetConfig+0x8a>
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	4a20      	ldr	r2, [pc, #128]	; (8004d60 <TIM_Base_SetConfig+0xf0>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d00b      	beq.n	8004cfa <TIM_Base_SetConfig+0x8a>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	4a1f      	ldr	r2, [pc, #124]	; (8004d64 <TIM_Base_SetConfig+0xf4>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d007      	beq.n	8004cfa <TIM_Base_SetConfig+0x8a>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	4a1e      	ldr	r2, [pc, #120]	; (8004d68 <TIM_Base_SetConfig+0xf8>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d003      	beq.n	8004cfa <TIM_Base_SetConfig+0x8a>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	4a1d      	ldr	r2, [pc, #116]	; (8004d6c <TIM_Base_SetConfig+0xfc>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d108      	bne.n	8004d0c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	68db      	ldr	r3, [r3, #12]
 8004d06:	68fa      	ldr	r2, [r7, #12]
 8004d08:	4313      	orrs	r3, r2
 8004d0a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	695b      	ldr	r3, [r3, #20]
 8004d16:	4313      	orrs	r3, r2
 8004d18:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	68fa      	ldr	r2, [r7, #12]
 8004d1e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	689a      	ldr	r2, [r3, #8]
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	681a      	ldr	r2, [r3, #0]
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	4a08      	ldr	r2, [pc, #32]	; (8004d54 <TIM_Base_SetConfig+0xe4>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d103      	bne.n	8004d40 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	691a      	ldr	r2, [r3, #16]
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2201      	movs	r2, #1
 8004d44:	615a      	str	r2, [r3, #20]
}
 8004d46:	bf00      	nop
 8004d48:	3714      	adds	r7, #20
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d50:	4770      	bx	lr
 8004d52:	bf00      	nop
 8004d54:	40010000 	.word	0x40010000
 8004d58:	40000400 	.word	0x40000400
 8004d5c:	40000800 	.word	0x40000800
 8004d60:	40000c00 	.word	0x40000c00
 8004d64:	40014000 	.word	0x40014000
 8004d68:	40014400 	.word	0x40014400
 8004d6c:	40014800 	.word	0x40014800

08004d70 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d70:	b480      	push	{r7}
 8004d72:	b087      	sub	sp, #28
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	60f8      	str	r0, [r7, #12]
 8004d78:	60b9      	str	r1, [r7, #8]
 8004d7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	6a1b      	ldr	r3, [r3, #32]
 8004d80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	6a1b      	ldr	r3, [r3, #32]
 8004d86:	f023 0201 	bic.w	r2, r3, #1
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	699b      	ldr	r3, [r3, #24]
 8004d92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004d9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	011b      	lsls	r3, r3, #4
 8004da0:	693a      	ldr	r2, [r7, #16]
 8004da2:	4313      	orrs	r3, r2
 8004da4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004da6:	697b      	ldr	r3, [r7, #20]
 8004da8:	f023 030a 	bic.w	r3, r3, #10
 8004dac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004dae:	697a      	ldr	r2, [r7, #20]
 8004db0:	68bb      	ldr	r3, [r7, #8]
 8004db2:	4313      	orrs	r3, r2
 8004db4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	693a      	ldr	r2, [r7, #16]
 8004dba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	697a      	ldr	r2, [r7, #20]
 8004dc0:	621a      	str	r2, [r3, #32]
}
 8004dc2:	bf00      	nop
 8004dc4:	371c      	adds	r7, #28
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dcc:	4770      	bx	lr

08004dce <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004dce:	b480      	push	{r7}
 8004dd0:	b087      	sub	sp, #28
 8004dd2:	af00      	add	r7, sp, #0
 8004dd4:	60f8      	str	r0, [r7, #12]
 8004dd6:	60b9      	str	r1, [r7, #8]
 8004dd8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	6a1b      	ldr	r3, [r3, #32]
 8004dde:	f023 0210 	bic.w	r2, r3, #16
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	699b      	ldr	r3, [r3, #24]
 8004dea:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	6a1b      	ldr	r3, [r3, #32]
 8004df0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004df8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	031b      	lsls	r3, r3, #12
 8004dfe:	697a      	ldr	r2, [r7, #20]
 8004e00:	4313      	orrs	r3, r2
 8004e02:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e04:	693b      	ldr	r3, [r7, #16]
 8004e06:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004e0a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004e0c:	68bb      	ldr	r3, [r7, #8]
 8004e0e:	011b      	lsls	r3, r3, #4
 8004e10:	693a      	ldr	r2, [r7, #16]
 8004e12:	4313      	orrs	r3, r2
 8004e14:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	697a      	ldr	r2, [r7, #20]
 8004e1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	693a      	ldr	r2, [r7, #16]
 8004e20:	621a      	str	r2, [r3, #32]
}
 8004e22:	bf00      	nop
 8004e24:	371c      	adds	r7, #28
 8004e26:	46bd      	mov	sp, r7
 8004e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2c:	4770      	bx	lr

08004e2e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004e2e:	b480      	push	{r7}
 8004e30:	b085      	sub	sp, #20
 8004e32:	af00      	add	r7, sp, #0
 8004e34:	6078      	str	r0, [r7, #4]
 8004e36:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	689b      	ldr	r3, [r3, #8]
 8004e3c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e44:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004e46:	683a      	ldr	r2, [r7, #0]
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	f043 0307 	orr.w	r3, r3, #7
 8004e50:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	68fa      	ldr	r2, [r7, #12]
 8004e56:	609a      	str	r2, [r3, #8]
}
 8004e58:	bf00      	nop
 8004e5a:	3714      	adds	r7, #20
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e62:	4770      	bx	lr

08004e64 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b087      	sub	sp, #28
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	60f8      	str	r0, [r7, #12]
 8004e6c:	60b9      	str	r1, [r7, #8]
 8004e6e:	607a      	str	r2, [r7, #4]
 8004e70:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	689b      	ldr	r3, [r3, #8]
 8004e76:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e78:	697b      	ldr	r3, [r7, #20]
 8004e7a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004e7e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	021a      	lsls	r2, r3, #8
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	431a      	orrs	r2, r3
 8004e88:	68bb      	ldr	r3, [r7, #8]
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	697a      	ldr	r2, [r7, #20]
 8004e8e:	4313      	orrs	r3, r2
 8004e90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	697a      	ldr	r2, [r7, #20]
 8004e96:	609a      	str	r2, [r3, #8]
}
 8004e98:	bf00      	nop
 8004e9a:	371c      	adds	r7, #28
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea2:	4770      	bx	lr

08004ea4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	b085      	sub	sp, #20
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
 8004eac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004eb4:	2b01      	cmp	r3, #1
 8004eb6:	d101      	bne.n	8004ebc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004eb8:	2302      	movs	r3, #2
 8004eba:	e050      	b.n	8004f5e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2201      	movs	r2, #1
 8004ec0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2202      	movs	r2, #2
 8004ec8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	685b      	ldr	r3, [r3, #4]
 8004ed2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	689b      	ldr	r3, [r3, #8]
 8004eda:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ee2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	68fa      	ldr	r2, [r7, #12]
 8004eea:	4313      	orrs	r3, r2
 8004eec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	68fa      	ldr	r2, [r7, #12]
 8004ef4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	4a1c      	ldr	r2, [pc, #112]	; (8004f6c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d018      	beq.n	8004f32 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f08:	d013      	beq.n	8004f32 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	4a18      	ldr	r2, [pc, #96]	; (8004f70 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004f10:	4293      	cmp	r3, r2
 8004f12:	d00e      	beq.n	8004f32 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4a16      	ldr	r2, [pc, #88]	; (8004f74 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d009      	beq.n	8004f32 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	4a15      	ldr	r2, [pc, #84]	; (8004f78 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004f24:	4293      	cmp	r3, r2
 8004f26:	d004      	beq.n	8004f32 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	4a13      	ldr	r2, [pc, #76]	; (8004f7c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d10c      	bne.n	8004f4c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f32:	68bb      	ldr	r3, [r7, #8]
 8004f34:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004f38:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	68ba      	ldr	r2, [r7, #8]
 8004f40:	4313      	orrs	r3, r2
 8004f42:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	68ba      	ldr	r2, [r7, #8]
 8004f4a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2201      	movs	r2, #1
 8004f50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2200      	movs	r2, #0
 8004f58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004f5c:	2300      	movs	r3, #0
}
 8004f5e:	4618      	mov	r0, r3
 8004f60:	3714      	adds	r7, #20
 8004f62:	46bd      	mov	sp, r7
 8004f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f68:	4770      	bx	lr
 8004f6a:	bf00      	nop
 8004f6c:	40010000 	.word	0x40010000
 8004f70:	40000400 	.word	0x40000400
 8004f74:	40000800 	.word	0x40000800
 8004f78:	40000c00 	.word	0x40000c00
 8004f7c:	40014000 	.word	0x40014000

08004f80 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8004f80:	b480      	push	{r7}
 8004f82:	b083      	sub	sp, #12
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8004f88:	4b05      	ldr	r3, [pc, #20]	; (8004fa0 <LL_EXTI_EnableIT_0_31+0x20>)
 8004f8a:	681a      	ldr	r2, [r3, #0]
 8004f8c:	4904      	ldr	r1, [pc, #16]	; (8004fa0 <LL_EXTI_EnableIT_0_31+0x20>)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	4313      	orrs	r3, r2
 8004f92:	600b      	str	r3, [r1, #0]
}
 8004f94:	bf00      	nop
 8004f96:	370c      	adds	r7, #12
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9e:	4770      	bx	lr
 8004fa0:	40013c00 	.word	0x40013c00

08004fa4 <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8004fa4:	b480      	push	{r7}
 8004fa6:	b083      	sub	sp, #12
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8004fac:	4b06      	ldr	r3, [pc, #24]	; (8004fc8 <LL_EXTI_DisableIT_0_31+0x24>)
 8004fae:	681a      	ldr	r2, [r3, #0]
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	43db      	mvns	r3, r3
 8004fb4:	4904      	ldr	r1, [pc, #16]	; (8004fc8 <LL_EXTI_DisableIT_0_31+0x24>)
 8004fb6:	4013      	ands	r3, r2
 8004fb8:	600b      	str	r3, [r1, #0]
}
 8004fba:	bf00      	nop
 8004fbc:	370c      	adds	r7, #12
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc4:	4770      	bx	lr
 8004fc6:	bf00      	nop
 8004fc8:	40013c00 	.word	0x40013c00

08004fcc <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8004fcc:	b480      	push	{r7}
 8004fce:	b083      	sub	sp, #12
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 8004fd4:	4b05      	ldr	r3, [pc, #20]	; (8004fec <LL_EXTI_EnableEvent_0_31+0x20>)
 8004fd6:	685a      	ldr	r2, [r3, #4]
 8004fd8:	4904      	ldr	r1, [pc, #16]	; (8004fec <LL_EXTI_EnableEvent_0_31+0x20>)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	4313      	orrs	r3, r2
 8004fde:	604b      	str	r3, [r1, #4]

}
 8004fe0:	bf00      	nop
 8004fe2:	370c      	adds	r7, #12
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fea:	4770      	bx	lr
 8004fec:	40013c00 	.word	0x40013c00

08004ff0 <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8004ff0:	b480      	push	{r7}
 8004ff2:	b083      	sub	sp, #12
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8004ff8:	4b06      	ldr	r3, [pc, #24]	; (8005014 <LL_EXTI_DisableEvent_0_31+0x24>)
 8004ffa:	685a      	ldr	r2, [r3, #4]
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	43db      	mvns	r3, r3
 8005000:	4904      	ldr	r1, [pc, #16]	; (8005014 <LL_EXTI_DisableEvent_0_31+0x24>)
 8005002:	4013      	ands	r3, r2
 8005004:	604b      	str	r3, [r1, #4]
}
 8005006:	bf00      	nop
 8005008:	370c      	adds	r7, #12
 800500a:	46bd      	mov	sp, r7
 800500c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005010:	4770      	bx	lr
 8005012:	bf00      	nop
 8005014:	40013c00 	.word	0x40013c00

08005018 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8005018:	b480      	push	{r7}
 800501a:	b083      	sub	sp, #12
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8005020:	4b05      	ldr	r3, [pc, #20]	; (8005038 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8005022:	689a      	ldr	r2, [r3, #8]
 8005024:	4904      	ldr	r1, [pc, #16]	; (8005038 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	4313      	orrs	r3, r2
 800502a:	608b      	str	r3, [r1, #8]

}
 800502c:	bf00      	nop
 800502e:	370c      	adds	r7, #12
 8005030:	46bd      	mov	sp, r7
 8005032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005036:	4770      	bx	lr
 8005038:	40013c00 	.word	0x40013c00

0800503c <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 800503c:	b480      	push	{r7}
 800503e:	b083      	sub	sp, #12
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8005044:	4b06      	ldr	r3, [pc, #24]	; (8005060 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8005046:	689a      	ldr	r2, [r3, #8]
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	43db      	mvns	r3, r3
 800504c:	4904      	ldr	r1, [pc, #16]	; (8005060 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800504e:	4013      	ands	r3, r2
 8005050:	608b      	str	r3, [r1, #8]

}
 8005052:	bf00      	nop
 8005054:	370c      	adds	r7, #12
 8005056:	46bd      	mov	sp, r7
 8005058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505c:	4770      	bx	lr
 800505e:	bf00      	nop
 8005060:	40013c00 	.word	0x40013c00

08005064 <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8005064:	b480      	push	{r7}
 8005066:	b083      	sub	sp, #12
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 800506c:	4b05      	ldr	r3, [pc, #20]	; (8005084 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800506e:	68da      	ldr	r2, [r3, #12]
 8005070:	4904      	ldr	r1, [pc, #16]	; (8005084 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	4313      	orrs	r3, r2
 8005076:	60cb      	str	r3, [r1, #12]
}
 8005078:	bf00      	nop
 800507a:	370c      	adds	r7, #12
 800507c:	46bd      	mov	sp, r7
 800507e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005082:	4770      	bx	lr
 8005084:	40013c00 	.word	0x40013c00

08005088 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8005088:	b480      	push	{r7}
 800508a:	b083      	sub	sp, #12
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8005090:	4b06      	ldr	r3, [pc, #24]	; (80050ac <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8005092:	68da      	ldr	r2, [r3, #12]
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	43db      	mvns	r3, r3
 8005098:	4904      	ldr	r1, [pc, #16]	; (80050ac <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800509a:	4013      	ands	r3, r2
 800509c:	60cb      	str	r3, [r1, #12]
}
 800509e:	bf00      	nop
 80050a0:	370c      	adds	r7, #12
 80050a2:	46bd      	mov	sp, r7
 80050a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a8:	4770      	bx	lr
 80050aa:	bf00      	nop
 80050ac:	40013c00 	.word	0x40013c00

080050b0 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b084      	sub	sp, #16
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 80050b8:	2300      	movs	r3, #0
 80050ba:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	791b      	ldrb	r3, [r3, #4]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d065      	beq.n	8005190 <LL_EXTI_Init+0xe0>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d06c      	beq.n	80051a6 <LL_EXTI_Init+0xf6>
    {
      switch (EXTI_InitStruct->Mode)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	795b      	ldrb	r3, [r3, #5]
 80050d0:	2b02      	cmp	r3, #2
 80050d2:	d01c      	beq.n	800510e <LL_EXTI_Init+0x5e>
 80050d4:	2b02      	cmp	r3, #2
 80050d6:	dc25      	bgt.n	8005124 <LL_EXTI_Init+0x74>
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d002      	beq.n	80050e2 <LL_EXTI_Init+0x32>
 80050dc:	2b01      	cmp	r3, #1
 80050de:	d00b      	beq.n	80050f8 <LL_EXTI_Init+0x48>
 80050e0:	e020      	b.n	8005124 <LL_EXTI_Init+0x74>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	4618      	mov	r0, r3
 80050e8:	f7ff ff82 	bl	8004ff0 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	4618      	mov	r0, r3
 80050f2:	f7ff ff45 	bl	8004f80 <LL_EXTI_EnableIT_0_31>
          break;
 80050f6:	e018      	b.n	800512a <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	4618      	mov	r0, r3
 80050fe:	f7ff ff51 	bl	8004fa4 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	4618      	mov	r0, r3
 8005108:	f7ff ff60 	bl	8004fcc <LL_EXTI_EnableEvent_0_31>
          break;
 800510c:	e00d      	b.n	800512a <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	4618      	mov	r0, r3
 8005114:	f7ff ff34 	bl	8004f80 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4618      	mov	r0, r3
 800511e:	f7ff ff55 	bl	8004fcc <LL_EXTI_EnableEvent_0_31>
          break;
 8005122:	e002      	b.n	800512a <LL_EXTI_Init+0x7a>
        default:
          status = ERROR;
 8005124:	2301      	movs	r3, #1
 8005126:	73fb      	strb	r3, [r7, #15]
          break;
 8005128:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	799b      	ldrb	r3, [r3, #6]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d039      	beq.n	80051a6 <LL_EXTI_Init+0xf6>
      {
        switch (EXTI_InitStruct->Trigger)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	799b      	ldrb	r3, [r3, #6]
 8005136:	2b03      	cmp	r3, #3
 8005138:	d01c      	beq.n	8005174 <LL_EXTI_Init+0xc4>
 800513a:	2b03      	cmp	r3, #3
 800513c:	dc25      	bgt.n	800518a <LL_EXTI_Init+0xda>
 800513e:	2b01      	cmp	r3, #1
 8005140:	d002      	beq.n	8005148 <LL_EXTI_Init+0x98>
 8005142:	2b02      	cmp	r3, #2
 8005144:	d00b      	beq.n	800515e <LL_EXTI_Init+0xae>
 8005146:	e020      	b.n	800518a <LL_EXTI_Init+0xda>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4618      	mov	r0, r3
 800514e:	f7ff ff9b 	bl	8005088 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4618      	mov	r0, r3
 8005158:	f7ff ff5e 	bl	8005018 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 800515c:	e024      	b.n	80051a8 <LL_EXTI_Init+0xf8>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	4618      	mov	r0, r3
 8005164:	f7ff ff6a 	bl	800503c <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4618      	mov	r0, r3
 800516e:	f7ff ff79 	bl	8005064 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8005172:	e019      	b.n	80051a8 <LL_EXTI_Init+0xf8>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4618      	mov	r0, r3
 800517a:	f7ff ff4d 	bl	8005018 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	4618      	mov	r0, r3
 8005184:	f7ff ff6e 	bl	8005064 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8005188:	e00e      	b.n	80051a8 <LL_EXTI_Init+0xf8>
          default:
            status = ERROR;
 800518a:	2301      	movs	r3, #1
 800518c:	73fb      	strb	r3, [r7, #15]
            break;
 800518e:	e00b      	b.n	80051a8 <LL_EXTI_Init+0xf8>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	4618      	mov	r0, r3
 8005196:	f7ff ff05 	bl	8004fa4 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	4618      	mov	r0, r3
 80051a0:	f7ff ff26 	bl	8004ff0 <LL_EXTI_DisableEvent_0_31>
 80051a4:	e000      	b.n	80051a8 <LL_EXTI_Init+0xf8>
      }
 80051a6:	bf00      	nop
  }
  return status;
 80051a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80051aa:	4618      	mov	r0, r3
 80051ac:	3710      	adds	r7, #16
 80051ae:	46bd      	mov	sp, r7
 80051b0:	bd80      	pop	{r7, pc}

080051b2 <LL_GPIO_SetPinMode>:
{
 80051b2:	b480      	push	{r7}
 80051b4:	b089      	sub	sp, #36	; 0x24
 80051b6:	af00      	add	r7, sp, #0
 80051b8:	60f8      	str	r0, [r7, #12]
 80051ba:	60b9      	str	r1, [r7, #8]
 80051bc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681a      	ldr	r2, [r3, #0]
 80051c2:	68bb      	ldr	r3, [r7, #8]
 80051c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051c6:	697b      	ldr	r3, [r7, #20]
 80051c8:	fa93 f3a3 	rbit	r3, r3
 80051cc:	613b      	str	r3, [r7, #16]
  return result;
 80051ce:	693b      	ldr	r3, [r7, #16]
 80051d0:	fab3 f383 	clz	r3, r3
 80051d4:	b2db      	uxtb	r3, r3
 80051d6:	005b      	lsls	r3, r3, #1
 80051d8:	2103      	movs	r1, #3
 80051da:	fa01 f303 	lsl.w	r3, r1, r3
 80051de:	43db      	mvns	r3, r3
 80051e0:	401a      	ands	r2, r3
 80051e2:	68bb      	ldr	r3, [r7, #8]
 80051e4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051e6:	69fb      	ldr	r3, [r7, #28]
 80051e8:	fa93 f3a3 	rbit	r3, r3
 80051ec:	61bb      	str	r3, [r7, #24]
  return result;
 80051ee:	69bb      	ldr	r3, [r7, #24]
 80051f0:	fab3 f383 	clz	r3, r3
 80051f4:	b2db      	uxtb	r3, r3
 80051f6:	005b      	lsls	r3, r3, #1
 80051f8:	6879      	ldr	r1, [r7, #4]
 80051fa:	fa01 f303 	lsl.w	r3, r1, r3
 80051fe:	431a      	orrs	r2, r3
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	601a      	str	r2, [r3, #0]
}
 8005204:	bf00      	nop
 8005206:	3724      	adds	r7, #36	; 0x24
 8005208:	46bd      	mov	sp, r7
 800520a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520e:	4770      	bx	lr

08005210 <LL_GPIO_SetPinOutputType>:
{
 8005210:	b480      	push	{r7}
 8005212:	b085      	sub	sp, #20
 8005214:	af00      	add	r7, sp, #0
 8005216:	60f8      	str	r0, [r7, #12]
 8005218:	60b9      	str	r1, [r7, #8]
 800521a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	685a      	ldr	r2, [r3, #4]
 8005220:	68bb      	ldr	r3, [r7, #8]
 8005222:	43db      	mvns	r3, r3
 8005224:	401a      	ands	r2, r3
 8005226:	68bb      	ldr	r3, [r7, #8]
 8005228:	6879      	ldr	r1, [r7, #4]
 800522a:	fb01 f303 	mul.w	r3, r1, r3
 800522e:	431a      	orrs	r2, r3
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	605a      	str	r2, [r3, #4]
}
 8005234:	bf00      	nop
 8005236:	3714      	adds	r7, #20
 8005238:	46bd      	mov	sp, r7
 800523a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523e:	4770      	bx	lr

08005240 <LL_GPIO_SetPinSpeed>:
{
 8005240:	b480      	push	{r7}
 8005242:	b089      	sub	sp, #36	; 0x24
 8005244:	af00      	add	r7, sp, #0
 8005246:	60f8      	str	r0, [r7, #12]
 8005248:	60b9      	str	r1, [r7, #8]
 800524a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	689a      	ldr	r2, [r3, #8]
 8005250:	68bb      	ldr	r3, [r7, #8]
 8005252:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005254:	697b      	ldr	r3, [r7, #20]
 8005256:	fa93 f3a3 	rbit	r3, r3
 800525a:	613b      	str	r3, [r7, #16]
  return result;
 800525c:	693b      	ldr	r3, [r7, #16]
 800525e:	fab3 f383 	clz	r3, r3
 8005262:	b2db      	uxtb	r3, r3
 8005264:	005b      	lsls	r3, r3, #1
 8005266:	2103      	movs	r1, #3
 8005268:	fa01 f303 	lsl.w	r3, r1, r3
 800526c:	43db      	mvns	r3, r3
 800526e:	401a      	ands	r2, r3
 8005270:	68bb      	ldr	r3, [r7, #8]
 8005272:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005274:	69fb      	ldr	r3, [r7, #28]
 8005276:	fa93 f3a3 	rbit	r3, r3
 800527a:	61bb      	str	r3, [r7, #24]
  return result;
 800527c:	69bb      	ldr	r3, [r7, #24]
 800527e:	fab3 f383 	clz	r3, r3
 8005282:	b2db      	uxtb	r3, r3
 8005284:	005b      	lsls	r3, r3, #1
 8005286:	6879      	ldr	r1, [r7, #4]
 8005288:	fa01 f303 	lsl.w	r3, r1, r3
 800528c:	431a      	orrs	r2, r3
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	609a      	str	r2, [r3, #8]
}
 8005292:	bf00      	nop
 8005294:	3724      	adds	r7, #36	; 0x24
 8005296:	46bd      	mov	sp, r7
 8005298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529c:	4770      	bx	lr

0800529e <LL_GPIO_SetPinPull>:
{
 800529e:	b480      	push	{r7}
 80052a0:	b089      	sub	sp, #36	; 0x24
 80052a2:	af00      	add	r7, sp, #0
 80052a4:	60f8      	str	r0, [r7, #12]
 80052a6:	60b9      	str	r1, [r7, #8]
 80052a8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	68da      	ldr	r2, [r3, #12]
 80052ae:	68bb      	ldr	r3, [r7, #8]
 80052b0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052b2:	697b      	ldr	r3, [r7, #20]
 80052b4:	fa93 f3a3 	rbit	r3, r3
 80052b8:	613b      	str	r3, [r7, #16]
  return result;
 80052ba:	693b      	ldr	r3, [r7, #16]
 80052bc:	fab3 f383 	clz	r3, r3
 80052c0:	b2db      	uxtb	r3, r3
 80052c2:	005b      	lsls	r3, r3, #1
 80052c4:	2103      	movs	r1, #3
 80052c6:	fa01 f303 	lsl.w	r3, r1, r3
 80052ca:	43db      	mvns	r3, r3
 80052cc:	401a      	ands	r2, r3
 80052ce:	68bb      	ldr	r3, [r7, #8]
 80052d0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052d2:	69fb      	ldr	r3, [r7, #28]
 80052d4:	fa93 f3a3 	rbit	r3, r3
 80052d8:	61bb      	str	r3, [r7, #24]
  return result;
 80052da:	69bb      	ldr	r3, [r7, #24]
 80052dc:	fab3 f383 	clz	r3, r3
 80052e0:	b2db      	uxtb	r3, r3
 80052e2:	005b      	lsls	r3, r3, #1
 80052e4:	6879      	ldr	r1, [r7, #4]
 80052e6:	fa01 f303 	lsl.w	r3, r1, r3
 80052ea:	431a      	orrs	r2, r3
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	60da      	str	r2, [r3, #12]
}
 80052f0:	bf00      	nop
 80052f2:	3724      	adds	r7, #36	; 0x24
 80052f4:	46bd      	mov	sp, r7
 80052f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fa:	4770      	bx	lr

080052fc <LL_GPIO_SetAFPin_0_7>:
{
 80052fc:	b480      	push	{r7}
 80052fe:	b089      	sub	sp, #36	; 0x24
 8005300:	af00      	add	r7, sp, #0
 8005302:	60f8      	str	r0, [r7, #12]
 8005304:	60b9      	str	r1, [r7, #8]
 8005306:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	6a1a      	ldr	r2, [r3, #32]
 800530c:	68bb      	ldr	r3, [r7, #8]
 800530e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005310:	697b      	ldr	r3, [r7, #20]
 8005312:	fa93 f3a3 	rbit	r3, r3
 8005316:	613b      	str	r3, [r7, #16]
  return result;
 8005318:	693b      	ldr	r3, [r7, #16]
 800531a:	fab3 f383 	clz	r3, r3
 800531e:	b2db      	uxtb	r3, r3
 8005320:	009b      	lsls	r3, r3, #2
 8005322:	210f      	movs	r1, #15
 8005324:	fa01 f303 	lsl.w	r3, r1, r3
 8005328:	43db      	mvns	r3, r3
 800532a:	401a      	ands	r2, r3
 800532c:	68bb      	ldr	r3, [r7, #8]
 800532e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005330:	69fb      	ldr	r3, [r7, #28]
 8005332:	fa93 f3a3 	rbit	r3, r3
 8005336:	61bb      	str	r3, [r7, #24]
  return result;
 8005338:	69bb      	ldr	r3, [r7, #24]
 800533a:	fab3 f383 	clz	r3, r3
 800533e:	b2db      	uxtb	r3, r3
 8005340:	009b      	lsls	r3, r3, #2
 8005342:	6879      	ldr	r1, [r7, #4]
 8005344:	fa01 f303 	lsl.w	r3, r1, r3
 8005348:	431a      	orrs	r2, r3
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	621a      	str	r2, [r3, #32]
}
 800534e:	bf00      	nop
 8005350:	3724      	adds	r7, #36	; 0x24
 8005352:	46bd      	mov	sp, r7
 8005354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005358:	4770      	bx	lr

0800535a <LL_GPIO_SetAFPin_8_15>:
{
 800535a:	b480      	push	{r7}
 800535c:	b089      	sub	sp, #36	; 0x24
 800535e:	af00      	add	r7, sp, #0
 8005360:	60f8      	str	r0, [r7, #12]
 8005362:	60b9      	str	r1, [r7, #8]
 8005364:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800536a:	68bb      	ldr	r3, [r7, #8]
 800536c:	0a1b      	lsrs	r3, r3, #8
 800536e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005370:	697b      	ldr	r3, [r7, #20]
 8005372:	fa93 f3a3 	rbit	r3, r3
 8005376:	613b      	str	r3, [r7, #16]
  return result;
 8005378:	693b      	ldr	r3, [r7, #16]
 800537a:	fab3 f383 	clz	r3, r3
 800537e:	b2db      	uxtb	r3, r3
 8005380:	009b      	lsls	r3, r3, #2
 8005382:	210f      	movs	r1, #15
 8005384:	fa01 f303 	lsl.w	r3, r1, r3
 8005388:	43db      	mvns	r3, r3
 800538a:	401a      	ands	r2, r3
 800538c:	68bb      	ldr	r3, [r7, #8]
 800538e:	0a1b      	lsrs	r3, r3, #8
 8005390:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005392:	69fb      	ldr	r3, [r7, #28]
 8005394:	fa93 f3a3 	rbit	r3, r3
 8005398:	61bb      	str	r3, [r7, #24]
  return result;
 800539a:	69bb      	ldr	r3, [r7, #24]
 800539c:	fab3 f383 	clz	r3, r3
 80053a0:	b2db      	uxtb	r3, r3
 80053a2:	009b      	lsls	r3, r3, #2
 80053a4:	6879      	ldr	r1, [r7, #4]
 80053a6:	fa01 f303 	lsl.w	r3, r1, r3
 80053aa:	431a      	orrs	r2, r3
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	625a      	str	r2, [r3, #36]	; 0x24
}
 80053b0:	bf00      	nop
 80053b2:	3724      	adds	r7, #36	; 0x24
 80053b4:	46bd      	mov	sp, r7
 80053b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ba:	4770      	bx	lr

080053bc <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b088      	sub	sp, #32
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
 80053c4:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 80053c6:	2300      	movs	r3, #0
 80053c8:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 80053ca:	2300      	movs	r3, #0
 80053cc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053d4:	697b      	ldr	r3, [r7, #20]
 80053d6:	fa93 f3a3 	rbit	r3, r3
 80053da:	613b      	str	r3, [r7, #16]
  return result;
 80053dc:	693b      	ldr	r3, [r7, #16]
 80053de:	fab3 f383 	clz	r3, r3
 80053e2:	b2db      	uxtb	r3, r3
 80053e4:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80053e6:	e050      	b.n	800548a <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	681a      	ldr	r2, [r3, #0]
 80053ec:	2101      	movs	r1, #1
 80053ee:	69fb      	ldr	r3, [r7, #28]
 80053f0:	fa01 f303 	lsl.w	r3, r1, r3
 80053f4:	4013      	ands	r3, r2
 80053f6:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 80053f8:	69bb      	ldr	r3, [r7, #24]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d042      	beq.n	8005484 <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	685b      	ldr	r3, [r3, #4]
 8005402:	2b01      	cmp	r3, #1
 8005404:	d003      	beq.n	800540e <LL_GPIO_Init+0x52>
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	685b      	ldr	r3, [r3, #4]
 800540a:	2b02      	cmp	r3, #2
 800540c:	d10d      	bne.n	800542a <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	689b      	ldr	r3, [r3, #8]
 8005412:	461a      	mov	r2, r3
 8005414:	69b9      	ldr	r1, [r7, #24]
 8005416:	6878      	ldr	r0, [r7, #4]
 8005418:	f7ff ff12 	bl	8005240 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	68db      	ldr	r3, [r3, #12]
 8005420:	461a      	mov	r2, r3
 8005422:	69b9      	ldr	r1, [r7, #24]
 8005424:	6878      	ldr	r0, [r7, #4]
 8005426:	f7ff fef3 	bl	8005210 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	691b      	ldr	r3, [r3, #16]
 800542e:	461a      	mov	r2, r3
 8005430:	69b9      	ldr	r1, [r7, #24]
 8005432:	6878      	ldr	r0, [r7, #4]
 8005434:	f7ff ff33 	bl	800529e <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	685b      	ldr	r3, [r3, #4]
 800543c:	2b02      	cmp	r3, #2
 800543e:	d11a      	bne.n	8005476 <LL_GPIO_Init+0xba>
 8005440:	69bb      	ldr	r3, [r7, #24]
 8005442:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	fa93 f3a3 	rbit	r3, r3
 800544a:	60bb      	str	r3, [r7, #8]
  return result;
 800544c:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 800544e:	fab3 f383 	clz	r3, r3
 8005452:	b2db      	uxtb	r3, r3
 8005454:	2b07      	cmp	r3, #7
 8005456:	d807      	bhi.n	8005468 <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	695b      	ldr	r3, [r3, #20]
 800545c:	461a      	mov	r2, r3
 800545e:	69b9      	ldr	r1, [r7, #24]
 8005460:	6878      	ldr	r0, [r7, #4]
 8005462:	f7ff ff4b 	bl	80052fc <LL_GPIO_SetAFPin_0_7>
 8005466:	e006      	b.n	8005476 <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	695b      	ldr	r3, [r3, #20]
 800546c:	461a      	mov	r2, r3
 800546e:	69b9      	ldr	r1, [r7, #24]
 8005470:	6878      	ldr	r0, [r7, #4]
 8005472:	f7ff ff72 	bl	800535a <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8005476:	683b      	ldr	r3, [r7, #0]
 8005478:	685b      	ldr	r3, [r3, #4]
 800547a:	461a      	mov	r2, r3
 800547c:	69b9      	ldr	r1, [r7, #24]
 800547e:	6878      	ldr	r0, [r7, #4]
 8005480:	f7ff fe97 	bl	80051b2 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8005484:	69fb      	ldr	r3, [r7, #28]
 8005486:	3301      	adds	r3, #1
 8005488:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	681a      	ldr	r2, [r3, #0]
 800548e:	69fb      	ldr	r3, [r7, #28]
 8005490:	fa22 f303 	lsr.w	r3, r2, r3
 8005494:	2b00      	cmp	r3, #0
 8005496:	d1a7      	bne.n	80053e8 <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 8005498:	2300      	movs	r3, #0
}
 800549a:	4618      	mov	r0, r3
 800549c:	3720      	adds	r7, #32
 800549e:	46bd      	mov	sp, r7
 80054a0:	bd80      	pop	{r7, pc}
	...

080054a4 <LL_RCC_GetSysClkSource>:
{
 80054a4:	b480      	push	{r7}
 80054a6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80054a8:	4b04      	ldr	r3, [pc, #16]	; (80054bc <LL_RCC_GetSysClkSource+0x18>)
 80054aa:	689b      	ldr	r3, [r3, #8]
 80054ac:	f003 030c 	and.w	r3, r3, #12
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	46bd      	mov	sp, r7
 80054b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b8:	4770      	bx	lr
 80054ba:	bf00      	nop
 80054bc:	40023800 	.word	0x40023800

080054c0 <LL_RCC_GetAHBPrescaler>:
{
 80054c0:	b480      	push	{r7}
 80054c2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80054c4:	4b04      	ldr	r3, [pc, #16]	; (80054d8 <LL_RCC_GetAHBPrescaler+0x18>)
 80054c6:	689b      	ldr	r3, [r3, #8]
 80054c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80054cc:	4618      	mov	r0, r3
 80054ce:	46bd      	mov	sp, r7
 80054d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d4:	4770      	bx	lr
 80054d6:	bf00      	nop
 80054d8:	40023800 	.word	0x40023800

080054dc <LL_RCC_GetAPB1Prescaler>:
{
 80054dc:	b480      	push	{r7}
 80054de:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80054e0:	4b04      	ldr	r3, [pc, #16]	; (80054f4 <LL_RCC_GetAPB1Prescaler+0x18>)
 80054e2:	689b      	ldr	r3, [r3, #8]
 80054e4:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 80054e8:	4618      	mov	r0, r3
 80054ea:	46bd      	mov	sp, r7
 80054ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f0:	4770      	bx	lr
 80054f2:	bf00      	nop
 80054f4:	40023800 	.word	0x40023800

080054f8 <LL_RCC_GetAPB2Prescaler>:
{
 80054f8:	b480      	push	{r7}
 80054fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80054fc:	4b04      	ldr	r3, [pc, #16]	; (8005510 <LL_RCC_GetAPB2Prescaler+0x18>)
 80054fe:	689b      	ldr	r3, [r3, #8]
 8005500:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8005504:	4618      	mov	r0, r3
 8005506:	46bd      	mov	sp, r7
 8005508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550c:	4770      	bx	lr
 800550e:	bf00      	nop
 8005510:	40023800 	.word	0x40023800

08005514 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8005514:	b480      	push	{r7}
 8005516:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8005518:	4b04      	ldr	r3, [pc, #16]	; (800552c <LL_RCC_PLL_GetMainSource+0x18>)
 800551a:	685b      	ldr	r3, [r3, #4]
 800551c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 8005520:	4618      	mov	r0, r3
 8005522:	46bd      	mov	sp, r7
 8005524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005528:	4770      	bx	lr
 800552a:	bf00      	nop
 800552c:	40023800 	.word	0x40023800

08005530 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8005530:	b480      	push	{r7}
 8005532:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8005534:	4b04      	ldr	r3, [pc, #16]	; (8005548 <LL_RCC_PLL_GetN+0x18>)
 8005536:	685b      	ldr	r3, [r3, #4]
 8005538:	099b      	lsrs	r3, r3, #6
 800553a:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 800553e:	4618      	mov	r0, r3
 8005540:	46bd      	mov	sp, r7
 8005542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005546:	4770      	bx	lr
 8005548:	40023800 	.word	0x40023800

0800554c <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 800554c:	b480      	push	{r7}
 800554e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8005550:	4b04      	ldr	r3, [pc, #16]	; (8005564 <LL_RCC_PLL_GetP+0x18>)
 8005552:	685b      	ldr	r3, [r3, #4]
 8005554:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8005558:	4618      	mov	r0, r3
 800555a:	46bd      	mov	sp, r7
 800555c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005560:	4770      	bx	lr
 8005562:	bf00      	nop
 8005564:	40023800 	.word	0x40023800

08005568 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8005568:	b480      	push	{r7}
 800556a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800556c:	4b04      	ldr	r3, [pc, #16]	; (8005580 <LL_RCC_PLL_GetDivider+0x18>)
 800556e:	685b      	ldr	r3, [r3, #4]
 8005570:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8005574:	4618      	mov	r0, r3
 8005576:	46bd      	mov	sp, r7
 8005578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557c:	4770      	bx	lr
 800557e:	bf00      	nop
 8005580:	40023800 	.word	0x40023800

08005584 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b082      	sub	sp, #8
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 800558c:	f000 f820 	bl	80055d0 <RCC_GetSystemClockFreq>
 8005590:	4602      	mov	r2, r0
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	4618      	mov	r0, r3
 800559c:	f000 f840 	bl	8005620 <RCC_GetHCLKClockFreq>
 80055a0:	4602      	mov	r2, r0
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	685b      	ldr	r3, [r3, #4]
 80055aa:	4618      	mov	r0, r3
 80055ac:	f000 f84e 	bl	800564c <RCC_GetPCLK1ClockFreq>
 80055b0:	4602      	mov	r2, r0
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	685b      	ldr	r3, [r3, #4]
 80055ba:	4618      	mov	r0, r3
 80055bc:	f000 f85a 	bl	8005674 <RCC_GetPCLK2ClockFreq>
 80055c0:	4602      	mov	r2, r0
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	60da      	str	r2, [r3, #12]
}
 80055c6:	bf00      	nop
 80055c8:	3708      	adds	r7, #8
 80055ca:	46bd      	mov	sp, r7
 80055cc:	bd80      	pop	{r7, pc}
	...

080055d0 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b082      	sub	sp, #8
 80055d4:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 80055d6:	2300      	movs	r3, #0
 80055d8:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80055da:	f7ff ff63 	bl	80054a4 <LL_RCC_GetSysClkSource>
 80055de:	4603      	mov	r3, r0
 80055e0:	2b08      	cmp	r3, #8
 80055e2:	d00c      	beq.n	80055fe <RCC_GetSystemClockFreq+0x2e>
 80055e4:	2b08      	cmp	r3, #8
 80055e6:	d80f      	bhi.n	8005608 <RCC_GetSystemClockFreq+0x38>
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d002      	beq.n	80055f2 <RCC_GetSystemClockFreq+0x22>
 80055ec:	2b04      	cmp	r3, #4
 80055ee:	d003      	beq.n	80055f8 <RCC_GetSystemClockFreq+0x28>
 80055f0:	e00a      	b.n	8005608 <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80055f2:	4b09      	ldr	r3, [pc, #36]	; (8005618 <RCC_GetSystemClockFreq+0x48>)
 80055f4:	607b      	str	r3, [r7, #4]
      break;
 80055f6:	e00a      	b.n	800560e <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80055f8:	4b08      	ldr	r3, [pc, #32]	; (800561c <RCC_GetSystemClockFreq+0x4c>)
 80055fa:	607b      	str	r3, [r7, #4]
      break;
 80055fc:	e007      	b.n	800560e <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 80055fe:	2008      	movs	r0, #8
 8005600:	f000 f84c 	bl	800569c <RCC_PLL_GetFreqDomain_SYS>
 8005604:	6078      	str	r0, [r7, #4]
      break;
 8005606:	e002      	b.n	800560e <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8005608:	4b03      	ldr	r3, [pc, #12]	; (8005618 <RCC_GetSystemClockFreq+0x48>)
 800560a:	607b      	str	r3, [r7, #4]
      break;
 800560c:	bf00      	nop
  }

  return frequency;
 800560e:	687b      	ldr	r3, [r7, #4]
}
 8005610:	4618      	mov	r0, r3
 8005612:	3708      	adds	r7, #8
 8005614:	46bd      	mov	sp, r7
 8005616:	bd80      	pop	{r7, pc}
 8005618:	00f42400 	.word	0x00f42400
 800561c:	007a1200 	.word	0x007a1200

08005620 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8005620:	b580      	push	{r7, lr}
 8005622:	b082      	sub	sp, #8
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8005628:	f7ff ff4a 	bl	80054c0 <LL_RCC_GetAHBPrescaler>
 800562c:	4603      	mov	r3, r0
 800562e:	091b      	lsrs	r3, r3, #4
 8005630:	f003 030f 	and.w	r3, r3, #15
 8005634:	4a04      	ldr	r2, [pc, #16]	; (8005648 <RCC_GetHCLKClockFreq+0x28>)
 8005636:	5cd3      	ldrb	r3, [r2, r3]
 8005638:	461a      	mov	r2, r3
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	40d3      	lsrs	r3, r2
}
 800563e:	4618      	mov	r0, r3
 8005640:	3708      	adds	r7, #8
 8005642:	46bd      	mov	sp, r7
 8005644:	bd80      	pop	{r7, pc}
 8005646:	bf00      	nop
 8005648:	0800cf44 	.word	0x0800cf44

0800564c <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b082      	sub	sp, #8
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8005654:	f7ff ff42 	bl	80054dc <LL_RCC_GetAPB1Prescaler>
 8005658:	4603      	mov	r3, r0
 800565a:	0a9b      	lsrs	r3, r3, #10
 800565c:	4a04      	ldr	r2, [pc, #16]	; (8005670 <RCC_GetPCLK1ClockFreq+0x24>)
 800565e:	5cd3      	ldrb	r3, [r2, r3]
 8005660:	461a      	mov	r2, r3
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	40d3      	lsrs	r3, r2
}
 8005666:	4618      	mov	r0, r3
 8005668:	3708      	adds	r7, #8
 800566a:	46bd      	mov	sp, r7
 800566c:	bd80      	pop	{r7, pc}
 800566e:	bf00      	nop
 8005670:	0800cf54 	.word	0x0800cf54

08005674 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8005674:	b580      	push	{r7, lr}
 8005676:	b082      	sub	sp, #8
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 800567c:	f7ff ff3c 	bl	80054f8 <LL_RCC_GetAPB2Prescaler>
 8005680:	4603      	mov	r3, r0
 8005682:	0b5b      	lsrs	r3, r3, #13
 8005684:	4a04      	ldr	r2, [pc, #16]	; (8005698 <RCC_GetPCLK2ClockFreq+0x24>)
 8005686:	5cd3      	ldrb	r3, [r2, r3]
 8005688:	461a      	mov	r2, r3
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	40d3      	lsrs	r3, r2
}
 800568e:	4618      	mov	r0, r3
 8005690:	3708      	adds	r7, #8
 8005692:	46bd      	mov	sp, r7
 8005694:	bd80      	pop	{r7, pc}
 8005696:	bf00      	nop
 8005698:	0800cf54 	.word	0x0800cf54

0800569c <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 800569c:	b590      	push	{r4, r7, lr}
 800569e:	b087      	sub	sp, #28
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 80056a4:	2300      	movs	r3, #0
 80056a6:	617b      	str	r3, [r7, #20]
 80056a8:	2300      	movs	r3, #0
 80056aa:	60fb      	str	r3, [r7, #12]
 80056ac:	2300      	movs	r3, #0
 80056ae:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 80056b0:	f7ff ff30 	bl	8005514 <LL_RCC_PLL_GetMainSource>
 80056b4:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d004      	beq.n	80056c6 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80056c2:	d003      	beq.n	80056cc <RCC_PLL_GetFreqDomain_SYS+0x30>
 80056c4:	e005      	b.n	80056d2 <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 80056c6:	4b12      	ldr	r3, [pc, #72]	; (8005710 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 80056c8:	617b      	str	r3, [r7, #20]
      break;
 80056ca:	e005      	b.n	80056d8 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 80056cc:	4b11      	ldr	r3, [pc, #68]	; (8005714 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 80056ce:	617b      	str	r3, [r7, #20]
      break;
 80056d0:	e002      	b.n	80056d8 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 80056d2:	4b0f      	ldr	r3, [pc, #60]	; (8005710 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 80056d4:	617b      	str	r3, [r7, #20]
      break;
 80056d6:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2b08      	cmp	r3, #8
 80056dc:	d113      	bne.n	8005706 <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80056de:	f7ff ff43 	bl	8005568 <LL_RCC_PLL_GetDivider>
 80056e2:	4602      	mov	r2, r0
 80056e4:	697b      	ldr	r3, [r7, #20]
 80056e6:	fbb3 f4f2 	udiv	r4, r3, r2
 80056ea:	f7ff ff21 	bl	8005530 <LL_RCC_PLL_GetN>
 80056ee:	4603      	mov	r3, r0
 80056f0:	fb03 f404 	mul.w	r4, r3, r4
 80056f4:	f7ff ff2a 	bl	800554c <LL_RCC_PLL_GetP>
 80056f8:	4603      	mov	r3, r0
 80056fa:	0c1b      	lsrs	r3, r3, #16
 80056fc:	3301      	adds	r3, #1
 80056fe:	005b      	lsls	r3, r3, #1
 8005700:	fbb4 f3f3 	udiv	r3, r4, r3
 8005704:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8005706:	693b      	ldr	r3, [r7, #16]
}
 8005708:	4618      	mov	r0, r3
 800570a:	371c      	adds	r7, #28
 800570c:	46bd      	mov	sp, r7
 800570e:	bd90      	pop	{r4, r7, pc}
 8005710:	00f42400 	.word	0x00f42400
 8005714:	007a1200 	.word	0x007a1200

08005718 <LL_USART_IsEnabled>:
{
 8005718:	b480      	push	{r7}
 800571a:	b083      	sub	sp, #12
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	68db      	ldr	r3, [r3, #12]
 8005724:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005728:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800572c:	bf0c      	ite	eq
 800572e:	2301      	moveq	r3, #1
 8005730:	2300      	movne	r3, #0
 8005732:	b2db      	uxtb	r3, r3
}
 8005734:	4618      	mov	r0, r3
 8005736:	370c      	adds	r7, #12
 8005738:	46bd      	mov	sp, r7
 800573a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573e:	4770      	bx	lr

08005740 <LL_USART_SetStopBitsLength>:
{
 8005740:	b480      	push	{r7}
 8005742:	b083      	sub	sp, #12
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
 8005748:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	691b      	ldr	r3, [r3, #16]
 800574e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	431a      	orrs	r2, r3
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	611a      	str	r2, [r3, #16]
}
 800575a:	bf00      	nop
 800575c:	370c      	adds	r7, #12
 800575e:	46bd      	mov	sp, r7
 8005760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005764:	4770      	bx	lr

08005766 <LL_USART_SetHWFlowCtrl>:
{
 8005766:	b480      	push	{r7}
 8005768:	b083      	sub	sp, #12
 800576a:	af00      	add	r7, sp, #0
 800576c:	6078      	str	r0, [r7, #4]
 800576e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	695b      	ldr	r3, [r3, #20]
 8005774:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	431a      	orrs	r2, r3
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	615a      	str	r2, [r3, #20]
}
 8005780:	bf00      	nop
 8005782:	370c      	adds	r7, #12
 8005784:	46bd      	mov	sp, r7
 8005786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578a:	4770      	bx	lr

0800578c <LL_USART_SetBaudRate>:
{
 800578c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005790:	b0c0      	sub	sp, #256	; 0x100
 8005792:	af00      	add	r7, sp, #0
 8005794:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005798:	f8c7 10f8 	str.w	r1, [r7, #248]	; 0xf8
 800579c:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 80057a0:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 80057a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80057ac:	f040 810c 	bne.w	80059c8 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 80057b0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80057b4:	2200      	movs	r2, #0
 80057b6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80057ba:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80057be:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80057c2:	4622      	mov	r2, r4
 80057c4:	462b      	mov	r3, r5
 80057c6:	1891      	adds	r1, r2, r2
 80057c8:	6639      	str	r1, [r7, #96]	; 0x60
 80057ca:	415b      	adcs	r3, r3
 80057cc:	667b      	str	r3, [r7, #100]	; 0x64
 80057ce:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80057d2:	4621      	mov	r1, r4
 80057d4:	eb12 0801 	adds.w	r8, r2, r1
 80057d8:	4629      	mov	r1, r5
 80057da:	eb43 0901 	adc.w	r9, r3, r1
 80057de:	f04f 0200 	mov.w	r2, #0
 80057e2:	f04f 0300 	mov.w	r3, #0
 80057e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80057ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80057ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80057f2:	4690      	mov	r8, r2
 80057f4:	4699      	mov	r9, r3
 80057f6:	4623      	mov	r3, r4
 80057f8:	eb18 0303 	adds.w	r3, r8, r3
 80057fc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005800:	462b      	mov	r3, r5
 8005802:	eb49 0303 	adc.w	r3, r9, r3
 8005806:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800580a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800580e:	2200      	movs	r2, #0
 8005810:	469a      	mov	sl, r3
 8005812:	4693      	mov	fp, r2
 8005814:	eb1a 030a 	adds.w	r3, sl, sl
 8005818:	65bb      	str	r3, [r7, #88]	; 0x58
 800581a:	eb4b 030b 	adc.w	r3, fp, fp
 800581e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005820:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005824:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005828:	f7fb fa16 	bl	8000c58 <__aeabi_uldivmod>
 800582c:	4602      	mov	r2, r0
 800582e:	460b      	mov	r3, r1
 8005830:	4b64      	ldr	r3, [pc, #400]	; (80059c4 <LL_USART_SetBaudRate+0x238>)
 8005832:	fba3 2302 	umull	r2, r3, r3, r2
 8005836:	095b      	lsrs	r3, r3, #5
 8005838:	b29b      	uxth	r3, r3
 800583a:	011b      	lsls	r3, r3, #4
 800583c:	b29c      	uxth	r4, r3
 800583e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005842:	2200      	movs	r2, #0
 8005844:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005848:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800584c:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 8005850:	4642      	mov	r2, r8
 8005852:	464b      	mov	r3, r9
 8005854:	1891      	adds	r1, r2, r2
 8005856:	6539      	str	r1, [r7, #80]	; 0x50
 8005858:	415b      	adcs	r3, r3
 800585a:	657b      	str	r3, [r7, #84]	; 0x54
 800585c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005860:	4641      	mov	r1, r8
 8005862:	1851      	adds	r1, r2, r1
 8005864:	64b9      	str	r1, [r7, #72]	; 0x48
 8005866:	4649      	mov	r1, r9
 8005868:	414b      	adcs	r3, r1
 800586a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800586c:	f04f 0200 	mov.w	r2, #0
 8005870:	f04f 0300 	mov.w	r3, #0
 8005874:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	; 0x48
 8005878:	4659      	mov	r1, fp
 800587a:	00cb      	lsls	r3, r1, #3
 800587c:	4651      	mov	r1, sl
 800587e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005882:	4651      	mov	r1, sl
 8005884:	00ca      	lsls	r2, r1, #3
 8005886:	4610      	mov	r0, r2
 8005888:	4619      	mov	r1, r3
 800588a:	4603      	mov	r3, r0
 800588c:	4642      	mov	r2, r8
 800588e:	189b      	adds	r3, r3, r2
 8005890:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005894:	464b      	mov	r3, r9
 8005896:	460a      	mov	r2, r1
 8005898:	eb42 0303 	adc.w	r3, r2, r3
 800589c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80058a0:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80058a4:	2200      	movs	r2, #0
 80058a6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80058aa:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 80058ae:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 80058b2:	460b      	mov	r3, r1
 80058b4:	18db      	adds	r3, r3, r3
 80058b6:	643b      	str	r3, [r7, #64]	; 0x40
 80058b8:	4613      	mov	r3, r2
 80058ba:	eb42 0303 	adc.w	r3, r2, r3
 80058be:	647b      	str	r3, [r7, #68]	; 0x44
 80058c0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80058c4:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 80058c8:	f7fb f9c6 	bl	8000c58 <__aeabi_uldivmod>
 80058cc:	4602      	mov	r2, r0
 80058ce:	460b      	mov	r3, r1
 80058d0:	4611      	mov	r1, r2
 80058d2:	4b3c      	ldr	r3, [pc, #240]	; (80059c4 <LL_USART_SetBaudRate+0x238>)
 80058d4:	fba3 2301 	umull	r2, r3, r3, r1
 80058d8:	095b      	lsrs	r3, r3, #5
 80058da:	2264      	movs	r2, #100	; 0x64
 80058dc:	fb02 f303 	mul.w	r3, r2, r3
 80058e0:	1acb      	subs	r3, r1, r3
 80058e2:	00db      	lsls	r3, r3, #3
 80058e4:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80058e8:	4b36      	ldr	r3, [pc, #216]	; (80059c4 <LL_USART_SetBaudRate+0x238>)
 80058ea:	fba3 2302 	umull	r2, r3, r3, r2
 80058ee:	095b      	lsrs	r3, r3, #5
 80058f0:	b29b      	uxth	r3, r3
 80058f2:	005b      	lsls	r3, r3, #1
 80058f4:	b29b      	uxth	r3, r3
 80058f6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80058fa:	b29b      	uxth	r3, r3
 80058fc:	4423      	add	r3, r4
 80058fe:	b29c      	uxth	r4, r3
 8005900:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005904:	2200      	movs	r2, #0
 8005906:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800590a:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800590e:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	; 0xc0
 8005912:	4642      	mov	r2, r8
 8005914:	464b      	mov	r3, r9
 8005916:	1891      	adds	r1, r2, r2
 8005918:	63b9      	str	r1, [r7, #56]	; 0x38
 800591a:	415b      	adcs	r3, r3
 800591c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800591e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005922:	4641      	mov	r1, r8
 8005924:	1851      	adds	r1, r2, r1
 8005926:	6339      	str	r1, [r7, #48]	; 0x30
 8005928:	4649      	mov	r1, r9
 800592a:	414b      	adcs	r3, r1
 800592c:	637b      	str	r3, [r7, #52]	; 0x34
 800592e:	f04f 0200 	mov.w	r2, #0
 8005932:	f04f 0300 	mov.w	r3, #0
 8005936:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800593a:	4659      	mov	r1, fp
 800593c:	00cb      	lsls	r3, r1, #3
 800593e:	4651      	mov	r1, sl
 8005940:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005944:	4651      	mov	r1, sl
 8005946:	00ca      	lsls	r2, r1, #3
 8005948:	4610      	mov	r0, r2
 800594a:	4619      	mov	r1, r3
 800594c:	4603      	mov	r3, r0
 800594e:	4642      	mov	r2, r8
 8005950:	189b      	adds	r3, r3, r2
 8005952:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005956:	464b      	mov	r3, r9
 8005958:	460a      	mov	r2, r1
 800595a:	eb42 0303 	adc.w	r3, r2, r3
 800595e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8005962:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8005966:	2200      	movs	r2, #0
 8005968:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800596c:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8005970:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8005974:	460b      	mov	r3, r1
 8005976:	18db      	adds	r3, r3, r3
 8005978:	62bb      	str	r3, [r7, #40]	; 0x28
 800597a:	4613      	mov	r3, r2
 800597c:	eb42 0303 	adc.w	r3, r2, r3
 8005980:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005982:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005986:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 800598a:	f7fb f965 	bl	8000c58 <__aeabi_uldivmod>
 800598e:	4602      	mov	r2, r0
 8005990:	460b      	mov	r3, r1
 8005992:	4b0c      	ldr	r3, [pc, #48]	; (80059c4 <LL_USART_SetBaudRate+0x238>)
 8005994:	fba3 1302 	umull	r1, r3, r3, r2
 8005998:	095b      	lsrs	r3, r3, #5
 800599a:	2164      	movs	r1, #100	; 0x64
 800599c:	fb01 f303 	mul.w	r3, r1, r3
 80059a0:	1ad3      	subs	r3, r2, r3
 80059a2:	00db      	lsls	r3, r3, #3
 80059a4:	3332      	adds	r3, #50	; 0x32
 80059a6:	4a07      	ldr	r2, [pc, #28]	; (80059c4 <LL_USART_SetBaudRate+0x238>)
 80059a8:	fba2 2303 	umull	r2, r3, r2, r3
 80059ac:	095b      	lsrs	r3, r3, #5
 80059ae:	b29b      	uxth	r3, r3
 80059b0:	f003 0307 	and.w	r3, r3, #7
 80059b4:	b29b      	uxth	r3, r3
 80059b6:	4423      	add	r3, r4
 80059b8:	b29b      	uxth	r3, r3
 80059ba:	461a      	mov	r2, r3
 80059bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80059c0:	609a      	str	r2, [r3, #8]
}
 80059c2:	e107      	b.n	8005bd4 <LL_USART_SetBaudRate+0x448>
 80059c4:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80059c8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80059cc:	2200      	movs	r2, #0
 80059ce:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80059d2:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80059d6:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 80059da:	4642      	mov	r2, r8
 80059dc:	464b      	mov	r3, r9
 80059de:	1891      	adds	r1, r2, r2
 80059e0:	6239      	str	r1, [r7, #32]
 80059e2:	415b      	adcs	r3, r3
 80059e4:	627b      	str	r3, [r7, #36]	; 0x24
 80059e6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80059ea:	4641      	mov	r1, r8
 80059ec:	1854      	adds	r4, r2, r1
 80059ee:	4649      	mov	r1, r9
 80059f0:	eb43 0501 	adc.w	r5, r3, r1
 80059f4:	f04f 0200 	mov.w	r2, #0
 80059f8:	f04f 0300 	mov.w	r3, #0
 80059fc:	00eb      	lsls	r3, r5, #3
 80059fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005a02:	00e2      	lsls	r2, r4, #3
 8005a04:	4614      	mov	r4, r2
 8005a06:	461d      	mov	r5, r3
 8005a08:	4643      	mov	r3, r8
 8005a0a:	18e3      	adds	r3, r4, r3
 8005a0c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005a10:	464b      	mov	r3, r9
 8005a12:	eb45 0303 	adc.w	r3, r5, r3
 8005a16:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8005a1a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8005a1e:	2200      	movs	r2, #0
 8005a20:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005a24:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8005a28:	f04f 0200 	mov.w	r2, #0
 8005a2c:	f04f 0300 	mov.w	r3, #0
 8005a30:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	; 0x98
 8005a34:	4629      	mov	r1, r5
 8005a36:	008b      	lsls	r3, r1, #2
 8005a38:	4621      	mov	r1, r4
 8005a3a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005a3e:	4621      	mov	r1, r4
 8005a40:	008a      	lsls	r2, r1, #2
 8005a42:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8005a46:	f7fb f907 	bl	8000c58 <__aeabi_uldivmod>
 8005a4a:	4602      	mov	r2, r0
 8005a4c:	460b      	mov	r3, r1
 8005a4e:	4b64      	ldr	r3, [pc, #400]	; (8005be0 <LL_USART_SetBaudRate+0x454>)
 8005a50:	fba3 2302 	umull	r2, r3, r3, r2
 8005a54:	095b      	lsrs	r3, r3, #5
 8005a56:	b29b      	uxth	r3, r3
 8005a58:	011b      	lsls	r3, r3, #4
 8005a5a:	b29c      	uxth	r4, r3
 8005a5c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005a60:	2200      	movs	r2, #0
 8005a62:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005a66:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005a6a:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	; 0x90
 8005a6e:	4642      	mov	r2, r8
 8005a70:	464b      	mov	r3, r9
 8005a72:	1891      	adds	r1, r2, r2
 8005a74:	61b9      	str	r1, [r7, #24]
 8005a76:	415b      	adcs	r3, r3
 8005a78:	61fb      	str	r3, [r7, #28]
 8005a7a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005a7e:	4641      	mov	r1, r8
 8005a80:	1851      	adds	r1, r2, r1
 8005a82:	6139      	str	r1, [r7, #16]
 8005a84:	4649      	mov	r1, r9
 8005a86:	414b      	adcs	r3, r1
 8005a88:	617b      	str	r3, [r7, #20]
 8005a8a:	f04f 0200 	mov.w	r2, #0
 8005a8e:	f04f 0300 	mov.w	r3, #0
 8005a92:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005a96:	4659      	mov	r1, fp
 8005a98:	00cb      	lsls	r3, r1, #3
 8005a9a:	4651      	mov	r1, sl
 8005a9c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005aa0:	4651      	mov	r1, sl
 8005aa2:	00ca      	lsls	r2, r1, #3
 8005aa4:	4610      	mov	r0, r2
 8005aa6:	4619      	mov	r1, r3
 8005aa8:	4603      	mov	r3, r0
 8005aaa:	4642      	mov	r2, r8
 8005aac:	189b      	adds	r3, r3, r2
 8005aae:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005ab2:	464b      	mov	r3, r9
 8005ab4:	460a      	mov	r2, r1
 8005ab6:	eb42 0303 	adc.w	r3, r2, r3
 8005aba:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8005abe:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005ac8:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8005acc:	f04f 0200 	mov.w	r2, #0
 8005ad0:	f04f 0300 	mov.w	r3, #0
 8005ad4:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	; 0x80
 8005ad8:	4649      	mov	r1, r9
 8005ada:	008b      	lsls	r3, r1, #2
 8005adc:	4641      	mov	r1, r8
 8005ade:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ae2:	4641      	mov	r1, r8
 8005ae4:	008a      	lsls	r2, r1, #2
 8005ae6:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 8005aea:	f7fb f8b5 	bl	8000c58 <__aeabi_uldivmod>
 8005aee:	4602      	mov	r2, r0
 8005af0:	460b      	mov	r3, r1
 8005af2:	4b3b      	ldr	r3, [pc, #236]	; (8005be0 <LL_USART_SetBaudRate+0x454>)
 8005af4:	fba3 1302 	umull	r1, r3, r3, r2
 8005af8:	095b      	lsrs	r3, r3, #5
 8005afa:	2164      	movs	r1, #100	; 0x64
 8005afc:	fb01 f303 	mul.w	r3, r1, r3
 8005b00:	1ad3      	subs	r3, r2, r3
 8005b02:	011b      	lsls	r3, r3, #4
 8005b04:	3332      	adds	r3, #50	; 0x32
 8005b06:	4a36      	ldr	r2, [pc, #216]	; (8005be0 <LL_USART_SetBaudRate+0x454>)
 8005b08:	fba2 2303 	umull	r2, r3, r2, r3
 8005b0c:	095b      	lsrs	r3, r3, #5
 8005b0e:	b29b      	uxth	r3, r3
 8005b10:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005b14:	b29b      	uxth	r3, r3
 8005b16:	4423      	add	r3, r4
 8005b18:	b29c      	uxth	r4, r3
 8005b1a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005b1e:	2200      	movs	r2, #0
 8005b20:	67bb      	str	r3, [r7, #120]	; 0x78
 8005b22:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005b24:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005b28:	4642      	mov	r2, r8
 8005b2a:	464b      	mov	r3, r9
 8005b2c:	1891      	adds	r1, r2, r2
 8005b2e:	60b9      	str	r1, [r7, #8]
 8005b30:	415b      	adcs	r3, r3
 8005b32:	60fb      	str	r3, [r7, #12]
 8005b34:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005b38:	4641      	mov	r1, r8
 8005b3a:	1851      	adds	r1, r2, r1
 8005b3c:	6039      	str	r1, [r7, #0]
 8005b3e:	4649      	mov	r1, r9
 8005b40:	414b      	adcs	r3, r1
 8005b42:	607b      	str	r3, [r7, #4]
 8005b44:	f04f 0200 	mov.w	r2, #0
 8005b48:	f04f 0300 	mov.w	r3, #0
 8005b4c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005b50:	4659      	mov	r1, fp
 8005b52:	00cb      	lsls	r3, r1, #3
 8005b54:	4651      	mov	r1, sl
 8005b56:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005b5a:	4651      	mov	r1, sl
 8005b5c:	00ca      	lsls	r2, r1, #3
 8005b5e:	4610      	mov	r0, r2
 8005b60:	4619      	mov	r1, r3
 8005b62:	4603      	mov	r3, r0
 8005b64:	4642      	mov	r2, r8
 8005b66:	189b      	adds	r3, r3, r2
 8005b68:	673b      	str	r3, [r7, #112]	; 0x70
 8005b6a:	464b      	mov	r3, r9
 8005b6c:	460a      	mov	r2, r1
 8005b6e:	eb42 0303 	adc.w	r3, r2, r3
 8005b72:	677b      	str	r3, [r7, #116]	; 0x74
 8005b74:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8005b78:	2200      	movs	r2, #0
 8005b7a:	66bb      	str	r3, [r7, #104]	; 0x68
 8005b7c:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005b7e:	f04f 0200 	mov.w	r2, #0
 8005b82:	f04f 0300 	mov.w	r3, #0
 8005b86:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	; 0x68
 8005b8a:	4649      	mov	r1, r9
 8005b8c:	008b      	lsls	r3, r1, #2
 8005b8e:	4641      	mov	r1, r8
 8005b90:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005b94:	4641      	mov	r1, r8
 8005b96:	008a      	lsls	r2, r1, #2
 8005b98:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8005b9c:	f7fb f85c 	bl	8000c58 <__aeabi_uldivmod>
 8005ba0:	4602      	mov	r2, r0
 8005ba2:	460b      	mov	r3, r1
 8005ba4:	4b0e      	ldr	r3, [pc, #56]	; (8005be0 <LL_USART_SetBaudRate+0x454>)
 8005ba6:	fba3 1302 	umull	r1, r3, r3, r2
 8005baa:	095b      	lsrs	r3, r3, #5
 8005bac:	2164      	movs	r1, #100	; 0x64
 8005bae:	fb01 f303 	mul.w	r3, r1, r3
 8005bb2:	1ad3      	subs	r3, r2, r3
 8005bb4:	011b      	lsls	r3, r3, #4
 8005bb6:	3332      	adds	r3, #50	; 0x32
 8005bb8:	4a09      	ldr	r2, [pc, #36]	; (8005be0 <LL_USART_SetBaudRate+0x454>)
 8005bba:	fba2 2303 	umull	r2, r3, r2, r3
 8005bbe:	095b      	lsrs	r3, r3, #5
 8005bc0:	b29b      	uxth	r3, r3
 8005bc2:	f003 030f 	and.w	r3, r3, #15
 8005bc6:	b29b      	uxth	r3, r3
 8005bc8:	4423      	add	r3, r4
 8005bca:	b29b      	uxth	r3, r3
 8005bcc:	461a      	mov	r2, r3
 8005bce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005bd2:	609a      	str	r2, [r3, #8]
}
 8005bd4:	bf00      	nop
 8005bd6:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005be0:	51eb851f 	.word	0x51eb851f

08005be4 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8005be4:	b580      	push	{r7, lr}
 8005be6:	b088      	sub	sp, #32
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
 8005bec:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8005bee:	2301      	movs	r3, #1
 8005bf0:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8005bf6:	6878      	ldr	r0, [r7, #4]
 8005bf8:	f7ff fd8e 	bl	8005718 <LL_USART_IsEnabled>
 8005bfc:	4603      	mov	r3, r0
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d149      	bne.n	8005c96 <LL_USART_Init+0xb2>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	68db      	ldr	r3, [r3, #12]
 8005c06:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8005c0a:	f023 030c 	bic.w	r3, r3, #12
 8005c0e:	683a      	ldr	r2, [r7, #0]
 8005c10:	6851      	ldr	r1, [r2, #4]
 8005c12:	683a      	ldr	r2, [r7, #0]
 8005c14:	68d2      	ldr	r2, [r2, #12]
 8005c16:	4311      	orrs	r1, r2
 8005c18:	683a      	ldr	r2, [r7, #0]
 8005c1a:	6912      	ldr	r2, [r2, #16]
 8005c1c:	4311      	orrs	r1, r2
 8005c1e:	683a      	ldr	r2, [r7, #0]
 8005c20:	6992      	ldr	r2, [r2, #24]
 8005c22:	430a      	orrs	r2, r1
 8005c24:	431a      	orrs	r2, r3
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	689b      	ldr	r3, [r3, #8]
 8005c2e:	4619      	mov	r1, r3
 8005c30:	6878      	ldr	r0, [r7, #4]
 8005c32:	f7ff fd85 	bl	8005740 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	695b      	ldr	r3, [r3, #20]
 8005c3a:	4619      	mov	r1, r3
 8005c3c:	6878      	ldr	r0, [r7, #4]
 8005c3e:	f7ff fd92 	bl	8005766 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8005c42:	f107 0308 	add.w	r3, r7, #8
 8005c46:	4618      	mov	r0, r3
 8005c48:	f7ff fc9c 	bl	8005584 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	4a14      	ldr	r2, [pc, #80]	; (8005ca0 <LL_USART_Init+0xbc>)
 8005c50:	4293      	cmp	r3, r2
 8005c52:	d102      	bne.n	8005c5a <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8005c54:	697b      	ldr	r3, [r7, #20]
 8005c56:	61bb      	str	r3, [r7, #24]
 8005c58:	e00c      	b.n	8005c74 <LL_USART_Init+0x90>
    }
    else if (USARTx == USART2)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	4a11      	ldr	r2, [pc, #68]	; (8005ca4 <LL_USART_Init+0xc0>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d102      	bne.n	8005c68 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8005c62:	693b      	ldr	r3, [r7, #16]
 8005c64:	61bb      	str	r3, [r7, #24]
 8005c66:	e005      	b.n	8005c74 <LL_USART_Init+0x90>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	4a0f      	ldr	r2, [pc, #60]	; (8005ca8 <LL_USART_Init+0xc4>)
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d101      	bne.n	8005c74 <LL_USART_Init+0x90>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8005c70:	697b      	ldr	r3, [r7, #20]
 8005c72:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8005c74:	69bb      	ldr	r3, [r7, #24]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d00d      	beq.n	8005c96 <LL_USART_Init+0xb2>
        && (USART_InitStruct->BaudRate != 0U))
 8005c7a:	683b      	ldr	r3, [r7, #0]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d009      	beq.n	8005c96 <LL_USART_Init+0xb2>
    {
      status = SUCCESS;
 8005c82:	2300      	movs	r3, #0
 8005c84:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	699a      	ldr	r2, [r3, #24]
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	69b9      	ldr	r1, [r7, #24]
 8005c90:	6878      	ldr	r0, [r7, #4]
 8005c92:	f7ff fd7b 	bl	800578c <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8005c96:	7ffb      	ldrb	r3, [r7, #31]
}
 8005c98:	4618      	mov	r0, r3
 8005c9a:	3720      	adds	r7, #32
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	bd80      	pop	{r7, pc}
 8005ca0:	40011000 	.word	0x40011000
 8005ca4:	40004400 	.word	0x40004400
 8005ca8:	40011400 	.word	0x40011400

08005cac <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8005cac:	b480      	push	{r7}
 8005cae:	b083      	sub	sp, #12
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8005cb4:	4a04      	ldr	r2, [pc, #16]	; (8005cc8 <LL_SetSystemCoreClock+0x1c>)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6013      	str	r3, [r2, #0]
}
 8005cba:	bf00      	nop
 8005cbc:	370c      	adds	r7, #12
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc4:	4770      	bx	lr
 8005cc6:	bf00      	nop
 8005cc8:	20000400 	.word	0x20000400

08005ccc <__NVIC_SetPriority>:
{
 8005ccc:	b480      	push	{r7}
 8005cce:	b083      	sub	sp, #12
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	4603      	mov	r3, r0
 8005cd4:	6039      	str	r1, [r7, #0]
 8005cd6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005cd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	db0a      	blt.n	8005cf6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ce0:	683b      	ldr	r3, [r7, #0]
 8005ce2:	b2da      	uxtb	r2, r3
 8005ce4:	490c      	ldr	r1, [pc, #48]	; (8005d18 <__NVIC_SetPriority+0x4c>)
 8005ce6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cea:	0112      	lsls	r2, r2, #4
 8005cec:	b2d2      	uxtb	r2, r2
 8005cee:	440b      	add	r3, r1
 8005cf0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005cf4:	e00a      	b.n	8005d0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	b2da      	uxtb	r2, r3
 8005cfa:	4908      	ldr	r1, [pc, #32]	; (8005d1c <__NVIC_SetPriority+0x50>)
 8005cfc:	79fb      	ldrb	r3, [r7, #7]
 8005cfe:	f003 030f 	and.w	r3, r3, #15
 8005d02:	3b04      	subs	r3, #4
 8005d04:	0112      	lsls	r2, r2, #4
 8005d06:	b2d2      	uxtb	r2, r2
 8005d08:	440b      	add	r3, r1
 8005d0a:	761a      	strb	r2, [r3, #24]
}
 8005d0c:	bf00      	nop
 8005d0e:	370c      	adds	r7, #12
 8005d10:	46bd      	mov	sp, r7
 8005d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d16:	4770      	bx	lr
 8005d18:	e000e100 	.word	0xe000e100
 8005d1c:	e000ed00 	.word	0xe000ed00

08005d20 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005d20:	b580      	push	{r7, lr}
 8005d22:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005d24:	2100      	movs	r1, #0
 8005d26:	f06f 0004 	mvn.w	r0, #4
 8005d2a:	f7ff ffcf 	bl	8005ccc <__NVIC_SetPriority>
#endif
}
 8005d2e:	bf00      	nop
 8005d30:	bd80      	pop	{r7, pc}
	...

08005d34 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005d34:	b480      	push	{r7}
 8005d36:	b083      	sub	sp, #12
 8005d38:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005d3a:	f3ef 8305 	mrs	r3, IPSR
 8005d3e:	603b      	str	r3, [r7, #0]
  return(result);
 8005d40:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d003      	beq.n	8005d4e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8005d46:	f06f 0305 	mvn.w	r3, #5
 8005d4a:	607b      	str	r3, [r7, #4]
 8005d4c:	e00c      	b.n	8005d68 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005d4e:	4b0a      	ldr	r3, [pc, #40]	; (8005d78 <osKernelInitialize+0x44>)
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d105      	bne.n	8005d62 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005d56:	4b08      	ldr	r3, [pc, #32]	; (8005d78 <osKernelInitialize+0x44>)
 8005d58:	2201      	movs	r2, #1
 8005d5a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	607b      	str	r3, [r7, #4]
 8005d60:	e002      	b.n	8005d68 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005d62:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005d66:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005d68:	687b      	ldr	r3, [r7, #4]
}
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	370c      	adds	r7, #12
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d74:	4770      	bx	lr
 8005d76:	bf00      	nop
 8005d78:	2000077c 	.word	0x2000077c

08005d7c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	b082      	sub	sp, #8
 8005d80:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005d82:	f3ef 8305 	mrs	r3, IPSR
 8005d86:	603b      	str	r3, [r7, #0]
  return(result);
 8005d88:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d003      	beq.n	8005d96 <osKernelStart+0x1a>
    stat = osErrorISR;
 8005d8e:	f06f 0305 	mvn.w	r3, #5
 8005d92:	607b      	str	r3, [r7, #4]
 8005d94:	e010      	b.n	8005db8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005d96:	4b0b      	ldr	r3, [pc, #44]	; (8005dc4 <osKernelStart+0x48>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	2b01      	cmp	r3, #1
 8005d9c:	d109      	bne.n	8005db2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005d9e:	f7ff ffbf 	bl	8005d20 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005da2:	4b08      	ldr	r3, [pc, #32]	; (8005dc4 <osKernelStart+0x48>)
 8005da4:	2202      	movs	r2, #2
 8005da6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005da8:	f001 fcbc 	bl	8007724 <vTaskStartScheduler>
      stat = osOK;
 8005dac:	2300      	movs	r3, #0
 8005dae:	607b      	str	r3, [r7, #4]
 8005db0:	e002      	b.n	8005db8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005db2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005db6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005db8:	687b      	ldr	r3, [r7, #4]
}
 8005dba:	4618      	mov	r0, r3
 8005dbc:	3708      	adds	r7, #8
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	bd80      	pop	{r7, pc}
 8005dc2:	bf00      	nop
 8005dc4:	2000077c 	.word	0x2000077c

08005dc8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b08e      	sub	sp, #56	; 0x38
 8005dcc:	af04      	add	r7, sp, #16
 8005dce:	60f8      	str	r0, [r7, #12]
 8005dd0:	60b9      	str	r1, [r7, #8]
 8005dd2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005dd8:	f3ef 8305 	mrs	r3, IPSR
 8005ddc:	617b      	str	r3, [r7, #20]
  return(result);
 8005dde:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d17e      	bne.n	8005ee2 <osThreadNew+0x11a>
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d07b      	beq.n	8005ee2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005dea:	2380      	movs	r3, #128	; 0x80
 8005dec:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005dee:	2318      	movs	r3, #24
 8005df0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005df2:	2300      	movs	r3, #0
 8005df4:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8005df6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005dfa:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d045      	beq.n	8005e8e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d002      	beq.n	8005e10 <osThreadNew+0x48>
        name = attr->name;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	699b      	ldr	r3, [r3, #24]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d002      	beq.n	8005e1e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	699b      	ldr	r3, [r3, #24]
 8005e1c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005e1e:	69fb      	ldr	r3, [r7, #28]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d008      	beq.n	8005e36 <osThreadNew+0x6e>
 8005e24:	69fb      	ldr	r3, [r7, #28]
 8005e26:	2b38      	cmp	r3, #56	; 0x38
 8005e28:	d805      	bhi.n	8005e36 <osThreadNew+0x6e>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	685b      	ldr	r3, [r3, #4]
 8005e2e:	f003 0301 	and.w	r3, r3, #1
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d001      	beq.n	8005e3a <osThreadNew+0x72>
        return (NULL);
 8005e36:	2300      	movs	r3, #0
 8005e38:	e054      	b.n	8005ee4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	695b      	ldr	r3, [r3, #20]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d003      	beq.n	8005e4a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	695b      	ldr	r3, [r3, #20]
 8005e46:	089b      	lsrs	r3, r3, #2
 8005e48:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	689b      	ldr	r3, [r3, #8]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d00e      	beq.n	8005e70 <osThreadNew+0xa8>
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	68db      	ldr	r3, [r3, #12]
 8005e56:	2bbb      	cmp	r3, #187	; 0xbb
 8005e58:	d90a      	bls.n	8005e70 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d006      	beq.n	8005e70 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	695b      	ldr	r3, [r3, #20]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d002      	beq.n	8005e70 <osThreadNew+0xa8>
        mem = 1;
 8005e6a:	2301      	movs	r3, #1
 8005e6c:	61bb      	str	r3, [r7, #24]
 8005e6e:	e010      	b.n	8005e92 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	689b      	ldr	r3, [r3, #8]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d10c      	bne.n	8005e92 <osThreadNew+0xca>
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	68db      	ldr	r3, [r3, #12]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d108      	bne.n	8005e92 <osThreadNew+0xca>
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	691b      	ldr	r3, [r3, #16]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d104      	bne.n	8005e92 <osThreadNew+0xca>
          mem = 0;
 8005e88:	2300      	movs	r3, #0
 8005e8a:	61bb      	str	r3, [r7, #24]
 8005e8c:	e001      	b.n	8005e92 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005e8e:	2300      	movs	r3, #0
 8005e90:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005e92:	69bb      	ldr	r3, [r7, #24]
 8005e94:	2b01      	cmp	r3, #1
 8005e96:	d110      	bne.n	8005eba <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005e9c:	687a      	ldr	r2, [r7, #4]
 8005e9e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005ea0:	9202      	str	r2, [sp, #8]
 8005ea2:	9301      	str	r3, [sp, #4]
 8005ea4:	69fb      	ldr	r3, [r7, #28]
 8005ea6:	9300      	str	r3, [sp, #0]
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	6a3a      	ldr	r2, [r7, #32]
 8005eac:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005eae:	68f8      	ldr	r0, [r7, #12]
 8005eb0:	f001 fa4c 	bl	800734c <xTaskCreateStatic>
 8005eb4:	4603      	mov	r3, r0
 8005eb6:	613b      	str	r3, [r7, #16]
 8005eb8:	e013      	b.n	8005ee2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005eba:	69bb      	ldr	r3, [r7, #24]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d110      	bne.n	8005ee2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005ec0:	6a3b      	ldr	r3, [r7, #32]
 8005ec2:	b29a      	uxth	r2, r3
 8005ec4:	f107 0310 	add.w	r3, r7, #16
 8005ec8:	9301      	str	r3, [sp, #4]
 8005eca:	69fb      	ldr	r3, [r7, #28]
 8005ecc:	9300      	str	r3, [sp, #0]
 8005ece:	68bb      	ldr	r3, [r7, #8]
 8005ed0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005ed2:	68f8      	ldr	r0, [r7, #12]
 8005ed4:	f001 fa97 	bl	8007406 <xTaskCreate>
 8005ed8:	4603      	mov	r3, r0
 8005eda:	2b01      	cmp	r3, #1
 8005edc:	d001      	beq.n	8005ee2 <osThreadNew+0x11a>
            hTask = NULL;
 8005ede:	2300      	movs	r3, #0
 8005ee0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005ee2:	693b      	ldr	r3, [r7, #16]
}
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	3728      	adds	r7, #40	; 0x28
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	bd80      	pop	{r7, pc}

08005eec <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005eec:	b580      	push	{r7, lr}
 8005eee:	b084      	sub	sp, #16
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005ef4:	f3ef 8305 	mrs	r3, IPSR
 8005ef8:	60bb      	str	r3, [r7, #8]
  return(result);
 8005efa:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d003      	beq.n	8005f08 <osDelay+0x1c>
    stat = osErrorISR;
 8005f00:	f06f 0305 	mvn.w	r3, #5
 8005f04:	60fb      	str	r3, [r7, #12]
 8005f06:	e007      	b.n	8005f18 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8005f08:	2300      	movs	r3, #0
 8005f0a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d002      	beq.n	8005f18 <osDelay+0x2c>
      vTaskDelay(ticks);
 8005f12:	6878      	ldr	r0, [r7, #4]
 8005f14:	f001 fbd2 	bl	80076bc <vTaskDelay>
    }
  }

  return (stat);
 8005f18:	68fb      	ldr	r3, [r7, #12]
}
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	3710      	adds	r7, #16
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	bd80      	pop	{r7, pc}

08005f22 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8005f22:	b580      	push	{r7, lr}
 8005f24:	b08a      	sub	sp, #40	; 0x28
 8005f26:	af02      	add	r7, sp, #8
 8005f28:	60f8      	str	r0, [r7, #12]
 8005f2a:	60b9      	str	r1, [r7, #8]
 8005f2c:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8005f2e:	2300      	movs	r3, #0
 8005f30:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005f32:	f3ef 8305 	mrs	r3, IPSR
 8005f36:	613b      	str	r3, [r7, #16]
  return(result);
 8005f38:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d175      	bne.n	800602a <osSemaphoreNew+0x108>
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d072      	beq.n	800602a <osSemaphoreNew+0x108>
 8005f44:	68ba      	ldr	r2, [r7, #8]
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	429a      	cmp	r2, r3
 8005f4a:	d86e      	bhi.n	800602a <osSemaphoreNew+0x108>
    mem = -1;
 8005f4c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005f50:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d015      	beq.n	8005f84 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	689b      	ldr	r3, [r3, #8]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d006      	beq.n	8005f6e <osSemaphoreNew+0x4c>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	68db      	ldr	r3, [r3, #12]
 8005f64:	2b4f      	cmp	r3, #79	; 0x4f
 8005f66:	d902      	bls.n	8005f6e <osSemaphoreNew+0x4c>
        mem = 1;
 8005f68:	2301      	movs	r3, #1
 8005f6a:	61bb      	str	r3, [r7, #24]
 8005f6c:	e00c      	b.n	8005f88 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	689b      	ldr	r3, [r3, #8]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d108      	bne.n	8005f88 <osSemaphoreNew+0x66>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	68db      	ldr	r3, [r3, #12]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d104      	bne.n	8005f88 <osSemaphoreNew+0x66>
          mem = 0;
 8005f7e:	2300      	movs	r3, #0
 8005f80:	61bb      	str	r3, [r7, #24]
 8005f82:	e001      	b.n	8005f88 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8005f84:	2300      	movs	r3, #0
 8005f86:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8005f88:	69bb      	ldr	r3, [r7, #24]
 8005f8a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005f8e:	d04c      	beq.n	800602a <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	2b01      	cmp	r3, #1
 8005f94:	d128      	bne.n	8005fe8 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8005f96:	69bb      	ldr	r3, [r7, #24]
 8005f98:	2b01      	cmp	r3, #1
 8005f9a:	d10a      	bne.n	8005fb2 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	689b      	ldr	r3, [r3, #8]
 8005fa0:	2203      	movs	r2, #3
 8005fa2:	9200      	str	r2, [sp, #0]
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	2100      	movs	r1, #0
 8005fa8:	2001      	movs	r0, #1
 8005faa:	f000 fa29 	bl	8006400 <xQueueGenericCreateStatic>
 8005fae:	61f8      	str	r0, [r7, #28]
 8005fb0:	e005      	b.n	8005fbe <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8005fb2:	2203      	movs	r2, #3
 8005fb4:	2100      	movs	r1, #0
 8005fb6:	2001      	movs	r0, #1
 8005fb8:	f000 fa9a 	bl	80064f0 <xQueueGenericCreate>
 8005fbc:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8005fbe:	69fb      	ldr	r3, [r7, #28]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d022      	beq.n	800600a <osSemaphoreNew+0xe8>
 8005fc4:	68bb      	ldr	r3, [r7, #8]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d01f      	beq.n	800600a <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8005fca:	2300      	movs	r3, #0
 8005fcc:	2200      	movs	r2, #0
 8005fce:	2100      	movs	r1, #0
 8005fd0:	69f8      	ldr	r0, [r7, #28]
 8005fd2:	f000 fb55 	bl	8006680 <xQueueGenericSend>
 8005fd6:	4603      	mov	r3, r0
 8005fd8:	2b01      	cmp	r3, #1
 8005fda:	d016      	beq.n	800600a <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8005fdc:	69f8      	ldr	r0, [r7, #28]
 8005fde:	f000 ffe1 	bl	8006fa4 <vQueueDelete>
            hSemaphore = NULL;
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	61fb      	str	r3, [r7, #28]
 8005fe6:	e010      	b.n	800600a <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8005fe8:	69bb      	ldr	r3, [r7, #24]
 8005fea:	2b01      	cmp	r3, #1
 8005fec:	d108      	bne.n	8006000 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	689b      	ldr	r3, [r3, #8]
 8005ff2:	461a      	mov	r2, r3
 8005ff4:	68b9      	ldr	r1, [r7, #8]
 8005ff6:	68f8      	ldr	r0, [r7, #12]
 8005ff8:	f000 fad7 	bl	80065aa <xQueueCreateCountingSemaphoreStatic>
 8005ffc:	61f8      	str	r0, [r7, #28]
 8005ffe:	e004      	b.n	800600a <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8006000:	68b9      	ldr	r1, [r7, #8]
 8006002:	68f8      	ldr	r0, [r7, #12]
 8006004:	f000 fb08 	bl	8006618 <xQueueCreateCountingSemaphore>
 8006008:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800600a:	69fb      	ldr	r3, [r7, #28]
 800600c:	2b00      	cmp	r3, #0
 800600e:	d00c      	beq.n	800602a <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2b00      	cmp	r3, #0
 8006014:	d003      	beq.n	800601e <osSemaphoreNew+0xfc>
          name = attr->name;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	617b      	str	r3, [r7, #20]
 800601c:	e001      	b.n	8006022 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800601e:	2300      	movs	r3, #0
 8006020:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8006022:	6979      	ldr	r1, [r7, #20]
 8006024:	69f8      	ldr	r0, [r7, #28]
 8006026:	f001 f909 	bl	800723c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800602a:	69fb      	ldr	r3, [r7, #28]
}
 800602c:	4618      	mov	r0, r3
 800602e:	3720      	adds	r7, #32
 8006030:	46bd      	mov	sp, r7
 8006032:	bd80      	pop	{r7, pc}

08006034 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8006034:	b580      	push	{r7, lr}
 8006036:	b086      	sub	sp, #24
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
 800603c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8006042:	2300      	movs	r3, #0
 8006044:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8006046:	693b      	ldr	r3, [r7, #16]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d103      	bne.n	8006054 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800604c:	f06f 0303 	mvn.w	r3, #3
 8006050:	617b      	str	r3, [r7, #20]
 8006052:	e039      	b.n	80060c8 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006054:	f3ef 8305 	mrs	r3, IPSR
 8006058:	60fb      	str	r3, [r7, #12]
  return(result);
 800605a:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800605c:	2b00      	cmp	r3, #0
 800605e:	d022      	beq.n	80060a6 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	2b00      	cmp	r3, #0
 8006064:	d003      	beq.n	800606e <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8006066:	f06f 0303 	mvn.w	r3, #3
 800606a:	617b      	str	r3, [r7, #20]
 800606c:	e02c      	b.n	80060c8 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800606e:	2300      	movs	r3, #0
 8006070:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8006072:	f107 0308 	add.w	r3, r7, #8
 8006076:	461a      	mov	r2, r3
 8006078:	2100      	movs	r1, #0
 800607a:	6938      	ldr	r0, [r7, #16]
 800607c:	f000 ff12 	bl	8006ea4 <xQueueReceiveFromISR>
 8006080:	4603      	mov	r3, r0
 8006082:	2b01      	cmp	r3, #1
 8006084:	d003      	beq.n	800608e <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8006086:	f06f 0302 	mvn.w	r3, #2
 800608a:	617b      	str	r3, [r7, #20]
 800608c:	e01c      	b.n	80060c8 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800608e:	68bb      	ldr	r3, [r7, #8]
 8006090:	2b00      	cmp	r3, #0
 8006092:	d019      	beq.n	80060c8 <osSemaphoreAcquire+0x94>
 8006094:	4b0f      	ldr	r3, [pc, #60]	; (80060d4 <osSemaphoreAcquire+0xa0>)
 8006096:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800609a:	601a      	str	r2, [r3, #0]
 800609c:	f3bf 8f4f 	dsb	sy
 80060a0:	f3bf 8f6f 	isb	sy
 80060a4:	e010      	b.n	80060c8 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80060a6:	6839      	ldr	r1, [r7, #0]
 80060a8:	6938      	ldr	r0, [r7, #16]
 80060aa:	f000 fdef 	bl	8006c8c <xQueueSemaphoreTake>
 80060ae:	4603      	mov	r3, r0
 80060b0:	2b01      	cmp	r3, #1
 80060b2:	d009      	beq.n	80060c8 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d003      	beq.n	80060c2 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 80060ba:	f06f 0301 	mvn.w	r3, #1
 80060be:	617b      	str	r3, [r7, #20]
 80060c0:	e002      	b.n	80060c8 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 80060c2:	f06f 0302 	mvn.w	r3, #2
 80060c6:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80060c8:	697b      	ldr	r3, [r7, #20]
}
 80060ca:	4618      	mov	r0, r3
 80060cc:	3718      	adds	r7, #24
 80060ce:	46bd      	mov	sp, r7
 80060d0:	bd80      	pop	{r7, pc}
 80060d2:	bf00      	nop
 80060d4:	e000ed04 	.word	0xe000ed04

080060d8 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80060d8:	b580      	push	{r7, lr}
 80060da:	b086      	sub	sp, #24
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80060e4:	2300      	movs	r3, #0
 80060e6:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80060e8:	693b      	ldr	r3, [r7, #16]
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d103      	bne.n	80060f6 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80060ee:	f06f 0303 	mvn.w	r3, #3
 80060f2:	617b      	str	r3, [r7, #20]
 80060f4:	e02c      	b.n	8006150 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80060f6:	f3ef 8305 	mrs	r3, IPSR
 80060fa:	60fb      	str	r3, [r7, #12]
  return(result);
 80060fc:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d01a      	beq.n	8006138 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8006102:	2300      	movs	r3, #0
 8006104:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8006106:	f107 0308 	add.w	r3, r7, #8
 800610a:	4619      	mov	r1, r3
 800610c:	6938      	ldr	r0, [r7, #16]
 800610e:	f000 fc50 	bl	80069b2 <xQueueGiveFromISR>
 8006112:	4603      	mov	r3, r0
 8006114:	2b01      	cmp	r3, #1
 8006116:	d003      	beq.n	8006120 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8006118:	f06f 0302 	mvn.w	r3, #2
 800611c:	617b      	str	r3, [r7, #20]
 800611e:	e017      	b.n	8006150 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8006120:	68bb      	ldr	r3, [r7, #8]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d014      	beq.n	8006150 <osSemaphoreRelease+0x78>
 8006126:	4b0d      	ldr	r3, [pc, #52]	; (800615c <osSemaphoreRelease+0x84>)
 8006128:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800612c:	601a      	str	r2, [r3, #0]
 800612e:	f3bf 8f4f 	dsb	sy
 8006132:	f3bf 8f6f 	isb	sy
 8006136:	e00b      	b.n	8006150 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8006138:	2300      	movs	r3, #0
 800613a:	2200      	movs	r2, #0
 800613c:	2100      	movs	r1, #0
 800613e:	6938      	ldr	r0, [r7, #16]
 8006140:	f000 fa9e 	bl	8006680 <xQueueGenericSend>
 8006144:	4603      	mov	r3, r0
 8006146:	2b01      	cmp	r3, #1
 8006148:	d002      	beq.n	8006150 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800614a:	f06f 0302 	mvn.w	r3, #2
 800614e:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8006150:	697b      	ldr	r3, [r7, #20]
}
 8006152:	4618      	mov	r0, r3
 8006154:	3718      	adds	r7, #24
 8006156:	46bd      	mov	sp, r7
 8006158:	bd80      	pop	{r7, pc}
 800615a:	bf00      	nop
 800615c:	e000ed04 	.word	0xe000ed04

08006160 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006160:	b480      	push	{r7}
 8006162:	b085      	sub	sp, #20
 8006164:	af00      	add	r7, sp, #0
 8006166:	60f8      	str	r0, [r7, #12]
 8006168:	60b9      	str	r1, [r7, #8]
 800616a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	4a07      	ldr	r2, [pc, #28]	; (800618c <vApplicationGetIdleTaskMemory+0x2c>)
 8006170:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006172:	68bb      	ldr	r3, [r7, #8]
 8006174:	4a06      	ldr	r2, [pc, #24]	; (8006190 <vApplicationGetIdleTaskMemory+0x30>)
 8006176:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2280      	movs	r2, #128	; 0x80
 800617c:	601a      	str	r2, [r3, #0]
}
 800617e:	bf00      	nop
 8006180:	3714      	adds	r7, #20
 8006182:	46bd      	mov	sp, r7
 8006184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006188:	4770      	bx	lr
 800618a:	bf00      	nop
 800618c:	20000780 	.word	0x20000780
 8006190:	2000083c 	.word	0x2000083c

08006194 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006194:	b480      	push	{r7}
 8006196:	b085      	sub	sp, #20
 8006198:	af00      	add	r7, sp, #0
 800619a:	60f8      	str	r0, [r7, #12]
 800619c:	60b9      	str	r1, [r7, #8]
 800619e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	4a07      	ldr	r2, [pc, #28]	; (80061c0 <vApplicationGetTimerTaskMemory+0x2c>)
 80061a4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80061a6:	68bb      	ldr	r3, [r7, #8]
 80061a8:	4a06      	ldr	r2, [pc, #24]	; (80061c4 <vApplicationGetTimerTaskMemory+0x30>)
 80061aa:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	f44f 7280 	mov.w	r2, #256	; 0x100
 80061b2:	601a      	str	r2, [r3, #0]
}
 80061b4:	bf00      	nop
 80061b6:	3714      	adds	r7, #20
 80061b8:	46bd      	mov	sp, r7
 80061ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061be:	4770      	bx	lr
 80061c0:	20000a3c 	.word	0x20000a3c
 80061c4:	20000af8 	.word	0x20000af8

080061c8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80061c8:	b480      	push	{r7}
 80061ca:	b083      	sub	sp, #12
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	f103 0208 	add.w	r2, r3, #8
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80061e0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	f103 0208 	add.w	r2, r3, #8
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	f103 0208 	add.w	r2, r3, #8
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2200      	movs	r2, #0
 80061fa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80061fc:	bf00      	nop
 80061fe:	370c      	adds	r7, #12
 8006200:	46bd      	mov	sp, r7
 8006202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006206:	4770      	bx	lr

08006208 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006208:	b480      	push	{r7}
 800620a:	b083      	sub	sp, #12
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2200      	movs	r2, #0
 8006214:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006216:	bf00      	nop
 8006218:	370c      	adds	r7, #12
 800621a:	46bd      	mov	sp, r7
 800621c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006220:	4770      	bx	lr

08006222 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006222:	b480      	push	{r7}
 8006224:	b085      	sub	sp, #20
 8006226:	af00      	add	r7, sp, #0
 8006228:	6078      	str	r0, [r7, #4]
 800622a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	685b      	ldr	r3, [r3, #4]
 8006230:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	68fa      	ldr	r2, [r7, #12]
 8006236:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	689a      	ldr	r2, [r3, #8]
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	689b      	ldr	r3, [r3, #8]
 8006244:	683a      	ldr	r2, [r7, #0]
 8006246:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	683a      	ldr	r2, [r7, #0]
 800624c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	687a      	ldr	r2, [r7, #4]
 8006252:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	1c5a      	adds	r2, r3, #1
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	601a      	str	r2, [r3, #0]
}
 800625e:	bf00      	nop
 8006260:	3714      	adds	r7, #20
 8006262:	46bd      	mov	sp, r7
 8006264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006268:	4770      	bx	lr

0800626a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800626a:	b480      	push	{r7}
 800626c:	b085      	sub	sp, #20
 800626e:	af00      	add	r7, sp, #0
 8006270:	6078      	str	r0, [r7, #4]
 8006272:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800627a:	68bb      	ldr	r3, [r7, #8]
 800627c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006280:	d103      	bne.n	800628a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	691b      	ldr	r3, [r3, #16]
 8006286:	60fb      	str	r3, [r7, #12]
 8006288:	e00c      	b.n	80062a4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	3308      	adds	r3, #8
 800628e:	60fb      	str	r3, [r7, #12]
 8006290:	e002      	b.n	8006298 <vListInsert+0x2e>
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	685b      	ldr	r3, [r3, #4]
 8006296:	60fb      	str	r3, [r7, #12]
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	685b      	ldr	r3, [r3, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	68ba      	ldr	r2, [r7, #8]
 80062a0:	429a      	cmp	r2, r3
 80062a2:	d2f6      	bcs.n	8006292 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	685a      	ldr	r2, [r3, #4]
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	685b      	ldr	r3, [r3, #4]
 80062b0:	683a      	ldr	r2, [r7, #0]
 80062b2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	68fa      	ldr	r2, [r7, #12]
 80062b8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	683a      	ldr	r2, [r7, #0]
 80062be:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	687a      	ldr	r2, [r7, #4]
 80062c4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	1c5a      	adds	r2, r3, #1
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	601a      	str	r2, [r3, #0]
}
 80062d0:	bf00      	nop
 80062d2:	3714      	adds	r7, #20
 80062d4:	46bd      	mov	sp, r7
 80062d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062da:	4770      	bx	lr

080062dc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80062dc:	b480      	push	{r7}
 80062de:	b085      	sub	sp, #20
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	691b      	ldr	r3, [r3, #16]
 80062e8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	687a      	ldr	r2, [r7, #4]
 80062f0:	6892      	ldr	r2, [r2, #8]
 80062f2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	689b      	ldr	r3, [r3, #8]
 80062f8:	687a      	ldr	r2, [r7, #4]
 80062fa:	6852      	ldr	r2, [r2, #4]
 80062fc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	685b      	ldr	r3, [r3, #4]
 8006302:	687a      	ldr	r2, [r7, #4]
 8006304:	429a      	cmp	r2, r3
 8006306:	d103      	bne.n	8006310 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	689a      	ldr	r2, [r3, #8]
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2200      	movs	r2, #0
 8006314:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	1e5a      	subs	r2, r3, #1
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	681b      	ldr	r3, [r3, #0]
}
 8006324:	4618      	mov	r0, r3
 8006326:	3714      	adds	r7, #20
 8006328:	46bd      	mov	sp, r7
 800632a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632e:	4770      	bx	lr

08006330 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006330:	b580      	push	{r7, lr}
 8006332:	b084      	sub	sp, #16
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
 8006338:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d10a      	bne.n	800635a <xQueueGenericReset+0x2a>
	__asm volatile
 8006344:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006348:	f383 8811 	msr	BASEPRI, r3
 800634c:	f3bf 8f6f 	isb	sy
 8006350:	f3bf 8f4f 	dsb	sy
 8006354:	60bb      	str	r3, [r7, #8]
}
 8006356:	bf00      	nop
 8006358:	e7fe      	b.n	8006358 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800635a:	f002 fc9b 	bl	8008c94 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	681a      	ldr	r2, [r3, #0]
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006366:	68f9      	ldr	r1, [r7, #12]
 8006368:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800636a:	fb01 f303 	mul.w	r3, r1, r3
 800636e:	441a      	add	r2, r3
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	2200      	movs	r2, #0
 8006378:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	681a      	ldr	r2, [r3, #0]
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681a      	ldr	r2, [r3, #0]
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800638a:	3b01      	subs	r3, #1
 800638c:	68f9      	ldr	r1, [r7, #12]
 800638e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006390:	fb01 f303 	mul.w	r3, r1, r3
 8006394:	441a      	add	r2, r3
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	22ff      	movs	r2, #255	; 0xff
 800639e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	22ff      	movs	r2, #255	; 0xff
 80063a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80063aa:	683b      	ldr	r3, [r7, #0]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d114      	bne.n	80063da <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	691b      	ldr	r3, [r3, #16]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d01a      	beq.n	80063ee <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	3310      	adds	r3, #16
 80063bc:	4618      	mov	r0, r3
 80063be:	f001 fc4b 	bl	8007c58 <xTaskRemoveFromEventList>
 80063c2:	4603      	mov	r3, r0
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d012      	beq.n	80063ee <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80063c8:	4b0c      	ldr	r3, [pc, #48]	; (80063fc <xQueueGenericReset+0xcc>)
 80063ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80063ce:	601a      	str	r2, [r3, #0]
 80063d0:	f3bf 8f4f 	dsb	sy
 80063d4:	f3bf 8f6f 	isb	sy
 80063d8:	e009      	b.n	80063ee <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	3310      	adds	r3, #16
 80063de:	4618      	mov	r0, r3
 80063e0:	f7ff fef2 	bl	80061c8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	3324      	adds	r3, #36	; 0x24
 80063e8:	4618      	mov	r0, r3
 80063ea:	f7ff feed 	bl	80061c8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80063ee:	f002 fc81 	bl	8008cf4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80063f2:	2301      	movs	r3, #1
}
 80063f4:	4618      	mov	r0, r3
 80063f6:	3710      	adds	r7, #16
 80063f8:	46bd      	mov	sp, r7
 80063fa:	bd80      	pop	{r7, pc}
 80063fc:	e000ed04 	.word	0xe000ed04

08006400 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006400:	b580      	push	{r7, lr}
 8006402:	b08e      	sub	sp, #56	; 0x38
 8006404:	af02      	add	r7, sp, #8
 8006406:	60f8      	str	r0, [r7, #12]
 8006408:	60b9      	str	r1, [r7, #8]
 800640a:	607a      	str	r2, [r7, #4]
 800640c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	2b00      	cmp	r3, #0
 8006412:	d10a      	bne.n	800642a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8006414:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006418:	f383 8811 	msr	BASEPRI, r3
 800641c:	f3bf 8f6f 	isb	sy
 8006420:	f3bf 8f4f 	dsb	sy
 8006424:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006426:	bf00      	nop
 8006428:	e7fe      	b.n	8006428 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d10a      	bne.n	8006446 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8006430:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006434:	f383 8811 	msr	BASEPRI, r3
 8006438:	f3bf 8f6f 	isb	sy
 800643c:	f3bf 8f4f 	dsb	sy
 8006440:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006442:	bf00      	nop
 8006444:	e7fe      	b.n	8006444 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d002      	beq.n	8006452 <xQueueGenericCreateStatic+0x52>
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	2b00      	cmp	r3, #0
 8006450:	d001      	beq.n	8006456 <xQueueGenericCreateStatic+0x56>
 8006452:	2301      	movs	r3, #1
 8006454:	e000      	b.n	8006458 <xQueueGenericCreateStatic+0x58>
 8006456:	2300      	movs	r3, #0
 8006458:	2b00      	cmp	r3, #0
 800645a:	d10a      	bne.n	8006472 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800645c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006460:	f383 8811 	msr	BASEPRI, r3
 8006464:	f3bf 8f6f 	isb	sy
 8006468:	f3bf 8f4f 	dsb	sy
 800646c:	623b      	str	r3, [r7, #32]
}
 800646e:	bf00      	nop
 8006470:	e7fe      	b.n	8006470 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d102      	bne.n	800647e <xQueueGenericCreateStatic+0x7e>
 8006478:	68bb      	ldr	r3, [r7, #8]
 800647a:	2b00      	cmp	r3, #0
 800647c:	d101      	bne.n	8006482 <xQueueGenericCreateStatic+0x82>
 800647e:	2301      	movs	r3, #1
 8006480:	e000      	b.n	8006484 <xQueueGenericCreateStatic+0x84>
 8006482:	2300      	movs	r3, #0
 8006484:	2b00      	cmp	r3, #0
 8006486:	d10a      	bne.n	800649e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8006488:	f04f 0350 	mov.w	r3, #80	; 0x50
 800648c:	f383 8811 	msr	BASEPRI, r3
 8006490:	f3bf 8f6f 	isb	sy
 8006494:	f3bf 8f4f 	dsb	sy
 8006498:	61fb      	str	r3, [r7, #28]
}
 800649a:	bf00      	nop
 800649c:	e7fe      	b.n	800649c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800649e:	2350      	movs	r3, #80	; 0x50
 80064a0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80064a2:	697b      	ldr	r3, [r7, #20]
 80064a4:	2b50      	cmp	r3, #80	; 0x50
 80064a6:	d00a      	beq.n	80064be <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80064a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064ac:	f383 8811 	msr	BASEPRI, r3
 80064b0:	f3bf 8f6f 	isb	sy
 80064b4:	f3bf 8f4f 	dsb	sy
 80064b8:	61bb      	str	r3, [r7, #24]
}
 80064ba:	bf00      	nop
 80064bc:	e7fe      	b.n	80064bc <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80064be:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80064c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d00d      	beq.n	80064e6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80064ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064cc:	2201      	movs	r2, #1
 80064ce:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80064d2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80064d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064d8:	9300      	str	r3, [sp, #0]
 80064da:	4613      	mov	r3, r2
 80064dc:	687a      	ldr	r2, [r7, #4]
 80064de:	68b9      	ldr	r1, [r7, #8]
 80064e0:	68f8      	ldr	r0, [r7, #12]
 80064e2:	f000 f83f 	bl	8006564 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80064e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80064e8:	4618      	mov	r0, r3
 80064ea:	3730      	adds	r7, #48	; 0x30
 80064ec:	46bd      	mov	sp, r7
 80064ee:	bd80      	pop	{r7, pc}

080064f0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b08a      	sub	sp, #40	; 0x28
 80064f4:	af02      	add	r7, sp, #8
 80064f6:	60f8      	str	r0, [r7, #12]
 80064f8:	60b9      	str	r1, [r7, #8]
 80064fa:	4613      	mov	r3, r2
 80064fc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d10a      	bne.n	800651a <xQueueGenericCreate+0x2a>
	__asm volatile
 8006504:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006508:	f383 8811 	msr	BASEPRI, r3
 800650c:	f3bf 8f6f 	isb	sy
 8006510:	f3bf 8f4f 	dsb	sy
 8006514:	613b      	str	r3, [r7, #16]
}
 8006516:	bf00      	nop
 8006518:	e7fe      	b.n	8006518 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	68ba      	ldr	r2, [r7, #8]
 800651e:	fb02 f303 	mul.w	r3, r2, r3
 8006522:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006524:	69fb      	ldr	r3, [r7, #28]
 8006526:	3350      	adds	r3, #80	; 0x50
 8006528:	4618      	mov	r0, r3
 800652a:	f002 fcd5 	bl	8008ed8 <pvPortMalloc>
 800652e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006530:	69bb      	ldr	r3, [r7, #24]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d011      	beq.n	800655a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006536:	69bb      	ldr	r3, [r7, #24]
 8006538:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800653a:	697b      	ldr	r3, [r7, #20]
 800653c:	3350      	adds	r3, #80	; 0x50
 800653e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006540:	69bb      	ldr	r3, [r7, #24]
 8006542:	2200      	movs	r2, #0
 8006544:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006548:	79fa      	ldrb	r2, [r7, #7]
 800654a:	69bb      	ldr	r3, [r7, #24]
 800654c:	9300      	str	r3, [sp, #0]
 800654e:	4613      	mov	r3, r2
 8006550:	697a      	ldr	r2, [r7, #20]
 8006552:	68b9      	ldr	r1, [r7, #8]
 8006554:	68f8      	ldr	r0, [r7, #12]
 8006556:	f000 f805 	bl	8006564 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800655a:	69bb      	ldr	r3, [r7, #24]
	}
 800655c:	4618      	mov	r0, r3
 800655e:	3720      	adds	r7, #32
 8006560:	46bd      	mov	sp, r7
 8006562:	bd80      	pop	{r7, pc}

08006564 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006564:	b580      	push	{r7, lr}
 8006566:	b084      	sub	sp, #16
 8006568:	af00      	add	r7, sp, #0
 800656a:	60f8      	str	r0, [r7, #12]
 800656c:	60b9      	str	r1, [r7, #8]
 800656e:	607a      	str	r2, [r7, #4]
 8006570:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006572:	68bb      	ldr	r3, [r7, #8]
 8006574:	2b00      	cmp	r3, #0
 8006576:	d103      	bne.n	8006580 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006578:	69bb      	ldr	r3, [r7, #24]
 800657a:	69ba      	ldr	r2, [r7, #24]
 800657c:	601a      	str	r2, [r3, #0]
 800657e:	e002      	b.n	8006586 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006580:	69bb      	ldr	r3, [r7, #24]
 8006582:	687a      	ldr	r2, [r7, #4]
 8006584:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006586:	69bb      	ldr	r3, [r7, #24]
 8006588:	68fa      	ldr	r2, [r7, #12]
 800658a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800658c:	69bb      	ldr	r3, [r7, #24]
 800658e:	68ba      	ldr	r2, [r7, #8]
 8006590:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006592:	2101      	movs	r1, #1
 8006594:	69b8      	ldr	r0, [r7, #24]
 8006596:	f7ff fecb 	bl	8006330 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800659a:	69bb      	ldr	r3, [r7, #24]
 800659c:	78fa      	ldrb	r2, [r7, #3]
 800659e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80065a2:	bf00      	nop
 80065a4:	3710      	adds	r7, #16
 80065a6:	46bd      	mov	sp, r7
 80065a8:	bd80      	pop	{r7, pc}

080065aa <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 80065aa:	b580      	push	{r7, lr}
 80065ac:	b08a      	sub	sp, #40	; 0x28
 80065ae:	af02      	add	r7, sp, #8
 80065b0:	60f8      	str	r0, [r7, #12]
 80065b2:	60b9      	str	r1, [r7, #8]
 80065b4:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d10a      	bne.n	80065d2 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 80065bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065c0:	f383 8811 	msr	BASEPRI, r3
 80065c4:	f3bf 8f6f 	isb	sy
 80065c8:	f3bf 8f4f 	dsb	sy
 80065cc:	61bb      	str	r3, [r7, #24]
}
 80065ce:	bf00      	nop
 80065d0:	e7fe      	b.n	80065d0 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 80065d2:	68ba      	ldr	r2, [r7, #8]
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	429a      	cmp	r2, r3
 80065d8:	d90a      	bls.n	80065f0 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 80065da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065de:	f383 8811 	msr	BASEPRI, r3
 80065e2:	f3bf 8f6f 	isb	sy
 80065e6:	f3bf 8f4f 	dsb	sy
 80065ea:	617b      	str	r3, [r7, #20]
}
 80065ec:	bf00      	nop
 80065ee:	e7fe      	b.n	80065ee <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80065f0:	2302      	movs	r3, #2
 80065f2:	9300      	str	r3, [sp, #0]
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2200      	movs	r2, #0
 80065f8:	2100      	movs	r1, #0
 80065fa:	68f8      	ldr	r0, [r7, #12]
 80065fc:	f7ff ff00 	bl	8006400 <xQueueGenericCreateStatic>
 8006600:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8006602:	69fb      	ldr	r3, [r7, #28]
 8006604:	2b00      	cmp	r3, #0
 8006606:	d002      	beq.n	800660e <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8006608:	69fb      	ldr	r3, [r7, #28]
 800660a:	68ba      	ldr	r2, [r7, #8]
 800660c:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800660e:	69fb      	ldr	r3, [r7, #28]
	}
 8006610:	4618      	mov	r0, r3
 8006612:	3720      	adds	r7, #32
 8006614:	46bd      	mov	sp, r7
 8006616:	bd80      	pop	{r7, pc}

08006618 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8006618:	b580      	push	{r7, lr}
 800661a:	b086      	sub	sp, #24
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
 8006620:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	2b00      	cmp	r3, #0
 8006626:	d10a      	bne.n	800663e <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8006628:	f04f 0350 	mov.w	r3, #80	; 0x50
 800662c:	f383 8811 	msr	BASEPRI, r3
 8006630:	f3bf 8f6f 	isb	sy
 8006634:	f3bf 8f4f 	dsb	sy
 8006638:	613b      	str	r3, [r7, #16]
}
 800663a:	bf00      	nop
 800663c:	e7fe      	b.n	800663c <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800663e:	683a      	ldr	r2, [r7, #0]
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	429a      	cmp	r2, r3
 8006644:	d90a      	bls.n	800665c <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8006646:	f04f 0350 	mov.w	r3, #80	; 0x50
 800664a:	f383 8811 	msr	BASEPRI, r3
 800664e:	f3bf 8f6f 	isb	sy
 8006652:	f3bf 8f4f 	dsb	sy
 8006656:	60fb      	str	r3, [r7, #12]
}
 8006658:	bf00      	nop
 800665a:	e7fe      	b.n	800665a <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800665c:	2202      	movs	r2, #2
 800665e:	2100      	movs	r1, #0
 8006660:	6878      	ldr	r0, [r7, #4]
 8006662:	f7ff ff45 	bl	80064f0 <xQueueGenericCreate>
 8006666:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8006668:	697b      	ldr	r3, [r7, #20]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d002      	beq.n	8006674 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800666e:	697b      	ldr	r3, [r7, #20]
 8006670:	683a      	ldr	r2, [r7, #0]
 8006672:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8006674:	697b      	ldr	r3, [r7, #20]
	}
 8006676:	4618      	mov	r0, r3
 8006678:	3718      	adds	r7, #24
 800667a:	46bd      	mov	sp, r7
 800667c:	bd80      	pop	{r7, pc}
	...

08006680 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006680:	b580      	push	{r7, lr}
 8006682:	b08e      	sub	sp, #56	; 0x38
 8006684:	af00      	add	r7, sp, #0
 8006686:	60f8      	str	r0, [r7, #12]
 8006688:	60b9      	str	r1, [r7, #8]
 800668a:	607a      	str	r2, [r7, #4]
 800668c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800668e:	2300      	movs	r3, #0
 8006690:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006696:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006698:	2b00      	cmp	r3, #0
 800669a:	d10a      	bne.n	80066b2 <xQueueGenericSend+0x32>
	__asm volatile
 800669c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066a0:	f383 8811 	msr	BASEPRI, r3
 80066a4:	f3bf 8f6f 	isb	sy
 80066a8:	f3bf 8f4f 	dsb	sy
 80066ac:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80066ae:	bf00      	nop
 80066b0:	e7fe      	b.n	80066b0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80066b2:	68bb      	ldr	r3, [r7, #8]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d103      	bne.n	80066c0 <xQueueGenericSend+0x40>
 80066b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d101      	bne.n	80066c4 <xQueueGenericSend+0x44>
 80066c0:	2301      	movs	r3, #1
 80066c2:	e000      	b.n	80066c6 <xQueueGenericSend+0x46>
 80066c4:	2300      	movs	r3, #0
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d10a      	bne.n	80066e0 <xQueueGenericSend+0x60>
	__asm volatile
 80066ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066ce:	f383 8811 	msr	BASEPRI, r3
 80066d2:	f3bf 8f6f 	isb	sy
 80066d6:	f3bf 8f4f 	dsb	sy
 80066da:	627b      	str	r3, [r7, #36]	; 0x24
}
 80066dc:	bf00      	nop
 80066de:	e7fe      	b.n	80066de <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	2b02      	cmp	r3, #2
 80066e4:	d103      	bne.n	80066ee <xQueueGenericSend+0x6e>
 80066e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066ea:	2b01      	cmp	r3, #1
 80066ec:	d101      	bne.n	80066f2 <xQueueGenericSend+0x72>
 80066ee:	2301      	movs	r3, #1
 80066f0:	e000      	b.n	80066f4 <xQueueGenericSend+0x74>
 80066f2:	2300      	movs	r3, #0
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d10a      	bne.n	800670e <xQueueGenericSend+0x8e>
	__asm volatile
 80066f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066fc:	f383 8811 	msr	BASEPRI, r3
 8006700:	f3bf 8f6f 	isb	sy
 8006704:	f3bf 8f4f 	dsb	sy
 8006708:	623b      	str	r3, [r7, #32]
}
 800670a:	bf00      	nop
 800670c:	e7fe      	b.n	800670c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800670e:	f001 fc65 	bl	8007fdc <xTaskGetSchedulerState>
 8006712:	4603      	mov	r3, r0
 8006714:	2b00      	cmp	r3, #0
 8006716:	d102      	bne.n	800671e <xQueueGenericSend+0x9e>
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d101      	bne.n	8006722 <xQueueGenericSend+0xa2>
 800671e:	2301      	movs	r3, #1
 8006720:	e000      	b.n	8006724 <xQueueGenericSend+0xa4>
 8006722:	2300      	movs	r3, #0
 8006724:	2b00      	cmp	r3, #0
 8006726:	d10a      	bne.n	800673e <xQueueGenericSend+0xbe>
	__asm volatile
 8006728:	f04f 0350 	mov.w	r3, #80	; 0x50
 800672c:	f383 8811 	msr	BASEPRI, r3
 8006730:	f3bf 8f6f 	isb	sy
 8006734:	f3bf 8f4f 	dsb	sy
 8006738:	61fb      	str	r3, [r7, #28]
}
 800673a:	bf00      	nop
 800673c:	e7fe      	b.n	800673c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800673e:	f002 faa9 	bl	8008c94 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006742:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006744:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006746:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006748:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800674a:	429a      	cmp	r2, r3
 800674c:	d302      	bcc.n	8006754 <xQueueGenericSend+0xd4>
 800674e:	683b      	ldr	r3, [r7, #0]
 8006750:	2b02      	cmp	r3, #2
 8006752:	d129      	bne.n	80067a8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006754:	683a      	ldr	r2, [r7, #0]
 8006756:	68b9      	ldr	r1, [r7, #8]
 8006758:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800675a:	f000 fc5e 	bl	800701a <prvCopyDataToQueue>
 800675e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006760:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006764:	2b00      	cmp	r3, #0
 8006766:	d010      	beq.n	800678a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006768:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800676a:	3324      	adds	r3, #36	; 0x24
 800676c:	4618      	mov	r0, r3
 800676e:	f001 fa73 	bl	8007c58 <xTaskRemoveFromEventList>
 8006772:	4603      	mov	r3, r0
 8006774:	2b00      	cmp	r3, #0
 8006776:	d013      	beq.n	80067a0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006778:	4b3f      	ldr	r3, [pc, #252]	; (8006878 <xQueueGenericSend+0x1f8>)
 800677a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800677e:	601a      	str	r2, [r3, #0]
 8006780:	f3bf 8f4f 	dsb	sy
 8006784:	f3bf 8f6f 	isb	sy
 8006788:	e00a      	b.n	80067a0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800678a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800678c:	2b00      	cmp	r3, #0
 800678e:	d007      	beq.n	80067a0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006790:	4b39      	ldr	r3, [pc, #228]	; (8006878 <xQueueGenericSend+0x1f8>)
 8006792:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006796:	601a      	str	r2, [r3, #0]
 8006798:	f3bf 8f4f 	dsb	sy
 800679c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80067a0:	f002 faa8 	bl	8008cf4 <vPortExitCritical>
				return pdPASS;
 80067a4:	2301      	movs	r3, #1
 80067a6:	e063      	b.n	8006870 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d103      	bne.n	80067b6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80067ae:	f002 faa1 	bl	8008cf4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80067b2:	2300      	movs	r3, #0
 80067b4:	e05c      	b.n	8006870 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80067b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d106      	bne.n	80067ca <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80067bc:	f107 0314 	add.w	r3, r7, #20
 80067c0:	4618      	mov	r0, r3
 80067c2:	f001 faad 	bl	8007d20 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80067c6:	2301      	movs	r3, #1
 80067c8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80067ca:	f002 fa93 	bl	8008cf4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80067ce:	f001 f819 	bl	8007804 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80067d2:	f002 fa5f 	bl	8008c94 <vPortEnterCritical>
 80067d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067d8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80067dc:	b25b      	sxtb	r3, r3
 80067de:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80067e2:	d103      	bne.n	80067ec <xQueueGenericSend+0x16c>
 80067e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067e6:	2200      	movs	r2, #0
 80067e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80067ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067ee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80067f2:	b25b      	sxtb	r3, r3
 80067f4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80067f8:	d103      	bne.n	8006802 <xQueueGenericSend+0x182>
 80067fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067fc:	2200      	movs	r2, #0
 80067fe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006802:	f002 fa77 	bl	8008cf4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006806:	1d3a      	adds	r2, r7, #4
 8006808:	f107 0314 	add.w	r3, r7, #20
 800680c:	4611      	mov	r1, r2
 800680e:	4618      	mov	r0, r3
 8006810:	f001 fa9c 	bl	8007d4c <xTaskCheckForTimeOut>
 8006814:	4603      	mov	r3, r0
 8006816:	2b00      	cmp	r3, #0
 8006818:	d124      	bne.n	8006864 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800681a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800681c:	f000 fcf5 	bl	800720a <prvIsQueueFull>
 8006820:	4603      	mov	r3, r0
 8006822:	2b00      	cmp	r3, #0
 8006824:	d018      	beq.n	8006858 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006826:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006828:	3310      	adds	r3, #16
 800682a:	687a      	ldr	r2, [r7, #4]
 800682c:	4611      	mov	r1, r2
 800682e:	4618      	mov	r0, r3
 8006830:	f001 f9c2 	bl	8007bb8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006834:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006836:	f000 fc80 	bl	800713a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800683a:	f000 fff1 	bl	8007820 <xTaskResumeAll>
 800683e:	4603      	mov	r3, r0
 8006840:	2b00      	cmp	r3, #0
 8006842:	f47f af7c 	bne.w	800673e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8006846:	4b0c      	ldr	r3, [pc, #48]	; (8006878 <xQueueGenericSend+0x1f8>)
 8006848:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800684c:	601a      	str	r2, [r3, #0]
 800684e:	f3bf 8f4f 	dsb	sy
 8006852:	f3bf 8f6f 	isb	sy
 8006856:	e772      	b.n	800673e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006858:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800685a:	f000 fc6e 	bl	800713a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800685e:	f000 ffdf 	bl	8007820 <xTaskResumeAll>
 8006862:	e76c      	b.n	800673e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006864:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006866:	f000 fc68 	bl	800713a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800686a:	f000 ffd9 	bl	8007820 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800686e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006870:	4618      	mov	r0, r3
 8006872:	3738      	adds	r7, #56	; 0x38
 8006874:	46bd      	mov	sp, r7
 8006876:	bd80      	pop	{r7, pc}
 8006878:	e000ed04 	.word	0xe000ed04

0800687c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b090      	sub	sp, #64	; 0x40
 8006880:	af00      	add	r7, sp, #0
 8006882:	60f8      	str	r0, [r7, #12]
 8006884:	60b9      	str	r1, [r7, #8]
 8006886:	607a      	str	r2, [r7, #4]
 8006888:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800688e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006890:	2b00      	cmp	r3, #0
 8006892:	d10a      	bne.n	80068aa <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8006894:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006898:	f383 8811 	msr	BASEPRI, r3
 800689c:	f3bf 8f6f 	isb	sy
 80068a0:	f3bf 8f4f 	dsb	sy
 80068a4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80068a6:	bf00      	nop
 80068a8:	e7fe      	b.n	80068a8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80068aa:	68bb      	ldr	r3, [r7, #8]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d103      	bne.n	80068b8 <xQueueGenericSendFromISR+0x3c>
 80068b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d101      	bne.n	80068bc <xQueueGenericSendFromISR+0x40>
 80068b8:	2301      	movs	r3, #1
 80068ba:	e000      	b.n	80068be <xQueueGenericSendFromISR+0x42>
 80068bc:	2300      	movs	r3, #0
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d10a      	bne.n	80068d8 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80068c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068c6:	f383 8811 	msr	BASEPRI, r3
 80068ca:	f3bf 8f6f 	isb	sy
 80068ce:	f3bf 8f4f 	dsb	sy
 80068d2:	627b      	str	r3, [r7, #36]	; 0x24
}
 80068d4:	bf00      	nop
 80068d6:	e7fe      	b.n	80068d6 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80068d8:	683b      	ldr	r3, [r7, #0]
 80068da:	2b02      	cmp	r3, #2
 80068dc:	d103      	bne.n	80068e6 <xQueueGenericSendFromISR+0x6a>
 80068de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068e2:	2b01      	cmp	r3, #1
 80068e4:	d101      	bne.n	80068ea <xQueueGenericSendFromISR+0x6e>
 80068e6:	2301      	movs	r3, #1
 80068e8:	e000      	b.n	80068ec <xQueueGenericSendFromISR+0x70>
 80068ea:	2300      	movs	r3, #0
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d10a      	bne.n	8006906 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80068f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068f4:	f383 8811 	msr	BASEPRI, r3
 80068f8:	f3bf 8f6f 	isb	sy
 80068fc:	f3bf 8f4f 	dsb	sy
 8006900:	623b      	str	r3, [r7, #32]
}
 8006902:	bf00      	nop
 8006904:	e7fe      	b.n	8006904 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006906:	f002 faa7 	bl	8008e58 <vPortValidateInterruptPriority>
	__asm volatile
 800690a:	f3ef 8211 	mrs	r2, BASEPRI
 800690e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006912:	f383 8811 	msr	BASEPRI, r3
 8006916:	f3bf 8f6f 	isb	sy
 800691a:	f3bf 8f4f 	dsb	sy
 800691e:	61fa      	str	r2, [r7, #28]
 8006920:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8006922:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006924:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006926:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006928:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800692a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800692c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800692e:	429a      	cmp	r2, r3
 8006930:	d302      	bcc.n	8006938 <xQueueGenericSendFromISR+0xbc>
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	2b02      	cmp	r3, #2
 8006936:	d12f      	bne.n	8006998 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006938:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800693a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800693e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006942:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006944:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006946:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006948:	683a      	ldr	r2, [r7, #0]
 800694a:	68b9      	ldr	r1, [r7, #8]
 800694c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800694e:	f000 fb64 	bl	800701a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006952:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8006956:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800695a:	d112      	bne.n	8006982 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800695c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800695e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006960:	2b00      	cmp	r3, #0
 8006962:	d016      	beq.n	8006992 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006964:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006966:	3324      	adds	r3, #36	; 0x24
 8006968:	4618      	mov	r0, r3
 800696a:	f001 f975 	bl	8007c58 <xTaskRemoveFromEventList>
 800696e:	4603      	mov	r3, r0
 8006970:	2b00      	cmp	r3, #0
 8006972:	d00e      	beq.n	8006992 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2b00      	cmp	r3, #0
 8006978:	d00b      	beq.n	8006992 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2201      	movs	r2, #1
 800697e:	601a      	str	r2, [r3, #0]
 8006980:	e007      	b.n	8006992 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006982:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006986:	3301      	adds	r3, #1
 8006988:	b2db      	uxtb	r3, r3
 800698a:	b25a      	sxtb	r2, r3
 800698c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800698e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006992:	2301      	movs	r3, #1
 8006994:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8006996:	e001      	b.n	800699c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006998:	2300      	movs	r3, #0
 800699a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800699c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800699e:	617b      	str	r3, [r7, #20]
	__asm volatile
 80069a0:	697b      	ldr	r3, [r7, #20]
 80069a2:	f383 8811 	msr	BASEPRI, r3
}
 80069a6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80069a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80069aa:	4618      	mov	r0, r3
 80069ac:	3740      	adds	r7, #64	; 0x40
 80069ae:	46bd      	mov	sp, r7
 80069b0:	bd80      	pop	{r7, pc}

080069b2 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80069b2:	b580      	push	{r7, lr}
 80069b4:	b08e      	sub	sp, #56	; 0x38
 80069b6:	af00      	add	r7, sp, #0
 80069b8:	6078      	str	r0, [r7, #4]
 80069ba:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80069c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d10a      	bne.n	80069dc <xQueueGiveFromISR+0x2a>
	__asm volatile
 80069c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069ca:	f383 8811 	msr	BASEPRI, r3
 80069ce:	f3bf 8f6f 	isb	sy
 80069d2:	f3bf 8f4f 	dsb	sy
 80069d6:	623b      	str	r3, [r7, #32]
}
 80069d8:	bf00      	nop
 80069da:	e7fe      	b.n	80069da <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80069dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d00a      	beq.n	80069fa <xQueueGiveFromISR+0x48>
	__asm volatile
 80069e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069e8:	f383 8811 	msr	BASEPRI, r3
 80069ec:	f3bf 8f6f 	isb	sy
 80069f0:	f3bf 8f4f 	dsb	sy
 80069f4:	61fb      	str	r3, [r7, #28]
}
 80069f6:	bf00      	nop
 80069f8:	e7fe      	b.n	80069f8 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80069fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d103      	bne.n	8006a0a <xQueueGiveFromISR+0x58>
 8006a02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a04:	689b      	ldr	r3, [r3, #8]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d101      	bne.n	8006a0e <xQueueGiveFromISR+0x5c>
 8006a0a:	2301      	movs	r3, #1
 8006a0c:	e000      	b.n	8006a10 <xQueueGiveFromISR+0x5e>
 8006a0e:	2300      	movs	r3, #0
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d10a      	bne.n	8006a2a <xQueueGiveFromISR+0x78>
	__asm volatile
 8006a14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a18:	f383 8811 	msr	BASEPRI, r3
 8006a1c:	f3bf 8f6f 	isb	sy
 8006a20:	f3bf 8f4f 	dsb	sy
 8006a24:	61bb      	str	r3, [r7, #24]
}
 8006a26:	bf00      	nop
 8006a28:	e7fe      	b.n	8006a28 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006a2a:	f002 fa15 	bl	8008e58 <vPortValidateInterruptPriority>
	__asm volatile
 8006a2e:	f3ef 8211 	mrs	r2, BASEPRI
 8006a32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a36:	f383 8811 	msr	BASEPRI, r3
 8006a3a:	f3bf 8f6f 	isb	sy
 8006a3e:	f3bf 8f4f 	dsb	sy
 8006a42:	617a      	str	r2, [r7, #20]
 8006a44:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8006a46:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006a48:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006a4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a4e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8006a50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a54:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006a56:	429a      	cmp	r2, r3
 8006a58:	d22b      	bcs.n	8006ab2 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006a5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a5c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006a60:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006a64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a66:	1c5a      	adds	r2, r3, #1
 8006a68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a6a:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006a6c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006a70:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006a74:	d112      	bne.n	8006a9c <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006a76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d016      	beq.n	8006aac <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006a7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a80:	3324      	adds	r3, #36	; 0x24
 8006a82:	4618      	mov	r0, r3
 8006a84:	f001 f8e8 	bl	8007c58 <xTaskRemoveFromEventList>
 8006a88:	4603      	mov	r3, r0
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d00e      	beq.n	8006aac <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d00b      	beq.n	8006aac <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	2201      	movs	r2, #1
 8006a98:	601a      	str	r2, [r3, #0]
 8006a9a:	e007      	b.n	8006aac <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006a9c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006aa0:	3301      	adds	r3, #1
 8006aa2:	b2db      	uxtb	r3, r3
 8006aa4:	b25a      	sxtb	r2, r3
 8006aa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aa8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006aac:	2301      	movs	r3, #1
 8006aae:	637b      	str	r3, [r7, #52]	; 0x34
 8006ab0:	e001      	b.n	8006ab6 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	637b      	str	r3, [r7, #52]	; 0x34
 8006ab6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ab8:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	f383 8811 	msr	BASEPRI, r3
}
 8006ac0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006ac2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	3738      	adds	r7, #56	; 0x38
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	bd80      	pop	{r7, pc}

08006acc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b08c      	sub	sp, #48	; 0x30
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	60f8      	str	r0, [r7, #12]
 8006ad4:	60b9      	str	r1, [r7, #8]
 8006ad6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006ad8:	2300      	movs	r3, #0
 8006ada:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006ae0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d10a      	bne.n	8006afc <xQueueReceive+0x30>
	__asm volatile
 8006ae6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006aea:	f383 8811 	msr	BASEPRI, r3
 8006aee:	f3bf 8f6f 	isb	sy
 8006af2:	f3bf 8f4f 	dsb	sy
 8006af6:	623b      	str	r3, [r7, #32]
}
 8006af8:	bf00      	nop
 8006afa:	e7fe      	b.n	8006afa <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006afc:	68bb      	ldr	r3, [r7, #8]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d103      	bne.n	8006b0a <xQueueReceive+0x3e>
 8006b02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d101      	bne.n	8006b0e <xQueueReceive+0x42>
 8006b0a:	2301      	movs	r3, #1
 8006b0c:	e000      	b.n	8006b10 <xQueueReceive+0x44>
 8006b0e:	2300      	movs	r3, #0
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d10a      	bne.n	8006b2a <xQueueReceive+0x5e>
	__asm volatile
 8006b14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b18:	f383 8811 	msr	BASEPRI, r3
 8006b1c:	f3bf 8f6f 	isb	sy
 8006b20:	f3bf 8f4f 	dsb	sy
 8006b24:	61fb      	str	r3, [r7, #28]
}
 8006b26:	bf00      	nop
 8006b28:	e7fe      	b.n	8006b28 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006b2a:	f001 fa57 	bl	8007fdc <xTaskGetSchedulerState>
 8006b2e:	4603      	mov	r3, r0
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d102      	bne.n	8006b3a <xQueueReceive+0x6e>
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d101      	bne.n	8006b3e <xQueueReceive+0x72>
 8006b3a:	2301      	movs	r3, #1
 8006b3c:	e000      	b.n	8006b40 <xQueueReceive+0x74>
 8006b3e:	2300      	movs	r3, #0
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d10a      	bne.n	8006b5a <xQueueReceive+0x8e>
	__asm volatile
 8006b44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b48:	f383 8811 	msr	BASEPRI, r3
 8006b4c:	f3bf 8f6f 	isb	sy
 8006b50:	f3bf 8f4f 	dsb	sy
 8006b54:	61bb      	str	r3, [r7, #24]
}
 8006b56:	bf00      	nop
 8006b58:	e7fe      	b.n	8006b58 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006b5a:	f002 f89b 	bl	8008c94 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006b5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b62:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d01f      	beq.n	8006baa <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006b6a:	68b9      	ldr	r1, [r7, #8]
 8006b6c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006b6e:	f000 fabe 	bl	80070ee <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b74:	1e5a      	subs	r2, r3, #1
 8006b76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b78:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006b7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b7c:	691b      	ldr	r3, [r3, #16]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d00f      	beq.n	8006ba2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006b82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b84:	3310      	adds	r3, #16
 8006b86:	4618      	mov	r0, r3
 8006b88:	f001 f866 	bl	8007c58 <xTaskRemoveFromEventList>
 8006b8c:	4603      	mov	r3, r0
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d007      	beq.n	8006ba2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006b92:	4b3d      	ldr	r3, [pc, #244]	; (8006c88 <xQueueReceive+0x1bc>)
 8006b94:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b98:	601a      	str	r2, [r3, #0]
 8006b9a:	f3bf 8f4f 	dsb	sy
 8006b9e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006ba2:	f002 f8a7 	bl	8008cf4 <vPortExitCritical>
				return pdPASS;
 8006ba6:	2301      	movs	r3, #1
 8006ba8:	e069      	b.n	8006c7e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d103      	bne.n	8006bb8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006bb0:	f002 f8a0 	bl	8008cf4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	e062      	b.n	8006c7e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006bb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d106      	bne.n	8006bcc <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006bbe:	f107 0310 	add.w	r3, r7, #16
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	f001 f8ac 	bl	8007d20 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006bc8:	2301      	movs	r3, #1
 8006bca:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006bcc:	f002 f892 	bl	8008cf4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006bd0:	f000 fe18 	bl	8007804 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006bd4:	f002 f85e 	bl	8008c94 <vPortEnterCritical>
 8006bd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bda:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006bde:	b25b      	sxtb	r3, r3
 8006be0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006be4:	d103      	bne.n	8006bee <xQueueReceive+0x122>
 8006be6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006be8:	2200      	movs	r2, #0
 8006bea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006bee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bf0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006bf4:	b25b      	sxtb	r3, r3
 8006bf6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006bfa:	d103      	bne.n	8006c04 <xQueueReceive+0x138>
 8006bfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bfe:	2200      	movs	r2, #0
 8006c00:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006c04:	f002 f876 	bl	8008cf4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006c08:	1d3a      	adds	r2, r7, #4
 8006c0a:	f107 0310 	add.w	r3, r7, #16
 8006c0e:	4611      	mov	r1, r2
 8006c10:	4618      	mov	r0, r3
 8006c12:	f001 f89b 	bl	8007d4c <xTaskCheckForTimeOut>
 8006c16:	4603      	mov	r3, r0
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d123      	bne.n	8006c64 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006c1c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006c1e:	f000 fade 	bl	80071de <prvIsQueueEmpty>
 8006c22:	4603      	mov	r3, r0
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d017      	beq.n	8006c58 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006c28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c2a:	3324      	adds	r3, #36	; 0x24
 8006c2c:	687a      	ldr	r2, [r7, #4]
 8006c2e:	4611      	mov	r1, r2
 8006c30:	4618      	mov	r0, r3
 8006c32:	f000 ffc1 	bl	8007bb8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006c36:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006c38:	f000 fa7f 	bl	800713a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006c3c:	f000 fdf0 	bl	8007820 <xTaskResumeAll>
 8006c40:	4603      	mov	r3, r0
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d189      	bne.n	8006b5a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8006c46:	4b10      	ldr	r3, [pc, #64]	; (8006c88 <xQueueReceive+0x1bc>)
 8006c48:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c4c:	601a      	str	r2, [r3, #0]
 8006c4e:	f3bf 8f4f 	dsb	sy
 8006c52:	f3bf 8f6f 	isb	sy
 8006c56:	e780      	b.n	8006b5a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006c58:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006c5a:	f000 fa6e 	bl	800713a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006c5e:	f000 fddf 	bl	8007820 <xTaskResumeAll>
 8006c62:	e77a      	b.n	8006b5a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006c64:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006c66:	f000 fa68 	bl	800713a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006c6a:	f000 fdd9 	bl	8007820 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006c6e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006c70:	f000 fab5 	bl	80071de <prvIsQueueEmpty>
 8006c74:	4603      	mov	r3, r0
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	f43f af6f 	beq.w	8006b5a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006c7c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006c7e:	4618      	mov	r0, r3
 8006c80:	3730      	adds	r7, #48	; 0x30
 8006c82:	46bd      	mov	sp, r7
 8006c84:	bd80      	pop	{r7, pc}
 8006c86:	bf00      	nop
 8006c88:	e000ed04 	.word	0xe000ed04

08006c8c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	b08e      	sub	sp, #56	; 0x38
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]
 8006c94:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8006c96:	2300      	movs	r3, #0
 8006c98:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006c9e:	2300      	movs	r3, #0
 8006ca0:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006ca2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d10a      	bne.n	8006cbe <xQueueSemaphoreTake+0x32>
	__asm volatile
 8006ca8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cac:	f383 8811 	msr	BASEPRI, r3
 8006cb0:	f3bf 8f6f 	isb	sy
 8006cb4:	f3bf 8f4f 	dsb	sy
 8006cb8:	623b      	str	r3, [r7, #32]
}
 8006cba:	bf00      	nop
 8006cbc:	e7fe      	b.n	8006cbc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006cbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d00a      	beq.n	8006cdc <xQueueSemaphoreTake+0x50>
	__asm volatile
 8006cc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cca:	f383 8811 	msr	BASEPRI, r3
 8006cce:	f3bf 8f6f 	isb	sy
 8006cd2:	f3bf 8f4f 	dsb	sy
 8006cd6:	61fb      	str	r3, [r7, #28]
}
 8006cd8:	bf00      	nop
 8006cda:	e7fe      	b.n	8006cda <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006cdc:	f001 f97e 	bl	8007fdc <xTaskGetSchedulerState>
 8006ce0:	4603      	mov	r3, r0
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d102      	bne.n	8006cec <xQueueSemaphoreTake+0x60>
 8006ce6:	683b      	ldr	r3, [r7, #0]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d101      	bne.n	8006cf0 <xQueueSemaphoreTake+0x64>
 8006cec:	2301      	movs	r3, #1
 8006cee:	e000      	b.n	8006cf2 <xQueueSemaphoreTake+0x66>
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d10a      	bne.n	8006d0c <xQueueSemaphoreTake+0x80>
	__asm volatile
 8006cf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cfa:	f383 8811 	msr	BASEPRI, r3
 8006cfe:	f3bf 8f6f 	isb	sy
 8006d02:	f3bf 8f4f 	dsb	sy
 8006d06:	61bb      	str	r3, [r7, #24]
}
 8006d08:	bf00      	nop
 8006d0a:	e7fe      	b.n	8006d0a <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006d0c:	f001 ffc2 	bl	8008c94 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006d10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d14:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006d16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d024      	beq.n	8006d66 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006d1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d1e:	1e5a      	subs	r2, r3, #1
 8006d20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d22:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006d24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d104      	bne.n	8006d36 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006d2c:	f001 facc 	bl	80082c8 <pvTaskIncrementMutexHeldCount>
 8006d30:	4602      	mov	r2, r0
 8006d32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d34:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006d36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d38:	691b      	ldr	r3, [r3, #16]
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d00f      	beq.n	8006d5e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006d3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d40:	3310      	adds	r3, #16
 8006d42:	4618      	mov	r0, r3
 8006d44:	f000 ff88 	bl	8007c58 <xTaskRemoveFromEventList>
 8006d48:	4603      	mov	r3, r0
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d007      	beq.n	8006d5e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006d4e:	4b54      	ldr	r3, [pc, #336]	; (8006ea0 <xQueueSemaphoreTake+0x214>)
 8006d50:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d54:	601a      	str	r2, [r3, #0]
 8006d56:	f3bf 8f4f 	dsb	sy
 8006d5a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006d5e:	f001 ffc9 	bl	8008cf4 <vPortExitCritical>
				return pdPASS;
 8006d62:	2301      	movs	r3, #1
 8006d64:	e097      	b.n	8006e96 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d111      	bne.n	8006d90 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006d6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d00a      	beq.n	8006d88 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8006d72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d76:	f383 8811 	msr	BASEPRI, r3
 8006d7a:	f3bf 8f6f 	isb	sy
 8006d7e:	f3bf 8f4f 	dsb	sy
 8006d82:	617b      	str	r3, [r7, #20]
}
 8006d84:	bf00      	nop
 8006d86:	e7fe      	b.n	8006d86 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006d88:	f001 ffb4 	bl	8008cf4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006d8c:	2300      	movs	r3, #0
 8006d8e:	e082      	b.n	8006e96 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006d90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d106      	bne.n	8006da4 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006d96:	f107 030c 	add.w	r3, r7, #12
 8006d9a:	4618      	mov	r0, r3
 8006d9c:	f000 ffc0 	bl	8007d20 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006da0:	2301      	movs	r3, #1
 8006da2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006da4:	f001 ffa6 	bl	8008cf4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006da8:	f000 fd2c 	bl	8007804 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006dac:	f001 ff72 	bl	8008c94 <vPortEnterCritical>
 8006db0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006db2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006db6:	b25b      	sxtb	r3, r3
 8006db8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006dbc:	d103      	bne.n	8006dc6 <xQueueSemaphoreTake+0x13a>
 8006dbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006dc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006dc8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006dcc:	b25b      	sxtb	r3, r3
 8006dce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006dd2:	d103      	bne.n	8006ddc <xQueueSemaphoreTake+0x150>
 8006dd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006dd6:	2200      	movs	r2, #0
 8006dd8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006ddc:	f001 ff8a 	bl	8008cf4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006de0:	463a      	mov	r2, r7
 8006de2:	f107 030c 	add.w	r3, r7, #12
 8006de6:	4611      	mov	r1, r2
 8006de8:	4618      	mov	r0, r3
 8006dea:	f000 ffaf 	bl	8007d4c <xTaskCheckForTimeOut>
 8006dee:	4603      	mov	r3, r0
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d132      	bne.n	8006e5a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006df4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006df6:	f000 f9f2 	bl	80071de <prvIsQueueEmpty>
 8006dfa:	4603      	mov	r3, r0
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d026      	beq.n	8006e4e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006e00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d109      	bne.n	8006e1c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8006e08:	f001 ff44 	bl	8008c94 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006e0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e0e:	689b      	ldr	r3, [r3, #8]
 8006e10:	4618      	mov	r0, r3
 8006e12:	f001 f901 	bl	8008018 <xTaskPriorityInherit>
 8006e16:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8006e18:	f001 ff6c 	bl	8008cf4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006e1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e1e:	3324      	adds	r3, #36	; 0x24
 8006e20:	683a      	ldr	r2, [r7, #0]
 8006e22:	4611      	mov	r1, r2
 8006e24:	4618      	mov	r0, r3
 8006e26:	f000 fec7 	bl	8007bb8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006e2a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006e2c:	f000 f985 	bl	800713a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006e30:	f000 fcf6 	bl	8007820 <xTaskResumeAll>
 8006e34:	4603      	mov	r3, r0
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	f47f af68 	bne.w	8006d0c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8006e3c:	4b18      	ldr	r3, [pc, #96]	; (8006ea0 <xQueueSemaphoreTake+0x214>)
 8006e3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006e42:	601a      	str	r2, [r3, #0]
 8006e44:	f3bf 8f4f 	dsb	sy
 8006e48:	f3bf 8f6f 	isb	sy
 8006e4c:	e75e      	b.n	8006d0c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8006e4e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006e50:	f000 f973 	bl	800713a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006e54:	f000 fce4 	bl	8007820 <xTaskResumeAll>
 8006e58:	e758      	b.n	8006d0c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8006e5a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006e5c:	f000 f96d 	bl	800713a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006e60:	f000 fcde 	bl	8007820 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006e64:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006e66:	f000 f9ba 	bl	80071de <prvIsQueueEmpty>
 8006e6a:	4603      	mov	r3, r0
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	f43f af4d 	beq.w	8006d0c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006e72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d00d      	beq.n	8006e94 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8006e78:	f001 ff0c 	bl	8008c94 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006e7c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006e7e:	f000 f8b4 	bl	8006fea <prvGetDisinheritPriorityAfterTimeout>
 8006e82:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006e84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e86:	689b      	ldr	r3, [r3, #8]
 8006e88:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	f001 f99a 	bl	80081c4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006e90:	f001 ff30 	bl	8008cf4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006e94:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006e96:	4618      	mov	r0, r3
 8006e98:	3738      	adds	r7, #56	; 0x38
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	bd80      	pop	{r7, pc}
 8006e9e:	bf00      	nop
 8006ea0:	e000ed04 	.word	0xe000ed04

08006ea4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	b08e      	sub	sp, #56	; 0x38
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	60f8      	str	r0, [r7, #12]
 8006eac:	60b9      	str	r1, [r7, #8]
 8006eae:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006eb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d10a      	bne.n	8006ed0 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8006eba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ebe:	f383 8811 	msr	BASEPRI, r3
 8006ec2:	f3bf 8f6f 	isb	sy
 8006ec6:	f3bf 8f4f 	dsb	sy
 8006eca:	623b      	str	r3, [r7, #32]
}
 8006ecc:	bf00      	nop
 8006ece:	e7fe      	b.n	8006ece <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d103      	bne.n	8006ede <xQueueReceiveFromISR+0x3a>
 8006ed6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d101      	bne.n	8006ee2 <xQueueReceiveFromISR+0x3e>
 8006ede:	2301      	movs	r3, #1
 8006ee0:	e000      	b.n	8006ee4 <xQueueReceiveFromISR+0x40>
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d10a      	bne.n	8006efe <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8006ee8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006eec:	f383 8811 	msr	BASEPRI, r3
 8006ef0:	f3bf 8f6f 	isb	sy
 8006ef4:	f3bf 8f4f 	dsb	sy
 8006ef8:	61fb      	str	r3, [r7, #28]
}
 8006efa:	bf00      	nop
 8006efc:	e7fe      	b.n	8006efc <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006efe:	f001 ffab 	bl	8008e58 <vPortValidateInterruptPriority>
	__asm volatile
 8006f02:	f3ef 8211 	mrs	r2, BASEPRI
 8006f06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f0a:	f383 8811 	msr	BASEPRI, r3
 8006f0e:	f3bf 8f6f 	isb	sy
 8006f12:	f3bf 8f4f 	dsb	sy
 8006f16:	61ba      	str	r2, [r7, #24]
 8006f18:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8006f1a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006f1c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006f1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f22:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006f24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d02f      	beq.n	8006f8a <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8006f2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f2c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006f30:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006f34:	68b9      	ldr	r1, [r7, #8]
 8006f36:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006f38:	f000 f8d9 	bl	80070ee <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006f3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f3e:	1e5a      	subs	r2, r3, #1
 8006f40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f42:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8006f44:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006f48:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006f4c:	d112      	bne.n	8006f74 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006f4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f50:	691b      	ldr	r3, [r3, #16]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d016      	beq.n	8006f84 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006f56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f58:	3310      	adds	r3, #16
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	f000 fe7c 	bl	8007c58 <xTaskRemoveFromEventList>
 8006f60:	4603      	mov	r3, r0
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d00e      	beq.n	8006f84 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d00b      	beq.n	8006f84 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	2201      	movs	r2, #1
 8006f70:	601a      	str	r2, [r3, #0]
 8006f72:	e007      	b.n	8006f84 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006f74:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006f78:	3301      	adds	r3, #1
 8006f7a:	b2db      	uxtb	r3, r3
 8006f7c:	b25a      	sxtb	r2, r3
 8006f7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f80:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8006f84:	2301      	movs	r3, #1
 8006f86:	637b      	str	r3, [r7, #52]	; 0x34
 8006f88:	e001      	b.n	8006f8e <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	637b      	str	r3, [r7, #52]	; 0x34
 8006f8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f90:	613b      	str	r3, [r7, #16]
	__asm volatile
 8006f92:	693b      	ldr	r3, [r7, #16]
 8006f94:	f383 8811 	msr	BASEPRI, r3
}
 8006f98:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006f9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	3738      	adds	r7, #56	; 0x38
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	bd80      	pop	{r7, pc}

08006fa4 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	b084      	sub	sp, #16
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d10a      	bne.n	8006fcc <vQueueDelete+0x28>
	__asm volatile
 8006fb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fba:	f383 8811 	msr	BASEPRI, r3
 8006fbe:	f3bf 8f6f 	isb	sy
 8006fc2:	f3bf 8f4f 	dsb	sy
 8006fc6:	60bb      	str	r3, [r7, #8]
}
 8006fc8:	bf00      	nop
 8006fca:	e7fe      	b.n	8006fca <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8006fcc:	68f8      	ldr	r0, [r7, #12]
 8006fce:	f000 f95f 	bl	8007290 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d102      	bne.n	8006fe2 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8006fdc:	68f8      	ldr	r0, [r7, #12]
 8006fde:	f002 f847 	bl	8009070 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8006fe2:	bf00      	nop
 8006fe4:	3710      	adds	r7, #16
 8006fe6:	46bd      	mov	sp, r7
 8006fe8:	bd80      	pop	{r7, pc}

08006fea <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006fea:	b480      	push	{r7}
 8006fec:	b085      	sub	sp, #20
 8006fee:	af00      	add	r7, sp, #0
 8006ff0:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d006      	beq.n	8007008 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8007004:	60fb      	str	r3, [r7, #12]
 8007006:	e001      	b.n	800700c <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8007008:	2300      	movs	r3, #0
 800700a:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800700c:	68fb      	ldr	r3, [r7, #12]
	}
 800700e:	4618      	mov	r0, r3
 8007010:	3714      	adds	r7, #20
 8007012:	46bd      	mov	sp, r7
 8007014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007018:	4770      	bx	lr

0800701a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800701a:	b580      	push	{r7, lr}
 800701c:	b086      	sub	sp, #24
 800701e:	af00      	add	r7, sp, #0
 8007020:	60f8      	str	r0, [r7, #12]
 8007022:	60b9      	str	r1, [r7, #8]
 8007024:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007026:	2300      	movs	r3, #0
 8007028:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800702e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007034:	2b00      	cmp	r3, #0
 8007036:	d10d      	bne.n	8007054 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	2b00      	cmp	r3, #0
 800703e:	d14d      	bne.n	80070dc <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	689b      	ldr	r3, [r3, #8]
 8007044:	4618      	mov	r0, r3
 8007046:	f001 f84f 	bl	80080e8 <xTaskPriorityDisinherit>
 800704a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	2200      	movs	r2, #0
 8007050:	609a      	str	r2, [r3, #8]
 8007052:	e043      	b.n	80070dc <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d119      	bne.n	800708e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	6858      	ldr	r0, [r3, #4]
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007062:	461a      	mov	r2, r3
 8007064:	68b9      	ldr	r1, [r7, #8]
 8007066:	f002 fa4d 	bl	8009504 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	685a      	ldr	r2, [r3, #4]
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007072:	441a      	add	r2, r3
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	685a      	ldr	r2, [r3, #4]
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	689b      	ldr	r3, [r3, #8]
 8007080:	429a      	cmp	r2, r3
 8007082:	d32b      	bcc.n	80070dc <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	681a      	ldr	r2, [r3, #0]
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	605a      	str	r2, [r3, #4]
 800708c:	e026      	b.n	80070dc <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	68d8      	ldr	r0, [r3, #12]
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007096:	461a      	mov	r2, r3
 8007098:	68b9      	ldr	r1, [r7, #8]
 800709a:	f002 fa33 	bl	8009504 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	68da      	ldr	r2, [r3, #12]
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070a6:	425b      	negs	r3, r3
 80070a8:	441a      	add	r2, r3
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	68da      	ldr	r2, [r3, #12]
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	429a      	cmp	r2, r3
 80070b8:	d207      	bcs.n	80070ca <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	689a      	ldr	r2, [r3, #8]
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070c2:	425b      	negs	r3, r3
 80070c4:	441a      	add	r2, r3
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	2b02      	cmp	r3, #2
 80070ce:	d105      	bne.n	80070dc <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80070d0:	693b      	ldr	r3, [r7, #16]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d002      	beq.n	80070dc <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80070d6:	693b      	ldr	r3, [r7, #16]
 80070d8:	3b01      	subs	r3, #1
 80070da:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80070dc:	693b      	ldr	r3, [r7, #16]
 80070de:	1c5a      	adds	r2, r3, #1
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80070e4:	697b      	ldr	r3, [r7, #20]
}
 80070e6:	4618      	mov	r0, r3
 80070e8:	3718      	adds	r7, #24
 80070ea:	46bd      	mov	sp, r7
 80070ec:	bd80      	pop	{r7, pc}

080070ee <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80070ee:	b580      	push	{r7, lr}
 80070f0:	b082      	sub	sp, #8
 80070f2:	af00      	add	r7, sp, #0
 80070f4:	6078      	str	r0, [r7, #4]
 80070f6:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d018      	beq.n	8007132 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	68da      	ldr	r2, [r3, #12]
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007108:	441a      	add	r2, r3
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	68da      	ldr	r2, [r3, #12]
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	689b      	ldr	r3, [r3, #8]
 8007116:	429a      	cmp	r2, r3
 8007118:	d303      	bcc.n	8007122 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681a      	ldr	r2, [r3, #0]
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	68d9      	ldr	r1, [r3, #12]
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800712a:	461a      	mov	r2, r3
 800712c:	6838      	ldr	r0, [r7, #0]
 800712e:	f002 f9e9 	bl	8009504 <memcpy>
	}
}
 8007132:	bf00      	nop
 8007134:	3708      	adds	r7, #8
 8007136:	46bd      	mov	sp, r7
 8007138:	bd80      	pop	{r7, pc}

0800713a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800713a:	b580      	push	{r7, lr}
 800713c:	b084      	sub	sp, #16
 800713e:	af00      	add	r7, sp, #0
 8007140:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007142:	f001 fda7 	bl	8008c94 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800714c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800714e:	e011      	b.n	8007174 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007154:	2b00      	cmp	r3, #0
 8007156:	d012      	beq.n	800717e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	3324      	adds	r3, #36	; 0x24
 800715c:	4618      	mov	r0, r3
 800715e:	f000 fd7b 	bl	8007c58 <xTaskRemoveFromEventList>
 8007162:	4603      	mov	r3, r0
 8007164:	2b00      	cmp	r3, #0
 8007166:	d001      	beq.n	800716c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007168:	f000 fe52 	bl	8007e10 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800716c:	7bfb      	ldrb	r3, [r7, #15]
 800716e:	3b01      	subs	r3, #1
 8007170:	b2db      	uxtb	r3, r3
 8007172:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007174:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007178:	2b00      	cmp	r3, #0
 800717a:	dce9      	bgt.n	8007150 <prvUnlockQueue+0x16>
 800717c:	e000      	b.n	8007180 <prvUnlockQueue+0x46>
					break;
 800717e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	22ff      	movs	r2, #255	; 0xff
 8007184:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8007188:	f001 fdb4 	bl	8008cf4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800718c:	f001 fd82 	bl	8008c94 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007196:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007198:	e011      	b.n	80071be <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	691b      	ldr	r3, [r3, #16]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d012      	beq.n	80071c8 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	3310      	adds	r3, #16
 80071a6:	4618      	mov	r0, r3
 80071a8:	f000 fd56 	bl	8007c58 <xTaskRemoveFromEventList>
 80071ac:	4603      	mov	r3, r0
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d001      	beq.n	80071b6 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80071b2:	f000 fe2d 	bl	8007e10 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80071b6:	7bbb      	ldrb	r3, [r7, #14]
 80071b8:	3b01      	subs	r3, #1
 80071ba:	b2db      	uxtb	r3, r3
 80071bc:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80071be:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	dce9      	bgt.n	800719a <prvUnlockQueue+0x60>
 80071c6:	e000      	b.n	80071ca <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80071c8:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	22ff      	movs	r2, #255	; 0xff
 80071ce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80071d2:	f001 fd8f 	bl	8008cf4 <vPortExitCritical>
}
 80071d6:	bf00      	nop
 80071d8:	3710      	adds	r7, #16
 80071da:	46bd      	mov	sp, r7
 80071dc:	bd80      	pop	{r7, pc}

080071de <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80071de:	b580      	push	{r7, lr}
 80071e0:	b084      	sub	sp, #16
 80071e2:	af00      	add	r7, sp, #0
 80071e4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80071e6:	f001 fd55 	bl	8008c94 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d102      	bne.n	80071f8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80071f2:	2301      	movs	r3, #1
 80071f4:	60fb      	str	r3, [r7, #12]
 80071f6:	e001      	b.n	80071fc <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80071f8:	2300      	movs	r3, #0
 80071fa:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80071fc:	f001 fd7a 	bl	8008cf4 <vPortExitCritical>

	return xReturn;
 8007200:	68fb      	ldr	r3, [r7, #12]
}
 8007202:	4618      	mov	r0, r3
 8007204:	3710      	adds	r7, #16
 8007206:	46bd      	mov	sp, r7
 8007208:	bd80      	pop	{r7, pc}

0800720a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800720a:	b580      	push	{r7, lr}
 800720c:	b084      	sub	sp, #16
 800720e:	af00      	add	r7, sp, #0
 8007210:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007212:	f001 fd3f 	bl	8008c94 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800721e:	429a      	cmp	r2, r3
 8007220:	d102      	bne.n	8007228 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007222:	2301      	movs	r3, #1
 8007224:	60fb      	str	r3, [r7, #12]
 8007226:	e001      	b.n	800722c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007228:	2300      	movs	r3, #0
 800722a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800722c:	f001 fd62 	bl	8008cf4 <vPortExitCritical>

	return xReturn;
 8007230:	68fb      	ldr	r3, [r7, #12]
}
 8007232:	4618      	mov	r0, r3
 8007234:	3710      	adds	r7, #16
 8007236:	46bd      	mov	sp, r7
 8007238:	bd80      	pop	{r7, pc}
	...

0800723c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800723c:	b480      	push	{r7}
 800723e:	b085      	sub	sp, #20
 8007240:	af00      	add	r7, sp, #0
 8007242:	6078      	str	r0, [r7, #4]
 8007244:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007246:	2300      	movs	r3, #0
 8007248:	60fb      	str	r3, [r7, #12]
 800724a:	e014      	b.n	8007276 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800724c:	4a0f      	ldr	r2, [pc, #60]	; (800728c <vQueueAddToRegistry+0x50>)
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d10b      	bne.n	8007270 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007258:	490c      	ldr	r1, [pc, #48]	; (800728c <vQueueAddToRegistry+0x50>)
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	683a      	ldr	r2, [r7, #0]
 800725e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007262:	4a0a      	ldr	r2, [pc, #40]	; (800728c <vQueueAddToRegistry+0x50>)
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	00db      	lsls	r3, r3, #3
 8007268:	4413      	add	r3, r2
 800726a:	687a      	ldr	r2, [r7, #4]
 800726c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800726e:	e006      	b.n	800727e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	3301      	adds	r3, #1
 8007274:	60fb      	str	r3, [r7, #12]
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	2b07      	cmp	r3, #7
 800727a:	d9e7      	bls.n	800724c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800727c:	bf00      	nop
 800727e:	bf00      	nop
 8007280:	3714      	adds	r7, #20
 8007282:	46bd      	mov	sp, r7
 8007284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007288:	4770      	bx	lr
 800728a:	bf00      	nop
 800728c:	20000ef8 	.word	0x20000ef8

08007290 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8007290:	b480      	push	{r7}
 8007292:	b085      	sub	sp, #20
 8007294:	af00      	add	r7, sp, #0
 8007296:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007298:	2300      	movs	r3, #0
 800729a:	60fb      	str	r3, [r7, #12]
 800729c:	e016      	b.n	80072cc <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800729e:	4a10      	ldr	r2, [pc, #64]	; (80072e0 <vQueueUnregisterQueue+0x50>)
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	00db      	lsls	r3, r3, #3
 80072a4:	4413      	add	r3, r2
 80072a6:	685b      	ldr	r3, [r3, #4]
 80072a8:	687a      	ldr	r2, [r7, #4]
 80072aa:	429a      	cmp	r2, r3
 80072ac:	d10b      	bne.n	80072c6 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80072ae:	4a0c      	ldr	r2, [pc, #48]	; (80072e0 <vQueueUnregisterQueue+0x50>)
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	2100      	movs	r1, #0
 80072b4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80072b8:	4a09      	ldr	r2, [pc, #36]	; (80072e0 <vQueueUnregisterQueue+0x50>)
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	00db      	lsls	r3, r3, #3
 80072be:	4413      	add	r3, r2
 80072c0:	2200      	movs	r2, #0
 80072c2:	605a      	str	r2, [r3, #4]
				break;
 80072c4:	e006      	b.n	80072d4 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	3301      	adds	r3, #1
 80072ca:	60fb      	str	r3, [r7, #12]
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	2b07      	cmp	r3, #7
 80072d0:	d9e5      	bls.n	800729e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80072d2:	bf00      	nop
 80072d4:	bf00      	nop
 80072d6:	3714      	adds	r7, #20
 80072d8:	46bd      	mov	sp, r7
 80072da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072de:	4770      	bx	lr
 80072e0:	20000ef8 	.word	0x20000ef8

080072e4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80072e4:	b580      	push	{r7, lr}
 80072e6:	b086      	sub	sp, #24
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	60f8      	str	r0, [r7, #12]
 80072ec:	60b9      	str	r1, [r7, #8]
 80072ee:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80072f4:	f001 fcce 	bl	8008c94 <vPortEnterCritical>
 80072f8:	697b      	ldr	r3, [r7, #20]
 80072fa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80072fe:	b25b      	sxtb	r3, r3
 8007300:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007304:	d103      	bne.n	800730e <vQueueWaitForMessageRestricted+0x2a>
 8007306:	697b      	ldr	r3, [r7, #20]
 8007308:	2200      	movs	r2, #0
 800730a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800730e:	697b      	ldr	r3, [r7, #20]
 8007310:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007314:	b25b      	sxtb	r3, r3
 8007316:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800731a:	d103      	bne.n	8007324 <vQueueWaitForMessageRestricted+0x40>
 800731c:	697b      	ldr	r3, [r7, #20]
 800731e:	2200      	movs	r2, #0
 8007320:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007324:	f001 fce6 	bl	8008cf4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007328:	697b      	ldr	r3, [r7, #20]
 800732a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800732c:	2b00      	cmp	r3, #0
 800732e:	d106      	bne.n	800733e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007330:	697b      	ldr	r3, [r7, #20]
 8007332:	3324      	adds	r3, #36	; 0x24
 8007334:	687a      	ldr	r2, [r7, #4]
 8007336:	68b9      	ldr	r1, [r7, #8]
 8007338:	4618      	mov	r0, r3
 800733a:	f000 fc61 	bl	8007c00 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800733e:	6978      	ldr	r0, [r7, #20]
 8007340:	f7ff fefb 	bl	800713a <prvUnlockQueue>
	}
 8007344:	bf00      	nop
 8007346:	3718      	adds	r7, #24
 8007348:	46bd      	mov	sp, r7
 800734a:	bd80      	pop	{r7, pc}

0800734c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800734c:	b580      	push	{r7, lr}
 800734e:	b08e      	sub	sp, #56	; 0x38
 8007350:	af04      	add	r7, sp, #16
 8007352:	60f8      	str	r0, [r7, #12]
 8007354:	60b9      	str	r1, [r7, #8]
 8007356:	607a      	str	r2, [r7, #4]
 8007358:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800735a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800735c:	2b00      	cmp	r3, #0
 800735e:	d10a      	bne.n	8007376 <xTaskCreateStatic+0x2a>
	__asm volatile
 8007360:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007364:	f383 8811 	msr	BASEPRI, r3
 8007368:	f3bf 8f6f 	isb	sy
 800736c:	f3bf 8f4f 	dsb	sy
 8007370:	623b      	str	r3, [r7, #32]
}
 8007372:	bf00      	nop
 8007374:	e7fe      	b.n	8007374 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007376:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007378:	2b00      	cmp	r3, #0
 800737a:	d10a      	bne.n	8007392 <xTaskCreateStatic+0x46>
	__asm volatile
 800737c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007380:	f383 8811 	msr	BASEPRI, r3
 8007384:	f3bf 8f6f 	isb	sy
 8007388:	f3bf 8f4f 	dsb	sy
 800738c:	61fb      	str	r3, [r7, #28]
}
 800738e:	bf00      	nop
 8007390:	e7fe      	b.n	8007390 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007392:	23bc      	movs	r3, #188	; 0xbc
 8007394:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007396:	693b      	ldr	r3, [r7, #16]
 8007398:	2bbc      	cmp	r3, #188	; 0xbc
 800739a:	d00a      	beq.n	80073b2 <xTaskCreateStatic+0x66>
	__asm volatile
 800739c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073a0:	f383 8811 	msr	BASEPRI, r3
 80073a4:	f3bf 8f6f 	isb	sy
 80073a8:	f3bf 8f4f 	dsb	sy
 80073ac:	61bb      	str	r3, [r7, #24]
}
 80073ae:	bf00      	nop
 80073b0:	e7fe      	b.n	80073b0 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80073b2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80073b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d01e      	beq.n	80073f8 <xTaskCreateStatic+0xac>
 80073ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d01b      	beq.n	80073f8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80073c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073c2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80073c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073c6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80073c8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80073ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073cc:	2202      	movs	r2, #2
 80073ce:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80073d2:	2300      	movs	r3, #0
 80073d4:	9303      	str	r3, [sp, #12]
 80073d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073d8:	9302      	str	r3, [sp, #8]
 80073da:	f107 0314 	add.w	r3, r7, #20
 80073de:	9301      	str	r3, [sp, #4]
 80073e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073e2:	9300      	str	r3, [sp, #0]
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	687a      	ldr	r2, [r7, #4]
 80073e8:	68b9      	ldr	r1, [r7, #8]
 80073ea:	68f8      	ldr	r0, [r7, #12]
 80073ec:	f000 f850 	bl	8007490 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80073f0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80073f2:	f000 f8f3 	bl	80075dc <prvAddNewTaskToReadyList>
 80073f6:	e001      	b.n	80073fc <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80073f8:	2300      	movs	r3, #0
 80073fa:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80073fc:	697b      	ldr	r3, [r7, #20]
	}
 80073fe:	4618      	mov	r0, r3
 8007400:	3728      	adds	r7, #40	; 0x28
 8007402:	46bd      	mov	sp, r7
 8007404:	bd80      	pop	{r7, pc}

08007406 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007406:	b580      	push	{r7, lr}
 8007408:	b08c      	sub	sp, #48	; 0x30
 800740a:	af04      	add	r7, sp, #16
 800740c:	60f8      	str	r0, [r7, #12]
 800740e:	60b9      	str	r1, [r7, #8]
 8007410:	603b      	str	r3, [r7, #0]
 8007412:	4613      	mov	r3, r2
 8007414:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007416:	88fb      	ldrh	r3, [r7, #6]
 8007418:	009b      	lsls	r3, r3, #2
 800741a:	4618      	mov	r0, r3
 800741c:	f001 fd5c 	bl	8008ed8 <pvPortMalloc>
 8007420:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007422:	697b      	ldr	r3, [r7, #20]
 8007424:	2b00      	cmp	r3, #0
 8007426:	d00e      	beq.n	8007446 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007428:	20bc      	movs	r0, #188	; 0xbc
 800742a:	f001 fd55 	bl	8008ed8 <pvPortMalloc>
 800742e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007430:	69fb      	ldr	r3, [r7, #28]
 8007432:	2b00      	cmp	r3, #0
 8007434:	d003      	beq.n	800743e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007436:	69fb      	ldr	r3, [r7, #28]
 8007438:	697a      	ldr	r2, [r7, #20]
 800743a:	631a      	str	r2, [r3, #48]	; 0x30
 800743c:	e005      	b.n	800744a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800743e:	6978      	ldr	r0, [r7, #20]
 8007440:	f001 fe16 	bl	8009070 <vPortFree>
 8007444:	e001      	b.n	800744a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007446:	2300      	movs	r3, #0
 8007448:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800744a:	69fb      	ldr	r3, [r7, #28]
 800744c:	2b00      	cmp	r3, #0
 800744e:	d017      	beq.n	8007480 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007450:	69fb      	ldr	r3, [r7, #28]
 8007452:	2200      	movs	r2, #0
 8007454:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007458:	88fa      	ldrh	r2, [r7, #6]
 800745a:	2300      	movs	r3, #0
 800745c:	9303      	str	r3, [sp, #12]
 800745e:	69fb      	ldr	r3, [r7, #28]
 8007460:	9302      	str	r3, [sp, #8]
 8007462:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007464:	9301      	str	r3, [sp, #4]
 8007466:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007468:	9300      	str	r3, [sp, #0]
 800746a:	683b      	ldr	r3, [r7, #0]
 800746c:	68b9      	ldr	r1, [r7, #8]
 800746e:	68f8      	ldr	r0, [r7, #12]
 8007470:	f000 f80e 	bl	8007490 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007474:	69f8      	ldr	r0, [r7, #28]
 8007476:	f000 f8b1 	bl	80075dc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800747a:	2301      	movs	r3, #1
 800747c:	61bb      	str	r3, [r7, #24]
 800747e:	e002      	b.n	8007486 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007480:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007484:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007486:	69bb      	ldr	r3, [r7, #24]
	}
 8007488:	4618      	mov	r0, r3
 800748a:	3720      	adds	r7, #32
 800748c:	46bd      	mov	sp, r7
 800748e:	bd80      	pop	{r7, pc}

08007490 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007490:	b580      	push	{r7, lr}
 8007492:	b088      	sub	sp, #32
 8007494:	af00      	add	r7, sp, #0
 8007496:	60f8      	str	r0, [r7, #12]
 8007498:	60b9      	str	r1, [r7, #8]
 800749a:	607a      	str	r2, [r7, #4]
 800749c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800749e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074a0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	009b      	lsls	r3, r3, #2
 80074a6:	461a      	mov	r2, r3
 80074a8:	21a5      	movs	r1, #165	; 0xa5
 80074aa:	f002 f839 	bl	8009520 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80074ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80074b8:	3b01      	subs	r3, #1
 80074ba:	009b      	lsls	r3, r3, #2
 80074bc:	4413      	add	r3, r2
 80074be:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80074c0:	69bb      	ldr	r3, [r7, #24]
 80074c2:	f023 0307 	bic.w	r3, r3, #7
 80074c6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80074c8:	69bb      	ldr	r3, [r7, #24]
 80074ca:	f003 0307 	and.w	r3, r3, #7
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d00a      	beq.n	80074e8 <prvInitialiseNewTask+0x58>
	__asm volatile
 80074d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074d6:	f383 8811 	msr	BASEPRI, r3
 80074da:	f3bf 8f6f 	isb	sy
 80074de:	f3bf 8f4f 	dsb	sy
 80074e2:	617b      	str	r3, [r7, #20]
}
 80074e4:	bf00      	nop
 80074e6:	e7fe      	b.n	80074e6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d01f      	beq.n	800752e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80074ee:	2300      	movs	r3, #0
 80074f0:	61fb      	str	r3, [r7, #28]
 80074f2:	e012      	b.n	800751a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80074f4:	68ba      	ldr	r2, [r7, #8]
 80074f6:	69fb      	ldr	r3, [r7, #28]
 80074f8:	4413      	add	r3, r2
 80074fa:	7819      	ldrb	r1, [r3, #0]
 80074fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80074fe:	69fb      	ldr	r3, [r7, #28]
 8007500:	4413      	add	r3, r2
 8007502:	3334      	adds	r3, #52	; 0x34
 8007504:	460a      	mov	r2, r1
 8007506:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007508:	68ba      	ldr	r2, [r7, #8]
 800750a:	69fb      	ldr	r3, [r7, #28]
 800750c:	4413      	add	r3, r2
 800750e:	781b      	ldrb	r3, [r3, #0]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d006      	beq.n	8007522 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007514:	69fb      	ldr	r3, [r7, #28]
 8007516:	3301      	adds	r3, #1
 8007518:	61fb      	str	r3, [r7, #28]
 800751a:	69fb      	ldr	r3, [r7, #28]
 800751c:	2b0f      	cmp	r3, #15
 800751e:	d9e9      	bls.n	80074f4 <prvInitialiseNewTask+0x64>
 8007520:	e000      	b.n	8007524 <prvInitialiseNewTask+0x94>
			{
				break;
 8007522:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007524:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007526:	2200      	movs	r2, #0
 8007528:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800752c:	e003      	b.n	8007536 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800752e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007530:	2200      	movs	r2, #0
 8007532:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007536:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007538:	2b37      	cmp	r3, #55	; 0x37
 800753a:	d901      	bls.n	8007540 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800753c:	2337      	movs	r3, #55	; 0x37
 800753e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007540:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007542:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007544:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007546:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007548:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800754a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800754c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800754e:	2200      	movs	r2, #0
 8007550:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007552:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007554:	3304      	adds	r3, #4
 8007556:	4618      	mov	r0, r3
 8007558:	f7fe fe56 	bl	8006208 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800755c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800755e:	3318      	adds	r3, #24
 8007560:	4618      	mov	r0, r3
 8007562:	f7fe fe51 	bl	8006208 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007566:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007568:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800756a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800756c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800756e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007572:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007574:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007576:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007578:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800757a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800757c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800757e:	2200      	movs	r2, #0
 8007580:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007584:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007586:	2200      	movs	r2, #0
 8007588:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800758c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800758e:	3354      	adds	r3, #84	; 0x54
 8007590:	2260      	movs	r2, #96	; 0x60
 8007592:	2100      	movs	r1, #0
 8007594:	4618      	mov	r0, r3
 8007596:	f001 ffc3 	bl	8009520 <memset>
 800759a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800759c:	4a0c      	ldr	r2, [pc, #48]	; (80075d0 <prvInitialiseNewTask+0x140>)
 800759e:	659a      	str	r2, [r3, #88]	; 0x58
 80075a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075a2:	4a0c      	ldr	r2, [pc, #48]	; (80075d4 <prvInitialiseNewTask+0x144>)
 80075a4:	65da      	str	r2, [r3, #92]	; 0x5c
 80075a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075a8:	4a0b      	ldr	r2, [pc, #44]	; (80075d8 <prvInitialiseNewTask+0x148>)
 80075aa:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80075ac:	683a      	ldr	r2, [r7, #0]
 80075ae:	68f9      	ldr	r1, [r7, #12]
 80075b0:	69b8      	ldr	r0, [r7, #24]
 80075b2:	f001 fa3f 	bl	8008a34 <pxPortInitialiseStack>
 80075b6:	4602      	mov	r2, r0
 80075b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075ba:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80075bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d002      	beq.n	80075c8 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80075c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80075c6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80075c8:	bf00      	nop
 80075ca:	3720      	adds	r7, #32
 80075cc:	46bd      	mov	sp, r7
 80075ce:	bd80      	pop	{r7, pc}
 80075d0:	0800cf7c 	.word	0x0800cf7c
 80075d4:	0800cf9c 	.word	0x0800cf9c
 80075d8:	0800cf5c 	.word	0x0800cf5c

080075dc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80075dc:	b580      	push	{r7, lr}
 80075de:	b082      	sub	sp, #8
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80075e4:	f001 fb56 	bl	8008c94 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80075e8:	4b2d      	ldr	r3, [pc, #180]	; (80076a0 <prvAddNewTaskToReadyList+0xc4>)
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	3301      	adds	r3, #1
 80075ee:	4a2c      	ldr	r2, [pc, #176]	; (80076a0 <prvAddNewTaskToReadyList+0xc4>)
 80075f0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80075f2:	4b2c      	ldr	r3, [pc, #176]	; (80076a4 <prvAddNewTaskToReadyList+0xc8>)
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d109      	bne.n	800760e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80075fa:	4a2a      	ldr	r2, [pc, #168]	; (80076a4 <prvAddNewTaskToReadyList+0xc8>)
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007600:	4b27      	ldr	r3, [pc, #156]	; (80076a0 <prvAddNewTaskToReadyList+0xc4>)
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	2b01      	cmp	r3, #1
 8007606:	d110      	bne.n	800762a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007608:	f000 fc26 	bl	8007e58 <prvInitialiseTaskLists>
 800760c:	e00d      	b.n	800762a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800760e:	4b26      	ldr	r3, [pc, #152]	; (80076a8 <prvAddNewTaskToReadyList+0xcc>)
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	2b00      	cmp	r3, #0
 8007614:	d109      	bne.n	800762a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007616:	4b23      	ldr	r3, [pc, #140]	; (80076a4 <prvAddNewTaskToReadyList+0xc8>)
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007620:	429a      	cmp	r2, r3
 8007622:	d802      	bhi.n	800762a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007624:	4a1f      	ldr	r2, [pc, #124]	; (80076a4 <prvAddNewTaskToReadyList+0xc8>)
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800762a:	4b20      	ldr	r3, [pc, #128]	; (80076ac <prvAddNewTaskToReadyList+0xd0>)
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	3301      	adds	r3, #1
 8007630:	4a1e      	ldr	r2, [pc, #120]	; (80076ac <prvAddNewTaskToReadyList+0xd0>)
 8007632:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007634:	4b1d      	ldr	r3, [pc, #116]	; (80076ac <prvAddNewTaskToReadyList+0xd0>)
 8007636:	681a      	ldr	r2, [r3, #0]
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007640:	4b1b      	ldr	r3, [pc, #108]	; (80076b0 <prvAddNewTaskToReadyList+0xd4>)
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	429a      	cmp	r2, r3
 8007646:	d903      	bls.n	8007650 <prvAddNewTaskToReadyList+0x74>
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800764c:	4a18      	ldr	r2, [pc, #96]	; (80076b0 <prvAddNewTaskToReadyList+0xd4>)
 800764e:	6013      	str	r3, [r2, #0]
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007654:	4613      	mov	r3, r2
 8007656:	009b      	lsls	r3, r3, #2
 8007658:	4413      	add	r3, r2
 800765a:	009b      	lsls	r3, r3, #2
 800765c:	4a15      	ldr	r2, [pc, #84]	; (80076b4 <prvAddNewTaskToReadyList+0xd8>)
 800765e:	441a      	add	r2, r3
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	3304      	adds	r3, #4
 8007664:	4619      	mov	r1, r3
 8007666:	4610      	mov	r0, r2
 8007668:	f7fe fddb 	bl	8006222 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800766c:	f001 fb42 	bl	8008cf4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007670:	4b0d      	ldr	r3, [pc, #52]	; (80076a8 <prvAddNewTaskToReadyList+0xcc>)
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	2b00      	cmp	r3, #0
 8007676:	d00e      	beq.n	8007696 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007678:	4b0a      	ldr	r3, [pc, #40]	; (80076a4 <prvAddNewTaskToReadyList+0xc8>)
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007682:	429a      	cmp	r2, r3
 8007684:	d207      	bcs.n	8007696 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007686:	4b0c      	ldr	r3, [pc, #48]	; (80076b8 <prvAddNewTaskToReadyList+0xdc>)
 8007688:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800768c:	601a      	str	r2, [r3, #0]
 800768e:	f3bf 8f4f 	dsb	sy
 8007692:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007696:	bf00      	nop
 8007698:	3708      	adds	r7, #8
 800769a:	46bd      	mov	sp, r7
 800769c:	bd80      	pop	{r7, pc}
 800769e:	bf00      	nop
 80076a0:	2000140c 	.word	0x2000140c
 80076a4:	20000f38 	.word	0x20000f38
 80076a8:	20001418 	.word	0x20001418
 80076ac:	20001428 	.word	0x20001428
 80076b0:	20001414 	.word	0x20001414
 80076b4:	20000f3c 	.word	0x20000f3c
 80076b8:	e000ed04 	.word	0xe000ed04

080076bc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80076bc:	b580      	push	{r7, lr}
 80076be:	b084      	sub	sp, #16
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80076c4:	2300      	movs	r3, #0
 80076c6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d017      	beq.n	80076fe <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80076ce:	4b13      	ldr	r3, [pc, #76]	; (800771c <vTaskDelay+0x60>)
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d00a      	beq.n	80076ec <vTaskDelay+0x30>
	__asm volatile
 80076d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076da:	f383 8811 	msr	BASEPRI, r3
 80076de:	f3bf 8f6f 	isb	sy
 80076e2:	f3bf 8f4f 	dsb	sy
 80076e6:	60bb      	str	r3, [r7, #8]
}
 80076e8:	bf00      	nop
 80076ea:	e7fe      	b.n	80076ea <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80076ec:	f000 f88a 	bl	8007804 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80076f0:	2100      	movs	r1, #0
 80076f2:	6878      	ldr	r0, [r7, #4]
 80076f4:	f000 fdfc 	bl	80082f0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80076f8:	f000 f892 	bl	8007820 <xTaskResumeAll>
 80076fc:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d107      	bne.n	8007714 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007704:	4b06      	ldr	r3, [pc, #24]	; (8007720 <vTaskDelay+0x64>)
 8007706:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800770a:	601a      	str	r2, [r3, #0]
 800770c:	f3bf 8f4f 	dsb	sy
 8007710:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007714:	bf00      	nop
 8007716:	3710      	adds	r7, #16
 8007718:	46bd      	mov	sp, r7
 800771a:	bd80      	pop	{r7, pc}
 800771c:	20001434 	.word	0x20001434
 8007720:	e000ed04 	.word	0xe000ed04

08007724 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007724:	b580      	push	{r7, lr}
 8007726:	b08a      	sub	sp, #40	; 0x28
 8007728:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800772a:	2300      	movs	r3, #0
 800772c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800772e:	2300      	movs	r3, #0
 8007730:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007732:	463a      	mov	r2, r7
 8007734:	1d39      	adds	r1, r7, #4
 8007736:	f107 0308 	add.w	r3, r7, #8
 800773a:	4618      	mov	r0, r3
 800773c:	f7fe fd10 	bl	8006160 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007740:	6839      	ldr	r1, [r7, #0]
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	68ba      	ldr	r2, [r7, #8]
 8007746:	9202      	str	r2, [sp, #8]
 8007748:	9301      	str	r3, [sp, #4]
 800774a:	2300      	movs	r3, #0
 800774c:	9300      	str	r3, [sp, #0]
 800774e:	2300      	movs	r3, #0
 8007750:	460a      	mov	r2, r1
 8007752:	4924      	ldr	r1, [pc, #144]	; (80077e4 <vTaskStartScheduler+0xc0>)
 8007754:	4824      	ldr	r0, [pc, #144]	; (80077e8 <vTaskStartScheduler+0xc4>)
 8007756:	f7ff fdf9 	bl	800734c <xTaskCreateStatic>
 800775a:	4603      	mov	r3, r0
 800775c:	4a23      	ldr	r2, [pc, #140]	; (80077ec <vTaskStartScheduler+0xc8>)
 800775e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007760:	4b22      	ldr	r3, [pc, #136]	; (80077ec <vTaskStartScheduler+0xc8>)
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	2b00      	cmp	r3, #0
 8007766:	d002      	beq.n	800776e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007768:	2301      	movs	r3, #1
 800776a:	617b      	str	r3, [r7, #20]
 800776c:	e001      	b.n	8007772 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800776e:	2300      	movs	r3, #0
 8007770:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007772:	697b      	ldr	r3, [r7, #20]
 8007774:	2b01      	cmp	r3, #1
 8007776:	d102      	bne.n	800777e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007778:	f000 fe0e 	bl	8008398 <xTimerCreateTimerTask>
 800777c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800777e:	697b      	ldr	r3, [r7, #20]
 8007780:	2b01      	cmp	r3, #1
 8007782:	d11b      	bne.n	80077bc <vTaskStartScheduler+0x98>
	__asm volatile
 8007784:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007788:	f383 8811 	msr	BASEPRI, r3
 800778c:	f3bf 8f6f 	isb	sy
 8007790:	f3bf 8f4f 	dsb	sy
 8007794:	613b      	str	r3, [r7, #16]
}
 8007796:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007798:	4b15      	ldr	r3, [pc, #84]	; (80077f0 <vTaskStartScheduler+0xcc>)
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	3354      	adds	r3, #84	; 0x54
 800779e:	4a15      	ldr	r2, [pc, #84]	; (80077f4 <vTaskStartScheduler+0xd0>)
 80077a0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80077a2:	4b15      	ldr	r3, [pc, #84]	; (80077f8 <vTaskStartScheduler+0xd4>)
 80077a4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80077a8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80077aa:	4b14      	ldr	r3, [pc, #80]	; (80077fc <vTaskStartScheduler+0xd8>)
 80077ac:	2201      	movs	r2, #1
 80077ae:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80077b0:	4b13      	ldr	r3, [pc, #76]	; (8007800 <vTaskStartScheduler+0xdc>)
 80077b2:	2200      	movs	r2, #0
 80077b4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80077b6:	f001 f9cb 	bl	8008b50 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80077ba:	e00e      	b.n	80077da <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80077bc:	697b      	ldr	r3, [r7, #20]
 80077be:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80077c2:	d10a      	bne.n	80077da <vTaskStartScheduler+0xb6>
	__asm volatile
 80077c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077c8:	f383 8811 	msr	BASEPRI, r3
 80077cc:	f3bf 8f6f 	isb	sy
 80077d0:	f3bf 8f4f 	dsb	sy
 80077d4:	60fb      	str	r3, [r7, #12]
}
 80077d6:	bf00      	nop
 80077d8:	e7fe      	b.n	80077d8 <vTaskStartScheduler+0xb4>
}
 80077da:	bf00      	nop
 80077dc:	3718      	adds	r7, #24
 80077de:	46bd      	mov	sp, r7
 80077e0:	bd80      	pop	{r7, pc}
 80077e2:	bf00      	nop
 80077e4:	0800c88c 	.word	0x0800c88c
 80077e8:	08007e29 	.word	0x08007e29
 80077ec:	20001430 	.word	0x20001430
 80077f0:	20000f38 	.word	0x20000f38
 80077f4:	2000041c 	.word	0x2000041c
 80077f8:	2000142c 	.word	0x2000142c
 80077fc:	20001418 	.word	0x20001418
 8007800:	20001410 	.word	0x20001410

08007804 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007804:	b480      	push	{r7}
 8007806:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007808:	4b04      	ldr	r3, [pc, #16]	; (800781c <vTaskSuspendAll+0x18>)
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	3301      	adds	r3, #1
 800780e:	4a03      	ldr	r2, [pc, #12]	; (800781c <vTaskSuspendAll+0x18>)
 8007810:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007812:	bf00      	nop
 8007814:	46bd      	mov	sp, r7
 8007816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800781a:	4770      	bx	lr
 800781c:	20001434 	.word	0x20001434

08007820 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007820:	b580      	push	{r7, lr}
 8007822:	b084      	sub	sp, #16
 8007824:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007826:	2300      	movs	r3, #0
 8007828:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800782a:	2300      	movs	r3, #0
 800782c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800782e:	4b42      	ldr	r3, [pc, #264]	; (8007938 <xTaskResumeAll+0x118>)
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	2b00      	cmp	r3, #0
 8007834:	d10a      	bne.n	800784c <xTaskResumeAll+0x2c>
	__asm volatile
 8007836:	f04f 0350 	mov.w	r3, #80	; 0x50
 800783a:	f383 8811 	msr	BASEPRI, r3
 800783e:	f3bf 8f6f 	isb	sy
 8007842:	f3bf 8f4f 	dsb	sy
 8007846:	603b      	str	r3, [r7, #0]
}
 8007848:	bf00      	nop
 800784a:	e7fe      	b.n	800784a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800784c:	f001 fa22 	bl	8008c94 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007850:	4b39      	ldr	r3, [pc, #228]	; (8007938 <xTaskResumeAll+0x118>)
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	3b01      	subs	r3, #1
 8007856:	4a38      	ldr	r2, [pc, #224]	; (8007938 <xTaskResumeAll+0x118>)
 8007858:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800785a:	4b37      	ldr	r3, [pc, #220]	; (8007938 <xTaskResumeAll+0x118>)
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	2b00      	cmp	r3, #0
 8007860:	d162      	bne.n	8007928 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007862:	4b36      	ldr	r3, [pc, #216]	; (800793c <xTaskResumeAll+0x11c>)
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	2b00      	cmp	r3, #0
 8007868:	d05e      	beq.n	8007928 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800786a:	e02f      	b.n	80078cc <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800786c:	4b34      	ldr	r3, [pc, #208]	; (8007940 <xTaskResumeAll+0x120>)
 800786e:	68db      	ldr	r3, [r3, #12]
 8007870:	68db      	ldr	r3, [r3, #12]
 8007872:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	3318      	adds	r3, #24
 8007878:	4618      	mov	r0, r3
 800787a:	f7fe fd2f 	bl	80062dc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	3304      	adds	r3, #4
 8007882:	4618      	mov	r0, r3
 8007884:	f7fe fd2a 	bl	80062dc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800788c:	4b2d      	ldr	r3, [pc, #180]	; (8007944 <xTaskResumeAll+0x124>)
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	429a      	cmp	r2, r3
 8007892:	d903      	bls.n	800789c <xTaskResumeAll+0x7c>
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007898:	4a2a      	ldr	r2, [pc, #168]	; (8007944 <xTaskResumeAll+0x124>)
 800789a:	6013      	str	r3, [r2, #0]
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078a0:	4613      	mov	r3, r2
 80078a2:	009b      	lsls	r3, r3, #2
 80078a4:	4413      	add	r3, r2
 80078a6:	009b      	lsls	r3, r3, #2
 80078a8:	4a27      	ldr	r2, [pc, #156]	; (8007948 <xTaskResumeAll+0x128>)
 80078aa:	441a      	add	r2, r3
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	3304      	adds	r3, #4
 80078b0:	4619      	mov	r1, r3
 80078b2:	4610      	mov	r0, r2
 80078b4:	f7fe fcb5 	bl	8006222 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078bc:	4b23      	ldr	r3, [pc, #140]	; (800794c <xTaskResumeAll+0x12c>)
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078c2:	429a      	cmp	r2, r3
 80078c4:	d302      	bcc.n	80078cc <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80078c6:	4b22      	ldr	r3, [pc, #136]	; (8007950 <xTaskResumeAll+0x130>)
 80078c8:	2201      	movs	r2, #1
 80078ca:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80078cc:	4b1c      	ldr	r3, [pc, #112]	; (8007940 <xTaskResumeAll+0x120>)
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d1cb      	bne.n	800786c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d001      	beq.n	80078de <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80078da:	f000 fb5f 	bl	8007f9c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80078de:	4b1d      	ldr	r3, [pc, #116]	; (8007954 <xTaskResumeAll+0x134>)
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d010      	beq.n	800790c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80078ea:	f000 f847 	bl	800797c <xTaskIncrementTick>
 80078ee:	4603      	mov	r3, r0
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d002      	beq.n	80078fa <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80078f4:	4b16      	ldr	r3, [pc, #88]	; (8007950 <xTaskResumeAll+0x130>)
 80078f6:	2201      	movs	r2, #1
 80078f8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	3b01      	subs	r3, #1
 80078fe:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2b00      	cmp	r3, #0
 8007904:	d1f1      	bne.n	80078ea <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8007906:	4b13      	ldr	r3, [pc, #76]	; (8007954 <xTaskResumeAll+0x134>)
 8007908:	2200      	movs	r2, #0
 800790a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800790c:	4b10      	ldr	r3, [pc, #64]	; (8007950 <xTaskResumeAll+0x130>)
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	2b00      	cmp	r3, #0
 8007912:	d009      	beq.n	8007928 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007914:	2301      	movs	r3, #1
 8007916:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007918:	4b0f      	ldr	r3, [pc, #60]	; (8007958 <xTaskResumeAll+0x138>)
 800791a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800791e:	601a      	str	r2, [r3, #0]
 8007920:	f3bf 8f4f 	dsb	sy
 8007924:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007928:	f001 f9e4 	bl	8008cf4 <vPortExitCritical>

	return xAlreadyYielded;
 800792c:	68bb      	ldr	r3, [r7, #8]
}
 800792e:	4618      	mov	r0, r3
 8007930:	3710      	adds	r7, #16
 8007932:	46bd      	mov	sp, r7
 8007934:	bd80      	pop	{r7, pc}
 8007936:	bf00      	nop
 8007938:	20001434 	.word	0x20001434
 800793c:	2000140c 	.word	0x2000140c
 8007940:	200013cc 	.word	0x200013cc
 8007944:	20001414 	.word	0x20001414
 8007948:	20000f3c 	.word	0x20000f3c
 800794c:	20000f38 	.word	0x20000f38
 8007950:	20001420 	.word	0x20001420
 8007954:	2000141c 	.word	0x2000141c
 8007958:	e000ed04 	.word	0xe000ed04

0800795c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800795c:	b480      	push	{r7}
 800795e:	b083      	sub	sp, #12
 8007960:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007962:	4b05      	ldr	r3, [pc, #20]	; (8007978 <xTaskGetTickCount+0x1c>)
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007968:	687b      	ldr	r3, [r7, #4]
}
 800796a:	4618      	mov	r0, r3
 800796c:	370c      	adds	r7, #12
 800796e:	46bd      	mov	sp, r7
 8007970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007974:	4770      	bx	lr
 8007976:	bf00      	nop
 8007978:	20001410 	.word	0x20001410

0800797c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800797c:	b580      	push	{r7, lr}
 800797e:	b086      	sub	sp, #24
 8007980:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007982:	2300      	movs	r3, #0
 8007984:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007986:	4b4f      	ldr	r3, [pc, #316]	; (8007ac4 <xTaskIncrementTick+0x148>)
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	2b00      	cmp	r3, #0
 800798c:	f040 808f 	bne.w	8007aae <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007990:	4b4d      	ldr	r3, [pc, #308]	; (8007ac8 <xTaskIncrementTick+0x14c>)
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	3301      	adds	r3, #1
 8007996:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007998:	4a4b      	ldr	r2, [pc, #300]	; (8007ac8 <xTaskIncrementTick+0x14c>)
 800799a:	693b      	ldr	r3, [r7, #16]
 800799c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800799e:	693b      	ldr	r3, [r7, #16]
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d120      	bne.n	80079e6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80079a4:	4b49      	ldr	r3, [pc, #292]	; (8007acc <xTaskIncrementTick+0x150>)
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d00a      	beq.n	80079c4 <xTaskIncrementTick+0x48>
	__asm volatile
 80079ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079b2:	f383 8811 	msr	BASEPRI, r3
 80079b6:	f3bf 8f6f 	isb	sy
 80079ba:	f3bf 8f4f 	dsb	sy
 80079be:	603b      	str	r3, [r7, #0]
}
 80079c0:	bf00      	nop
 80079c2:	e7fe      	b.n	80079c2 <xTaskIncrementTick+0x46>
 80079c4:	4b41      	ldr	r3, [pc, #260]	; (8007acc <xTaskIncrementTick+0x150>)
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	60fb      	str	r3, [r7, #12]
 80079ca:	4b41      	ldr	r3, [pc, #260]	; (8007ad0 <xTaskIncrementTick+0x154>)
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	4a3f      	ldr	r2, [pc, #252]	; (8007acc <xTaskIncrementTick+0x150>)
 80079d0:	6013      	str	r3, [r2, #0]
 80079d2:	4a3f      	ldr	r2, [pc, #252]	; (8007ad0 <xTaskIncrementTick+0x154>)
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	6013      	str	r3, [r2, #0]
 80079d8:	4b3e      	ldr	r3, [pc, #248]	; (8007ad4 <xTaskIncrementTick+0x158>)
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	3301      	adds	r3, #1
 80079de:	4a3d      	ldr	r2, [pc, #244]	; (8007ad4 <xTaskIncrementTick+0x158>)
 80079e0:	6013      	str	r3, [r2, #0]
 80079e2:	f000 fadb 	bl	8007f9c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80079e6:	4b3c      	ldr	r3, [pc, #240]	; (8007ad8 <xTaskIncrementTick+0x15c>)
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	693a      	ldr	r2, [r7, #16]
 80079ec:	429a      	cmp	r2, r3
 80079ee:	d349      	bcc.n	8007a84 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80079f0:	4b36      	ldr	r3, [pc, #216]	; (8007acc <xTaskIncrementTick+0x150>)
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d104      	bne.n	8007a04 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80079fa:	4b37      	ldr	r3, [pc, #220]	; (8007ad8 <xTaskIncrementTick+0x15c>)
 80079fc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007a00:	601a      	str	r2, [r3, #0]
					break;
 8007a02:	e03f      	b.n	8007a84 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a04:	4b31      	ldr	r3, [pc, #196]	; (8007acc <xTaskIncrementTick+0x150>)
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	68db      	ldr	r3, [r3, #12]
 8007a0a:	68db      	ldr	r3, [r3, #12]
 8007a0c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007a0e:	68bb      	ldr	r3, [r7, #8]
 8007a10:	685b      	ldr	r3, [r3, #4]
 8007a12:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007a14:	693a      	ldr	r2, [r7, #16]
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	429a      	cmp	r2, r3
 8007a1a:	d203      	bcs.n	8007a24 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007a1c:	4a2e      	ldr	r2, [pc, #184]	; (8007ad8 <xTaskIncrementTick+0x15c>)
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007a22:	e02f      	b.n	8007a84 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007a24:	68bb      	ldr	r3, [r7, #8]
 8007a26:	3304      	adds	r3, #4
 8007a28:	4618      	mov	r0, r3
 8007a2a:	f7fe fc57 	bl	80062dc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007a2e:	68bb      	ldr	r3, [r7, #8]
 8007a30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d004      	beq.n	8007a40 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007a36:	68bb      	ldr	r3, [r7, #8]
 8007a38:	3318      	adds	r3, #24
 8007a3a:	4618      	mov	r0, r3
 8007a3c:	f7fe fc4e 	bl	80062dc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007a40:	68bb      	ldr	r3, [r7, #8]
 8007a42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a44:	4b25      	ldr	r3, [pc, #148]	; (8007adc <xTaskIncrementTick+0x160>)
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	429a      	cmp	r2, r3
 8007a4a:	d903      	bls.n	8007a54 <xTaskIncrementTick+0xd8>
 8007a4c:	68bb      	ldr	r3, [r7, #8]
 8007a4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a50:	4a22      	ldr	r2, [pc, #136]	; (8007adc <xTaskIncrementTick+0x160>)
 8007a52:	6013      	str	r3, [r2, #0]
 8007a54:	68bb      	ldr	r3, [r7, #8]
 8007a56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a58:	4613      	mov	r3, r2
 8007a5a:	009b      	lsls	r3, r3, #2
 8007a5c:	4413      	add	r3, r2
 8007a5e:	009b      	lsls	r3, r3, #2
 8007a60:	4a1f      	ldr	r2, [pc, #124]	; (8007ae0 <xTaskIncrementTick+0x164>)
 8007a62:	441a      	add	r2, r3
 8007a64:	68bb      	ldr	r3, [r7, #8]
 8007a66:	3304      	adds	r3, #4
 8007a68:	4619      	mov	r1, r3
 8007a6a:	4610      	mov	r0, r2
 8007a6c:	f7fe fbd9 	bl	8006222 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007a70:	68bb      	ldr	r3, [r7, #8]
 8007a72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a74:	4b1b      	ldr	r3, [pc, #108]	; (8007ae4 <xTaskIncrementTick+0x168>)
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a7a:	429a      	cmp	r2, r3
 8007a7c:	d3b8      	bcc.n	80079f0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8007a7e:	2301      	movs	r3, #1
 8007a80:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007a82:	e7b5      	b.n	80079f0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007a84:	4b17      	ldr	r3, [pc, #92]	; (8007ae4 <xTaskIncrementTick+0x168>)
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a8a:	4915      	ldr	r1, [pc, #84]	; (8007ae0 <xTaskIncrementTick+0x164>)
 8007a8c:	4613      	mov	r3, r2
 8007a8e:	009b      	lsls	r3, r3, #2
 8007a90:	4413      	add	r3, r2
 8007a92:	009b      	lsls	r3, r3, #2
 8007a94:	440b      	add	r3, r1
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	2b01      	cmp	r3, #1
 8007a9a:	d901      	bls.n	8007aa0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8007a9c:	2301      	movs	r3, #1
 8007a9e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007aa0:	4b11      	ldr	r3, [pc, #68]	; (8007ae8 <xTaskIncrementTick+0x16c>)
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d007      	beq.n	8007ab8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8007aa8:	2301      	movs	r3, #1
 8007aaa:	617b      	str	r3, [r7, #20]
 8007aac:	e004      	b.n	8007ab8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007aae:	4b0f      	ldr	r3, [pc, #60]	; (8007aec <xTaskIncrementTick+0x170>)
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	3301      	adds	r3, #1
 8007ab4:	4a0d      	ldr	r2, [pc, #52]	; (8007aec <xTaskIncrementTick+0x170>)
 8007ab6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007ab8:	697b      	ldr	r3, [r7, #20]
}
 8007aba:	4618      	mov	r0, r3
 8007abc:	3718      	adds	r7, #24
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	bd80      	pop	{r7, pc}
 8007ac2:	bf00      	nop
 8007ac4:	20001434 	.word	0x20001434
 8007ac8:	20001410 	.word	0x20001410
 8007acc:	200013c4 	.word	0x200013c4
 8007ad0:	200013c8 	.word	0x200013c8
 8007ad4:	20001424 	.word	0x20001424
 8007ad8:	2000142c 	.word	0x2000142c
 8007adc:	20001414 	.word	0x20001414
 8007ae0:	20000f3c 	.word	0x20000f3c
 8007ae4:	20000f38 	.word	0x20000f38
 8007ae8:	20001420 	.word	0x20001420
 8007aec:	2000141c 	.word	0x2000141c

08007af0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007af0:	b480      	push	{r7}
 8007af2:	b085      	sub	sp, #20
 8007af4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007af6:	4b2a      	ldr	r3, [pc, #168]	; (8007ba0 <vTaskSwitchContext+0xb0>)
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d003      	beq.n	8007b06 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007afe:	4b29      	ldr	r3, [pc, #164]	; (8007ba4 <vTaskSwitchContext+0xb4>)
 8007b00:	2201      	movs	r2, #1
 8007b02:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007b04:	e046      	b.n	8007b94 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8007b06:	4b27      	ldr	r3, [pc, #156]	; (8007ba4 <vTaskSwitchContext+0xb4>)
 8007b08:	2200      	movs	r2, #0
 8007b0a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b0c:	4b26      	ldr	r3, [pc, #152]	; (8007ba8 <vTaskSwitchContext+0xb8>)
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	60fb      	str	r3, [r7, #12]
 8007b12:	e010      	b.n	8007b36 <vTaskSwitchContext+0x46>
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d10a      	bne.n	8007b30 <vTaskSwitchContext+0x40>
	__asm volatile
 8007b1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b1e:	f383 8811 	msr	BASEPRI, r3
 8007b22:	f3bf 8f6f 	isb	sy
 8007b26:	f3bf 8f4f 	dsb	sy
 8007b2a:	607b      	str	r3, [r7, #4]
}
 8007b2c:	bf00      	nop
 8007b2e:	e7fe      	b.n	8007b2e <vTaskSwitchContext+0x3e>
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	3b01      	subs	r3, #1
 8007b34:	60fb      	str	r3, [r7, #12]
 8007b36:	491d      	ldr	r1, [pc, #116]	; (8007bac <vTaskSwitchContext+0xbc>)
 8007b38:	68fa      	ldr	r2, [r7, #12]
 8007b3a:	4613      	mov	r3, r2
 8007b3c:	009b      	lsls	r3, r3, #2
 8007b3e:	4413      	add	r3, r2
 8007b40:	009b      	lsls	r3, r3, #2
 8007b42:	440b      	add	r3, r1
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d0e4      	beq.n	8007b14 <vTaskSwitchContext+0x24>
 8007b4a:	68fa      	ldr	r2, [r7, #12]
 8007b4c:	4613      	mov	r3, r2
 8007b4e:	009b      	lsls	r3, r3, #2
 8007b50:	4413      	add	r3, r2
 8007b52:	009b      	lsls	r3, r3, #2
 8007b54:	4a15      	ldr	r2, [pc, #84]	; (8007bac <vTaskSwitchContext+0xbc>)
 8007b56:	4413      	add	r3, r2
 8007b58:	60bb      	str	r3, [r7, #8]
 8007b5a:	68bb      	ldr	r3, [r7, #8]
 8007b5c:	685b      	ldr	r3, [r3, #4]
 8007b5e:	685a      	ldr	r2, [r3, #4]
 8007b60:	68bb      	ldr	r3, [r7, #8]
 8007b62:	605a      	str	r2, [r3, #4]
 8007b64:	68bb      	ldr	r3, [r7, #8]
 8007b66:	685a      	ldr	r2, [r3, #4]
 8007b68:	68bb      	ldr	r3, [r7, #8]
 8007b6a:	3308      	adds	r3, #8
 8007b6c:	429a      	cmp	r2, r3
 8007b6e:	d104      	bne.n	8007b7a <vTaskSwitchContext+0x8a>
 8007b70:	68bb      	ldr	r3, [r7, #8]
 8007b72:	685b      	ldr	r3, [r3, #4]
 8007b74:	685a      	ldr	r2, [r3, #4]
 8007b76:	68bb      	ldr	r3, [r7, #8]
 8007b78:	605a      	str	r2, [r3, #4]
 8007b7a:	68bb      	ldr	r3, [r7, #8]
 8007b7c:	685b      	ldr	r3, [r3, #4]
 8007b7e:	68db      	ldr	r3, [r3, #12]
 8007b80:	4a0b      	ldr	r2, [pc, #44]	; (8007bb0 <vTaskSwitchContext+0xc0>)
 8007b82:	6013      	str	r3, [r2, #0]
 8007b84:	4a08      	ldr	r2, [pc, #32]	; (8007ba8 <vTaskSwitchContext+0xb8>)
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007b8a:	4b09      	ldr	r3, [pc, #36]	; (8007bb0 <vTaskSwitchContext+0xc0>)
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	3354      	adds	r3, #84	; 0x54
 8007b90:	4a08      	ldr	r2, [pc, #32]	; (8007bb4 <vTaskSwitchContext+0xc4>)
 8007b92:	6013      	str	r3, [r2, #0]
}
 8007b94:	bf00      	nop
 8007b96:	3714      	adds	r7, #20
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b9e:	4770      	bx	lr
 8007ba0:	20001434 	.word	0x20001434
 8007ba4:	20001420 	.word	0x20001420
 8007ba8:	20001414 	.word	0x20001414
 8007bac:	20000f3c 	.word	0x20000f3c
 8007bb0:	20000f38 	.word	0x20000f38
 8007bb4:	2000041c 	.word	0x2000041c

08007bb8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007bb8:	b580      	push	{r7, lr}
 8007bba:	b084      	sub	sp, #16
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	6078      	str	r0, [r7, #4]
 8007bc0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d10a      	bne.n	8007bde <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8007bc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bcc:	f383 8811 	msr	BASEPRI, r3
 8007bd0:	f3bf 8f6f 	isb	sy
 8007bd4:	f3bf 8f4f 	dsb	sy
 8007bd8:	60fb      	str	r3, [r7, #12]
}
 8007bda:	bf00      	nop
 8007bdc:	e7fe      	b.n	8007bdc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007bde:	4b07      	ldr	r3, [pc, #28]	; (8007bfc <vTaskPlaceOnEventList+0x44>)
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	3318      	adds	r3, #24
 8007be4:	4619      	mov	r1, r3
 8007be6:	6878      	ldr	r0, [r7, #4]
 8007be8:	f7fe fb3f 	bl	800626a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007bec:	2101      	movs	r1, #1
 8007bee:	6838      	ldr	r0, [r7, #0]
 8007bf0:	f000 fb7e 	bl	80082f0 <prvAddCurrentTaskToDelayedList>
}
 8007bf4:	bf00      	nop
 8007bf6:	3710      	adds	r7, #16
 8007bf8:	46bd      	mov	sp, r7
 8007bfa:	bd80      	pop	{r7, pc}
 8007bfc:	20000f38 	.word	0x20000f38

08007c00 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007c00:	b580      	push	{r7, lr}
 8007c02:	b086      	sub	sp, #24
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	60f8      	str	r0, [r7, #12]
 8007c08:	60b9      	str	r1, [r7, #8]
 8007c0a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d10a      	bne.n	8007c28 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8007c12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c16:	f383 8811 	msr	BASEPRI, r3
 8007c1a:	f3bf 8f6f 	isb	sy
 8007c1e:	f3bf 8f4f 	dsb	sy
 8007c22:	617b      	str	r3, [r7, #20]
}
 8007c24:	bf00      	nop
 8007c26:	e7fe      	b.n	8007c26 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007c28:	4b0a      	ldr	r3, [pc, #40]	; (8007c54 <vTaskPlaceOnEventListRestricted+0x54>)
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	3318      	adds	r3, #24
 8007c2e:	4619      	mov	r1, r3
 8007c30:	68f8      	ldr	r0, [r7, #12]
 8007c32:	f7fe faf6 	bl	8006222 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d002      	beq.n	8007c42 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8007c3c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007c40:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007c42:	6879      	ldr	r1, [r7, #4]
 8007c44:	68b8      	ldr	r0, [r7, #8]
 8007c46:	f000 fb53 	bl	80082f0 <prvAddCurrentTaskToDelayedList>
	}
 8007c4a:	bf00      	nop
 8007c4c:	3718      	adds	r7, #24
 8007c4e:	46bd      	mov	sp, r7
 8007c50:	bd80      	pop	{r7, pc}
 8007c52:	bf00      	nop
 8007c54:	20000f38 	.word	0x20000f38

08007c58 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b086      	sub	sp, #24
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	68db      	ldr	r3, [r3, #12]
 8007c64:	68db      	ldr	r3, [r3, #12]
 8007c66:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007c68:	693b      	ldr	r3, [r7, #16]
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d10a      	bne.n	8007c84 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8007c6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c72:	f383 8811 	msr	BASEPRI, r3
 8007c76:	f3bf 8f6f 	isb	sy
 8007c7a:	f3bf 8f4f 	dsb	sy
 8007c7e:	60fb      	str	r3, [r7, #12]
}
 8007c80:	bf00      	nop
 8007c82:	e7fe      	b.n	8007c82 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007c84:	693b      	ldr	r3, [r7, #16]
 8007c86:	3318      	adds	r3, #24
 8007c88:	4618      	mov	r0, r3
 8007c8a:	f7fe fb27 	bl	80062dc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007c8e:	4b1e      	ldr	r3, [pc, #120]	; (8007d08 <xTaskRemoveFromEventList+0xb0>)
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d11d      	bne.n	8007cd2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007c96:	693b      	ldr	r3, [r7, #16]
 8007c98:	3304      	adds	r3, #4
 8007c9a:	4618      	mov	r0, r3
 8007c9c:	f7fe fb1e 	bl	80062dc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007ca0:	693b      	ldr	r3, [r7, #16]
 8007ca2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ca4:	4b19      	ldr	r3, [pc, #100]	; (8007d0c <xTaskRemoveFromEventList+0xb4>)
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	429a      	cmp	r2, r3
 8007caa:	d903      	bls.n	8007cb4 <xTaskRemoveFromEventList+0x5c>
 8007cac:	693b      	ldr	r3, [r7, #16]
 8007cae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cb0:	4a16      	ldr	r2, [pc, #88]	; (8007d0c <xTaskRemoveFromEventList+0xb4>)
 8007cb2:	6013      	str	r3, [r2, #0]
 8007cb4:	693b      	ldr	r3, [r7, #16]
 8007cb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cb8:	4613      	mov	r3, r2
 8007cba:	009b      	lsls	r3, r3, #2
 8007cbc:	4413      	add	r3, r2
 8007cbe:	009b      	lsls	r3, r3, #2
 8007cc0:	4a13      	ldr	r2, [pc, #76]	; (8007d10 <xTaskRemoveFromEventList+0xb8>)
 8007cc2:	441a      	add	r2, r3
 8007cc4:	693b      	ldr	r3, [r7, #16]
 8007cc6:	3304      	adds	r3, #4
 8007cc8:	4619      	mov	r1, r3
 8007cca:	4610      	mov	r0, r2
 8007ccc:	f7fe faa9 	bl	8006222 <vListInsertEnd>
 8007cd0:	e005      	b.n	8007cde <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007cd2:	693b      	ldr	r3, [r7, #16]
 8007cd4:	3318      	adds	r3, #24
 8007cd6:	4619      	mov	r1, r3
 8007cd8:	480e      	ldr	r0, [pc, #56]	; (8007d14 <xTaskRemoveFromEventList+0xbc>)
 8007cda:	f7fe faa2 	bl	8006222 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007cde:	693b      	ldr	r3, [r7, #16]
 8007ce0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ce2:	4b0d      	ldr	r3, [pc, #52]	; (8007d18 <xTaskRemoveFromEventList+0xc0>)
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ce8:	429a      	cmp	r2, r3
 8007cea:	d905      	bls.n	8007cf8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007cec:	2301      	movs	r3, #1
 8007cee:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007cf0:	4b0a      	ldr	r3, [pc, #40]	; (8007d1c <xTaskRemoveFromEventList+0xc4>)
 8007cf2:	2201      	movs	r2, #1
 8007cf4:	601a      	str	r2, [r3, #0]
 8007cf6:	e001      	b.n	8007cfc <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8007cf8:	2300      	movs	r3, #0
 8007cfa:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007cfc:	697b      	ldr	r3, [r7, #20]
}
 8007cfe:	4618      	mov	r0, r3
 8007d00:	3718      	adds	r7, #24
 8007d02:	46bd      	mov	sp, r7
 8007d04:	bd80      	pop	{r7, pc}
 8007d06:	bf00      	nop
 8007d08:	20001434 	.word	0x20001434
 8007d0c:	20001414 	.word	0x20001414
 8007d10:	20000f3c 	.word	0x20000f3c
 8007d14:	200013cc 	.word	0x200013cc
 8007d18:	20000f38 	.word	0x20000f38
 8007d1c:	20001420 	.word	0x20001420

08007d20 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007d20:	b480      	push	{r7}
 8007d22:	b083      	sub	sp, #12
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007d28:	4b06      	ldr	r3, [pc, #24]	; (8007d44 <vTaskInternalSetTimeOutState+0x24>)
 8007d2a:	681a      	ldr	r2, [r3, #0]
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007d30:	4b05      	ldr	r3, [pc, #20]	; (8007d48 <vTaskInternalSetTimeOutState+0x28>)
 8007d32:	681a      	ldr	r2, [r3, #0]
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	605a      	str	r2, [r3, #4]
}
 8007d38:	bf00      	nop
 8007d3a:	370c      	adds	r7, #12
 8007d3c:	46bd      	mov	sp, r7
 8007d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d42:	4770      	bx	lr
 8007d44:	20001424 	.word	0x20001424
 8007d48:	20001410 	.word	0x20001410

08007d4c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	b088      	sub	sp, #32
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	6078      	str	r0, [r7, #4]
 8007d54:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d10a      	bne.n	8007d72 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8007d5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d60:	f383 8811 	msr	BASEPRI, r3
 8007d64:	f3bf 8f6f 	isb	sy
 8007d68:	f3bf 8f4f 	dsb	sy
 8007d6c:	613b      	str	r3, [r7, #16]
}
 8007d6e:	bf00      	nop
 8007d70:	e7fe      	b.n	8007d70 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007d72:	683b      	ldr	r3, [r7, #0]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d10a      	bne.n	8007d8e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8007d78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d7c:	f383 8811 	msr	BASEPRI, r3
 8007d80:	f3bf 8f6f 	isb	sy
 8007d84:	f3bf 8f4f 	dsb	sy
 8007d88:	60fb      	str	r3, [r7, #12]
}
 8007d8a:	bf00      	nop
 8007d8c:	e7fe      	b.n	8007d8c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8007d8e:	f000 ff81 	bl	8008c94 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007d92:	4b1d      	ldr	r3, [pc, #116]	; (8007e08 <xTaskCheckForTimeOut+0xbc>)
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	685b      	ldr	r3, [r3, #4]
 8007d9c:	69ba      	ldr	r2, [r7, #24]
 8007d9e:	1ad3      	subs	r3, r2, r3
 8007da0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007da2:	683b      	ldr	r3, [r7, #0]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007daa:	d102      	bne.n	8007db2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007dac:	2300      	movs	r3, #0
 8007dae:	61fb      	str	r3, [r7, #28]
 8007db0:	e023      	b.n	8007dfa <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681a      	ldr	r2, [r3, #0]
 8007db6:	4b15      	ldr	r3, [pc, #84]	; (8007e0c <xTaskCheckForTimeOut+0xc0>)
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	429a      	cmp	r2, r3
 8007dbc:	d007      	beq.n	8007dce <xTaskCheckForTimeOut+0x82>
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	685b      	ldr	r3, [r3, #4]
 8007dc2:	69ba      	ldr	r2, [r7, #24]
 8007dc4:	429a      	cmp	r2, r3
 8007dc6:	d302      	bcc.n	8007dce <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007dc8:	2301      	movs	r3, #1
 8007dca:	61fb      	str	r3, [r7, #28]
 8007dcc:	e015      	b.n	8007dfa <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007dce:	683b      	ldr	r3, [r7, #0]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	697a      	ldr	r2, [r7, #20]
 8007dd4:	429a      	cmp	r2, r3
 8007dd6:	d20b      	bcs.n	8007df0 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	681a      	ldr	r2, [r3, #0]
 8007ddc:	697b      	ldr	r3, [r7, #20]
 8007dde:	1ad2      	subs	r2, r2, r3
 8007de0:	683b      	ldr	r3, [r7, #0]
 8007de2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007de4:	6878      	ldr	r0, [r7, #4]
 8007de6:	f7ff ff9b 	bl	8007d20 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007dea:	2300      	movs	r3, #0
 8007dec:	61fb      	str	r3, [r7, #28]
 8007dee:	e004      	b.n	8007dfa <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007df0:	683b      	ldr	r3, [r7, #0]
 8007df2:	2200      	movs	r2, #0
 8007df4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007df6:	2301      	movs	r3, #1
 8007df8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007dfa:	f000 ff7b 	bl	8008cf4 <vPortExitCritical>

	return xReturn;
 8007dfe:	69fb      	ldr	r3, [r7, #28]
}
 8007e00:	4618      	mov	r0, r3
 8007e02:	3720      	adds	r7, #32
 8007e04:	46bd      	mov	sp, r7
 8007e06:	bd80      	pop	{r7, pc}
 8007e08:	20001410 	.word	0x20001410
 8007e0c:	20001424 	.word	0x20001424

08007e10 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007e10:	b480      	push	{r7}
 8007e12:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007e14:	4b03      	ldr	r3, [pc, #12]	; (8007e24 <vTaskMissedYield+0x14>)
 8007e16:	2201      	movs	r2, #1
 8007e18:	601a      	str	r2, [r3, #0]
}
 8007e1a:	bf00      	nop
 8007e1c:	46bd      	mov	sp, r7
 8007e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e22:	4770      	bx	lr
 8007e24:	20001420 	.word	0x20001420

08007e28 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b082      	sub	sp, #8
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007e30:	f000 f852 	bl	8007ed8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007e34:	4b06      	ldr	r3, [pc, #24]	; (8007e50 <prvIdleTask+0x28>)
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	2b01      	cmp	r3, #1
 8007e3a:	d9f9      	bls.n	8007e30 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007e3c:	4b05      	ldr	r3, [pc, #20]	; (8007e54 <prvIdleTask+0x2c>)
 8007e3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e42:	601a      	str	r2, [r3, #0]
 8007e44:	f3bf 8f4f 	dsb	sy
 8007e48:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007e4c:	e7f0      	b.n	8007e30 <prvIdleTask+0x8>
 8007e4e:	bf00      	nop
 8007e50:	20000f3c 	.word	0x20000f3c
 8007e54:	e000ed04 	.word	0xe000ed04

08007e58 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007e58:	b580      	push	{r7, lr}
 8007e5a:	b082      	sub	sp, #8
 8007e5c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007e5e:	2300      	movs	r3, #0
 8007e60:	607b      	str	r3, [r7, #4]
 8007e62:	e00c      	b.n	8007e7e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007e64:	687a      	ldr	r2, [r7, #4]
 8007e66:	4613      	mov	r3, r2
 8007e68:	009b      	lsls	r3, r3, #2
 8007e6a:	4413      	add	r3, r2
 8007e6c:	009b      	lsls	r3, r3, #2
 8007e6e:	4a12      	ldr	r2, [pc, #72]	; (8007eb8 <prvInitialiseTaskLists+0x60>)
 8007e70:	4413      	add	r3, r2
 8007e72:	4618      	mov	r0, r3
 8007e74:	f7fe f9a8 	bl	80061c8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	3301      	adds	r3, #1
 8007e7c:	607b      	str	r3, [r7, #4]
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	2b37      	cmp	r3, #55	; 0x37
 8007e82:	d9ef      	bls.n	8007e64 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007e84:	480d      	ldr	r0, [pc, #52]	; (8007ebc <prvInitialiseTaskLists+0x64>)
 8007e86:	f7fe f99f 	bl	80061c8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007e8a:	480d      	ldr	r0, [pc, #52]	; (8007ec0 <prvInitialiseTaskLists+0x68>)
 8007e8c:	f7fe f99c 	bl	80061c8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007e90:	480c      	ldr	r0, [pc, #48]	; (8007ec4 <prvInitialiseTaskLists+0x6c>)
 8007e92:	f7fe f999 	bl	80061c8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007e96:	480c      	ldr	r0, [pc, #48]	; (8007ec8 <prvInitialiseTaskLists+0x70>)
 8007e98:	f7fe f996 	bl	80061c8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007e9c:	480b      	ldr	r0, [pc, #44]	; (8007ecc <prvInitialiseTaskLists+0x74>)
 8007e9e:	f7fe f993 	bl	80061c8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007ea2:	4b0b      	ldr	r3, [pc, #44]	; (8007ed0 <prvInitialiseTaskLists+0x78>)
 8007ea4:	4a05      	ldr	r2, [pc, #20]	; (8007ebc <prvInitialiseTaskLists+0x64>)
 8007ea6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007ea8:	4b0a      	ldr	r3, [pc, #40]	; (8007ed4 <prvInitialiseTaskLists+0x7c>)
 8007eaa:	4a05      	ldr	r2, [pc, #20]	; (8007ec0 <prvInitialiseTaskLists+0x68>)
 8007eac:	601a      	str	r2, [r3, #0]
}
 8007eae:	bf00      	nop
 8007eb0:	3708      	adds	r7, #8
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	bd80      	pop	{r7, pc}
 8007eb6:	bf00      	nop
 8007eb8:	20000f3c 	.word	0x20000f3c
 8007ebc:	2000139c 	.word	0x2000139c
 8007ec0:	200013b0 	.word	0x200013b0
 8007ec4:	200013cc 	.word	0x200013cc
 8007ec8:	200013e0 	.word	0x200013e0
 8007ecc:	200013f8 	.word	0x200013f8
 8007ed0:	200013c4 	.word	0x200013c4
 8007ed4:	200013c8 	.word	0x200013c8

08007ed8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007ed8:	b580      	push	{r7, lr}
 8007eda:	b082      	sub	sp, #8
 8007edc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007ede:	e019      	b.n	8007f14 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007ee0:	f000 fed8 	bl	8008c94 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007ee4:	4b10      	ldr	r3, [pc, #64]	; (8007f28 <prvCheckTasksWaitingTermination+0x50>)
 8007ee6:	68db      	ldr	r3, [r3, #12]
 8007ee8:	68db      	ldr	r3, [r3, #12]
 8007eea:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	3304      	adds	r3, #4
 8007ef0:	4618      	mov	r0, r3
 8007ef2:	f7fe f9f3 	bl	80062dc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007ef6:	4b0d      	ldr	r3, [pc, #52]	; (8007f2c <prvCheckTasksWaitingTermination+0x54>)
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	3b01      	subs	r3, #1
 8007efc:	4a0b      	ldr	r2, [pc, #44]	; (8007f2c <prvCheckTasksWaitingTermination+0x54>)
 8007efe:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007f00:	4b0b      	ldr	r3, [pc, #44]	; (8007f30 <prvCheckTasksWaitingTermination+0x58>)
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	3b01      	subs	r3, #1
 8007f06:	4a0a      	ldr	r2, [pc, #40]	; (8007f30 <prvCheckTasksWaitingTermination+0x58>)
 8007f08:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007f0a:	f000 fef3 	bl	8008cf4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007f0e:	6878      	ldr	r0, [r7, #4]
 8007f10:	f000 f810 	bl	8007f34 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007f14:	4b06      	ldr	r3, [pc, #24]	; (8007f30 <prvCheckTasksWaitingTermination+0x58>)
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d1e1      	bne.n	8007ee0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007f1c:	bf00      	nop
 8007f1e:	bf00      	nop
 8007f20:	3708      	adds	r7, #8
 8007f22:	46bd      	mov	sp, r7
 8007f24:	bd80      	pop	{r7, pc}
 8007f26:	bf00      	nop
 8007f28:	200013e0 	.word	0x200013e0
 8007f2c:	2000140c 	.word	0x2000140c
 8007f30:	200013f4 	.word	0x200013f4

08007f34 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007f34:	b580      	push	{r7, lr}
 8007f36:	b084      	sub	sp, #16
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	3354      	adds	r3, #84	; 0x54
 8007f40:	4618      	mov	r0, r3
 8007f42:	f002 f84d 	bl	8009fe0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d108      	bne.n	8007f62 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f54:	4618      	mov	r0, r3
 8007f56:	f001 f88b 	bl	8009070 <vPortFree>
				vPortFree( pxTCB );
 8007f5a:	6878      	ldr	r0, [r7, #4]
 8007f5c:	f001 f888 	bl	8009070 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007f60:	e018      	b.n	8007f94 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8007f68:	2b01      	cmp	r3, #1
 8007f6a:	d103      	bne.n	8007f74 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007f6c:	6878      	ldr	r0, [r7, #4]
 8007f6e:	f001 f87f 	bl	8009070 <vPortFree>
	}
 8007f72:	e00f      	b.n	8007f94 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8007f7a:	2b02      	cmp	r3, #2
 8007f7c:	d00a      	beq.n	8007f94 <prvDeleteTCB+0x60>
	__asm volatile
 8007f7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f82:	f383 8811 	msr	BASEPRI, r3
 8007f86:	f3bf 8f6f 	isb	sy
 8007f8a:	f3bf 8f4f 	dsb	sy
 8007f8e:	60fb      	str	r3, [r7, #12]
}
 8007f90:	bf00      	nop
 8007f92:	e7fe      	b.n	8007f92 <prvDeleteTCB+0x5e>
	}
 8007f94:	bf00      	nop
 8007f96:	3710      	adds	r7, #16
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	bd80      	pop	{r7, pc}

08007f9c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007f9c:	b480      	push	{r7}
 8007f9e:	b083      	sub	sp, #12
 8007fa0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007fa2:	4b0c      	ldr	r3, [pc, #48]	; (8007fd4 <prvResetNextTaskUnblockTime+0x38>)
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d104      	bne.n	8007fb6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007fac:	4b0a      	ldr	r3, [pc, #40]	; (8007fd8 <prvResetNextTaskUnblockTime+0x3c>)
 8007fae:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007fb2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007fb4:	e008      	b.n	8007fc8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007fb6:	4b07      	ldr	r3, [pc, #28]	; (8007fd4 <prvResetNextTaskUnblockTime+0x38>)
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	68db      	ldr	r3, [r3, #12]
 8007fbc:	68db      	ldr	r3, [r3, #12]
 8007fbe:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	685b      	ldr	r3, [r3, #4]
 8007fc4:	4a04      	ldr	r2, [pc, #16]	; (8007fd8 <prvResetNextTaskUnblockTime+0x3c>)
 8007fc6:	6013      	str	r3, [r2, #0]
}
 8007fc8:	bf00      	nop
 8007fca:	370c      	adds	r7, #12
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd2:	4770      	bx	lr
 8007fd4:	200013c4 	.word	0x200013c4
 8007fd8:	2000142c 	.word	0x2000142c

08007fdc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007fdc:	b480      	push	{r7}
 8007fde:	b083      	sub	sp, #12
 8007fe0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007fe2:	4b0b      	ldr	r3, [pc, #44]	; (8008010 <xTaskGetSchedulerState+0x34>)
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d102      	bne.n	8007ff0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007fea:	2301      	movs	r3, #1
 8007fec:	607b      	str	r3, [r7, #4]
 8007fee:	e008      	b.n	8008002 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007ff0:	4b08      	ldr	r3, [pc, #32]	; (8008014 <xTaskGetSchedulerState+0x38>)
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d102      	bne.n	8007ffe <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007ff8:	2302      	movs	r3, #2
 8007ffa:	607b      	str	r3, [r7, #4]
 8007ffc:	e001      	b.n	8008002 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007ffe:	2300      	movs	r3, #0
 8008000:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008002:	687b      	ldr	r3, [r7, #4]
	}
 8008004:	4618      	mov	r0, r3
 8008006:	370c      	adds	r7, #12
 8008008:	46bd      	mov	sp, r7
 800800a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800800e:	4770      	bx	lr
 8008010:	20001418 	.word	0x20001418
 8008014:	20001434 	.word	0x20001434

08008018 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008018:	b580      	push	{r7, lr}
 800801a:	b084      	sub	sp, #16
 800801c:	af00      	add	r7, sp, #0
 800801e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008024:	2300      	movs	r3, #0
 8008026:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	2b00      	cmp	r3, #0
 800802c:	d051      	beq.n	80080d2 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800802e:	68bb      	ldr	r3, [r7, #8]
 8008030:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008032:	4b2a      	ldr	r3, [pc, #168]	; (80080dc <xTaskPriorityInherit+0xc4>)
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008038:	429a      	cmp	r2, r3
 800803a:	d241      	bcs.n	80080c0 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800803c:	68bb      	ldr	r3, [r7, #8]
 800803e:	699b      	ldr	r3, [r3, #24]
 8008040:	2b00      	cmp	r3, #0
 8008042:	db06      	blt.n	8008052 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008044:	4b25      	ldr	r3, [pc, #148]	; (80080dc <xTaskPriorityInherit+0xc4>)
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800804a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800804e:	68bb      	ldr	r3, [r7, #8]
 8008050:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8008052:	68bb      	ldr	r3, [r7, #8]
 8008054:	6959      	ldr	r1, [r3, #20]
 8008056:	68bb      	ldr	r3, [r7, #8]
 8008058:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800805a:	4613      	mov	r3, r2
 800805c:	009b      	lsls	r3, r3, #2
 800805e:	4413      	add	r3, r2
 8008060:	009b      	lsls	r3, r3, #2
 8008062:	4a1f      	ldr	r2, [pc, #124]	; (80080e0 <xTaskPriorityInherit+0xc8>)
 8008064:	4413      	add	r3, r2
 8008066:	4299      	cmp	r1, r3
 8008068:	d122      	bne.n	80080b0 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800806a:	68bb      	ldr	r3, [r7, #8]
 800806c:	3304      	adds	r3, #4
 800806e:	4618      	mov	r0, r3
 8008070:	f7fe f934 	bl	80062dc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008074:	4b19      	ldr	r3, [pc, #100]	; (80080dc <xTaskPriorityInherit+0xc4>)
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800807a:	68bb      	ldr	r3, [r7, #8]
 800807c:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800807e:	68bb      	ldr	r3, [r7, #8]
 8008080:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008082:	4b18      	ldr	r3, [pc, #96]	; (80080e4 <xTaskPriorityInherit+0xcc>)
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	429a      	cmp	r2, r3
 8008088:	d903      	bls.n	8008092 <xTaskPriorityInherit+0x7a>
 800808a:	68bb      	ldr	r3, [r7, #8]
 800808c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800808e:	4a15      	ldr	r2, [pc, #84]	; (80080e4 <xTaskPriorityInherit+0xcc>)
 8008090:	6013      	str	r3, [r2, #0]
 8008092:	68bb      	ldr	r3, [r7, #8]
 8008094:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008096:	4613      	mov	r3, r2
 8008098:	009b      	lsls	r3, r3, #2
 800809a:	4413      	add	r3, r2
 800809c:	009b      	lsls	r3, r3, #2
 800809e:	4a10      	ldr	r2, [pc, #64]	; (80080e0 <xTaskPriorityInherit+0xc8>)
 80080a0:	441a      	add	r2, r3
 80080a2:	68bb      	ldr	r3, [r7, #8]
 80080a4:	3304      	adds	r3, #4
 80080a6:	4619      	mov	r1, r3
 80080a8:	4610      	mov	r0, r2
 80080aa:	f7fe f8ba 	bl	8006222 <vListInsertEnd>
 80080ae:	e004      	b.n	80080ba <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80080b0:	4b0a      	ldr	r3, [pc, #40]	; (80080dc <xTaskPriorityInherit+0xc4>)
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080b6:	68bb      	ldr	r3, [r7, #8]
 80080b8:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80080ba:	2301      	movs	r3, #1
 80080bc:	60fb      	str	r3, [r7, #12]
 80080be:	e008      	b.n	80080d2 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80080c0:	68bb      	ldr	r3, [r7, #8]
 80080c2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80080c4:	4b05      	ldr	r3, [pc, #20]	; (80080dc <xTaskPriorityInherit+0xc4>)
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080ca:	429a      	cmp	r2, r3
 80080cc:	d201      	bcs.n	80080d2 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80080ce:	2301      	movs	r3, #1
 80080d0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80080d2:	68fb      	ldr	r3, [r7, #12]
	}
 80080d4:	4618      	mov	r0, r3
 80080d6:	3710      	adds	r7, #16
 80080d8:	46bd      	mov	sp, r7
 80080da:	bd80      	pop	{r7, pc}
 80080dc:	20000f38 	.word	0x20000f38
 80080e0:	20000f3c 	.word	0x20000f3c
 80080e4:	20001414 	.word	0x20001414

080080e8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80080e8:	b580      	push	{r7, lr}
 80080ea:	b086      	sub	sp, #24
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80080f4:	2300      	movs	r3, #0
 80080f6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d056      	beq.n	80081ac <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80080fe:	4b2e      	ldr	r3, [pc, #184]	; (80081b8 <xTaskPriorityDisinherit+0xd0>)
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	693a      	ldr	r2, [r7, #16]
 8008104:	429a      	cmp	r2, r3
 8008106:	d00a      	beq.n	800811e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8008108:	f04f 0350 	mov.w	r3, #80	; 0x50
 800810c:	f383 8811 	msr	BASEPRI, r3
 8008110:	f3bf 8f6f 	isb	sy
 8008114:	f3bf 8f4f 	dsb	sy
 8008118:	60fb      	str	r3, [r7, #12]
}
 800811a:	bf00      	nop
 800811c:	e7fe      	b.n	800811c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800811e:	693b      	ldr	r3, [r7, #16]
 8008120:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008122:	2b00      	cmp	r3, #0
 8008124:	d10a      	bne.n	800813c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8008126:	f04f 0350 	mov.w	r3, #80	; 0x50
 800812a:	f383 8811 	msr	BASEPRI, r3
 800812e:	f3bf 8f6f 	isb	sy
 8008132:	f3bf 8f4f 	dsb	sy
 8008136:	60bb      	str	r3, [r7, #8]
}
 8008138:	bf00      	nop
 800813a:	e7fe      	b.n	800813a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800813c:	693b      	ldr	r3, [r7, #16]
 800813e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008140:	1e5a      	subs	r2, r3, #1
 8008142:	693b      	ldr	r3, [r7, #16]
 8008144:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008146:	693b      	ldr	r3, [r7, #16]
 8008148:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800814a:	693b      	ldr	r3, [r7, #16]
 800814c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800814e:	429a      	cmp	r2, r3
 8008150:	d02c      	beq.n	80081ac <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008152:	693b      	ldr	r3, [r7, #16]
 8008154:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008156:	2b00      	cmp	r3, #0
 8008158:	d128      	bne.n	80081ac <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800815a:	693b      	ldr	r3, [r7, #16]
 800815c:	3304      	adds	r3, #4
 800815e:	4618      	mov	r0, r3
 8008160:	f7fe f8bc 	bl	80062dc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008164:	693b      	ldr	r3, [r7, #16]
 8008166:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008168:	693b      	ldr	r3, [r7, #16]
 800816a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800816c:	693b      	ldr	r3, [r7, #16]
 800816e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008170:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008174:	693b      	ldr	r3, [r7, #16]
 8008176:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008178:	693b      	ldr	r3, [r7, #16]
 800817a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800817c:	4b0f      	ldr	r3, [pc, #60]	; (80081bc <xTaskPriorityDisinherit+0xd4>)
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	429a      	cmp	r2, r3
 8008182:	d903      	bls.n	800818c <xTaskPriorityDisinherit+0xa4>
 8008184:	693b      	ldr	r3, [r7, #16]
 8008186:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008188:	4a0c      	ldr	r2, [pc, #48]	; (80081bc <xTaskPriorityDisinherit+0xd4>)
 800818a:	6013      	str	r3, [r2, #0]
 800818c:	693b      	ldr	r3, [r7, #16]
 800818e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008190:	4613      	mov	r3, r2
 8008192:	009b      	lsls	r3, r3, #2
 8008194:	4413      	add	r3, r2
 8008196:	009b      	lsls	r3, r3, #2
 8008198:	4a09      	ldr	r2, [pc, #36]	; (80081c0 <xTaskPriorityDisinherit+0xd8>)
 800819a:	441a      	add	r2, r3
 800819c:	693b      	ldr	r3, [r7, #16]
 800819e:	3304      	adds	r3, #4
 80081a0:	4619      	mov	r1, r3
 80081a2:	4610      	mov	r0, r2
 80081a4:	f7fe f83d 	bl	8006222 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80081a8:	2301      	movs	r3, #1
 80081aa:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80081ac:	697b      	ldr	r3, [r7, #20]
	}
 80081ae:	4618      	mov	r0, r3
 80081b0:	3718      	adds	r7, #24
 80081b2:	46bd      	mov	sp, r7
 80081b4:	bd80      	pop	{r7, pc}
 80081b6:	bf00      	nop
 80081b8:	20000f38 	.word	0x20000f38
 80081bc:	20001414 	.word	0x20001414
 80081c0:	20000f3c 	.word	0x20000f3c

080081c4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80081c4:	b580      	push	{r7, lr}
 80081c6:	b088      	sub	sp, #32
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]
 80081cc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80081d2:	2301      	movs	r3, #1
 80081d4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d06a      	beq.n	80082b2 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80081dc:	69bb      	ldr	r3, [r7, #24]
 80081de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d10a      	bne.n	80081fa <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 80081e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081e8:	f383 8811 	msr	BASEPRI, r3
 80081ec:	f3bf 8f6f 	isb	sy
 80081f0:	f3bf 8f4f 	dsb	sy
 80081f4:	60fb      	str	r3, [r7, #12]
}
 80081f6:	bf00      	nop
 80081f8:	e7fe      	b.n	80081f8 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80081fa:	69bb      	ldr	r3, [r7, #24]
 80081fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80081fe:	683a      	ldr	r2, [r7, #0]
 8008200:	429a      	cmp	r2, r3
 8008202:	d902      	bls.n	800820a <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008204:	683b      	ldr	r3, [r7, #0]
 8008206:	61fb      	str	r3, [r7, #28]
 8008208:	e002      	b.n	8008210 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800820a:	69bb      	ldr	r3, [r7, #24]
 800820c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800820e:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008210:	69bb      	ldr	r3, [r7, #24]
 8008212:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008214:	69fa      	ldr	r2, [r7, #28]
 8008216:	429a      	cmp	r2, r3
 8008218:	d04b      	beq.n	80082b2 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800821a:	69bb      	ldr	r3, [r7, #24]
 800821c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800821e:	697a      	ldr	r2, [r7, #20]
 8008220:	429a      	cmp	r2, r3
 8008222:	d146      	bne.n	80082b2 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8008224:	4b25      	ldr	r3, [pc, #148]	; (80082bc <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	69ba      	ldr	r2, [r7, #24]
 800822a:	429a      	cmp	r2, r3
 800822c:	d10a      	bne.n	8008244 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800822e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008232:	f383 8811 	msr	BASEPRI, r3
 8008236:	f3bf 8f6f 	isb	sy
 800823a:	f3bf 8f4f 	dsb	sy
 800823e:	60bb      	str	r3, [r7, #8]
}
 8008240:	bf00      	nop
 8008242:	e7fe      	b.n	8008242 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8008244:	69bb      	ldr	r3, [r7, #24]
 8008246:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008248:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800824a:	69bb      	ldr	r3, [r7, #24]
 800824c:	69fa      	ldr	r2, [r7, #28]
 800824e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008250:	69bb      	ldr	r3, [r7, #24]
 8008252:	699b      	ldr	r3, [r3, #24]
 8008254:	2b00      	cmp	r3, #0
 8008256:	db04      	blt.n	8008262 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008258:	69fb      	ldr	r3, [r7, #28]
 800825a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800825e:	69bb      	ldr	r3, [r7, #24]
 8008260:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008262:	69bb      	ldr	r3, [r7, #24]
 8008264:	6959      	ldr	r1, [r3, #20]
 8008266:	693a      	ldr	r2, [r7, #16]
 8008268:	4613      	mov	r3, r2
 800826a:	009b      	lsls	r3, r3, #2
 800826c:	4413      	add	r3, r2
 800826e:	009b      	lsls	r3, r3, #2
 8008270:	4a13      	ldr	r2, [pc, #76]	; (80082c0 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8008272:	4413      	add	r3, r2
 8008274:	4299      	cmp	r1, r3
 8008276:	d11c      	bne.n	80082b2 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008278:	69bb      	ldr	r3, [r7, #24]
 800827a:	3304      	adds	r3, #4
 800827c:	4618      	mov	r0, r3
 800827e:	f7fe f82d 	bl	80062dc <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8008282:	69bb      	ldr	r3, [r7, #24]
 8008284:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008286:	4b0f      	ldr	r3, [pc, #60]	; (80082c4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	429a      	cmp	r2, r3
 800828c:	d903      	bls.n	8008296 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800828e:	69bb      	ldr	r3, [r7, #24]
 8008290:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008292:	4a0c      	ldr	r2, [pc, #48]	; (80082c4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8008294:	6013      	str	r3, [r2, #0]
 8008296:	69bb      	ldr	r3, [r7, #24]
 8008298:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800829a:	4613      	mov	r3, r2
 800829c:	009b      	lsls	r3, r3, #2
 800829e:	4413      	add	r3, r2
 80082a0:	009b      	lsls	r3, r3, #2
 80082a2:	4a07      	ldr	r2, [pc, #28]	; (80082c0 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80082a4:	441a      	add	r2, r3
 80082a6:	69bb      	ldr	r3, [r7, #24]
 80082a8:	3304      	adds	r3, #4
 80082aa:	4619      	mov	r1, r3
 80082ac:	4610      	mov	r0, r2
 80082ae:	f7fd ffb8 	bl	8006222 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80082b2:	bf00      	nop
 80082b4:	3720      	adds	r7, #32
 80082b6:	46bd      	mov	sp, r7
 80082b8:	bd80      	pop	{r7, pc}
 80082ba:	bf00      	nop
 80082bc:	20000f38 	.word	0x20000f38
 80082c0:	20000f3c 	.word	0x20000f3c
 80082c4:	20001414 	.word	0x20001414

080082c8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80082c8:	b480      	push	{r7}
 80082ca:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80082cc:	4b07      	ldr	r3, [pc, #28]	; (80082ec <pvTaskIncrementMutexHeldCount+0x24>)
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d004      	beq.n	80082de <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80082d4:	4b05      	ldr	r3, [pc, #20]	; (80082ec <pvTaskIncrementMutexHeldCount+0x24>)
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80082da:	3201      	adds	r2, #1
 80082dc:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 80082de:	4b03      	ldr	r3, [pc, #12]	; (80082ec <pvTaskIncrementMutexHeldCount+0x24>)
 80082e0:	681b      	ldr	r3, [r3, #0]
	}
 80082e2:	4618      	mov	r0, r3
 80082e4:	46bd      	mov	sp, r7
 80082e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ea:	4770      	bx	lr
 80082ec:	20000f38 	.word	0x20000f38

080082f0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80082f0:	b580      	push	{r7, lr}
 80082f2:	b084      	sub	sp, #16
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
 80082f8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80082fa:	4b21      	ldr	r3, [pc, #132]	; (8008380 <prvAddCurrentTaskToDelayedList+0x90>)
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008300:	4b20      	ldr	r3, [pc, #128]	; (8008384 <prvAddCurrentTaskToDelayedList+0x94>)
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	3304      	adds	r3, #4
 8008306:	4618      	mov	r0, r3
 8008308:	f7fd ffe8 	bl	80062dc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008312:	d10a      	bne.n	800832a <prvAddCurrentTaskToDelayedList+0x3a>
 8008314:	683b      	ldr	r3, [r7, #0]
 8008316:	2b00      	cmp	r3, #0
 8008318:	d007      	beq.n	800832a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800831a:	4b1a      	ldr	r3, [pc, #104]	; (8008384 <prvAddCurrentTaskToDelayedList+0x94>)
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	3304      	adds	r3, #4
 8008320:	4619      	mov	r1, r3
 8008322:	4819      	ldr	r0, [pc, #100]	; (8008388 <prvAddCurrentTaskToDelayedList+0x98>)
 8008324:	f7fd ff7d 	bl	8006222 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008328:	e026      	b.n	8008378 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800832a:	68fa      	ldr	r2, [r7, #12]
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	4413      	add	r3, r2
 8008330:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008332:	4b14      	ldr	r3, [pc, #80]	; (8008384 <prvAddCurrentTaskToDelayedList+0x94>)
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	68ba      	ldr	r2, [r7, #8]
 8008338:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800833a:	68ba      	ldr	r2, [r7, #8]
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	429a      	cmp	r2, r3
 8008340:	d209      	bcs.n	8008356 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008342:	4b12      	ldr	r3, [pc, #72]	; (800838c <prvAddCurrentTaskToDelayedList+0x9c>)
 8008344:	681a      	ldr	r2, [r3, #0]
 8008346:	4b0f      	ldr	r3, [pc, #60]	; (8008384 <prvAddCurrentTaskToDelayedList+0x94>)
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	3304      	adds	r3, #4
 800834c:	4619      	mov	r1, r3
 800834e:	4610      	mov	r0, r2
 8008350:	f7fd ff8b 	bl	800626a <vListInsert>
}
 8008354:	e010      	b.n	8008378 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008356:	4b0e      	ldr	r3, [pc, #56]	; (8008390 <prvAddCurrentTaskToDelayedList+0xa0>)
 8008358:	681a      	ldr	r2, [r3, #0]
 800835a:	4b0a      	ldr	r3, [pc, #40]	; (8008384 <prvAddCurrentTaskToDelayedList+0x94>)
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	3304      	adds	r3, #4
 8008360:	4619      	mov	r1, r3
 8008362:	4610      	mov	r0, r2
 8008364:	f7fd ff81 	bl	800626a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008368:	4b0a      	ldr	r3, [pc, #40]	; (8008394 <prvAddCurrentTaskToDelayedList+0xa4>)
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	68ba      	ldr	r2, [r7, #8]
 800836e:	429a      	cmp	r2, r3
 8008370:	d202      	bcs.n	8008378 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008372:	4a08      	ldr	r2, [pc, #32]	; (8008394 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008374:	68bb      	ldr	r3, [r7, #8]
 8008376:	6013      	str	r3, [r2, #0]
}
 8008378:	bf00      	nop
 800837a:	3710      	adds	r7, #16
 800837c:	46bd      	mov	sp, r7
 800837e:	bd80      	pop	{r7, pc}
 8008380:	20001410 	.word	0x20001410
 8008384:	20000f38 	.word	0x20000f38
 8008388:	200013f8 	.word	0x200013f8
 800838c:	200013c8 	.word	0x200013c8
 8008390:	200013c4 	.word	0x200013c4
 8008394:	2000142c 	.word	0x2000142c

08008398 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008398:	b580      	push	{r7, lr}
 800839a:	b08a      	sub	sp, #40	; 0x28
 800839c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800839e:	2300      	movs	r3, #0
 80083a0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80083a2:	f000 fb07 	bl	80089b4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80083a6:	4b1c      	ldr	r3, [pc, #112]	; (8008418 <xTimerCreateTimerTask+0x80>)
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d021      	beq.n	80083f2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80083ae:	2300      	movs	r3, #0
 80083b0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80083b2:	2300      	movs	r3, #0
 80083b4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80083b6:	1d3a      	adds	r2, r7, #4
 80083b8:	f107 0108 	add.w	r1, r7, #8
 80083bc:	f107 030c 	add.w	r3, r7, #12
 80083c0:	4618      	mov	r0, r3
 80083c2:	f7fd fee7 	bl	8006194 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80083c6:	6879      	ldr	r1, [r7, #4]
 80083c8:	68bb      	ldr	r3, [r7, #8]
 80083ca:	68fa      	ldr	r2, [r7, #12]
 80083cc:	9202      	str	r2, [sp, #8]
 80083ce:	9301      	str	r3, [sp, #4]
 80083d0:	2302      	movs	r3, #2
 80083d2:	9300      	str	r3, [sp, #0]
 80083d4:	2300      	movs	r3, #0
 80083d6:	460a      	mov	r2, r1
 80083d8:	4910      	ldr	r1, [pc, #64]	; (800841c <xTimerCreateTimerTask+0x84>)
 80083da:	4811      	ldr	r0, [pc, #68]	; (8008420 <xTimerCreateTimerTask+0x88>)
 80083dc:	f7fe ffb6 	bl	800734c <xTaskCreateStatic>
 80083e0:	4603      	mov	r3, r0
 80083e2:	4a10      	ldr	r2, [pc, #64]	; (8008424 <xTimerCreateTimerTask+0x8c>)
 80083e4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80083e6:	4b0f      	ldr	r3, [pc, #60]	; (8008424 <xTimerCreateTimerTask+0x8c>)
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d001      	beq.n	80083f2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80083ee:	2301      	movs	r3, #1
 80083f0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80083f2:	697b      	ldr	r3, [r7, #20]
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d10a      	bne.n	800840e <xTimerCreateTimerTask+0x76>
	__asm volatile
 80083f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083fc:	f383 8811 	msr	BASEPRI, r3
 8008400:	f3bf 8f6f 	isb	sy
 8008404:	f3bf 8f4f 	dsb	sy
 8008408:	613b      	str	r3, [r7, #16]
}
 800840a:	bf00      	nop
 800840c:	e7fe      	b.n	800840c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800840e:	697b      	ldr	r3, [r7, #20]
}
 8008410:	4618      	mov	r0, r3
 8008412:	3718      	adds	r7, #24
 8008414:	46bd      	mov	sp, r7
 8008416:	bd80      	pop	{r7, pc}
 8008418:	20001468 	.word	0x20001468
 800841c:	0800c894 	.word	0x0800c894
 8008420:	0800855d 	.word	0x0800855d
 8008424:	2000146c 	.word	0x2000146c

08008428 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008428:	b580      	push	{r7, lr}
 800842a:	b08a      	sub	sp, #40	; 0x28
 800842c:	af00      	add	r7, sp, #0
 800842e:	60f8      	str	r0, [r7, #12]
 8008430:	60b9      	str	r1, [r7, #8]
 8008432:	607a      	str	r2, [r7, #4]
 8008434:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008436:	2300      	movs	r3, #0
 8008438:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	2b00      	cmp	r3, #0
 800843e:	d10a      	bne.n	8008456 <xTimerGenericCommand+0x2e>
	__asm volatile
 8008440:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008444:	f383 8811 	msr	BASEPRI, r3
 8008448:	f3bf 8f6f 	isb	sy
 800844c:	f3bf 8f4f 	dsb	sy
 8008450:	623b      	str	r3, [r7, #32]
}
 8008452:	bf00      	nop
 8008454:	e7fe      	b.n	8008454 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008456:	4b1a      	ldr	r3, [pc, #104]	; (80084c0 <xTimerGenericCommand+0x98>)
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	2b00      	cmp	r3, #0
 800845c:	d02a      	beq.n	80084b4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800845e:	68bb      	ldr	r3, [r7, #8]
 8008460:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800846a:	68bb      	ldr	r3, [r7, #8]
 800846c:	2b05      	cmp	r3, #5
 800846e:	dc18      	bgt.n	80084a2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008470:	f7ff fdb4 	bl	8007fdc <xTaskGetSchedulerState>
 8008474:	4603      	mov	r3, r0
 8008476:	2b02      	cmp	r3, #2
 8008478:	d109      	bne.n	800848e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800847a:	4b11      	ldr	r3, [pc, #68]	; (80084c0 <xTimerGenericCommand+0x98>)
 800847c:	6818      	ldr	r0, [r3, #0]
 800847e:	f107 0110 	add.w	r1, r7, #16
 8008482:	2300      	movs	r3, #0
 8008484:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008486:	f7fe f8fb 	bl	8006680 <xQueueGenericSend>
 800848a:	6278      	str	r0, [r7, #36]	; 0x24
 800848c:	e012      	b.n	80084b4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800848e:	4b0c      	ldr	r3, [pc, #48]	; (80084c0 <xTimerGenericCommand+0x98>)
 8008490:	6818      	ldr	r0, [r3, #0]
 8008492:	f107 0110 	add.w	r1, r7, #16
 8008496:	2300      	movs	r3, #0
 8008498:	2200      	movs	r2, #0
 800849a:	f7fe f8f1 	bl	8006680 <xQueueGenericSend>
 800849e:	6278      	str	r0, [r7, #36]	; 0x24
 80084a0:	e008      	b.n	80084b4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80084a2:	4b07      	ldr	r3, [pc, #28]	; (80084c0 <xTimerGenericCommand+0x98>)
 80084a4:	6818      	ldr	r0, [r3, #0]
 80084a6:	f107 0110 	add.w	r1, r7, #16
 80084aa:	2300      	movs	r3, #0
 80084ac:	683a      	ldr	r2, [r7, #0]
 80084ae:	f7fe f9e5 	bl	800687c <xQueueGenericSendFromISR>
 80084b2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80084b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80084b6:	4618      	mov	r0, r3
 80084b8:	3728      	adds	r7, #40	; 0x28
 80084ba:	46bd      	mov	sp, r7
 80084bc:	bd80      	pop	{r7, pc}
 80084be:	bf00      	nop
 80084c0:	20001468 	.word	0x20001468

080084c4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80084c4:	b580      	push	{r7, lr}
 80084c6:	b088      	sub	sp, #32
 80084c8:	af02      	add	r7, sp, #8
 80084ca:	6078      	str	r0, [r7, #4]
 80084cc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80084ce:	4b22      	ldr	r3, [pc, #136]	; (8008558 <prvProcessExpiredTimer+0x94>)
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	68db      	ldr	r3, [r3, #12]
 80084d4:	68db      	ldr	r3, [r3, #12]
 80084d6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80084d8:	697b      	ldr	r3, [r7, #20]
 80084da:	3304      	adds	r3, #4
 80084dc:	4618      	mov	r0, r3
 80084de:	f7fd fefd 	bl	80062dc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80084e2:	697b      	ldr	r3, [r7, #20]
 80084e4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80084e8:	f003 0304 	and.w	r3, r3, #4
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d022      	beq.n	8008536 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80084f0:	697b      	ldr	r3, [r7, #20]
 80084f2:	699a      	ldr	r2, [r3, #24]
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	18d1      	adds	r1, r2, r3
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	683a      	ldr	r2, [r7, #0]
 80084fc:	6978      	ldr	r0, [r7, #20]
 80084fe:	f000 f8d1 	bl	80086a4 <prvInsertTimerInActiveList>
 8008502:	4603      	mov	r3, r0
 8008504:	2b00      	cmp	r3, #0
 8008506:	d01f      	beq.n	8008548 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008508:	2300      	movs	r3, #0
 800850a:	9300      	str	r3, [sp, #0]
 800850c:	2300      	movs	r3, #0
 800850e:	687a      	ldr	r2, [r7, #4]
 8008510:	2100      	movs	r1, #0
 8008512:	6978      	ldr	r0, [r7, #20]
 8008514:	f7ff ff88 	bl	8008428 <xTimerGenericCommand>
 8008518:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800851a:	693b      	ldr	r3, [r7, #16]
 800851c:	2b00      	cmp	r3, #0
 800851e:	d113      	bne.n	8008548 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8008520:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008524:	f383 8811 	msr	BASEPRI, r3
 8008528:	f3bf 8f6f 	isb	sy
 800852c:	f3bf 8f4f 	dsb	sy
 8008530:	60fb      	str	r3, [r7, #12]
}
 8008532:	bf00      	nop
 8008534:	e7fe      	b.n	8008534 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008536:	697b      	ldr	r3, [r7, #20]
 8008538:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800853c:	f023 0301 	bic.w	r3, r3, #1
 8008540:	b2da      	uxtb	r2, r3
 8008542:	697b      	ldr	r3, [r7, #20]
 8008544:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008548:	697b      	ldr	r3, [r7, #20]
 800854a:	6a1b      	ldr	r3, [r3, #32]
 800854c:	6978      	ldr	r0, [r7, #20]
 800854e:	4798      	blx	r3
}
 8008550:	bf00      	nop
 8008552:	3718      	adds	r7, #24
 8008554:	46bd      	mov	sp, r7
 8008556:	bd80      	pop	{r7, pc}
 8008558:	20001460 	.word	0x20001460

0800855c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800855c:	b580      	push	{r7, lr}
 800855e:	b084      	sub	sp, #16
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008564:	f107 0308 	add.w	r3, r7, #8
 8008568:	4618      	mov	r0, r3
 800856a:	f000 f857 	bl	800861c <prvGetNextExpireTime>
 800856e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008570:	68bb      	ldr	r3, [r7, #8]
 8008572:	4619      	mov	r1, r3
 8008574:	68f8      	ldr	r0, [r7, #12]
 8008576:	f000 f803 	bl	8008580 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800857a:	f000 f8d5 	bl	8008728 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800857e:	e7f1      	b.n	8008564 <prvTimerTask+0x8>

08008580 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008580:	b580      	push	{r7, lr}
 8008582:	b084      	sub	sp, #16
 8008584:	af00      	add	r7, sp, #0
 8008586:	6078      	str	r0, [r7, #4]
 8008588:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800858a:	f7ff f93b 	bl	8007804 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800858e:	f107 0308 	add.w	r3, r7, #8
 8008592:	4618      	mov	r0, r3
 8008594:	f000 f866 	bl	8008664 <prvSampleTimeNow>
 8008598:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800859a:	68bb      	ldr	r3, [r7, #8]
 800859c:	2b00      	cmp	r3, #0
 800859e:	d130      	bne.n	8008602 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80085a0:	683b      	ldr	r3, [r7, #0]
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d10a      	bne.n	80085bc <prvProcessTimerOrBlockTask+0x3c>
 80085a6:	687a      	ldr	r2, [r7, #4]
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	429a      	cmp	r2, r3
 80085ac:	d806      	bhi.n	80085bc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80085ae:	f7ff f937 	bl	8007820 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80085b2:	68f9      	ldr	r1, [r7, #12]
 80085b4:	6878      	ldr	r0, [r7, #4]
 80085b6:	f7ff ff85 	bl	80084c4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80085ba:	e024      	b.n	8008606 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80085bc:	683b      	ldr	r3, [r7, #0]
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d008      	beq.n	80085d4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80085c2:	4b13      	ldr	r3, [pc, #76]	; (8008610 <prvProcessTimerOrBlockTask+0x90>)
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d101      	bne.n	80085d0 <prvProcessTimerOrBlockTask+0x50>
 80085cc:	2301      	movs	r3, #1
 80085ce:	e000      	b.n	80085d2 <prvProcessTimerOrBlockTask+0x52>
 80085d0:	2300      	movs	r3, #0
 80085d2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80085d4:	4b0f      	ldr	r3, [pc, #60]	; (8008614 <prvProcessTimerOrBlockTask+0x94>)
 80085d6:	6818      	ldr	r0, [r3, #0]
 80085d8:	687a      	ldr	r2, [r7, #4]
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	1ad3      	subs	r3, r2, r3
 80085de:	683a      	ldr	r2, [r7, #0]
 80085e0:	4619      	mov	r1, r3
 80085e2:	f7fe fe7f 	bl	80072e4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80085e6:	f7ff f91b 	bl	8007820 <xTaskResumeAll>
 80085ea:	4603      	mov	r3, r0
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d10a      	bne.n	8008606 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80085f0:	4b09      	ldr	r3, [pc, #36]	; (8008618 <prvProcessTimerOrBlockTask+0x98>)
 80085f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80085f6:	601a      	str	r2, [r3, #0]
 80085f8:	f3bf 8f4f 	dsb	sy
 80085fc:	f3bf 8f6f 	isb	sy
}
 8008600:	e001      	b.n	8008606 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008602:	f7ff f90d 	bl	8007820 <xTaskResumeAll>
}
 8008606:	bf00      	nop
 8008608:	3710      	adds	r7, #16
 800860a:	46bd      	mov	sp, r7
 800860c:	bd80      	pop	{r7, pc}
 800860e:	bf00      	nop
 8008610:	20001464 	.word	0x20001464
 8008614:	20001468 	.word	0x20001468
 8008618:	e000ed04 	.word	0xe000ed04

0800861c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800861c:	b480      	push	{r7}
 800861e:	b085      	sub	sp, #20
 8008620:	af00      	add	r7, sp, #0
 8008622:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008624:	4b0e      	ldr	r3, [pc, #56]	; (8008660 <prvGetNextExpireTime+0x44>)
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	2b00      	cmp	r3, #0
 800862c:	d101      	bne.n	8008632 <prvGetNextExpireTime+0x16>
 800862e:	2201      	movs	r2, #1
 8008630:	e000      	b.n	8008634 <prvGetNextExpireTime+0x18>
 8008632:	2200      	movs	r2, #0
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	2b00      	cmp	r3, #0
 800863e:	d105      	bne.n	800864c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008640:	4b07      	ldr	r3, [pc, #28]	; (8008660 <prvGetNextExpireTime+0x44>)
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	68db      	ldr	r3, [r3, #12]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	60fb      	str	r3, [r7, #12]
 800864a:	e001      	b.n	8008650 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800864c:	2300      	movs	r3, #0
 800864e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008650:	68fb      	ldr	r3, [r7, #12]
}
 8008652:	4618      	mov	r0, r3
 8008654:	3714      	adds	r7, #20
 8008656:	46bd      	mov	sp, r7
 8008658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865c:	4770      	bx	lr
 800865e:	bf00      	nop
 8008660:	20001460 	.word	0x20001460

08008664 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008664:	b580      	push	{r7, lr}
 8008666:	b084      	sub	sp, #16
 8008668:	af00      	add	r7, sp, #0
 800866a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800866c:	f7ff f976 	bl	800795c <xTaskGetTickCount>
 8008670:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008672:	4b0b      	ldr	r3, [pc, #44]	; (80086a0 <prvSampleTimeNow+0x3c>)
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	68fa      	ldr	r2, [r7, #12]
 8008678:	429a      	cmp	r2, r3
 800867a:	d205      	bcs.n	8008688 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800867c:	f000 f936 	bl	80088ec <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	2201      	movs	r2, #1
 8008684:	601a      	str	r2, [r3, #0]
 8008686:	e002      	b.n	800868e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	2200      	movs	r2, #0
 800868c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800868e:	4a04      	ldr	r2, [pc, #16]	; (80086a0 <prvSampleTimeNow+0x3c>)
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008694:	68fb      	ldr	r3, [r7, #12]
}
 8008696:	4618      	mov	r0, r3
 8008698:	3710      	adds	r7, #16
 800869a:	46bd      	mov	sp, r7
 800869c:	bd80      	pop	{r7, pc}
 800869e:	bf00      	nop
 80086a0:	20001470 	.word	0x20001470

080086a4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80086a4:	b580      	push	{r7, lr}
 80086a6:	b086      	sub	sp, #24
 80086a8:	af00      	add	r7, sp, #0
 80086aa:	60f8      	str	r0, [r7, #12]
 80086ac:	60b9      	str	r1, [r7, #8]
 80086ae:	607a      	str	r2, [r7, #4]
 80086b0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80086b2:	2300      	movs	r3, #0
 80086b4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	68ba      	ldr	r2, [r7, #8]
 80086ba:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	68fa      	ldr	r2, [r7, #12]
 80086c0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80086c2:	68ba      	ldr	r2, [r7, #8]
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	429a      	cmp	r2, r3
 80086c8:	d812      	bhi.n	80086f0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80086ca:	687a      	ldr	r2, [r7, #4]
 80086cc:	683b      	ldr	r3, [r7, #0]
 80086ce:	1ad2      	subs	r2, r2, r3
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	699b      	ldr	r3, [r3, #24]
 80086d4:	429a      	cmp	r2, r3
 80086d6:	d302      	bcc.n	80086de <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80086d8:	2301      	movs	r3, #1
 80086da:	617b      	str	r3, [r7, #20]
 80086dc:	e01b      	b.n	8008716 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80086de:	4b10      	ldr	r3, [pc, #64]	; (8008720 <prvInsertTimerInActiveList+0x7c>)
 80086e0:	681a      	ldr	r2, [r3, #0]
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	3304      	adds	r3, #4
 80086e6:	4619      	mov	r1, r3
 80086e8:	4610      	mov	r0, r2
 80086ea:	f7fd fdbe 	bl	800626a <vListInsert>
 80086ee:	e012      	b.n	8008716 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80086f0:	687a      	ldr	r2, [r7, #4]
 80086f2:	683b      	ldr	r3, [r7, #0]
 80086f4:	429a      	cmp	r2, r3
 80086f6:	d206      	bcs.n	8008706 <prvInsertTimerInActiveList+0x62>
 80086f8:	68ba      	ldr	r2, [r7, #8]
 80086fa:	683b      	ldr	r3, [r7, #0]
 80086fc:	429a      	cmp	r2, r3
 80086fe:	d302      	bcc.n	8008706 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008700:	2301      	movs	r3, #1
 8008702:	617b      	str	r3, [r7, #20]
 8008704:	e007      	b.n	8008716 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008706:	4b07      	ldr	r3, [pc, #28]	; (8008724 <prvInsertTimerInActiveList+0x80>)
 8008708:	681a      	ldr	r2, [r3, #0]
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	3304      	adds	r3, #4
 800870e:	4619      	mov	r1, r3
 8008710:	4610      	mov	r0, r2
 8008712:	f7fd fdaa 	bl	800626a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008716:	697b      	ldr	r3, [r7, #20]
}
 8008718:	4618      	mov	r0, r3
 800871a:	3718      	adds	r7, #24
 800871c:	46bd      	mov	sp, r7
 800871e:	bd80      	pop	{r7, pc}
 8008720:	20001464 	.word	0x20001464
 8008724:	20001460 	.word	0x20001460

08008728 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008728:	b580      	push	{r7, lr}
 800872a:	b08e      	sub	sp, #56	; 0x38
 800872c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800872e:	e0ca      	b.n	80088c6 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	2b00      	cmp	r3, #0
 8008734:	da18      	bge.n	8008768 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008736:	1d3b      	adds	r3, r7, #4
 8008738:	3304      	adds	r3, #4
 800873a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800873c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800873e:	2b00      	cmp	r3, #0
 8008740:	d10a      	bne.n	8008758 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8008742:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008746:	f383 8811 	msr	BASEPRI, r3
 800874a:	f3bf 8f6f 	isb	sy
 800874e:	f3bf 8f4f 	dsb	sy
 8008752:	61fb      	str	r3, [r7, #28]
}
 8008754:	bf00      	nop
 8008756:	e7fe      	b.n	8008756 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008758:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800875e:	6850      	ldr	r0, [r2, #4]
 8008760:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008762:	6892      	ldr	r2, [r2, #8]
 8008764:	4611      	mov	r1, r2
 8008766:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	2b00      	cmp	r3, #0
 800876c:	f2c0 80aa 	blt.w	80088c4 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008774:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008776:	695b      	ldr	r3, [r3, #20]
 8008778:	2b00      	cmp	r3, #0
 800877a:	d004      	beq.n	8008786 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800877c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800877e:	3304      	adds	r3, #4
 8008780:	4618      	mov	r0, r3
 8008782:	f7fd fdab 	bl	80062dc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008786:	463b      	mov	r3, r7
 8008788:	4618      	mov	r0, r3
 800878a:	f7ff ff6b 	bl	8008664 <prvSampleTimeNow>
 800878e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	2b09      	cmp	r3, #9
 8008794:	f200 8097 	bhi.w	80088c6 <prvProcessReceivedCommands+0x19e>
 8008798:	a201      	add	r2, pc, #4	; (adr r2, 80087a0 <prvProcessReceivedCommands+0x78>)
 800879a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800879e:	bf00      	nop
 80087a0:	080087c9 	.word	0x080087c9
 80087a4:	080087c9 	.word	0x080087c9
 80087a8:	080087c9 	.word	0x080087c9
 80087ac:	0800883d 	.word	0x0800883d
 80087b0:	08008851 	.word	0x08008851
 80087b4:	0800889b 	.word	0x0800889b
 80087b8:	080087c9 	.word	0x080087c9
 80087bc:	080087c9 	.word	0x080087c9
 80087c0:	0800883d 	.word	0x0800883d
 80087c4:	08008851 	.word	0x08008851
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80087c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087ca:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80087ce:	f043 0301 	orr.w	r3, r3, #1
 80087d2:	b2da      	uxtb	r2, r3
 80087d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087d6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80087da:	68ba      	ldr	r2, [r7, #8]
 80087dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087de:	699b      	ldr	r3, [r3, #24]
 80087e0:	18d1      	adds	r1, r2, r3
 80087e2:	68bb      	ldr	r3, [r7, #8]
 80087e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80087e6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80087e8:	f7ff ff5c 	bl	80086a4 <prvInsertTimerInActiveList>
 80087ec:	4603      	mov	r3, r0
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d069      	beq.n	80088c6 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80087f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087f4:	6a1b      	ldr	r3, [r3, #32]
 80087f6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80087f8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80087fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087fc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008800:	f003 0304 	and.w	r3, r3, #4
 8008804:	2b00      	cmp	r3, #0
 8008806:	d05e      	beq.n	80088c6 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008808:	68ba      	ldr	r2, [r7, #8]
 800880a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800880c:	699b      	ldr	r3, [r3, #24]
 800880e:	441a      	add	r2, r3
 8008810:	2300      	movs	r3, #0
 8008812:	9300      	str	r3, [sp, #0]
 8008814:	2300      	movs	r3, #0
 8008816:	2100      	movs	r1, #0
 8008818:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800881a:	f7ff fe05 	bl	8008428 <xTimerGenericCommand>
 800881e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008820:	6a3b      	ldr	r3, [r7, #32]
 8008822:	2b00      	cmp	r3, #0
 8008824:	d14f      	bne.n	80088c6 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8008826:	f04f 0350 	mov.w	r3, #80	; 0x50
 800882a:	f383 8811 	msr	BASEPRI, r3
 800882e:	f3bf 8f6f 	isb	sy
 8008832:	f3bf 8f4f 	dsb	sy
 8008836:	61bb      	str	r3, [r7, #24]
}
 8008838:	bf00      	nop
 800883a:	e7fe      	b.n	800883a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800883c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800883e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008842:	f023 0301 	bic.w	r3, r3, #1
 8008846:	b2da      	uxtb	r2, r3
 8008848:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800884a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800884e:	e03a      	b.n	80088c6 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008850:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008852:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008856:	f043 0301 	orr.w	r3, r3, #1
 800885a:	b2da      	uxtb	r2, r3
 800885c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800885e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008862:	68ba      	ldr	r2, [r7, #8]
 8008864:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008866:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008868:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800886a:	699b      	ldr	r3, [r3, #24]
 800886c:	2b00      	cmp	r3, #0
 800886e:	d10a      	bne.n	8008886 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8008870:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008874:	f383 8811 	msr	BASEPRI, r3
 8008878:	f3bf 8f6f 	isb	sy
 800887c:	f3bf 8f4f 	dsb	sy
 8008880:	617b      	str	r3, [r7, #20]
}
 8008882:	bf00      	nop
 8008884:	e7fe      	b.n	8008884 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008886:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008888:	699a      	ldr	r2, [r3, #24]
 800888a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800888c:	18d1      	adds	r1, r2, r3
 800888e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008890:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008892:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008894:	f7ff ff06 	bl	80086a4 <prvInsertTimerInActiveList>
					break;
 8008898:	e015      	b.n	80088c6 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800889a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800889c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80088a0:	f003 0302 	and.w	r3, r3, #2
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d103      	bne.n	80088b0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80088a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80088aa:	f000 fbe1 	bl	8009070 <vPortFree>
 80088ae:	e00a      	b.n	80088c6 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80088b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088b2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80088b6:	f023 0301 	bic.w	r3, r3, #1
 80088ba:	b2da      	uxtb	r2, r3
 80088bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088be:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80088c2:	e000      	b.n	80088c6 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80088c4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80088c6:	4b08      	ldr	r3, [pc, #32]	; (80088e8 <prvProcessReceivedCommands+0x1c0>)
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	1d39      	adds	r1, r7, #4
 80088cc:	2200      	movs	r2, #0
 80088ce:	4618      	mov	r0, r3
 80088d0:	f7fe f8fc 	bl	8006acc <xQueueReceive>
 80088d4:	4603      	mov	r3, r0
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	f47f af2a 	bne.w	8008730 <prvProcessReceivedCommands+0x8>
	}
}
 80088dc:	bf00      	nop
 80088de:	bf00      	nop
 80088e0:	3730      	adds	r7, #48	; 0x30
 80088e2:	46bd      	mov	sp, r7
 80088e4:	bd80      	pop	{r7, pc}
 80088e6:	bf00      	nop
 80088e8:	20001468 	.word	0x20001468

080088ec <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80088ec:	b580      	push	{r7, lr}
 80088ee:	b088      	sub	sp, #32
 80088f0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80088f2:	e048      	b.n	8008986 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80088f4:	4b2d      	ldr	r3, [pc, #180]	; (80089ac <prvSwitchTimerLists+0xc0>)
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	68db      	ldr	r3, [r3, #12]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80088fe:	4b2b      	ldr	r3, [pc, #172]	; (80089ac <prvSwitchTimerLists+0xc0>)
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	68db      	ldr	r3, [r3, #12]
 8008904:	68db      	ldr	r3, [r3, #12]
 8008906:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	3304      	adds	r3, #4
 800890c:	4618      	mov	r0, r3
 800890e:	f7fd fce5 	bl	80062dc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	6a1b      	ldr	r3, [r3, #32]
 8008916:	68f8      	ldr	r0, [r7, #12]
 8008918:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008920:	f003 0304 	and.w	r3, r3, #4
 8008924:	2b00      	cmp	r3, #0
 8008926:	d02e      	beq.n	8008986 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	699b      	ldr	r3, [r3, #24]
 800892c:	693a      	ldr	r2, [r7, #16]
 800892e:	4413      	add	r3, r2
 8008930:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008932:	68ba      	ldr	r2, [r7, #8]
 8008934:	693b      	ldr	r3, [r7, #16]
 8008936:	429a      	cmp	r2, r3
 8008938:	d90e      	bls.n	8008958 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	68ba      	ldr	r2, [r7, #8]
 800893e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	68fa      	ldr	r2, [r7, #12]
 8008944:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008946:	4b19      	ldr	r3, [pc, #100]	; (80089ac <prvSwitchTimerLists+0xc0>)
 8008948:	681a      	ldr	r2, [r3, #0]
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	3304      	adds	r3, #4
 800894e:	4619      	mov	r1, r3
 8008950:	4610      	mov	r0, r2
 8008952:	f7fd fc8a 	bl	800626a <vListInsert>
 8008956:	e016      	b.n	8008986 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008958:	2300      	movs	r3, #0
 800895a:	9300      	str	r3, [sp, #0]
 800895c:	2300      	movs	r3, #0
 800895e:	693a      	ldr	r2, [r7, #16]
 8008960:	2100      	movs	r1, #0
 8008962:	68f8      	ldr	r0, [r7, #12]
 8008964:	f7ff fd60 	bl	8008428 <xTimerGenericCommand>
 8008968:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	2b00      	cmp	r3, #0
 800896e:	d10a      	bne.n	8008986 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8008970:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008974:	f383 8811 	msr	BASEPRI, r3
 8008978:	f3bf 8f6f 	isb	sy
 800897c:	f3bf 8f4f 	dsb	sy
 8008980:	603b      	str	r3, [r7, #0]
}
 8008982:	bf00      	nop
 8008984:	e7fe      	b.n	8008984 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008986:	4b09      	ldr	r3, [pc, #36]	; (80089ac <prvSwitchTimerLists+0xc0>)
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	2b00      	cmp	r3, #0
 800898e:	d1b1      	bne.n	80088f4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008990:	4b06      	ldr	r3, [pc, #24]	; (80089ac <prvSwitchTimerLists+0xc0>)
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008996:	4b06      	ldr	r3, [pc, #24]	; (80089b0 <prvSwitchTimerLists+0xc4>)
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	4a04      	ldr	r2, [pc, #16]	; (80089ac <prvSwitchTimerLists+0xc0>)
 800899c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800899e:	4a04      	ldr	r2, [pc, #16]	; (80089b0 <prvSwitchTimerLists+0xc4>)
 80089a0:	697b      	ldr	r3, [r7, #20]
 80089a2:	6013      	str	r3, [r2, #0]
}
 80089a4:	bf00      	nop
 80089a6:	3718      	adds	r7, #24
 80089a8:	46bd      	mov	sp, r7
 80089aa:	bd80      	pop	{r7, pc}
 80089ac:	20001460 	.word	0x20001460
 80089b0:	20001464 	.word	0x20001464

080089b4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80089b4:	b580      	push	{r7, lr}
 80089b6:	b082      	sub	sp, #8
 80089b8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80089ba:	f000 f96b 	bl	8008c94 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80089be:	4b15      	ldr	r3, [pc, #84]	; (8008a14 <prvCheckForValidListAndQueue+0x60>)
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d120      	bne.n	8008a08 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80089c6:	4814      	ldr	r0, [pc, #80]	; (8008a18 <prvCheckForValidListAndQueue+0x64>)
 80089c8:	f7fd fbfe 	bl	80061c8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80089cc:	4813      	ldr	r0, [pc, #76]	; (8008a1c <prvCheckForValidListAndQueue+0x68>)
 80089ce:	f7fd fbfb 	bl	80061c8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80089d2:	4b13      	ldr	r3, [pc, #76]	; (8008a20 <prvCheckForValidListAndQueue+0x6c>)
 80089d4:	4a10      	ldr	r2, [pc, #64]	; (8008a18 <prvCheckForValidListAndQueue+0x64>)
 80089d6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80089d8:	4b12      	ldr	r3, [pc, #72]	; (8008a24 <prvCheckForValidListAndQueue+0x70>)
 80089da:	4a10      	ldr	r2, [pc, #64]	; (8008a1c <prvCheckForValidListAndQueue+0x68>)
 80089dc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80089de:	2300      	movs	r3, #0
 80089e0:	9300      	str	r3, [sp, #0]
 80089e2:	4b11      	ldr	r3, [pc, #68]	; (8008a28 <prvCheckForValidListAndQueue+0x74>)
 80089e4:	4a11      	ldr	r2, [pc, #68]	; (8008a2c <prvCheckForValidListAndQueue+0x78>)
 80089e6:	2110      	movs	r1, #16
 80089e8:	200a      	movs	r0, #10
 80089ea:	f7fd fd09 	bl	8006400 <xQueueGenericCreateStatic>
 80089ee:	4603      	mov	r3, r0
 80089f0:	4a08      	ldr	r2, [pc, #32]	; (8008a14 <prvCheckForValidListAndQueue+0x60>)
 80089f2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80089f4:	4b07      	ldr	r3, [pc, #28]	; (8008a14 <prvCheckForValidListAndQueue+0x60>)
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d005      	beq.n	8008a08 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80089fc:	4b05      	ldr	r3, [pc, #20]	; (8008a14 <prvCheckForValidListAndQueue+0x60>)
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	490b      	ldr	r1, [pc, #44]	; (8008a30 <prvCheckForValidListAndQueue+0x7c>)
 8008a02:	4618      	mov	r0, r3
 8008a04:	f7fe fc1a 	bl	800723c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008a08:	f000 f974 	bl	8008cf4 <vPortExitCritical>
}
 8008a0c:	bf00      	nop
 8008a0e:	46bd      	mov	sp, r7
 8008a10:	bd80      	pop	{r7, pc}
 8008a12:	bf00      	nop
 8008a14:	20001468 	.word	0x20001468
 8008a18:	20001438 	.word	0x20001438
 8008a1c:	2000144c 	.word	0x2000144c
 8008a20:	20001460 	.word	0x20001460
 8008a24:	20001464 	.word	0x20001464
 8008a28:	20001514 	.word	0x20001514
 8008a2c:	20001474 	.word	0x20001474
 8008a30:	0800c89c 	.word	0x0800c89c

08008a34 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008a34:	b480      	push	{r7}
 8008a36:	b085      	sub	sp, #20
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	60f8      	str	r0, [r7, #12]
 8008a3c:	60b9      	str	r1, [r7, #8]
 8008a3e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	3b04      	subs	r3, #4
 8008a44:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008a4c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	3b04      	subs	r3, #4
 8008a52:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008a54:	68bb      	ldr	r3, [r7, #8]
 8008a56:	f023 0201 	bic.w	r2, r3, #1
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	3b04      	subs	r3, #4
 8008a62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008a64:	4a0c      	ldr	r2, [pc, #48]	; (8008a98 <pxPortInitialiseStack+0x64>)
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	3b14      	subs	r3, #20
 8008a6e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008a70:	687a      	ldr	r2, [r7, #4]
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	3b04      	subs	r3, #4
 8008a7a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	f06f 0202 	mvn.w	r2, #2
 8008a82:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	3b20      	subs	r3, #32
 8008a88:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008a8a:	68fb      	ldr	r3, [r7, #12]
}
 8008a8c:	4618      	mov	r0, r3
 8008a8e:	3714      	adds	r7, #20
 8008a90:	46bd      	mov	sp, r7
 8008a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a96:	4770      	bx	lr
 8008a98:	08008a9d 	.word	0x08008a9d

08008a9c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008a9c:	b480      	push	{r7}
 8008a9e:	b085      	sub	sp, #20
 8008aa0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008aa6:	4b12      	ldr	r3, [pc, #72]	; (8008af0 <prvTaskExitError+0x54>)
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008aae:	d00a      	beq.n	8008ac6 <prvTaskExitError+0x2a>
	__asm volatile
 8008ab0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ab4:	f383 8811 	msr	BASEPRI, r3
 8008ab8:	f3bf 8f6f 	isb	sy
 8008abc:	f3bf 8f4f 	dsb	sy
 8008ac0:	60fb      	str	r3, [r7, #12]
}
 8008ac2:	bf00      	nop
 8008ac4:	e7fe      	b.n	8008ac4 <prvTaskExitError+0x28>
	__asm volatile
 8008ac6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008aca:	f383 8811 	msr	BASEPRI, r3
 8008ace:	f3bf 8f6f 	isb	sy
 8008ad2:	f3bf 8f4f 	dsb	sy
 8008ad6:	60bb      	str	r3, [r7, #8]
}
 8008ad8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008ada:	bf00      	nop
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d0fc      	beq.n	8008adc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008ae2:	bf00      	nop
 8008ae4:	bf00      	nop
 8008ae6:	3714      	adds	r7, #20
 8008ae8:	46bd      	mov	sp, r7
 8008aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aee:	4770      	bx	lr
 8008af0:	20000418 	.word	0x20000418
	...

08008b00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008b00:	4b07      	ldr	r3, [pc, #28]	; (8008b20 <pxCurrentTCBConst2>)
 8008b02:	6819      	ldr	r1, [r3, #0]
 8008b04:	6808      	ldr	r0, [r1, #0]
 8008b06:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b0a:	f380 8809 	msr	PSP, r0
 8008b0e:	f3bf 8f6f 	isb	sy
 8008b12:	f04f 0000 	mov.w	r0, #0
 8008b16:	f380 8811 	msr	BASEPRI, r0
 8008b1a:	4770      	bx	lr
 8008b1c:	f3af 8000 	nop.w

08008b20 <pxCurrentTCBConst2>:
 8008b20:	20000f38 	.word	0x20000f38
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008b24:	bf00      	nop
 8008b26:	bf00      	nop

08008b28 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008b28:	4808      	ldr	r0, [pc, #32]	; (8008b4c <prvPortStartFirstTask+0x24>)
 8008b2a:	6800      	ldr	r0, [r0, #0]
 8008b2c:	6800      	ldr	r0, [r0, #0]
 8008b2e:	f380 8808 	msr	MSP, r0
 8008b32:	f04f 0000 	mov.w	r0, #0
 8008b36:	f380 8814 	msr	CONTROL, r0
 8008b3a:	b662      	cpsie	i
 8008b3c:	b661      	cpsie	f
 8008b3e:	f3bf 8f4f 	dsb	sy
 8008b42:	f3bf 8f6f 	isb	sy
 8008b46:	df00      	svc	0
 8008b48:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008b4a:	bf00      	nop
 8008b4c:	e000ed08 	.word	0xe000ed08

08008b50 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008b50:	b580      	push	{r7, lr}
 8008b52:	b086      	sub	sp, #24
 8008b54:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008b56:	4b46      	ldr	r3, [pc, #280]	; (8008c70 <xPortStartScheduler+0x120>)
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	4a46      	ldr	r2, [pc, #280]	; (8008c74 <xPortStartScheduler+0x124>)
 8008b5c:	4293      	cmp	r3, r2
 8008b5e:	d10a      	bne.n	8008b76 <xPortStartScheduler+0x26>
	__asm volatile
 8008b60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b64:	f383 8811 	msr	BASEPRI, r3
 8008b68:	f3bf 8f6f 	isb	sy
 8008b6c:	f3bf 8f4f 	dsb	sy
 8008b70:	613b      	str	r3, [r7, #16]
}
 8008b72:	bf00      	nop
 8008b74:	e7fe      	b.n	8008b74 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008b76:	4b3e      	ldr	r3, [pc, #248]	; (8008c70 <xPortStartScheduler+0x120>)
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	4a3f      	ldr	r2, [pc, #252]	; (8008c78 <xPortStartScheduler+0x128>)
 8008b7c:	4293      	cmp	r3, r2
 8008b7e:	d10a      	bne.n	8008b96 <xPortStartScheduler+0x46>
	__asm volatile
 8008b80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b84:	f383 8811 	msr	BASEPRI, r3
 8008b88:	f3bf 8f6f 	isb	sy
 8008b8c:	f3bf 8f4f 	dsb	sy
 8008b90:	60fb      	str	r3, [r7, #12]
}
 8008b92:	bf00      	nop
 8008b94:	e7fe      	b.n	8008b94 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008b96:	4b39      	ldr	r3, [pc, #228]	; (8008c7c <xPortStartScheduler+0x12c>)
 8008b98:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008b9a:	697b      	ldr	r3, [r7, #20]
 8008b9c:	781b      	ldrb	r3, [r3, #0]
 8008b9e:	b2db      	uxtb	r3, r3
 8008ba0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008ba2:	697b      	ldr	r3, [r7, #20]
 8008ba4:	22ff      	movs	r2, #255	; 0xff
 8008ba6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008ba8:	697b      	ldr	r3, [r7, #20]
 8008baa:	781b      	ldrb	r3, [r3, #0]
 8008bac:	b2db      	uxtb	r3, r3
 8008bae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008bb0:	78fb      	ldrb	r3, [r7, #3]
 8008bb2:	b2db      	uxtb	r3, r3
 8008bb4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008bb8:	b2da      	uxtb	r2, r3
 8008bba:	4b31      	ldr	r3, [pc, #196]	; (8008c80 <xPortStartScheduler+0x130>)
 8008bbc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008bbe:	4b31      	ldr	r3, [pc, #196]	; (8008c84 <xPortStartScheduler+0x134>)
 8008bc0:	2207      	movs	r2, #7
 8008bc2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008bc4:	e009      	b.n	8008bda <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008bc6:	4b2f      	ldr	r3, [pc, #188]	; (8008c84 <xPortStartScheduler+0x134>)
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	3b01      	subs	r3, #1
 8008bcc:	4a2d      	ldr	r2, [pc, #180]	; (8008c84 <xPortStartScheduler+0x134>)
 8008bce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008bd0:	78fb      	ldrb	r3, [r7, #3]
 8008bd2:	b2db      	uxtb	r3, r3
 8008bd4:	005b      	lsls	r3, r3, #1
 8008bd6:	b2db      	uxtb	r3, r3
 8008bd8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008bda:	78fb      	ldrb	r3, [r7, #3]
 8008bdc:	b2db      	uxtb	r3, r3
 8008bde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008be2:	2b80      	cmp	r3, #128	; 0x80
 8008be4:	d0ef      	beq.n	8008bc6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008be6:	4b27      	ldr	r3, [pc, #156]	; (8008c84 <xPortStartScheduler+0x134>)
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	f1c3 0307 	rsb	r3, r3, #7
 8008bee:	2b04      	cmp	r3, #4
 8008bf0:	d00a      	beq.n	8008c08 <xPortStartScheduler+0xb8>
	__asm volatile
 8008bf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bf6:	f383 8811 	msr	BASEPRI, r3
 8008bfa:	f3bf 8f6f 	isb	sy
 8008bfe:	f3bf 8f4f 	dsb	sy
 8008c02:	60bb      	str	r3, [r7, #8]
}
 8008c04:	bf00      	nop
 8008c06:	e7fe      	b.n	8008c06 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008c08:	4b1e      	ldr	r3, [pc, #120]	; (8008c84 <xPortStartScheduler+0x134>)
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	021b      	lsls	r3, r3, #8
 8008c0e:	4a1d      	ldr	r2, [pc, #116]	; (8008c84 <xPortStartScheduler+0x134>)
 8008c10:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008c12:	4b1c      	ldr	r3, [pc, #112]	; (8008c84 <xPortStartScheduler+0x134>)
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008c1a:	4a1a      	ldr	r2, [pc, #104]	; (8008c84 <xPortStartScheduler+0x134>)
 8008c1c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	b2da      	uxtb	r2, r3
 8008c22:	697b      	ldr	r3, [r7, #20]
 8008c24:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008c26:	4b18      	ldr	r3, [pc, #96]	; (8008c88 <xPortStartScheduler+0x138>)
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	4a17      	ldr	r2, [pc, #92]	; (8008c88 <xPortStartScheduler+0x138>)
 8008c2c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008c30:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008c32:	4b15      	ldr	r3, [pc, #84]	; (8008c88 <xPortStartScheduler+0x138>)
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	4a14      	ldr	r2, [pc, #80]	; (8008c88 <xPortStartScheduler+0x138>)
 8008c38:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8008c3c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008c3e:	f000 f8dd 	bl	8008dfc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008c42:	4b12      	ldr	r3, [pc, #72]	; (8008c8c <xPortStartScheduler+0x13c>)
 8008c44:	2200      	movs	r2, #0
 8008c46:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008c48:	f000 f8fc 	bl	8008e44 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008c4c:	4b10      	ldr	r3, [pc, #64]	; (8008c90 <xPortStartScheduler+0x140>)
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	4a0f      	ldr	r2, [pc, #60]	; (8008c90 <xPortStartScheduler+0x140>)
 8008c52:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008c56:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008c58:	f7ff ff66 	bl	8008b28 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008c5c:	f7fe ff48 	bl	8007af0 <vTaskSwitchContext>
	prvTaskExitError();
 8008c60:	f7ff ff1c 	bl	8008a9c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008c64:	2300      	movs	r3, #0
}
 8008c66:	4618      	mov	r0, r3
 8008c68:	3718      	adds	r7, #24
 8008c6a:	46bd      	mov	sp, r7
 8008c6c:	bd80      	pop	{r7, pc}
 8008c6e:	bf00      	nop
 8008c70:	e000ed00 	.word	0xe000ed00
 8008c74:	410fc271 	.word	0x410fc271
 8008c78:	410fc270 	.word	0x410fc270
 8008c7c:	e000e400 	.word	0xe000e400
 8008c80:	20001564 	.word	0x20001564
 8008c84:	20001568 	.word	0x20001568
 8008c88:	e000ed20 	.word	0xe000ed20
 8008c8c:	20000418 	.word	0x20000418
 8008c90:	e000ef34 	.word	0xe000ef34

08008c94 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008c94:	b480      	push	{r7}
 8008c96:	b083      	sub	sp, #12
 8008c98:	af00      	add	r7, sp, #0
	__asm volatile
 8008c9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c9e:	f383 8811 	msr	BASEPRI, r3
 8008ca2:	f3bf 8f6f 	isb	sy
 8008ca6:	f3bf 8f4f 	dsb	sy
 8008caa:	607b      	str	r3, [r7, #4]
}
 8008cac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008cae:	4b0f      	ldr	r3, [pc, #60]	; (8008cec <vPortEnterCritical+0x58>)
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	3301      	adds	r3, #1
 8008cb4:	4a0d      	ldr	r2, [pc, #52]	; (8008cec <vPortEnterCritical+0x58>)
 8008cb6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008cb8:	4b0c      	ldr	r3, [pc, #48]	; (8008cec <vPortEnterCritical+0x58>)
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	2b01      	cmp	r3, #1
 8008cbe:	d10f      	bne.n	8008ce0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008cc0:	4b0b      	ldr	r3, [pc, #44]	; (8008cf0 <vPortEnterCritical+0x5c>)
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	b2db      	uxtb	r3, r3
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d00a      	beq.n	8008ce0 <vPortEnterCritical+0x4c>
	__asm volatile
 8008cca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cce:	f383 8811 	msr	BASEPRI, r3
 8008cd2:	f3bf 8f6f 	isb	sy
 8008cd6:	f3bf 8f4f 	dsb	sy
 8008cda:	603b      	str	r3, [r7, #0]
}
 8008cdc:	bf00      	nop
 8008cde:	e7fe      	b.n	8008cde <vPortEnterCritical+0x4a>
	}
}
 8008ce0:	bf00      	nop
 8008ce2:	370c      	adds	r7, #12
 8008ce4:	46bd      	mov	sp, r7
 8008ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cea:	4770      	bx	lr
 8008cec:	20000418 	.word	0x20000418
 8008cf0:	e000ed04 	.word	0xe000ed04

08008cf4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008cf4:	b480      	push	{r7}
 8008cf6:	b083      	sub	sp, #12
 8008cf8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008cfa:	4b12      	ldr	r3, [pc, #72]	; (8008d44 <vPortExitCritical+0x50>)
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d10a      	bne.n	8008d18 <vPortExitCritical+0x24>
	__asm volatile
 8008d02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d06:	f383 8811 	msr	BASEPRI, r3
 8008d0a:	f3bf 8f6f 	isb	sy
 8008d0e:	f3bf 8f4f 	dsb	sy
 8008d12:	607b      	str	r3, [r7, #4]
}
 8008d14:	bf00      	nop
 8008d16:	e7fe      	b.n	8008d16 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008d18:	4b0a      	ldr	r3, [pc, #40]	; (8008d44 <vPortExitCritical+0x50>)
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	3b01      	subs	r3, #1
 8008d1e:	4a09      	ldr	r2, [pc, #36]	; (8008d44 <vPortExitCritical+0x50>)
 8008d20:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008d22:	4b08      	ldr	r3, [pc, #32]	; (8008d44 <vPortExitCritical+0x50>)
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d105      	bne.n	8008d36 <vPortExitCritical+0x42>
 8008d2a:	2300      	movs	r3, #0
 8008d2c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008d2e:	683b      	ldr	r3, [r7, #0]
 8008d30:	f383 8811 	msr	BASEPRI, r3
}
 8008d34:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008d36:	bf00      	nop
 8008d38:	370c      	adds	r7, #12
 8008d3a:	46bd      	mov	sp, r7
 8008d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d40:	4770      	bx	lr
 8008d42:	bf00      	nop
 8008d44:	20000418 	.word	0x20000418
	...

08008d50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008d50:	f3ef 8009 	mrs	r0, PSP
 8008d54:	f3bf 8f6f 	isb	sy
 8008d58:	4b15      	ldr	r3, [pc, #84]	; (8008db0 <pxCurrentTCBConst>)
 8008d5a:	681a      	ldr	r2, [r3, #0]
 8008d5c:	f01e 0f10 	tst.w	lr, #16
 8008d60:	bf08      	it	eq
 8008d62:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008d66:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d6a:	6010      	str	r0, [r2, #0]
 8008d6c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008d70:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008d74:	f380 8811 	msr	BASEPRI, r0
 8008d78:	f3bf 8f4f 	dsb	sy
 8008d7c:	f3bf 8f6f 	isb	sy
 8008d80:	f7fe feb6 	bl	8007af0 <vTaskSwitchContext>
 8008d84:	f04f 0000 	mov.w	r0, #0
 8008d88:	f380 8811 	msr	BASEPRI, r0
 8008d8c:	bc09      	pop	{r0, r3}
 8008d8e:	6819      	ldr	r1, [r3, #0]
 8008d90:	6808      	ldr	r0, [r1, #0]
 8008d92:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d96:	f01e 0f10 	tst.w	lr, #16
 8008d9a:	bf08      	it	eq
 8008d9c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008da0:	f380 8809 	msr	PSP, r0
 8008da4:	f3bf 8f6f 	isb	sy
 8008da8:	4770      	bx	lr
 8008daa:	bf00      	nop
 8008dac:	f3af 8000 	nop.w

08008db0 <pxCurrentTCBConst>:
 8008db0:	20000f38 	.word	0x20000f38
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008db4:	bf00      	nop
 8008db6:	bf00      	nop

08008db8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008db8:	b580      	push	{r7, lr}
 8008dba:	b082      	sub	sp, #8
 8008dbc:	af00      	add	r7, sp, #0
	__asm volatile
 8008dbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dc2:	f383 8811 	msr	BASEPRI, r3
 8008dc6:	f3bf 8f6f 	isb	sy
 8008dca:	f3bf 8f4f 	dsb	sy
 8008dce:	607b      	str	r3, [r7, #4]
}
 8008dd0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008dd2:	f7fe fdd3 	bl	800797c <xTaskIncrementTick>
 8008dd6:	4603      	mov	r3, r0
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d003      	beq.n	8008de4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008ddc:	4b06      	ldr	r3, [pc, #24]	; (8008df8 <xPortSysTickHandler+0x40>)
 8008dde:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008de2:	601a      	str	r2, [r3, #0]
 8008de4:	2300      	movs	r3, #0
 8008de6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	f383 8811 	msr	BASEPRI, r3
}
 8008dee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008df0:	bf00      	nop
 8008df2:	3708      	adds	r7, #8
 8008df4:	46bd      	mov	sp, r7
 8008df6:	bd80      	pop	{r7, pc}
 8008df8:	e000ed04 	.word	0xe000ed04

08008dfc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008dfc:	b480      	push	{r7}
 8008dfe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008e00:	4b0b      	ldr	r3, [pc, #44]	; (8008e30 <vPortSetupTimerInterrupt+0x34>)
 8008e02:	2200      	movs	r2, #0
 8008e04:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008e06:	4b0b      	ldr	r3, [pc, #44]	; (8008e34 <vPortSetupTimerInterrupt+0x38>)
 8008e08:	2200      	movs	r2, #0
 8008e0a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008e0c:	4b0a      	ldr	r3, [pc, #40]	; (8008e38 <vPortSetupTimerInterrupt+0x3c>)
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	4a0a      	ldr	r2, [pc, #40]	; (8008e3c <vPortSetupTimerInterrupt+0x40>)
 8008e12:	fba2 2303 	umull	r2, r3, r2, r3
 8008e16:	099b      	lsrs	r3, r3, #6
 8008e18:	4a09      	ldr	r2, [pc, #36]	; (8008e40 <vPortSetupTimerInterrupt+0x44>)
 8008e1a:	3b01      	subs	r3, #1
 8008e1c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008e1e:	4b04      	ldr	r3, [pc, #16]	; (8008e30 <vPortSetupTimerInterrupt+0x34>)
 8008e20:	2207      	movs	r2, #7
 8008e22:	601a      	str	r2, [r3, #0]
}
 8008e24:	bf00      	nop
 8008e26:	46bd      	mov	sp, r7
 8008e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e2c:	4770      	bx	lr
 8008e2e:	bf00      	nop
 8008e30:	e000e010 	.word	0xe000e010
 8008e34:	e000e018 	.word	0xe000e018
 8008e38:	20000400 	.word	0x20000400
 8008e3c:	10624dd3 	.word	0x10624dd3
 8008e40:	e000e014 	.word	0xe000e014

08008e44 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008e44:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008e54 <vPortEnableVFP+0x10>
 8008e48:	6801      	ldr	r1, [r0, #0]
 8008e4a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008e4e:	6001      	str	r1, [r0, #0]
 8008e50:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008e52:	bf00      	nop
 8008e54:	e000ed88 	.word	0xe000ed88

08008e58 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008e58:	b480      	push	{r7}
 8008e5a:	b085      	sub	sp, #20
 8008e5c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008e5e:	f3ef 8305 	mrs	r3, IPSR
 8008e62:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	2b0f      	cmp	r3, #15
 8008e68:	d914      	bls.n	8008e94 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008e6a:	4a17      	ldr	r2, [pc, #92]	; (8008ec8 <vPortValidateInterruptPriority+0x70>)
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	4413      	add	r3, r2
 8008e70:	781b      	ldrb	r3, [r3, #0]
 8008e72:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008e74:	4b15      	ldr	r3, [pc, #84]	; (8008ecc <vPortValidateInterruptPriority+0x74>)
 8008e76:	781b      	ldrb	r3, [r3, #0]
 8008e78:	7afa      	ldrb	r2, [r7, #11]
 8008e7a:	429a      	cmp	r2, r3
 8008e7c:	d20a      	bcs.n	8008e94 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8008e7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e82:	f383 8811 	msr	BASEPRI, r3
 8008e86:	f3bf 8f6f 	isb	sy
 8008e8a:	f3bf 8f4f 	dsb	sy
 8008e8e:	607b      	str	r3, [r7, #4]
}
 8008e90:	bf00      	nop
 8008e92:	e7fe      	b.n	8008e92 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008e94:	4b0e      	ldr	r3, [pc, #56]	; (8008ed0 <vPortValidateInterruptPriority+0x78>)
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008e9c:	4b0d      	ldr	r3, [pc, #52]	; (8008ed4 <vPortValidateInterruptPriority+0x7c>)
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	429a      	cmp	r2, r3
 8008ea2:	d90a      	bls.n	8008eba <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8008ea4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ea8:	f383 8811 	msr	BASEPRI, r3
 8008eac:	f3bf 8f6f 	isb	sy
 8008eb0:	f3bf 8f4f 	dsb	sy
 8008eb4:	603b      	str	r3, [r7, #0]
}
 8008eb6:	bf00      	nop
 8008eb8:	e7fe      	b.n	8008eb8 <vPortValidateInterruptPriority+0x60>
	}
 8008eba:	bf00      	nop
 8008ebc:	3714      	adds	r7, #20
 8008ebe:	46bd      	mov	sp, r7
 8008ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec4:	4770      	bx	lr
 8008ec6:	bf00      	nop
 8008ec8:	e000e3f0 	.word	0xe000e3f0
 8008ecc:	20001564 	.word	0x20001564
 8008ed0:	e000ed0c 	.word	0xe000ed0c
 8008ed4:	20001568 	.word	0x20001568

08008ed8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008ed8:	b580      	push	{r7, lr}
 8008eda:	b08a      	sub	sp, #40	; 0x28
 8008edc:	af00      	add	r7, sp, #0
 8008ede:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008ee0:	2300      	movs	r3, #0
 8008ee2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008ee4:	f7fe fc8e 	bl	8007804 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008ee8:	4b5b      	ldr	r3, [pc, #364]	; (8009058 <pvPortMalloc+0x180>)
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d101      	bne.n	8008ef4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008ef0:	f000 f920 	bl	8009134 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008ef4:	4b59      	ldr	r3, [pc, #356]	; (800905c <pvPortMalloc+0x184>)
 8008ef6:	681a      	ldr	r2, [r3, #0]
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	4013      	ands	r3, r2
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	f040 8093 	bne.w	8009028 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d01d      	beq.n	8008f44 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008f08:	2208      	movs	r2, #8
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	4413      	add	r3, r2
 8008f0e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	f003 0307 	and.w	r3, r3, #7
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d014      	beq.n	8008f44 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	f023 0307 	bic.w	r3, r3, #7
 8008f20:	3308      	adds	r3, #8
 8008f22:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	f003 0307 	and.w	r3, r3, #7
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d00a      	beq.n	8008f44 <pvPortMalloc+0x6c>
	__asm volatile
 8008f2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f32:	f383 8811 	msr	BASEPRI, r3
 8008f36:	f3bf 8f6f 	isb	sy
 8008f3a:	f3bf 8f4f 	dsb	sy
 8008f3e:	617b      	str	r3, [r7, #20]
}
 8008f40:	bf00      	nop
 8008f42:	e7fe      	b.n	8008f42 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d06e      	beq.n	8009028 <pvPortMalloc+0x150>
 8008f4a:	4b45      	ldr	r3, [pc, #276]	; (8009060 <pvPortMalloc+0x188>)
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	687a      	ldr	r2, [r7, #4]
 8008f50:	429a      	cmp	r2, r3
 8008f52:	d869      	bhi.n	8009028 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008f54:	4b43      	ldr	r3, [pc, #268]	; (8009064 <pvPortMalloc+0x18c>)
 8008f56:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008f58:	4b42      	ldr	r3, [pc, #264]	; (8009064 <pvPortMalloc+0x18c>)
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008f5e:	e004      	b.n	8008f6a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f62:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f6c:	685b      	ldr	r3, [r3, #4]
 8008f6e:	687a      	ldr	r2, [r7, #4]
 8008f70:	429a      	cmp	r2, r3
 8008f72:	d903      	bls.n	8008f7c <pvPortMalloc+0xa4>
 8008f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d1f1      	bne.n	8008f60 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008f7c:	4b36      	ldr	r3, [pc, #216]	; (8009058 <pvPortMalloc+0x180>)
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008f82:	429a      	cmp	r2, r3
 8008f84:	d050      	beq.n	8009028 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008f86:	6a3b      	ldr	r3, [r7, #32]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	2208      	movs	r2, #8
 8008f8c:	4413      	add	r3, r2
 8008f8e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f92:	681a      	ldr	r2, [r3, #0]
 8008f94:	6a3b      	ldr	r3, [r7, #32]
 8008f96:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008f98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f9a:	685a      	ldr	r2, [r3, #4]
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	1ad2      	subs	r2, r2, r3
 8008fa0:	2308      	movs	r3, #8
 8008fa2:	005b      	lsls	r3, r3, #1
 8008fa4:	429a      	cmp	r2, r3
 8008fa6:	d91f      	bls.n	8008fe8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008fa8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	4413      	add	r3, r2
 8008fae:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008fb0:	69bb      	ldr	r3, [r7, #24]
 8008fb2:	f003 0307 	and.w	r3, r3, #7
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d00a      	beq.n	8008fd0 <pvPortMalloc+0xf8>
	__asm volatile
 8008fba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fbe:	f383 8811 	msr	BASEPRI, r3
 8008fc2:	f3bf 8f6f 	isb	sy
 8008fc6:	f3bf 8f4f 	dsb	sy
 8008fca:	613b      	str	r3, [r7, #16]
}
 8008fcc:	bf00      	nop
 8008fce:	e7fe      	b.n	8008fce <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fd2:	685a      	ldr	r2, [r3, #4]
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	1ad2      	subs	r2, r2, r3
 8008fd8:	69bb      	ldr	r3, [r7, #24]
 8008fda:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008fdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fde:	687a      	ldr	r2, [r7, #4]
 8008fe0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008fe2:	69b8      	ldr	r0, [r7, #24]
 8008fe4:	f000 f908 	bl	80091f8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008fe8:	4b1d      	ldr	r3, [pc, #116]	; (8009060 <pvPortMalloc+0x188>)
 8008fea:	681a      	ldr	r2, [r3, #0]
 8008fec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fee:	685b      	ldr	r3, [r3, #4]
 8008ff0:	1ad3      	subs	r3, r2, r3
 8008ff2:	4a1b      	ldr	r2, [pc, #108]	; (8009060 <pvPortMalloc+0x188>)
 8008ff4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008ff6:	4b1a      	ldr	r3, [pc, #104]	; (8009060 <pvPortMalloc+0x188>)
 8008ff8:	681a      	ldr	r2, [r3, #0]
 8008ffa:	4b1b      	ldr	r3, [pc, #108]	; (8009068 <pvPortMalloc+0x190>)
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	429a      	cmp	r2, r3
 8009000:	d203      	bcs.n	800900a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009002:	4b17      	ldr	r3, [pc, #92]	; (8009060 <pvPortMalloc+0x188>)
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	4a18      	ldr	r2, [pc, #96]	; (8009068 <pvPortMalloc+0x190>)
 8009008:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800900a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800900c:	685a      	ldr	r2, [r3, #4]
 800900e:	4b13      	ldr	r3, [pc, #76]	; (800905c <pvPortMalloc+0x184>)
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	431a      	orrs	r2, r3
 8009014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009016:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800901a:	2200      	movs	r2, #0
 800901c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800901e:	4b13      	ldr	r3, [pc, #76]	; (800906c <pvPortMalloc+0x194>)
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	3301      	adds	r3, #1
 8009024:	4a11      	ldr	r2, [pc, #68]	; (800906c <pvPortMalloc+0x194>)
 8009026:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009028:	f7fe fbfa 	bl	8007820 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800902c:	69fb      	ldr	r3, [r7, #28]
 800902e:	f003 0307 	and.w	r3, r3, #7
 8009032:	2b00      	cmp	r3, #0
 8009034:	d00a      	beq.n	800904c <pvPortMalloc+0x174>
	__asm volatile
 8009036:	f04f 0350 	mov.w	r3, #80	; 0x50
 800903a:	f383 8811 	msr	BASEPRI, r3
 800903e:	f3bf 8f6f 	isb	sy
 8009042:	f3bf 8f4f 	dsb	sy
 8009046:	60fb      	str	r3, [r7, #12]
}
 8009048:	bf00      	nop
 800904a:	e7fe      	b.n	800904a <pvPortMalloc+0x172>
	return pvReturn;
 800904c:	69fb      	ldr	r3, [r7, #28]
}
 800904e:	4618      	mov	r0, r3
 8009050:	3728      	adds	r7, #40	; 0x28
 8009052:	46bd      	mov	sp, r7
 8009054:	bd80      	pop	{r7, pc}
 8009056:	bf00      	nop
 8009058:	20005174 	.word	0x20005174
 800905c:	20005188 	.word	0x20005188
 8009060:	20005178 	.word	0x20005178
 8009064:	2000516c 	.word	0x2000516c
 8009068:	2000517c 	.word	0x2000517c
 800906c:	20005180 	.word	0x20005180

08009070 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009070:	b580      	push	{r7, lr}
 8009072:	b086      	sub	sp, #24
 8009074:	af00      	add	r7, sp, #0
 8009076:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	2b00      	cmp	r3, #0
 8009080:	d04d      	beq.n	800911e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009082:	2308      	movs	r3, #8
 8009084:	425b      	negs	r3, r3
 8009086:	697a      	ldr	r2, [r7, #20]
 8009088:	4413      	add	r3, r2
 800908a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800908c:	697b      	ldr	r3, [r7, #20]
 800908e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009090:	693b      	ldr	r3, [r7, #16]
 8009092:	685a      	ldr	r2, [r3, #4]
 8009094:	4b24      	ldr	r3, [pc, #144]	; (8009128 <vPortFree+0xb8>)
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	4013      	ands	r3, r2
 800909a:	2b00      	cmp	r3, #0
 800909c:	d10a      	bne.n	80090b4 <vPortFree+0x44>
	__asm volatile
 800909e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090a2:	f383 8811 	msr	BASEPRI, r3
 80090a6:	f3bf 8f6f 	isb	sy
 80090aa:	f3bf 8f4f 	dsb	sy
 80090ae:	60fb      	str	r3, [r7, #12]
}
 80090b0:	bf00      	nop
 80090b2:	e7fe      	b.n	80090b2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80090b4:	693b      	ldr	r3, [r7, #16]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d00a      	beq.n	80090d2 <vPortFree+0x62>
	__asm volatile
 80090bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090c0:	f383 8811 	msr	BASEPRI, r3
 80090c4:	f3bf 8f6f 	isb	sy
 80090c8:	f3bf 8f4f 	dsb	sy
 80090cc:	60bb      	str	r3, [r7, #8]
}
 80090ce:	bf00      	nop
 80090d0:	e7fe      	b.n	80090d0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80090d2:	693b      	ldr	r3, [r7, #16]
 80090d4:	685a      	ldr	r2, [r3, #4]
 80090d6:	4b14      	ldr	r3, [pc, #80]	; (8009128 <vPortFree+0xb8>)
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	4013      	ands	r3, r2
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d01e      	beq.n	800911e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80090e0:	693b      	ldr	r3, [r7, #16]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d11a      	bne.n	800911e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80090e8:	693b      	ldr	r3, [r7, #16]
 80090ea:	685a      	ldr	r2, [r3, #4]
 80090ec:	4b0e      	ldr	r3, [pc, #56]	; (8009128 <vPortFree+0xb8>)
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	43db      	mvns	r3, r3
 80090f2:	401a      	ands	r2, r3
 80090f4:	693b      	ldr	r3, [r7, #16]
 80090f6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80090f8:	f7fe fb84 	bl	8007804 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80090fc:	693b      	ldr	r3, [r7, #16]
 80090fe:	685a      	ldr	r2, [r3, #4]
 8009100:	4b0a      	ldr	r3, [pc, #40]	; (800912c <vPortFree+0xbc>)
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	4413      	add	r3, r2
 8009106:	4a09      	ldr	r2, [pc, #36]	; (800912c <vPortFree+0xbc>)
 8009108:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800910a:	6938      	ldr	r0, [r7, #16]
 800910c:	f000 f874 	bl	80091f8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009110:	4b07      	ldr	r3, [pc, #28]	; (8009130 <vPortFree+0xc0>)
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	3301      	adds	r3, #1
 8009116:	4a06      	ldr	r2, [pc, #24]	; (8009130 <vPortFree+0xc0>)
 8009118:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800911a:	f7fe fb81 	bl	8007820 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800911e:	bf00      	nop
 8009120:	3718      	adds	r7, #24
 8009122:	46bd      	mov	sp, r7
 8009124:	bd80      	pop	{r7, pc}
 8009126:	bf00      	nop
 8009128:	20005188 	.word	0x20005188
 800912c:	20005178 	.word	0x20005178
 8009130:	20005184 	.word	0x20005184

08009134 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009134:	b480      	push	{r7}
 8009136:	b085      	sub	sp, #20
 8009138:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800913a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800913e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009140:	4b27      	ldr	r3, [pc, #156]	; (80091e0 <prvHeapInit+0xac>)
 8009142:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	f003 0307 	and.w	r3, r3, #7
 800914a:	2b00      	cmp	r3, #0
 800914c:	d00c      	beq.n	8009168 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	3307      	adds	r3, #7
 8009152:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	f023 0307 	bic.w	r3, r3, #7
 800915a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800915c:	68ba      	ldr	r2, [r7, #8]
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	1ad3      	subs	r3, r2, r3
 8009162:	4a1f      	ldr	r2, [pc, #124]	; (80091e0 <prvHeapInit+0xac>)
 8009164:	4413      	add	r3, r2
 8009166:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800916c:	4a1d      	ldr	r2, [pc, #116]	; (80091e4 <prvHeapInit+0xb0>)
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009172:	4b1c      	ldr	r3, [pc, #112]	; (80091e4 <prvHeapInit+0xb0>)
 8009174:	2200      	movs	r2, #0
 8009176:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	68ba      	ldr	r2, [r7, #8]
 800917c:	4413      	add	r3, r2
 800917e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009180:	2208      	movs	r2, #8
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	1a9b      	subs	r3, r3, r2
 8009186:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	f023 0307 	bic.w	r3, r3, #7
 800918e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	4a15      	ldr	r2, [pc, #84]	; (80091e8 <prvHeapInit+0xb4>)
 8009194:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009196:	4b14      	ldr	r3, [pc, #80]	; (80091e8 <prvHeapInit+0xb4>)
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	2200      	movs	r2, #0
 800919c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800919e:	4b12      	ldr	r3, [pc, #72]	; (80091e8 <prvHeapInit+0xb4>)
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	2200      	movs	r2, #0
 80091a4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80091aa:	683b      	ldr	r3, [r7, #0]
 80091ac:	68fa      	ldr	r2, [r7, #12]
 80091ae:	1ad2      	subs	r2, r2, r3
 80091b0:	683b      	ldr	r3, [r7, #0]
 80091b2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80091b4:	4b0c      	ldr	r3, [pc, #48]	; (80091e8 <prvHeapInit+0xb4>)
 80091b6:	681a      	ldr	r2, [r3, #0]
 80091b8:	683b      	ldr	r3, [r7, #0]
 80091ba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80091bc:	683b      	ldr	r3, [r7, #0]
 80091be:	685b      	ldr	r3, [r3, #4]
 80091c0:	4a0a      	ldr	r2, [pc, #40]	; (80091ec <prvHeapInit+0xb8>)
 80091c2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80091c4:	683b      	ldr	r3, [r7, #0]
 80091c6:	685b      	ldr	r3, [r3, #4]
 80091c8:	4a09      	ldr	r2, [pc, #36]	; (80091f0 <prvHeapInit+0xbc>)
 80091ca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80091cc:	4b09      	ldr	r3, [pc, #36]	; (80091f4 <prvHeapInit+0xc0>)
 80091ce:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80091d2:	601a      	str	r2, [r3, #0]
}
 80091d4:	bf00      	nop
 80091d6:	3714      	adds	r7, #20
 80091d8:	46bd      	mov	sp, r7
 80091da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091de:	4770      	bx	lr
 80091e0:	2000156c 	.word	0x2000156c
 80091e4:	2000516c 	.word	0x2000516c
 80091e8:	20005174 	.word	0x20005174
 80091ec:	2000517c 	.word	0x2000517c
 80091f0:	20005178 	.word	0x20005178
 80091f4:	20005188 	.word	0x20005188

080091f8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80091f8:	b480      	push	{r7}
 80091fa:	b085      	sub	sp, #20
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009200:	4b28      	ldr	r3, [pc, #160]	; (80092a4 <prvInsertBlockIntoFreeList+0xac>)
 8009202:	60fb      	str	r3, [r7, #12]
 8009204:	e002      	b.n	800920c <prvInsertBlockIntoFreeList+0x14>
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	60fb      	str	r3, [r7, #12]
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	687a      	ldr	r2, [r7, #4]
 8009212:	429a      	cmp	r2, r3
 8009214:	d8f7      	bhi.n	8009206 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	685b      	ldr	r3, [r3, #4]
 800921e:	68ba      	ldr	r2, [r7, #8]
 8009220:	4413      	add	r3, r2
 8009222:	687a      	ldr	r2, [r7, #4]
 8009224:	429a      	cmp	r2, r3
 8009226:	d108      	bne.n	800923a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	685a      	ldr	r2, [r3, #4]
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	685b      	ldr	r3, [r3, #4]
 8009230:	441a      	add	r2, r3
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	685b      	ldr	r3, [r3, #4]
 8009242:	68ba      	ldr	r2, [r7, #8]
 8009244:	441a      	add	r2, r3
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	429a      	cmp	r2, r3
 800924c:	d118      	bne.n	8009280 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	681a      	ldr	r2, [r3, #0]
 8009252:	4b15      	ldr	r3, [pc, #84]	; (80092a8 <prvInsertBlockIntoFreeList+0xb0>)
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	429a      	cmp	r2, r3
 8009258:	d00d      	beq.n	8009276 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	685a      	ldr	r2, [r3, #4]
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	685b      	ldr	r3, [r3, #4]
 8009264:	441a      	add	r2, r3
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	681a      	ldr	r2, [r3, #0]
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	601a      	str	r2, [r3, #0]
 8009274:	e008      	b.n	8009288 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009276:	4b0c      	ldr	r3, [pc, #48]	; (80092a8 <prvInsertBlockIntoFreeList+0xb0>)
 8009278:	681a      	ldr	r2, [r3, #0]
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	601a      	str	r2, [r3, #0]
 800927e:	e003      	b.n	8009288 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	681a      	ldr	r2, [r3, #0]
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009288:	68fa      	ldr	r2, [r7, #12]
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	429a      	cmp	r2, r3
 800928e:	d002      	beq.n	8009296 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	687a      	ldr	r2, [r7, #4]
 8009294:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009296:	bf00      	nop
 8009298:	3714      	adds	r7, #20
 800929a:	46bd      	mov	sp, r7
 800929c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a0:	4770      	bx	lr
 80092a2:	bf00      	nop
 80092a4:	2000516c 	.word	0x2000516c
 80092a8:	20005174 	.word	0x20005174

080092ac <atoi>:
 80092ac:	220a      	movs	r2, #10
 80092ae:	2100      	movs	r1, #0
 80092b0:	f000 bfe8 	b.w	800a284 <strtol>

080092b4 <__errno>:
 80092b4:	4b01      	ldr	r3, [pc, #4]	; (80092bc <__errno+0x8>)
 80092b6:	6818      	ldr	r0, [r3, #0]
 80092b8:	4770      	bx	lr
 80092ba:	bf00      	nop
 80092bc:	2000041c 	.word	0x2000041c

080092c0 <std>:
 80092c0:	2300      	movs	r3, #0
 80092c2:	b510      	push	{r4, lr}
 80092c4:	4604      	mov	r4, r0
 80092c6:	e9c0 3300 	strd	r3, r3, [r0]
 80092ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80092ce:	6083      	str	r3, [r0, #8]
 80092d0:	8181      	strh	r1, [r0, #12]
 80092d2:	6643      	str	r3, [r0, #100]	; 0x64
 80092d4:	81c2      	strh	r2, [r0, #14]
 80092d6:	6183      	str	r3, [r0, #24]
 80092d8:	4619      	mov	r1, r3
 80092da:	2208      	movs	r2, #8
 80092dc:	305c      	adds	r0, #92	; 0x5c
 80092de:	f000 f91f 	bl	8009520 <memset>
 80092e2:	4b05      	ldr	r3, [pc, #20]	; (80092f8 <std+0x38>)
 80092e4:	6263      	str	r3, [r4, #36]	; 0x24
 80092e6:	4b05      	ldr	r3, [pc, #20]	; (80092fc <std+0x3c>)
 80092e8:	62a3      	str	r3, [r4, #40]	; 0x28
 80092ea:	4b05      	ldr	r3, [pc, #20]	; (8009300 <std+0x40>)
 80092ec:	62e3      	str	r3, [r4, #44]	; 0x2c
 80092ee:	4b05      	ldr	r3, [pc, #20]	; (8009304 <std+0x44>)
 80092f0:	6224      	str	r4, [r4, #32]
 80092f2:	6323      	str	r3, [r4, #48]	; 0x30
 80092f4:	bd10      	pop	{r4, pc}
 80092f6:	bf00      	nop
 80092f8:	0800a0f9 	.word	0x0800a0f9
 80092fc:	0800a11b 	.word	0x0800a11b
 8009300:	0800a153 	.word	0x0800a153
 8009304:	0800a177 	.word	0x0800a177

08009308 <_cleanup_r>:
 8009308:	4901      	ldr	r1, [pc, #4]	; (8009310 <_cleanup_r+0x8>)
 800930a:	f000 b8af 	b.w	800946c <_fwalk_reent>
 800930e:	bf00      	nop
 8009310:	0800b0e1 	.word	0x0800b0e1

08009314 <__sfmoreglue>:
 8009314:	b570      	push	{r4, r5, r6, lr}
 8009316:	2268      	movs	r2, #104	; 0x68
 8009318:	1e4d      	subs	r5, r1, #1
 800931a:	4355      	muls	r5, r2
 800931c:	460e      	mov	r6, r1
 800931e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009322:	f000 f971 	bl	8009608 <_malloc_r>
 8009326:	4604      	mov	r4, r0
 8009328:	b140      	cbz	r0, 800933c <__sfmoreglue+0x28>
 800932a:	2100      	movs	r1, #0
 800932c:	e9c0 1600 	strd	r1, r6, [r0]
 8009330:	300c      	adds	r0, #12
 8009332:	60a0      	str	r0, [r4, #8]
 8009334:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009338:	f000 f8f2 	bl	8009520 <memset>
 800933c:	4620      	mov	r0, r4
 800933e:	bd70      	pop	{r4, r5, r6, pc}

08009340 <__sfp_lock_acquire>:
 8009340:	4801      	ldr	r0, [pc, #4]	; (8009348 <__sfp_lock_acquire+0x8>)
 8009342:	f7f9 ba49 	b.w	80027d8 <__retarget_lock_acquire_recursive>
 8009346:	bf00      	nop
 8009348:	20000758 	.word	0x20000758

0800934c <__sfp_lock_release>:
 800934c:	4801      	ldr	r0, [pc, #4]	; (8009354 <__sfp_lock_release+0x8>)
 800934e:	f7f9 ba57 	b.w	8002800 <__retarget_lock_release_recursive>
 8009352:	bf00      	nop
 8009354:	20000758 	.word	0x20000758

08009358 <__sinit_lock_acquire>:
 8009358:	4801      	ldr	r0, [pc, #4]	; (8009360 <__sinit_lock_acquire+0x8>)
 800935a:	f7f9 ba3d 	b.w	80027d8 <__retarget_lock_acquire_recursive>
 800935e:	bf00      	nop
 8009360:	2000074c 	.word	0x2000074c

08009364 <__sinit_lock_release>:
 8009364:	4801      	ldr	r0, [pc, #4]	; (800936c <__sinit_lock_release+0x8>)
 8009366:	f7f9 ba4b 	b.w	8002800 <__retarget_lock_release_recursive>
 800936a:	bf00      	nop
 800936c:	2000074c 	.word	0x2000074c

08009370 <__sinit>:
 8009370:	b510      	push	{r4, lr}
 8009372:	4604      	mov	r4, r0
 8009374:	f7ff fff0 	bl	8009358 <__sinit_lock_acquire>
 8009378:	69a3      	ldr	r3, [r4, #24]
 800937a:	b11b      	cbz	r3, 8009384 <__sinit+0x14>
 800937c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009380:	f7ff bff0 	b.w	8009364 <__sinit_lock_release>
 8009384:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009388:	6523      	str	r3, [r4, #80]	; 0x50
 800938a:	4b13      	ldr	r3, [pc, #76]	; (80093d8 <__sinit+0x68>)
 800938c:	4a13      	ldr	r2, [pc, #76]	; (80093dc <__sinit+0x6c>)
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	62a2      	str	r2, [r4, #40]	; 0x28
 8009392:	42a3      	cmp	r3, r4
 8009394:	bf04      	itt	eq
 8009396:	2301      	moveq	r3, #1
 8009398:	61a3      	streq	r3, [r4, #24]
 800939a:	4620      	mov	r0, r4
 800939c:	f000 f820 	bl	80093e0 <__sfp>
 80093a0:	6060      	str	r0, [r4, #4]
 80093a2:	4620      	mov	r0, r4
 80093a4:	f000 f81c 	bl	80093e0 <__sfp>
 80093a8:	60a0      	str	r0, [r4, #8]
 80093aa:	4620      	mov	r0, r4
 80093ac:	f000 f818 	bl	80093e0 <__sfp>
 80093b0:	2200      	movs	r2, #0
 80093b2:	60e0      	str	r0, [r4, #12]
 80093b4:	2104      	movs	r1, #4
 80093b6:	6860      	ldr	r0, [r4, #4]
 80093b8:	f7ff ff82 	bl	80092c0 <std>
 80093bc:	68a0      	ldr	r0, [r4, #8]
 80093be:	2201      	movs	r2, #1
 80093c0:	2109      	movs	r1, #9
 80093c2:	f7ff ff7d 	bl	80092c0 <std>
 80093c6:	68e0      	ldr	r0, [r4, #12]
 80093c8:	2202      	movs	r2, #2
 80093ca:	2112      	movs	r1, #18
 80093cc:	f7ff ff78 	bl	80092c0 <std>
 80093d0:	2301      	movs	r3, #1
 80093d2:	61a3      	str	r3, [r4, #24]
 80093d4:	e7d2      	b.n	800937c <__sinit+0xc>
 80093d6:	bf00      	nop
 80093d8:	0800cfbc 	.word	0x0800cfbc
 80093dc:	08009309 	.word	0x08009309

080093e0 <__sfp>:
 80093e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093e2:	4607      	mov	r7, r0
 80093e4:	f7ff ffac 	bl	8009340 <__sfp_lock_acquire>
 80093e8:	4b1e      	ldr	r3, [pc, #120]	; (8009464 <__sfp+0x84>)
 80093ea:	681e      	ldr	r6, [r3, #0]
 80093ec:	69b3      	ldr	r3, [r6, #24]
 80093ee:	b913      	cbnz	r3, 80093f6 <__sfp+0x16>
 80093f0:	4630      	mov	r0, r6
 80093f2:	f7ff ffbd 	bl	8009370 <__sinit>
 80093f6:	3648      	adds	r6, #72	; 0x48
 80093f8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80093fc:	3b01      	subs	r3, #1
 80093fe:	d503      	bpl.n	8009408 <__sfp+0x28>
 8009400:	6833      	ldr	r3, [r6, #0]
 8009402:	b30b      	cbz	r3, 8009448 <__sfp+0x68>
 8009404:	6836      	ldr	r6, [r6, #0]
 8009406:	e7f7      	b.n	80093f8 <__sfp+0x18>
 8009408:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800940c:	b9d5      	cbnz	r5, 8009444 <__sfp+0x64>
 800940e:	4b16      	ldr	r3, [pc, #88]	; (8009468 <__sfp+0x88>)
 8009410:	60e3      	str	r3, [r4, #12]
 8009412:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009416:	6665      	str	r5, [r4, #100]	; 0x64
 8009418:	f7f9 f9b8 	bl	800278c <__retarget_lock_init_recursive>
 800941c:	f7ff ff96 	bl	800934c <__sfp_lock_release>
 8009420:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009424:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009428:	6025      	str	r5, [r4, #0]
 800942a:	61a5      	str	r5, [r4, #24]
 800942c:	2208      	movs	r2, #8
 800942e:	4629      	mov	r1, r5
 8009430:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009434:	f000 f874 	bl	8009520 <memset>
 8009438:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800943c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009440:	4620      	mov	r0, r4
 8009442:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009444:	3468      	adds	r4, #104	; 0x68
 8009446:	e7d9      	b.n	80093fc <__sfp+0x1c>
 8009448:	2104      	movs	r1, #4
 800944a:	4638      	mov	r0, r7
 800944c:	f7ff ff62 	bl	8009314 <__sfmoreglue>
 8009450:	4604      	mov	r4, r0
 8009452:	6030      	str	r0, [r6, #0]
 8009454:	2800      	cmp	r0, #0
 8009456:	d1d5      	bne.n	8009404 <__sfp+0x24>
 8009458:	f7ff ff78 	bl	800934c <__sfp_lock_release>
 800945c:	230c      	movs	r3, #12
 800945e:	603b      	str	r3, [r7, #0]
 8009460:	e7ee      	b.n	8009440 <__sfp+0x60>
 8009462:	bf00      	nop
 8009464:	0800cfbc 	.word	0x0800cfbc
 8009468:	ffff0001 	.word	0xffff0001

0800946c <_fwalk_reent>:
 800946c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009470:	4606      	mov	r6, r0
 8009472:	4688      	mov	r8, r1
 8009474:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009478:	2700      	movs	r7, #0
 800947a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800947e:	f1b9 0901 	subs.w	r9, r9, #1
 8009482:	d505      	bpl.n	8009490 <_fwalk_reent+0x24>
 8009484:	6824      	ldr	r4, [r4, #0]
 8009486:	2c00      	cmp	r4, #0
 8009488:	d1f7      	bne.n	800947a <_fwalk_reent+0xe>
 800948a:	4638      	mov	r0, r7
 800948c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009490:	89ab      	ldrh	r3, [r5, #12]
 8009492:	2b01      	cmp	r3, #1
 8009494:	d907      	bls.n	80094a6 <_fwalk_reent+0x3a>
 8009496:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800949a:	3301      	adds	r3, #1
 800949c:	d003      	beq.n	80094a6 <_fwalk_reent+0x3a>
 800949e:	4629      	mov	r1, r5
 80094a0:	4630      	mov	r0, r6
 80094a2:	47c0      	blx	r8
 80094a4:	4307      	orrs	r7, r0
 80094a6:	3568      	adds	r5, #104	; 0x68
 80094a8:	e7e9      	b.n	800947e <_fwalk_reent+0x12>
	...

080094ac <__libc_init_array>:
 80094ac:	b570      	push	{r4, r5, r6, lr}
 80094ae:	4d0d      	ldr	r5, [pc, #52]	; (80094e4 <__libc_init_array+0x38>)
 80094b0:	4c0d      	ldr	r4, [pc, #52]	; (80094e8 <__libc_init_array+0x3c>)
 80094b2:	1b64      	subs	r4, r4, r5
 80094b4:	10a4      	asrs	r4, r4, #2
 80094b6:	2600      	movs	r6, #0
 80094b8:	42a6      	cmp	r6, r4
 80094ba:	d109      	bne.n	80094d0 <__libc_init_array+0x24>
 80094bc:	4d0b      	ldr	r5, [pc, #44]	; (80094ec <__libc_init_array+0x40>)
 80094be:	4c0c      	ldr	r4, [pc, #48]	; (80094f0 <__libc_init_array+0x44>)
 80094c0:	f003 f98a 	bl	800c7d8 <_init>
 80094c4:	1b64      	subs	r4, r4, r5
 80094c6:	10a4      	asrs	r4, r4, #2
 80094c8:	2600      	movs	r6, #0
 80094ca:	42a6      	cmp	r6, r4
 80094cc:	d105      	bne.n	80094da <__libc_init_array+0x2e>
 80094ce:	bd70      	pop	{r4, r5, r6, pc}
 80094d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80094d4:	4798      	blx	r3
 80094d6:	3601      	adds	r6, #1
 80094d8:	e7ee      	b.n	80094b8 <__libc_init_array+0xc>
 80094da:	f855 3b04 	ldr.w	r3, [r5], #4
 80094de:	4798      	blx	r3
 80094e0:	3601      	adds	r6, #1
 80094e2:	e7f2      	b.n	80094ca <__libc_init_array+0x1e>
 80094e4:	0800d388 	.word	0x0800d388
 80094e8:	0800d388 	.word	0x0800d388
 80094ec:	0800d388 	.word	0x0800d388
 80094f0:	0800d38c 	.word	0x0800d38c

080094f4 <malloc>:
 80094f4:	4b02      	ldr	r3, [pc, #8]	; (8009500 <malloc+0xc>)
 80094f6:	4601      	mov	r1, r0
 80094f8:	6818      	ldr	r0, [r3, #0]
 80094fa:	f000 b885 	b.w	8009608 <_malloc_r>
 80094fe:	bf00      	nop
 8009500:	2000041c 	.word	0x2000041c

08009504 <memcpy>:
 8009504:	440a      	add	r2, r1
 8009506:	4291      	cmp	r1, r2
 8009508:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800950c:	d100      	bne.n	8009510 <memcpy+0xc>
 800950e:	4770      	bx	lr
 8009510:	b510      	push	{r4, lr}
 8009512:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009516:	f803 4f01 	strb.w	r4, [r3, #1]!
 800951a:	4291      	cmp	r1, r2
 800951c:	d1f9      	bne.n	8009512 <memcpy+0xe>
 800951e:	bd10      	pop	{r4, pc}

08009520 <memset>:
 8009520:	4402      	add	r2, r0
 8009522:	4603      	mov	r3, r0
 8009524:	4293      	cmp	r3, r2
 8009526:	d100      	bne.n	800952a <memset+0xa>
 8009528:	4770      	bx	lr
 800952a:	f803 1b01 	strb.w	r1, [r3], #1
 800952e:	e7f9      	b.n	8009524 <memset+0x4>

08009530 <_free_r>:
 8009530:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009532:	2900      	cmp	r1, #0
 8009534:	d044      	beq.n	80095c0 <_free_r+0x90>
 8009536:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800953a:	9001      	str	r0, [sp, #4]
 800953c:	2b00      	cmp	r3, #0
 800953e:	f1a1 0404 	sub.w	r4, r1, #4
 8009542:	bfb8      	it	lt
 8009544:	18e4      	addlt	r4, r4, r3
 8009546:	f001 fe1d 	bl	800b184 <__malloc_lock>
 800954a:	4a1e      	ldr	r2, [pc, #120]	; (80095c4 <_free_r+0x94>)
 800954c:	9801      	ldr	r0, [sp, #4]
 800954e:	6813      	ldr	r3, [r2, #0]
 8009550:	b933      	cbnz	r3, 8009560 <_free_r+0x30>
 8009552:	6063      	str	r3, [r4, #4]
 8009554:	6014      	str	r4, [r2, #0]
 8009556:	b003      	add	sp, #12
 8009558:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800955c:	f001 be18 	b.w	800b190 <__malloc_unlock>
 8009560:	42a3      	cmp	r3, r4
 8009562:	d908      	bls.n	8009576 <_free_r+0x46>
 8009564:	6825      	ldr	r5, [r4, #0]
 8009566:	1961      	adds	r1, r4, r5
 8009568:	428b      	cmp	r3, r1
 800956a:	bf01      	itttt	eq
 800956c:	6819      	ldreq	r1, [r3, #0]
 800956e:	685b      	ldreq	r3, [r3, #4]
 8009570:	1949      	addeq	r1, r1, r5
 8009572:	6021      	streq	r1, [r4, #0]
 8009574:	e7ed      	b.n	8009552 <_free_r+0x22>
 8009576:	461a      	mov	r2, r3
 8009578:	685b      	ldr	r3, [r3, #4]
 800957a:	b10b      	cbz	r3, 8009580 <_free_r+0x50>
 800957c:	42a3      	cmp	r3, r4
 800957e:	d9fa      	bls.n	8009576 <_free_r+0x46>
 8009580:	6811      	ldr	r1, [r2, #0]
 8009582:	1855      	adds	r5, r2, r1
 8009584:	42a5      	cmp	r5, r4
 8009586:	d10b      	bne.n	80095a0 <_free_r+0x70>
 8009588:	6824      	ldr	r4, [r4, #0]
 800958a:	4421      	add	r1, r4
 800958c:	1854      	adds	r4, r2, r1
 800958e:	42a3      	cmp	r3, r4
 8009590:	6011      	str	r1, [r2, #0]
 8009592:	d1e0      	bne.n	8009556 <_free_r+0x26>
 8009594:	681c      	ldr	r4, [r3, #0]
 8009596:	685b      	ldr	r3, [r3, #4]
 8009598:	6053      	str	r3, [r2, #4]
 800959a:	4421      	add	r1, r4
 800959c:	6011      	str	r1, [r2, #0]
 800959e:	e7da      	b.n	8009556 <_free_r+0x26>
 80095a0:	d902      	bls.n	80095a8 <_free_r+0x78>
 80095a2:	230c      	movs	r3, #12
 80095a4:	6003      	str	r3, [r0, #0]
 80095a6:	e7d6      	b.n	8009556 <_free_r+0x26>
 80095a8:	6825      	ldr	r5, [r4, #0]
 80095aa:	1961      	adds	r1, r4, r5
 80095ac:	428b      	cmp	r3, r1
 80095ae:	bf04      	itt	eq
 80095b0:	6819      	ldreq	r1, [r3, #0]
 80095b2:	685b      	ldreq	r3, [r3, #4]
 80095b4:	6063      	str	r3, [r4, #4]
 80095b6:	bf04      	itt	eq
 80095b8:	1949      	addeq	r1, r1, r5
 80095ba:	6021      	streq	r1, [r4, #0]
 80095bc:	6054      	str	r4, [r2, #4]
 80095be:	e7ca      	b.n	8009556 <_free_r+0x26>
 80095c0:	b003      	add	sp, #12
 80095c2:	bd30      	pop	{r4, r5, pc}
 80095c4:	2000518c 	.word	0x2000518c

080095c8 <sbrk_aligned>:
 80095c8:	b570      	push	{r4, r5, r6, lr}
 80095ca:	4e0e      	ldr	r6, [pc, #56]	; (8009604 <sbrk_aligned+0x3c>)
 80095cc:	460c      	mov	r4, r1
 80095ce:	6831      	ldr	r1, [r6, #0]
 80095d0:	4605      	mov	r5, r0
 80095d2:	b911      	cbnz	r1, 80095da <sbrk_aligned+0x12>
 80095d4:	f000 fd60 	bl	800a098 <_sbrk_r>
 80095d8:	6030      	str	r0, [r6, #0]
 80095da:	4621      	mov	r1, r4
 80095dc:	4628      	mov	r0, r5
 80095de:	f000 fd5b 	bl	800a098 <_sbrk_r>
 80095e2:	1c43      	adds	r3, r0, #1
 80095e4:	d00a      	beq.n	80095fc <sbrk_aligned+0x34>
 80095e6:	1cc4      	adds	r4, r0, #3
 80095e8:	f024 0403 	bic.w	r4, r4, #3
 80095ec:	42a0      	cmp	r0, r4
 80095ee:	d007      	beq.n	8009600 <sbrk_aligned+0x38>
 80095f0:	1a21      	subs	r1, r4, r0
 80095f2:	4628      	mov	r0, r5
 80095f4:	f000 fd50 	bl	800a098 <_sbrk_r>
 80095f8:	3001      	adds	r0, #1
 80095fa:	d101      	bne.n	8009600 <sbrk_aligned+0x38>
 80095fc:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8009600:	4620      	mov	r0, r4
 8009602:	bd70      	pop	{r4, r5, r6, pc}
 8009604:	20005190 	.word	0x20005190

08009608 <_malloc_r>:
 8009608:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800960c:	1ccd      	adds	r5, r1, #3
 800960e:	f025 0503 	bic.w	r5, r5, #3
 8009612:	3508      	adds	r5, #8
 8009614:	2d0c      	cmp	r5, #12
 8009616:	bf38      	it	cc
 8009618:	250c      	movcc	r5, #12
 800961a:	2d00      	cmp	r5, #0
 800961c:	4607      	mov	r7, r0
 800961e:	db01      	blt.n	8009624 <_malloc_r+0x1c>
 8009620:	42a9      	cmp	r1, r5
 8009622:	d905      	bls.n	8009630 <_malloc_r+0x28>
 8009624:	230c      	movs	r3, #12
 8009626:	603b      	str	r3, [r7, #0]
 8009628:	2600      	movs	r6, #0
 800962a:	4630      	mov	r0, r6
 800962c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009630:	4e2e      	ldr	r6, [pc, #184]	; (80096ec <_malloc_r+0xe4>)
 8009632:	f001 fda7 	bl	800b184 <__malloc_lock>
 8009636:	6833      	ldr	r3, [r6, #0]
 8009638:	461c      	mov	r4, r3
 800963a:	bb34      	cbnz	r4, 800968a <_malloc_r+0x82>
 800963c:	4629      	mov	r1, r5
 800963e:	4638      	mov	r0, r7
 8009640:	f7ff ffc2 	bl	80095c8 <sbrk_aligned>
 8009644:	1c43      	adds	r3, r0, #1
 8009646:	4604      	mov	r4, r0
 8009648:	d14d      	bne.n	80096e6 <_malloc_r+0xde>
 800964a:	6834      	ldr	r4, [r6, #0]
 800964c:	4626      	mov	r6, r4
 800964e:	2e00      	cmp	r6, #0
 8009650:	d140      	bne.n	80096d4 <_malloc_r+0xcc>
 8009652:	6823      	ldr	r3, [r4, #0]
 8009654:	4631      	mov	r1, r6
 8009656:	4638      	mov	r0, r7
 8009658:	eb04 0803 	add.w	r8, r4, r3
 800965c:	f000 fd1c 	bl	800a098 <_sbrk_r>
 8009660:	4580      	cmp	r8, r0
 8009662:	d13a      	bne.n	80096da <_malloc_r+0xd2>
 8009664:	6821      	ldr	r1, [r4, #0]
 8009666:	3503      	adds	r5, #3
 8009668:	1a6d      	subs	r5, r5, r1
 800966a:	f025 0503 	bic.w	r5, r5, #3
 800966e:	3508      	adds	r5, #8
 8009670:	2d0c      	cmp	r5, #12
 8009672:	bf38      	it	cc
 8009674:	250c      	movcc	r5, #12
 8009676:	4629      	mov	r1, r5
 8009678:	4638      	mov	r0, r7
 800967a:	f7ff ffa5 	bl	80095c8 <sbrk_aligned>
 800967e:	3001      	adds	r0, #1
 8009680:	d02b      	beq.n	80096da <_malloc_r+0xd2>
 8009682:	6823      	ldr	r3, [r4, #0]
 8009684:	442b      	add	r3, r5
 8009686:	6023      	str	r3, [r4, #0]
 8009688:	e00e      	b.n	80096a8 <_malloc_r+0xa0>
 800968a:	6822      	ldr	r2, [r4, #0]
 800968c:	1b52      	subs	r2, r2, r5
 800968e:	d41e      	bmi.n	80096ce <_malloc_r+0xc6>
 8009690:	2a0b      	cmp	r2, #11
 8009692:	d916      	bls.n	80096c2 <_malloc_r+0xba>
 8009694:	1961      	adds	r1, r4, r5
 8009696:	42a3      	cmp	r3, r4
 8009698:	6025      	str	r5, [r4, #0]
 800969a:	bf18      	it	ne
 800969c:	6059      	strne	r1, [r3, #4]
 800969e:	6863      	ldr	r3, [r4, #4]
 80096a0:	bf08      	it	eq
 80096a2:	6031      	streq	r1, [r6, #0]
 80096a4:	5162      	str	r2, [r4, r5]
 80096a6:	604b      	str	r3, [r1, #4]
 80096a8:	4638      	mov	r0, r7
 80096aa:	f104 060b 	add.w	r6, r4, #11
 80096ae:	f001 fd6f 	bl	800b190 <__malloc_unlock>
 80096b2:	f026 0607 	bic.w	r6, r6, #7
 80096b6:	1d23      	adds	r3, r4, #4
 80096b8:	1af2      	subs	r2, r6, r3
 80096ba:	d0b6      	beq.n	800962a <_malloc_r+0x22>
 80096bc:	1b9b      	subs	r3, r3, r6
 80096be:	50a3      	str	r3, [r4, r2]
 80096c0:	e7b3      	b.n	800962a <_malloc_r+0x22>
 80096c2:	6862      	ldr	r2, [r4, #4]
 80096c4:	42a3      	cmp	r3, r4
 80096c6:	bf0c      	ite	eq
 80096c8:	6032      	streq	r2, [r6, #0]
 80096ca:	605a      	strne	r2, [r3, #4]
 80096cc:	e7ec      	b.n	80096a8 <_malloc_r+0xa0>
 80096ce:	4623      	mov	r3, r4
 80096d0:	6864      	ldr	r4, [r4, #4]
 80096d2:	e7b2      	b.n	800963a <_malloc_r+0x32>
 80096d4:	4634      	mov	r4, r6
 80096d6:	6876      	ldr	r6, [r6, #4]
 80096d8:	e7b9      	b.n	800964e <_malloc_r+0x46>
 80096da:	230c      	movs	r3, #12
 80096dc:	603b      	str	r3, [r7, #0]
 80096de:	4638      	mov	r0, r7
 80096e0:	f001 fd56 	bl	800b190 <__malloc_unlock>
 80096e4:	e7a1      	b.n	800962a <_malloc_r+0x22>
 80096e6:	6025      	str	r5, [r4, #0]
 80096e8:	e7de      	b.n	80096a8 <_malloc_r+0xa0>
 80096ea:	bf00      	nop
 80096ec:	2000518c 	.word	0x2000518c

080096f0 <__cvt>:
 80096f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80096f4:	ec55 4b10 	vmov	r4, r5, d0
 80096f8:	2d00      	cmp	r5, #0
 80096fa:	460e      	mov	r6, r1
 80096fc:	4619      	mov	r1, r3
 80096fe:	462b      	mov	r3, r5
 8009700:	bfbb      	ittet	lt
 8009702:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009706:	461d      	movlt	r5, r3
 8009708:	2300      	movge	r3, #0
 800970a:	232d      	movlt	r3, #45	; 0x2d
 800970c:	700b      	strb	r3, [r1, #0]
 800970e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009710:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009714:	4691      	mov	r9, r2
 8009716:	f023 0820 	bic.w	r8, r3, #32
 800971a:	bfbc      	itt	lt
 800971c:	4622      	movlt	r2, r4
 800971e:	4614      	movlt	r4, r2
 8009720:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009724:	d005      	beq.n	8009732 <__cvt+0x42>
 8009726:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800972a:	d100      	bne.n	800972e <__cvt+0x3e>
 800972c:	3601      	adds	r6, #1
 800972e:	2102      	movs	r1, #2
 8009730:	e000      	b.n	8009734 <__cvt+0x44>
 8009732:	2103      	movs	r1, #3
 8009734:	ab03      	add	r3, sp, #12
 8009736:	9301      	str	r3, [sp, #4]
 8009738:	ab02      	add	r3, sp, #8
 800973a:	9300      	str	r3, [sp, #0]
 800973c:	ec45 4b10 	vmov	d0, r4, r5
 8009740:	4653      	mov	r3, sl
 8009742:	4632      	mov	r2, r6
 8009744:	f000 fe58 	bl	800a3f8 <_dtoa_r>
 8009748:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800974c:	4607      	mov	r7, r0
 800974e:	d102      	bne.n	8009756 <__cvt+0x66>
 8009750:	f019 0f01 	tst.w	r9, #1
 8009754:	d022      	beq.n	800979c <__cvt+0xac>
 8009756:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800975a:	eb07 0906 	add.w	r9, r7, r6
 800975e:	d110      	bne.n	8009782 <__cvt+0x92>
 8009760:	783b      	ldrb	r3, [r7, #0]
 8009762:	2b30      	cmp	r3, #48	; 0x30
 8009764:	d10a      	bne.n	800977c <__cvt+0x8c>
 8009766:	2200      	movs	r2, #0
 8009768:	2300      	movs	r3, #0
 800976a:	4620      	mov	r0, r4
 800976c:	4629      	mov	r1, r5
 800976e:	f7f7 f9b3 	bl	8000ad8 <__aeabi_dcmpeq>
 8009772:	b918      	cbnz	r0, 800977c <__cvt+0x8c>
 8009774:	f1c6 0601 	rsb	r6, r6, #1
 8009778:	f8ca 6000 	str.w	r6, [sl]
 800977c:	f8da 3000 	ldr.w	r3, [sl]
 8009780:	4499      	add	r9, r3
 8009782:	2200      	movs	r2, #0
 8009784:	2300      	movs	r3, #0
 8009786:	4620      	mov	r0, r4
 8009788:	4629      	mov	r1, r5
 800978a:	f7f7 f9a5 	bl	8000ad8 <__aeabi_dcmpeq>
 800978e:	b108      	cbz	r0, 8009794 <__cvt+0xa4>
 8009790:	f8cd 900c 	str.w	r9, [sp, #12]
 8009794:	2230      	movs	r2, #48	; 0x30
 8009796:	9b03      	ldr	r3, [sp, #12]
 8009798:	454b      	cmp	r3, r9
 800979a:	d307      	bcc.n	80097ac <__cvt+0xbc>
 800979c:	9b03      	ldr	r3, [sp, #12]
 800979e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80097a0:	1bdb      	subs	r3, r3, r7
 80097a2:	4638      	mov	r0, r7
 80097a4:	6013      	str	r3, [r2, #0]
 80097a6:	b004      	add	sp, #16
 80097a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097ac:	1c59      	adds	r1, r3, #1
 80097ae:	9103      	str	r1, [sp, #12]
 80097b0:	701a      	strb	r2, [r3, #0]
 80097b2:	e7f0      	b.n	8009796 <__cvt+0xa6>

080097b4 <__exponent>:
 80097b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80097b6:	4603      	mov	r3, r0
 80097b8:	2900      	cmp	r1, #0
 80097ba:	bfb8      	it	lt
 80097bc:	4249      	neglt	r1, r1
 80097be:	f803 2b02 	strb.w	r2, [r3], #2
 80097c2:	bfb4      	ite	lt
 80097c4:	222d      	movlt	r2, #45	; 0x2d
 80097c6:	222b      	movge	r2, #43	; 0x2b
 80097c8:	2909      	cmp	r1, #9
 80097ca:	7042      	strb	r2, [r0, #1]
 80097cc:	dd2a      	ble.n	8009824 <__exponent+0x70>
 80097ce:	f10d 0407 	add.w	r4, sp, #7
 80097d2:	46a4      	mov	ip, r4
 80097d4:	270a      	movs	r7, #10
 80097d6:	46a6      	mov	lr, r4
 80097d8:	460a      	mov	r2, r1
 80097da:	fb91 f6f7 	sdiv	r6, r1, r7
 80097de:	fb07 1516 	mls	r5, r7, r6, r1
 80097e2:	3530      	adds	r5, #48	; 0x30
 80097e4:	2a63      	cmp	r2, #99	; 0x63
 80097e6:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 80097ea:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80097ee:	4631      	mov	r1, r6
 80097f0:	dcf1      	bgt.n	80097d6 <__exponent+0x22>
 80097f2:	3130      	adds	r1, #48	; 0x30
 80097f4:	f1ae 0502 	sub.w	r5, lr, #2
 80097f8:	f804 1c01 	strb.w	r1, [r4, #-1]
 80097fc:	1c44      	adds	r4, r0, #1
 80097fe:	4629      	mov	r1, r5
 8009800:	4561      	cmp	r1, ip
 8009802:	d30a      	bcc.n	800981a <__exponent+0x66>
 8009804:	f10d 0209 	add.w	r2, sp, #9
 8009808:	eba2 020e 	sub.w	r2, r2, lr
 800980c:	4565      	cmp	r5, ip
 800980e:	bf88      	it	hi
 8009810:	2200      	movhi	r2, #0
 8009812:	4413      	add	r3, r2
 8009814:	1a18      	subs	r0, r3, r0
 8009816:	b003      	add	sp, #12
 8009818:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800981a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800981e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8009822:	e7ed      	b.n	8009800 <__exponent+0x4c>
 8009824:	2330      	movs	r3, #48	; 0x30
 8009826:	3130      	adds	r1, #48	; 0x30
 8009828:	7083      	strb	r3, [r0, #2]
 800982a:	70c1      	strb	r1, [r0, #3]
 800982c:	1d03      	adds	r3, r0, #4
 800982e:	e7f1      	b.n	8009814 <__exponent+0x60>

08009830 <_printf_float>:
 8009830:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009834:	ed2d 8b02 	vpush	{d8}
 8009838:	b08d      	sub	sp, #52	; 0x34
 800983a:	460c      	mov	r4, r1
 800983c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009840:	4616      	mov	r6, r2
 8009842:	461f      	mov	r7, r3
 8009844:	4605      	mov	r5, r0
 8009846:	f001 fc87 	bl	800b158 <_localeconv_r>
 800984a:	f8d0 a000 	ldr.w	sl, [r0]
 800984e:	4650      	mov	r0, sl
 8009850:	f7f6 fcc6 	bl	80001e0 <strlen>
 8009854:	2300      	movs	r3, #0
 8009856:	930a      	str	r3, [sp, #40]	; 0x28
 8009858:	6823      	ldr	r3, [r4, #0]
 800985a:	9305      	str	r3, [sp, #20]
 800985c:	f8d8 3000 	ldr.w	r3, [r8]
 8009860:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009864:	3307      	adds	r3, #7
 8009866:	f023 0307 	bic.w	r3, r3, #7
 800986a:	f103 0208 	add.w	r2, r3, #8
 800986e:	f8c8 2000 	str.w	r2, [r8]
 8009872:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009876:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800987a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800987e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009882:	9307      	str	r3, [sp, #28]
 8009884:	f8cd 8018 	str.w	r8, [sp, #24]
 8009888:	ee08 0a10 	vmov	s16, r0
 800988c:	4b9f      	ldr	r3, [pc, #636]	; (8009b0c <_printf_float+0x2dc>)
 800988e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009892:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009896:	f7f7 f951 	bl	8000b3c <__aeabi_dcmpun>
 800989a:	bb88      	cbnz	r0, 8009900 <_printf_float+0xd0>
 800989c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80098a0:	4b9a      	ldr	r3, [pc, #616]	; (8009b0c <_printf_float+0x2dc>)
 80098a2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80098a6:	f7f7 f92b 	bl	8000b00 <__aeabi_dcmple>
 80098aa:	bb48      	cbnz	r0, 8009900 <_printf_float+0xd0>
 80098ac:	2200      	movs	r2, #0
 80098ae:	2300      	movs	r3, #0
 80098b0:	4640      	mov	r0, r8
 80098b2:	4649      	mov	r1, r9
 80098b4:	f7f7 f91a 	bl	8000aec <__aeabi_dcmplt>
 80098b8:	b110      	cbz	r0, 80098c0 <_printf_float+0x90>
 80098ba:	232d      	movs	r3, #45	; 0x2d
 80098bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80098c0:	4b93      	ldr	r3, [pc, #588]	; (8009b10 <_printf_float+0x2e0>)
 80098c2:	4894      	ldr	r0, [pc, #592]	; (8009b14 <_printf_float+0x2e4>)
 80098c4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80098c8:	bf94      	ite	ls
 80098ca:	4698      	movls	r8, r3
 80098cc:	4680      	movhi	r8, r0
 80098ce:	2303      	movs	r3, #3
 80098d0:	6123      	str	r3, [r4, #16]
 80098d2:	9b05      	ldr	r3, [sp, #20]
 80098d4:	f023 0204 	bic.w	r2, r3, #4
 80098d8:	6022      	str	r2, [r4, #0]
 80098da:	f04f 0900 	mov.w	r9, #0
 80098de:	9700      	str	r7, [sp, #0]
 80098e0:	4633      	mov	r3, r6
 80098e2:	aa0b      	add	r2, sp, #44	; 0x2c
 80098e4:	4621      	mov	r1, r4
 80098e6:	4628      	mov	r0, r5
 80098e8:	f000 f9d8 	bl	8009c9c <_printf_common>
 80098ec:	3001      	adds	r0, #1
 80098ee:	f040 8090 	bne.w	8009a12 <_printf_float+0x1e2>
 80098f2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80098f6:	b00d      	add	sp, #52	; 0x34
 80098f8:	ecbd 8b02 	vpop	{d8}
 80098fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009900:	4642      	mov	r2, r8
 8009902:	464b      	mov	r3, r9
 8009904:	4640      	mov	r0, r8
 8009906:	4649      	mov	r1, r9
 8009908:	f7f7 f918 	bl	8000b3c <__aeabi_dcmpun>
 800990c:	b140      	cbz	r0, 8009920 <_printf_float+0xf0>
 800990e:	464b      	mov	r3, r9
 8009910:	2b00      	cmp	r3, #0
 8009912:	bfbc      	itt	lt
 8009914:	232d      	movlt	r3, #45	; 0x2d
 8009916:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800991a:	487f      	ldr	r0, [pc, #508]	; (8009b18 <_printf_float+0x2e8>)
 800991c:	4b7f      	ldr	r3, [pc, #508]	; (8009b1c <_printf_float+0x2ec>)
 800991e:	e7d1      	b.n	80098c4 <_printf_float+0x94>
 8009920:	6863      	ldr	r3, [r4, #4]
 8009922:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009926:	9206      	str	r2, [sp, #24]
 8009928:	1c5a      	adds	r2, r3, #1
 800992a:	d13f      	bne.n	80099ac <_printf_float+0x17c>
 800992c:	2306      	movs	r3, #6
 800992e:	6063      	str	r3, [r4, #4]
 8009930:	9b05      	ldr	r3, [sp, #20]
 8009932:	6861      	ldr	r1, [r4, #4]
 8009934:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009938:	2300      	movs	r3, #0
 800993a:	9303      	str	r3, [sp, #12]
 800993c:	ab0a      	add	r3, sp, #40	; 0x28
 800993e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009942:	ab09      	add	r3, sp, #36	; 0x24
 8009944:	ec49 8b10 	vmov	d0, r8, r9
 8009948:	9300      	str	r3, [sp, #0]
 800994a:	6022      	str	r2, [r4, #0]
 800994c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009950:	4628      	mov	r0, r5
 8009952:	f7ff fecd 	bl	80096f0 <__cvt>
 8009956:	9b06      	ldr	r3, [sp, #24]
 8009958:	9909      	ldr	r1, [sp, #36]	; 0x24
 800995a:	2b47      	cmp	r3, #71	; 0x47
 800995c:	4680      	mov	r8, r0
 800995e:	d108      	bne.n	8009972 <_printf_float+0x142>
 8009960:	1cc8      	adds	r0, r1, #3
 8009962:	db02      	blt.n	800996a <_printf_float+0x13a>
 8009964:	6863      	ldr	r3, [r4, #4]
 8009966:	4299      	cmp	r1, r3
 8009968:	dd41      	ble.n	80099ee <_printf_float+0x1be>
 800996a:	f1ab 0b02 	sub.w	fp, fp, #2
 800996e:	fa5f fb8b 	uxtb.w	fp, fp
 8009972:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009976:	d820      	bhi.n	80099ba <_printf_float+0x18a>
 8009978:	3901      	subs	r1, #1
 800997a:	465a      	mov	r2, fp
 800997c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009980:	9109      	str	r1, [sp, #36]	; 0x24
 8009982:	f7ff ff17 	bl	80097b4 <__exponent>
 8009986:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009988:	1813      	adds	r3, r2, r0
 800998a:	2a01      	cmp	r2, #1
 800998c:	4681      	mov	r9, r0
 800998e:	6123      	str	r3, [r4, #16]
 8009990:	dc02      	bgt.n	8009998 <_printf_float+0x168>
 8009992:	6822      	ldr	r2, [r4, #0]
 8009994:	07d2      	lsls	r2, r2, #31
 8009996:	d501      	bpl.n	800999c <_printf_float+0x16c>
 8009998:	3301      	adds	r3, #1
 800999a:	6123      	str	r3, [r4, #16]
 800999c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d09c      	beq.n	80098de <_printf_float+0xae>
 80099a4:	232d      	movs	r3, #45	; 0x2d
 80099a6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80099aa:	e798      	b.n	80098de <_printf_float+0xae>
 80099ac:	9a06      	ldr	r2, [sp, #24]
 80099ae:	2a47      	cmp	r2, #71	; 0x47
 80099b0:	d1be      	bne.n	8009930 <_printf_float+0x100>
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d1bc      	bne.n	8009930 <_printf_float+0x100>
 80099b6:	2301      	movs	r3, #1
 80099b8:	e7b9      	b.n	800992e <_printf_float+0xfe>
 80099ba:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80099be:	d118      	bne.n	80099f2 <_printf_float+0x1c2>
 80099c0:	2900      	cmp	r1, #0
 80099c2:	6863      	ldr	r3, [r4, #4]
 80099c4:	dd0b      	ble.n	80099de <_printf_float+0x1ae>
 80099c6:	6121      	str	r1, [r4, #16]
 80099c8:	b913      	cbnz	r3, 80099d0 <_printf_float+0x1a0>
 80099ca:	6822      	ldr	r2, [r4, #0]
 80099cc:	07d0      	lsls	r0, r2, #31
 80099ce:	d502      	bpl.n	80099d6 <_printf_float+0x1a6>
 80099d0:	3301      	adds	r3, #1
 80099d2:	440b      	add	r3, r1
 80099d4:	6123      	str	r3, [r4, #16]
 80099d6:	65a1      	str	r1, [r4, #88]	; 0x58
 80099d8:	f04f 0900 	mov.w	r9, #0
 80099dc:	e7de      	b.n	800999c <_printf_float+0x16c>
 80099de:	b913      	cbnz	r3, 80099e6 <_printf_float+0x1b6>
 80099e0:	6822      	ldr	r2, [r4, #0]
 80099e2:	07d2      	lsls	r2, r2, #31
 80099e4:	d501      	bpl.n	80099ea <_printf_float+0x1ba>
 80099e6:	3302      	adds	r3, #2
 80099e8:	e7f4      	b.n	80099d4 <_printf_float+0x1a4>
 80099ea:	2301      	movs	r3, #1
 80099ec:	e7f2      	b.n	80099d4 <_printf_float+0x1a4>
 80099ee:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80099f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80099f4:	4299      	cmp	r1, r3
 80099f6:	db05      	blt.n	8009a04 <_printf_float+0x1d4>
 80099f8:	6823      	ldr	r3, [r4, #0]
 80099fa:	6121      	str	r1, [r4, #16]
 80099fc:	07d8      	lsls	r0, r3, #31
 80099fe:	d5ea      	bpl.n	80099d6 <_printf_float+0x1a6>
 8009a00:	1c4b      	adds	r3, r1, #1
 8009a02:	e7e7      	b.n	80099d4 <_printf_float+0x1a4>
 8009a04:	2900      	cmp	r1, #0
 8009a06:	bfd4      	ite	le
 8009a08:	f1c1 0202 	rsble	r2, r1, #2
 8009a0c:	2201      	movgt	r2, #1
 8009a0e:	4413      	add	r3, r2
 8009a10:	e7e0      	b.n	80099d4 <_printf_float+0x1a4>
 8009a12:	6823      	ldr	r3, [r4, #0]
 8009a14:	055a      	lsls	r2, r3, #21
 8009a16:	d407      	bmi.n	8009a28 <_printf_float+0x1f8>
 8009a18:	6923      	ldr	r3, [r4, #16]
 8009a1a:	4642      	mov	r2, r8
 8009a1c:	4631      	mov	r1, r6
 8009a1e:	4628      	mov	r0, r5
 8009a20:	47b8      	blx	r7
 8009a22:	3001      	adds	r0, #1
 8009a24:	d12c      	bne.n	8009a80 <_printf_float+0x250>
 8009a26:	e764      	b.n	80098f2 <_printf_float+0xc2>
 8009a28:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009a2c:	f240 80e0 	bls.w	8009bf0 <_printf_float+0x3c0>
 8009a30:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009a34:	2200      	movs	r2, #0
 8009a36:	2300      	movs	r3, #0
 8009a38:	f7f7 f84e 	bl	8000ad8 <__aeabi_dcmpeq>
 8009a3c:	2800      	cmp	r0, #0
 8009a3e:	d034      	beq.n	8009aaa <_printf_float+0x27a>
 8009a40:	4a37      	ldr	r2, [pc, #220]	; (8009b20 <_printf_float+0x2f0>)
 8009a42:	2301      	movs	r3, #1
 8009a44:	4631      	mov	r1, r6
 8009a46:	4628      	mov	r0, r5
 8009a48:	47b8      	blx	r7
 8009a4a:	3001      	adds	r0, #1
 8009a4c:	f43f af51 	beq.w	80098f2 <_printf_float+0xc2>
 8009a50:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009a54:	429a      	cmp	r2, r3
 8009a56:	db02      	blt.n	8009a5e <_printf_float+0x22e>
 8009a58:	6823      	ldr	r3, [r4, #0]
 8009a5a:	07d8      	lsls	r0, r3, #31
 8009a5c:	d510      	bpl.n	8009a80 <_printf_float+0x250>
 8009a5e:	ee18 3a10 	vmov	r3, s16
 8009a62:	4652      	mov	r2, sl
 8009a64:	4631      	mov	r1, r6
 8009a66:	4628      	mov	r0, r5
 8009a68:	47b8      	blx	r7
 8009a6a:	3001      	adds	r0, #1
 8009a6c:	f43f af41 	beq.w	80098f2 <_printf_float+0xc2>
 8009a70:	f04f 0800 	mov.w	r8, #0
 8009a74:	f104 091a 	add.w	r9, r4, #26
 8009a78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a7a:	3b01      	subs	r3, #1
 8009a7c:	4543      	cmp	r3, r8
 8009a7e:	dc09      	bgt.n	8009a94 <_printf_float+0x264>
 8009a80:	6823      	ldr	r3, [r4, #0]
 8009a82:	079b      	lsls	r3, r3, #30
 8009a84:	f100 8105 	bmi.w	8009c92 <_printf_float+0x462>
 8009a88:	68e0      	ldr	r0, [r4, #12]
 8009a8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a8c:	4298      	cmp	r0, r3
 8009a8e:	bfb8      	it	lt
 8009a90:	4618      	movlt	r0, r3
 8009a92:	e730      	b.n	80098f6 <_printf_float+0xc6>
 8009a94:	2301      	movs	r3, #1
 8009a96:	464a      	mov	r2, r9
 8009a98:	4631      	mov	r1, r6
 8009a9a:	4628      	mov	r0, r5
 8009a9c:	47b8      	blx	r7
 8009a9e:	3001      	adds	r0, #1
 8009aa0:	f43f af27 	beq.w	80098f2 <_printf_float+0xc2>
 8009aa4:	f108 0801 	add.w	r8, r8, #1
 8009aa8:	e7e6      	b.n	8009a78 <_printf_float+0x248>
 8009aaa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	dc39      	bgt.n	8009b24 <_printf_float+0x2f4>
 8009ab0:	4a1b      	ldr	r2, [pc, #108]	; (8009b20 <_printf_float+0x2f0>)
 8009ab2:	2301      	movs	r3, #1
 8009ab4:	4631      	mov	r1, r6
 8009ab6:	4628      	mov	r0, r5
 8009ab8:	47b8      	blx	r7
 8009aba:	3001      	adds	r0, #1
 8009abc:	f43f af19 	beq.w	80098f2 <_printf_float+0xc2>
 8009ac0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009ac4:	4313      	orrs	r3, r2
 8009ac6:	d102      	bne.n	8009ace <_printf_float+0x29e>
 8009ac8:	6823      	ldr	r3, [r4, #0]
 8009aca:	07d9      	lsls	r1, r3, #31
 8009acc:	d5d8      	bpl.n	8009a80 <_printf_float+0x250>
 8009ace:	ee18 3a10 	vmov	r3, s16
 8009ad2:	4652      	mov	r2, sl
 8009ad4:	4631      	mov	r1, r6
 8009ad6:	4628      	mov	r0, r5
 8009ad8:	47b8      	blx	r7
 8009ada:	3001      	adds	r0, #1
 8009adc:	f43f af09 	beq.w	80098f2 <_printf_float+0xc2>
 8009ae0:	f04f 0900 	mov.w	r9, #0
 8009ae4:	f104 0a1a 	add.w	sl, r4, #26
 8009ae8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009aea:	425b      	negs	r3, r3
 8009aec:	454b      	cmp	r3, r9
 8009aee:	dc01      	bgt.n	8009af4 <_printf_float+0x2c4>
 8009af0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009af2:	e792      	b.n	8009a1a <_printf_float+0x1ea>
 8009af4:	2301      	movs	r3, #1
 8009af6:	4652      	mov	r2, sl
 8009af8:	4631      	mov	r1, r6
 8009afa:	4628      	mov	r0, r5
 8009afc:	47b8      	blx	r7
 8009afe:	3001      	adds	r0, #1
 8009b00:	f43f aef7 	beq.w	80098f2 <_printf_float+0xc2>
 8009b04:	f109 0901 	add.w	r9, r9, #1
 8009b08:	e7ee      	b.n	8009ae8 <_printf_float+0x2b8>
 8009b0a:	bf00      	nop
 8009b0c:	7fefffff 	.word	0x7fefffff
 8009b10:	0800cfc0 	.word	0x0800cfc0
 8009b14:	0800cfc4 	.word	0x0800cfc4
 8009b18:	0800cfcc 	.word	0x0800cfcc
 8009b1c:	0800cfc8 	.word	0x0800cfc8
 8009b20:	0800cfd0 	.word	0x0800cfd0
 8009b24:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009b26:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009b28:	429a      	cmp	r2, r3
 8009b2a:	bfa8      	it	ge
 8009b2c:	461a      	movge	r2, r3
 8009b2e:	2a00      	cmp	r2, #0
 8009b30:	4691      	mov	r9, r2
 8009b32:	dc37      	bgt.n	8009ba4 <_printf_float+0x374>
 8009b34:	f04f 0b00 	mov.w	fp, #0
 8009b38:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009b3c:	f104 021a 	add.w	r2, r4, #26
 8009b40:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009b42:	9305      	str	r3, [sp, #20]
 8009b44:	eba3 0309 	sub.w	r3, r3, r9
 8009b48:	455b      	cmp	r3, fp
 8009b4a:	dc33      	bgt.n	8009bb4 <_printf_float+0x384>
 8009b4c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009b50:	429a      	cmp	r2, r3
 8009b52:	db3b      	blt.n	8009bcc <_printf_float+0x39c>
 8009b54:	6823      	ldr	r3, [r4, #0]
 8009b56:	07da      	lsls	r2, r3, #31
 8009b58:	d438      	bmi.n	8009bcc <_printf_float+0x39c>
 8009b5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b5c:	9a05      	ldr	r2, [sp, #20]
 8009b5e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009b60:	1a9a      	subs	r2, r3, r2
 8009b62:	eba3 0901 	sub.w	r9, r3, r1
 8009b66:	4591      	cmp	r9, r2
 8009b68:	bfa8      	it	ge
 8009b6a:	4691      	movge	r9, r2
 8009b6c:	f1b9 0f00 	cmp.w	r9, #0
 8009b70:	dc35      	bgt.n	8009bde <_printf_float+0x3ae>
 8009b72:	f04f 0800 	mov.w	r8, #0
 8009b76:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009b7a:	f104 0a1a 	add.w	sl, r4, #26
 8009b7e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009b82:	1a9b      	subs	r3, r3, r2
 8009b84:	eba3 0309 	sub.w	r3, r3, r9
 8009b88:	4543      	cmp	r3, r8
 8009b8a:	f77f af79 	ble.w	8009a80 <_printf_float+0x250>
 8009b8e:	2301      	movs	r3, #1
 8009b90:	4652      	mov	r2, sl
 8009b92:	4631      	mov	r1, r6
 8009b94:	4628      	mov	r0, r5
 8009b96:	47b8      	blx	r7
 8009b98:	3001      	adds	r0, #1
 8009b9a:	f43f aeaa 	beq.w	80098f2 <_printf_float+0xc2>
 8009b9e:	f108 0801 	add.w	r8, r8, #1
 8009ba2:	e7ec      	b.n	8009b7e <_printf_float+0x34e>
 8009ba4:	4613      	mov	r3, r2
 8009ba6:	4631      	mov	r1, r6
 8009ba8:	4642      	mov	r2, r8
 8009baa:	4628      	mov	r0, r5
 8009bac:	47b8      	blx	r7
 8009bae:	3001      	adds	r0, #1
 8009bb0:	d1c0      	bne.n	8009b34 <_printf_float+0x304>
 8009bb2:	e69e      	b.n	80098f2 <_printf_float+0xc2>
 8009bb4:	2301      	movs	r3, #1
 8009bb6:	4631      	mov	r1, r6
 8009bb8:	4628      	mov	r0, r5
 8009bba:	9205      	str	r2, [sp, #20]
 8009bbc:	47b8      	blx	r7
 8009bbe:	3001      	adds	r0, #1
 8009bc0:	f43f ae97 	beq.w	80098f2 <_printf_float+0xc2>
 8009bc4:	9a05      	ldr	r2, [sp, #20]
 8009bc6:	f10b 0b01 	add.w	fp, fp, #1
 8009bca:	e7b9      	b.n	8009b40 <_printf_float+0x310>
 8009bcc:	ee18 3a10 	vmov	r3, s16
 8009bd0:	4652      	mov	r2, sl
 8009bd2:	4631      	mov	r1, r6
 8009bd4:	4628      	mov	r0, r5
 8009bd6:	47b8      	blx	r7
 8009bd8:	3001      	adds	r0, #1
 8009bda:	d1be      	bne.n	8009b5a <_printf_float+0x32a>
 8009bdc:	e689      	b.n	80098f2 <_printf_float+0xc2>
 8009bde:	9a05      	ldr	r2, [sp, #20]
 8009be0:	464b      	mov	r3, r9
 8009be2:	4442      	add	r2, r8
 8009be4:	4631      	mov	r1, r6
 8009be6:	4628      	mov	r0, r5
 8009be8:	47b8      	blx	r7
 8009bea:	3001      	adds	r0, #1
 8009bec:	d1c1      	bne.n	8009b72 <_printf_float+0x342>
 8009bee:	e680      	b.n	80098f2 <_printf_float+0xc2>
 8009bf0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009bf2:	2a01      	cmp	r2, #1
 8009bf4:	dc01      	bgt.n	8009bfa <_printf_float+0x3ca>
 8009bf6:	07db      	lsls	r3, r3, #31
 8009bf8:	d538      	bpl.n	8009c6c <_printf_float+0x43c>
 8009bfa:	2301      	movs	r3, #1
 8009bfc:	4642      	mov	r2, r8
 8009bfe:	4631      	mov	r1, r6
 8009c00:	4628      	mov	r0, r5
 8009c02:	47b8      	blx	r7
 8009c04:	3001      	adds	r0, #1
 8009c06:	f43f ae74 	beq.w	80098f2 <_printf_float+0xc2>
 8009c0a:	ee18 3a10 	vmov	r3, s16
 8009c0e:	4652      	mov	r2, sl
 8009c10:	4631      	mov	r1, r6
 8009c12:	4628      	mov	r0, r5
 8009c14:	47b8      	blx	r7
 8009c16:	3001      	adds	r0, #1
 8009c18:	f43f ae6b 	beq.w	80098f2 <_printf_float+0xc2>
 8009c1c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009c20:	2200      	movs	r2, #0
 8009c22:	2300      	movs	r3, #0
 8009c24:	f7f6 ff58 	bl	8000ad8 <__aeabi_dcmpeq>
 8009c28:	b9d8      	cbnz	r0, 8009c62 <_printf_float+0x432>
 8009c2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c2c:	f108 0201 	add.w	r2, r8, #1
 8009c30:	3b01      	subs	r3, #1
 8009c32:	4631      	mov	r1, r6
 8009c34:	4628      	mov	r0, r5
 8009c36:	47b8      	blx	r7
 8009c38:	3001      	adds	r0, #1
 8009c3a:	d10e      	bne.n	8009c5a <_printf_float+0x42a>
 8009c3c:	e659      	b.n	80098f2 <_printf_float+0xc2>
 8009c3e:	2301      	movs	r3, #1
 8009c40:	4652      	mov	r2, sl
 8009c42:	4631      	mov	r1, r6
 8009c44:	4628      	mov	r0, r5
 8009c46:	47b8      	blx	r7
 8009c48:	3001      	adds	r0, #1
 8009c4a:	f43f ae52 	beq.w	80098f2 <_printf_float+0xc2>
 8009c4e:	f108 0801 	add.w	r8, r8, #1
 8009c52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c54:	3b01      	subs	r3, #1
 8009c56:	4543      	cmp	r3, r8
 8009c58:	dcf1      	bgt.n	8009c3e <_printf_float+0x40e>
 8009c5a:	464b      	mov	r3, r9
 8009c5c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009c60:	e6dc      	b.n	8009a1c <_printf_float+0x1ec>
 8009c62:	f04f 0800 	mov.w	r8, #0
 8009c66:	f104 0a1a 	add.w	sl, r4, #26
 8009c6a:	e7f2      	b.n	8009c52 <_printf_float+0x422>
 8009c6c:	2301      	movs	r3, #1
 8009c6e:	4642      	mov	r2, r8
 8009c70:	e7df      	b.n	8009c32 <_printf_float+0x402>
 8009c72:	2301      	movs	r3, #1
 8009c74:	464a      	mov	r2, r9
 8009c76:	4631      	mov	r1, r6
 8009c78:	4628      	mov	r0, r5
 8009c7a:	47b8      	blx	r7
 8009c7c:	3001      	adds	r0, #1
 8009c7e:	f43f ae38 	beq.w	80098f2 <_printf_float+0xc2>
 8009c82:	f108 0801 	add.w	r8, r8, #1
 8009c86:	68e3      	ldr	r3, [r4, #12]
 8009c88:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009c8a:	1a5b      	subs	r3, r3, r1
 8009c8c:	4543      	cmp	r3, r8
 8009c8e:	dcf0      	bgt.n	8009c72 <_printf_float+0x442>
 8009c90:	e6fa      	b.n	8009a88 <_printf_float+0x258>
 8009c92:	f04f 0800 	mov.w	r8, #0
 8009c96:	f104 0919 	add.w	r9, r4, #25
 8009c9a:	e7f4      	b.n	8009c86 <_printf_float+0x456>

08009c9c <_printf_common>:
 8009c9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ca0:	4616      	mov	r6, r2
 8009ca2:	4699      	mov	r9, r3
 8009ca4:	688a      	ldr	r2, [r1, #8]
 8009ca6:	690b      	ldr	r3, [r1, #16]
 8009ca8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009cac:	4293      	cmp	r3, r2
 8009cae:	bfb8      	it	lt
 8009cb0:	4613      	movlt	r3, r2
 8009cb2:	6033      	str	r3, [r6, #0]
 8009cb4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009cb8:	4607      	mov	r7, r0
 8009cba:	460c      	mov	r4, r1
 8009cbc:	b10a      	cbz	r2, 8009cc2 <_printf_common+0x26>
 8009cbe:	3301      	adds	r3, #1
 8009cc0:	6033      	str	r3, [r6, #0]
 8009cc2:	6823      	ldr	r3, [r4, #0]
 8009cc4:	0699      	lsls	r1, r3, #26
 8009cc6:	bf42      	ittt	mi
 8009cc8:	6833      	ldrmi	r3, [r6, #0]
 8009cca:	3302      	addmi	r3, #2
 8009ccc:	6033      	strmi	r3, [r6, #0]
 8009cce:	6825      	ldr	r5, [r4, #0]
 8009cd0:	f015 0506 	ands.w	r5, r5, #6
 8009cd4:	d106      	bne.n	8009ce4 <_printf_common+0x48>
 8009cd6:	f104 0a19 	add.w	sl, r4, #25
 8009cda:	68e3      	ldr	r3, [r4, #12]
 8009cdc:	6832      	ldr	r2, [r6, #0]
 8009cde:	1a9b      	subs	r3, r3, r2
 8009ce0:	42ab      	cmp	r3, r5
 8009ce2:	dc26      	bgt.n	8009d32 <_printf_common+0x96>
 8009ce4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009ce8:	1e13      	subs	r3, r2, #0
 8009cea:	6822      	ldr	r2, [r4, #0]
 8009cec:	bf18      	it	ne
 8009cee:	2301      	movne	r3, #1
 8009cf0:	0692      	lsls	r2, r2, #26
 8009cf2:	d42b      	bmi.n	8009d4c <_printf_common+0xb0>
 8009cf4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009cf8:	4649      	mov	r1, r9
 8009cfa:	4638      	mov	r0, r7
 8009cfc:	47c0      	blx	r8
 8009cfe:	3001      	adds	r0, #1
 8009d00:	d01e      	beq.n	8009d40 <_printf_common+0xa4>
 8009d02:	6823      	ldr	r3, [r4, #0]
 8009d04:	68e5      	ldr	r5, [r4, #12]
 8009d06:	6832      	ldr	r2, [r6, #0]
 8009d08:	f003 0306 	and.w	r3, r3, #6
 8009d0c:	2b04      	cmp	r3, #4
 8009d0e:	bf08      	it	eq
 8009d10:	1aad      	subeq	r5, r5, r2
 8009d12:	68a3      	ldr	r3, [r4, #8]
 8009d14:	6922      	ldr	r2, [r4, #16]
 8009d16:	bf0c      	ite	eq
 8009d18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009d1c:	2500      	movne	r5, #0
 8009d1e:	4293      	cmp	r3, r2
 8009d20:	bfc4      	itt	gt
 8009d22:	1a9b      	subgt	r3, r3, r2
 8009d24:	18ed      	addgt	r5, r5, r3
 8009d26:	2600      	movs	r6, #0
 8009d28:	341a      	adds	r4, #26
 8009d2a:	42b5      	cmp	r5, r6
 8009d2c:	d11a      	bne.n	8009d64 <_printf_common+0xc8>
 8009d2e:	2000      	movs	r0, #0
 8009d30:	e008      	b.n	8009d44 <_printf_common+0xa8>
 8009d32:	2301      	movs	r3, #1
 8009d34:	4652      	mov	r2, sl
 8009d36:	4649      	mov	r1, r9
 8009d38:	4638      	mov	r0, r7
 8009d3a:	47c0      	blx	r8
 8009d3c:	3001      	adds	r0, #1
 8009d3e:	d103      	bne.n	8009d48 <_printf_common+0xac>
 8009d40:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009d44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d48:	3501      	adds	r5, #1
 8009d4a:	e7c6      	b.n	8009cda <_printf_common+0x3e>
 8009d4c:	18e1      	adds	r1, r4, r3
 8009d4e:	1c5a      	adds	r2, r3, #1
 8009d50:	2030      	movs	r0, #48	; 0x30
 8009d52:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009d56:	4422      	add	r2, r4
 8009d58:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009d5c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009d60:	3302      	adds	r3, #2
 8009d62:	e7c7      	b.n	8009cf4 <_printf_common+0x58>
 8009d64:	2301      	movs	r3, #1
 8009d66:	4622      	mov	r2, r4
 8009d68:	4649      	mov	r1, r9
 8009d6a:	4638      	mov	r0, r7
 8009d6c:	47c0      	blx	r8
 8009d6e:	3001      	adds	r0, #1
 8009d70:	d0e6      	beq.n	8009d40 <_printf_common+0xa4>
 8009d72:	3601      	adds	r6, #1
 8009d74:	e7d9      	b.n	8009d2a <_printf_common+0x8e>
	...

08009d78 <_printf_i>:
 8009d78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009d7c:	7e0f      	ldrb	r7, [r1, #24]
 8009d7e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009d80:	2f78      	cmp	r7, #120	; 0x78
 8009d82:	4691      	mov	r9, r2
 8009d84:	4680      	mov	r8, r0
 8009d86:	460c      	mov	r4, r1
 8009d88:	469a      	mov	sl, r3
 8009d8a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009d8e:	d807      	bhi.n	8009da0 <_printf_i+0x28>
 8009d90:	2f62      	cmp	r7, #98	; 0x62
 8009d92:	d80a      	bhi.n	8009daa <_printf_i+0x32>
 8009d94:	2f00      	cmp	r7, #0
 8009d96:	f000 80d8 	beq.w	8009f4a <_printf_i+0x1d2>
 8009d9a:	2f58      	cmp	r7, #88	; 0x58
 8009d9c:	f000 80a3 	beq.w	8009ee6 <_printf_i+0x16e>
 8009da0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009da4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009da8:	e03a      	b.n	8009e20 <_printf_i+0xa8>
 8009daa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009dae:	2b15      	cmp	r3, #21
 8009db0:	d8f6      	bhi.n	8009da0 <_printf_i+0x28>
 8009db2:	a101      	add	r1, pc, #4	; (adr r1, 8009db8 <_printf_i+0x40>)
 8009db4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009db8:	08009e11 	.word	0x08009e11
 8009dbc:	08009e25 	.word	0x08009e25
 8009dc0:	08009da1 	.word	0x08009da1
 8009dc4:	08009da1 	.word	0x08009da1
 8009dc8:	08009da1 	.word	0x08009da1
 8009dcc:	08009da1 	.word	0x08009da1
 8009dd0:	08009e25 	.word	0x08009e25
 8009dd4:	08009da1 	.word	0x08009da1
 8009dd8:	08009da1 	.word	0x08009da1
 8009ddc:	08009da1 	.word	0x08009da1
 8009de0:	08009da1 	.word	0x08009da1
 8009de4:	08009f31 	.word	0x08009f31
 8009de8:	08009e55 	.word	0x08009e55
 8009dec:	08009f13 	.word	0x08009f13
 8009df0:	08009da1 	.word	0x08009da1
 8009df4:	08009da1 	.word	0x08009da1
 8009df8:	08009f53 	.word	0x08009f53
 8009dfc:	08009da1 	.word	0x08009da1
 8009e00:	08009e55 	.word	0x08009e55
 8009e04:	08009da1 	.word	0x08009da1
 8009e08:	08009da1 	.word	0x08009da1
 8009e0c:	08009f1b 	.word	0x08009f1b
 8009e10:	682b      	ldr	r3, [r5, #0]
 8009e12:	1d1a      	adds	r2, r3, #4
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	602a      	str	r2, [r5, #0]
 8009e18:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009e1c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009e20:	2301      	movs	r3, #1
 8009e22:	e0a3      	b.n	8009f6c <_printf_i+0x1f4>
 8009e24:	6820      	ldr	r0, [r4, #0]
 8009e26:	6829      	ldr	r1, [r5, #0]
 8009e28:	0606      	lsls	r6, r0, #24
 8009e2a:	f101 0304 	add.w	r3, r1, #4
 8009e2e:	d50a      	bpl.n	8009e46 <_printf_i+0xce>
 8009e30:	680e      	ldr	r6, [r1, #0]
 8009e32:	602b      	str	r3, [r5, #0]
 8009e34:	2e00      	cmp	r6, #0
 8009e36:	da03      	bge.n	8009e40 <_printf_i+0xc8>
 8009e38:	232d      	movs	r3, #45	; 0x2d
 8009e3a:	4276      	negs	r6, r6
 8009e3c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009e40:	485e      	ldr	r0, [pc, #376]	; (8009fbc <_printf_i+0x244>)
 8009e42:	230a      	movs	r3, #10
 8009e44:	e019      	b.n	8009e7a <_printf_i+0x102>
 8009e46:	680e      	ldr	r6, [r1, #0]
 8009e48:	602b      	str	r3, [r5, #0]
 8009e4a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009e4e:	bf18      	it	ne
 8009e50:	b236      	sxthne	r6, r6
 8009e52:	e7ef      	b.n	8009e34 <_printf_i+0xbc>
 8009e54:	682b      	ldr	r3, [r5, #0]
 8009e56:	6820      	ldr	r0, [r4, #0]
 8009e58:	1d19      	adds	r1, r3, #4
 8009e5a:	6029      	str	r1, [r5, #0]
 8009e5c:	0601      	lsls	r1, r0, #24
 8009e5e:	d501      	bpl.n	8009e64 <_printf_i+0xec>
 8009e60:	681e      	ldr	r6, [r3, #0]
 8009e62:	e002      	b.n	8009e6a <_printf_i+0xf2>
 8009e64:	0646      	lsls	r6, r0, #25
 8009e66:	d5fb      	bpl.n	8009e60 <_printf_i+0xe8>
 8009e68:	881e      	ldrh	r6, [r3, #0]
 8009e6a:	4854      	ldr	r0, [pc, #336]	; (8009fbc <_printf_i+0x244>)
 8009e6c:	2f6f      	cmp	r7, #111	; 0x6f
 8009e6e:	bf0c      	ite	eq
 8009e70:	2308      	moveq	r3, #8
 8009e72:	230a      	movne	r3, #10
 8009e74:	2100      	movs	r1, #0
 8009e76:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009e7a:	6865      	ldr	r5, [r4, #4]
 8009e7c:	60a5      	str	r5, [r4, #8]
 8009e7e:	2d00      	cmp	r5, #0
 8009e80:	bfa2      	ittt	ge
 8009e82:	6821      	ldrge	r1, [r4, #0]
 8009e84:	f021 0104 	bicge.w	r1, r1, #4
 8009e88:	6021      	strge	r1, [r4, #0]
 8009e8a:	b90e      	cbnz	r6, 8009e90 <_printf_i+0x118>
 8009e8c:	2d00      	cmp	r5, #0
 8009e8e:	d04d      	beq.n	8009f2c <_printf_i+0x1b4>
 8009e90:	4615      	mov	r5, r2
 8009e92:	fbb6 f1f3 	udiv	r1, r6, r3
 8009e96:	fb03 6711 	mls	r7, r3, r1, r6
 8009e9a:	5dc7      	ldrb	r7, [r0, r7]
 8009e9c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009ea0:	4637      	mov	r7, r6
 8009ea2:	42bb      	cmp	r3, r7
 8009ea4:	460e      	mov	r6, r1
 8009ea6:	d9f4      	bls.n	8009e92 <_printf_i+0x11a>
 8009ea8:	2b08      	cmp	r3, #8
 8009eaa:	d10b      	bne.n	8009ec4 <_printf_i+0x14c>
 8009eac:	6823      	ldr	r3, [r4, #0]
 8009eae:	07de      	lsls	r6, r3, #31
 8009eb0:	d508      	bpl.n	8009ec4 <_printf_i+0x14c>
 8009eb2:	6923      	ldr	r3, [r4, #16]
 8009eb4:	6861      	ldr	r1, [r4, #4]
 8009eb6:	4299      	cmp	r1, r3
 8009eb8:	bfde      	ittt	le
 8009eba:	2330      	movle	r3, #48	; 0x30
 8009ebc:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009ec0:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8009ec4:	1b52      	subs	r2, r2, r5
 8009ec6:	6122      	str	r2, [r4, #16]
 8009ec8:	f8cd a000 	str.w	sl, [sp]
 8009ecc:	464b      	mov	r3, r9
 8009ece:	aa03      	add	r2, sp, #12
 8009ed0:	4621      	mov	r1, r4
 8009ed2:	4640      	mov	r0, r8
 8009ed4:	f7ff fee2 	bl	8009c9c <_printf_common>
 8009ed8:	3001      	adds	r0, #1
 8009eda:	d14c      	bne.n	8009f76 <_printf_i+0x1fe>
 8009edc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009ee0:	b004      	add	sp, #16
 8009ee2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ee6:	4835      	ldr	r0, [pc, #212]	; (8009fbc <_printf_i+0x244>)
 8009ee8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009eec:	6829      	ldr	r1, [r5, #0]
 8009eee:	6823      	ldr	r3, [r4, #0]
 8009ef0:	f851 6b04 	ldr.w	r6, [r1], #4
 8009ef4:	6029      	str	r1, [r5, #0]
 8009ef6:	061d      	lsls	r5, r3, #24
 8009ef8:	d514      	bpl.n	8009f24 <_printf_i+0x1ac>
 8009efa:	07df      	lsls	r7, r3, #31
 8009efc:	bf44      	itt	mi
 8009efe:	f043 0320 	orrmi.w	r3, r3, #32
 8009f02:	6023      	strmi	r3, [r4, #0]
 8009f04:	b91e      	cbnz	r6, 8009f0e <_printf_i+0x196>
 8009f06:	6823      	ldr	r3, [r4, #0]
 8009f08:	f023 0320 	bic.w	r3, r3, #32
 8009f0c:	6023      	str	r3, [r4, #0]
 8009f0e:	2310      	movs	r3, #16
 8009f10:	e7b0      	b.n	8009e74 <_printf_i+0xfc>
 8009f12:	6823      	ldr	r3, [r4, #0]
 8009f14:	f043 0320 	orr.w	r3, r3, #32
 8009f18:	6023      	str	r3, [r4, #0]
 8009f1a:	2378      	movs	r3, #120	; 0x78
 8009f1c:	4828      	ldr	r0, [pc, #160]	; (8009fc0 <_printf_i+0x248>)
 8009f1e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009f22:	e7e3      	b.n	8009eec <_printf_i+0x174>
 8009f24:	0659      	lsls	r1, r3, #25
 8009f26:	bf48      	it	mi
 8009f28:	b2b6      	uxthmi	r6, r6
 8009f2a:	e7e6      	b.n	8009efa <_printf_i+0x182>
 8009f2c:	4615      	mov	r5, r2
 8009f2e:	e7bb      	b.n	8009ea8 <_printf_i+0x130>
 8009f30:	682b      	ldr	r3, [r5, #0]
 8009f32:	6826      	ldr	r6, [r4, #0]
 8009f34:	6961      	ldr	r1, [r4, #20]
 8009f36:	1d18      	adds	r0, r3, #4
 8009f38:	6028      	str	r0, [r5, #0]
 8009f3a:	0635      	lsls	r5, r6, #24
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	d501      	bpl.n	8009f44 <_printf_i+0x1cc>
 8009f40:	6019      	str	r1, [r3, #0]
 8009f42:	e002      	b.n	8009f4a <_printf_i+0x1d2>
 8009f44:	0670      	lsls	r0, r6, #25
 8009f46:	d5fb      	bpl.n	8009f40 <_printf_i+0x1c8>
 8009f48:	8019      	strh	r1, [r3, #0]
 8009f4a:	2300      	movs	r3, #0
 8009f4c:	6123      	str	r3, [r4, #16]
 8009f4e:	4615      	mov	r5, r2
 8009f50:	e7ba      	b.n	8009ec8 <_printf_i+0x150>
 8009f52:	682b      	ldr	r3, [r5, #0]
 8009f54:	1d1a      	adds	r2, r3, #4
 8009f56:	602a      	str	r2, [r5, #0]
 8009f58:	681d      	ldr	r5, [r3, #0]
 8009f5a:	6862      	ldr	r2, [r4, #4]
 8009f5c:	2100      	movs	r1, #0
 8009f5e:	4628      	mov	r0, r5
 8009f60:	f7f6 f946 	bl	80001f0 <memchr>
 8009f64:	b108      	cbz	r0, 8009f6a <_printf_i+0x1f2>
 8009f66:	1b40      	subs	r0, r0, r5
 8009f68:	6060      	str	r0, [r4, #4]
 8009f6a:	6863      	ldr	r3, [r4, #4]
 8009f6c:	6123      	str	r3, [r4, #16]
 8009f6e:	2300      	movs	r3, #0
 8009f70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009f74:	e7a8      	b.n	8009ec8 <_printf_i+0x150>
 8009f76:	6923      	ldr	r3, [r4, #16]
 8009f78:	462a      	mov	r2, r5
 8009f7a:	4649      	mov	r1, r9
 8009f7c:	4640      	mov	r0, r8
 8009f7e:	47d0      	blx	sl
 8009f80:	3001      	adds	r0, #1
 8009f82:	d0ab      	beq.n	8009edc <_printf_i+0x164>
 8009f84:	6823      	ldr	r3, [r4, #0]
 8009f86:	079b      	lsls	r3, r3, #30
 8009f88:	d413      	bmi.n	8009fb2 <_printf_i+0x23a>
 8009f8a:	68e0      	ldr	r0, [r4, #12]
 8009f8c:	9b03      	ldr	r3, [sp, #12]
 8009f8e:	4298      	cmp	r0, r3
 8009f90:	bfb8      	it	lt
 8009f92:	4618      	movlt	r0, r3
 8009f94:	e7a4      	b.n	8009ee0 <_printf_i+0x168>
 8009f96:	2301      	movs	r3, #1
 8009f98:	4632      	mov	r2, r6
 8009f9a:	4649      	mov	r1, r9
 8009f9c:	4640      	mov	r0, r8
 8009f9e:	47d0      	blx	sl
 8009fa0:	3001      	adds	r0, #1
 8009fa2:	d09b      	beq.n	8009edc <_printf_i+0x164>
 8009fa4:	3501      	adds	r5, #1
 8009fa6:	68e3      	ldr	r3, [r4, #12]
 8009fa8:	9903      	ldr	r1, [sp, #12]
 8009faa:	1a5b      	subs	r3, r3, r1
 8009fac:	42ab      	cmp	r3, r5
 8009fae:	dcf2      	bgt.n	8009f96 <_printf_i+0x21e>
 8009fb0:	e7eb      	b.n	8009f8a <_printf_i+0x212>
 8009fb2:	2500      	movs	r5, #0
 8009fb4:	f104 0619 	add.w	r6, r4, #25
 8009fb8:	e7f5      	b.n	8009fa6 <_printf_i+0x22e>
 8009fba:	bf00      	nop
 8009fbc:	0800cfd2 	.word	0x0800cfd2
 8009fc0:	0800cfe3 	.word	0x0800cfe3

08009fc4 <cleanup_glue>:
 8009fc4:	b538      	push	{r3, r4, r5, lr}
 8009fc6:	460c      	mov	r4, r1
 8009fc8:	6809      	ldr	r1, [r1, #0]
 8009fca:	4605      	mov	r5, r0
 8009fcc:	b109      	cbz	r1, 8009fd2 <cleanup_glue+0xe>
 8009fce:	f7ff fff9 	bl	8009fc4 <cleanup_glue>
 8009fd2:	4621      	mov	r1, r4
 8009fd4:	4628      	mov	r0, r5
 8009fd6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009fda:	f7ff baa9 	b.w	8009530 <_free_r>
	...

08009fe0 <_reclaim_reent>:
 8009fe0:	4b2c      	ldr	r3, [pc, #176]	; (800a094 <_reclaim_reent+0xb4>)
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	4283      	cmp	r3, r0
 8009fe6:	b570      	push	{r4, r5, r6, lr}
 8009fe8:	4604      	mov	r4, r0
 8009fea:	d051      	beq.n	800a090 <_reclaim_reent+0xb0>
 8009fec:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8009fee:	b143      	cbz	r3, 800a002 <_reclaim_reent+0x22>
 8009ff0:	68db      	ldr	r3, [r3, #12]
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d14a      	bne.n	800a08c <_reclaim_reent+0xac>
 8009ff6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009ff8:	6819      	ldr	r1, [r3, #0]
 8009ffa:	b111      	cbz	r1, 800a002 <_reclaim_reent+0x22>
 8009ffc:	4620      	mov	r0, r4
 8009ffe:	f7ff fa97 	bl	8009530 <_free_r>
 800a002:	6961      	ldr	r1, [r4, #20]
 800a004:	b111      	cbz	r1, 800a00c <_reclaim_reent+0x2c>
 800a006:	4620      	mov	r0, r4
 800a008:	f7ff fa92 	bl	8009530 <_free_r>
 800a00c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800a00e:	b111      	cbz	r1, 800a016 <_reclaim_reent+0x36>
 800a010:	4620      	mov	r0, r4
 800a012:	f7ff fa8d 	bl	8009530 <_free_r>
 800a016:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800a018:	b111      	cbz	r1, 800a020 <_reclaim_reent+0x40>
 800a01a:	4620      	mov	r0, r4
 800a01c:	f7ff fa88 	bl	8009530 <_free_r>
 800a020:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800a022:	b111      	cbz	r1, 800a02a <_reclaim_reent+0x4a>
 800a024:	4620      	mov	r0, r4
 800a026:	f7ff fa83 	bl	8009530 <_free_r>
 800a02a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800a02c:	b111      	cbz	r1, 800a034 <_reclaim_reent+0x54>
 800a02e:	4620      	mov	r0, r4
 800a030:	f7ff fa7e 	bl	8009530 <_free_r>
 800a034:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800a036:	b111      	cbz	r1, 800a03e <_reclaim_reent+0x5e>
 800a038:	4620      	mov	r0, r4
 800a03a:	f7ff fa79 	bl	8009530 <_free_r>
 800a03e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800a040:	b111      	cbz	r1, 800a048 <_reclaim_reent+0x68>
 800a042:	4620      	mov	r0, r4
 800a044:	f7ff fa74 	bl	8009530 <_free_r>
 800a048:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a04a:	b111      	cbz	r1, 800a052 <_reclaim_reent+0x72>
 800a04c:	4620      	mov	r0, r4
 800a04e:	f7ff fa6f 	bl	8009530 <_free_r>
 800a052:	69a3      	ldr	r3, [r4, #24]
 800a054:	b1e3      	cbz	r3, 800a090 <_reclaim_reent+0xb0>
 800a056:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800a058:	4620      	mov	r0, r4
 800a05a:	4798      	blx	r3
 800a05c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800a05e:	b1b9      	cbz	r1, 800a090 <_reclaim_reent+0xb0>
 800a060:	4620      	mov	r0, r4
 800a062:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a066:	f7ff bfad 	b.w	8009fc4 <cleanup_glue>
 800a06a:	5949      	ldr	r1, [r1, r5]
 800a06c:	b941      	cbnz	r1, 800a080 <_reclaim_reent+0xa0>
 800a06e:	3504      	adds	r5, #4
 800a070:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a072:	2d80      	cmp	r5, #128	; 0x80
 800a074:	68d9      	ldr	r1, [r3, #12]
 800a076:	d1f8      	bne.n	800a06a <_reclaim_reent+0x8a>
 800a078:	4620      	mov	r0, r4
 800a07a:	f7ff fa59 	bl	8009530 <_free_r>
 800a07e:	e7ba      	b.n	8009ff6 <_reclaim_reent+0x16>
 800a080:	680e      	ldr	r6, [r1, #0]
 800a082:	4620      	mov	r0, r4
 800a084:	f7ff fa54 	bl	8009530 <_free_r>
 800a088:	4631      	mov	r1, r6
 800a08a:	e7ef      	b.n	800a06c <_reclaim_reent+0x8c>
 800a08c:	2500      	movs	r5, #0
 800a08e:	e7ef      	b.n	800a070 <_reclaim_reent+0x90>
 800a090:	bd70      	pop	{r4, r5, r6, pc}
 800a092:	bf00      	nop
 800a094:	2000041c 	.word	0x2000041c

0800a098 <_sbrk_r>:
 800a098:	b538      	push	{r3, r4, r5, lr}
 800a09a:	4d06      	ldr	r5, [pc, #24]	; (800a0b4 <_sbrk_r+0x1c>)
 800a09c:	2300      	movs	r3, #0
 800a09e:	4604      	mov	r4, r0
 800a0a0:	4608      	mov	r0, r1
 800a0a2:	602b      	str	r3, [r5, #0]
 800a0a4:	f7f7 ffc6 	bl	8002034 <_sbrk>
 800a0a8:	1c43      	adds	r3, r0, #1
 800a0aa:	d102      	bne.n	800a0b2 <_sbrk_r+0x1a>
 800a0ac:	682b      	ldr	r3, [r5, #0]
 800a0ae:	b103      	cbz	r3, 800a0b2 <_sbrk_r+0x1a>
 800a0b0:	6023      	str	r3, [r4, #0]
 800a0b2:	bd38      	pop	{r3, r4, r5, pc}
 800a0b4:	20005194 	.word	0x20005194

0800a0b8 <siprintf>:
 800a0b8:	b40e      	push	{r1, r2, r3}
 800a0ba:	b500      	push	{lr}
 800a0bc:	b09c      	sub	sp, #112	; 0x70
 800a0be:	ab1d      	add	r3, sp, #116	; 0x74
 800a0c0:	9002      	str	r0, [sp, #8]
 800a0c2:	9006      	str	r0, [sp, #24]
 800a0c4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a0c8:	4809      	ldr	r0, [pc, #36]	; (800a0f0 <siprintf+0x38>)
 800a0ca:	9107      	str	r1, [sp, #28]
 800a0cc:	9104      	str	r1, [sp, #16]
 800a0ce:	4909      	ldr	r1, [pc, #36]	; (800a0f4 <siprintf+0x3c>)
 800a0d0:	f853 2b04 	ldr.w	r2, [r3], #4
 800a0d4:	9105      	str	r1, [sp, #20]
 800a0d6:	6800      	ldr	r0, [r0, #0]
 800a0d8:	9301      	str	r3, [sp, #4]
 800a0da:	a902      	add	r1, sp, #8
 800a0dc:	f001 fc54 	bl	800b988 <_svfiprintf_r>
 800a0e0:	9b02      	ldr	r3, [sp, #8]
 800a0e2:	2200      	movs	r2, #0
 800a0e4:	701a      	strb	r2, [r3, #0]
 800a0e6:	b01c      	add	sp, #112	; 0x70
 800a0e8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a0ec:	b003      	add	sp, #12
 800a0ee:	4770      	bx	lr
 800a0f0:	2000041c 	.word	0x2000041c
 800a0f4:	ffff0208 	.word	0xffff0208

0800a0f8 <__sread>:
 800a0f8:	b510      	push	{r4, lr}
 800a0fa:	460c      	mov	r4, r1
 800a0fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a100:	f001 fd42 	bl	800bb88 <_read_r>
 800a104:	2800      	cmp	r0, #0
 800a106:	bfab      	itete	ge
 800a108:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a10a:	89a3      	ldrhlt	r3, [r4, #12]
 800a10c:	181b      	addge	r3, r3, r0
 800a10e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a112:	bfac      	ite	ge
 800a114:	6563      	strge	r3, [r4, #84]	; 0x54
 800a116:	81a3      	strhlt	r3, [r4, #12]
 800a118:	bd10      	pop	{r4, pc}

0800a11a <__swrite>:
 800a11a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a11e:	461f      	mov	r7, r3
 800a120:	898b      	ldrh	r3, [r1, #12]
 800a122:	05db      	lsls	r3, r3, #23
 800a124:	4605      	mov	r5, r0
 800a126:	460c      	mov	r4, r1
 800a128:	4616      	mov	r6, r2
 800a12a:	d505      	bpl.n	800a138 <__swrite+0x1e>
 800a12c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a130:	2302      	movs	r3, #2
 800a132:	2200      	movs	r2, #0
 800a134:	f001 f814 	bl	800b160 <_lseek_r>
 800a138:	89a3      	ldrh	r3, [r4, #12]
 800a13a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a13e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a142:	81a3      	strh	r3, [r4, #12]
 800a144:	4632      	mov	r2, r6
 800a146:	463b      	mov	r3, r7
 800a148:	4628      	mov	r0, r5
 800a14a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a14e:	f000 b8a3 	b.w	800a298 <_write_r>

0800a152 <__sseek>:
 800a152:	b510      	push	{r4, lr}
 800a154:	460c      	mov	r4, r1
 800a156:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a15a:	f001 f801 	bl	800b160 <_lseek_r>
 800a15e:	1c43      	adds	r3, r0, #1
 800a160:	89a3      	ldrh	r3, [r4, #12]
 800a162:	bf15      	itete	ne
 800a164:	6560      	strne	r0, [r4, #84]	; 0x54
 800a166:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a16a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a16e:	81a3      	strheq	r3, [r4, #12]
 800a170:	bf18      	it	ne
 800a172:	81a3      	strhne	r3, [r4, #12]
 800a174:	bd10      	pop	{r4, pc}

0800a176 <__sclose>:
 800a176:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a17a:	f000 b89f 	b.w	800a2bc <_close_r>
	...

0800a180 <_strtol_l.constprop.0>:
 800a180:	2b01      	cmp	r3, #1
 800a182:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a186:	d001      	beq.n	800a18c <_strtol_l.constprop.0+0xc>
 800a188:	2b24      	cmp	r3, #36	; 0x24
 800a18a:	d906      	bls.n	800a19a <_strtol_l.constprop.0+0x1a>
 800a18c:	f7ff f892 	bl	80092b4 <__errno>
 800a190:	2316      	movs	r3, #22
 800a192:	6003      	str	r3, [r0, #0]
 800a194:	2000      	movs	r0, #0
 800a196:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a19a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800a280 <_strtol_l.constprop.0+0x100>
 800a19e:	460d      	mov	r5, r1
 800a1a0:	462e      	mov	r6, r5
 800a1a2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a1a6:	f814 700c 	ldrb.w	r7, [r4, ip]
 800a1aa:	f017 0708 	ands.w	r7, r7, #8
 800a1ae:	d1f7      	bne.n	800a1a0 <_strtol_l.constprop.0+0x20>
 800a1b0:	2c2d      	cmp	r4, #45	; 0x2d
 800a1b2:	d132      	bne.n	800a21a <_strtol_l.constprop.0+0x9a>
 800a1b4:	782c      	ldrb	r4, [r5, #0]
 800a1b6:	2701      	movs	r7, #1
 800a1b8:	1cb5      	adds	r5, r6, #2
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d05b      	beq.n	800a276 <_strtol_l.constprop.0+0xf6>
 800a1be:	2b10      	cmp	r3, #16
 800a1c0:	d109      	bne.n	800a1d6 <_strtol_l.constprop.0+0x56>
 800a1c2:	2c30      	cmp	r4, #48	; 0x30
 800a1c4:	d107      	bne.n	800a1d6 <_strtol_l.constprop.0+0x56>
 800a1c6:	782c      	ldrb	r4, [r5, #0]
 800a1c8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800a1cc:	2c58      	cmp	r4, #88	; 0x58
 800a1ce:	d14d      	bne.n	800a26c <_strtol_l.constprop.0+0xec>
 800a1d0:	786c      	ldrb	r4, [r5, #1]
 800a1d2:	2310      	movs	r3, #16
 800a1d4:	3502      	adds	r5, #2
 800a1d6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800a1da:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800a1de:	f04f 0c00 	mov.w	ip, #0
 800a1e2:	fbb8 f9f3 	udiv	r9, r8, r3
 800a1e6:	4666      	mov	r6, ip
 800a1e8:	fb03 8a19 	mls	sl, r3, r9, r8
 800a1ec:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800a1f0:	f1be 0f09 	cmp.w	lr, #9
 800a1f4:	d816      	bhi.n	800a224 <_strtol_l.constprop.0+0xa4>
 800a1f6:	4674      	mov	r4, lr
 800a1f8:	42a3      	cmp	r3, r4
 800a1fa:	dd24      	ble.n	800a246 <_strtol_l.constprop.0+0xc6>
 800a1fc:	f1bc 0f00 	cmp.w	ip, #0
 800a200:	db1e      	blt.n	800a240 <_strtol_l.constprop.0+0xc0>
 800a202:	45b1      	cmp	r9, r6
 800a204:	d31c      	bcc.n	800a240 <_strtol_l.constprop.0+0xc0>
 800a206:	d101      	bne.n	800a20c <_strtol_l.constprop.0+0x8c>
 800a208:	45a2      	cmp	sl, r4
 800a20a:	db19      	blt.n	800a240 <_strtol_l.constprop.0+0xc0>
 800a20c:	fb06 4603 	mla	r6, r6, r3, r4
 800a210:	f04f 0c01 	mov.w	ip, #1
 800a214:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a218:	e7e8      	b.n	800a1ec <_strtol_l.constprop.0+0x6c>
 800a21a:	2c2b      	cmp	r4, #43	; 0x2b
 800a21c:	bf04      	itt	eq
 800a21e:	782c      	ldrbeq	r4, [r5, #0]
 800a220:	1cb5      	addeq	r5, r6, #2
 800a222:	e7ca      	b.n	800a1ba <_strtol_l.constprop.0+0x3a>
 800a224:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800a228:	f1be 0f19 	cmp.w	lr, #25
 800a22c:	d801      	bhi.n	800a232 <_strtol_l.constprop.0+0xb2>
 800a22e:	3c37      	subs	r4, #55	; 0x37
 800a230:	e7e2      	b.n	800a1f8 <_strtol_l.constprop.0+0x78>
 800a232:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800a236:	f1be 0f19 	cmp.w	lr, #25
 800a23a:	d804      	bhi.n	800a246 <_strtol_l.constprop.0+0xc6>
 800a23c:	3c57      	subs	r4, #87	; 0x57
 800a23e:	e7db      	b.n	800a1f8 <_strtol_l.constprop.0+0x78>
 800a240:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800a244:	e7e6      	b.n	800a214 <_strtol_l.constprop.0+0x94>
 800a246:	f1bc 0f00 	cmp.w	ip, #0
 800a24a:	da05      	bge.n	800a258 <_strtol_l.constprop.0+0xd8>
 800a24c:	2322      	movs	r3, #34	; 0x22
 800a24e:	6003      	str	r3, [r0, #0]
 800a250:	4646      	mov	r6, r8
 800a252:	b942      	cbnz	r2, 800a266 <_strtol_l.constprop.0+0xe6>
 800a254:	4630      	mov	r0, r6
 800a256:	e79e      	b.n	800a196 <_strtol_l.constprop.0+0x16>
 800a258:	b107      	cbz	r7, 800a25c <_strtol_l.constprop.0+0xdc>
 800a25a:	4276      	negs	r6, r6
 800a25c:	2a00      	cmp	r2, #0
 800a25e:	d0f9      	beq.n	800a254 <_strtol_l.constprop.0+0xd4>
 800a260:	f1bc 0f00 	cmp.w	ip, #0
 800a264:	d000      	beq.n	800a268 <_strtol_l.constprop.0+0xe8>
 800a266:	1e69      	subs	r1, r5, #1
 800a268:	6011      	str	r1, [r2, #0]
 800a26a:	e7f3      	b.n	800a254 <_strtol_l.constprop.0+0xd4>
 800a26c:	2430      	movs	r4, #48	; 0x30
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d1b1      	bne.n	800a1d6 <_strtol_l.constprop.0+0x56>
 800a272:	2308      	movs	r3, #8
 800a274:	e7af      	b.n	800a1d6 <_strtol_l.constprop.0+0x56>
 800a276:	2c30      	cmp	r4, #48	; 0x30
 800a278:	d0a5      	beq.n	800a1c6 <_strtol_l.constprop.0+0x46>
 800a27a:	230a      	movs	r3, #10
 800a27c:	e7ab      	b.n	800a1d6 <_strtol_l.constprop.0+0x56>
 800a27e:	bf00      	nop
 800a280:	0800cff5 	.word	0x0800cff5

0800a284 <strtol>:
 800a284:	4613      	mov	r3, r2
 800a286:	460a      	mov	r2, r1
 800a288:	4601      	mov	r1, r0
 800a28a:	4802      	ldr	r0, [pc, #8]	; (800a294 <strtol+0x10>)
 800a28c:	6800      	ldr	r0, [r0, #0]
 800a28e:	f7ff bf77 	b.w	800a180 <_strtol_l.constprop.0>
 800a292:	bf00      	nop
 800a294:	2000041c 	.word	0x2000041c

0800a298 <_write_r>:
 800a298:	b538      	push	{r3, r4, r5, lr}
 800a29a:	4d07      	ldr	r5, [pc, #28]	; (800a2b8 <_write_r+0x20>)
 800a29c:	4604      	mov	r4, r0
 800a29e:	4608      	mov	r0, r1
 800a2a0:	4611      	mov	r1, r2
 800a2a2:	2200      	movs	r2, #0
 800a2a4:	602a      	str	r2, [r5, #0]
 800a2a6:	461a      	mov	r2, r3
 800a2a8:	f7f7 fe73 	bl	8001f92 <_write>
 800a2ac:	1c43      	adds	r3, r0, #1
 800a2ae:	d102      	bne.n	800a2b6 <_write_r+0x1e>
 800a2b0:	682b      	ldr	r3, [r5, #0]
 800a2b2:	b103      	cbz	r3, 800a2b6 <_write_r+0x1e>
 800a2b4:	6023      	str	r3, [r4, #0]
 800a2b6:	bd38      	pop	{r3, r4, r5, pc}
 800a2b8:	20005194 	.word	0x20005194

0800a2bc <_close_r>:
 800a2bc:	b538      	push	{r3, r4, r5, lr}
 800a2be:	4d06      	ldr	r5, [pc, #24]	; (800a2d8 <_close_r+0x1c>)
 800a2c0:	2300      	movs	r3, #0
 800a2c2:	4604      	mov	r4, r0
 800a2c4:	4608      	mov	r0, r1
 800a2c6:	602b      	str	r3, [r5, #0]
 800a2c8:	f7f7 fe7f 	bl	8001fca <_close>
 800a2cc:	1c43      	adds	r3, r0, #1
 800a2ce:	d102      	bne.n	800a2d6 <_close_r+0x1a>
 800a2d0:	682b      	ldr	r3, [r5, #0]
 800a2d2:	b103      	cbz	r3, 800a2d6 <_close_r+0x1a>
 800a2d4:	6023      	str	r3, [r4, #0]
 800a2d6:	bd38      	pop	{r3, r4, r5, pc}
 800a2d8:	20005194 	.word	0x20005194

0800a2dc <quorem>:
 800a2dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2e0:	6903      	ldr	r3, [r0, #16]
 800a2e2:	690c      	ldr	r4, [r1, #16]
 800a2e4:	42a3      	cmp	r3, r4
 800a2e6:	4607      	mov	r7, r0
 800a2e8:	f2c0 8081 	blt.w	800a3ee <quorem+0x112>
 800a2ec:	3c01      	subs	r4, #1
 800a2ee:	f101 0814 	add.w	r8, r1, #20
 800a2f2:	f100 0514 	add.w	r5, r0, #20
 800a2f6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a2fa:	9301      	str	r3, [sp, #4]
 800a2fc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a300:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a304:	3301      	adds	r3, #1
 800a306:	429a      	cmp	r2, r3
 800a308:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a30c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a310:	fbb2 f6f3 	udiv	r6, r2, r3
 800a314:	d331      	bcc.n	800a37a <quorem+0x9e>
 800a316:	f04f 0e00 	mov.w	lr, #0
 800a31a:	4640      	mov	r0, r8
 800a31c:	46ac      	mov	ip, r5
 800a31e:	46f2      	mov	sl, lr
 800a320:	f850 2b04 	ldr.w	r2, [r0], #4
 800a324:	b293      	uxth	r3, r2
 800a326:	fb06 e303 	mla	r3, r6, r3, lr
 800a32a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a32e:	b29b      	uxth	r3, r3
 800a330:	ebaa 0303 	sub.w	r3, sl, r3
 800a334:	f8dc a000 	ldr.w	sl, [ip]
 800a338:	0c12      	lsrs	r2, r2, #16
 800a33a:	fa13 f38a 	uxtah	r3, r3, sl
 800a33e:	fb06 e202 	mla	r2, r6, r2, lr
 800a342:	9300      	str	r3, [sp, #0]
 800a344:	9b00      	ldr	r3, [sp, #0]
 800a346:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a34a:	b292      	uxth	r2, r2
 800a34c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a350:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a354:	f8bd 3000 	ldrh.w	r3, [sp]
 800a358:	4581      	cmp	r9, r0
 800a35a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a35e:	f84c 3b04 	str.w	r3, [ip], #4
 800a362:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a366:	d2db      	bcs.n	800a320 <quorem+0x44>
 800a368:	f855 300b 	ldr.w	r3, [r5, fp]
 800a36c:	b92b      	cbnz	r3, 800a37a <quorem+0x9e>
 800a36e:	9b01      	ldr	r3, [sp, #4]
 800a370:	3b04      	subs	r3, #4
 800a372:	429d      	cmp	r5, r3
 800a374:	461a      	mov	r2, r3
 800a376:	d32e      	bcc.n	800a3d6 <quorem+0xfa>
 800a378:	613c      	str	r4, [r7, #16]
 800a37a:	4638      	mov	r0, r7
 800a37c:	f001 f990 	bl	800b6a0 <__mcmp>
 800a380:	2800      	cmp	r0, #0
 800a382:	db24      	blt.n	800a3ce <quorem+0xf2>
 800a384:	3601      	adds	r6, #1
 800a386:	4628      	mov	r0, r5
 800a388:	f04f 0c00 	mov.w	ip, #0
 800a38c:	f858 2b04 	ldr.w	r2, [r8], #4
 800a390:	f8d0 e000 	ldr.w	lr, [r0]
 800a394:	b293      	uxth	r3, r2
 800a396:	ebac 0303 	sub.w	r3, ip, r3
 800a39a:	0c12      	lsrs	r2, r2, #16
 800a39c:	fa13 f38e 	uxtah	r3, r3, lr
 800a3a0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a3a4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a3a8:	b29b      	uxth	r3, r3
 800a3aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a3ae:	45c1      	cmp	r9, r8
 800a3b0:	f840 3b04 	str.w	r3, [r0], #4
 800a3b4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a3b8:	d2e8      	bcs.n	800a38c <quorem+0xb0>
 800a3ba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a3be:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a3c2:	b922      	cbnz	r2, 800a3ce <quorem+0xf2>
 800a3c4:	3b04      	subs	r3, #4
 800a3c6:	429d      	cmp	r5, r3
 800a3c8:	461a      	mov	r2, r3
 800a3ca:	d30a      	bcc.n	800a3e2 <quorem+0x106>
 800a3cc:	613c      	str	r4, [r7, #16]
 800a3ce:	4630      	mov	r0, r6
 800a3d0:	b003      	add	sp, #12
 800a3d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3d6:	6812      	ldr	r2, [r2, #0]
 800a3d8:	3b04      	subs	r3, #4
 800a3da:	2a00      	cmp	r2, #0
 800a3dc:	d1cc      	bne.n	800a378 <quorem+0x9c>
 800a3de:	3c01      	subs	r4, #1
 800a3e0:	e7c7      	b.n	800a372 <quorem+0x96>
 800a3e2:	6812      	ldr	r2, [r2, #0]
 800a3e4:	3b04      	subs	r3, #4
 800a3e6:	2a00      	cmp	r2, #0
 800a3e8:	d1f0      	bne.n	800a3cc <quorem+0xf0>
 800a3ea:	3c01      	subs	r4, #1
 800a3ec:	e7eb      	b.n	800a3c6 <quorem+0xea>
 800a3ee:	2000      	movs	r0, #0
 800a3f0:	e7ee      	b.n	800a3d0 <quorem+0xf4>
 800a3f2:	0000      	movs	r0, r0
 800a3f4:	0000      	movs	r0, r0
	...

0800a3f8 <_dtoa_r>:
 800a3f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3fc:	ed2d 8b04 	vpush	{d8-d9}
 800a400:	ec57 6b10 	vmov	r6, r7, d0
 800a404:	b093      	sub	sp, #76	; 0x4c
 800a406:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a408:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a40c:	9106      	str	r1, [sp, #24]
 800a40e:	ee10 aa10 	vmov	sl, s0
 800a412:	4604      	mov	r4, r0
 800a414:	9209      	str	r2, [sp, #36]	; 0x24
 800a416:	930c      	str	r3, [sp, #48]	; 0x30
 800a418:	46bb      	mov	fp, r7
 800a41a:	b975      	cbnz	r5, 800a43a <_dtoa_r+0x42>
 800a41c:	2010      	movs	r0, #16
 800a41e:	f7ff f869 	bl	80094f4 <malloc>
 800a422:	4602      	mov	r2, r0
 800a424:	6260      	str	r0, [r4, #36]	; 0x24
 800a426:	b920      	cbnz	r0, 800a432 <_dtoa_r+0x3a>
 800a428:	4ba7      	ldr	r3, [pc, #668]	; (800a6c8 <_dtoa_r+0x2d0>)
 800a42a:	21ea      	movs	r1, #234	; 0xea
 800a42c:	48a7      	ldr	r0, [pc, #668]	; (800a6cc <_dtoa_r+0x2d4>)
 800a42e:	f001 fbbd 	bl	800bbac <__assert_func>
 800a432:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a436:	6005      	str	r5, [r0, #0]
 800a438:	60c5      	str	r5, [r0, #12]
 800a43a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a43c:	6819      	ldr	r1, [r3, #0]
 800a43e:	b151      	cbz	r1, 800a456 <_dtoa_r+0x5e>
 800a440:	685a      	ldr	r2, [r3, #4]
 800a442:	604a      	str	r2, [r1, #4]
 800a444:	2301      	movs	r3, #1
 800a446:	4093      	lsls	r3, r2
 800a448:	608b      	str	r3, [r1, #8]
 800a44a:	4620      	mov	r0, r4
 800a44c:	f000 fee6 	bl	800b21c <_Bfree>
 800a450:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a452:	2200      	movs	r2, #0
 800a454:	601a      	str	r2, [r3, #0]
 800a456:	1e3b      	subs	r3, r7, #0
 800a458:	bfaa      	itet	ge
 800a45a:	2300      	movge	r3, #0
 800a45c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800a460:	f8c8 3000 	strge.w	r3, [r8]
 800a464:	4b9a      	ldr	r3, [pc, #616]	; (800a6d0 <_dtoa_r+0x2d8>)
 800a466:	bfbc      	itt	lt
 800a468:	2201      	movlt	r2, #1
 800a46a:	f8c8 2000 	strlt.w	r2, [r8]
 800a46e:	ea33 030b 	bics.w	r3, r3, fp
 800a472:	d11b      	bne.n	800a4ac <_dtoa_r+0xb4>
 800a474:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a476:	f242 730f 	movw	r3, #9999	; 0x270f
 800a47a:	6013      	str	r3, [r2, #0]
 800a47c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a480:	4333      	orrs	r3, r6
 800a482:	f000 8592 	beq.w	800afaa <_dtoa_r+0xbb2>
 800a486:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a488:	b963      	cbnz	r3, 800a4a4 <_dtoa_r+0xac>
 800a48a:	4b92      	ldr	r3, [pc, #584]	; (800a6d4 <_dtoa_r+0x2dc>)
 800a48c:	e022      	b.n	800a4d4 <_dtoa_r+0xdc>
 800a48e:	4b92      	ldr	r3, [pc, #584]	; (800a6d8 <_dtoa_r+0x2e0>)
 800a490:	9301      	str	r3, [sp, #4]
 800a492:	3308      	adds	r3, #8
 800a494:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a496:	6013      	str	r3, [r2, #0]
 800a498:	9801      	ldr	r0, [sp, #4]
 800a49a:	b013      	add	sp, #76	; 0x4c
 800a49c:	ecbd 8b04 	vpop	{d8-d9}
 800a4a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4a4:	4b8b      	ldr	r3, [pc, #556]	; (800a6d4 <_dtoa_r+0x2dc>)
 800a4a6:	9301      	str	r3, [sp, #4]
 800a4a8:	3303      	adds	r3, #3
 800a4aa:	e7f3      	b.n	800a494 <_dtoa_r+0x9c>
 800a4ac:	2200      	movs	r2, #0
 800a4ae:	2300      	movs	r3, #0
 800a4b0:	4650      	mov	r0, sl
 800a4b2:	4659      	mov	r1, fp
 800a4b4:	f7f6 fb10 	bl	8000ad8 <__aeabi_dcmpeq>
 800a4b8:	ec4b ab19 	vmov	d9, sl, fp
 800a4bc:	4680      	mov	r8, r0
 800a4be:	b158      	cbz	r0, 800a4d8 <_dtoa_r+0xe0>
 800a4c0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a4c2:	2301      	movs	r3, #1
 800a4c4:	6013      	str	r3, [r2, #0]
 800a4c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	f000 856b 	beq.w	800afa4 <_dtoa_r+0xbac>
 800a4ce:	4883      	ldr	r0, [pc, #524]	; (800a6dc <_dtoa_r+0x2e4>)
 800a4d0:	6018      	str	r0, [r3, #0]
 800a4d2:	1e43      	subs	r3, r0, #1
 800a4d4:	9301      	str	r3, [sp, #4]
 800a4d6:	e7df      	b.n	800a498 <_dtoa_r+0xa0>
 800a4d8:	ec4b ab10 	vmov	d0, sl, fp
 800a4dc:	aa10      	add	r2, sp, #64	; 0x40
 800a4de:	a911      	add	r1, sp, #68	; 0x44
 800a4e0:	4620      	mov	r0, r4
 800a4e2:	f001 f983 	bl	800b7ec <__d2b>
 800a4e6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800a4ea:	ee08 0a10 	vmov	s16, r0
 800a4ee:	2d00      	cmp	r5, #0
 800a4f0:	f000 8084 	beq.w	800a5fc <_dtoa_r+0x204>
 800a4f4:	ee19 3a90 	vmov	r3, s19
 800a4f8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a4fc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a500:	4656      	mov	r6, sl
 800a502:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a506:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a50a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800a50e:	4b74      	ldr	r3, [pc, #464]	; (800a6e0 <_dtoa_r+0x2e8>)
 800a510:	2200      	movs	r2, #0
 800a512:	4630      	mov	r0, r6
 800a514:	4639      	mov	r1, r7
 800a516:	f7f5 febf 	bl	8000298 <__aeabi_dsub>
 800a51a:	a365      	add	r3, pc, #404	; (adr r3, 800a6b0 <_dtoa_r+0x2b8>)
 800a51c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a520:	f7f6 f872 	bl	8000608 <__aeabi_dmul>
 800a524:	a364      	add	r3, pc, #400	; (adr r3, 800a6b8 <_dtoa_r+0x2c0>)
 800a526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a52a:	f7f5 feb7 	bl	800029c <__adddf3>
 800a52e:	4606      	mov	r6, r0
 800a530:	4628      	mov	r0, r5
 800a532:	460f      	mov	r7, r1
 800a534:	f7f5 fffe 	bl	8000534 <__aeabi_i2d>
 800a538:	a361      	add	r3, pc, #388	; (adr r3, 800a6c0 <_dtoa_r+0x2c8>)
 800a53a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a53e:	f7f6 f863 	bl	8000608 <__aeabi_dmul>
 800a542:	4602      	mov	r2, r0
 800a544:	460b      	mov	r3, r1
 800a546:	4630      	mov	r0, r6
 800a548:	4639      	mov	r1, r7
 800a54a:	f7f5 fea7 	bl	800029c <__adddf3>
 800a54e:	4606      	mov	r6, r0
 800a550:	460f      	mov	r7, r1
 800a552:	f7f6 fb09 	bl	8000b68 <__aeabi_d2iz>
 800a556:	2200      	movs	r2, #0
 800a558:	9000      	str	r0, [sp, #0]
 800a55a:	2300      	movs	r3, #0
 800a55c:	4630      	mov	r0, r6
 800a55e:	4639      	mov	r1, r7
 800a560:	f7f6 fac4 	bl	8000aec <__aeabi_dcmplt>
 800a564:	b150      	cbz	r0, 800a57c <_dtoa_r+0x184>
 800a566:	9800      	ldr	r0, [sp, #0]
 800a568:	f7f5 ffe4 	bl	8000534 <__aeabi_i2d>
 800a56c:	4632      	mov	r2, r6
 800a56e:	463b      	mov	r3, r7
 800a570:	f7f6 fab2 	bl	8000ad8 <__aeabi_dcmpeq>
 800a574:	b910      	cbnz	r0, 800a57c <_dtoa_r+0x184>
 800a576:	9b00      	ldr	r3, [sp, #0]
 800a578:	3b01      	subs	r3, #1
 800a57a:	9300      	str	r3, [sp, #0]
 800a57c:	9b00      	ldr	r3, [sp, #0]
 800a57e:	2b16      	cmp	r3, #22
 800a580:	d85a      	bhi.n	800a638 <_dtoa_r+0x240>
 800a582:	9a00      	ldr	r2, [sp, #0]
 800a584:	4b57      	ldr	r3, [pc, #348]	; (800a6e4 <_dtoa_r+0x2ec>)
 800a586:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a58a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a58e:	ec51 0b19 	vmov	r0, r1, d9
 800a592:	f7f6 faab 	bl	8000aec <__aeabi_dcmplt>
 800a596:	2800      	cmp	r0, #0
 800a598:	d050      	beq.n	800a63c <_dtoa_r+0x244>
 800a59a:	9b00      	ldr	r3, [sp, #0]
 800a59c:	3b01      	subs	r3, #1
 800a59e:	9300      	str	r3, [sp, #0]
 800a5a0:	2300      	movs	r3, #0
 800a5a2:	930b      	str	r3, [sp, #44]	; 0x2c
 800a5a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a5a6:	1b5d      	subs	r5, r3, r5
 800a5a8:	1e6b      	subs	r3, r5, #1
 800a5aa:	9305      	str	r3, [sp, #20]
 800a5ac:	bf45      	ittet	mi
 800a5ae:	f1c5 0301 	rsbmi	r3, r5, #1
 800a5b2:	9304      	strmi	r3, [sp, #16]
 800a5b4:	2300      	movpl	r3, #0
 800a5b6:	2300      	movmi	r3, #0
 800a5b8:	bf4c      	ite	mi
 800a5ba:	9305      	strmi	r3, [sp, #20]
 800a5bc:	9304      	strpl	r3, [sp, #16]
 800a5be:	9b00      	ldr	r3, [sp, #0]
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	db3d      	blt.n	800a640 <_dtoa_r+0x248>
 800a5c4:	9b05      	ldr	r3, [sp, #20]
 800a5c6:	9a00      	ldr	r2, [sp, #0]
 800a5c8:	920a      	str	r2, [sp, #40]	; 0x28
 800a5ca:	4413      	add	r3, r2
 800a5cc:	9305      	str	r3, [sp, #20]
 800a5ce:	2300      	movs	r3, #0
 800a5d0:	9307      	str	r3, [sp, #28]
 800a5d2:	9b06      	ldr	r3, [sp, #24]
 800a5d4:	2b09      	cmp	r3, #9
 800a5d6:	f200 8089 	bhi.w	800a6ec <_dtoa_r+0x2f4>
 800a5da:	2b05      	cmp	r3, #5
 800a5dc:	bfc4      	itt	gt
 800a5de:	3b04      	subgt	r3, #4
 800a5e0:	9306      	strgt	r3, [sp, #24]
 800a5e2:	9b06      	ldr	r3, [sp, #24]
 800a5e4:	f1a3 0302 	sub.w	r3, r3, #2
 800a5e8:	bfcc      	ite	gt
 800a5ea:	2500      	movgt	r5, #0
 800a5ec:	2501      	movle	r5, #1
 800a5ee:	2b03      	cmp	r3, #3
 800a5f0:	f200 8087 	bhi.w	800a702 <_dtoa_r+0x30a>
 800a5f4:	e8df f003 	tbb	[pc, r3]
 800a5f8:	59383a2d 	.word	0x59383a2d
 800a5fc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a600:	441d      	add	r5, r3
 800a602:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a606:	2b20      	cmp	r3, #32
 800a608:	bfc1      	itttt	gt
 800a60a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a60e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a612:	fa0b f303 	lslgt.w	r3, fp, r3
 800a616:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a61a:	bfda      	itte	le
 800a61c:	f1c3 0320 	rsble	r3, r3, #32
 800a620:	fa06 f003 	lslle.w	r0, r6, r3
 800a624:	4318      	orrgt	r0, r3
 800a626:	f7f5 ff75 	bl	8000514 <__aeabi_ui2d>
 800a62a:	2301      	movs	r3, #1
 800a62c:	4606      	mov	r6, r0
 800a62e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a632:	3d01      	subs	r5, #1
 800a634:	930e      	str	r3, [sp, #56]	; 0x38
 800a636:	e76a      	b.n	800a50e <_dtoa_r+0x116>
 800a638:	2301      	movs	r3, #1
 800a63a:	e7b2      	b.n	800a5a2 <_dtoa_r+0x1aa>
 800a63c:	900b      	str	r0, [sp, #44]	; 0x2c
 800a63e:	e7b1      	b.n	800a5a4 <_dtoa_r+0x1ac>
 800a640:	9b04      	ldr	r3, [sp, #16]
 800a642:	9a00      	ldr	r2, [sp, #0]
 800a644:	1a9b      	subs	r3, r3, r2
 800a646:	9304      	str	r3, [sp, #16]
 800a648:	4253      	negs	r3, r2
 800a64a:	9307      	str	r3, [sp, #28]
 800a64c:	2300      	movs	r3, #0
 800a64e:	930a      	str	r3, [sp, #40]	; 0x28
 800a650:	e7bf      	b.n	800a5d2 <_dtoa_r+0x1da>
 800a652:	2300      	movs	r3, #0
 800a654:	9308      	str	r3, [sp, #32]
 800a656:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a658:	2b00      	cmp	r3, #0
 800a65a:	dc55      	bgt.n	800a708 <_dtoa_r+0x310>
 800a65c:	2301      	movs	r3, #1
 800a65e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a662:	461a      	mov	r2, r3
 800a664:	9209      	str	r2, [sp, #36]	; 0x24
 800a666:	e00c      	b.n	800a682 <_dtoa_r+0x28a>
 800a668:	2301      	movs	r3, #1
 800a66a:	e7f3      	b.n	800a654 <_dtoa_r+0x25c>
 800a66c:	2300      	movs	r3, #0
 800a66e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a670:	9308      	str	r3, [sp, #32]
 800a672:	9b00      	ldr	r3, [sp, #0]
 800a674:	4413      	add	r3, r2
 800a676:	9302      	str	r3, [sp, #8]
 800a678:	3301      	adds	r3, #1
 800a67a:	2b01      	cmp	r3, #1
 800a67c:	9303      	str	r3, [sp, #12]
 800a67e:	bfb8      	it	lt
 800a680:	2301      	movlt	r3, #1
 800a682:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a684:	2200      	movs	r2, #0
 800a686:	6042      	str	r2, [r0, #4]
 800a688:	2204      	movs	r2, #4
 800a68a:	f102 0614 	add.w	r6, r2, #20
 800a68e:	429e      	cmp	r6, r3
 800a690:	6841      	ldr	r1, [r0, #4]
 800a692:	d93d      	bls.n	800a710 <_dtoa_r+0x318>
 800a694:	4620      	mov	r0, r4
 800a696:	f000 fd81 	bl	800b19c <_Balloc>
 800a69a:	9001      	str	r0, [sp, #4]
 800a69c:	2800      	cmp	r0, #0
 800a69e:	d13b      	bne.n	800a718 <_dtoa_r+0x320>
 800a6a0:	4b11      	ldr	r3, [pc, #68]	; (800a6e8 <_dtoa_r+0x2f0>)
 800a6a2:	4602      	mov	r2, r0
 800a6a4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a6a8:	e6c0      	b.n	800a42c <_dtoa_r+0x34>
 800a6aa:	2301      	movs	r3, #1
 800a6ac:	e7df      	b.n	800a66e <_dtoa_r+0x276>
 800a6ae:	bf00      	nop
 800a6b0:	636f4361 	.word	0x636f4361
 800a6b4:	3fd287a7 	.word	0x3fd287a7
 800a6b8:	8b60c8b3 	.word	0x8b60c8b3
 800a6bc:	3fc68a28 	.word	0x3fc68a28
 800a6c0:	509f79fb 	.word	0x509f79fb
 800a6c4:	3fd34413 	.word	0x3fd34413
 800a6c8:	0800d102 	.word	0x0800d102
 800a6cc:	0800d119 	.word	0x0800d119
 800a6d0:	7ff00000 	.word	0x7ff00000
 800a6d4:	0800d0fe 	.word	0x0800d0fe
 800a6d8:	0800d0f5 	.word	0x0800d0f5
 800a6dc:	0800cfd1 	.word	0x0800cfd1
 800a6e0:	3ff80000 	.word	0x3ff80000
 800a6e4:	0800d210 	.word	0x0800d210
 800a6e8:	0800d174 	.word	0x0800d174
 800a6ec:	2501      	movs	r5, #1
 800a6ee:	2300      	movs	r3, #0
 800a6f0:	9306      	str	r3, [sp, #24]
 800a6f2:	9508      	str	r5, [sp, #32]
 800a6f4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a6f8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a6fc:	2200      	movs	r2, #0
 800a6fe:	2312      	movs	r3, #18
 800a700:	e7b0      	b.n	800a664 <_dtoa_r+0x26c>
 800a702:	2301      	movs	r3, #1
 800a704:	9308      	str	r3, [sp, #32]
 800a706:	e7f5      	b.n	800a6f4 <_dtoa_r+0x2fc>
 800a708:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a70a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a70e:	e7b8      	b.n	800a682 <_dtoa_r+0x28a>
 800a710:	3101      	adds	r1, #1
 800a712:	6041      	str	r1, [r0, #4]
 800a714:	0052      	lsls	r2, r2, #1
 800a716:	e7b8      	b.n	800a68a <_dtoa_r+0x292>
 800a718:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a71a:	9a01      	ldr	r2, [sp, #4]
 800a71c:	601a      	str	r2, [r3, #0]
 800a71e:	9b03      	ldr	r3, [sp, #12]
 800a720:	2b0e      	cmp	r3, #14
 800a722:	f200 809d 	bhi.w	800a860 <_dtoa_r+0x468>
 800a726:	2d00      	cmp	r5, #0
 800a728:	f000 809a 	beq.w	800a860 <_dtoa_r+0x468>
 800a72c:	9b00      	ldr	r3, [sp, #0]
 800a72e:	2b00      	cmp	r3, #0
 800a730:	dd32      	ble.n	800a798 <_dtoa_r+0x3a0>
 800a732:	4ab7      	ldr	r2, [pc, #732]	; (800aa10 <_dtoa_r+0x618>)
 800a734:	f003 030f 	and.w	r3, r3, #15
 800a738:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a73c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a740:	9b00      	ldr	r3, [sp, #0]
 800a742:	05d8      	lsls	r0, r3, #23
 800a744:	ea4f 1723 	mov.w	r7, r3, asr #4
 800a748:	d516      	bpl.n	800a778 <_dtoa_r+0x380>
 800a74a:	4bb2      	ldr	r3, [pc, #712]	; (800aa14 <_dtoa_r+0x61c>)
 800a74c:	ec51 0b19 	vmov	r0, r1, d9
 800a750:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a754:	f7f6 f882 	bl	800085c <__aeabi_ddiv>
 800a758:	f007 070f 	and.w	r7, r7, #15
 800a75c:	4682      	mov	sl, r0
 800a75e:	468b      	mov	fp, r1
 800a760:	2503      	movs	r5, #3
 800a762:	4eac      	ldr	r6, [pc, #688]	; (800aa14 <_dtoa_r+0x61c>)
 800a764:	b957      	cbnz	r7, 800a77c <_dtoa_r+0x384>
 800a766:	4642      	mov	r2, r8
 800a768:	464b      	mov	r3, r9
 800a76a:	4650      	mov	r0, sl
 800a76c:	4659      	mov	r1, fp
 800a76e:	f7f6 f875 	bl	800085c <__aeabi_ddiv>
 800a772:	4682      	mov	sl, r0
 800a774:	468b      	mov	fp, r1
 800a776:	e028      	b.n	800a7ca <_dtoa_r+0x3d2>
 800a778:	2502      	movs	r5, #2
 800a77a:	e7f2      	b.n	800a762 <_dtoa_r+0x36a>
 800a77c:	07f9      	lsls	r1, r7, #31
 800a77e:	d508      	bpl.n	800a792 <_dtoa_r+0x39a>
 800a780:	4640      	mov	r0, r8
 800a782:	4649      	mov	r1, r9
 800a784:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a788:	f7f5 ff3e 	bl	8000608 <__aeabi_dmul>
 800a78c:	3501      	adds	r5, #1
 800a78e:	4680      	mov	r8, r0
 800a790:	4689      	mov	r9, r1
 800a792:	107f      	asrs	r7, r7, #1
 800a794:	3608      	adds	r6, #8
 800a796:	e7e5      	b.n	800a764 <_dtoa_r+0x36c>
 800a798:	f000 809b 	beq.w	800a8d2 <_dtoa_r+0x4da>
 800a79c:	9b00      	ldr	r3, [sp, #0]
 800a79e:	4f9d      	ldr	r7, [pc, #628]	; (800aa14 <_dtoa_r+0x61c>)
 800a7a0:	425e      	negs	r6, r3
 800a7a2:	4b9b      	ldr	r3, [pc, #620]	; (800aa10 <_dtoa_r+0x618>)
 800a7a4:	f006 020f 	and.w	r2, r6, #15
 800a7a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a7ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7b0:	ec51 0b19 	vmov	r0, r1, d9
 800a7b4:	f7f5 ff28 	bl	8000608 <__aeabi_dmul>
 800a7b8:	1136      	asrs	r6, r6, #4
 800a7ba:	4682      	mov	sl, r0
 800a7bc:	468b      	mov	fp, r1
 800a7be:	2300      	movs	r3, #0
 800a7c0:	2502      	movs	r5, #2
 800a7c2:	2e00      	cmp	r6, #0
 800a7c4:	d17a      	bne.n	800a8bc <_dtoa_r+0x4c4>
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d1d3      	bne.n	800a772 <_dtoa_r+0x37a>
 800a7ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	f000 8082 	beq.w	800a8d6 <_dtoa_r+0x4de>
 800a7d2:	4b91      	ldr	r3, [pc, #580]	; (800aa18 <_dtoa_r+0x620>)
 800a7d4:	2200      	movs	r2, #0
 800a7d6:	4650      	mov	r0, sl
 800a7d8:	4659      	mov	r1, fp
 800a7da:	f7f6 f987 	bl	8000aec <__aeabi_dcmplt>
 800a7de:	2800      	cmp	r0, #0
 800a7e0:	d079      	beq.n	800a8d6 <_dtoa_r+0x4de>
 800a7e2:	9b03      	ldr	r3, [sp, #12]
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d076      	beq.n	800a8d6 <_dtoa_r+0x4de>
 800a7e8:	9b02      	ldr	r3, [sp, #8]
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	dd36      	ble.n	800a85c <_dtoa_r+0x464>
 800a7ee:	9b00      	ldr	r3, [sp, #0]
 800a7f0:	4650      	mov	r0, sl
 800a7f2:	4659      	mov	r1, fp
 800a7f4:	1e5f      	subs	r7, r3, #1
 800a7f6:	2200      	movs	r2, #0
 800a7f8:	4b88      	ldr	r3, [pc, #544]	; (800aa1c <_dtoa_r+0x624>)
 800a7fa:	f7f5 ff05 	bl	8000608 <__aeabi_dmul>
 800a7fe:	9e02      	ldr	r6, [sp, #8]
 800a800:	4682      	mov	sl, r0
 800a802:	468b      	mov	fp, r1
 800a804:	3501      	adds	r5, #1
 800a806:	4628      	mov	r0, r5
 800a808:	f7f5 fe94 	bl	8000534 <__aeabi_i2d>
 800a80c:	4652      	mov	r2, sl
 800a80e:	465b      	mov	r3, fp
 800a810:	f7f5 fefa 	bl	8000608 <__aeabi_dmul>
 800a814:	4b82      	ldr	r3, [pc, #520]	; (800aa20 <_dtoa_r+0x628>)
 800a816:	2200      	movs	r2, #0
 800a818:	f7f5 fd40 	bl	800029c <__adddf3>
 800a81c:	46d0      	mov	r8, sl
 800a81e:	46d9      	mov	r9, fp
 800a820:	4682      	mov	sl, r0
 800a822:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800a826:	2e00      	cmp	r6, #0
 800a828:	d158      	bne.n	800a8dc <_dtoa_r+0x4e4>
 800a82a:	4b7e      	ldr	r3, [pc, #504]	; (800aa24 <_dtoa_r+0x62c>)
 800a82c:	2200      	movs	r2, #0
 800a82e:	4640      	mov	r0, r8
 800a830:	4649      	mov	r1, r9
 800a832:	f7f5 fd31 	bl	8000298 <__aeabi_dsub>
 800a836:	4652      	mov	r2, sl
 800a838:	465b      	mov	r3, fp
 800a83a:	4680      	mov	r8, r0
 800a83c:	4689      	mov	r9, r1
 800a83e:	f7f6 f973 	bl	8000b28 <__aeabi_dcmpgt>
 800a842:	2800      	cmp	r0, #0
 800a844:	f040 8295 	bne.w	800ad72 <_dtoa_r+0x97a>
 800a848:	4652      	mov	r2, sl
 800a84a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a84e:	4640      	mov	r0, r8
 800a850:	4649      	mov	r1, r9
 800a852:	f7f6 f94b 	bl	8000aec <__aeabi_dcmplt>
 800a856:	2800      	cmp	r0, #0
 800a858:	f040 8289 	bne.w	800ad6e <_dtoa_r+0x976>
 800a85c:	ec5b ab19 	vmov	sl, fp, d9
 800a860:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a862:	2b00      	cmp	r3, #0
 800a864:	f2c0 8148 	blt.w	800aaf8 <_dtoa_r+0x700>
 800a868:	9a00      	ldr	r2, [sp, #0]
 800a86a:	2a0e      	cmp	r2, #14
 800a86c:	f300 8144 	bgt.w	800aaf8 <_dtoa_r+0x700>
 800a870:	4b67      	ldr	r3, [pc, #412]	; (800aa10 <_dtoa_r+0x618>)
 800a872:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a876:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a87a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	f280 80d5 	bge.w	800aa2c <_dtoa_r+0x634>
 800a882:	9b03      	ldr	r3, [sp, #12]
 800a884:	2b00      	cmp	r3, #0
 800a886:	f300 80d1 	bgt.w	800aa2c <_dtoa_r+0x634>
 800a88a:	f040 826f 	bne.w	800ad6c <_dtoa_r+0x974>
 800a88e:	4b65      	ldr	r3, [pc, #404]	; (800aa24 <_dtoa_r+0x62c>)
 800a890:	2200      	movs	r2, #0
 800a892:	4640      	mov	r0, r8
 800a894:	4649      	mov	r1, r9
 800a896:	f7f5 feb7 	bl	8000608 <__aeabi_dmul>
 800a89a:	4652      	mov	r2, sl
 800a89c:	465b      	mov	r3, fp
 800a89e:	f7f6 f939 	bl	8000b14 <__aeabi_dcmpge>
 800a8a2:	9e03      	ldr	r6, [sp, #12]
 800a8a4:	4637      	mov	r7, r6
 800a8a6:	2800      	cmp	r0, #0
 800a8a8:	f040 8245 	bne.w	800ad36 <_dtoa_r+0x93e>
 800a8ac:	9d01      	ldr	r5, [sp, #4]
 800a8ae:	2331      	movs	r3, #49	; 0x31
 800a8b0:	f805 3b01 	strb.w	r3, [r5], #1
 800a8b4:	9b00      	ldr	r3, [sp, #0]
 800a8b6:	3301      	adds	r3, #1
 800a8b8:	9300      	str	r3, [sp, #0]
 800a8ba:	e240      	b.n	800ad3e <_dtoa_r+0x946>
 800a8bc:	07f2      	lsls	r2, r6, #31
 800a8be:	d505      	bpl.n	800a8cc <_dtoa_r+0x4d4>
 800a8c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a8c4:	f7f5 fea0 	bl	8000608 <__aeabi_dmul>
 800a8c8:	3501      	adds	r5, #1
 800a8ca:	2301      	movs	r3, #1
 800a8cc:	1076      	asrs	r6, r6, #1
 800a8ce:	3708      	adds	r7, #8
 800a8d0:	e777      	b.n	800a7c2 <_dtoa_r+0x3ca>
 800a8d2:	2502      	movs	r5, #2
 800a8d4:	e779      	b.n	800a7ca <_dtoa_r+0x3d2>
 800a8d6:	9f00      	ldr	r7, [sp, #0]
 800a8d8:	9e03      	ldr	r6, [sp, #12]
 800a8da:	e794      	b.n	800a806 <_dtoa_r+0x40e>
 800a8dc:	9901      	ldr	r1, [sp, #4]
 800a8de:	4b4c      	ldr	r3, [pc, #304]	; (800aa10 <_dtoa_r+0x618>)
 800a8e0:	4431      	add	r1, r6
 800a8e2:	910d      	str	r1, [sp, #52]	; 0x34
 800a8e4:	9908      	ldr	r1, [sp, #32]
 800a8e6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a8ea:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a8ee:	2900      	cmp	r1, #0
 800a8f0:	d043      	beq.n	800a97a <_dtoa_r+0x582>
 800a8f2:	494d      	ldr	r1, [pc, #308]	; (800aa28 <_dtoa_r+0x630>)
 800a8f4:	2000      	movs	r0, #0
 800a8f6:	f7f5 ffb1 	bl	800085c <__aeabi_ddiv>
 800a8fa:	4652      	mov	r2, sl
 800a8fc:	465b      	mov	r3, fp
 800a8fe:	f7f5 fccb 	bl	8000298 <__aeabi_dsub>
 800a902:	9d01      	ldr	r5, [sp, #4]
 800a904:	4682      	mov	sl, r0
 800a906:	468b      	mov	fp, r1
 800a908:	4649      	mov	r1, r9
 800a90a:	4640      	mov	r0, r8
 800a90c:	f7f6 f92c 	bl	8000b68 <__aeabi_d2iz>
 800a910:	4606      	mov	r6, r0
 800a912:	f7f5 fe0f 	bl	8000534 <__aeabi_i2d>
 800a916:	4602      	mov	r2, r0
 800a918:	460b      	mov	r3, r1
 800a91a:	4640      	mov	r0, r8
 800a91c:	4649      	mov	r1, r9
 800a91e:	f7f5 fcbb 	bl	8000298 <__aeabi_dsub>
 800a922:	3630      	adds	r6, #48	; 0x30
 800a924:	f805 6b01 	strb.w	r6, [r5], #1
 800a928:	4652      	mov	r2, sl
 800a92a:	465b      	mov	r3, fp
 800a92c:	4680      	mov	r8, r0
 800a92e:	4689      	mov	r9, r1
 800a930:	f7f6 f8dc 	bl	8000aec <__aeabi_dcmplt>
 800a934:	2800      	cmp	r0, #0
 800a936:	d163      	bne.n	800aa00 <_dtoa_r+0x608>
 800a938:	4642      	mov	r2, r8
 800a93a:	464b      	mov	r3, r9
 800a93c:	4936      	ldr	r1, [pc, #216]	; (800aa18 <_dtoa_r+0x620>)
 800a93e:	2000      	movs	r0, #0
 800a940:	f7f5 fcaa 	bl	8000298 <__aeabi_dsub>
 800a944:	4652      	mov	r2, sl
 800a946:	465b      	mov	r3, fp
 800a948:	f7f6 f8d0 	bl	8000aec <__aeabi_dcmplt>
 800a94c:	2800      	cmp	r0, #0
 800a94e:	f040 80b5 	bne.w	800aabc <_dtoa_r+0x6c4>
 800a952:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a954:	429d      	cmp	r5, r3
 800a956:	d081      	beq.n	800a85c <_dtoa_r+0x464>
 800a958:	4b30      	ldr	r3, [pc, #192]	; (800aa1c <_dtoa_r+0x624>)
 800a95a:	2200      	movs	r2, #0
 800a95c:	4650      	mov	r0, sl
 800a95e:	4659      	mov	r1, fp
 800a960:	f7f5 fe52 	bl	8000608 <__aeabi_dmul>
 800a964:	4b2d      	ldr	r3, [pc, #180]	; (800aa1c <_dtoa_r+0x624>)
 800a966:	4682      	mov	sl, r0
 800a968:	468b      	mov	fp, r1
 800a96a:	4640      	mov	r0, r8
 800a96c:	4649      	mov	r1, r9
 800a96e:	2200      	movs	r2, #0
 800a970:	f7f5 fe4a 	bl	8000608 <__aeabi_dmul>
 800a974:	4680      	mov	r8, r0
 800a976:	4689      	mov	r9, r1
 800a978:	e7c6      	b.n	800a908 <_dtoa_r+0x510>
 800a97a:	4650      	mov	r0, sl
 800a97c:	4659      	mov	r1, fp
 800a97e:	f7f5 fe43 	bl	8000608 <__aeabi_dmul>
 800a982:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a984:	9d01      	ldr	r5, [sp, #4]
 800a986:	930f      	str	r3, [sp, #60]	; 0x3c
 800a988:	4682      	mov	sl, r0
 800a98a:	468b      	mov	fp, r1
 800a98c:	4649      	mov	r1, r9
 800a98e:	4640      	mov	r0, r8
 800a990:	f7f6 f8ea 	bl	8000b68 <__aeabi_d2iz>
 800a994:	4606      	mov	r6, r0
 800a996:	f7f5 fdcd 	bl	8000534 <__aeabi_i2d>
 800a99a:	3630      	adds	r6, #48	; 0x30
 800a99c:	4602      	mov	r2, r0
 800a99e:	460b      	mov	r3, r1
 800a9a0:	4640      	mov	r0, r8
 800a9a2:	4649      	mov	r1, r9
 800a9a4:	f7f5 fc78 	bl	8000298 <__aeabi_dsub>
 800a9a8:	f805 6b01 	strb.w	r6, [r5], #1
 800a9ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a9ae:	429d      	cmp	r5, r3
 800a9b0:	4680      	mov	r8, r0
 800a9b2:	4689      	mov	r9, r1
 800a9b4:	f04f 0200 	mov.w	r2, #0
 800a9b8:	d124      	bne.n	800aa04 <_dtoa_r+0x60c>
 800a9ba:	4b1b      	ldr	r3, [pc, #108]	; (800aa28 <_dtoa_r+0x630>)
 800a9bc:	4650      	mov	r0, sl
 800a9be:	4659      	mov	r1, fp
 800a9c0:	f7f5 fc6c 	bl	800029c <__adddf3>
 800a9c4:	4602      	mov	r2, r0
 800a9c6:	460b      	mov	r3, r1
 800a9c8:	4640      	mov	r0, r8
 800a9ca:	4649      	mov	r1, r9
 800a9cc:	f7f6 f8ac 	bl	8000b28 <__aeabi_dcmpgt>
 800a9d0:	2800      	cmp	r0, #0
 800a9d2:	d173      	bne.n	800aabc <_dtoa_r+0x6c4>
 800a9d4:	4652      	mov	r2, sl
 800a9d6:	465b      	mov	r3, fp
 800a9d8:	4913      	ldr	r1, [pc, #76]	; (800aa28 <_dtoa_r+0x630>)
 800a9da:	2000      	movs	r0, #0
 800a9dc:	f7f5 fc5c 	bl	8000298 <__aeabi_dsub>
 800a9e0:	4602      	mov	r2, r0
 800a9e2:	460b      	mov	r3, r1
 800a9e4:	4640      	mov	r0, r8
 800a9e6:	4649      	mov	r1, r9
 800a9e8:	f7f6 f880 	bl	8000aec <__aeabi_dcmplt>
 800a9ec:	2800      	cmp	r0, #0
 800a9ee:	f43f af35 	beq.w	800a85c <_dtoa_r+0x464>
 800a9f2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a9f4:	1e6b      	subs	r3, r5, #1
 800a9f6:	930f      	str	r3, [sp, #60]	; 0x3c
 800a9f8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a9fc:	2b30      	cmp	r3, #48	; 0x30
 800a9fe:	d0f8      	beq.n	800a9f2 <_dtoa_r+0x5fa>
 800aa00:	9700      	str	r7, [sp, #0]
 800aa02:	e049      	b.n	800aa98 <_dtoa_r+0x6a0>
 800aa04:	4b05      	ldr	r3, [pc, #20]	; (800aa1c <_dtoa_r+0x624>)
 800aa06:	f7f5 fdff 	bl	8000608 <__aeabi_dmul>
 800aa0a:	4680      	mov	r8, r0
 800aa0c:	4689      	mov	r9, r1
 800aa0e:	e7bd      	b.n	800a98c <_dtoa_r+0x594>
 800aa10:	0800d210 	.word	0x0800d210
 800aa14:	0800d1e8 	.word	0x0800d1e8
 800aa18:	3ff00000 	.word	0x3ff00000
 800aa1c:	40240000 	.word	0x40240000
 800aa20:	401c0000 	.word	0x401c0000
 800aa24:	40140000 	.word	0x40140000
 800aa28:	3fe00000 	.word	0x3fe00000
 800aa2c:	9d01      	ldr	r5, [sp, #4]
 800aa2e:	4656      	mov	r6, sl
 800aa30:	465f      	mov	r7, fp
 800aa32:	4642      	mov	r2, r8
 800aa34:	464b      	mov	r3, r9
 800aa36:	4630      	mov	r0, r6
 800aa38:	4639      	mov	r1, r7
 800aa3a:	f7f5 ff0f 	bl	800085c <__aeabi_ddiv>
 800aa3e:	f7f6 f893 	bl	8000b68 <__aeabi_d2iz>
 800aa42:	4682      	mov	sl, r0
 800aa44:	f7f5 fd76 	bl	8000534 <__aeabi_i2d>
 800aa48:	4642      	mov	r2, r8
 800aa4a:	464b      	mov	r3, r9
 800aa4c:	f7f5 fddc 	bl	8000608 <__aeabi_dmul>
 800aa50:	4602      	mov	r2, r0
 800aa52:	460b      	mov	r3, r1
 800aa54:	4630      	mov	r0, r6
 800aa56:	4639      	mov	r1, r7
 800aa58:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800aa5c:	f7f5 fc1c 	bl	8000298 <__aeabi_dsub>
 800aa60:	f805 6b01 	strb.w	r6, [r5], #1
 800aa64:	9e01      	ldr	r6, [sp, #4]
 800aa66:	9f03      	ldr	r7, [sp, #12]
 800aa68:	1bae      	subs	r6, r5, r6
 800aa6a:	42b7      	cmp	r7, r6
 800aa6c:	4602      	mov	r2, r0
 800aa6e:	460b      	mov	r3, r1
 800aa70:	d135      	bne.n	800aade <_dtoa_r+0x6e6>
 800aa72:	f7f5 fc13 	bl	800029c <__adddf3>
 800aa76:	4642      	mov	r2, r8
 800aa78:	464b      	mov	r3, r9
 800aa7a:	4606      	mov	r6, r0
 800aa7c:	460f      	mov	r7, r1
 800aa7e:	f7f6 f853 	bl	8000b28 <__aeabi_dcmpgt>
 800aa82:	b9d0      	cbnz	r0, 800aaba <_dtoa_r+0x6c2>
 800aa84:	4642      	mov	r2, r8
 800aa86:	464b      	mov	r3, r9
 800aa88:	4630      	mov	r0, r6
 800aa8a:	4639      	mov	r1, r7
 800aa8c:	f7f6 f824 	bl	8000ad8 <__aeabi_dcmpeq>
 800aa90:	b110      	cbz	r0, 800aa98 <_dtoa_r+0x6a0>
 800aa92:	f01a 0f01 	tst.w	sl, #1
 800aa96:	d110      	bne.n	800aaba <_dtoa_r+0x6c2>
 800aa98:	4620      	mov	r0, r4
 800aa9a:	ee18 1a10 	vmov	r1, s16
 800aa9e:	f000 fbbd 	bl	800b21c <_Bfree>
 800aaa2:	2300      	movs	r3, #0
 800aaa4:	9800      	ldr	r0, [sp, #0]
 800aaa6:	702b      	strb	r3, [r5, #0]
 800aaa8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aaaa:	3001      	adds	r0, #1
 800aaac:	6018      	str	r0, [r3, #0]
 800aaae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	f43f acf1 	beq.w	800a498 <_dtoa_r+0xa0>
 800aab6:	601d      	str	r5, [r3, #0]
 800aab8:	e4ee      	b.n	800a498 <_dtoa_r+0xa0>
 800aaba:	9f00      	ldr	r7, [sp, #0]
 800aabc:	462b      	mov	r3, r5
 800aabe:	461d      	mov	r5, r3
 800aac0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800aac4:	2a39      	cmp	r2, #57	; 0x39
 800aac6:	d106      	bne.n	800aad6 <_dtoa_r+0x6de>
 800aac8:	9a01      	ldr	r2, [sp, #4]
 800aaca:	429a      	cmp	r2, r3
 800aacc:	d1f7      	bne.n	800aabe <_dtoa_r+0x6c6>
 800aace:	9901      	ldr	r1, [sp, #4]
 800aad0:	2230      	movs	r2, #48	; 0x30
 800aad2:	3701      	adds	r7, #1
 800aad4:	700a      	strb	r2, [r1, #0]
 800aad6:	781a      	ldrb	r2, [r3, #0]
 800aad8:	3201      	adds	r2, #1
 800aada:	701a      	strb	r2, [r3, #0]
 800aadc:	e790      	b.n	800aa00 <_dtoa_r+0x608>
 800aade:	4ba6      	ldr	r3, [pc, #664]	; (800ad78 <_dtoa_r+0x980>)
 800aae0:	2200      	movs	r2, #0
 800aae2:	f7f5 fd91 	bl	8000608 <__aeabi_dmul>
 800aae6:	2200      	movs	r2, #0
 800aae8:	2300      	movs	r3, #0
 800aaea:	4606      	mov	r6, r0
 800aaec:	460f      	mov	r7, r1
 800aaee:	f7f5 fff3 	bl	8000ad8 <__aeabi_dcmpeq>
 800aaf2:	2800      	cmp	r0, #0
 800aaf4:	d09d      	beq.n	800aa32 <_dtoa_r+0x63a>
 800aaf6:	e7cf      	b.n	800aa98 <_dtoa_r+0x6a0>
 800aaf8:	9a08      	ldr	r2, [sp, #32]
 800aafa:	2a00      	cmp	r2, #0
 800aafc:	f000 80d7 	beq.w	800acae <_dtoa_r+0x8b6>
 800ab00:	9a06      	ldr	r2, [sp, #24]
 800ab02:	2a01      	cmp	r2, #1
 800ab04:	f300 80ba 	bgt.w	800ac7c <_dtoa_r+0x884>
 800ab08:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ab0a:	2a00      	cmp	r2, #0
 800ab0c:	f000 80b2 	beq.w	800ac74 <_dtoa_r+0x87c>
 800ab10:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ab14:	9e07      	ldr	r6, [sp, #28]
 800ab16:	9d04      	ldr	r5, [sp, #16]
 800ab18:	9a04      	ldr	r2, [sp, #16]
 800ab1a:	441a      	add	r2, r3
 800ab1c:	9204      	str	r2, [sp, #16]
 800ab1e:	9a05      	ldr	r2, [sp, #20]
 800ab20:	2101      	movs	r1, #1
 800ab22:	441a      	add	r2, r3
 800ab24:	4620      	mov	r0, r4
 800ab26:	9205      	str	r2, [sp, #20]
 800ab28:	f000 fc30 	bl	800b38c <__i2b>
 800ab2c:	4607      	mov	r7, r0
 800ab2e:	2d00      	cmp	r5, #0
 800ab30:	dd0c      	ble.n	800ab4c <_dtoa_r+0x754>
 800ab32:	9b05      	ldr	r3, [sp, #20]
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	dd09      	ble.n	800ab4c <_dtoa_r+0x754>
 800ab38:	42ab      	cmp	r3, r5
 800ab3a:	9a04      	ldr	r2, [sp, #16]
 800ab3c:	bfa8      	it	ge
 800ab3e:	462b      	movge	r3, r5
 800ab40:	1ad2      	subs	r2, r2, r3
 800ab42:	9204      	str	r2, [sp, #16]
 800ab44:	9a05      	ldr	r2, [sp, #20]
 800ab46:	1aed      	subs	r5, r5, r3
 800ab48:	1ad3      	subs	r3, r2, r3
 800ab4a:	9305      	str	r3, [sp, #20]
 800ab4c:	9b07      	ldr	r3, [sp, #28]
 800ab4e:	b31b      	cbz	r3, 800ab98 <_dtoa_r+0x7a0>
 800ab50:	9b08      	ldr	r3, [sp, #32]
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	f000 80af 	beq.w	800acb6 <_dtoa_r+0x8be>
 800ab58:	2e00      	cmp	r6, #0
 800ab5a:	dd13      	ble.n	800ab84 <_dtoa_r+0x78c>
 800ab5c:	4639      	mov	r1, r7
 800ab5e:	4632      	mov	r2, r6
 800ab60:	4620      	mov	r0, r4
 800ab62:	f000 fcd3 	bl	800b50c <__pow5mult>
 800ab66:	ee18 2a10 	vmov	r2, s16
 800ab6a:	4601      	mov	r1, r0
 800ab6c:	4607      	mov	r7, r0
 800ab6e:	4620      	mov	r0, r4
 800ab70:	f000 fc22 	bl	800b3b8 <__multiply>
 800ab74:	ee18 1a10 	vmov	r1, s16
 800ab78:	4680      	mov	r8, r0
 800ab7a:	4620      	mov	r0, r4
 800ab7c:	f000 fb4e 	bl	800b21c <_Bfree>
 800ab80:	ee08 8a10 	vmov	s16, r8
 800ab84:	9b07      	ldr	r3, [sp, #28]
 800ab86:	1b9a      	subs	r2, r3, r6
 800ab88:	d006      	beq.n	800ab98 <_dtoa_r+0x7a0>
 800ab8a:	ee18 1a10 	vmov	r1, s16
 800ab8e:	4620      	mov	r0, r4
 800ab90:	f000 fcbc 	bl	800b50c <__pow5mult>
 800ab94:	ee08 0a10 	vmov	s16, r0
 800ab98:	2101      	movs	r1, #1
 800ab9a:	4620      	mov	r0, r4
 800ab9c:	f000 fbf6 	bl	800b38c <__i2b>
 800aba0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	4606      	mov	r6, r0
 800aba6:	f340 8088 	ble.w	800acba <_dtoa_r+0x8c2>
 800abaa:	461a      	mov	r2, r3
 800abac:	4601      	mov	r1, r0
 800abae:	4620      	mov	r0, r4
 800abb0:	f000 fcac 	bl	800b50c <__pow5mult>
 800abb4:	9b06      	ldr	r3, [sp, #24]
 800abb6:	2b01      	cmp	r3, #1
 800abb8:	4606      	mov	r6, r0
 800abba:	f340 8081 	ble.w	800acc0 <_dtoa_r+0x8c8>
 800abbe:	f04f 0800 	mov.w	r8, #0
 800abc2:	6933      	ldr	r3, [r6, #16]
 800abc4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800abc8:	6918      	ldr	r0, [r3, #16]
 800abca:	f000 fb8f 	bl	800b2ec <__hi0bits>
 800abce:	f1c0 0020 	rsb	r0, r0, #32
 800abd2:	9b05      	ldr	r3, [sp, #20]
 800abd4:	4418      	add	r0, r3
 800abd6:	f010 001f 	ands.w	r0, r0, #31
 800abda:	f000 8092 	beq.w	800ad02 <_dtoa_r+0x90a>
 800abde:	f1c0 0320 	rsb	r3, r0, #32
 800abe2:	2b04      	cmp	r3, #4
 800abe4:	f340 808a 	ble.w	800acfc <_dtoa_r+0x904>
 800abe8:	f1c0 001c 	rsb	r0, r0, #28
 800abec:	9b04      	ldr	r3, [sp, #16]
 800abee:	4403      	add	r3, r0
 800abf0:	9304      	str	r3, [sp, #16]
 800abf2:	9b05      	ldr	r3, [sp, #20]
 800abf4:	4403      	add	r3, r0
 800abf6:	4405      	add	r5, r0
 800abf8:	9305      	str	r3, [sp, #20]
 800abfa:	9b04      	ldr	r3, [sp, #16]
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	dd07      	ble.n	800ac10 <_dtoa_r+0x818>
 800ac00:	ee18 1a10 	vmov	r1, s16
 800ac04:	461a      	mov	r2, r3
 800ac06:	4620      	mov	r0, r4
 800ac08:	f000 fcda 	bl	800b5c0 <__lshift>
 800ac0c:	ee08 0a10 	vmov	s16, r0
 800ac10:	9b05      	ldr	r3, [sp, #20]
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	dd05      	ble.n	800ac22 <_dtoa_r+0x82a>
 800ac16:	4631      	mov	r1, r6
 800ac18:	461a      	mov	r2, r3
 800ac1a:	4620      	mov	r0, r4
 800ac1c:	f000 fcd0 	bl	800b5c0 <__lshift>
 800ac20:	4606      	mov	r6, r0
 800ac22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d06e      	beq.n	800ad06 <_dtoa_r+0x90e>
 800ac28:	ee18 0a10 	vmov	r0, s16
 800ac2c:	4631      	mov	r1, r6
 800ac2e:	f000 fd37 	bl	800b6a0 <__mcmp>
 800ac32:	2800      	cmp	r0, #0
 800ac34:	da67      	bge.n	800ad06 <_dtoa_r+0x90e>
 800ac36:	9b00      	ldr	r3, [sp, #0]
 800ac38:	3b01      	subs	r3, #1
 800ac3a:	ee18 1a10 	vmov	r1, s16
 800ac3e:	9300      	str	r3, [sp, #0]
 800ac40:	220a      	movs	r2, #10
 800ac42:	2300      	movs	r3, #0
 800ac44:	4620      	mov	r0, r4
 800ac46:	f000 fb0b 	bl	800b260 <__multadd>
 800ac4a:	9b08      	ldr	r3, [sp, #32]
 800ac4c:	ee08 0a10 	vmov	s16, r0
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	f000 81b1 	beq.w	800afb8 <_dtoa_r+0xbc0>
 800ac56:	2300      	movs	r3, #0
 800ac58:	4639      	mov	r1, r7
 800ac5a:	220a      	movs	r2, #10
 800ac5c:	4620      	mov	r0, r4
 800ac5e:	f000 faff 	bl	800b260 <__multadd>
 800ac62:	9b02      	ldr	r3, [sp, #8]
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	4607      	mov	r7, r0
 800ac68:	f300 808e 	bgt.w	800ad88 <_dtoa_r+0x990>
 800ac6c:	9b06      	ldr	r3, [sp, #24]
 800ac6e:	2b02      	cmp	r3, #2
 800ac70:	dc51      	bgt.n	800ad16 <_dtoa_r+0x91e>
 800ac72:	e089      	b.n	800ad88 <_dtoa_r+0x990>
 800ac74:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ac76:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ac7a:	e74b      	b.n	800ab14 <_dtoa_r+0x71c>
 800ac7c:	9b03      	ldr	r3, [sp, #12]
 800ac7e:	1e5e      	subs	r6, r3, #1
 800ac80:	9b07      	ldr	r3, [sp, #28]
 800ac82:	42b3      	cmp	r3, r6
 800ac84:	bfbf      	itttt	lt
 800ac86:	9b07      	ldrlt	r3, [sp, #28]
 800ac88:	9607      	strlt	r6, [sp, #28]
 800ac8a:	1af2      	sublt	r2, r6, r3
 800ac8c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800ac8e:	bfb6      	itet	lt
 800ac90:	189b      	addlt	r3, r3, r2
 800ac92:	1b9e      	subge	r6, r3, r6
 800ac94:	930a      	strlt	r3, [sp, #40]	; 0x28
 800ac96:	9b03      	ldr	r3, [sp, #12]
 800ac98:	bfb8      	it	lt
 800ac9a:	2600      	movlt	r6, #0
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	bfb7      	itett	lt
 800aca0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800aca4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800aca8:	1a9d      	sublt	r5, r3, r2
 800acaa:	2300      	movlt	r3, #0
 800acac:	e734      	b.n	800ab18 <_dtoa_r+0x720>
 800acae:	9e07      	ldr	r6, [sp, #28]
 800acb0:	9d04      	ldr	r5, [sp, #16]
 800acb2:	9f08      	ldr	r7, [sp, #32]
 800acb4:	e73b      	b.n	800ab2e <_dtoa_r+0x736>
 800acb6:	9a07      	ldr	r2, [sp, #28]
 800acb8:	e767      	b.n	800ab8a <_dtoa_r+0x792>
 800acba:	9b06      	ldr	r3, [sp, #24]
 800acbc:	2b01      	cmp	r3, #1
 800acbe:	dc18      	bgt.n	800acf2 <_dtoa_r+0x8fa>
 800acc0:	f1ba 0f00 	cmp.w	sl, #0
 800acc4:	d115      	bne.n	800acf2 <_dtoa_r+0x8fa>
 800acc6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800acca:	b993      	cbnz	r3, 800acf2 <_dtoa_r+0x8fa>
 800accc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800acd0:	0d1b      	lsrs	r3, r3, #20
 800acd2:	051b      	lsls	r3, r3, #20
 800acd4:	b183      	cbz	r3, 800acf8 <_dtoa_r+0x900>
 800acd6:	9b04      	ldr	r3, [sp, #16]
 800acd8:	3301      	adds	r3, #1
 800acda:	9304      	str	r3, [sp, #16]
 800acdc:	9b05      	ldr	r3, [sp, #20]
 800acde:	3301      	adds	r3, #1
 800ace0:	9305      	str	r3, [sp, #20]
 800ace2:	f04f 0801 	mov.w	r8, #1
 800ace6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ace8:	2b00      	cmp	r3, #0
 800acea:	f47f af6a 	bne.w	800abc2 <_dtoa_r+0x7ca>
 800acee:	2001      	movs	r0, #1
 800acf0:	e76f      	b.n	800abd2 <_dtoa_r+0x7da>
 800acf2:	f04f 0800 	mov.w	r8, #0
 800acf6:	e7f6      	b.n	800ace6 <_dtoa_r+0x8ee>
 800acf8:	4698      	mov	r8, r3
 800acfa:	e7f4      	b.n	800ace6 <_dtoa_r+0x8ee>
 800acfc:	f43f af7d 	beq.w	800abfa <_dtoa_r+0x802>
 800ad00:	4618      	mov	r0, r3
 800ad02:	301c      	adds	r0, #28
 800ad04:	e772      	b.n	800abec <_dtoa_r+0x7f4>
 800ad06:	9b03      	ldr	r3, [sp, #12]
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	dc37      	bgt.n	800ad7c <_dtoa_r+0x984>
 800ad0c:	9b06      	ldr	r3, [sp, #24]
 800ad0e:	2b02      	cmp	r3, #2
 800ad10:	dd34      	ble.n	800ad7c <_dtoa_r+0x984>
 800ad12:	9b03      	ldr	r3, [sp, #12]
 800ad14:	9302      	str	r3, [sp, #8]
 800ad16:	9b02      	ldr	r3, [sp, #8]
 800ad18:	b96b      	cbnz	r3, 800ad36 <_dtoa_r+0x93e>
 800ad1a:	4631      	mov	r1, r6
 800ad1c:	2205      	movs	r2, #5
 800ad1e:	4620      	mov	r0, r4
 800ad20:	f000 fa9e 	bl	800b260 <__multadd>
 800ad24:	4601      	mov	r1, r0
 800ad26:	4606      	mov	r6, r0
 800ad28:	ee18 0a10 	vmov	r0, s16
 800ad2c:	f000 fcb8 	bl	800b6a0 <__mcmp>
 800ad30:	2800      	cmp	r0, #0
 800ad32:	f73f adbb 	bgt.w	800a8ac <_dtoa_r+0x4b4>
 800ad36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad38:	9d01      	ldr	r5, [sp, #4]
 800ad3a:	43db      	mvns	r3, r3
 800ad3c:	9300      	str	r3, [sp, #0]
 800ad3e:	f04f 0800 	mov.w	r8, #0
 800ad42:	4631      	mov	r1, r6
 800ad44:	4620      	mov	r0, r4
 800ad46:	f000 fa69 	bl	800b21c <_Bfree>
 800ad4a:	2f00      	cmp	r7, #0
 800ad4c:	f43f aea4 	beq.w	800aa98 <_dtoa_r+0x6a0>
 800ad50:	f1b8 0f00 	cmp.w	r8, #0
 800ad54:	d005      	beq.n	800ad62 <_dtoa_r+0x96a>
 800ad56:	45b8      	cmp	r8, r7
 800ad58:	d003      	beq.n	800ad62 <_dtoa_r+0x96a>
 800ad5a:	4641      	mov	r1, r8
 800ad5c:	4620      	mov	r0, r4
 800ad5e:	f000 fa5d 	bl	800b21c <_Bfree>
 800ad62:	4639      	mov	r1, r7
 800ad64:	4620      	mov	r0, r4
 800ad66:	f000 fa59 	bl	800b21c <_Bfree>
 800ad6a:	e695      	b.n	800aa98 <_dtoa_r+0x6a0>
 800ad6c:	2600      	movs	r6, #0
 800ad6e:	4637      	mov	r7, r6
 800ad70:	e7e1      	b.n	800ad36 <_dtoa_r+0x93e>
 800ad72:	9700      	str	r7, [sp, #0]
 800ad74:	4637      	mov	r7, r6
 800ad76:	e599      	b.n	800a8ac <_dtoa_r+0x4b4>
 800ad78:	40240000 	.word	0x40240000
 800ad7c:	9b08      	ldr	r3, [sp, #32]
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	f000 80ca 	beq.w	800af18 <_dtoa_r+0xb20>
 800ad84:	9b03      	ldr	r3, [sp, #12]
 800ad86:	9302      	str	r3, [sp, #8]
 800ad88:	2d00      	cmp	r5, #0
 800ad8a:	dd05      	ble.n	800ad98 <_dtoa_r+0x9a0>
 800ad8c:	4639      	mov	r1, r7
 800ad8e:	462a      	mov	r2, r5
 800ad90:	4620      	mov	r0, r4
 800ad92:	f000 fc15 	bl	800b5c0 <__lshift>
 800ad96:	4607      	mov	r7, r0
 800ad98:	f1b8 0f00 	cmp.w	r8, #0
 800ad9c:	d05b      	beq.n	800ae56 <_dtoa_r+0xa5e>
 800ad9e:	6879      	ldr	r1, [r7, #4]
 800ada0:	4620      	mov	r0, r4
 800ada2:	f000 f9fb 	bl	800b19c <_Balloc>
 800ada6:	4605      	mov	r5, r0
 800ada8:	b928      	cbnz	r0, 800adb6 <_dtoa_r+0x9be>
 800adaa:	4b87      	ldr	r3, [pc, #540]	; (800afc8 <_dtoa_r+0xbd0>)
 800adac:	4602      	mov	r2, r0
 800adae:	f240 21ea 	movw	r1, #746	; 0x2ea
 800adb2:	f7ff bb3b 	b.w	800a42c <_dtoa_r+0x34>
 800adb6:	693a      	ldr	r2, [r7, #16]
 800adb8:	3202      	adds	r2, #2
 800adba:	0092      	lsls	r2, r2, #2
 800adbc:	f107 010c 	add.w	r1, r7, #12
 800adc0:	300c      	adds	r0, #12
 800adc2:	f7fe fb9f 	bl	8009504 <memcpy>
 800adc6:	2201      	movs	r2, #1
 800adc8:	4629      	mov	r1, r5
 800adca:	4620      	mov	r0, r4
 800adcc:	f000 fbf8 	bl	800b5c0 <__lshift>
 800add0:	9b01      	ldr	r3, [sp, #4]
 800add2:	f103 0901 	add.w	r9, r3, #1
 800add6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800adda:	4413      	add	r3, r2
 800addc:	9305      	str	r3, [sp, #20]
 800adde:	f00a 0301 	and.w	r3, sl, #1
 800ade2:	46b8      	mov	r8, r7
 800ade4:	9304      	str	r3, [sp, #16]
 800ade6:	4607      	mov	r7, r0
 800ade8:	4631      	mov	r1, r6
 800adea:	ee18 0a10 	vmov	r0, s16
 800adee:	f7ff fa75 	bl	800a2dc <quorem>
 800adf2:	4641      	mov	r1, r8
 800adf4:	9002      	str	r0, [sp, #8]
 800adf6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800adfa:	ee18 0a10 	vmov	r0, s16
 800adfe:	f000 fc4f 	bl	800b6a0 <__mcmp>
 800ae02:	463a      	mov	r2, r7
 800ae04:	9003      	str	r0, [sp, #12]
 800ae06:	4631      	mov	r1, r6
 800ae08:	4620      	mov	r0, r4
 800ae0a:	f000 fc65 	bl	800b6d8 <__mdiff>
 800ae0e:	68c2      	ldr	r2, [r0, #12]
 800ae10:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 800ae14:	4605      	mov	r5, r0
 800ae16:	bb02      	cbnz	r2, 800ae5a <_dtoa_r+0xa62>
 800ae18:	4601      	mov	r1, r0
 800ae1a:	ee18 0a10 	vmov	r0, s16
 800ae1e:	f000 fc3f 	bl	800b6a0 <__mcmp>
 800ae22:	4602      	mov	r2, r0
 800ae24:	4629      	mov	r1, r5
 800ae26:	4620      	mov	r0, r4
 800ae28:	9207      	str	r2, [sp, #28]
 800ae2a:	f000 f9f7 	bl	800b21c <_Bfree>
 800ae2e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800ae32:	ea43 0102 	orr.w	r1, r3, r2
 800ae36:	9b04      	ldr	r3, [sp, #16]
 800ae38:	430b      	orrs	r3, r1
 800ae3a:	464d      	mov	r5, r9
 800ae3c:	d10f      	bne.n	800ae5e <_dtoa_r+0xa66>
 800ae3e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ae42:	d02a      	beq.n	800ae9a <_dtoa_r+0xaa2>
 800ae44:	9b03      	ldr	r3, [sp, #12]
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	dd02      	ble.n	800ae50 <_dtoa_r+0xa58>
 800ae4a:	9b02      	ldr	r3, [sp, #8]
 800ae4c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800ae50:	f88b a000 	strb.w	sl, [fp]
 800ae54:	e775      	b.n	800ad42 <_dtoa_r+0x94a>
 800ae56:	4638      	mov	r0, r7
 800ae58:	e7ba      	b.n	800add0 <_dtoa_r+0x9d8>
 800ae5a:	2201      	movs	r2, #1
 800ae5c:	e7e2      	b.n	800ae24 <_dtoa_r+0xa2c>
 800ae5e:	9b03      	ldr	r3, [sp, #12]
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	db04      	blt.n	800ae6e <_dtoa_r+0xa76>
 800ae64:	9906      	ldr	r1, [sp, #24]
 800ae66:	430b      	orrs	r3, r1
 800ae68:	9904      	ldr	r1, [sp, #16]
 800ae6a:	430b      	orrs	r3, r1
 800ae6c:	d122      	bne.n	800aeb4 <_dtoa_r+0xabc>
 800ae6e:	2a00      	cmp	r2, #0
 800ae70:	ddee      	ble.n	800ae50 <_dtoa_r+0xa58>
 800ae72:	ee18 1a10 	vmov	r1, s16
 800ae76:	2201      	movs	r2, #1
 800ae78:	4620      	mov	r0, r4
 800ae7a:	f000 fba1 	bl	800b5c0 <__lshift>
 800ae7e:	4631      	mov	r1, r6
 800ae80:	ee08 0a10 	vmov	s16, r0
 800ae84:	f000 fc0c 	bl	800b6a0 <__mcmp>
 800ae88:	2800      	cmp	r0, #0
 800ae8a:	dc03      	bgt.n	800ae94 <_dtoa_r+0xa9c>
 800ae8c:	d1e0      	bne.n	800ae50 <_dtoa_r+0xa58>
 800ae8e:	f01a 0f01 	tst.w	sl, #1
 800ae92:	d0dd      	beq.n	800ae50 <_dtoa_r+0xa58>
 800ae94:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ae98:	d1d7      	bne.n	800ae4a <_dtoa_r+0xa52>
 800ae9a:	2339      	movs	r3, #57	; 0x39
 800ae9c:	f88b 3000 	strb.w	r3, [fp]
 800aea0:	462b      	mov	r3, r5
 800aea2:	461d      	mov	r5, r3
 800aea4:	3b01      	subs	r3, #1
 800aea6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800aeaa:	2a39      	cmp	r2, #57	; 0x39
 800aeac:	d071      	beq.n	800af92 <_dtoa_r+0xb9a>
 800aeae:	3201      	adds	r2, #1
 800aeb0:	701a      	strb	r2, [r3, #0]
 800aeb2:	e746      	b.n	800ad42 <_dtoa_r+0x94a>
 800aeb4:	2a00      	cmp	r2, #0
 800aeb6:	dd07      	ble.n	800aec8 <_dtoa_r+0xad0>
 800aeb8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800aebc:	d0ed      	beq.n	800ae9a <_dtoa_r+0xaa2>
 800aebe:	f10a 0301 	add.w	r3, sl, #1
 800aec2:	f88b 3000 	strb.w	r3, [fp]
 800aec6:	e73c      	b.n	800ad42 <_dtoa_r+0x94a>
 800aec8:	9b05      	ldr	r3, [sp, #20]
 800aeca:	f809 ac01 	strb.w	sl, [r9, #-1]
 800aece:	4599      	cmp	r9, r3
 800aed0:	d047      	beq.n	800af62 <_dtoa_r+0xb6a>
 800aed2:	ee18 1a10 	vmov	r1, s16
 800aed6:	2300      	movs	r3, #0
 800aed8:	220a      	movs	r2, #10
 800aeda:	4620      	mov	r0, r4
 800aedc:	f000 f9c0 	bl	800b260 <__multadd>
 800aee0:	45b8      	cmp	r8, r7
 800aee2:	ee08 0a10 	vmov	s16, r0
 800aee6:	f04f 0300 	mov.w	r3, #0
 800aeea:	f04f 020a 	mov.w	r2, #10
 800aeee:	4641      	mov	r1, r8
 800aef0:	4620      	mov	r0, r4
 800aef2:	d106      	bne.n	800af02 <_dtoa_r+0xb0a>
 800aef4:	f000 f9b4 	bl	800b260 <__multadd>
 800aef8:	4680      	mov	r8, r0
 800aefa:	4607      	mov	r7, r0
 800aefc:	f109 0901 	add.w	r9, r9, #1
 800af00:	e772      	b.n	800ade8 <_dtoa_r+0x9f0>
 800af02:	f000 f9ad 	bl	800b260 <__multadd>
 800af06:	4639      	mov	r1, r7
 800af08:	4680      	mov	r8, r0
 800af0a:	2300      	movs	r3, #0
 800af0c:	220a      	movs	r2, #10
 800af0e:	4620      	mov	r0, r4
 800af10:	f000 f9a6 	bl	800b260 <__multadd>
 800af14:	4607      	mov	r7, r0
 800af16:	e7f1      	b.n	800aefc <_dtoa_r+0xb04>
 800af18:	9b03      	ldr	r3, [sp, #12]
 800af1a:	9302      	str	r3, [sp, #8]
 800af1c:	9d01      	ldr	r5, [sp, #4]
 800af1e:	ee18 0a10 	vmov	r0, s16
 800af22:	4631      	mov	r1, r6
 800af24:	f7ff f9da 	bl	800a2dc <quorem>
 800af28:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800af2c:	9b01      	ldr	r3, [sp, #4]
 800af2e:	f805 ab01 	strb.w	sl, [r5], #1
 800af32:	1aea      	subs	r2, r5, r3
 800af34:	9b02      	ldr	r3, [sp, #8]
 800af36:	4293      	cmp	r3, r2
 800af38:	dd09      	ble.n	800af4e <_dtoa_r+0xb56>
 800af3a:	ee18 1a10 	vmov	r1, s16
 800af3e:	2300      	movs	r3, #0
 800af40:	220a      	movs	r2, #10
 800af42:	4620      	mov	r0, r4
 800af44:	f000 f98c 	bl	800b260 <__multadd>
 800af48:	ee08 0a10 	vmov	s16, r0
 800af4c:	e7e7      	b.n	800af1e <_dtoa_r+0xb26>
 800af4e:	9b02      	ldr	r3, [sp, #8]
 800af50:	2b00      	cmp	r3, #0
 800af52:	bfc8      	it	gt
 800af54:	461d      	movgt	r5, r3
 800af56:	9b01      	ldr	r3, [sp, #4]
 800af58:	bfd8      	it	le
 800af5a:	2501      	movle	r5, #1
 800af5c:	441d      	add	r5, r3
 800af5e:	f04f 0800 	mov.w	r8, #0
 800af62:	ee18 1a10 	vmov	r1, s16
 800af66:	2201      	movs	r2, #1
 800af68:	4620      	mov	r0, r4
 800af6a:	f000 fb29 	bl	800b5c0 <__lshift>
 800af6e:	4631      	mov	r1, r6
 800af70:	ee08 0a10 	vmov	s16, r0
 800af74:	f000 fb94 	bl	800b6a0 <__mcmp>
 800af78:	2800      	cmp	r0, #0
 800af7a:	dc91      	bgt.n	800aea0 <_dtoa_r+0xaa8>
 800af7c:	d102      	bne.n	800af84 <_dtoa_r+0xb8c>
 800af7e:	f01a 0f01 	tst.w	sl, #1
 800af82:	d18d      	bne.n	800aea0 <_dtoa_r+0xaa8>
 800af84:	462b      	mov	r3, r5
 800af86:	461d      	mov	r5, r3
 800af88:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800af8c:	2a30      	cmp	r2, #48	; 0x30
 800af8e:	d0fa      	beq.n	800af86 <_dtoa_r+0xb8e>
 800af90:	e6d7      	b.n	800ad42 <_dtoa_r+0x94a>
 800af92:	9a01      	ldr	r2, [sp, #4]
 800af94:	429a      	cmp	r2, r3
 800af96:	d184      	bne.n	800aea2 <_dtoa_r+0xaaa>
 800af98:	9b00      	ldr	r3, [sp, #0]
 800af9a:	3301      	adds	r3, #1
 800af9c:	9300      	str	r3, [sp, #0]
 800af9e:	2331      	movs	r3, #49	; 0x31
 800afa0:	7013      	strb	r3, [r2, #0]
 800afa2:	e6ce      	b.n	800ad42 <_dtoa_r+0x94a>
 800afa4:	4b09      	ldr	r3, [pc, #36]	; (800afcc <_dtoa_r+0xbd4>)
 800afa6:	f7ff ba95 	b.w	800a4d4 <_dtoa_r+0xdc>
 800afaa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800afac:	2b00      	cmp	r3, #0
 800afae:	f47f aa6e 	bne.w	800a48e <_dtoa_r+0x96>
 800afb2:	4b07      	ldr	r3, [pc, #28]	; (800afd0 <_dtoa_r+0xbd8>)
 800afb4:	f7ff ba8e 	b.w	800a4d4 <_dtoa_r+0xdc>
 800afb8:	9b02      	ldr	r3, [sp, #8]
 800afba:	2b00      	cmp	r3, #0
 800afbc:	dcae      	bgt.n	800af1c <_dtoa_r+0xb24>
 800afbe:	9b06      	ldr	r3, [sp, #24]
 800afc0:	2b02      	cmp	r3, #2
 800afc2:	f73f aea8 	bgt.w	800ad16 <_dtoa_r+0x91e>
 800afc6:	e7a9      	b.n	800af1c <_dtoa_r+0xb24>
 800afc8:	0800d174 	.word	0x0800d174
 800afcc:	0800cfd0 	.word	0x0800cfd0
 800afd0:	0800d0f5 	.word	0x0800d0f5

0800afd4 <__sflush_r>:
 800afd4:	898a      	ldrh	r2, [r1, #12]
 800afd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800afda:	4605      	mov	r5, r0
 800afdc:	0710      	lsls	r0, r2, #28
 800afde:	460c      	mov	r4, r1
 800afe0:	d458      	bmi.n	800b094 <__sflush_r+0xc0>
 800afe2:	684b      	ldr	r3, [r1, #4]
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	dc05      	bgt.n	800aff4 <__sflush_r+0x20>
 800afe8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800afea:	2b00      	cmp	r3, #0
 800afec:	dc02      	bgt.n	800aff4 <__sflush_r+0x20>
 800afee:	2000      	movs	r0, #0
 800aff0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aff4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800aff6:	2e00      	cmp	r6, #0
 800aff8:	d0f9      	beq.n	800afee <__sflush_r+0x1a>
 800affa:	2300      	movs	r3, #0
 800affc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b000:	682f      	ldr	r7, [r5, #0]
 800b002:	602b      	str	r3, [r5, #0]
 800b004:	d032      	beq.n	800b06c <__sflush_r+0x98>
 800b006:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b008:	89a3      	ldrh	r3, [r4, #12]
 800b00a:	075a      	lsls	r2, r3, #29
 800b00c:	d505      	bpl.n	800b01a <__sflush_r+0x46>
 800b00e:	6863      	ldr	r3, [r4, #4]
 800b010:	1ac0      	subs	r0, r0, r3
 800b012:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b014:	b10b      	cbz	r3, 800b01a <__sflush_r+0x46>
 800b016:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b018:	1ac0      	subs	r0, r0, r3
 800b01a:	2300      	movs	r3, #0
 800b01c:	4602      	mov	r2, r0
 800b01e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b020:	6a21      	ldr	r1, [r4, #32]
 800b022:	4628      	mov	r0, r5
 800b024:	47b0      	blx	r6
 800b026:	1c43      	adds	r3, r0, #1
 800b028:	89a3      	ldrh	r3, [r4, #12]
 800b02a:	d106      	bne.n	800b03a <__sflush_r+0x66>
 800b02c:	6829      	ldr	r1, [r5, #0]
 800b02e:	291d      	cmp	r1, #29
 800b030:	d82c      	bhi.n	800b08c <__sflush_r+0xb8>
 800b032:	4a2a      	ldr	r2, [pc, #168]	; (800b0dc <__sflush_r+0x108>)
 800b034:	40ca      	lsrs	r2, r1
 800b036:	07d6      	lsls	r6, r2, #31
 800b038:	d528      	bpl.n	800b08c <__sflush_r+0xb8>
 800b03a:	2200      	movs	r2, #0
 800b03c:	6062      	str	r2, [r4, #4]
 800b03e:	04d9      	lsls	r1, r3, #19
 800b040:	6922      	ldr	r2, [r4, #16]
 800b042:	6022      	str	r2, [r4, #0]
 800b044:	d504      	bpl.n	800b050 <__sflush_r+0x7c>
 800b046:	1c42      	adds	r2, r0, #1
 800b048:	d101      	bne.n	800b04e <__sflush_r+0x7a>
 800b04a:	682b      	ldr	r3, [r5, #0]
 800b04c:	b903      	cbnz	r3, 800b050 <__sflush_r+0x7c>
 800b04e:	6560      	str	r0, [r4, #84]	; 0x54
 800b050:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b052:	602f      	str	r7, [r5, #0]
 800b054:	2900      	cmp	r1, #0
 800b056:	d0ca      	beq.n	800afee <__sflush_r+0x1a>
 800b058:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b05c:	4299      	cmp	r1, r3
 800b05e:	d002      	beq.n	800b066 <__sflush_r+0x92>
 800b060:	4628      	mov	r0, r5
 800b062:	f7fe fa65 	bl	8009530 <_free_r>
 800b066:	2000      	movs	r0, #0
 800b068:	6360      	str	r0, [r4, #52]	; 0x34
 800b06a:	e7c1      	b.n	800aff0 <__sflush_r+0x1c>
 800b06c:	6a21      	ldr	r1, [r4, #32]
 800b06e:	2301      	movs	r3, #1
 800b070:	4628      	mov	r0, r5
 800b072:	47b0      	blx	r6
 800b074:	1c41      	adds	r1, r0, #1
 800b076:	d1c7      	bne.n	800b008 <__sflush_r+0x34>
 800b078:	682b      	ldr	r3, [r5, #0]
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d0c4      	beq.n	800b008 <__sflush_r+0x34>
 800b07e:	2b1d      	cmp	r3, #29
 800b080:	d001      	beq.n	800b086 <__sflush_r+0xb2>
 800b082:	2b16      	cmp	r3, #22
 800b084:	d101      	bne.n	800b08a <__sflush_r+0xb6>
 800b086:	602f      	str	r7, [r5, #0]
 800b088:	e7b1      	b.n	800afee <__sflush_r+0x1a>
 800b08a:	89a3      	ldrh	r3, [r4, #12]
 800b08c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b090:	81a3      	strh	r3, [r4, #12]
 800b092:	e7ad      	b.n	800aff0 <__sflush_r+0x1c>
 800b094:	690f      	ldr	r7, [r1, #16]
 800b096:	2f00      	cmp	r7, #0
 800b098:	d0a9      	beq.n	800afee <__sflush_r+0x1a>
 800b09a:	0793      	lsls	r3, r2, #30
 800b09c:	680e      	ldr	r6, [r1, #0]
 800b09e:	bf08      	it	eq
 800b0a0:	694b      	ldreq	r3, [r1, #20]
 800b0a2:	600f      	str	r7, [r1, #0]
 800b0a4:	bf18      	it	ne
 800b0a6:	2300      	movne	r3, #0
 800b0a8:	eba6 0807 	sub.w	r8, r6, r7
 800b0ac:	608b      	str	r3, [r1, #8]
 800b0ae:	f1b8 0f00 	cmp.w	r8, #0
 800b0b2:	dd9c      	ble.n	800afee <__sflush_r+0x1a>
 800b0b4:	6a21      	ldr	r1, [r4, #32]
 800b0b6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b0b8:	4643      	mov	r3, r8
 800b0ba:	463a      	mov	r2, r7
 800b0bc:	4628      	mov	r0, r5
 800b0be:	47b0      	blx	r6
 800b0c0:	2800      	cmp	r0, #0
 800b0c2:	dc06      	bgt.n	800b0d2 <__sflush_r+0xfe>
 800b0c4:	89a3      	ldrh	r3, [r4, #12]
 800b0c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b0ca:	81a3      	strh	r3, [r4, #12]
 800b0cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b0d0:	e78e      	b.n	800aff0 <__sflush_r+0x1c>
 800b0d2:	4407      	add	r7, r0
 800b0d4:	eba8 0800 	sub.w	r8, r8, r0
 800b0d8:	e7e9      	b.n	800b0ae <__sflush_r+0xda>
 800b0da:	bf00      	nop
 800b0dc:	20400001 	.word	0x20400001

0800b0e0 <_fflush_r>:
 800b0e0:	b538      	push	{r3, r4, r5, lr}
 800b0e2:	690b      	ldr	r3, [r1, #16]
 800b0e4:	4605      	mov	r5, r0
 800b0e6:	460c      	mov	r4, r1
 800b0e8:	b913      	cbnz	r3, 800b0f0 <_fflush_r+0x10>
 800b0ea:	2500      	movs	r5, #0
 800b0ec:	4628      	mov	r0, r5
 800b0ee:	bd38      	pop	{r3, r4, r5, pc}
 800b0f0:	b118      	cbz	r0, 800b0fa <_fflush_r+0x1a>
 800b0f2:	6983      	ldr	r3, [r0, #24]
 800b0f4:	b90b      	cbnz	r3, 800b0fa <_fflush_r+0x1a>
 800b0f6:	f7fe f93b 	bl	8009370 <__sinit>
 800b0fa:	4b14      	ldr	r3, [pc, #80]	; (800b14c <_fflush_r+0x6c>)
 800b0fc:	429c      	cmp	r4, r3
 800b0fe:	d11b      	bne.n	800b138 <_fflush_r+0x58>
 800b100:	686c      	ldr	r4, [r5, #4]
 800b102:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b106:	2b00      	cmp	r3, #0
 800b108:	d0ef      	beq.n	800b0ea <_fflush_r+0xa>
 800b10a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b10c:	07d0      	lsls	r0, r2, #31
 800b10e:	d404      	bmi.n	800b11a <_fflush_r+0x3a>
 800b110:	0599      	lsls	r1, r3, #22
 800b112:	d402      	bmi.n	800b11a <_fflush_r+0x3a>
 800b114:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b116:	f7f7 fb5f 	bl	80027d8 <__retarget_lock_acquire_recursive>
 800b11a:	4628      	mov	r0, r5
 800b11c:	4621      	mov	r1, r4
 800b11e:	f7ff ff59 	bl	800afd4 <__sflush_r>
 800b122:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b124:	07da      	lsls	r2, r3, #31
 800b126:	4605      	mov	r5, r0
 800b128:	d4e0      	bmi.n	800b0ec <_fflush_r+0xc>
 800b12a:	89a3      	ldrh	r3, [r4, #12]
 800b12c:	059b      	lsls	r3, r3, #22
 800b12e:	d4dd      	bmi.n	800b0ec <_fflush_r+0xc>
 800b130:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b132:	f7f7 fb65 	bl	8002800 <__retarget_lock_release_recursive>
 800b136:	e7d9      	b.n	800b0ec <_fflush_r+0xc>
 800b138:	4b05      	ldr	r3, [pc, #20]	; (800b150 <_fflush_r+0x70>)
 800b13a:	429c      	cmp	r4, r3
 800b13c:	d101      	bne.n	800b142 <_fflush_r+0x62>
 800b13e:	68ac      	ldr	r4, [r5, #8]
 800b140:	e7df      	b.n	800b102 <_fflush_r+0x22>
 800b142:	4b04      	ldr	r3, [pc, #16]	; (800b154 <_fflush_r+0x74>)
 800b144:	429c      	cmp	r4, r3
 800b146:	bf08      	it	eq
 800b148:	68ec      	ldreq	r4, [r5, #12]
 800b14a:	e7da      	b.n	800b102 <_fflush_r+0x22>
 800b14c:	0800cf7c 	.word	0x0800cf7c
 800b150:	0800cf9c 	.word	0x0800cf9c
 800b154:	0800cf5c 	.word	0x0800cf5c

0800b158 <_localeconv_r>:
 800b158:	4800      	ldr	r0, [pc, #0]	; (800b15c <_localeconv_r+0x4>)
 800b15a:	4770      	bx	lr
 800b15c:	20000570 	.word	0x20000570

0800b160 <_lseek_r>:
 800b160:	b538      	push	{r3, r4, r5, lr}
 800b162:	4d07      	ldr	r5, [pc, #28]	; (800b180 <_lseek_r+0x20>)
 800b164:	4604      	mov	r4, r0
 800b166:	4608      	mov	r0, r1
 800b168:	4611      	mov	r1, r2
 800b16a:	2200      	movs	r2, #0
 800b16c:	602a      	str	r2, [r5, #0]
 800b16e:	461a      	mov	r2, r3
 800b170:	f7f6 ff52 	bl	8002018 <_lseek>
 800b174:	1c43      	adds	r3, r0, #1
 800b176:	d102      	bne.n	800b17e <_lseek_r+0x1e>
 800b178:	682b      	ldr	r3, [r5, #0]
 800b17a:	b103      	cbz	r3, 800b17e <_lseek_r+0x1e>
 800b17c:	6023      	str	r3, [r4, #0]
 800b17e:	bd38      	pop	{r3, r4, r5, pc}
 800b180:	20005194 	.word	0x20005194

0800b184 <__malloc_lock>:
 800b184:	4801      	ldr	r0, [pc, #4]	; (800b18c <__malloc_lock+0x8>)
 800b186:	f7f7 bb27 	b.w	80027d8 <__retarget_lock_acquire_recursive>
 800b18a:	bf00      	nop
 800b18c:	20000764 	.word	0x20000764

0800b190 <__malloc_unlock>:
 800b190:	4801      	ldr	r0, [pc, #4]	; (800b198 <__malloc_unlock+0x8>)
 800b192:	f7f7 bb35 	b.w	8002800 <__retarget_lock_release_recursive>
 800b196:	bf00      	nop
 800b198:	20000764 	.word	0x20000764

0800b19c <_Balloc>:
 800b19c:	b570      	push	{r4, r5, r6, lr}
 800b19e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b1a0:	4604      	mov	r4, r0
 800b1a2:	460d      	mov	r5, r1
 800b1a4:	b976      	cbnz	r6, 800b1c4 <_Balloc+0x28>
 800b1a6:	2010      	movs	r0, #16
 800b1a8:	f7fe f9a4 	bl	80094f4 <malloc>
 800b1ac:	4602      	mov	r2, r0
 800b1ae:	6260      	str	r0, [r4, #36]	; 0x24
 800b1b0:	b920      	cbnz	r0, 800b1bc <_Balloc+0x20>
 800b1b2:	4b18      	ldr	r3, [pc, #96]	; (800b214 <_Balloc+0x78>)
 800b1b4:	4818      	ldr	r0, [pc, #96]	; (800b218 <_Balloc+0x7c>)
 800b1b6:	2166      	movs	r1, #102	; 0x66
 800b1b8:	f000 fcf8 	bl	800bbac <__assert_func>
 800b1bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b1c0:	6006      	str	r6, [r0, #0]
 800b1c2:	60c6      	str	r6, [r0, #12]
 800b1c4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b1c6:	68f3      	ldr	r3, [r6, #12]
 800b1c8:	b183      	cbz	r3, 800b1ec <_Balloc+0x50>
 800b1ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b1cc:	68db      	ldr	r3, [r3, #12]
 800b1ce:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b1d2:	b9b8      	cbnz	r0, 800b204 <_Balloc+0x68>
 800b1d4:	2101      	movs	r1, #1
 800b1d6:	fa01 f605 	lsl.w	r6, r1, r5
 800b1da:	1d72      	adds	r2, r6, #5
 800b1dc:	0092      	lsls	r2, r2, #2
 800b1de:	4620      	mov	r0, r4
 800b1e0:	f000 fb60 	bl	800b8a4 <_calloc_r>
 800b1e4:	b160      	cbz	r0, 800b200 <_Balloc+0x64>
 800b1e6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b1ea:	e00e      	b.n	800b20a <_Balloc+0x6e>
 800b1ec:	2221      	movs	r2, #33	; 0x21
 800b1ee:	2104      	movs	r1, #4
 800b1f0:	4620      	mov	r0, r4
 800b1f2:	f000 fb57 	bl	800b8a4 <_calloc_r>
 800b1f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b1f8:	60f0      	str	r0, [r6, #12]
 800b1fa:	68db      	ldr	r3, [r3, #12]
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d1e4      	bne.n	800b1ca <_Balloc+0x2e>
 800b200:	2000      	movs	r0, #0
 800b202:	bd70      	pop	{r4, r5, r6, pc}
 800b204:	6802      	ldr	r2, [r0, #0]
 800b206:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b20a:	2300      	movs	r3, #0
 800b20c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b210:	e7f7      	b.n	800b202 <_Balloc+0x66>
 800b212:	bf00      	nop
 800b214:	0800d102 	.word	0x0800d102
 800b218:	0800d185 	.word	0x0800d185

0800b21c <_Bfree>:
 800b21c:	b570      	push	{r4, r5, r6, lr}
 800b21e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b220:	4605      	mov	r5, r0
 800b222:	460c      	mov	r4, r1
 800b224:	b976      	cbnz	r6, 800b244 <_Bfree+0x28>
 800b226:	2010      	movs	r0, #16
 800b228:	f7fe f964 	bl	80094f4 <malloc>
 800b22c:	4602      	mov	r2, r0
 800b22e:	6268      	str	r0, [r5, #36]	; 0x24
 800b230:	b920      	cbnz	r0, 800b23c <_Bfree+0x20>
 800b232:	4b09      	ldr	r3, [pc, #36]	; (800b258 <_Bfree+0x3c>)
 800b234:	4809      	ldr	r0, [pc, #36]	; (800b25c <_Bfree+0x40>)
 800b236:	218a      	movs	r1, #138	; 0x8a
 800b238:	f000 fcb8 	bl	800bbac <__assert_func>
 800b23c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b240:	6006      	str	r6, [r0, #0]
 800b242:	60c6      	str	r6, [r0, #12]
 800b244:	b13c      	cbz	r4, 800b256 <_Bfree+0x3a>
 800b246:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b248:	6862      	ldr	r2, [r4, #4]
 800b24a:	68db      	ldr	r3, [r3, #12]
 800b24c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b250:	6021      	str	r1, [r4, #0]
 800b252:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b256:	bd70      	pop	{r4, r5, r6, pc}
 800b258:	0800d102 	.word	0x0800d102
 800b25c:	0800d185 	.word	0x0800d185

0800b260 <__multadd>:
 800b260:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b264:	690d      	ldr	r5, [r1, #16]
 800b266:	4607      	mov	r7, r0
 800b268:	460c      	mov	r4, r1
 800b26a:	461e      	mov	r6, r3
 800b26c:	f101 0c14 	add.w	ip, r1, #20
 800b270:	2000      	movs	r0, #0
 800b272:	f8dc 3000 	ldr.w	r3, [ip]
 800b276:	b299      	uxth	r1, r3
 800b278:	fb02 6101 	mla	r1, r2, r1, r6
 800b27c:	0c1e      	lsrs	r6, r3, #16
 800b27e:	0c0b      	lsrs	r3, r1, #16
 800b280:	fb02 3306 	mla	r3, r2, r6, r3
 800b284:	b289      	uxth	r1, r1
 800b286:	3001      	adds	r0, #1
 800b288:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b28c:	4285      	cmp	r5, r0
 800b28e:	f84c 1b04 	str.w	r1, [ip], #4
 800b292:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b296:	dcec      	bgt.n	800b272 <__multadd+0x12>
 800b298:	b30e      	cbz	r6, 800b2de <__multadd+0x7e>
 800b29a:	68a3      	ldr	r3, [r4, #8]
 800b29c:	42ab      	cmp	r3, r5
 800b29e:	dc19      	bgt.n	800b2d4 <__multadd+0x74>
 800b2a0:	6861      	ldr	r1, [r4, #4]
 800b2a2:	4638      	mov	r0, r7
 800b2a4:	3101      	adds	r1, #1
 800b2a6:	f7ff ff79 	bl	800b19c <_Balloc>
 800b2aa:	4680      	mov	r8, r0
 800b2ac:	b928      	cbnz	r0, 800b2ba <__multadd+0x5a>
 800b2ae:	4602      	mov	r2, r0
 800b2b0:	4b0c      	ldr	r3, [pc, #48]	; (800b2e4 <__multadd+0x84>)
 800b2b2:	480d      	ldr	r0, [pc, #52]	; (800b2e8 <__multadd+0x88>)
 800b2b4:	21b5      	movs	r1, #181	; 0xb5
 800b2b6:	f000 fc79 	bl	800bbac <__assert_func>
 800b2ba:	6922      	ldr	r2, [r4, #16]
 800b2bc:	3202      	adds	r2, #2
 800b2be:	f104 010c 	add.w	r1, r4, #12
 800b2c2:	0092      	lsls	r2, r2, #2
 800b2c4:	300c      	adds	r0, #12
 800b2c6:	f7fe f91d 	bl	8009504 <memcpy>
 800b2ca:	4621      	mov	r1, r4
 800b2cc:	4638      	mov	r0, r7
 800b2ce:	f7ff ffa5 	bl	800b21c <_Bfree>
 800b2d2:	4644      	mov	r4, r8
 800b2d4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b2d8:	3501      	adds	r5, #1
 800b2da:	615e      	str	r6, [r3, #20]
 800b2dc:	6125      	str	r5, [r4, #16]
 800b2de:	4620      	mov	r0, r4
 800b2e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b2e4:	0800d174 	.word	0x0800d174
 800b2e8:	0800d185 	.word	0x0800d185

0800b2ec <__hi0bits>:
 800b2ec:	0c03      	lsrs	r3, r0, #16
 800b2ee:	041b      	lsls	r3, r3, #16
 800b2f0:	b9d3      	cbnz	r3, 800b328 <__hi0bits+0x3c>
 800b2f2:	0400      	lsls	r0, r0, #16
 800b2f4:	2310      	movs	r3, #16
 800b2f6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b2fa:	bf04      	itt	eq
 800b2fc:	0200      	lsleq	r0, r0, #8
 800b2fe:	3308      	addeq	r3, #8
 800b300:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b304:	bf04      	itt	eq
 800b306:	0100      	lsleq	r0, r0, #4
 800b308:	3304      	addeq	r3, #4
 800b30a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b30e:	bf04      	itt	eq
 800b310:	0080      	lsleq	r0, r0, #2
 800b312:	3302      	addeq	r3, #2
 800b314:	2800      	cmp	r0, #0
 800b316:	db05      	blt.n	800b324 <__hi0bits+0x38>
 800b318:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b31c:	f103 0301 	add.w	r3, r3, #1
 800b320:	bf08      	it	eq
 800b322:	2320      	moveq	r3, #32
 800b324:	4618      	mov	r0, r3
 800b326:	4770      	bx	lr
 800b328:	2300      	movs	r3, #0
 800b32a:	e7e4      	b.n	800b2f6 <__hi0bits+0xa>

0800b32c <__lo0bits>:
 800b32c:	6803      	ldr	r3, [r0, #0]
 800b32e:	f013 0207 	ands.w	r2, r3, #7
 800b332:	4601      	mov	r1, r0
 800b334:	d00b      	beq.n	800b34e <__lo0bits+0x22>
 800b336:	07da      	lsls	r2, r3, #31
 800b338:	d423      	bmi.n	800b382 <__lo0bits+0x56>
 800b33a:	0798      	lsls	r0, r3, #30
 800b33c:	bf49      	itett	mi
 800b33e:	085b      	lsrmi	r3, r3, #1
 800b340:	089b      	lsrpl	r3, r3, #2
 800b342:	2001      	movmi	r0, #1
 800b344:	600b      	strmi	r3, [r1, #0]
 800b346:	bf5c      	itt	pl
 800b348:	600b      	strpl	r3, [r1, #0]
 800b34a:	2002      	movpl	r0, #2
 800b34c:	4770      	bx	lr
 800b34e:	b298      	uxth	r0, r3
 800b350:	b9a8      	cbnz	r0, 800b37e <__lo0bits+0x52>
 800b352:	0c1b      	lsrs	r3, r3, #16
 800b354:	2010      	movs	r0, #16
 800b356:	b2da      	uxtb	r2, r3
 800b358:	b90a      	cbnz	r2, 800b35e <__lo0bits+0x32>
 800b35a:	3008      	adds	r0, #8
 800b35c:	0a1b      	lsrs	r3, r3, #8
 800b35e:	071a      	lsls	r2, r3, #28
 800b360:	bf04      	itt	eq
 800b362:	091b      	lsreq	r3, r3, #4
 800b364:	3004      	addeq	r0, #4
 800b366:	079a      	lsls	r2, r3, #30
 800b368:	bf04      	itt	eq
 800b36a:	089b      	lsreq	r3, r3, #2
 800b36c:	3002      	addeq	r0, #2
 800b36e:	07da      	lsls	r2, r3, #31
 800b370:	d403      	bmi.n	800b37a <__lo0bits+0x4e>
 800b372:	085b      	lsrs	r3, r3, #1
 800b374:	f100 0001 	add.w	r0, r0, #1
 800b378:	d005      	beq.n	800b386 <__lo0bits+0x5a>
 800b37a:	600b      	str	r3, [r1, #0]
 800b37c:	4770      	bx	lr
 800b37e:	4610      	mov	r0, r2
 800b380:	e7e9      	b.n	800b356 <__lo0bits+0x2a>
 800b382:	2000      	movs	r0, #0
 800b384:	4770      	bx	lr
 800b386:	2020      	movs	r0, #32
 800b388:	4770      	bx	lr
	...

0800b38c <__i2b>:
 800b38c:	b510      	push	{r4, lr}
 800b38e:	460c      	mov	r4, r1
 800b390:	2101      	movs	r1, #1
 800b392:	f7ff ff03 	bl	800b19c <_Balloc>
 800b396:	4602      	mov	r2, r0
 800b398:	b928      	cbnz	r0, 800b3a6 <__i2b+0x1a>
 800b39a:	4b05      	ldr	r3, [pc, #20]	; (800b3b0 <__i2b+0x24>)
 800b39c:	4805      	ldr	r0, [pc, #20]	; (800b3b4 <__i2b+0x28>)
 800b39e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b3a2:	f000 fc03 	bl	800bbac <__assert_func>
 800b3a6:	2301      	movs	r3, #1
 800b3a8:	6144      	str	r4, [r0, #20]
 800b3aa:	6103      	str	r3, [r0, #16]
 800b3ac:	bd10      	pop	{r4, pc}
 800b3ae:	bf00      	nop
 800b3b0:	0800d174 	.word	0x0800d174
 800b3b4:	0800d185 	.word	0x0800d185

0800b3b8 <__multiply>:
 800b3b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3bc:	4691      	mov	r9, r2
 800b3be:	690a      	ldr	r2, [r1, #16]
 800b3c0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b3c4:	429a      	cmp	r2, r3
 800b3c6:	bfb8      	it	lt
 800b3c8:	460b      	movlt	r3, r1
 800b3ca:	460c      	mov	r4, r1
 800b3cc:	bfbc      	itt	lt
 800b3ce:	464c      	movlt	r4, r9
 800b3d0:	4699      	movlt	r9, r3
 800b3d2:	6927      	ldr	r7, [r4, #16]
 800b3d4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b3d8:	68a3      	ldr	r3, [r4, #8]
 800b3da:	6861      	ldr	r1, [r4, #4]
 800b3dc:	eb07 060a 	add.w	r6, r7, sl
 800b3e0:	42b3      	cmp	r3, r6
 800b3e2:	b085      	sub	sp, #20
 800b3e4:	bfb8      	it	lt
 800b3e6:	3101      	addlt	r1, #1
 800b3e8:	f7ff fed8 	bl	800b19c <_Balloc>
 800b3ec:	b930      	cbnz	r0, 800b3fc <__multiply+0x44>
 800b3ee:	4602      	mov	r2, r0
 800b3f0:	4b44      	ldr	r3, [pc, #272]	; (800b504 <__multiply+0x14c>)
 800b3f2:	4845      	ldr	r0, [pc, #276]	; (800b508 <__multiply+0x150>)
 800b3f4:	f240 115d 	movw	r1, #349	; 0x15d
 800b3f8:	f000 fbd8 	bl	800bbac <__assert_func>
 800b3fc:	f100 0514 	add.w	r5, r0, #20
 800b400:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b404:	462b      	mov	r3, r5
 800b406:	2200      	movs	r2, #0
 800b408:	4543      	cmp	r3, r8
 800b40a:	d321      	bcc.n	800b450 <__multiply+0x98>
 800b40c:	f104 0314 	add.w	r3, r4, #20
 800b410:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b414:	f109 0314 	add.w	r3, r9, #20
 800b418:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b41c:	9202      	str	r2, [sp, #8]
 800b41e:	1b3a      	subs	r2, r7, r4
 800b420:	3a15      	subs	r2, #21
 800b422:	f022 0203 	bic.w	r2, r2, #3
 800b426:	3204      	adds	r2, #4
 800b428:	f104 0115 	add.w	r1, r4, #21
 800b42c:	428f      	cmp	r7, r1
 800b42e:	bf38      	it	cc
 800b430:	2204      	movcc	r2, #4
 800b432:	9201      	str	r2, [sp, #4]
 800b434:	9a02      	ldr	r2, [sp, #8]
 800b436:	9303      	str	r3, [sp, #12]
 800b438:	429a      	cmp	r2, r3
 800b43a:	d80c      	bhi.n	800b456 <__multiply+0x9e>
 800b43c:	2e00      	cmp	r6, #0
 800b43e:	dd03      	ble.n	800b448 <__multiply+0x90>
 800b440:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b444:	2b00      	cmp	r3, #0
 800b446:	d05a      	beq.n	800b4fe <__multiply+0x146>
 800b448:	6106      	str	r6, [r0, #16]
 800b44a:	b005      	add	sp, #20
 800b44c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b450:	f843 2b04 	str.w	r2, [r3], #4
 800b454:	e7d8      	b.n	800b408 <__multiply+0x50>
 800b456:	f8b3 a000 	ldrh.w	sl, [r3]
 800b45a:	f1ba 0f00 	cmp.w	sl, #0
 800b45e:	d024      	beq.n	800b4aa <__multiply+0xf2>
 800b460:	f104 0e14 	add.w	lr, r4, #20
 800b464:	46a9      	mov	r9, r5
 800b466:	f04f 0c00 	mov.w	ip, #0
 800b46a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b46e:	f8d9 1000 	ldr.w	r1, [r9]
 800b472:	fa1f fb82 	uxth.w	fp, r2
 800b476:	b289      	uxth	r1, r1
 800b478:	fb0a 110b 	mla	r1, sl, fp, r1
 800b47c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b480:	f8d9 2000 	ldr.w	r2, [r9]
 800b484:	4461      	add	r1, ip
 800b486:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b48a:	fb0a c20b 	mla	r2, sl, fp, ip
 800b48e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b492:	b289      	uxth	r1, r1
 800b494:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b498:	4577      	cmp	r7, lr
 800b49a:	f849 1b04 	str.w	r1, [r9], #4
 800b49e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b4a2:	d8e2      	bhi.n	800b46a <__multiply+0xb2>
 800b4a4:	9a01      	ldr	r2, [sp, #4]
 800b4a6:	f845 c002 	str.w	ip, [r5, r2]
 800b4aa:	9a03      	ldr	r2, [sp, #12]
 800b4ac:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b4b0:	3304      	adds	r3, #4
 800b4b2:	f1b9 0f00 	cmp.w	r9, #0
 800b4b6:	d020      	beq.n	800b4fa <__multiply+0x142>
 800b4b8:	6829      	ldr	r1, [r5, #0]
 800b4ba:	f104 0c14 	add.w	ip, r4, #20
 800b4be:	46ae      	mov	lr, r5
 800b4c0:	f04f 0a00 	mov.w	sl, #0
 800b4c4:	f8bc b000 	ldrh.w	fp, [ip]
 800b4c8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b4cc:	fb09 220b 	mla	r2, r9, fp, r2
 800b4d0:	4492      	add	sl, r2
 800b4d2:	b289      	uxth	r1, r1
 800b4d4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800b4d8:	f84e 1b04 	str.w	r1, [lr], #4
 800b4dc:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b4e0:	f8be 1000 	ldrh.w	r1, [lr]
 800b4e4:	0c12      	lsrs	r2, r2, #16
 800b4e6:	fb09 1102 	mla	r1, r9, r2, r1
 800b4ea:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800b4ee:	4567      	cmp	r7, ip
 800b4f0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b4f4:	d8e6      	bhi.n	800b4c4 <__multiply+0x10c>
 800b4f6:	9a01      	ldr	r2, [sp, #4]
 800b4f8:	50a9      	str	r1, [r5, r2]
 800b4fa:	3504      	adds	r5, #4
 800b4fc:	e79a      	b.n	800b434 <__multiply+0x7c>
 800b4fe:	3e01      	subs	r6, #1
 800b500:	e79c      	b.n	800b43c <__multiply+0x84>
 800b502:	bf00      	nop
 800b504:	0800d174 	.word	0x0800d174
 800b508:	0800d185 	.word	0x0800d185

0800b50c <__pow5mult>:
 800b50c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b510:	4615      	mov	r5, r2
 800b512:	f012 0203 	ands.w	r2, r2, #3
 800b516:	4606      	mov	r6, r0
 800b518:	460f      	mov	r7, r1
 800b51a:	d007      	beq.n	800b52c <__pow5mult+0x20>
 800b51c:	4c25      	ldr	r4, [pc, #148]	; (800b5b4 <__pow5mult+0xa8>)
 800b51e:	3a01      	subs	r2, #1
 800b520:	2300      	movs	r3, #0
 800b522:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b526:	f7ff fe9b 	bl	800b260 <__multadd>
 800b52a:	4607      	mov	r7, r0
 800b52c:	10ad      	asrs	r5, r5, #2
 800b52e:	d03d      	beq.n	800b5ac <__pow5mult+0xa0>
 800b530:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b532:	b97c      	cbnz	r4, 800b554 <__pow5mult+0x48>
 800b534:	2010      	movs	r0, #16
 800b536:	f7fd ffdd 	bl	80094f4 <malloc>
 800b53a:	4602      	mov	r2, r0
 800b53c:	6270      	str	r0, [r6, #36]	; 0x24
 800b53e:	b928      	cbnz	r0, 800b54c <__pow5mult+0x40>
 800b540:	4b1d      	ldr	r3, [pc, #116]	; (800b5b8 <__pow5mult+0xac>)
 800b542:	481e      	ldr	r0, [pc, #120]	; (800b5bc <__pow5mult+0xb0>)
 800b544:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b548:	f000 fb30 	bl	800bbac <__assert_func>
 800b54c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b550:	6004      	str	r4, [r0, #0]
 800b552:	60c4      	str	r4, [r0, #12]
 800b554:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b558:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b55c:	b94c      	cbnz	r4, 800b572 <__pow5mult+0x66>
 800b55e:	f240 2171 	movw	r1, #625	; 0x271
 800b562:	4630      	mov	r0, r6
 800b564:	f7ff ff12 	bl	800b38c <__i2b>
 800b568:	2300      	movs	r3, #0
 800b56a:	f8c8 0008 	str.w	r0, [r8, #8]
 800b56e:	4604      	mov	r4, r0
 800b570:	6003      	str	r3, [r0, #0]
 800b572:	f04f 0900 	mov.w	r9, #0
 800b576:	07eb      	lsls	r3, r5, #31
 800b578:	d50a      	bpl.n	800b590 <__pow5mult+0x84>
 800b57a:	4639      	mov	r1, r7
 800b57c:	4622      	mov	r2, r4
 800b57e:	4630      	mov	r0, r6
 800b580:	f7ff ff1a 	bl	800b3b8 <__multiply>
 800b584:	4639      	mov	r1, r7
 800b586:	4680      	mov	r8, r0
 800b588:	4630      	mov	r0, r6
 800b58a:	f7ff fe47 	bl	800b21c <_Bfree>
 800b58e:	4647      	mov	r7, r8
 800b590:	106d      	asrs	r5, r5, #1
 800b592:	d00b      	beq.n	800b5ac <__pow5mult+0xa0>
 800b594:	6820      	ldr	r0, [r4, #0]
 800b596:	b938      	cbnz	r0, 800b5a8 <__pow5mult+0x9c>
 800b598:	4622      	mov	r2, r4
 800b59a:	4621      	mov	r1, r4
 800b59c:	4630      	mov	r0, r6
 800b59e:	f7ff ff0b 	bl	800b3b8 <__multiply>
 800b5a2:	6020      	str	r0, [r4, #0]
 800b5a4:	f8c0 9000 	str.w	r9, [r0]
 800b5a8:	4604      	mov	r4, r0
 800b5aa:	e7e4      	b.n	800b576 <__pow5mult+0x6a>
 800b5ac:	4638      	mov	r0, r7
 800b5ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b5b2:	bf00      	nop
 800b5b4:	0800d2d8 	.word	0x0800d2d8
 800b5b8:	0800d102 	.word	0x0800d102
 800b5bc:	0800d185 	.word	0x0800d185

0800b5c0 <__lshift>:
 800b5c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b5c4:	460c      	mov	r4, r1
 800b5c6:	6849      	ldr	r1, [r1, #4]
 800b5c8:	6923      	ldr	r3, [r4, #16]
 800b5ca:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b5ce:	68a3      	ldr	r3, [r4, #8]
 800b5d0:	4607      	mov	r7, r0
 800b5d2:	4691      	mov	r9, r2
 800b5d4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b5d8:	f108 0601 	add.w	r6, r8, #1
 800b5dc:	42b3      	cmp	r3, r6
 800b5de:	db0b      	blt.n	800b5f8 <__lshift+0x38>
 800b5e0:	4638      	mov	r0, r7
 800b5e2:	f7ff fddb 	bl	800b19c <_Balloc>
 800b5e6:	4605      	mov	r5, r0
 800b5e8:	b948      	cbnz	r0, 800b5fe <__lshift+0x3e>
 800b5ea:	4602      	mov	r2, r0
 800b5ec:	4b2a      	ldr	r3, [pc, #168]	; (800b698 <__lshift+0xd8>)
 800b5ee:	482b      	ldr	r0, [pc, #172]	; (800b69c <__lshift+0xdc>)
 800b5f0:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b5f4:	f000 fada 	bl	800bbac <__assert_func>
 800b5f8:	3101      	adds	r1, #1
 800b5fa:	005b      	lsls	r3, r3, #1
 800b5fc:	e7ee      	b.n	800b5dc <__lshift+0x1c>
 800b5fe:	2300      	movs	r3, #0
 800b600:	f100 0114 	add.w	r1, r0, #20
 800b604:	f100 0210 	add.w	r2, r0, #16
 800b608:	4618      	mov	r0, r3
 800b60a:	4553      	cmp	r3, sl
 800b60c:	db37      	blt.n	800b67e <__lshift+0xbe>
 800b60e:	6920      	ldr	r0, [r4, #16]
 800b610:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b614:	f104 0314 	add.w	r3, r4, #20
 800b618:	f019 091f 	ands.w	r9, r9, #31
 800b61c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b620:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b624:	d02f      	beq.n	800b686 <__lshift+0xc6>
 800b626:	f1c9 0e20 	rsb	lr, r9, #32
 800b62a:	468a      	mov	sl, r1
 800b62c:	f04f 0c00 	mov.w	ip, #0
 800b630:	681a      	ldr	r2, [r3, #0]
 800b632:	fa02 f209 	lsl.w	r2, r2, r9
 800b636:	ea42 020c 	orr.w	r2, r2, ip
 800b63a:	f84a 2b04 	str.w	r2, [sl], #4
 800b63e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b642:	4298      	cmp	r0, r3
 800b644:	fa22 fc0e 	lsr.w	ip, r2, lr
 800b648:	d8f2      	bhi.n	800b630 <__lshift+0x70>
 800b64a:	1b03      	subs	r3, r0, r4
 800b64c:	3b15      	subs	r3, #21
 800b64e:	f023 0303 	bic.w	r3, r3, #3
 800b652:	3304      	adds	r3, #4
 800b654:	f104 0215 	add.w	r2, r4, #21
 800b658:	4290      	cmp	r0, r2
 800b65a:	bf38      	it	cc
 800b65c:	2304      	movcc	r3, #4
 800b65e:	f841 c003 	str.w	ip, [r1, r3]
 800b662:	f1bc 0f00 	cmp.w	ip, #0
 800b666:	d001      	beq.n	800b66c <__lshift+0xac>
 800b668:	f108 0602 	add.w	r6, r8, #2
 800b66c:	3e01      	subs	r6, #1
 800b66e:	4638      	mov	r0, r7
 800b670:	612e      	str	r6, [r5, #16]
 800b672:	4621      	mov	r1, r4
 800b674:	f7ff fdd2 	bl	800b21c <_Bfree>
 800b678:	4628      	mov	r0, r5
 800b67a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b67e:	f842 0f04 	str.w	r0, [r2, #4]!
 800b682:	3301      	adds	r3, #1
 800b684:	e7c1      	b.n	800b60a <__lshift+0x4a>
 800b686:	3904      	subs	r1, #4
 800b688:	f853 2b04 	ldr.w	r2, [r3], #4
 800b68c:	f841 2f04 	str.w	r2, [r1, #4]!
 800b690:	4298      	cmp	r0, r3
 800b692:	d8f9      	bhi.n	800b688 <__lshift+0xc8>
 800b694:	e7ea      	b.n	800b66c <__lshift+0xac>
 800b696:	bf00      	nop
 800b698:	0800d174 	.word	0x0800d174
 800b69c:	0800d185 	.word	0x0800d185

0800b6a0 <__mcmp>:
 800b6a0:	b530      	push	{r4, r5, lr}
 800b6a2:	6902      	ldr	r2, [r0, #16]
 800b6a4:	690c      	ldr	r4, [r1, #16]
 800b6a6:	1b12      	subs	r2, r2, r4
 800b6a8:	d10e      	bne.n	800b6c8 <__mcmp+0x28>
 800b6aa:	f100 0314 	add.w	r3, r0, #20
 800b6ae:	3114      	adds	r1, #20
 800b6b0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b6b4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b6b8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b6bc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b6c0:	42a5      	cmp	r5, r4
 800b6c2:	d003      	beq.n	800b6cc <__mcmp+0x2c>
 800b6c4:	d305      	bcc.n	800b6d2 <__mcmp+0x32>
 800b6c6:	2201      	movs	r2, #1
 800b6c8:	4610      	mov	r0, r2
 800b6ca:	bd30      	pop	{r4, r5, pc}
 800b6cc:	4283      	cmp	r3, r0
 800b6ce:	d3f3      	bcc.n	800b6b8 <__mcmp+0x18>
 800b6d0:	e7fa      	b.n	800b6c8 <__mcmp+0x28>
 800b6d2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b6d6:	e7f7      	b.n	800b6c8 <__mcmp+0x28>

0800b6d8 <__mdiff>:
 800b6d8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6dc:	460c      	mov	r4, r1
 800b6de:	4606      	mov	r6, r0
 800b6e0:	4611      	mov	r1, r2
 800b6e2:	4620      	mov	r0, r4
 800b6e4:	4690      	mov	r8, r2
 800b6e6:	f7ff ffdb 	bl	800b6a0 <__mcmp>
 800b6ea:	1e05      	subs	r5, r0, #0
 800b6ec:	d110      	bne.n	800b710 <__mdiff+0x38>
 800b6ee:	4629      	mov	r1, r5
 800b6f0:	4630      	mov	r0, r6
 800b6f2:	f7ff fd53 	bl	800b19c <_Balloc>
 800b6f6:	b930      	cbnz	r0, 800b706 <__mdiff+0x2e>
 800b6f8:	4b3a      	ldr	r3, [pc, #232]	; (800b7e4 <__mdiff+0x10c>)
 800b6fa:	4602      	mov	r2, r0
 800b6fc:	f240 2132 	movw	r1, #562	; 0x232
 800b700:	4839      	ldr	r0, [pc, #228]	; (800b7e8 <__mdiff+0x110>)
 800b702:	f000 fa53 	bl	800bbac <__assert_func>
 800b706:	2301      	movs	r3, #1
 800b708:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b70c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b710:	bfa4      	itt	ge
 800b712:	4643      	movge	r3, r8
 800b714:	46a0      	movge	r8, r4
 800b716:	4630      	mov	r0, r6
 800b718:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b71c:	bfa6      	itte	ge
 800b71e:	461c      	movge	r4, r3
 800b720:	2500      	movge	r5, #0
 800b722:	2501      	movlt	r5, #1
 800b724:	f7ff fd3a 	bl	800b19c <_Balloc>
 800b728:	b920      	cbnz	r0, 800b734 <__mdiff+0x5c>
 800b72a:	4b2e      	ldr	r3, [pc, #184]	; (800b7e4 <__mdiff+0x10c>)
 800b72c:	4602      	mov	r2, r0
 800b72e:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b732:	e7e5      	b.n	800b700 <__mdiff+0x28>
 800b734:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b738:	6926      	ldr	r6, [r4, #16]
 800b73a:	60c5      	str	r5, [r0, #12]
 800b73c:	f104 0914 	add.w	r9, r4, #20
 800b740:	f108 0514 	add.w	r5, r8, #20
 800b744:	f100 0e14 	add.w	lr, r0, #20
 800b748:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b74c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b750:	f108 0210 	add.w	r2, r8, #16
 800b754:	46f2      	mov	sl, lr
 800b756:	2100      	movs	r1, #0
 800b758:	f859 3b04 	ldr.w	r3, [r9], #4
 800b75c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b760:	fa1f f883 	uxth.w	r8, r3
 800b764:	fa11 f18b 	uxtah	r1, r1, fp
 800b768:	0c1b      	lsrs	r3, r3, #16
 800b76a:	eba1 0808 	sub.w	r8, r1, r8
 800b76e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b772:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b776:	fa1f f888 	uxth.w	r8, r8
 800b77a:	1419      	asrs	r1, r3, #16
 800b77c:	454e      	cmp	r6, r9
 800b77e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b782:	f84a 3b04 	str.w	r3, [sl], #4
 800b786:	d8e7      	bhi.n	800b758 <__mdiff+0x80>
 800b788:	1b33      	subs	r3, r6, r4
 800b78a:	3b15      	subs	r3, #21
 800b78c:	f023 0303 	bic.w	r3, r3, #3
 800b790:	3304      	adds	r3, #4
 800b792:	3415      	adds	r4, #21
 800b794:	42a6      	cmp	r6, r4
 800b796:	bf38      	it	cc
 800b798:	2304      	movcc	r3, #4
 800b79a:	441d      	add	r5, r3
 800b79c:	4473      	add	r3, lr
 800b79e:	469e      	mov	lr, r3
 800b7a0:	462e      	mov	r6, r5
 800b7a2:	4566      	cmp	r6, ip
 800b7a4:	d30e      	bcc.n	800b7c4 <__mdiff+0xec>
 800b7a6:	f10c 0203 	add.w	r2, ip, #3
 800b7aa:	1b52      	subs	r2, r2, r5
 800b7ac:	f022 0203 	bic.w	r2, r2, #3
 800b7b0:	3d03      	subs	r5, #3
 800b7b2:	45ac      	cmp	ip, r5
 800b7b4:	bf38      	it	cc
 800b7b6:	2200      	movcc	r2, #0
 800b7b8:	441a      	add	r2, r3
 800b7ba:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b7be:	b17b      	cbz	r3, 800b7e0 <__mdiff+0x108>
 800b7c0:	6107      	str	r7, [r0, #16]
 800b7c2:	e7a3      	b.n	800b70c <__mdiff+0x34>
 800b7c4:	f856 8b04 	ldr.w	r8, [r6], #4
 800b7c8:	fa11 f288 	uxtah	r2, r1, r8
 800b7cc:	1414      	asrs	r4, r2, #16
 800b7ce:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b7d2:	b292      	uxth	r2, r2
 800b7d4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b7d8:	f84e 2b04 	str.w	r2, [lr], #4
 800b7dc:	1421      	asrs	r1, r4, #16
 800b7de:	e7e0      	b.n	800b7a2 <__mdiff+0xca>
 800b7e0:	3f01      	subs	r7, #1
 800b7e2:	e7ea      	b.n	800b7ba <__mdiff+0xe2>
 800b7e4:	0800d174 	.word	0x0800d174
 800b7e8:	0800d185 	.word	0x0800d185

0800b7ec <__d2b>:
 800b7ec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b7f0:	4689      	mov	r9, r1
 800b7f2:	2101      	movs	r1, #1
 800b7f4:	ec57 6b10 	vmov	r6, r7, d0
 800b7f8:	4690      	mov	r8, r2
 800b7fa:	f7ff fccf 	bl	800b19c <_Balloc>
 800b7fe:	4604      	mov	r4, r0
 800b800:	b930      	cbnz	r0, 800b810 <__d2b+0x24>
 800b802:	4602      	mov	r2, r0
 800b804:	4b25      	ldr	r3, [pc, #148]	; (800b89c <__d2b+0xb0>)
 800b806:	4826      	ldr	r0, [pc, #152]	; (800b8a0 <__d2b+0xb4>)
 800b808:	f240 310a 	movw	r1, #778	; 0x30a
 800b80c:	f000 f9ce 	bl	800bbac <__assert_func>
 800b810:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800b814:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b818:	bb35      	cbnz	r5, 800b868 <__d2b+0x7c>
 800b81a:	2e00      	cmp	r6, #0
 800b81c:	9301      	str	r3, [sp, #4]
 800b81e:	d028      	beq.n	800b872 <__d2b+0x86>
 800b820:	4668      	mov	r0, sp
 800b822:	9600      	str	r6, [sp, #0]
 800b824:	f7ff fd82 	bl	800b32c <__lo0bits>
 800b828:	9900      	ldr	r1, [sp, #0]
 800b82a:	b300      	cbz	r0, 800b86e <__d2b+0x82>
 800b82c:	9a01      	ldr	r2, [sp, #4]
 800b82e:	f1c0 0320 	rsb	r3, r0, #32
 800b832:	fa02 f303 	lsl.w	r3, r2, r3
 800b836:	430b      	orrs	r3, r1
 800b838:	40c2      	lsrs	r2, r0
 800b83a:	6163      	str	r3, [r4, #20]
 800b83c:	9201      	str	r2, [sp, #4]
 800b83e:	9b01      	ldr	r3, [sp, #4]
 800b840:	61a3      	str	r3, [r4, #24]
 800b842:	2b00      	cmp	r3, #0
 800b844:	bf14      	ite	ne
 800b846:	2202      	movne	r2, #2
 800b848:	2201      	moveq	r2, #1
 800b84a:	6122      	str	r2, [r4, #16]
 800b84c:	b1d5      	cbz	r5, 800b884 <__d2b+0x98>
 800b84e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b852:	4405      	add	r5, r0
 800b854:	f8c9 5000 	str.w	r5, [r9]
 800b858:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b85c:	f8c8 0000 	str.w	r0, [r8]
 800b860:	4620      	mov	r0, r4
 800b862:	b003      	add	sp, #12
 800b864:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b868:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b86c:	e7d5      	b.n	800b81a <__d2b+0x2e>
 800b86e:	6161      	str	r1, [r4, #20]
 800b870:	e7e5      	b.n	800b83e <__d2b+0x52>
 800b872:	a801      	add	r0, sp, #4
 800b874:	f7ff fd5a 	bl	800b32c <__lo0bits>
 800b878:	9b01      	ldr	r3, [sp, #4]
 800b87a:	6163      	str	r3, [r4, #20]
 800b87c:	2201      	movs	r2, #1
 800b87e:	6122      	str	r2, [r4, #16]
 800b880:	3020      	adds	r0, #32
 800b882:	e7e3      	b.n	800b84c <__d2b+0x60>
 800b884:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b888:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b88c:	f8c9 0000 	str.w	r0, [r9]
 800b890:	6918      	ldr	r0, [r3, #16]
 800b892:	f7ff fd2b 	bl	800b2ec <__hi0bits>
 800b896:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b89a:	e7df      	b.n	800b85c <__d2b+0x70>
 800b89c:	0800d174 	.word	0x0800d174
 800b8a0:	0800d185 	.word	0x0800d185

0800b8a4 <_calloc_r>:
 800b8a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b8a6:	fba1 2402 	umull	r2, r4, r1, r2
 800b8aa:	b94c      	cbnz	r4, 800b8c0 <_calloc_r+0x1c>
 800b8ac:	4611      	mov	r1, r2
 800b8ae:	9201      	str	r2, [sp, #4]
 800b8b0:	f7fd feaa 	bl	8009608 <_malloc_r>
 800b8b4:	9a01      	ldr	r2, [sp, #4]
 800b8b6:	4605      	mov	r5, r0
 800b8b8:	b930      	cbnz	r0, 800b8c8 <_calloc_r+0x24>
 800b8ba:	4628      	mov	r0, r5
 800b8bc:	b003      	add	sp, #12
 800b8be:	bd30      	pop	{r4, r5, pc}
 800b8c0:	220c      	movs	r2, #12
 800b8c2:	6002      	str	r2, [r0, #0]
 800b8c4:	2500      	movs	r5, #0
 800b8c6:	e7f8      	b.n	800b8ba <_calloc_r+0x16>
 800b8c8:	4621      	mov	r1, r4
 800b8ca:	f7fd fe29 	bl	8009520 <memset>
 800b8ce:	e7f4      	b.n	800b8ba <_calloc_r+0x16>

0800b8d0 <__ssputs_r>:
 800b8d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b8d4:	688e      	ldr	r6, [r1, #8]
 800b8d6:	429e      	cmp	r6, r3
 800b8d8:	4682      	mov	sl, r0
 800b8da:	460c      	mov	r4, r1
 800b8dc:	4690      	mov	r8, r2
 800b8de:	461f      	mov	r7, r3
 800b8e0:	d838      	bhi.n	800b954 <__ssputs_r+0x84>
 800b8e2:	898a      	ldrh	r2, [r1, #12]
 800b8e4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b8e8:	d032      	beq.n	800b950 <__ssputs_r+0x80>
 800b8ea:	6825      	ldr	r5, [r4, #0]
 800b8ec:	6909      	ldr	r1, [r1, #16]
 800b8ee:	eba5 0901 	sub.w	r9, r5, r1
 800b8f2:	6965      	ldr	r5, [r4, #20]
 800b8f4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b8f8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b8fc:	3301      	adds	r3, #1
 800b8fe:	444b      	add	r3, r9
 800b900:	106d      	asrs	r5, r5, #1
 800b902:	429d      	cmp	r5, r3
 800b904:	bf38      	it	cc
 800b906:	461d      	movcc	r5, r3
 800b908:	0553      	lsls	r3, r2, #21
 800b90a:	d531      	bpl.n	800b970 <__ssputs_r+0xa0>
 800b90c:	4629      	mov	r1, r5
 800b90e:	f7fd fe7b 	bl	8009608 <_malloc_r>
 800b912:	4606      	mov	r6, r0
 800b914:	b950      	cbnz	r0, 800b92c <__ssputs_r+0x5c>
 800b916:	230c      	movs	r3, #12
 800b918:	f8ca 3000 	str.w	r3, [sl]
 800b91c:	89a3      	ldrh	r3, [r4, #12]
 800b91e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b922:	81a3      	strh	r3, [r4, #12]
 800b924:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b928:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b92c:	6921      	ldr	r1, [r4, #16]
 800b92e:	464a      	mov	r2, r9
 800b930:	f7fd fde8 	bl	8009504 <memcpy>
 800b934:	89a3      	ldrh	r3, [r4, #12]
 800b936:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b93a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b93e:	81a3      	strh	r3, [r4, #12]
 800b940:	6126      	str	r6, [r4, #16]
 800b942:	6165      	str	r5, [r4, #20]
 800b944:	444e      	add	r6, r9
 800b946:	eba5 0509 	sub.w	r5, r5, r9
 800b94a:	6026      	str	r6, [r4, #0]
 800b94c:	60a5      	str	r5, [r4, #8]
 800b94e:	463e      	mov	r6, r7
 800b950:	42be      	cmp	r6, r7
 800b952:	d900      	bls.n	800b956 <__ssputs_r+0x86>
 800b954:	463e      	mov	r6, r7
 800b956:	6820      	ldr	r0, [r4, #0]
 800b958:	4632      	mov	r2, r6
 800b95a:	4641      	mov	r1, r8
 800b95c:	f000 f968 	bl	800bc30 <memmove>
 800b960:	68a3      	ldr	r3, [r4, #8]
 800b962:	1b9b      	subs	r3, r3, r6
 800b964:	60a3      	str	r3, [r4, #8]
 800b966:	6823      	ldr	r3, [r4, #0]
 800b968:	4433      	add	r3, r6
 800b96a:	6023      	str	r3, [r4, #0]
 800b96c:	2000      	movs	r0, #0
 800b96e:	e7db      	b.n	800b928 <__ssputs_r+0x58>
 800b970:	462a      	mov	r2, r5
 800b972:	f000 f977 	bl	800bc64 <_realloc_r>
 800b976:	4606      	mov	r6, r0
 800b978:	2800      	cmp	r0, #0
 800b97a:	d1e1      	bne.n	800b940 <__ssputs_r+0x70>
 800b97c:	6921      	ldr	r1, [r4, #16]
 800b97e:	4650      	mov	r0, sl
 800b980:	f7fd fdd6 	bl	8009530 <_free_r>
 800b984:	e7c7      	b.n	800b916 <__ssputs_r+0x46>
	...

0800b988 <_svfiprintf_r>:
 800b988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b98c:	4698      	mov	r8, r3
 800b98e:	898b      	ldrh	r3, [r1, #12]
 800b990:	061b      	lsls	r3, r3, #24
 800b992:	b09d      	sub	sp, #116	; 0x74
 800b994:	4607      	mov	r7, r0
 800b996:	460d      	mov	r5, r1
 800b998:	4614      	mov	r4, r2
 800b99a:	d50e      	bpl.n	800b9ba <_svfiprintf_r+0x32>
 800b99c:	690b      	ldr	r3, [r1, #16]
 800b99e:	b963      	cbnz	r3, 800b9ba <_svfiprintf_r+0x32>
 800b9a0:	2140      	movs	r1, #64	; 0x40
 800b9a2:	f7fd fe31 	bl	8009608 <_malloc_r>
 800b9a6:	6028      	str	r0, [r5, #0]
 800b9a8:	6128      	str	r0, [r5, #16]
 800b9aa:	b920      	cbnz	r0, 800b9b6 <_svfiprintf_r+0x2e>
 800b9ac:	230c      	movs	r3, #12
 800b9ae:	603b      	str	r3, [r7, #0]
 800b9b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b9b4:	e0d1      	b.n	800bb5a <_svfiprintf_r+0x1d2>
 800b9b6:	2340      	movs	r3, #64	; 0x40
 800b9b8:	616b      	str	r3, [r5, #20]
 800b9ba:	2300      	movs	r3, #0
 800b9bc:	9309      	str	r3, [sp, #36]	; 0x24
 800b9be:	2320      	movs	r3, #32
 800b9c0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b9c4:	f8cd 800c 	str.w	r8, [sp, #12]
 800b9c8:	2330      	movs	r3, #48	; 0x30
 800b9ca:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800bb74 <_svfiprintf_r+0x1ec>
 800b9ce:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b9d2:	f04f 0901 	mov.w	r9, #1
 800b9d6:	4623      	mov	r3, r4
 800b9d8:	469a      	mov	sl, r3
 800b9da:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b9de:	b10a      	cbz	r2, 800b9e4 <_svfiprintf_r+0x5c>
 800b9e0:	2a25      	cmp	r2, #37	; 0x25
 800b9e2:	d1f9      	bne.n	800b9d8 <_svfiprintf_r+0x50>
 800b9e4:	ebba 0b04 	subs.w	fp, sl, r4
 800b9e8:	d00b      	beq.n	800ba02 <_svfiprintf_r+0x7a>
 800b9ea:	465b      	mov	r3, fp
 800b9ec:	4622      	mov	r2, r4
 800b9ee:	4629      	mov	r1, r5
 800b9f0:	4638      	mov	r0, r7
 800b9f2:	f7ff ff6d 	bl	800b8d0 <__ssputs_r>
 800b9f6:	3001      	adds	r0, #1
 800b9f8:	f000 80aa 	beq.w	800bb50 <_svfiprintf_r+0x1c8>
 800b9fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b9fe:	445a      	add	r2, fp
 800ba00:	9209      	str	r2, [sp, #36]	; 0x24
 800ba02:	f89a 3000 	ldrb.w	r3, [sl]
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	f000 80a2 	beq.w	800bb50 <_svfiprintf_r+0x1c8>
 800ba0c:	2300      	movs	r3, #0
 800ba0e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ba12:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ba16:	f10a 0a01 	add.w	sl, sl, #1
 800ba1a:	9304      	str	r3, [sp, #16]
 800ba1c:	9307      	str	r3, [sp, #28]
 800ba1e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ba22:	931a      	str	r3, [sp, #104]	; 0x68
 800ba24:	4654      	mov	r4, sl
 800ba26:	2205      	movs	r2, #5
 800ba28:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba2c:	4851      	ldr	r0, [pc, #324]	; (800bb74 <_svfiprintf_r+0x1ec>)
 800ba2e:	f7f4 fbdf 	bl	80001f0 <memchr>
 800ba32:	9a04      	ldr	r2, [sp, #16]
 800ba34:	b9d8      	cbnz	r0, 800ba6e <_svfiprintf_r+0xe6>
 800ba36:	06d0      	lsls	r0, r2, #27
 800ba38:	bf44      	itt	mi
 800ba3a:	2320      	movmi	r3, #32
 800ba3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ba40:	0711      	lsls	r1, r2, #28
 800ba42:	bf44      	itt	mi
 800ba44:	232b      	movmi	r3, #43	; 0x2b
 800ba46:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ba4a:	f89a 3000 	ldrb.w	r3, [sl]
 800ba4e:	2b2a      	cmp	r3, #42	; 0x2a
 800ba50:	d015      	beq.n	800ba7e <_svfiprintf_r+0xf6>
 800ba52:	9a07      	ldr	r2, [sp, #28]
 800ba54:	4654      	mov	r4, sl
 800ba56:	2000      	movs	r0, #0
 800ba58:	f04f 0c0a 	mov.w	ip, #10
 800ba5c:	4621      	mov	r1, r4
 800ba5e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ba62:	3b30      	subs	r3, #48	; 0x30
 800ba64:	2b09      	cmp	r3, #9
 800ba66:	d94e      	bls.n	800bb06 <_svfiprintf_r+0x17e>
 800ba68:	b1b0      	cbz	r0, 800ba98 <_svfiprintf_r+0x110>
 800ba6a:	9207      	str	r2, [sp, #28]
 800ba6c:	e014      	b.n	800ba98 <_svfiprintf_r+0x110>
 800ba6e:	eba0 0308 	sub.w	r3, r0, r8
 800ba72:	fa09 f303 	lsl.w	r3, r9, r3
 800ba76:	4313      	orrs	r3, r2
 800ba78:	9304      	str	r3, [sp, #16]
 800ba7a:	46a2      	mov	sl, r4
 800ba7c:	e7d2      	b.n	800ba24 <_svfiprintf_r+0x9c>
 800ba7e:	9b03      	ldr	r3, [sp, #12]
 800ba80:	1d19      	adds	r1, r3, #4
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	9103      	str	r1, [sp, #12]
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	bfbb      	ittet	lt
 800ba8a:	425b      	neglt	r3, r3
 800ba8c:	f042 0202 	orrlt.w	r2, r2, #2
 800ba90:	9307      	strge	r3, [sp, #28]
 800ba92:	9307      	strlt	r3, [sp, #28]
 800ba94:	bfb8      	it	lt
 800ba96:	9204      	strlt	r2, [sp, #16]
 800ba98:	7823      	ldrb	r3, [r4, #0]
 800ba9a:	2b2e      	cmp	r3, #46	; 0x2e
 800ba9c:	d10c      	bne.n	800bab8 <_svfiprintf_r+0x130>
 800ba9e:	7863      	ldrb	r3, [r4, #1]
 800baa0:	2b2a      	cmp	r3, #42	; 0x2a
 800baa2:	d135      	bne.n	800bb10 <_svfiprintf_r+0x188>
 800baa4:	9b03      	ldr	r3, [sp, #12]
 800baa6:	1d1a      	adds	r2, r3, #4
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	9203      	str	r2, [sp, #12]
 800baac:	2b00      	cmp	r3, #0
 800baae:	bfb8      	it	lt
 800bab0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800bab4:	3402      	adds	r4, #2
 800bab6:	9305      	str	r3, [sp, #20]
 800bab8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800bb84 <_svfiprintf_r+0x1fc>
 800babc:	7821      	ldrb	r1, [r4, #0]
 800babe:	2203      	movs	r2, #3
 800bac0:	4650      	mov	r0, sl
 800bac2:	f7f4 fb95 	bl	80001f0 <memchr>
 800bac6:	b140      	cbz	r0, 800bada <_svfiprintf_r+0x152>
 800bac8:	2340      	movs	r3, #64	; 0x40
 800baca:	eba0 000a 	sub.w	r0, r0, sl
 800bace:	fa03 f000 	lsl.w	r0, r3, r0
 800bad2:	9b04      	ldr	r3, [sp, #16]
 800bad4:	4303      	orrs	r3, r0
 800bad6:	3401      	adds	r4, #1
 800bad8:	9304      	str	r3, [sp, #16]
 800bada:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bade:	4826      	ldr	r0, [pc, #152]	; (800bb78 <_svfiprintf_r+0x1f0>)
 800bae0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bae4:	2206      	movs	r2, #6
 800bae6:	f7f4 fb83 	bl	80001f0 <memchr>
 800baea:	2800      	cmp	r0, #0
 800baec:	d038      	beq.n	800bb60 <_svfiprintf_r+0x1d8>
 800baee:	4b23      	ldr	r3, [pc, #140]	; (800bb7c <_svfiprintf_r+0x1f4>)
 800baf0:	bb1b      	cbnz	r3, 800bb3a <_svfiprintf_r+0x1b2>
 800baf2:	9b03      	ldr	r3, [sp, #12]
 800baf4:	3307      	adds	r3, #7
 800baf6:	f023 0307 	bic.w	r3, r3, #7
 800bafa:	3308      	adds	r3, #8
 800bafc:	9303      	str	r3, [sp, #12]
 800bafe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bb00:	4433      	add	r3, r6
 800bb02:	9309      	str	r3, [sp, #36]	; 0x24
 800bb04:	e767      	b.n	800b9d6 <_svfiprintf_r+0x4e>
 800bb06:	fb0c 3202 	mla	r2, ip, r2, r3
 800bb0a:	460c      	mov	r4, r1
 800bb0c:	2001      	movs	r0, #1
 800bb0e:	e7a5      	b.n	800ba5c <_svfiprintf_r+0xd4>
 800bb10:	2300      	movs	r3, #0
 800bb12:	3401      	adds	r4, #1
 800bb14:	9305      	str	r3, [sp, #20]
 800bb16:	4619      	mov	r1, r3
 800bb18:	f04f 0c0a 	mov.w	ip, #10
 800bb1c:	4620      	mov	r0, r4
 800bb1e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bb22:	3a30      	subs	r2, #48	; 0x30
 800bb24:	2a09      	cmp	r2, #9
 800bb26:	d903      	bls.n	800bb30 <_svfiprintf_r+0x1a8>
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	d0c5      	beq.n	800bab8 <_svfiprintf_r+0x130>
 800bb2c:	9105      	str	r1, [sp, #20]
 800bb2e:	e7c3      	b.n	800bab8 <_svfiprintf_r+0x130>
 800bb30:	fb0c 2101 	mla	r1, ip, r1, r2
 800bb34:	4604      	mov	r4, r0
 800bb36:	2301      	movs	r3, #1
 800bb38:	e7f0      	b.n	800bb1c <_svfiprintf_r+0x194>
 800bb3a:	ab03      	add	r3, sp, #12
 800bb3c:	9300      	str	r3, [sp, #0]
 800bb3e:	462a      	mov	r2, r5
 800bb40:	4b0f      	ldr	r3, [pc, #60]	; (800bb80 <_svfiprintf_r+0x1f8>)
 800bb42:	a904      	add	r1, sp, #16
 800bb44:	4638      	mov	r0, r7
 800bb46:	f7fd fe73 	bl	8009830 <_printf_float>
 800bb4a:	1c42      	adds	r2, r0, #1
 800bb4c:	4606      	mov	r6, r0
 800bb4e:	d1d6      	bne.n	800bafe <_svfiprintf_r+0x176>
 800bb50:	89ab      	ldrh	r3, [r5, #12]
 800bb52:	065b      	lsls	r3, r3, #25
 800bb54:	f53f af2c 	bmi.w	800b9b0 <_svfiprintf_r+0x28>
 800bb58:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bb5a:	b01d      	add	sp, #116	; 0x74
 800bb5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb60:	ab03      	add	r3, sp, #12
 800bb62:	9300      	str	r3, [sp, #0]
 800bb64:	462a      	mov	r2, r5
 800bb66:	4b06      	ldr	r3, [pc, #24]	; (800bb80 <_svfiprintf_r+0x1f8>)
 800bb68:	a904      	add	r1, sp, #16
 800bb6a:	4638      	mov	r0, r7
 800bb6c:	f7fe f904 	bl	8009d78 <_printf_i>
 800bb70:	e7eb      	b.n	800bb4a <_svfiprintf_r+0x1c2>
 800bb72:	bf00      	nop
 800bb74:	0800d2e4 	.word	0x0800d2e4
 800bb78:	0800d2ee 	.word	0x0800d2ee
 800bb7c:	08009831 	.word	0x08009831
 800bb80:	0800b8d1 	.word	0x0800b8d1
 800bb84:	0800d2ea 	.word	0x0800d2ea

0800bb88 <_read_r>:
 800bb88:	b538      	push	{r3, r4, r5, lr}
 800bb8a:	4d07      	ldr	r5, [pc, #28]	; (800bba8 <_read_r+0x20>)
 800bb8c:	4604      	mov	r4, r0
 800bb8e:	4608      	mov	r0, r1
 800bb90:	4611      	mov	r1, r2
 800bb92:	2200      	movs	r2, #0
 800bb94:	602a      	str	r2, [r5, #0]
 800bb96:	461a      	mov	r2, r3
 800bb98:	f7f6 f9de 	bl	8001f58 <_read>
 800bb9c:	1c43      	adds	r3, r0, #1
 800bb9e:	d102      	bne.n	800bba6 <_read_r+0x1e>
 800bba0:	682b      	ldr	r3, [r5, #0]
 800bba2:	b103      	cbz	r3, 800bba6 <_read_r+0x1e>
 800bba4:	6023      	str	r3, [r4, #0]
 800bba6:	bd38      	pop	{r3, r4, r5, pc}
 800bba8:	20005194 	.word	0x20005194

0800bbac <__assert_func>:
 800bbac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bbae:	4614      	mov	r4, r2
 800bbb0:	461a      	mov	r2, r3
 800bbb2:	4b09      	ldr	r3, [pc, #36]	; (800bbd8 <__assert_func+0x2c>)
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	4605      	mov	r5, r0
 800bbb8:	68d8      	ldr	r0, [r3, #12]
 800bbba:	b14c      	cbz	r4, 800bbd0 <__assert_func+0x24>
 800bbbc:	4b07      	ldr	r3, [pc, #28]	; (800bbdc <__assert_func+0x30>)
 800bbbe:	9100      	str	r1, [sp, #0]
 800bbc0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bbc4:	4906      	ldr	r1, [pc, #24]	; (800bbe0 <__assert_func+0x34>)
 800bbc6:	462b      	mov	r3, r5
 800bbc8:	f000 f80e 	bl	800bbe8 <fiprintf>
 800bbcc:	f000 faa0 	bl	800c110 <abort>
 800bbd0:	4b04      	ldr	r3, [pc, #16]	; (800bbe4 <__assert_func+0x38>)
 800bbd2:	461c      	mov	r4, r3
 800bbd4:	e7f3      	b.n	800bbbe <__assert_func+0x12>
 800bbd6:	bf00      	nop
 800bbd8:	2000041c 	.word	0x2000041c
 800bbdc:	0800d2f5 	.word	0x0800d2f5
 800bbe0:	0800d302 	.word	0x0800d302
 800bbe4:	0800d330 	.word	0x0800d330

0800bbe8 <fiprintf>:
 800bbe8:	b40e      	push	{r1, r2, r3}
 800bbea:	b503      	push	{r0, r1, lr}
 800bbec:	4601      	mov	r1, r0
 800bbee:	ab03      	add	r3, sp, #12
 800bbf0:	4805      	ldr	r0, [pc, #20]	; (800bc08 <fiprintf+0x20>)
 800bbf2:	f853 2b04 	ldr.w	r2, [r3], #4
 800bbf6:	6800      	ldr	r0, [r0, #0]
 800bbf8:	9301      	str	r3, [sp, #4]
 800bbfa:	f000 f88b 	bl	800bd14 <_vfiprintf_r>
 800bbfe:	b002      	add	sp, #8
 800bc00:	f85d eb04 	ldr.w	lr, [sp], #4
 800bc04:	b003      	add	sp, #12
 800bc06:	4770      	bx	lr
 800bc08:	2000041c 	.word	0x2000041c

0800bc0c <__ascii_mbtowc>:
 800bc0c:	b082      	sub	sp, #8
 800bc0e:	b901      	cbnz	r1, 800bc12 <__ascii_mbtowc+0x6>
 800bc10:	a901      	add	r1, sp, #4
 800bc12:	b142      	cbz	r2, 800bc26 <__ascii_mbtowc+0x1a>
 800bc14:	b14b      	cbz	r3, 800bc2a <__ascii_mbtowc+0x1e>
 800bc16:	7813      	ldrb	r3, [r2, #0]
 800bc18:	600b      	str	r3, [r1, #0]
 800bc1a:	7812      	ldrb	r2, [r2, #0]
 800bc1c:	1e10      	subs	r0, r2, #0
 800bc1e:	bf18      	it	ne
 800bc20:	2001      	movne	r0, #1
 800bc22:	b002      	add	sp, #8
 800bc24:	4770      	bx	lr
 800bc26:	4610      	mov	r0, r2
 800bc28:	e7fb      	b.n	800bc22 <__ascii_mbtowc+0x16>
 800bc2a:	f06f 0001 	mvn.w	r0, #1
 800bc2e:	e7f8      	b.n	800bc22 <__ascii_mbtowc+0x16>

0800bc30 <memmove>:
 800bc30:	4288      	cmp	r0, r1
 800bc32:	b510      	push	{r4, lr}
 800bc34:	eb01 0402 	add.w	r4, r1, r2
 800bc38:	d902      	bls.n	800bc40 <memmove+0x10>
 800bc3a:	4284      	cmp	r4, r0
 800bc3c:	4623      	mov	r3, r4
 800bc3e:	d807      	bhi.n	800bc50 <memmove+0x20>
 800bc40:	1e43      	subs	r3, r0, #1
 800bc42:	42a1      	cmp	r1, r4
 800bc44:	d008      	beq.n	800bc58 <memmove+0x28>
 800bc46:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bc4a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bc4e:	e7f8      	b.n	800bc42 <memmove+0x12>
 800bc50:	4402      	add	r2, r0
 800bc52:	4601      	mov	r1, r0
 800bc54:	428a      	cmp	r2, r1
 800bc56:	d100      	bne.n	800bc5a <memmove+0x2a>
 800bc58:	bd10      	pop	{r4, pc}
 800bc5a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bc5e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bc62:	e7f7      	b.n	800bc54 <memmove+0x24>

0800bc64 <_realloc_r>:
 800bc64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc68:	4680      	mov	r8, r0
 800bc6a:	4614      	mov	r4, r2
 800bc6c:	460e      	mov	r6, r1
 800bc6e:	b921      	cbnz	r1, 800bc7a <_realloc_r+0x16>
 800bc70:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bc74:	4611      	mov	r1, r2
 800bc76:	f7fd bcc7 	b.w	8009608 <_malloc_r>
 800bc7a:	b92a      	cbnz	r2, 800bc88 <_realloc_r+0x24>
 800bc7c:	f7fd fc58 	bl	8009530 <_free_r>
 800bc80:	4625      	mov	r5, r4
 800bc82:	4628      	mov	r0, r5
 800bc84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc88:	f000 faae 	bl	800c1e8 <_malloc_usable_size_r>
 800bc8c:	4284      	cmp	r4, r0
 800bc8e:	4607      	mov	r7, r0
 800bc90:	d802      	bhi.n	800bc98 <_realloc_r+0x34>
 800bc92:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bc96:	d812      	bhi.n	800bcbe <_realloc_r+0x5a>
 800bc98:	4621      	mov	r1, r4
 800bc9a:	4640      	mov	r0, r8
 800bc9c:	f7fd fcb4 	bl	8009608 <_malloc_r>
 800bca0:	4605      	mov	r5, r0
 800bca2:	2800      	cmp	r0, #0
 800bca4:	d0ed      	beq.n	800bc82 <_realloc_r+0x1e>
 800bca6:	42bc      	cmp	r4, r7
 800bca8:	4622      	mov	r2, r4
 800bcaa:	4631      	mov	r1, r6
 800bcac:	bf28      	it	cs
 800bcae:	463a      	movcs	r2, r7
 800bcb0:	f7fd fc28 	bl	8009504 <memcpy>
 800bcb4:	4631      	mov	r1, r6
 800bcb6:	4640      	mov	r0, r8
 800bcb8:	f7fd fc3a 	bl	8009530 <_free_r>
 800bcbc:	e7e1      	b.n	800bc82 <_realloc_r+0x1e>
 800bcbe:	4635      	mov	r5, r6
 800bcc0:	e7df      	b.n	800bc82 <_realloc_r+0x1e>

0800bcc2 <__sfputc_r>:
 800bcc2:	6893      	ldr	r3, [r2, #8]
 800bcc4:	3b01      	subs	r3, #1
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	b410      	push	{r4}
 800bcca:	6093      	str	r3, [r2, #8]
 800bccc:	da08      	bge.n	800bce0 <__sfputc_r+0x1e>
 800bcce:	6994      	ldr	r4, [r2, #24]
 800bcd0:	42a3      	cmp	r3, r4
 800bcd2:	db01      	blt.n	800bcd8 <__sfputc_r+0x16>
 800bcd4:	290a      	cmp	r1, #10
 800bcd6:	d103      	bne.n	800bce0 <__sfputc_r+0x1e>
 800bcd8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bcdc:	f000 b94a 	b.w	800bf74 <__swbuf_r>
 800bce0:	6813      	ldr	r3, [r2, #0]
 800bce2:	1c58      	adds	r0, r3, #1
 800bce4:	6010      	str	r0, [r2, #0]
 800bce6:	7019      	strb	r1, [r3, #0]
 800bce8:	4608      	mov	r0, r1
 800bcea:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bcee:	4770      	bx	lr

0800bcf0 <__sfputs_r>:
 800bcf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcf2:	4606      	mov	r6, r0
 800bcf4:	460f      	mov	r7, r1
 800bcf6:	4614      	mov	r4, r2
 800bcf8:	18d5      	adds	r5, r2, r3
 800bcfa:	42ac      	cmp	r4, r5
 800bcfc:	d101      	bne.n	800bd02 <__sfputs_r+0x12>
 800bcfe:	2000      	movs	r0, #0
 800bd00:	e007      	b.n	800bd12 <__sfputs_r+0x22>
 800bd02:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd06:	463a      	mov	r2, r7
 800bd08:	4630      	mov	r0, r6
 800bd0a:	f7ff ffda 	bl	800bcc2 <__sfputc_r>
 800bd0e:	1c43      	adds	r3, r0, #1
 800bd10:	d1f3      	bne.n	800bcfa <__sfputs_r+0xa>
 800bd12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800bd14 <_vfiprintf_r>:
 800bd14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd18:	460d      	mov	r5, r1
 800bd1a:	b09d      	sub	sp, #116	; 0x74
 800bd1c:	4614      	mov	r4, r2
 800bd1e:	4698      	mov	r8, r3
 800bd20:	4606      	mov	r6, r0
 800bd22:	b118      	cbz	r0, 800bd2c <_vfiprintf_r+0x18>
 800bd24:	6983      	ldr	r3, [r0, #24]
 800bd26:	b90b      	cbnz	r3, 800bd2c <_vfiprintf_r+0x18>
 800bd28:	f7fd fb22 	bl	8009370 <__sinit>
 800bd2c:	4b89      	ldr	r3, [pc, #548]	; (800bf54 <_vfiprintf_r+0x240>)
 800bd2e:	429d      	cmp	r5, r3
 800bd30:	d11b      	bne.n	800bd6a <_vfiprintf_r+0x56>
 800bd32:	6875      	ldr	r5, [r6, #4]
 800bd34:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bd36:	07d9      	lsls	r1, r3, #31
 800bd38:	d405      	bmi.n	800bd46 <_vfiprintf_r+0x32>
 800bd3a:	89ab      	ldrh	r3, [r5, #12]
 800bd3c:	059a      	lsls	r2, r3, #22
 800bd3e:	d402      	bmi.n	800bd46 <_vfiprintf_r+0x32>
 800bd40:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bd42:	f7f6 fd49 	bl	80027d8 <__retarget_lock_acquire_recursive>
 800bd46:	89ab      	ldrh	r3, [r5, #12]
 800bd48:	071b      	lsls	r3, r3, #28
 800bd4a:	d501      	bpl.n	800bd50 <_vfiprintf_r+0x3c>
 800bd4c:	692b      	ldr	r3, [r5, #16]
 800bd4e:	b9eb      	cbnz	r3, 800bd8c <_vfiprintf_r+0x78>
 800bd50:	4629      	mov	r1, r5
 800bd52:	4630      	mov	r0, r6
 800bd54:	f000 f96e 	bl	800c034 <__swsetup_r>
 800bd58:	b1c0      	cbz	r0, 800bd8c <_vfiprintf_r+0x78>
 800bd5a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bd5c:	07dc      	lsls	r4, r3, #31
 800bd5e:	d50e      	bpl.n	800bd7e <_vfiprintf_r+0x6a>
 800bd60:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bd64:	b01d      	add	sp, #116	; 0x74
 800bd66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd6a:	4b7b      	ldr	r3, [pc, #492]	; (800bf58 <_vfiprintf_r+0x244>)
 800bd6c:	429d      	cmp	r5, r3
 800bd6e:	d101      	bne.n	800bd74 <_vfiprintf_r+0x60>
 800bd70:	68b5      	ldr	r5, [r6, #8]
 800bd72:	e7df      	b.n	800bd34 <_vfiprintf_r+0x20>
 800bd74:	4b79      	ldr	r3, [pc, #484]	; (800bf5c <_vfiprintf_r+0x248>)
 800bd76:	429d      	cmp	r5, r3
 800bd78:	bf08      	it	eq
 800bd7a:	68f5      	ldreq	r5, [r6, #12]
 800bd7c:	e7da      	b.n	800bd34 <_vfiprintf_r+0x20>
 800bd7e:	89ab      	ldrh	r3, [r5, #12]
 800bd80:	0598      	lsls	r0, r3, #22
 800bd82:	d4ed      	bmi.n	800bd60 <_vfiprintf_r+0x4c>
 800bd84:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bd86:	f7f6 fd3b 	bl	8002800 <__retarget_lock_release_recursive>
 800bd8a:	e7e9      	b.n	800bd60 <_vfiprintf_r+0x4c>
 800bd8c:	2300      	movs	r3, #0
 800bd8e:	9309      	str	r3, [sp, #36]	; 0x24
 800bd90:	2320      	movs	r3, #32
 800bd92:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bd96:	f8cd 800c 	str.w	r8, [sp, #12]
 800bd9a:	2330      	movs	r3, #48	; 0x30
 800bd9c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800bf60 <_vfiprintf_r+0x24c>
 800bda0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bda4:	f04f 0901 	mov.w	r9, #1
 800bda8:	4623      	mov	r3, r4
 800bdaa:	469a      	mov	sl, r3
 800bdac:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bdb0:	b10a      	cbz	r2, 800bdb6 <_vfiprintf_r+0xa2>
 800bdb2:	2a25      	cmp	r2, #37	; 0x25
 800bdb4:	d1f9      	bne.n	800bdaa <_vfiprintf_r+0x96>
 800bdb6:	ebba 0b04 	subs.w	fp, sl, r4
 800bdba:	d00b      	beq.n	800bdd4 <_vfiprintf_r+0xc0>
 800bdbc:	465b      	mov	r3, fp
 800bdbe:	4622      	mov	r2, r4
 800bdc0:	4629      	mov	r1, r5
 800bdc2:	4630      	mov	r0, r6
 800bdc4:	f7ff ff94 	bl	800bcf0 <__sfputs_r>
 800bdc8:	3001      	adds	r0, #1
 800bdca:	f000 80aa 	beq.w	800bf22 <_vfiprintf_r+0x20e>
 800bdce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bdd0:	445a      	add	r2, fp
 800bdd2:	9209      	str	r2, [sp, #36]	; 0x24
 800bdd4:	f89a 3000 	ldrb.w	r3, [sl]
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	f000 80a2 	beq.w	800bf22 <_vfiprintf_r+0x20e>
 800bdde:	2300      	movs	r3, #0
 800bde0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bde4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bde8:	f10a 0a01 	add.w	sl, sl, #1
 800bdec:	9304      	str	r3, [sp, #16]
 800bdee:	9307      	str	r3, [sp, #28]
 800bdf0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bdf4:	931a      	str	r3, [sp, #104]	; 0x68
 800bdf6:	4654      	mov	r4, sl
 800bdf8:	2205      	movs	r2, #5
 800bdfa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bdfe:	4858      	ldr	r0, [pc, #352]	; (800bf60 <_vfiprintf_r+0x24c>)
 800be00:	f7f4 f9f6 	bl	80001f0 <memchr>
 800be04:	9a04      	ldr	r2, [sp, #16]
 800be06:	b9d8      	cbnz	r0, 800be40 <_vfiprintf_r+0x12c>
 800be08:	06d1      	lsls	r1, r2, #27
 800be0a:	bf44      	itt	mi
 800be0c:	2320      	movmi	r3, #32
 800be0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800be12:	0713      	lsls	r3, r2, #28
 800be14:	bf44      	itt	mi
 800be16:	232b      	movmi	r3, #43	; 0x2b
 800be18:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800be1c:	f89a 3000 	ldrb.w	r3, [sl]
 800be20:	2b2a      	cmp	r3, #42	; 0x2a
 800be22:	d015      	beq.n	800be50 <_vfiprintf_r+0x13c>
 800be24:	9a07      	ldr	r2, [sp, #28]
 800be26:	4654      	mov	r4, sl
 800be28:	2000      	movs	r0, #0
 800be2a:	f04f 0c0a 	mov.w	ip, #10
 800be2e:	4621      	mov	r1, r4
 800be30:	f811 3b01 	ldrb.w	r3, [r1], #1
 800be34:	3b30      	subs	r3, #48	; 0x30
 800be36:	2b09      	cmp	r3, #9
 800be38:	d94e      	bls.n	800bed8 <_vfiprintf_r+0x1c4>
 800be3a:	b1b0      	cbz	r0, 800be6a <_vfiprintf_r+0x156>
 800be3c:	9207      	str	r2, [sp, #28]
 800be3e:	e014      	b.n	800be6a <_vfiprintf_r+0x156>
 800be40:	eba0 0308 	sub.w	r3, r0, r8
 800be44:	fa09 f303 	lsl.w	r3, r9, r3
 800be48:	4313      	orrs	r3, r2
 800be4a:	9304      	str	r3, [sp, #16]
 800be4c:	46a2      	mov	sl, r4
 800be4e:	e7d2      	b.n	800bdf6 <_vfiprintf_r+0xe2>
 800be50:	9b03      	ldr	r3, [sp, #12]
 800be52:	1d19      	adds	r1, r3, #4
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	9103      	str	r1, [sp, #12]
 800be58:	2b00      	cmp	r3, #0
 800be5a:	bfbb      	ittet	lt
 800be5c:	425b      	neglt	r3, r3
 800be5e:	f042 0202 	orrlt.w	r2, r2, #2
 800be62:	9307      	strge	r3, [sp, #28]
 800be64:	9307      	strlt	r3, [sp, #28]
 800be66:	bfb8      	it	lt
 800be68:	9204      	strlt	r2, [sp, #16]
 800be6a:	7823      	ldrb	r3, [r4, #0]
 800be6c:	2b2e      	cmp	r3, #46	; 0x2e
 800be6e:	d10c      	bne.n	800be8a <_vfiprintf_r+0x176>
 800be70:	7863      	ldrb	r3, [r4, #1]
 800be72:	2b2a      	cmp	r3, #42	; 0x2a
 800be74:	d135      	bne.n	800bee2 <_vfiprintf_r+0x1ce>
 800be76:	9b03      	ldr	r3, [sp, #12]
 800be78:	1d1a      	adds	r2, r3, #4
 800be7a:	681b      	ldr	r3, [r3, #0]
 800be7c:	9203      	str	r2, [sp, #12]
 800be7e:	2b00      	cmp	r3, #0
 800be80:	bfb8      	it	lt
 800be82:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800be86:	3402      	adds	r4, #2
 800be88:	9305      	str	r3, [sp, #20]
 800be8a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800bf70 <_vfiprintf_r+0x25c>
 800be8e:	7821      	ldrb	r1, [r4, #0]
 800be90:	2203      	movs	r2, #3
 800be92:	4650      	mov	r0, sl
 800be94:	f7f4 f9ac 	bl	80001f0 <memchr>
 800be98:	b140      	cbz	r0, 800beac <_vfiprintf_r+0x198>
 800be9a:	2340      	movs	r3, #64	; 0x40
 800be9c:	eba0 000a 	sub.w	r0, r0, sl
 800bea0:	fa03 f000 	lsl.w	r0, r3, r0
 800bea4:	9b04      	ldr	r3, [sp, #16]
 800bea6:	4303      	orrs	r3, r0
 800bea8:	3401      	adds	r4, #1
 800beaa:	9304      	str	r3, [sp, #16]
 800beac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800beb0:	482c      	ldr	r0, [pc, #176]	; (800bf64 <_vfiprintf_r+0x250>)
 800beb2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800beb6:	2206      	movs	r2, #6
 800beb8:	f7f4 f99a 	bl	80001f0 <memchr>
 800bebc:	2800      	cmp	r0, #0
 800bebe:	d03f      	beq.n	800bf40 <_vfiprintf_r+0x22c>
 800bec0:	4b29      	ldr	r3, [pc, #164]	; (800bf68 <_vfiprintf_r+0x254>)
 800bec2:	bb1b      	cbnz	r3, 800bf0c <_vfiprintf_r+0x1f8>
 800bec4:	9b03      	ldr	r3, [sp, #12]
 800bec6:	3307      	adds	r3, #7
 800bec8:	f023 0307 	bic.w	r3, r3, #7
 800becc:	3308      	adds	r3, #8
 800bece:	9303      	str	r3, [sp, #12]
 800bed0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bed2:	443b      	add	r3, r7
 800bed4:	9309      	str	r3, [sp, #36]	; 0x24
 800bed6:	e767      	b.n	800bda8 <_vfiprintf_r+0x94>
 800bed8:	fb0c 3202 	mla	r2, ip, r2, r3
 800bedc:	460c      	mov	r4, r1
 800bede:	2001      	movs	r0, #1
 800bee0:	e7a5      	b.n	800be2e <_vfiprintf_r+0x11a>
 800bee2:	2300      	movs	r3, #0
 800bee4:	3401      	adds	r4, #1
 800bee6:	9305      	str	r3, [sp, #20]
 800bee8:	4619      	mov	r1, r3
 800beea:	f04f 0c0a 	mov.w	ip, #10
 800beee:	4620      	mov	r0, r4
 800bef0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bef4:	3a30      	subs	r2, #48	; 0x30
 800bef6:	2a09      	cmp	r2, #9
 800bef8:	d903      	bls.n	800bf02 <_vfiprintf_r+0x1ee>
 800befa:	2b00      	cmp	r3, #0
 800befc:	d0c5      	beq.n	800be8a <_vfiprintf_r+0x176>
 800befe:	9105      	str	r1, [sp, #20]
 800bf00:	e7c3      	b.n	800be8a <_vfiprintf_r+0x176>
 800bf02:	fb0c 2101 	mla	r1, ip, r1, r2
 800bf06:	4604      	mov	r4, r0
 800bf08:	2301      	movs	r3, #1
 800bf0a:	e7f0      	b.n	800beee <_vfiprintf_r+0x1da>
 800bf0c:	ab03      	add	r3, sp, #12
 800bf0e:	9300      	str	r3, [sp, #0]
 800bf10:	462a      	mov	r2, r5
 800bf12:	4b16      	ldr	r3, [pc, #88]	; (800bf6c <_vfiprintf_r+0x258>)
 800bf14:	a904      	add	r1, sp, #16
 800bf16:	4630      	mov	r0, r6
 800bf18:	f7fd fc8a 	bl	8009830 <_printf_float>
 800bf1c:	4607      	mov	r7, r0
 800bf1e:	1c78      	adds	r0, r7, #1
 800bf20:	d1d6      	bne.n	800bed0 <_vfiprintf_r+0x1bc>
 800bf22:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bf24:	07d9      	lsls	r1, r3, #31
 800bf26:	d405      	bmi.n	800bf34 <_vfiprintf_r+0x220>
 800bf28:	89ab      	ldrh	r3, [r5, #12]
 800bf2a:	059a      	lsls	r2, r3, #22
 800bf2c:	d402      	bmi.n	800bf34 <_vfiprintf_r+0x220>
 800bf2e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bf30:	f7f6 fc66 	bl	8002800 <__retarget_lock_release_recursive>
 800bf34:	89ab      	ldrh	r3, [r5, #12]
 800bf36:	065b      	lsls	r3, r3, #25
 800bf38:	f53f af12 	bmi.w	800bd60 <_vfiprintf_r+0x4c>
 800bf3c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bf3e:	e711      	b.n	800bd64 <_vfiprintf_r+0x50>
 800bf40:	ab03      	add	r3, sp, #12
 800bf42:	9300      	str	r3, [sp, #0]
 800bf44:	462a      	mov	r2, r5
 800bf46:	4b09      	ldr	r3, [pc, #36]	; (800bf6c <_vfiprintf_r+0x258>)
 800bf48:	a904      	add	r1, sp, #16
 800bf4a:	4630      	mov	r0, r6
 800bf4c:	f7fd ff14 	bl	8009d78 <_printf_i>
 800bf50:	e7e4      	b.n	800bf1c <_vfiprintf_r+0x208>
 800bf52:	bf00      	nop
 800bf54:	0800cf7c 	.word	0x0800cf7c
 800bf58:	0800cf9c 	.word	0x0800cf9c
 800bf5c:	0800cf5c 	.word	0x0800cf5c
 800bf60:	0800d2e4 	.word	0x0800d2e4
 800bf64:	0800d2ee 	.word	0x0800d2ee
 800bf68:	08009831 	.word	0x08009831
 800bf6c:	0800bcf1 	.word	0x0800bcf1
 800bf70:	0800d2ea 	.word	0x0800d2ea

0800bf74 <__swbuf_r>:
 800bf74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf76:	460e      	mov	r6, r1
 800bf78:	4614      	mov	r4, r2
 800bf7a:	4605      	mov	r5, r0
 800bf7c:	b118      	cbz	r0, 800bf86 <__swbuf_r+0x12>
 800bf7e:	6983      	ldr	r3, [r0, #24]
 800bf80:	b90b      	cbnz	r3, 800bf86 <__swbuf_r+0x12>
 800bf82:	f7fd f9f5 	bl	8009370 <__sinit>
 800bf86:	4b21      	ldr	r3, [pc, #132]	; (800c00c <__swbuf_r+0x98>)
 800bf88:	429c      	cmp	r4, r3
 800bf8a:	d12b      	bne.n	800bfe4 <__swbuf_r+0x70>
 800bf8c:	686c      	ldr	r4, [r5, #4]
 800bf8e:	69a3      	ldr	r3, [r4, #24]
 800bf90:	60a3      	str	r3, [r4, #8]
 800bf92:	89a3      	ldrh	r3, [r4, #12]
 800bf94:	071a      	lsls	r2, r3, #28
 800bf96:	d52f      	bpl.n	800bff8 <__swbuf_r+0x84>
 800bf98:	6923      	ldr	r3, [r4, #16]
 800bf9a:	b36b      	cbz	r3, 800bff8 <__swbuf_r+0x84>
 800bf9c:	6923      	ldr	r3, [r4, #16]
 800bf9e:	6820      	ldr	r0, [r4, #0]
 800bfa0:	1ac0      	subs	r0, r0, r3
 800bfa2:	6963      	ldr	r3, [r4, #20]
 800bfa4:	b2f6      	uxtb	r6, r6
 800bfa6:	4283      	cmp	r3, r0
 800bfa8:	4637      	mov	r7, r6
 800bfaa:	dc04      	bgt.n	800bfb6 <__swbuf_r+0x42>
 800bfac:	4621      	mov	r1, r4
 800bfae:	4628      	mov	r0, r5
 800bfb0:	f7ff f896 	bl	800b0e0 <_fflush_r>
 800bfb4:	bb30      	cbnz	r0, 800c004 <__swbuf_r+0x90>
 800bfb6:	68a3      	ldr	r3, [r4, #8]
 800bfb8:	3b01      	subs	r3, #1
 800bfba:	60a3      	str	r3, [r4, #8]
 800bfbc:	6823      	ldr	r3, [r4, #0]
 800bfbe:	1c5a      	adds	r2, r3, #1
 800bfc0:	6022      	str	r2, [r4, #0]
 800bfc2:	701e      	strb	r6, [r3, #0]
 800bfc4:	6963      	ldr	r3, [r4, #20]
 800bfc6:	3001      	adds	r0, #1
 800bfc8:	4283      	cmp	r3, r0
 800bfca:	d004      	beq.n	800bfd6 <__swbuf_r+0x62>
 800bfcc:	89a3      	ldrh	r3, [r4, #12]
 800bfce:	07db      	lsls	r3, r3, #31
 800bfd0:	d506      	bpl.n	800bfe0 <__swbuf_r+0x6c>
 800bfd2:	2e0a      	cmp	r6, #10
 800bfd4:	d104      	bne.n	800bfe0 <__swbuf_r+0x6c>
 800bfd6:	4621      	mov	r1, r4
 800bfd8:	4628      	mov	r0, r5
 800bfda:	f7ff f881 	bl	800b0e0 <_fflush_r>
 800bfde:	b988      	cbnz	r0, 800c004 <__swbuf_r+0x90>
 800bfe0:	4638      	mov	r0, r7
 800bfe2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bfe4:	4b0a      	ldr	r3, [pc, #40]	; (800c010 <__swbuf_r+0x9c>)
 800bfe6:	429c      	cmp	r4, r3
 800bfe8:	d101      	bne.n	800bfee <__swbuf_r+0x7a>
 800bfea:	68ac      	ldr	r4, [r5, #8]
 800bfec:	e7cf      	b.n	800bf8e <__swbuf_r+0x1a>
 800bfee:	4b09      	ldr	r3, [pc, #36]	; (800c014 <__swbuf_r+0xa0>)
 800bff0:	429c      	cmp	r4, r3
 800bff2:	bf08      	it	eq
 800bff4:	68ec      	ldreq	r4, [r5, #12]
 800bff6:	e7ca      	b.n	800bf8e <__swbuf_r+0x1a>
 800bff8:	4621      	mov	r1, r4
 800bffa:	4628      	mov	r0, r5
 800bffc:	f000 f81a 	bl	800c034 <__swsetup_r>
 800c000:	2800      	cmp	r0, #0
 800c002:	d0cb      	beq.n	800bf9c <__swbuf_r+0x28>
 800c004:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800c008:	e7ea      	b.n	800bfe0 <__swbuf_r+0x6c>
 800c00a:	bf00      	nop
 800c00c:	0800cf7c 	.word	0x0800cf7c
 800c010:	0800cf9c 	.word	0x0800cf9c
 800c014:	0800cf5c 	.word	0x0800cf5c

0800c018 <__ascii_wctomb>:
 800c018:	b149      	cbz	r1, 800c02e <__ascii_wctomb+0x16>
 800c01a:	2aff      	cmp	r2, #255	; 0xff
 800c01c:	bf85      	ittet	hi
 800c01e:	238a      	movhi	r3, #138	; 0x8a
 800c020:	6003      	strhi	r3, [r0, #0]
 800c022:	700a      	strbls	r2, [r1, #0]
 800c024:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800c028:	bf98      	it	ls
 800c02a:	2001      	movls	r0, #1
 800c02c:	4770      	bx	lr
 800c02e:	4608      	mov	r0, r1
 800c030:	4770      	bx	lr
	...

0800c034 <__swsetup_r>:
 800c034:	4b32      	ldr	r3, [pc, #200]	; (800c100 <__swsetup_r+0xcc>)
 800c036:	b570      	push	{r4, r5, r6, lr}
 800c038:	681d      	ldr	r5, [r3, #0]
 800c03a:	4606      	mov	r6, r0
 800c03c:	460c      	mov	r4, r1
 800c03e:	b125      	cbz	r5, 800c04a <__swsetup_r+0x16>
 800c040:	69ab      	ldr	r3, [r5, #24]
 800c042:	b913      	cbnz	r3, 800c04a <__swsetup_r+0x16>
 800c044:	4628      	mov	r0, r5
 800c046:	f7fd f993 	bl	8009370 <__sinit>
 800c04a:	4b2e      	ldr	r3, [pc, #184]	; (800c104 <__swsetup_r+0xd0>)
 800c04c:	429c      	cmp	r4, r3
 800c04e:	d10f      	bne.n	800c070 <__swsetup_r+0x3c>
 800c050:	686c      	ldr	r4, [r5, #4]
 800c052:	89a3      	ldrh	r3, [r4, #12]
 800c054:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c058:	0719      	lsls	r1, r3, #28
 800c05a:	d42c      	bmi.n	800c0b6 <__swsetup_r+0x82>
 800c05c:	06dd      	lsls	r5, r3, #27
 800c05e:	d411      	bmi.n	800c084 <__swsetup_r+0x50>
 800c060:	2309      	movs	r3, #9
 800c062:	6033      	str	r3, [r6, #0]
 800c064:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c068:	81a3      	strh	r3, [r4, #12]
 800c06a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c06e:	e03e      	b.n	800c0ee <__swsetup_r+0xba>
 800c070:	4b25      	ldr	r3, [pc, #148]	; (800c108 <__swsetup_r+0xd4>)
 800c072:	429c      	cmp	r4, r3
 800c074:	d101      	bne.n	800c07a <__swsetup_r+0x46>
 800c076:	68ac      	ldr	r4, [r5, #8]
 800c078:	e7eb      	b.n	800c052 <__swsetup_r+0x1e>
 800c07a:	4b24      	ldr	r3, [pc, #144]	; (800c10c <__swsetup_r+0xd8>)
 800c07c:	429c      	cmp	r4, r3
 800c07e:	bf08      	it	eq
 800c080:	68ec      	ldreq	r4, [r5, #12]
 800c082:	e7e6      	b.n	800c052 <__swsetup_r+0x1e>
 800c084:	0758      	lsls	r0, r3, #29
 800c086:	d512      	bpl.n	800c0ae <__swsetup_r+0x7a>
 800c088:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c08a:	b141      	cbz	r1, 800c09e <__swsetup_r+0x6a>
 800c08c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c090:	4299      	cmp	r1, r3
 800c092:	d002      	beq.n	800c09a <__swsetup_r+0x66>
 800c094:	4630      	mov	r0, r6
 800c096:	f7fd fa4b 	bl	8009530 <_free_r>
 800c09a:	2300      	movs	r3, #0
 800c09c:	6363      	str	r3, [r4, #52]	; 0x34
 800c09e:	89a3      	ldrh	r3, [r4, #12]
 800c0a0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c0a4:	81a3      	strh	r3, [r4, #12]
 800c0a6:	2300      	movs	r3, #0
 800c0a8:	6063      	str	r3, [r4, #4]
 800c0aa:	6923      	ldr	r3, [r4, #16]
 800c0ac:	6023      	str	r3, [r4, #0]
 800c0ae:	89a3      	ldrh	r3, [r4, #12]
 800c0b0:	f043 0308 	orr.w	r3, r3, #8
 800c0b4:	81a3      	strh	r3, [r4, #12]
 800c0b6:	6923      	ldr	r3, [r4, #16]
 800c0b8:	b94b      	cbnz	r3, 800c0ce <__swsetup_r+0x9a>
 800c0ba:	89a3      	ldrh	r3, [r4, #12]
 800c0bc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c0c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c0c4:	d003      	beq.n	800c0ce <__swsetup_r+0x9a>
 800c0c6:	4621      	mov	r1, r4
 800c0c8:	4630      	mov	r0, r6
 800c0ca:	f000 f84d 	bl	800c168 <__smakebuf_r>
 800c0ce:	89a0      	ldrh	r0, [r4, #12]
 800c0d0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c0d4:	f010 0301 	ands.w	r3, r0, #1
 800c0d8:	d00a      	beq.n	800c0f0 <__swsetup_r+0xbc>
 800c0da:	2300      	movs	r3, #0
 800c0dc:	60a3      	str	r3, [r4, #8]
 800c0de:	6963      	ldr	r3, [r4, #20]
 800c0e0:	425b      	negs	r3, r3
 800c0e2:	61a3      	str	r3, [r4, #24]
 800c0e4:	6923      	ldr	r3, [r4, #16]
 800c0e6:	b943      	cbnz	r3, 800c0fa <__swsetup_r+0xc6>
 800c0e8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c0ec:	d1ba      	bne.n	800c064 <__swsetup_r+0x30>
 800c0ee:	bd70      	pop	{r4, r5, r6, pc}
 800c0f0:	0781      	lsls	r1, r0, #30
 800c0f2:	bf58      	it	pl
 800c0f4:	6963      	ldrpl	r3, [r4, #20]
 800c0f6:	60a3      	str	r3, [r4, #8]
 800c0f8:	e7f4      	b.n	800c0e4 <__swsetup_r+0xb0>
 800c0fa:	2000      	movs	r0, #0
 800c0fc:	e7f7      	b.n	800c0ee <__swsetup_r+0xba>
 800c0fe:	bf00      	nop
 800c100:	2000041c 	.word	0x2000041c
 800c104:	0800cf7c 	.word	0x0800cf7c
 800c108:	0800cf9c 	.word	0x0800cf9c
 800c10c:	0800cf5c 	.word	0x0800cf5c

0800c110 <abort>:
 800c110:	b508      	push	{r3, lr}
 800c112:	2006      	movs	r0, #6
 800c114:	f000 f898 	bl	800c248 <raise>
 800c118:	2001      	movs	r0, #1
 800c11a:	f7f5 ff13 	bl	8001f44 <_exit>

0800c11e <__swhatbuf_r>:
 800c11e:	b570      	push	{r4, r5, r6, lr}
 800c120:	460e      	mov	r6, r1
 800c122:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c126:	2900      	cmp	r1, #0
 800c128:	b096      	sub	sp, #88	; 0x58
 800c12a:	4614      	mov	r4, r2
 800c12c:	461d      	mov	r5, r3
 800c12e:	da08      	bge.n	800c142 <__swhatbuf_r+0x24>
 800c130:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800c134:	2200      	movs	r2, #0
 800c136:	602a      	str	r2, [r5, #0]
 800c138:	061a      	lsls	r2, r3, #24
 800c13a:	d410      	bmi.n	800c15e <__swhatbuf_r+0x40>
 800c13c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c140:	e00e      	b.n	800c160 <__swhatbuf_r+0x42>
 800c142:	466a      	mov	r2, sp
 800c144:	f000 f89c 	bl	800c280 <_fstat_r>
 800c148:	2800      	cmp	r0, #0
 800c14a:	dbf1      	blt.n	800c130 <__swhatbuf_r+0x12>
 800c14c:	9a01      	ldr	r2, [sp, #4]
 800c14e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c152:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c156:	425a      	negs	r2, r3
 800c158:	415a      	adcs	r2, r3
 800c15a:	602a      	str	r2, [r5, #0]
 800c15c:	e7ee      	b.n	800c13c <__swhatbuf_r+0x1e>
 800c15e:	2340      	movs	r3, #64	; 0x40
 800c160:	2000      	movs	r0, #0
 800c162:	6023      	str	r3, [r4, #0]
 800c164:	b016      	add	sp, #88	; 0x58
 800c166:	bd70      	pop	{r4, r5, r6, pc}

0800c168 <__smakebuf_r>:
 800c168:	898b      	ldrh	r3, [r1, #12]
 800c16a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c16c:	079d      	lsls	r5, r3, #30
 800c16e:	4606      	mov	r6, r0
 800c170:	460c      	mov	r4, r1
 800c172:	d507      	bpl.n	800c184 <__smakebuf_r+0x1c>
 800c174:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c178:	6023      	str	r3, [r4, #0]
 800c17a:	6123      	str	r3, [r4, #16]
 800c17c:	2301      	movs	r3, #1
 800c17e:	6163      	str	r3, [r4, #20]
 800c180:	b002      	add	sp, #8
 800c182:	bd70      	pop	{r4, r5, r6, pc}
 800c184:	ab01      	add	r3, sp, #4
 800c186:	466a      	mov	r2, sp
 800c188:	f7ff ffc9 	bl	800c11e <__swhatbuf_r>
 800c18c:	9900      	ldr	r1, [sp, #0]
 800c18e:	4605      	mov	r5, r0
 800c190:	4630      	mov	r0, r6
 800c192:	f7fd fa39 	bl	8009608 <_malloc_r>
 800c196:	b948      	cbnz	r0, 800c1ac <__smakebuf_r+0x44>
 800c198:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c19c:	059a      	lsls	r2, r3, #22
 800c19e:	d4ef      	bmi.n	800c180 <__smakebuf_r+0x18>
 800c1a0:	f023 0303 	bic.w	r3, r3, #3
 800c1a4:	f043 0302 	orr.w	r3, r3, #2
 800c1a8:	81a3      	strh	r3, [r4, #12]
 800c1aa:	e7e3      	b.n	800c174 <__smakebuf_r+0xc>
 800c1ac:	4b0d      	ldr	r3, [pc, #52]	; (800c1e4 <__smakebuf_r+0x7c>)
 800c1ae:	62b3      	str	r3, [r6, #40]	; 0x28
 800c1b0:	89a3      	ldrh	r3, [r4, #12]
 800c1b2:	6020      	str	r0, [r4, #0]
 800c1b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c1b8:	81a3      	strh	r3, [r4, #12]
 800c1ba:	9b00      	ldr	r3, [sp, #0]
 800c1bc:	6163      	str	r3, [r4, #20]
 800c1be:	9b01      	ldr	r3, [sp, #4]
 800c1c0:	6120      	str	r0, [r4, #16]
 800c1c2:	b15b      	cbz	r3, 800c1dc <__smakebuf_r+0x74>
 800c1c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c1c8:	4630      	mov	r0, r6
 800c1ca:	f000 f86b 	bl	800c2a4 <_isatty_r>
 800c1ce:	b128      	cbz	r0, 800c1dc <__smakebuf_r+0x74>
 800c1d0:	89a3      	ldrh	r3, [r4, #12]
 800c1d2:	f023 0303 	bic.w	r3, r3, #3
 800c1d6:	f043 0301 	orr.w	r3, r3, #1
 800c1da:	81a3      	strh	r3, [r4, #12]
 800c1dc:	89a0      	ldrh	r0, [r4, #12]
 800c1de:	4305      	orrs	r5, r0
 800c1e0:	81a5      	strh	r5, [r4, #12]
 800c1e2:	e7cd      	b.n	800c180 <__smakebuf_r+0x18>
 800c1e4:	08009309 	.word	0x08009309

0800c1e8 <_malloc_usable_size_r>:
 800c1e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c1ec:	1f18      	subs	r0, r3, #4
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	bfbc      	itt	lt
 800c1f2:	580b      	ldrlt	r3, [r1, r0]
 800c1f4:	18c0      	addlt	r0, r0, r3
 800c1f6:	4770      	bx	lr

0800c1f8 <_raise_r>:
 800c1f8:	291f      	cmp	r1, #31
 800c1fa:	b538      	push	{r3, r4, r5, lr}
 800c1fc:	4604      	mov	r4, r0
 800c1fe:	460d      	mov	r5, r1
 800c200:	d904      	bls.n	800c20c <_raise_r+0x14>
 800c202:	2316      	movs	r3, #22
 800c204:	6003      	str	r3, [r0, #0]
 800c206:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c20a:	bd38      	pop	{r3, r4, r5, pc}
 800c20c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c20e:	b112      	cbz	r2, 800c216 <_raise_r+0x1e>
 800c210:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c214:	b94b      	cbnz	r3, 800c22a <_raise_r+0x32>
 800c216:	4620      	mov	r0, r4
 800c218:	f000 f830 	bl	800c27c <_getpid_r>
 800c21c:	462a      	mov	r2, r5
 800c21e:	4601      	mov	r1, r0
 800c220:	4620      	mov	r0, r4
 800c222:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c226:	f000 b817 	b.w	800c258 <_kill_r>
 800c22a:	2b01      	cmp	r3, #1
 800c22c:	d00a      	beq.n	800c244 <_raise_r+0x4c>
 800c22e:	1c59      	adds	r1, r3, #1
 800c230:	d103      	bne.n	800c23a <_raise_r+0x42>
 800c232:	2316      	movs	r3, #22
 800c234:	6003      	str	r3, [r0, #0]
 800c236:	2001      	movs	r0, #1
 800c238:	e7e7      	b.n	800c20a <_raise_r+0x12>
 800c23a:	2400      	movs	r4, #0
 800c23c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c240:	4628      	mov	r0, r5
 800c242:	4798      	blx	r3
 800c244:	2000      	movs	r0, #0
 800c246:	e7e0      	b.n	800c20a <_raise_r+0x12>

0800c248 <raise>:
 800c248:	4b02      	ldr	r3, [pc, #8]	; (800c254 <raise+0xc>)
 800c24a:	4601      	mov	r1, r0
 800c24c:	6818      	ldr	r0, [r3, #0]
 800c24e:	f7ff bfd3 	b.w	800c1f8 <_raise_r>
 800c252:	bf00      	nop
 800c254:	2000041c 	.word	0x2000041c

0800c258 <_kill_r>:
 800c258:	b538      	push	{r3, r4, r5, lr}
 800c25a:	4d07      	ldr	r5, [pc, #28]	; (800c278 <_kill_r+0x20>)
 800c25c:	2300      	movs	r3, #0
 800c25e:	4604      	mov	r4, r0
 800c260:	4608      	mov	r0, r1
 800c262:	4611      	mov	r1, r2
 800c264:	602b      	str	r3, [r5, #0]
 800c266:	f7f5 fe5d 	bl	8001f24 <_kill>
 800c26a:	1c43      	adds	r3, r0, #1
 800c26c:	d102      	bne.n	800c274 <_kill_r+0x1c>
 800c26e:	682b      	ldr	r3, [r5, #0]
 800c270:	b103      	cbz	r3, 800c274 <_kill_r+0x1c>
 800c272:	6023      	str	r3, [r4, #0]
 800c274:	bd38      	pop	{r3, r4, r5, pc}
 800c276:	bf00      	nop
 800c278:	20005194 	.word	0x20005194

0800c27c <_getpid_r>:
 800c27c:	f7f5 be4a 	b.w	8001f14 <_getpid>

0800c280 <_fstat_r>:
 800c280:	b538      	push	{r3, r4, r5, lr}
 800c282:	4d07      	ldr	r5, [pc, #28]	; (800c2a0 <_fstat_r+0x20>)
 800c284:	2300      	movs	r3, #0
 800c286:	4604      	mov	r4, r0
 800c288:	4608      	mov	r0, r1
 800c28a:	4611      	mov	r1, r2
 800c28c:	602b      	str	r3, [r5, #0]
 800c28e:	f7f5 fea8 	bl	8001fe2 <_fstat>
 800c292:	1c43      	adds	r3, r0, #1
 800c294:	d102      	bne.n	800c29c <_fstat_r+0x1c>
 800c296:	682b      	ldr	r3, [r5, #0]
 800c298:	b103      	cbz	r3, 800c29c <_fstat_r+0x1c>
 800c29a:	6023      	str	r3, [r4, #0]
 800c29c:	bd38      	pop	{r3, r4, r5, pc}
 800c29e:	bf00      	nop
 800c2a0:	20005194 	.word	0x20005194

0800c2a4 <_isatty_r>:
 800c2a4:	b538      	push	{r3, r4, r5, lr}
 800c2a6:	4d06      	ldr	r5, [pc, #24]	; (800c2c0 <_isatty_r+0x1c>)
 800c2a8:	2300      	movs	r3, #0
 800c2aa:	4604      	mov	r4, r0
 800c2ac:	4608      	mov	r0, r1
 800c2ae:	602b      	str	r3, [r5, #0]
 800c2b0:	f7f5 fea7 	bl	8002002 <_isatty>
 800c2b4:	1c43      	adds	r3, r0, #1
 800c2b6:	d102      	bne.n	800c2be <_isatty_r+0x1a>
 800c2b8:	682b      	ldr	r3, [r5, #0]
 800c2ba:	b103      	cbz	r3, 800c2be <_isatty_r+0x1a>
 800c2bc:	6023      	str	r3, [r4, #0]
 800c2be:	bd38      	pop	{r3, r4, r5, pc}
 800c2c0:	20005194 	.word	0x20005194
 800c2c4:	00000000 	.word	0x00000000

0800c2c8 <atan>:
 800c2c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2cc:	ec55 4b10 	vmov	r4, r5, d0
 800c2d0:	4bc3      	ldr	r3, [pc, #780]	; (800c5e0 <atan+0x318>)
 800c2d2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800c2d6:	429e      	cmp	r6, r3
 800c2d8:	46ab      	mov	fp, r5
 800c2da:	dd18      	ble.n	800c30e <atan+0x46>
 800c2dc:	4bc1      	ldr	r3, [pc, #772]	; (800c5e4 <atan+0x31c>)
 800c2de:	429e      	cmp	r6, r3
 800c2e0:	dc01      	bgt.n	800c2e6 <atan+0x1e>
 800c2e2:	d109      	bne.n	800c2f8 <atan+0x30>
 800c2e4:	b144      	cbz	r4, 800c2f8 <atan+0x30>
 800c2e6:	4622      	mov	r2, r4
 800c2e8:	462b      	mov	r3, r5
 800c2ea:	4620      	mov	r0, r4
 800c2ec:	4629      	mov	r1, r5
 800c2ee:	f7f3 ffd5 	bl	800029c <__adddf3>
 800c2f2:	4604      	mov	r4, r0
 800c2f4:	460d      	mov	r5, r1
 800c2f6:	e006      	b.n	800c306 <atan+0x3e>
 800c2f8:	f1bb 0f00 	cmp.w	fp, #0
 800c2fc:	f300 8131 	bgt.w	800c562 <atan+0x29a>
 800c300:	a59b      	add	r5, pc, #620	; (adr r5, 800c570 <atan+0x2a8>)
 800c302:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c306:	ec45 4b10 	vmov	d0, r4, r5
 800c30a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c30e:	4bb6      	ldr	r3, [pc, #728]	; (800c5e8 <atan+0x320>)
 800c310:	429e      	cmp	r6, r3
 800c312:	dc14      	bgt.n	800c33e <atan+0x76>
 800c314:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800c318:	429e      	cmp	r6, r3
 800c31a:	dc0d      	bgt.n	800c338 <atan+0x70>
 800c31c:	a396      	add	r3, pc, #600	; (adr r3, 800c578 <atan+0x2b0>)
 800c31e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c322:	ee10 0a10 	vmov	r0, s0
 800c326:	4629      	mov	r1, r5
 800c328:	f7f3 ffb8 	bl	800029c <__adddf3>
 800c32c:	4baf      	ldr	r3, [pc, #700]	; (800c5ec <atan+0x324>)
 800c32e:	2200      	movs	r2, #0
 800c330:	f7f4 fbfa 	bl	8000b28 <__aeabi_dcmpgt>
 800c334:	2800      	cmp	r0, #0
 800c336:	d1e6      	bne.n	800c306 <atan+0x3e>
 800c338:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800c33c:	e02b      	b.n	800c396 <atan+0xce>
 800c33e:	f000 f963 	bl	800c608 <fabs>
 800c342:	4bab      	ldr	r3, [pc, #684]	; (800c5f0 <atan+0x328>)
 800c344:	429e      	cmp	r6, r3
 800c346:	ec55 4b10 	vmov	r4, r5, d0
 800c34a:	f300 80bf 	bgt.w	800c4cc <atan+0x204>
 800c34e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800c352:	429e      	cmp	r6, r3
 800c354:	f300 80a0 	bgt.w	800c498 <atan+0x1d0>
 800c358:	ee10 2a10 	vmov	r2, s0
 800c35c:	ee10 0a10 	vmov	r0, s0
 800c360:	462b      	mov	r3, r5
 800c362:	4629      	mov	r1, r5
 800c364:	f7f3 ff9a 	bl	800029c <__adddf3>
 800c368:	4ba0      	ldr	r3, [pc, #640]	; (800c5ec <atan+0x324>)
 800c36a:	2200      	movs	r2, #0
 800c36c:	f7f3 ff94 	bl	8000298 <__aeabi_dsub>
 800c370:	2200      	movs	r2, #0
 800c372:	4606      	mov	r6, r0
 800c374:	460f      	mov	r7, r1
 800c376:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c37a:	4620      	mov	r0, r4
 800c37c:	4629      	mov	r1, r5
 800c37e:	f7f3 ff8d 	bl	800029c <__adddf3>
 800c382:	4602      	mov	r2, r0
 800c384:	460b      	mov	r3, r1
 800c386:	4630      	mov	r0, r6
 800c388:	4639      	mov	r1, r7
 800c38a:	f7f4 fa67 	bl	800085c <__aeabi_ddiv>
 800c38e:	f04f 0a00 	mov.w	sl, #0
 800c392:	4604      	mov	r4, r0
 800c394:	460d      	mov	r5, r1
 800c396:	4622      	mov	r2, r4
 800c398:	462b      	mov	r3, r5
 800c39a:	4620      	mov	r0, r4
 800c39c:	4629      	mov	r1, r5
 800c39e:	f7f4 f933 	bl	8000608 <__aeabi_dmul>
 800c3a2:	4602      	mov	r2, r0
 800c3a4:	460b      	mov	r3, r1
 800c3a6:	4680      	mov	r8, r0
 800c3a8:	4689      	mov	r9, r1
 800c3aa:	f7f4 f92d 	bl	8000608 <__aeabi_dmul>
 800c3ae:	a374      	add	r3, pc, #464	; (adr r3, 800c580 <atan+0x2b8>)
 800c3b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3b4:	4606      	mov	r6, r0
 800c3b6:	460f      	mov	r7, r1
 800c3b8:	f7f4 f926 	bl	8000608 <__aeabi_dmul>
 800c3bc:	a372      	add	r3, pc, #456	; (adr r3, 800c588 <atan+0x2c0>)
 800c3be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3c2:	f7f3 ff6b 	bl	800029c <__adddf3>
 800c3c6:	4632      	mov	r2, r6
 800c3c8:	463b      	mov	r3, r7
 800c3ca:	f7f4 f91d 	bl	8000608 <__aeabi_dmul>
 800c3ce:	a370      	add	r3, pc, #448	; (adr r3, 800c590 <atan+0x2c8>)
 800c3d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3d4:	f7f3 ff62 	bl	800029c <__adddf3>
 800c3d8:	4632      	mov	r2, r6
 800c3da:	463b      	mov	r3, r7
 800c3dc:	f7f4 f914 	bl	8000608 <__aeabi_dmul>
 800c3e0:	a36d      	add	r3, pc, #436	; (adr r3, 800c598 <atan+0x2d0>)
 800c3e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3e6:	f7f3 ff59 	bl	800029c <__adddf3>
 800c3ea:	4632      	mov	r2, r6
 800c3ec:	463b      	mov	r3, r7
 800c3ee:	f7f4 f90b 	bl	8000608 <__aeabi_dmul>
 800c3f2:	a36b      	add	r3, pc, #428	; (adr r3, 800c5a0 <atan+0x2d8>)
 800c3f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3f8:	f7f3 ff50 	bl	800029c <__adddf3>
 800c3fc:	4632      	mov	r2, r6
 800c3fe:	463b      	mov	r3, r7
 800c400:	f7f4 f902 	bl	8000608 <__aeabi_dmul>
 800c404:	a368      	add	r3, pc, #416	; (adr r3, 800c5a8 <atan+0x2e0>)
 800c406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c40a:	f7f3 ff47 	bl	800029c <__adddf3>
 800c40e:	4642      	mov	r2, r8
 800c410:	464b      	mov	r3, r9
 800c412:	f7f4 f8f9 	bl	8000608 <__aeabi_dmul>
 800c416:	a366      	add	r3, pc, #408	; (adr r3, 800c5b0 <atan+0x2e8>)
 800c418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c41c:	4680      	mov	r8, r0
 800c41e:	4689      	mov	r9, r1
 800c420:	4630      	mov	r0, r6
 800c422:	4639      	mov	r1, r7
 800c424:	f7f4 f8f0 	bl	8000608 <__aeabi_dmul>
 800c428:	a363      	add	r3, pc, #396	; (adr r3, 800c5b8 <atan+0x2f0>)
 800c42a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c42e:	f7f3 ff33 	bl	8000298 <__aeabi_dsub>
 800c432:	4632      	mov	r2, r6
 800c434:	463b      	mov	r3, r7
 800c436:	f7f4 f8e7 	bl	8000608 <__aeabi_dmul>
 800c43a:	a361      	add	r3, pc, #388	; (adr r3, 800c5c0 <atan+0x2f8>)
 800c43c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c440:	f7f3 ff2a 	bl	8000298 <__aeabi_dsub>
 800c444:	4632      	mov	r2, r6
 800c446:	463b      	mov	r3, r7
 800c448:	f7f4 f8de 	bl	8000608 <__aeabi_dmul>
 800c44c:	a35e      	add	r3, pc, #376	; (adr r3, 800c5c8 <atan+0x300>)
 800c44e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c452:	f7f3 ff21 	bl	8000298 <__aeabi_dsub>
 800c456:	4632      	mov	r2, r6
 800c458:	463b      	mov	r3, r7
 800c45a:	f7f4 f8d5 	bl	8000608 <__aeabi_dmul>
 800c45e:	a35c      	add	r3, pc, #368	; (adr r3, 800c5d0 <atan+0x308>)
 800c460:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c464:	f7f3 ff18 	bl	8000298 <__aeabi_dsub>
 800c468:	4632      	mov	r2, r6
 800c46a:	463b      	mov	r3, r7
 800c46c:	f7f4 f8cc 	bl	8000608 <__aeabi_dmul>
 800c470:	4602      	mov	r2, r0
 800c472:	460b      	mov	r3, r1
 800c474:	4640      	mov	r0, r8
 800c476:	4649      	mov	r1, r9
 800c478:	f7f3 ff10 	bl	800029c <__adddf3>
 800c47c:	4622      	mov	r2, r4
 800c47e:	462b      	mov	r3, r5
 800c480:	f7f4 f8c2 	bl	8000608 <__aeabi_dmul>
 800c484:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 800c488:	4602      	mov	r2, r0
 800c48a:	460b      	mov	r3, r1
 800c48c:	d14b      	bne.n	800c526 <atan+0x25e>
 800c48e:	4620      	mov	r0, r4
 800c490:	4629      	mov	r1, r5
 800c492:	f7f3 ff01 	bl	8000298 <__aeabi_dsub>
 800c496:	e72c      	b.n	800c2f2 <atan+0x2a>
 800c498:	ee10 0a10 	vmov	r0, s0
 800c49c:	4b53      	ldr	r3, [pc, #332]	; (800c5ec <atan+0x324>)
 800c49e:	2200      	movs	r2, #0
 800c4a0:	4629      	mov	r1, r5
 800c4a2:	f7f3 fef9 	bl	8000298 <__aeabi_dsub>
 800c4a6:	4b51      	ldr	r3, [pc, #324]	; (800c5ec <atan+0x324>)
 800c4a8:	4606      	mov	r6, r0
 800c4aa:	460f      	mov	r7, r1
 800c4ac:	2200      	movs	r2, #0
 800c4ae:	4620      	mov	r0, r4
 800c4b0:	4629      	mov	r1, r5
 800c4b2:	f7f3 fef3 	bl	800029c <__adddf3>
 800c4b6:	4602      	mov	r2, r0
 800c4b8:	460b      	mov	r3, r1
 800c4ba:	4630      	mov	r0, r6
 800c4bc:	4639      	mov	r1, r7
 800c4be:	f7f4 f9cd 	bl	800085c <__aeabi_ddiv>
 800c4c2:	f04f 0a01 	mov.w	sl, #1
 800c4c6:	4604      	mov	r4, r0
 800c4c8:	460d      	mov	r5, r1
 800c4ca:	e764      	b.n	800c396 <atan+0xce>
 800c4cc:	4b49      	ldr	r3, [pc, #292]	; (800c5f4 <atan+0x32c>)
 800c4ce:	429e      	cmp	r6, r3
 800c4d0:	da1d      	bge.n	800c50e <atan+0x246>
 800c4d2:	ee10 0a10 	vmov	r0, s0
 800c4d6:	4b48      	ldr	r3, [pc, #288]	; (800c5f8 <atan+0x330>)
 800c4d8:	2200      	movs	r2, #0
 800c4da:	4629      	mov	r1, r5
 800c4dc:	f7f3 fedc 	bl	8000298 <__aeabi_dsub>
 800c4e0:	4b45      	ldr	r3, [pc, #276]	; (800c5f8 <atan+0x330>)
 800c4e2:	4606      	mov	r6, r0
 800c4e4:	460f      	mov	r7, r1
 800c4e6:	2200      	movs	r2, #0
 800c4e8:	4620      	mov	r0, r4
 800c4ea:	4629      	mov	r1, r5
 800c4ec:	f7f4 f88c 	bl	8000608 <__aeabi_dmul>
 800c4f0:	4b3e      	ldr	r3, [pc, #248]	; (800c5ec <atan+0x324>)
 800c4f2:	2200      	movs	r2, #0
 800c4f4:	f7f3 fed2 	bl	800029c <__adddf3>
 800c4f8:	4602      	mov	r2, r0
 800c4fa:	460b      	mov	r3, r1
 800c4fc:	4630      	mov	r0, r6
 800c4fe:	4639      	mov	r1, r7
 800c500:	f7f4 f9ac 	bl	800085c <__aeabi_ddiv>
 800c504:	f04f 0a02 	mov.w	sl, #2
 800c508:	4604      	mov	r4, r0
 800c50a:	460d      	mov	r5, r1
 800c50c:	e743      	b.n	800c396 <atan+0xce>
 800c50e:	462b      	mov	r3, r5
 800c510:	ee10 2a10 	vmov	r2, s0
 800c514:	4939      	ldr	r1, [pc, #228]	; (800c5fc <atan+0x334>)
 800c516:	2000      	movs	r0, #0
 800c518:	f7f4 f9a0 	bl	800085c <__aeabi_ddiv>
 800c51c:	f04f 0a03 	mov.w	sl, #3
 800c520:	4604      	mov	r4, r0
 800c522:	460d      	mov	r5, r1
 800c524:	e737      	b.n	800c396 <atan+0xce>
 800c526:	4b36      	ldr	r3, [pc, #216]	; (800c600 <atan+0x338>)
 800c528:	4e36      	ldr	r6, [pc, #216]	; (800c604 <atan+0x33c>)
 800c52a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800c52e:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800c532:	e9da 2300 	ldrd	r2, r3, [sl]
 800c536:	f7f3 feaf 	bl	8000298 <__aeabi_dsub>
 800c53a:	4622      	mov	r2, r4
 800c53c:	462b      	mov	r3, r5
 800c53e:	f7f3 feab 	bl	8000298 <__aeabi_dsub>
 800c542:	4602      	mov	r2, r0
 800c544:	460b      	mov	r3, r1
 800c546:	e9d6 0100 	ldrd	r0, r1, [r6]
 800c54a:	f7f3 fea5 	bl	8000298 <__aeabi_dsub>
 800c54e:	f1bb 0f00 	cmp.w	fp, #0
 800c552:	4604      	mov	r4, r0
 800c554:	460d      	mov	r5, r1
 800c556:	f6bf aed6 	bge.w	800c306 <atan+0x3e>
 800c55a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c55e:	461d      	mov	r5, r3
 800c560:	e6d1      	b.n	800c306 <atan+0x3e>
 800c562:	a51d      	add	r5, pc, #116	; (adr r5, 800c5d8 <atan+0x310>)
 800c564:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c568:	e6cd      	b.n	800c306 <atan+0x3e>
 800c56a:	bf00      	nop
 800c56c:	f3af 8000 	nop.w
 800c570:	54442d18 	.word	0x54442d18
 800c574:	bff921fb 	.word	0xbff921fb
 800c578:	8800759c 	.word	0x8800759c
 800c57c:	7e37e43c 	.word	0x7e37e43c
 800c580:	e322da11 	.word	0xe322da11
 800c584:	3f90ad3a 	.word	0x3f90ad3a
 800c588:	24760deb 	.word	0x24760deb
 800c58c:	3fa97b4b 	.word	0x3fa97b4b
 800c590:	a0d03d51 	.word	0xa0d03d51
 800c594:	3fb10d66 	.word	0x3fb10d66
 800c598:	c54c206e 	.word	0xc54c206e
 800c59c:	3fb745cd 	.word	0x3fb745cd
 800c5a0:	920083ff 	.word	0x920083ff
 800c5a4:	3fc24924 	.word	0x3fc24924
 800c5a8:	5555550d 	.word	0x5555550d
 800c5ac:	3fd55555 	.word	0x3fd55555
 800c5b0:	2c6a6c2f 	.word	0x2c6a6c2f
 800c5b4:	bfa2b444 	.word	0xbfa2b444
 800c5b8:	52defd9a 	.word	0x52defd9a
 800c5bc:	3fadde2d 	.word	0x3fadde2d
 800c5c0:	af749a6d 	.word	0xaf749a6d
 800c5c4:	3fb3b0f2 	.word	0x3fb3b0f2
 800c5c8:	fe231671 	.word	0xfe231671
 800c5cc:	3fbc71c6 	.word	0x3fbc71c6
 800c5d0:	9998ebc4 	.word	0x9998ebc4
 800c5d4:	3fc99999 	.word	0x3fc99999
 800c5d8:	54442d18 	.word	0x54442d18
 800c5dc:	3ff921fb 	.word	0x3ff921fb
 800c5e0:	440fffff 	.word	0x440fffff
 800c5e4:	7ff00000 	.word	0x7ff00000
 800c5e8:	3fdbffff 	.word	0x3fdbffff
 800c5ec:	3ff00000 	.word	0x3ff00000
 800c5f0:	3ff2ffff 	.word	0x3ff2ffff
 800c5f4:	40038000 	.word	0x40038000
 800c5f8:	3ff80000 	.word	0x3ff80000
 800c5fc:	bff00000 	.word	0xbff00000
 800c600:	0800d360 	.word	0x0800d360
 800c604:	0800d340 	.word	0x0800d340

0800c608 <fabs>:
 800c608:	ec51 0b10 	vmov	r0, r1, d0
 800c60c:	ee10 2a10 	vmov	r2, s0
 800c610:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c614:	ec43 2b10 	vmov	d0, r2, r3
 800c618:	4770      	bx	lr

0800c61a <sqrt>:
 800c61a:	b538      	push	{r3, r4, r5, lr}
 800c61c:	ed2d 8b02 	vpush	{d8}
 800c620:	ec55 4b10 	vmov	r4, r5, d0
 800c624:	f000 f826 	bl	800c674 <__ieee754_sqrt>
 800c628:	4622      	mov	r2, r4
 800c62a:	462b      	mov	r3, r5
 800c62c:	4620      	mov	r0, r4
 800c62e:	4629      	mov	r1, r5
 800c630:	eeb0 8a40 	vmov.f32	s16, s0
 800c634:	eef0 8a60 	vmov.f32	s17, s1
 800c638:	f7f4 fa80 	bl	8000b3c <__aeabi_dcmpun>
 800c63c:	b990      	cbnz	r0, 800c664 <sqrt+0x4a>
 800c63e:	2200      	movs	r2, #0
 800c640:	2300      	movs	r3, #0
 800c642:	4620      	mov	r0, r4
 800c644:	4629      	mov	r1, r5
 800c646:	f7f4 fa51 	bl	8000aec <__aeabi_dcmplt>
 800c64a:	b158      	cbz	r0, 800c664 <sqrt+0x4a>
 800c64c:	f7fc fe32 	bl	80092b4 <__errno>
 800c650:	2321      	movs	r3, #33	; 0x21
 800c652:	6003      	str	r3, [r0, #0]
 800c654:	2200      	movs	r2, #0
 800c656:	2300      	movs	r3, #0
 800c658:	4610      	mov	r0, r2
 800c65a:	4619      	mov	r1, r3
 800c65c:	f7f4 f8fe 	bl	800085c <__aeabi_ddiv>
 800c660:	ec41 0b18 	vmov	d8, r0, r1
 800c664:	eeb0 0a48 	vmov.f32	s0, s16
 800c668:	eef0 0a68 	vmov.f32	s1, s17
 800c66c:	ecbd 8b02 	vpop	{d8}
 800c670:	bd38      	pop	{r3, r4, r5, pc}
	...

0800c674 <__ieee754_sqrt>:
 800c674:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c678:	ec55 4b10 	vmov	r4, r5, d0
 800c67c:	4e55      	ldr	r6, [pc, #340]	; (800c7d4 <__ieee754_sqrt+0x160>)
 800c67e:	43ae      	bics	r6, r5
 800c680:	ee10 0a10 	vmov	r0, s0
 800c684:	ee10 3a10 	vmov	r3, s0
 800c688:	462a      	mov	r2, r5
 800c68a:	4629      	mov	r1, r5
 800c68c:	d110      	bne.n	800c6b0 <__ieee754_sqrt+0x3c>
 800c68e:	ee10 2a10 	vmov	r2, s0
 800c692:	462b      	mov	r3, r5
 800c694:	f7f3 ffb8 	bl	8000608 <__aeabi_dmul>
 800c698:	4602      	mov	r2, r0
 800c69a:	460b      	mov	r3, r1
 800c69c:	4620      	mov	r0, r4
 800c69e:	4629      	mov	r1, r5
 800c6a0:	f7f3 fdfc 	bl	800029c <__adddf3>
 800c6a4:	4604      	mov	r4, r0
 800c6a6:	460d      	mov	r5, r1
 800c6a8:	ec45 4b10 	vmov	d0, r4, r5
 800c6ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c6b0:	2d00      	cmp	r5, #0
 800c6b2:	dc10      	bgt.n	800c6d6 <__ieee754_sqrt+0x62>
 800c6b4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800c6b8:	4330      	orrs	r0, r6
 800c6ba:	d0f5      	beq.n	800c6a8 <__ieee754_sqrt+0x34>
 800c6bc:	b15d      	cbz	r5, 800c6d6 <__ieee754_sqrt+0x62>
 800c6be:	ee10 2a10 	vmov	r2, s0
 800c6c2:	462b      	mov	r3, r5
 800c6c4:	ee10 0a10 	vmov	r0, s0
 800c6c8:	f7f3 fde6 	bl	8000298 <__aeabi_dsub>
 800c6cc:	4602      	mov	r2, r0
 800c6ce:	460b      	mov	r3, r1
 800c6d0:	f7f4 f8c4 	bl	800085c <__aeabi_ddiv>
 800c6d4:	e7e6      	b.n	800c6a4 <__ieee754_sqrt+0x30>
 800c6d6:	1512      	asrs	r2, r2, #20
 800c6d8:	d074      	beq.n	800c7c4 <__ieee754_sqrt+0x150>
 800c6da:	07d4      	lsls	r4, r2, #31
 800c6dc:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800c6e0:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800c6e4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800c6e8:	bf5e      	ittt	pl
 800c6ea:	0fda      	lsrpl	r2, r3, #31
 800c6ec:	005b      	lslpl	r3, r3, #1
 800c6ee:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800c6f2:	2400      	movs	r4, #0
 800c6f4:	0fda      	lsrs	r2, r3, #31
 800c6f6:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800c6fa:	107f      	asrs	r7, r7, #1
 800c6fc:	005b      	lsls	r3, r3, #1
 800c6fe:	2516      	movs	r5, #22
 800c700:	4620      	mov	r0, r4
 800c702:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800c706:	1886      	adds	r6, r0, r2
 800c708:	428e      	cmp	r6, r1
 800c70a:	bfde      	ittt	le
 800c70c:	1b89      	suble	r1, r1, r6
 800c70e:	18b0      	addle	r0, r6, r2
 800c710:	18a4      	addle	r4, r4, r2
 800c712:	0049      	lsls	r1, r1, #1
 800c714:	3d01      	subs	r5, #1
 800c716:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800c71a:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800c71e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c722:	d1f0      	bne.n	800c706 <__ieee754_sqrt+0x92>
 800c724:	462a      	mov	r2, r5
 800c726:	f04f 0e20 	mov.w	lr, #32
 800c72a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800c72e:	4281      	cmp	r1, r0
 800c730:	eb06 0c05 	add.w	ip, r6, r5
 800c734:	dc02      	bgt.n	800c73c <__ieee754_sqrt+0xc8>
 800c736:	d113      	bne.n	800c760 <__ieee754_sqrt+0xec>
 800c738:	459c      	cmp	ip, r3
 800c73a:	d811      	bhi.n	800c760 <__ieee754_sqrt+0xec>
 800c73c:	f1bc 0f00 	cmp.w	ip, #0
 800c740:	eb0c 0506 	add.w	r5, ip, r6
 800c744:	da43      	bge.n	800c7ce <__ieee754_sqrt+0x15a>
 800c746:	2d00      	cmp	r5, #0
 800c748:	db41      	blt.n	800c7ce <__ieee754_sqrt+0x15a>
 800c74a:	f100 0801 	add.w	r8, r0, #1
 800c74e:	1a09      	subs	r1, r1, r0
 800c750:	459c      	cmp	ip, r3
 800c752:	bf88      	it	hi
 800c754:	f101 31ff 	addhi.w	r1, r1, #4294967295	; 0xffffffff
 800c758:	eba3 030c 	sub.w	r3, r3, ip
 800c75c:	4432      	add	r2, r6
 800c75e:	4640      	mov	r0, r8
 800c760:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800c764:	f1be 0e01 	subs.w	lr, lr, #1
 800c768:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800c76c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c770:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800c774:	d1db      	bne.n	800c72e <__ieee754_sqrt+0xba>
 800c776:	430b      	orrs	r3, r1
 800c778:	d006      	beq.n	800c788 <__ieee754_sqrt+0x114>
 800c77a:	1c50      	adds	r0, r2, #1
 800c77c:	bf13      	iteet	ne
 800c77e:	3201      	addne	r2, #1
 800c780:	3401      	addeq	r4, #1
 800c782:	4672      	moveq	r2, lr
 800c784:	f022 0201 	bicne.w	r2, r2, #1
 800c788:	1063      	asrs	r3, r4, #1
 800c78a:	0852      	lsrs	r2, r2, #1
 800c78c:	07e1      	lsls	r1, r4, #31
 800c78e:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800c792:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800c796:	bf48      	it	mi
 800c798:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800c79c:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800c7a0:	4614      	mov	r4, r2
 800c7a2:	e781      	b.n	800c6a8 <__ieee754_sqrt+0x34>
 800c7a4:	0ad9      	lsrs	r1, r3, #11
 800c7a6:	3815      	subs	r0, #21
 800c7a8:	055b      	lsls	r3, r3, #21
 800c7aa:	2900      	cmp	r1, #0
 800c7ac:	d0fa      	beq.n	800c7a4 <__ieee754_sqrt+0x130>
 800c7ae:	02cd      	lsls	r5, r1, #11
 800c7b0:	d50a      	bpl.n	800c7c8 <__ieee754_sqrt+0x154>
 800c7b2:	f1c2 0420 	rsb	r4, r2, #32
 800c7b6:	fa23 f404 	lsr.w	r4, r3, r4
 800c7ba:	1e55      	subs	r5, r2, #1
 800c7bc:	4093      	lsls	r3, r2
 800c7be:	4321      	orrs	r1, r4
 800c7c0:	1b42      	subs	r2, r0, r5
 800c7c2:	e78a      	b.n	800c6da <__ieee754_sqrt+0x66>
 800c7c4:	4610      	mov	r0, r2
 800c7c6:	e7f0      	b.n	800c7aa <__ieee754_sqrt+0x136>
 800c7c8:	0049      	lsls	r1, r1, #1
 800c7ca:	3201      	adds	r2, #1
 800c7cc:	e7ef      	b.n	800c7ae <__ieee754_sqrt+0x13a>
 800c7ce:	4680      	mov	r8, r0
 800c7d0:	e7bd      	b.n	800c74e <__ieee754_sqrt+0xda>
 800c7d2:	bf00      	nop
 800c7d4:	7ff00000 	.word	0x7ff00000

0800c7d8 <_init>:
 800c7d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7da:	bf00      	nop
 800c7dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c7de:	bc08      	pop	{r3}
 800c7e0:	469e      	mov	lr, r3
 800c7e2:	4770      	bx	lr

0800c7e4 <_fini>:
 800c7e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7e6:	bf00      	nop
 800c7e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c7ea:	bc08      	pop	{r3}
 800c7ec:	469e      	mov	lr, r3
 800c7ee:	4770      	bx	lr
