// Seed: 1424162526
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  inout id_2;
  input id_1;
  uwire id_3;
  logic id_4;
  type_8 id_5 (
      id_4,
      1,
      1,
      id_3[1]
  );
endmodule
`define pp_6 0
`define pp_7 0
`define pp_8 0
`define pp_9 0
`timescale 1 ps / 1 ps
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  inout id_5;
  inout id_4;
  inout id_3;
  output id_2;
  output id_1;
  logic id_6;
  assign id_5 = 1 ? id_6 : 1;
endmodule
