<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://www.clifford.at/yosys/" target="_blank">yosys-sv</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/sctag_snpdp.v.html" target="file-frame">third_party/tests/utd-sv/sctag_snpdp.v</a>
defines: 
time_elapsed: 0.021s
ram usage: 9344 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpypbxuqqk/run.sh
+ cat /tmpfs/tmp/tmpypbxuqqk/scr.ys
read_verilog -sv  -I /tmpfs/src/github/sv-tests/third_party/tests/utd-sv  <a href="../../../../third_party/tests/utd-sv/sctag_snpdp.v.html" target="file-frame">third_party/tests/utd-sv/sctag_snpdp.v</a>
+ antmicro-yosys -Q -T /tmpfs/tmp/tmpypbxuqqk/scr.ys

-- Executing script file `/tmpfs/tmp/tmpypbxuqqk/scr.ys&#39; --

1. Executing Verilog-2005 frontend: <a href="../../../../third_party/tests/utd-sv/sctag_snpdp.v.html" target="file-frame">third_party/tests/utd-sv/sctag_snpdp.v</a>
Parsing SystemVerilog input from `<a href="../../../../third_party/tests/utd-sv/sctag_snpdp.v.html" target="file-frame">third_party/tests/utd-sv/sctag_snpdp.v</a>&#39; to AST representation.
Generating RTLIL representation for module `\sctag_snpdp&#39;.
<a href="../../../../third_party/tests/utd-sv/sctag_snpdp.v.html#l-85" target="file-frame">third_party/tests/utd-sv/sctag_snpdp.v:85</a>: Warning: Identifier `\clk_1&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/sctag_snpdp.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sctag_snpdp.v:93</a>: Warning: Identifier `\clk_2&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/sctag_snpdp.v.html#l-119" target="file-frame">third_party/tests/utd-sv/sctag_snpdp.v:119</a>: Warning: Identifier `\clk_4&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/sctag_snpdp.v.html#l-129" target="file-frame">third_party/tests/utd-sv/sctag_snpdp.v:129</a>: Warning: Identifier `\clk_5&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/sctag_snpdp.v.html#l-140" target="file-frame">third_party/tests/utd-sv/sctag_snpdp.v:140</a>: Warning: Identifier `\clk_6&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/sctag_snpdp.v.html#l-153" target="file-frame">third_party/tests/utd-sv/sctag_snpdp.v:153</a>: Warning: Identifier `\clk_7&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/sctag_snpdp.v.html#l-161" target="file-frame">third_party/tests/utd-sv/sctag_snpdp.v:161</a>: Warning: Identifier `\clk_8&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/sctag_snpdp.v.html#l-186" target="file-frame">third_party/tests/utd-sv/sctag_snpdp.v:186</a>: Warning: Identifier `\clk_10&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/sctag_snpdp.v.html#l-196" target="file-frame">third_party/tests/utd-sv/sctag_snpdp.v:196</a>: Warning: Identifier `\clk_11&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/sctag_snpdp.v.html#l-206" target="file-frame">third_party/tests/utd-sv/sctag_snpdp.v:206</a>: Warning: Identifier `\clk_12&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/sctag_snpdp.v.html#l-274" target="file-frame">third_party/tests/utd-sv/sctag_snpdp.v:274</a>: Warning: Identifier `\snpctl_rd_ptr_d1_5&#39; is implicitly declared.
Successfully finished Verilog frontend.

</pre>
</body>