<!DOCTYPE html>
<html>
<head>
	<meta charset="utf-8"><meta property="og:site_name" content="rezvan"><title>Computer System Engineering: Part 4 - Pipeline hardware | rezvan</title>
  <meta property="og:title" content="Computer System Engineering: Part 4 - Pipeline hardware | rezvan"><meta property="og:description" content="">
  <meta property="og:type" content="blog">
  <meta property="og:link" content="https://rezvan.xyz/school/EDA333_4/"><link rel="shortcut icon" type="image/png" href=https://rezvan.xyz//images/icon.png />
  <meta property="og:image" content="https://rezvan.xyz//images/icon.png" /><meta name="viewport" content="width=device-width, initial-scale=1">
	<link rel="stylesheet" type="text/css" media="screen" href="https://rezvan.xyz//css/main.css" />

    <head>
    <link rel="stylesheet" href="../../themes/void/static/css/main.css">
</head>

<div class="js-toggle-wrapper">
    <div class="js-toggle">
        <div class="js-toggle-track">
            <div class="js-toggle-track-check">
                <img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAACAAAAAgCAYAAABzenr0AAAAAXNSR0IArs4c6QAAAAlwSFlzAAALEwAACxMBAJqcGAAAAVlpVFh0WE1MOmNvbS5hZG9iZS54bXAAAAAAADx4OnhtcG1ldGEgeG1sbnM6eD0iYWRvYmU6bnM6bWV0YS8iIHg6eG1wdGs9IlhNUCBDb3JlIDUuNC4wIj4KICAgPHJkZjpSREYgeG1sbnM6cmRmPSJodHRwOi8vd3d3LnczLm9yZy8xOTk5LzAyLzIyLXJkZi1zeW50YXgtbnMjIj4KICAgICAgPHJkZjpEZXNjcmlwdGlvbiByZGY6YWJvdXQ9IiIKICAgICAgICAgICAgeG1sbnM6dGlmZj0iaHR0cDovL25zLmFkb2JlLmNvbS90aWZmLzEuMC8iPgogICAgICAgICA8dGlmZjpPcmllbnRhdGlvbj4xPC90aWZmOk9yaWVudGF0aW9uPgogICAgICA8L3JkZjpEZXNjcmlwdGlvbj4KICAgPC9yZGY6UkRGPgo8L3g6eG1wbWV0YT4KTMInWQAABlJJREFUWAm1V3tsFEUcntnXvXu0tBWo1ZZHihBjCEWqkHiNaMLDRKOtQSKaiCFKQtS/SbxiFCHGCIkmkBSMwZhQNTFoQZD0DFiwtCDFAkdDqBBBKFj63rvdnfH7zfVo5aFBj0l2Z/dm5vd98/0es8dYjlpr62azufnDQNZcU1PciMfjWvb9rvZSMk4Ayfb36pLH13189GC8LAtIRLLPt+pzwrCuLq4ISEv/gHmitrAwfPbEkXc/ad4dL6iujrvyX0jcitgd/yZlZqftP6995Mr5TVLa22Tn8XVX2g/XLSRjUu7Q79jonS7I7hS7/0oOb5VyqF52n98oj7esXX07EjlxwXWisRmSnm3b29TTM8iYrjmFBWExubxwY/uhNas4r/WySl1fc5cetDMd7ydl+lMJJRw5WC8ud62Xx5rfepzwxgZmbhUYNS5Stvsj4yo2GXJEFBVHWDBkfdbR9HpYBaaUajDnBLKKpl1xRKYcgGtMCqEzTaSnThk/SQT0uJqTqFNBmXMCsZE48DzRZRMBRjv1GHNdk3HBImF9ZUvTyxM40pMKVc4JZBXQOLOFoDeKSxdp6HIQcO4rjYT9fn0pjbz9GLt7BAAODmjSVReXUMFzNW5x5vfxp2mIxZjIuQKJxAmFa+is2DQJJQ0JyBVExNOYcJnPxx/6/utnijmP555ALEagKAGGnGn64QORBjARcIA/yJk7JMJBLRrNtybTvH88KGjCf2jK86bhzmMcwDKFZEQvbIhxFYhChoMWMzU2iWznlIBEVJOsP+1bdX/ALx9l7jApADeDAEcMkE90JnUmmGl4USKQ0xhoW3JB5XY0YrxYWhLwMZZypUyjDGH35AbNwgUGiFBPpuGbHCpAOV1ZGXf2f/taftAv31DyeymN2d1IhAFAwTOmnzF/kKcdh3me7CYCOVNgycju84u8DeVlwfFq9/ZlTfldYrMUjOlrkjkD+rU+WzCROkcEchIDHR011syZW9JHD7y07N6JvhWMpz3pugaTkB6lWFVCKkhck0zzeMp2utq+uHrmfxOgoCO/Z8CXPlEQ1bdH8wgvhSIkEG0ICcQeExIFGdimjvKka7btJFZuaXOammIGKUCFQ53j9EN1dYKWqHf0t2w407W2tgs6h89ZnImjB55flh81tt9XirjjDuSl+oIPRQ0iWPgNZ5GqTqbBe3vSzEl5n5PhWKwocyR2HlqYN61qV18WjYjE8JLARZPQsUSim8foIRYTlGr02Ly7piASFRtKJ4VfieYhxdS2JcDVMN6xVOKZyrCGm8b108lrLRVzvptLH7IoEFLFANes6KnDi+uxfmvFnF17oALq5u1agu3/YfHkcSFzeSggV5eXRfIB7CHNcO5SUI+Ih5Ir7f4MAV9IqdFzdZgNpZw1Gcs1mNvgGbTbqQ9/cz7ZuuhgyYRQ49ljTyWHhr2DwpNHHFf+5gnWZ3Bharo+0TD5dNMw5vv9RlVpSRDHK4TlnoukhtYApuOHejSZQuo5g/A9BysdKRCyLl6062fN37OXMDlvUJtUrtmxo0avrW3wTrYs3jJ9RvRVChrmSmanPMpX2OXMsmDGh6AiEIwBAlvkOqIdBy+8JyAz8pz7QxiDth4KDy5uAlwzrWTnwC8Vc4KVAMZ3YUZ+IqoIjP3h5KFFX1ZMy3uW+7RhEDHgTi0zC9rS7uhPCDiNrGFyqBeERtKN/B0YlyFCkw0NJ5C0Ojv7zvT1a1WV1TuvZDdL4NTgB7CASYpsen6gqvG5jmTf5qHedADgkBl3D0nkSgNhZACDyi0FUKZRr3IdRjgN4WPPoFMIIegIK3mqd38fS80mcJKelM4szNyzZtQbkchGePuBRS8Eg9pHU8ojRQpSqs+ajAIwTjjUMQ/nvTNM0kicwYxZIYMh/891DYi+fvedB+c1xsm4lDU6ya+Axtz+RiAzEVYbajQOpq17F0R9QevNcEhfcU+xvyQQUalGJBSesqOkgPQ4YNyUZL9fSvUPDjoNAwN8/dwFjaczNkc3ptaMud1EIDtGcmXTcefO2cGSvKIFfp/2JIJxlq7xEl3nVPM4fDeIbPkD16/ptNc0bDu7qxbsu0R2JGywWMIjF2ft3tjfloAyQAGXiOn8hrqwbVvMXzaO+QeHXP6nF0wvX74Hf4NGG5GPjSlYoyM3P/0FbCT6zvM/yYoAAAAASUVORK5CYII=" role="presentation" style="pointer-events: none;" width="16" height="16">
            </div>
            <div class="js-toggle-track-x">
                <img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAACAAAAAgCAYAAABzenr0AAAAAXNSR0IArs4c6QAAAAlwSFlzAAALEwAACxMBAJqcGAAAAVlpVFh0WE1MOmNvbS5hZG9iZS54bXAAAAAAADx4OnhtcG1ldGEgeG1sbnM6eD0iYWRvYmU6bnM6bWV0YS8iIHg6eG1wdGs9IlhNUCBDb3JlIDUuNC4wIj4KICAgPHJkZjpSREYgeG1sbnM6cmRmPSJodHRwOi8vd3d3LnczLm9yZy8xOTk5LzAyLzIyLXJkZi1zeW50YXgtbnMjIj4KICAgICAgPHJkZjpEZXNjcmlwdGlvbiByZGY6YWJvdXQ9IiIKICAgICAgICAgICAgeG1sbnM6dGlmZj0iaHR0cDovL25zLmFkb2JlLmNvbS90aWZmLzEuMC8iPgogICAgICAgICA8dGlmZjpPcmllbnRhdGlvbj4xPC90aWZmOk9yaWVudGF0aW9uPgogICAgICA8L3JkZjpEZXNjcmlwdGlvbj4KICAgPC9yZGY6UkRGPgo8L3g6eG1wbWV0YT4KTMInWQAABwNJREFUWAmtV1tsFFUY/s6Z2d22zLYlZakUCRVaQcqlWIiCiS1gTEB9UAO+GR9En3iQGI0xJiSiRB98MjEq8cEQTSBeHhQM0V7whtEGDWC90BYitxahtNtu25058/v/ZzvLbilawJNM5+yZ89+//1LgJhYRNLW1uDfBAvpGiIk2O5auvfFxqIH3ZJ8/u06GN6Z9+wVl5SjcD1IbZa/UPkPyYl2uR4dreoD2bnbYxTlBBRytkHXtAREphP5KuH4lddx9h70yxX05t7yYXwGb6W8nx1jibpl2rFlGBxcG9M18okOrn7Bnk/BAO/4bI0UeEE1zjBp3UmvjOxJXJdaKN/ZiIu4tOZrAb4aTdZAZArKmWeiiJZ6jt5tiagdCS9+6cgO1Ne6Mvhe+ixTIfyDVhipnK9p+P0Edqx9RW/YZtQVGmOLChRxNNlyPsTEgPQKMB3dbEHa0h1awYmQ83enTd2vmUtvKd1Glv2RkzBb+kZGRrKtjzG60Wguhd/lJZBingbcfWWe72vjT75bJDrhYtvA0hrurETDr5HyF2Knb1MM4ab//xIoOqueA0edRnkkinTyJdYvqLFDZO4zUPFCvVoDjJq4T7TE61IWh4x5KqxX5KVKkX8WZ/t2ov2cb3MHt4dhIyOxIJxJOOF6xRx/99BksXLoecWcXytILMNBDqKpnGZWPquYfPxY8iXGR9fK+SgFrgcRPXPjVqhehL+3EmZ5RGJQi1QBU8TPThQnOQzm+5UXGIcetUeEAfP13VwzpI+w1jGJWdSliNfvVhiMPiOsllJag4M/UGHiqM6dlBb2OTLKHHV6KkvogrJ4XhBWniWK/Gp1MQyf93FOeUXKmKk/FzJxbQtKLjFXYT4USupy8fQVir2ynVEBiZMG0qtOHMS/AW4Gwrk7BG3C1F0B5nqNKE0CME4MfVRLPnXkBKe+ipvoFhNQywOhdghvLi0F8ReyVXV4BKTBRbbe5f64zR/DHsdZw1hJfeWlHl/GNRJzDxrd5m192z78TMaVnKELZoINZS4BzQ7vtnZljSnha/pPCbkuxzXcupYwI5tIeCpGc0Yp9tWHZQy/rmYhRfNgg4bHJBYLzGkxsRJF4XKlE2jBOHNSv3kY7Tj6vthzPFl61BrYwqFlmEQhtSVXmLiksxLmtRgYXI1ULU61JJ4eVKmG3/5sCVgpbMT6OMJ2E08/29Xf3w6v4FnHdCjfWgXu/O8Z5mLdCkeRs2khHe1DqOtQwbHWTAnM5S2HNmhALYo5KjkPFrMMKjZl6HxhWIAb0BqE+/73GrBRQUsKYiBu4JX8ycI6wtw+i5ef3NZpsrKVSHYCP37jwGDgeE1SA0S/xtl5SU2fs1ApEp0qTLVRjgyycDSsLHMSwmFltZMStR3uLLg6BdLhDa5dC6ryU2pHBe1BVO9tUcwfitJt2CLJZUHoG6T7Op75u0IyK31TCPcwFqgPk/KCaD3dFOuZBCO7xvCT/j048b3I3c7F2+WuOW7qdgkucFYlcQ4qop3yzTX7WaKfOCccye3Ts1Etq0+a/BHCF1yPgF3tAUkR6OrtGmo6gl94qqcXKh3rDyrOkPa58URoWcov2Mo6M+0QjrqKB+b7++oMa9Sz+ZkM0mie6aAtnGUvhmxaI+TogPOSQedgWioGSHFLn3v4kLh4HRspNmOGv41k+55siLFp2z6xYeJjhljFcbmxJlr4ga06TbevSByz/glQq4BJx46/c+237PbBqEYKxX3HpmKZEnQnr65X20hqJYaNcLoFOLiJk2LuBbyg7Q0OEn+hm0P3honxFD6rdxYorKpeIoi4YSSvyQHQIbM5t4+YNxLj/OxhVOOE4585qGpjnq+wSx6Q9CtNxTjd5klB+g6Mv36r0+b9cZFi44WYkHdG2ZWb3TtOUOXyVAlKlpGvJIAJ3eBMyfYS5C0qRZGtC85j+4sOasDe9xznPYezhhO/2Q6eP2fSOvYHOjtuQ1a9Q1VKynVDaMc8E0tptdxUsTFpFIYjcZKcbnoaQTNdiqCwNlL4G7oziSqGnT1ALf34vhk4R5zU3qYV9ONp9K88RtouShE68JwaU8dFw5W617shWa9ykeaBIn2hcsvPgL00k45QdTCZuSVcTRNs+8fnyLvooQfR5iujAnR9bxfY2xOVOxFS8SK3Le0l48VyYu1M8HRe5JD8wKPTjYnifaK3Wfn/GChYQ8ZAi6WRzWgqLV5YrsVLnZaVSoXU1g9gOIDwFySiGi+Zdrnzr7J3r+SMuszlcQCRn8lNGcTuSy2jOI7o9mxjZo+vR3ej3tN+ifRSOyUTS0+VMOid93cCubeiy/6TImS0QxRSCq2vxKr45zV+FQnjWH6D2xg+E9EatLcLAdHTgtGGD80D6jM0+aOl4wJgO/f96R2aJKCQ3yvgftRhdFMOpd6oAAAAASUVORK5CYII=" role="presentation" style="pointer-events: none;" width="16" height="16">
            </div>
        </div>
        <div class="js-toggle-thumb"></div>
        <input class="js-toggle-screenreader-only" type="checkbox" aria-label="Switch between Dark and Light mode">
    </div>
</div>

<style>

 

body.dark-mode,
body.dark-mode main {
    background-color: #0a0a0a;
    color: #eee;
}

body.dark-mode a {
    color: #eee;
    text-decoration: none;
}

body.dark-mode p {
    color: #eee;
}

body.dark-mode article a{
    text-decoration: underline;
}

body.dark-mode .post_listed .title {
    color: #eee;
}

body.dark-mode .post_listed .title:hover {
    background-color: #eee;
    color: #0a0a0a;
}

body.dark-mode .post_listed .post_time {
    color: #aaa;
}

body.dark-mode .header_title {
    color: #fff;
}

body.dark-mode .nav a {
    color: #eee;
}

body.dark-mode .nav a:visited {
    color: #eee;
}

body.dark-mode .nav a:hover {
    color: #0a0a0a;
}

 
body.dark-mode .title {
    color: #eee;
}


.js-toggle-wrapper {
    display: table;
     
    margin: 5px auto;
}

.js-toggle {
    touch-action: pan-x;
    display: inline-block;
    position: relative;
    cursor: pointer;
    background-color: transparent;
    border: 0;
    padding: 0;
    -webkit-touch-callout: none;
    user-select: none;
    -webkit-tap-highlight-color: rgba(0, 0, 0, 0);
    -webkit-tap-highlight-color: transparent;
  }

  .js-toggle-screenreader-only {
    border: 0;
    clip: rect(0 0 0 0);
    height: 1px;
    margin: -1px;
    overflow: hidden;
    padding: 0;
    position: absolute;
    width: 1px;
  }

  .js-toggle-track {
    width: 50px;
    height: 24px;
    padding: 0;
    border-radius: 30px;
    background-color: hsl(222, 14%, 7%);
    transition: all 0.2s ease;
  }

  .js-toggle-track-check {
    position: absolute;
    width: 17px;
    height: 17px;
    left: 5px;
    top: 0px;
    bottom: 0px;
    margin-top: auto;
    margin-bottom: auto;
    line-height: 0;
    opacity: 0;
    transition: opacity 0.25s ease;
  }

  .js-toggle--checked .js-toggle-track-check {
    opacity: 1;
    transition: opacity 0.25s ease;
  }

  .js-toggle-track-x {
    position: absolute;
    width: 17px;
    height: 17px;
    right: 5px;
    top: 0px;
    bottom: 0px;
    margin-top: auto;
    margin-bottom: auto;
    line-height: 0;
    opacity: 1;
    transition: opacity 0.25s ease;
  }

  .js-toggle--checked .js-toggle-track-x {
    opacity: 0;
  }

  .js-toggle-thumb {
    position: absolute;
    top: 1px;
    left: 1px;
    width: 22px;
    height: 22px;
    border-radius: 50%;
    background-color: #fafafa;
    box-sizing: border-box;
    transition: all 0.5s cubic-bezier(0.23, 1, 0.32, 1) 0ms;
    transform: translateX(0);
  }

  .js-toggle--checked .js-toggle-thumb {
    transform: translateX(26px);
    border-color: #19ab27;
  }

  .js-toggle--focus .js-toggle-thumb {
    box-shadow: 0px 0px 2px 3px rgb(255, 167, 196);
  }

  .js-toggle:active .js-toggle-thumb {
    box-shadow: 0px 0px 5px 5px rgb(255, 167, 196);
  }
</style>

<script>
    var body = document.body;
	var switcher = document.getElementsByClassName('js-toggle')[0];

	
	switcher.addEventListener("click", function() {
        this.classList.toggle('js-toggle--checked');
        this.classList.add('js-toggle--focus');
		
		if (this.classList.contains('js-toggle--checked')) {
			body.classList.add('dark-mode');
			
			localStorage.setItem('darkMode', 'true');
		} else {
			body.classList.remove('dark-mode');
			setTimeout(function() {
				localStorage.removeItem('darkMode');
			}, 100);
		}
	})

	
	if (localStorage.getItem('darkMode')) {
		
        switcher.classList.add('js-toggle--checked');
        body.classList.add('dark-mode');
	}
</script>


</head>

<body>
  <div class="wrapper">
	<div class="content">
		<div class="header_main">

    <a href="https://rezvan.xyz/"><p class="header_title">rezvan</p><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.16.3/dist/katex.min.css" integrity="sha384-Juol1FqnotbkyZUT5Z7gUPjQ9gzlwCENvUZTpQBAPxtusdwFLRy382PSDx5UUJ4/" crossorigin="anonymous">

<script defer src="https://cdn.jsdelivr.net/npm/katex@0.16.3/dist/katex.min.js" integrity="sha384-97gW6UIJxnlKemYavrqDHSX3SiygeOwIZhwyOKRfSaf0JWKRVj9hLASHgFTzT+0O" crossorigin="anonymous"></script>
<script defer src="https://cdn.jsdelivr.net/npm/katex@0.16.3/dist/contrib/auto-render.min.js" integrity="sha384-+VBxd3r6XgURycqtZ117nYw44OOcIax56Z4dCRWbxyPt0Koah1uHoK0o4+/RRE05" crossorigin="anonymous" onload="renderMathInElement(document.body);"></script>

<script>
    document.addEventListener("DOMContentLoaded", function() {
        renderMathInElement(document.body, {
            delimiters: [
                {left: "$$", right: "$$", display: true},
                {left: "$", right: "$", display: false}
            ]
        });
    });
</script>

    </a>

    <br>

    <nav id="main">
        
        <a href="/about/">about</a>
        
        <a href="/cv/">cv</a>
        
        <a href="/school/">school</a>
        
    </nav></div>

  <article><div class="title_wrapper">
			<h1 class="title">Computer System Engineering: Part 4 - Pipeline hardware</h1><p class="single_time">Mar 28, 2023</p></div>
		<section class="post">
			<p>In this part we&rsquo;ll cover the actual hardware specifications/solutions to our potential problems with our newly pipelined CPU.</p>
<h3 id="data-hazards">Data hazards</h3>
<p>If we have the following scenario:</p>
<pre tabindex="0"><code>sub    $2, $1, $3
and    $12, $2, $5
</code></pre><p>Here we will have a data hazard. As we covered in the last part the solution here is so-called &ldquo;forwarding&rdquo;.</p>
<p>But how do we detect how to forward our result immediately?</p>
<p>The answer is sending along the register&rsquo;s number in the pipeline!</p>
<p>We use the convention that when we&rsquo;re in the registers in between stages we use the notation, <code>ID/EX</code>, for example.</p>
<p>So, we get data hazards when:</p>
<pre tabindex="0"><code>EX/MEM.RegisteRd = ID/EX.RegisterRs
EX/MEM.RegisteRd = ID/EX.RegisterRt
MEM/WB.RegisteRd = ID/EX.RegisterRs
MEM/WB.RegisteRd = ID/EX.RegisterRt
</code></pre><p>So we need to detect <em>when</em> we need to forward, it shall only forward if:</p>
<ul>
<li>
<p>Only if we&rsquo;re writing to one register:</p>
<ul>
<li><code>EX/MEM.RegWrite, MEM/WB.RegWrite</code></li>
</ul>
</li>
<li>
<p>And, if <code>Rd</code> for the instruction isn&rsquo;t <code>$zero</code>:</p>
<ul>
<li><code>EX/MEM.RegisterRd != 0, MEM/WB.RegisterRd != 0</code></li>
</ul>
</li>
</ul>
<p>The hardware would be:
<img src="/images/FU.png#center" alt=""></p>
<p>We can write up some conditions:</p>
<ul>
<li>
<p><code>EX</code> Hazard</p>
<ul>
<li>
<pre tabindex="0"><code>If(EX/MEM.RegWrite and (EX/MEM.RegisterRd != 0)
  and(EX/MEM.RegisterRd = ID/EX.RegisterRs))
</code></pre><ul>
<li>→ <code>ForwardA = 10</code></li>
</ul>
</li>
<li>
<pre tabindex="0"><code>If(EX/MEM.RegWrite and (EX/MEM.RegisterRd != 0)
  and(EX/MEM.RegisterRd = ID/EX.RegisterRt))
</code></pre><ul>
<li>→ <code>ForwardB = 10</code></li>
</ul>
</li>
</ul>
</li>
<li>
<p><code>MEM</code> Hazard</p>
<ul>
<li>
<pre tabindex="0"><code>If(MEM/WB.RegWrite and (MEM/WB.RegisterRd != 0)
  and(MEM/WB.RegisterRd = ID/EX.RegisterRs))
</code></pre><ul>
<li>→ <code>ForwardA = 01</code></li>
</ul>
</li>
<li>
<pre tabindex="0"><code>If(MEM/WB.RegWrite and (MEM/WB.RegisterRd != 0)
  and(MEM/WB.RegisterRd = ID/EX.RegisterRt))
</code></pre><ul>
<li>→ <code>ForwardB = 01</code></li>
</ul>
</li>
</ul>
</li>
</ul>
<p>But there is another case we haven&rsquo;t talked about yet, that doesn&rsquo;t get solved with this solution, the double data hazard.</p>
<p>If we have the following MIPS:</p>
<pre tabindex="0"><code>add $1, $2, $3
add $1, $1, $3
add $1, $1, $4
</code></pre><p>Here we have two hazards, both will occur, but we want to use the <em>latest</em> result.</p>
<p>Therefore, we need to update our conditions for <code>MEM</code> hazards: Only forward from MEM <em>if</em> no EX hazards!</p>
<ul>
<li>
<p><code>MEM</code> Hazard</p>
<ul>
<li>
<pre tabindex="0"><code>If(MEM/WB.RegWrite and (MEM/WB.RegisterRd != 0)
  and not(EX/MEM.RegWrite and (EX/MEM.RegisterRd != 0)
      and(EX/MEM.RegisterRd = ID/EX.Register.Rs))
  and(MEM/WB.RegisterRd = ID/EX.RegisterRs))
</code></pre><ul>
<li>→ <code>ForwardA = 01</code></li>
</ul>
</li>
<li>
<pre tabindex="0"><code>If(MEM/WB.RegWrite and (MEM/WB.RegisterRd != 0)
  and not(EX/MEM.RegWrite and (EX/MEM.RegisterRd != 0)
      and(EX/MEM.RegisterRd = ID/EX.Register.Rt))
  and(MEM/WB.RegisterRd = ID/EX.RegisterRt))
</code></pre><ul>
<li>→ <code>ForwardB = 01</code></li>
</ul>
</li>
</ul>
</li>
</ul>
<p>Therefore, the final implementation would be:
<img src="/images/FU2.png#center" alt=""></p>
<h3 id="load-use-data-hazards">Load-use data hazards</h3>
<p>As we discussed in the last part when we have:</p>
<pre tabindex="0"><code>lw $2, 20($1)
and $4, $2, $5
</code></pre><p>We either need to stall one whole clock cycle, or, place an uncorrelated instruction in between.
So we need a way to detect this:</p>
<ul>
<li>
<p>Check if the &ldquo;using&rdquo; instruction is present in the ID stage.</p>
</li>
<li>
<p>The ALU operand register number in the ID stage is from:</p>
<ul>
<li><code>IF/ID.RegisterRs</code> or <code>IF/ID.RegisterRt</code>.</li>
</ul>
</li>
<li>
<p>We have a load-use hazard if:</p>
<ul>
<li>
<pre tabindex="0"><code>ID/EX.MemRead and
((ID/EX.RegisterRd = IF/ID.RegisterRs) or
 (ID/EX.RegisterRd = IF/ID.RegisterRt))
</code></pre></li>
<li>If true, stall the pipeline.</li>
</ul>
</li>
</ul>
<p>Stalling essentially means we input a <code>NOP</code> instruction instead.
So the operations bits in the <code>ID/EX</code> register becomes all 0 (<code>NOP</code>).</p>
<p>We also stop the incrementation of <code>PC</code> (and the <code>IF/ID</code> register).</p>
<h3 id="jump-conflicts">Jump conflicts</h3>
<p>Remember that conditional jump instructions evaluates in the <code>EX</code> stage.</p>
<p>Which means it takes three cycles for a conditional jump instruction to get determined where the next instruction is.</p>
<p>Which means our performance for jumps are, three cycles.</p>
<p>Let&rsquo;s cover some strategies for jump instructions.</p>
<h4 id="delay-jumping">Delay jumping</h4>
<p>This stragety makes use of these stall cycles, so we <strong>always</strong> execute the next instruction after the jump.
This instruction is called the &ldquo;delayed slot&rdquo;.</p>
<p>We fill this slot with either a &ldquo;productive&rdquo; instruction, if we can not do that, we fill it with a <code>NOP</code>.</p>
<h3 id="exceptions-and-interrupts">Exceptions and Interrupts</h3>
<p>Exceptions and interrupts are crucial concepts for a processor.</p>
<p>Let&rsquo;s first define what these are:</p>
<ul>
<li>
<p>Exceptions</p>
<ul>
<li>
<p>Internally in the processor:</p>
<ul>
<li>For example: Invalid opcode, Overflow, Syscalls</li>
</ul>
</li>
</ul>
</li>
<li>
<p>Interrupts</p>
<ul>
<li>From an external I/O controller.</li>
</ul>
</li>
<li>
<p>MIPS handles exceptions by a so-called &ldquo;System Control Coprocessor&rdquo; (CPo)</p>
</li>
<li>
<p>When we receive an exception, we need to first store <code>PC</code>. In MIPS we do this via the &ldquo;Exception Program Counter&rdquo; (EPC).</p>
</li>
<li>
<p>We save the <em>cause</em> of this exception in the &ldquo;Cause&rdquo; register.</p>
</li>
<li>
<p>Then we finally, jump to the exception handler</p>
</li>
</ul>
<p>This approach works for a non-pipelined version.</p>
<p>Let&rsquo;s look at how we should handle it from a pipelined version.</p>
<p>Say we have an overflow exception in the <code>EX</code> stage from:</p>
<pre tabindex="0"><code>add $s1, $s2, $s1
</code></pre><p>What we need to make sure:</p>
<ul>
<li>
<p>Do no update the <code>$s1</code> register.</p>
</li>
<li>
<p>Every instruction that was <strong>before</strong> this one needs to complete.</p>
</li>
<li>
<p>Eliminate the effect the instruction had and &ldquo;flush&rdquo; the instructions that came after.a</p>
</li>
<li>
<p>Set the cause and EPC registers.</p>
</li>
<li>
<p>Jump to the exception handler.</p>
</li>
</ul>
<p>So our final CPU looks like:
<img src="/images/PE.png#center" alt=""></p>
<h3 id="advanced-methods">Advanced methods</h3>
<p>Now we&rsquo;ll cover some more advanced methods - note that this is a very quick overview, and we will not go in depth at all.</p>
<h4 id="dynamic-jump-prediction">Dynamic jump prediction</h4>
<p>In deeper and more complex pipelines, the performance loss for each jump is a lot larger.</p>
<p>Therefore, they usually use something called dynamic jump prediction:</p>
<ul>
<li>
<p>Use a &ldquo;Branch prediction buffer&rdquo;/&ldquo;Branch history table&rdquo;.</p>
</li>
<li>
<p>Indexes with the jumping address.</p>
</li>
<li>
<p>The table stores the outcome (branch taken/not taken).</p>
</li>
<li>
<p>So when a jump comes:</p>
<ul>
<li>
<p>Read the table.</p>
</li>
<li>
<p>Get the next instruction by the jump prediction.</p>
</li>
<li>
<p>If wrong, flush the pipeline and update the prediction.</p>
</li>
</ul>
</li>
</ul>
<p>So, if we have a 1-bit jump table, our prediction is either &ldquo;Take jump&rdquo; or &ldquo;Do not take jump&rdquo;.</p>
<p>But, if we instead use, for example, a 2-bit jump table, we can also keep the <em>previous</em> state.</p>
<p>This is a kind of FSM if you will:
<img src="/images/JFSM.png#center" alt=""></p>
<h3 id="instruction-level-parallelism">Instruction-level parallelism</h3>
<p>To increase our parallelism, specifically our ILP, we need deeper pipelines.</p>
<blockquote>
<p>Less work per stage → Less time per clock cycle</p>
</blockquote>
<p>But that always comes with the cost of more potential hazards!</p>
<p>One solution is, <em>Multiple issue CPU</em>.</p>
<p>We start up multiple instructions per clock cycle, using more pipelines (Functional Units, FUs).</p>
<p>This can result in CPI (Clock cycles per instruction) &lt; 1. So therefore we instead use &ldquo;Instructions per Cycle&rdquo; now instead:
$$
\text{IPC} = \frac{1}{\text{CPI}}
$$</p>
<p>We have two types, static and dynamic multiple issue CPUs.</p>
<p>The static ones use the so-called &ldquo;Very Long Instruction Word&rdquo;:</p>
<ul>
<li>
<p>The compiler groups up instructions that start simultaneously.</p>
</li>
<li>
<p>Packets them into instruction words of a fixed size.</p>
</li>
<li>
<p>The compiler detects and handles hazards.</p>
</li>
</ul>
<p>The dynamic ones use the super scalar approach:</p>
<ul>
<li>
<p>The CPU hardware detects the instruction feed and chooses which one starts on what clock cycle.</p>
</li>
<li>
<p>The compiler can help by reordering the instruction feed.</p>
</li>
<li>
<p>The processor handles pipeline conflicts during execution time.</p>
</li>
</ul>
<h4 id="speculative-execution">Speculative execution</h4>
<p>One modern approach is also that we &ldquo;guess&rdquo; what will happen. If we were correct, great! Otherwise, go back to previous state.</p>
<p>Usually done with loads and jumps.</p>
<h3 id="loop-unrolling">Loop unrolling</h3>
<p>Loop unrolling is a quite simple conecpt, we just replicate the loop code to achieve more parallelism.</p>
<p>Uses different registers per replication</p>
<h3 id="summary">Summary</h3>
<ul>
<li>
<p>Pipelining increases the instruction flow by parallelising.</p>
<ul>
<li>
<p>More instructions per second</p>
</li>
<li>
<p><strong>But</strong>, each individual instruction still takes the same amount of time.</p>
</li>
</ul>
</li>
<li>
<p>Multiple issue processors (VLIW and super scalar).</p>
</li>
<li>
<p>Dynamical scheduling and speculative execution:</p>
<ul>
<li>
<p>Hazards limits the achievable parallelism.</p>
</li>
<li>
<p>CPU complexity → &ldquo;The power wall&rdquo;.</p>
</li>
</ul>
</li>
</ul>

		</section>
  </article>
	</div>

	<footer><p class="footer_msg">memento mori</p></footer>

  </div>
</body>
</html>
