$date
	Wed Jun 25 22:38:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1us
$end
$scope module module_teclado_tb $end
$var wire 1 ! rdy $end
$var wire 1 " load_b $end
$var wire 1 # load_a $end
$var wire 4 $ b [3:0] $end
$var wire 4 % a [3:0] $end
$var reg 1 & clk $end
$var reg 4 ' fila [3:0] $end
$var reg 1 ( rst $end
$scope module dut $end
$var wire 1 & clk $end
$var wire 4 ) fila [3:0] $end
$var wire 1 ( rst $end
$var wire 1 * tecla $end
$var wire 1 + stop $end
$var wire 1 ! rdy $end
$var wire 4 , out [3:0] $end
$var wire 1 " load_b $end
$var wire 1 # load_a $end
$var wire 2 - count [1:0] $end
$var wire 4 . col [3:0] $end
$var wire 4 / b [3:0] $end
$var wire 4 0 a [3:0] $end
$scope module debouncer $end
$var wire 1 1 btn $end
$var wire 1 & clk $end
$var wire 1 2 n3 $end
$var wire 1 ( rst $end
$var wire 1 + stop $end
$var wire 1 * tecla $end
$var wire 1 3 n4 $end
$var wire 1 4 n2 $end
$var wire 1 5 n1 $end
$scope module cont $end
$var wire 1 & clk $end
$var wire 1 2 in $end
$var wire 1 ( rst $end
$var reg 3 6 count [2:0] $end
$var reg 1 3 flg $end
$upscope $end
$scope module dff1 $end
$var wire 1 & clk $end
$var wire 1 1 d $end
$var wire 1 ( rst $end
$var reg 1 5 q $end
$upscope $end
$scope module dff2 $end
$var wire 1 & clk $end
$var wire 1 5 d $end
$var wire 1 ( rst $end
$var reg 1 4 q $end
$upscope $end
$upscope $end
$scope module deco $end
$var wire 2 7 in [1:0] $end
$var reg 4 8 out [3:0] $end
$upscope $end
$scope module deco_teclado $end
$var wire 4 9 col [3:0] $end
$var wire 4 : fila [3:0] $end
$var wire 8 ; d [7:0] $end
$var reg 4 < num [3:0] $end
$upscope $end
$scope module fsmop $end
$var wire 1 & clk $end
$var wire 1 ( rst $end
$var wire 1 * tecla $end
$var wire 1 ! load_m $end
$var wire 1 " load_b $end
$var wire 1 # load_a $end
$var parameter 4 = S0 $end
$var parameter 4 > S1 $end
$var parameter 4 ? S2 $end
$var parameter 4 @ S3 $end
$var reg 4 A nextstate [3:0] $end
$var reg 4 B state [3:0] $end
$upscope $end
$scope module shift_reg_op $end
$var wire 1 & clk $end
$var wire 1 # load_a $end
$var wire 1 " load_b $end
$var wire 4 C num [3:0] $end
$var wire 1 ( rst $end
$var reg 4 D a [3:0] $end
$var reg 4 E b [3:0] $end
$upscope $end
$scope module twobitcounter $end
$var wire 1 & clk $end
$var wire 2 F count_o [1:0] $end
$var wire 1 ( rst $end
$var wire 1 + stop $end
$var reg 2 G count [1:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 @
b100 ?
b10 >
b1 =
$end
#0
$dumpvars
bx G
bx F
bx E
bx D
b0 C
bx B
b1 A
b0 <
b0 ;
b0 :
b0 9
b0 8
bx 7
bx 6
x5
x4
x3
x2
01
bx 0
bx /
b0 .
bx -
b0 ,
x+
x*
b0 )
1(
b0 '
0&
bx %
bx $
x#
x"
x!
$end
#1
12
b1 ;
b1 ,
b1 8
b1 9
0+
0*
b0 -
b0 7
b0 F
b0 G
05
04
03
b0 6
0#
0"
0!
b1 B
b0 $
b0 /
b0 E
b0 %
b0 0
b0 D
1&
#2
0&
0(
#3
b10 ;
b10 ,
b10 8
b10 9
b1 6
b1 -
b1 7
b1 F
b1 G
1&
#4
0&
#5
b100 ;
b100 ,
b100 8
b100 9
b10 -
b10 7
b10 F
b10 G
b10 6
1&
#6
0&
#7
02
b1000 ,
b1000 8
b1000 9
b11 6
15
b11 -
b11 7
b11 F
b11 G
b0 .
b0 <
b0 C
1&
11
b11000 ;
b1 '
b1 )
b1 :
#8
0&
#9
b1 ,
b1 8
b1 9
b0 -
b0 7
b0 F
b0 G
05
14
b0 6
1&
01
b1 ;
b0 '
b0 )
b0 :
#10
0&
#11
b10 ,
b10 8
b10 9
04
15
b1 -
b1 7
b1 F
b1 G
b10 .
b10 <
b10 C
1&
11
b10010 ;
b1 '
b1 )
b1 :
#12
b0 .
b0 <
b0 C
0&
01
b10 ;
b0 '
b0 )
b0 :
#13
12
b100 ,
b100 8
b100 9
b10 -
b10 7
b10 F
b10 G
14
b11 .
b11 <
b11 C
1&
11
b10100 ;
b1 '
b1 )
b1 :
#14
0&
#15
b0 .
b0 <
b0 C
b11000 ;
b1000 ,
b1000 8
b1000 9
b1 6
b11 -
b11 7
b11 F
b11 G
1&
#16
0&
#17
b1 .
b1 <
b1 C
b10001 ;
b1 ,
b1 8
b1 9
b0 -
b0 7
b0 F
b0 G
b10 6
1&
#18
0&
#19
b10 .
b10 <
b10 C
b10010 ;
b10 ,
b10 8
b10 9
b11 6
b1 -
b1 7
b1 F
b1 G
1&
#20
0&
#21
b11 .
b11 <
b11 C
b10100 ;
b100 ,
b100 8
b100 9
b10 -
b10 7
b10 F
b10 G
b100 6
1&
#22
0&
#23
b0 .
b0 <
b0 C
b11000 ;
b1000 ,
b1000 8
b1000 9
b101 6
b11 -
b11 7
b11 F
b11 G
1&
#24
0&
#25
b1 .
b1 <
b1 C
b10001 ;
b1 ,
b1 8
b1 9
b0 -
b0 7
b0 F
b0 G
b110 6
1&
#26
0&
#27
b10 .
b10 <
b10 C
b10010 ;
b10 ,
b10 8
b10 9
b111 6
b1 -
b1 7
b1 F
b1 G
1&
#28
0&
#29
b11 .
b11 <
b11 C
b10 A
b10100 ;
b100 ,
b100 8
b100 9
1+
1*
b10 -
b10 7
b10 F
b10 G
13
1&
#30
0&
#31
1&
#32
0&
#33
1&
#34
0&
#35
1&
#36
0&
#37
1&
#38
0&
#39
1&
#40
0&
#41
1&
#42
0&
#43
02
05
b0 .
b0 <
b0 C
1&
01
b100 ;
b0 '
b0 )
b0 :
#44
0&
#45
b1 A
0+
0*
15
04
03
b0 6
b11 .
b11 <
b11 C
1&
11
b10100 ;
b1 '
b1 )
b1 :
#46
0&
#47
b1000 ,
b1000 8
b1000 9
14
05
b11 -
b11 7
b11 F
b11 G
b0 .
b0 <
b0 C
1&
01
b1000 ;
b0 '
b0 )
b0 :
#48
0&
#49
b1 .
b1 <
b1 C
b1 ,
b1 8
b1 9
b0 -
b0 7
b0 F
b0 G
15
04
1&
11
b10001 ;
b1 '
b1 )
b1 :
#50
b0 .
b0 <
b0 C
0&
01
b1 ;
b0 '
b0 )
b0 :
#51
b10 ;
b10 ,
b10 8
b10 9
14
05
b1 -
b1 7
b1 F
b1 G
1&
#52
0&
#53
12
b100 ;
b100 ,
b100 8
b100 9
b10 -
b10 7
b10 F
b10 G
04
1&
#54
0&
#55
b1000 ;
b1000 ,
b1000 8
b1000 9
b1 6
b11 -
b11 7
b11 F
b11 G
1&
#56
0&
#57
b1 ;
b1 ,
b1 8
b1 9
b0 -
b0 7
b0 F
b0 G
b10 6
1&
#58
0&
#59
b10 ;
b10 ,
b10 8
b10 9
b11 6
b1 -
b1 7
b1 F
b1 G
1&
#60
0&
#61
b100 ;
b100 ,
b100 8
b100 9
b10 -
b10 7
b10 F
b10 G
b100 6
1&
#62
0&
#63
b1000 ;
b1000 ,
b1000 8
b1000 9
b101 6
b11 -
b11 7
b11 F
b11 G
1&
#64
0&
#65
b1 ;
b1 ,
b1 8
b1 9
b0 -
b0 7
b0 F
b0 G
b110 6
1&
#66
0&
#67
b10 ;
b10 ,
b10 8
b10 9
b111 6
b1 -
b1 7
b1 F
b1 G
1&
#68
0&
#69
b100 ;
b100 ,
b100 8
b100 9
b10 -
b10 7
b10 F
b10 G
13
1&
#70
0&
#71
b1000 ;
b1000 ,
b1000 8
b1000 9
b11 -
b11 7
b11 F
b11 G
1&
#72
0&
#73
b1 ;
b1 ,
b1 8
b1 9
b0 -
b0 7
b0 F
b0 G
1&
#74
0&
#75
b10 ;
b10 ,
b10 8
b10 9
b1 -
b1 7
b1 F
b1 G
1&
#76
0&
#77
b100 ;
b100 ,
b100 8
b100 9
b10 -
b10 7
b10 F
b10 G
1&
#78
0&
#79
b1000 ;
b1000 ,
b1000 8
b1000 9
b11 -
b11 7
b11 F
b11 G
1&
#80
0&
#81
b1 ;
b1 ,
b1 8
b1 9
b0 -
b0 7
b0 F
b0 G
1&
#82
0&
#83
b10 ;
b10 ,
b10 8
b10 9
b1 -
b1 7
b1 F
b1 G
1&
#84
0&
#85
b100 ;
b100 ,
b100 8
b100 9
b10 -
b10 7
b10 F
b10 G
1&
#86
0&
#87
b1000 ;
b1000 ,
b1000 8
b1000 9
b11 -
b11 7
b11 F
b11 G
1&
#88
0&
#89
b1 ;
b1 ,
b1 8
b1 9
b0 -
b0 7
b0 F
b0 G
1&
#90
0&
