
STM32CubeIDE_4ch_7SEG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c2f8  080002b0  080002b0  000102b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000019c  0800c5a8  0800c5a8  0001c5a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800c744  0800c744  0001c744  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800c74c  0800c74c  0001c74c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800c750  0800c750  0001c750  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000078  24000000  0800c754  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004d4c  24000078  0800c7cc  00020078  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24004dc4  0800c7cc  00024dc4  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 10 .debug_info   00040ee1  00000000  00000000  000200a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00006104  00000000  00000000  00060f87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000020d0  00000000  00000000  00067090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001ee8  00000000  00000000  00069160  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003587b  00000000  00000000  0006b048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00027fa3  00000000  00000000  000a08c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00155ecb  00000000  00000000  000c8866  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  0021e731  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008e68  00000000  00000000  0021e784  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	; (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	; (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	; (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	24000078 	.word	0x24000078
 80002cc:	00000000 	.word	0x00000000
 80002d0:	0800c590 	.word	0x0800c590

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	; (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	; (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	; (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	2400007c 	.word	0x2400007c
 80002ec:	0800c590 	.word	0x0800c590

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b96e 	b.w	80005e4 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	468c      	mov	ip, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	f040 8083 	bne.w	8000436 <__udivmoddi4+0x116>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d947      	bls.n	80003c6 <__udivmoddi4+0xa6>
 8000336:	fab2 f282 	clz	r2, r2
 800033a:	b142      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033c:	f1c2 0020 	rsb	r0, r2, #32
 8000340:	fa24 f000 	lsr.w	r0, r4, r0
 8000344:	4091      	lsls	r1, r2
 8000346:	4097      	lsls	r7, r2
 8000348:	ea40 0c01 	orr.w	ip, r0, r1
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbbc f6f8 	udiv	r6, ip, r8
 8000358:	fa1f fe87 	uxth.w	lr, r7
 800035c:	fb08 c116 	mls	r1, r8, r6, ip
 8000360:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000364:	fb06 f10e 	mul.w	r1, r6, lr
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18fb      	adds	r3, r7, r3
 800036e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000372:	f080 8119 	bcs.w	80005a8 <__udivmoddi4+0x288>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8116 	bls.w	80005a8 <__udivmoddi4+0x288>
 800037c:	3e02      	subs	r6, #2
 800037e:	443b      	add	r3, r7
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0f8 	udiv	r0, r3, r8
 8000388:	fb08 3310 	mls	r3, r8, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fe0e 	mul.w	lr, r0, lr
 8000394:	45a6      	cmp	lr, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	193c      	adds	r4, r7, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295
 800039e:	f080 8105 	bcs.w	80005ac <__udivmoddi4+0x28c>
 80003a2:	45a6      	cmp	lr, r4
 80003a4:	f240 8102 	bls.w	80005ac <__udivmoddi4+0x28c>
 80003a8:	3802      	subs	r0, #2
 80003aa:	443c      	add	r4, r7
 80003ac:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b0:	eba4 040e 	sub.w	r4, r4, lr
 80003b4:	2600      	movs	r6, #0
 80003b6:	b11d      	cbz	r5, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c5 4300 	strd	r4, r3, [r5]
 80003c0:	4631      	mov	r1, r6
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	b902      	cbnz	r2, 80003ca <__udivmoddi4+0xaa>
 80003c8:	deff      	udf	#255	; 0xff
 80003ca:	fab2 f282 	clz	r2, r2
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	d150      	bne.n	8000474 <__udivmoddi4+0x154>
 80003d2:	1bcb      	subs	r3, r1, r7
 80003d4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d8:	fa1f f887 	uxth.w	r8, r7
 80003dc:	2601      	movs	r6, #1
 80003de:	fbb3 fcfe 	udiv	ip, r3, lr
 80003e2:	0c21      	lsrs	r1, r4, #16
 80003e4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ec:	fb08 f30c 	mul.w	r3, r8, ip
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0xe4>
 80003f4:	1879      	adds	r1, r7, r1
 80003f6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0xe2>
 80003fc:	428b      	cmp	r3, r1
 80003fe:	f200 80e9 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 8000402:	4684      	mov	ip, r0
 8000404:	1ac9      	subs	r1, r1, r3
 8000406:	b2a3      	uxth	r3, r4
 8000408:	fbb1 f0fe 	udiv	r0, r1, lr
 800040c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000410:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000414:	fb08 f800 	mul.w	r8, r8, r0
 8000418:	45a0      	cmp	r8, r4
 800041a:	d907      	bls.n	800042c <__udivmoddi4+0x10c>
 800041c:	193c      	adds	r4, r7, r4
 800041e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x10a>
 8000424:	45a0      	cmp	r8, r4
 8000426:	f200 80d9 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 800042a:	4618      	mov	r0, r3
 800042c:	eba4 0408 	sub.w	r4, r4, r8
 8000430:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000434:	e7bf      	b.n	80003b6 <__udivmoddi4+0x96>
 8000436:	428b      	cmp	r3, r1
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x12e>
 800043a:	2d00      	cmp	r5, #0
 800043c:	f000 80b1 	beq.w	80005a2 <__udivmoddi4+0x282>
 8000440:	2600      	movs	r6, #0
 8000442:	e9c5 0100 	strd	r0, r1, [r5]
 8000446:	4630      	mov	r0, r6
 8000448:	4631      	mov	r1, r6
 800044a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800044e:	fab3 f683 	clz	r6, r3
 8000452:	2e00      	cmp	r6, #0
 8000454:	d14a      	bne.n	80004ec <__udivmoddi4+0x1cc>
 8000456:	428b      	cmp	r3, r1
 8000458:	d302      	bcc.n	8000460 <__udivmoddi4+0x140>
 800045a:	4282      	cmp	r2, r0
 800045c:	f200 80b8 	bhi.w	80005d0 <__udivmoddi4+0x2b0>
 8000460:	1a84      	subs	r4, r0, r2
 8000462:	eb61 0103 	sbc.w	r1, r1, r3
 8000466:	2001      	movs	r0, #1
 8000468:	468c      	mov	ip, r1
 800046a:	2d00      	cmp	r5, #0
 800046c:	d0a8      	beq.n	80003c0 <__udivmoddi4+0xa0>
 800046e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000472:	e7a5      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000474:	f1c2 0320 	rsb	r3, r2, #32
 8000478:	fa20 f603 	lsr.w	r6, r0, r3
 800047c:	4097      	lsls	r7, r2
 800047e:	fa01 f002 	lsl.w	r0, r1, r2
 8000482:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000486:	40d9      	lsrs	r1, r3
 8000488:	4330      	orrs	r0, r6
 800048a:	0c03      	lsrs	r3, r0, #16
 800048c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000490:	fa1f f887 	uxth.w	r8, r7
 8000494:	fb0e 1116 	mls	r1, lr, r6, r1
 8000498:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800049c:	fb06 f108 	mul.w	r1, r6, r8
 80004a0:	4299      	cmp	r1, r3
 80004a2:	fa04 f402 	lsl.w	r4, r4, r2
 80004a6:	d909      	bls.n	80004bc <__udivmoddi4+0x19c>
 80004a8:	18fb      	adds	r3, r7, r3
 80004aa:	f106 3cff 	add.w	ip, r6, #4294967295
 80004ae:	f080 808d 	bcs.w	80005cc <__udivmoddi4+0x2ac>
 80004b2:	4299      	cmp	r1, r3
 80004b4:	f240 808a 	bls.w	80005cc <__udivmoddi4+0x2ac>
 80004b8:	3e02      	subs	r6, #2
 80004ba:	443b      	add	r3, r7
 80004bc:	1a5b      	subs	r3, r3, r1
 80004be:	b281      	uxth	r1, r0
 80004c0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004c4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004c8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004cc:	fb00 f308 	mul.w	r3, r0, r8
 80004d0:	428b      	cmp	r3, r1
 80004d2:	d907      	bls.n	80004e4 <__udivmoddi4+0x1c4>
 80004d4:	1879      	adds	r1, r7, r1
 80004d6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004da:	d273      	bcs.n	80005c4 <__udivmoddi4+0x2a4>
 80004dc:	428b      	cmp	r3, r1
 80004de:	d971      	bls.n	80005c4 <__udivmoddi4+0x2a4>
 80004e0:	3802      	subs	r0, #2
 80004e2:	4439      	add	r1, r7
 80004e4:	1acb      	subs	r3, r1, r3
 80004e6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004ea:	e778      	b.n	80003de <__udivmoddi4+0xbe>
 80004ec:	f1c6 0c20 	rsb	ip, r6, #32
 80004f0:	fa03 f406 	lsl.w	r4, r3, r6
 80004f4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004f8:	431c      	orrs	r4, r3
 80004fa:	fa20 f70c 	lsr.w	r7, r0, ip
 80004fe:	fa01 f306 	lsl.w	r3, r1, r6
 8000502:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000506:	fa21 f10c 	lsr.w	r1, r1, ip
 800050a:	431f      	orrs	r7, r3
 800050c:	0c3b      	lsrs	r3, r7, #16
 800050e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000512:	fa1f f884 	uxth.w	r8, r4
 8000516:	fb0e 1119 	mls	r1, lr, r9, r1
 800051a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800051e:	fb09 fa08 	mul.w	sl, r9, r8
 8000522:	458a      	cmp	sl, r1
 8000524:	fa02 f206 	lsl.w	r2, r2, r6
 8000528:	fa00 f306 	lsl.w	r3, r0, r6
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x220>
 800052e:	1861      	adds	r1, r4, r1
 8000530:	f109 30ff 	add.w	r0, r9, #4294967295
 8000534:	d248      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 8000536:	458a      	cmp	sl, r1
 8000538:	d946      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800053a:	f1a9 0902 	sub.w	r9, r9, #2
 800053e:	4421      	add	r1, r4
 8000540:	eba1 010a 	sub.w	r1, r1, sl
 8000544:	b2bf      	uxth	r7, r7
 8000546:	fbb1 f0fe 	udiv	r0, r1, lr
 800054a:	fb0e 1110 	mls	r1, lr, r0, r1
 800054e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000552:	fb00 f808 	mul.w	r8, r0, r8
 8000556:	45b8      	cmp	r8, r7
 8000558:	d907      	bls.n	800056a <__udivmoddi4+0x24a>
 800055a:	19e7      	adds	r7, r4, r7
 800055c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000560:	d22e      	bcs.n	80005c0 <__udivmoddi4+0x2a0>
 8000562:	45b8      	cmp	r8, r7
 8000564:	d92c      	bls.n	80005c0 <__udivmoddi4+0x2a0>
 8000566:	3802      	subs	r0, #2
 8000568:	4427      	add	r7, r4
 800056a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800056e:	eba7 0708 	sub.w	r7, r7, r8
 8000572:	fba0 8902 	umull	r8, r9, r0, r2
 8000576:	454f      	cmp	r7, r9
 8000578:	46c6      	mov	lr, r8
 800057a:	4649      	mov	r1, r9
 800057c:	d31a      	bcc.n	80005b4 <__udivmoddi4+0x294>
 800057e:	d017      	beq.n	80005b0 <__udivmoddi4+0x290>
 8000580:	b15d      	cbz	r5, 800059a <__udivmoddi4+0x27a>
 8000582:	ebb3 020e 	subs.w	r2, r3, lr
 8000586:	eb67 0701 	sbc.w	r7, r7, r1
 800058a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800058e:	40f2      	lsrs	r2, r6
 8000590:	ea4c 0202 	orr.w	r2, ip, r2
 8000594:	40f7      	lsrs	r7, r6
 8000596:	e9c5 2700 	strd	r2, r7, [r5]
 800059a:	2600      	movs	r6, #0
 800059c:	4631      	mov	r1, r6
 800059e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005a2:	462e      	mov	r6, r5
 80005a4:	4628      	mov	r0, r5
 80005a6:	e70b      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005a8:	4606      	mov	r6, r0
 80005aa:	e6e9      	b.n	8000380 <__udivmoddi4+0x60>
 80005ac:	4618      	mov	r0, r3
 80005ae:	e6fd      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b0:	4543      	cmp	r3, r8
 80005b2:	d2e5      	bcs.n	8000580 <__udivmoddi4+0x260>
 80005b4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005b8:	eb69 0104 	sbc.w	r1, r9, r4
 80005bc:	3801      	subs	r0, #1
 80005be:	e7df      	b.n	8000580 <__udivmoddi4+0x260>
 80005c0:	4608      	mov	r0, r1
 80005c2:	e7d2      	b.n	800056a <__udivmoddi4+0x24a>
 80005c4:	4660      	mov	r0, ip
 80005c6:	e78d      	b.n	80004e4 <__udivmoddi4+0x1c4>
 80005c8:	4681      	mov	r9, r0
 80005ca:	e7b9      	b.n	8000540 <__udivmoddi4+0x220>
 80005cc:	4666      	mov	r6, ip
 80005ce:	e775      	b.n	80004bc <__udivmoddi4+0x19c>
 80005d0:	4630      	mov	r0, r6
 80005d2:	e74a      	b.n	800046a <__udivmoddi4+0x14a>
 80005d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d8:	4439      	add	r1, r7
 80005da:	e713      	b.n	8000404 <__udivmoddi4+0xe4>
 80005dc:	3802      	subs	r0, #2
 80005de:	443c      	add	r4, r7
 80005e0:	e724      	b.n	800042c <__udivmoddi4+0x10c>
 80005e2:	bf00      	nop

080005e4 <__aeabi_idiv0>:
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop

080005e8 <PowerOn_7_SEG_D1>:

#include <stdio.h>
#include <math.h>
#include "usart.h"
void PowerOn_7_SEG_D1(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, SET);
 80005ec:	2201      	movs	r2, #1
 80005ee:	2101      	movs	r1, #1
 80005f0:	4802      	ldr	r0, [pc, #8]	; (80005fc <PowerOn_7_SEG_D1+0x14>)
 80005f2:	f002 ff3b 	bl	800346c <HAL_GPIO_WritePin>
}
 80005f6:	bf00      	nop
 80005f8:	bd80      	pop	{r7, pc}
 80005fa:	bf00      	nop
 80005fc:	58020800 	.word	0x58020800

08000600 <PowerOff_7_SEG_D1>:
void PowerOff_7_SEG_D1(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, RESET);
 8000604:	2200      	movs	r2, #0
 8000606:	2101      	movs	r1, #1
 8000608:	4802      	ldr	r0, [pc, #8]	; (8000614 <PowerOff_7_SEG_D1+0x14>)
 800060a:	f002 ff2f 	bl	800346c <HAL_GPIO_WritePin>
}
 800060e:	bf00      	nop
 8000610:	bd80      	pop	{r7, pc}
 8000612:	bf00      	nop
 8000614:	58020800 	.word	0x58020800

08000618 <PowerOn_7_SEG_D2>:
void PowerOn_7_SEG_D2(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, SET);
 800061c:	2201      	movs	r2, #1
 800061e:	2102      	movs	r1, #2
 8000620:	4802      	ldr	r0, [pc, #8]	; (800062c <PowerOn_7_SEG_D2+0x14>)
 8000622:	f002 ff23 	bl	800346c <HAL_GPIO_WritePin>
}
 8000626:	bf00      	nop
 8000628:	bd80      	pop	{r7, pc}
 800062a:	bf00      	nop
 800062c:	58020800 	.word	0x58020800

08000630 <PowerOff_7_SEG_D2>:
void PowerOff_7_SEG_D2(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, RESET);
 8000634:	2200      	movs	r2, #0
 8000636:	2102      	movs	r1, #2
 8000638:	4802      	ldr	r0, [pc, #8]	; (8000644 <PowerOff_7_SEG_D2+0x14>)
 800063a:	f002 ff17 	bl	800346c <HAL_GPIO_WritePin>
}
 800063e:	bf00      	nop
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	58020800 	.word	0x58020800

08000648 <PowerOn_7_SEG_D3>:
void PowerOn_7_SEG_D3(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, SET);
 800064c:	2201      	movs	r2, #1
 800064e:	2104      	movs	r1, #4
 8000650:	4802      	ldr	r0, [pc, #8]	; (800065c <PowerOn_7_SEG_D3+0x14>)
 8000652:	f002 ff0b 	bl	800346c <HAL_GPIO_WritePin>
}
 8000656:	bf00      	nop
 8000658:	bd80      	pop	{r7, pc}
 800065a:	bf00      	nop
 800065c:	58020800 	.word	0x58020800

08000660 <PowerOff_7_SEG_D3>:
void PowerOff_7_SEG_D3(void)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, RESET);
 8000664:	2200      	movs	r2, #0
 8000666:	2104      	movs	r1, #4
 8000668:	4802      	ldr	r0, [pc, #8]	; (8000674 <PowerOff_7_SEG_D3+0x14>)
 800066a:	f002 feff 	bl	800346c <HAL_GPIO_WritePin>
}
 800066e:	bf00      	nop
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	58020800 	.word	0x58020800

08000678 <PowerOn_7_SEG_D4>:
void PowerOn_7_SEG_D4(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, SET);
 800067c:	2201      	movs	r2, #1
 800067e:	2108      	movs	r1, #8
 8000680:	4802      	ldr	r0, [pc, #8]	; (800068c <PowerOn_7_SEG_D4+0x14>)
 8000682:	f002 fef3 	bl	800346c <HAL_GPIO_WritePin>
}
 8000686:	bf00      	nop
 8000688:	bd80      	pop	{r7, pc}
 800068a:	bf00      	nop
 800068c:	58020800 	.word	0x58020800

08000690 <PowerOff_7_SEG_D4>:
void PowerOff_7_SEG_D4(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, RESET);
 8000694:	2200      	movs	r2, #0
 8000696:	2108      	movs	r1, #8
 8000698:	4802      	ldr	r0, [pc, #8]	; (80006a4 <PowerOff_7_SEG_D4+0x14>)
 800069a:	f002 fee7 	bl	800346c <HAL_GPIO_WritePin>
}
 800069e:	bf00      	nop
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	58020800 	.word	0x58020800

080006a8 <Off_7_SEG_AllPin>:
{
On_7_SEG_OnePin (GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5
| GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9);
}
void Off_7_SEG_AllPin(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	af00      	add	r7, sp, #0
Off_7_SEG_OnePin (GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5
 80006ac:	f44f 707f 	mov.w	r0, #1020	; 0x3fc
 80006b0:	f000 f814 	bl	80006dc <Off_7_SEG_OnePin>
| GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9);
}
 80006b4:	bf00      	nop
 80006b6:	bd80      	pop	{r7, pc}

080006b8 <On_7_SEG_OnePin>:


void On_7_SEG_OnePin(uint16_t pinNum)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b082      	sub	sp, #8
 80006bc:	af00      	add	r7, sp, #0
 80006be:	4603      	mov	r3, r0
 80006c0:	80fb      	strh	r3, [r7, #6]
   HAL_GPIO_WritePin(GPIOE,pinNum, RESET);
 80006c2:	88fb      	ldrh	r3, [r7, #6]
 80006c4:	2200      	movs	r2, #0
 80006c6:	4619      	mov	r1, r3
 80006c8:	4803      	ldr	r0, [pc, #12]	; (80006d8 <On_7_SEG_OnePin+0x20>)
 80006ca:	f002 fecf 	bl	800346c <HAL_GPIO_WritePin>
}
 80006ce:	bf00      	nop
 80006d0:	3708      	adds	r7, #8
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}
 80006d6:	bf00      	nop
 80006d8:	58021000 	.word	0x58021000

080006dc <Off_7_SEG_OnePin>:
void Off_7_SEG_OnePin(uint16_t pinNum)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b082      	sub	sp, #8
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	4603      	mov	r3, r0
 80006e4:	80fb      	strh	r3, [r7, #6]
   HAL_GPIO_WritePin(GPIOE,pinNum, SET);
 80006e6:	88fb      	ldrh	r3, [r7, #6]
 80006e8:	2201      	movs	r2, #1
 80006ea:	4619      	mov	r1, r3
 80006ec:	4803      	ldr	r0, [pc, #12]	; (80006fc <Off_7_SEG_OnePin+0x20>)
 80006ee:	f002 febd 	bl	800346c <HAL_GPIO_WritePin>
}
 80006f2:	bf00      	nop
 80006f4:	3708      	adds	r7, #8
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}
 80006fa:	bf00      	nop
 80006fc:	58021000 	.word	0x58021000

08000700 <_7_SEG_Num_Test2>:
        On_7_SEG_OnePin(GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_7);
        break;
}
}
void _7_SEG_Num_Test2(int num)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b082      	sub	sp, #8
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]
  Off_7_SEG_AllPin();
 8000708:	f7ff ffce 	bl	80006a8 <Off_7_SEG_AllPin>
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	2b09      	cmp	r3, #9
 8000710:	d845      	bhi.n	800079e <_7_SEG_Num_Test2+0x9e>
 8000712:	a201      	add	r2, pc, #4	; (adr r2, 8000718 <_7_SEG_Num_Test2+0x18>)
 8000714:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000718:	08000741 	.word	0x08000741
 800071c:	08000749 	.word	0x08000749
 8000720:	08000751 	.word	0x08000751
 8000724:	0800075b 	.word	0x0800075b
 8000728:	08000765 	.word	0x08000765
 800072c:	0800076f 	.word	0x0800076f
 8000730:	08000779 	.word	0x08000779
 8000734:	08000783 	.word	0x08000783
 8000738:	0800078b 	.word	0x0800078b
 800073c:	08000795 	.word	0x08000795
  switch(num){
        case 0:
        On_7_SEG_OnePin(GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 8000740:	20fc      	movs	r0, #252	; 0xfc
 8000742:	f7ff ffb9 	bl	80006b8 <On_7_SEG_OnePin>
        break;
 8000746:	e02a      	b.n	800079e <_7_SEG_Num_Test2+0x9e>
        case 1:
        On_7_SEG_OnePin(GPIO_PIN_3|GPIO_PIN_4);
 8000748:	2018      	movs	r0, #24
 800074a:	f7ff ffb5 	bl	80006b8 <On_7_SEG_OnePin>
        break;
 800074e:	e026      	b.n	800079e <_7_SEG_Num_Test2+0x9e>
        case 2:
        On_7_SEG_OnePin(GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_8|GPIO_PIN_6|GPIO_PIN_5);
 8000750:	f44f 70b6 	mov.w	r0, #364	; 0x16c
 8000754:	f7ff ffb0 	bl	80006b8 <On_7_SEG_OnePin>
        break;
 8000758:	e021      	b.n	800079e <_7_SEG_Num_Test2+0x9e>
        case 3:
        On_7_SEG_OnePin(GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_8|GPIO_PIN_4|GPIO_PIN_5);
 800075a:	f44f 709e 	mov.w	r0, #316	; 0x13c
 800075e:	f7ff ffab 	bl	80006b8 <On_7_SEG_OnePin>
        break;
 8000762:	e01c      	b.n	800079e <_7_SEG_Num_Test2+0x9e>
        case 4:
        On_7_SEG_OnePin(GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_8|GPIO_PIN_7);
 8000764:	f44f 70cc 	mov.w	r0, #408	; 0x198
 8000768:	f7ff ffa6 	bl	80006b8 <On_7_SEG_OnePin>
        break;
 800076c:	e017      	b.n	800079e <_7_SEG_Num_Test2+0x9e>
        case 5:
        On_7_SEG_OnePin(GPIO_PIN_2|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_4|GPIO_PIN_5);
 800076e:	f44f 70da 	mov.w	r0, #436	; 0x1b4
 8000772:	f7ff ffa1 	bl	80006b8 <On_7_SEG_OnePin>
        break;
 8000776:	e012      	b.n	800079e <_7_SEG_Num_Test2+0x9e>
        case 6:
        On_7_SEG_OnePin(GPIO_PIN_2|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8);
 8000778:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800077c:	f7ff ff9c 	bl	80006b8 <On_7_SEG_OnePin>
        break;
 8000780:	e00d      	b.n	800079e <_7_SEG_Num_Test2+0x9e>
        case 7:
        On_7_SEG_OnePin(GPIO_PIN_2|GPIO_PIN_7|GPIO_PIN_3|GPIO_PIN_4);
 8000782:	209c      	movs	r0, #156	; 0x9c
 8000784:	f7ff ff98 	bl	80006b8 <On_7_SEG_OnePin>
        break;
 8000788:	e009      	b.n	800079e <_7_SEG_Num_Test2+0x9e>
        case 8:
        On_7_SEG_OnePin(GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8);
 800078a:	f44f 70fe 	mov.w	r0, #508	; 0x1fc
 800078e:	f7ff ff93 	bl	80006b8 <On_7_SEG_OnePin>
        break;
 8000792:	e004      	b.n	800079e <_7_SEG_Num_Test2+0x9e>
        case 9:
        On_7_SEG_OnePin(GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_7);
 8000794:	f44f 70de 	mov.w	r0, #444	; 0x1bc
 8000798:	f7ff ff8e 	bl	80006b8 <On_7_SEG_OnePin>
        break;
 800079c:	bf00      	nop
}
}
 800079e:	bf00      	nop
 80007a0:	3708      	adds	r7, #8
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop

080007a8 <_7_SEG_1234_Test>:
	On_7_SEG_OnePin(GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_6);HAL_Delay(500);Off_7_SEG_AllPin();
	On_7_SEG_OnePin(GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_1|GPIO_PIN_2);HAL_Delay(500);Off_7_SEG_AllPin();
}

void _7_SEG_1234_Test(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0
	PowerOn_7_SEG_D1();
 80007ac:	f7ff ff1c 	bl	80005e8 <PowerOn_7_SEG_D1>
	_7_SEG_Num_Test2(1);
 80007b0:	2001      	movs	r0, #1
 80007b2:	f7ff ffa5 	bl	8000700 <_7_SEG_Num_Test2>
	HAL_Delay(0);
 80007b6:	2000      	movs	r0, #0
 80007b8:	f001 fa7c 	bl	8001cb4 <HAL_Delay>
	PowerOff_7_SEG_D1();
 80007bc:	f7ff ff20 	bl	8000600 <PowerOff_7_SEG_D1>
	PowerOn_7_SEG_D2();
 80007c0:	f7ff ff2a 	bl	8000618 <PowerOn_7_SEG_D2>
	_7_SEG_Num_Test2(2);
 80007c4:	2002      	movs	r0, #2
 80007c6:	f7ff ff9b 	bl	8000700 <_7_SEG_Num_Test2>
	HAL_Delay(0);
 80007ca:	2000      	movs	r0, #0
 80007cc:	f001 fa72 	bl	8001cb4 <HAL_Delay>
	PowerOff_7_SEG_D2();
 80007d0:	f7ff ff2e 	bl	8000630 <PowerOff_7_SEG_D2>
	PowerOn_7_SEG_D3();
 80007d4:	f7ff ff38 	bl	8000648 <PowerOn_7_SEG_D3>
	_7_SEG_Num_Test2(3);
 80007d8:	2003      	movs	r0, #3
 80007da:	f7ff ff91 	bl	8000700 <_7_SEG_Num_Test2>
	HAL_Delay(0);
 80007de:	2000      	movs	r0, #0
 80007e0:	f001 fa68 	bl	8001cb4 <HAL_Delay>
	PowerOff_7_SEG_D3();
 80007e4:	f7ff ff3c 	bl	8000660 <PowerOff_7_SEG_D3>
	PowerOn_7_SEG_D4();
 80007e8:	f7ff ff46 	bl	8000678 <PowerOn_7_SEG_D4>
	_7_SEG_Num_Test2(4);
 80007ec:	2004      	movs	r0, #4
 80007ee:	f7ff ff87 	bl	8000700 <_7_SEG_Num_Test2>
	HAL_Delay(0);
 80007f2:	2000      	movs	r0, #0
 80007f4:	f001 fa5e 	bl	8001cb4 <HAL_Delay>
	PowerOff_7_SEG_D4();
 80007f8:	f7ff ff4a 	bl	8000690 <PowerOff_7_SEG_D4>
}
 80007fc:	bf00      	nop
 80007fe:	bd80      	pop	{r7, pc}

08000800 <HAL_TIM_IC_CaptureCallback>:
	__HAL_TIM_SET_COUNTER(&htim3, 0);
	while (__HAL_TIM_GET_COUNTER (&htim3) < time);
}

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b082      	sub	sp, #8
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)  // if the interrupt source is channel1
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	7f1b      	ldrb	r3, [r3, #28]
 800080c:	2b01      	cmp	r3, #1
 800080e:	d17a      	bne.n	8000906 <HAL_TIM_IC_CaptureCallback+0x106>
	{
		if (Is_First_Captured==0) // if the first value is not captured
 8000810:	4b41      	ldr	r3, [pc, #260]	; (8000918 <HAL_TIM_IC_CaptureCallback+0x118>)
 8000812:	781b      	ldrb	r3, [r3, #0]
 8000814:	2b00      	cmp	r3, #0
 8000816:	d11a      	bne.n	800084e <HAL_TIM_IC_CaptureCallback+0x4e>
		{
			IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 8000818:	2100      	movs	r1, #0
 800081a:	6878      	ldr	r0, [r7, #4]
 800081c:	f006 ff82 	bl	8007724 <HAL_TIM_ReadCapturedValue>
 8000820:	4603      	mov	r3, r0
 8000822:	4a3e      	ldr	r2, [pc, #248]	; (800091c <HAL_TIM_IC_CaptureCallback+0x11c>)
 8000824:	6013      	str	r3, [r2, #0]
			Is_First_Captured = 1;  // set the first captured as true
 8000826:	4b3c      	ldr	r3, [pc, #240]	; (8000918 <HAL_TIM_IC_CaptureCallback+0x118>)
 8000828:	2201      	movs	r2, #1
 800082a:	701a      	strb	r2, [r3, #0]
			// Now change the polarity to falling edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	6a1a      	ldr	r2, [r3, #32]
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	f022 020a 	bic.w	r2, r2, #10
 800083a:	621a      	str	r2, [r3, #32]
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	6a1a      	ldr	r2, [r3, #32]
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	f042 0202 	orr.w	r2, r2, #2
 800084a:	621a      	str	r2, [r3, #32]
			// set polarity to rising edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
			__HAL_TIM_DISABLE_IT(&htim3, TIM_IT_CC1);
		}
	}
}
 800084c:	e05b      	b.n	8000906 <HAL_TIM_IC_CaptureCallback+0x106>
		else if (Is_First_Captured==1)   // if the first is already captured
 800084e:	4b32      	ldr	r3, [pc, #200]	; (8000918 <HAL_TIM_IC_CaptureCallback+0x118>)
 8000850:	781b      	ldrb	r3, [r3, #0]
 8000852:	2b01      	cmp	r3, #1
 8000854:	d157      	bne.n	8000906 <HAL_TIM_IC_CaptureCallback+0x106>
			IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 8000856:	2100      	movs	r1, #0
 8000858:	6878      	ldr	r0, [r7, #4]
 800085a:	f006 ff63 	bl	8007724 <HAL_TIM_ReadCapturedValue>
 800085e:	4603      	mov	r3, r0
 8000860:	4a2f      	ldr	r2, [pc, #188]	; (8000920 <HAL_TIM_IC_CaptureCallback+0x120>)
 8000862:	6013      	str	r3, [r2, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	2200      	movs	r2, #0
 800086a:	625a      	str	r2, [r3, #36]	; 0x24
			if (IC_Val2 > IC_Val1)
 800086c:	4b2c      	ldr	r3, [pc, #176]	; (8000920 <HAL_TIM_IC_CaptureCallback+0x120>)
 800086e:	681a      	ldr	r2, [r3, #0]
 8000870:	4b2a      	ldr	r3, [pc, #168]	; (800091c <HAL_TIM_IC_CaptureCallback+0x11c>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	429a      	cmp	r2, r3
 8000876:	d907      	bls.n	8000888 <HAL_TIM_IC_CaptureCallback+0x88>
				Difference = IC_Val2-IC_Val1;
 8000878:	4b29      	ldr	r3, [pc, #164]	; (8000920 <HAL_TIM_IC_CaptureCallback+0x120>)
 800087a:	681a      	ldr	r2, [r3, #0]
 800087c:	4b27      	ldr	r3, [pc, #156]	; (800091c <HAL_TIM_IC_CaptureCallback+0x11c>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	1ad3      	subs	r3, r2, r3
 8000882:	4a28      	ldr	r2, [pc, #160]	; (8000924 <HAL_TIM_IC_CaptureCallback+0x124>)
 8000884:	6013      	str	r3, [r2, #0]
 8000886:	e00f      	b.n	80008a8 <HAL_TIM_IC_CaptureCallback+0xa8>
			else if (IC_Val1 > IC_Val2)
 8000888:	4b24      	ldr	r3, [pc, #144]	; (800091c <HAL_TIM_IC_CaptureCallback+0x11c>)
 800088a:	681a      	ldr	r2, [r3, #0]
 800088c:	4b24      	ldr	r3, [pc, #144]	; (8000920 <HAL_TIM_IC_CaptureCallback+0x120>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	429a      	cmp	r2, r3
 8000892:	d909      	bls.n	80008a8 <HAL_TIM_IC_CaptureCallback+0xa8>
				Difference = (0xffff - IC_Val1) + IC_Val2;
 8000894:	4b22      	ldr	r3, [pc, #136]	; (8000920 <HAL_TIM_IC_CaptureCallback+0x120>)
 8000896:	681a      	ldr	r2, [r3, #0]
 8000898:	4b20      	ldr	r3, [pc, #128]	; (800091c <HAL_TIM_IC_CaptureCallback+0x11c>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	1ad2      	subs	r2, r2, r3
 800089e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80008a2:	4413      	add	r3, r2
 80008a4:	4a1f      	ldr	r2, [pc, #124]	; (8000924 <HAL_TIM_IC_CaptureCallback+0x124>)
 80008a6:	6013      	str	r3, [r2, #0]
			Distance = Difference * 0.34/2;
 80008a8:	4b1e      	ldr	r3, [pc, #120]	; (8000924 <HAL_TIM_IC_CaptureCallback+0x124>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	ee07 3a90 	vmov	s15, r3
 80008b0:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80008b4:	ed9f 6b16 	vldr	d6, [pc, #88]	; 8000910 <HAL_TIM_IC_CaptureCallback+0x110>
 80008b8:	ee27 6b06 	vmul.f64	d6, d7, d6
 80008bc:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 80008c0:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80008c4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80008c8:	edc7 7a00 	vstr	s15, [r7]
 80008cc:	683b      	ldr	r3, [r7, #0]
 80008ce:	b2da      	uxtb	r2, r3
 80008d0:	4b15      	ldr	r3, [pc, #84]	; (8000928 <HAL_TIM_IC_CaptureCallback+0x128>)
 80008d2:	701a      	strb	r2, [r3, #0]
			Is_First_Captured = 0; // set it back to false
 80008d4:	4b10      	ldr	r3, [pc, #64]	; (8000918 <HAL_TIM_IC_CaptureCallback+0x118>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	6a1a      	ldr	r2, [r3, #32]
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	f022 020a 	bic.w	r2, r2, #10
 80008e8:	621a      	str	r2, [r3, #32]
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	681a      	ldr	r2, [r3, #0]
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	6a12      	ldr	r2, [r2, #32]
 80008f4:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(&htim3, TIM_IT_CC1);
 80008f6:	4b0d      	ldr	r3, [pc, #52]	; (800092c <HAL_TIM_IC_CaptureCallback+0x12c>)
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	68da      	ldr	r2, [r3, #12]
 80008fc:	4b0b      	ldr	r3, [pc, #44]	; (800092c <HAL_TIM_IC_CaptureCallback+0x12c>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	f022 0202 	bic.w	r2, r2, #2
 8000904:	60da      	str	r2, [r3, #12]
}
 8000906:	bf00      	nop
 8000908:	3708      	adds	r7, #8
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}
 800090e:	bf00      	nop
 8000910:	5c28f5c3 	.word	0x5c28f5c3
 8000914:	3fd5c28f 	.word	0x3fd5c28f
 8000918:	240000a0 	.word	0x240000a0
 800091c:	24000094 	.word	0x24000094
 8000920:	24000098 	.word	0x24000098
 8000924:	2400009c 	.word	0x2400009c
 8000928:	240000a1 	.word	0x240000a1
 800092c:	24004c4c 	.word	0x24004c4c

08000930 <HAL_GPIO_EXTI_Callback>:

			}
		}
}
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000930:	b480      	push	{r7}
 8000932:	b083      	sub	sp, #12
 8000934:	af00      	add	r7, sp, #0
 8000936:	4603      	mov	r3, r0
 8000938:	80fb      	strh	r3, [r7, #6]
/* Prevent unused argument(s) compilation warning */
	flag = 1;
 800093a:	4b04      	ldr	r3, [pc, #16]	; (800094c <HAL_GPIO_EXTI_Callback+0x1c>)
 800093c:	2201      	movs	r2, #1
 800093e:	701a      	strb	r2, [r3, #0]
/* NOTE: This function Should not be modified,
when the callback is needed, the HAL_GPIO_EXTI_Callback
could be implemented in the user file
*/
}
 8000940:	bf00      	nop
 8000942:	370c      	adds	r7, #12
 8000944:	46bd      	mov	sp, r7
 8000946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094a:	4770      	bx	lr
 800094c:	240000a2 	.word	0x240000a2

08000950 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000954:	4b3e      	ldr	r3, [pc, #248]	; (8000a50 <MX_FDCAN1_Init+0x100>)
 8000956:	4a3f      	ldr	r2, [pc, #252]	; (8000a54 <MX_FDCAN1_Init+0x104>)
 8000958:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_NO_BRS;
 800095a:	4b3d      	ldr	r3, [pc, #244]	; (8000a50 <MX_FDCAN1_Init+0x100>)
 800095c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000960:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000962:	4b3b      	ldr	r3, [pc, #236]	; (8000a50 <MX_FDCAN1_Init+0x100>)
 8000964:	2200      	movs	r2, #0
 8000966:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 8000968:	4b39      	ldr	r3, [pc, #228]	; (8000a50 <MX_FDCAN1_Init+0x100>)
 800096a:	2201      	movs	r2, #1
 800096c:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800096e:	4b38      	ldr	r3, [pc, #224]	; (8000a50 <MX_FDCAN1_Init+0x100>)
 8000970:	2200      	movs	r2, #0
 8000972:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000974:	4b36      	ldr	r3, [pc, #216]	; (8000a50 <MX_FDCAN1_Init+0x100>)
 8000976:	2200      	movs	r2, #0
 8000978:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 800097a:	4b35      	ldr	r3, [pc, #212]	; (8000a50 <MX_FDCAN1_Init+0x100>)
 800097c:	2201      	movs	r2, #1
 800097e:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 13;
 8000980:	4b33      	ldr	r3, [pc, #204]	; (8000a50 <MX_FDCAN1_Init+0x100>)
 8000982:	220d      	movs	r2, #13
 8000984:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 86;
 8000986:	4b32      	ldr	r3, [pc, #200]	; (8000a50 <MX_FDCAN1_Init+0x100>)
 8000988:	2256      	movs	r2, #86	; 0x56
 800098a:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 13;
 800098c:	4b30      	ldr	r3, [pc, #192]	; (8000a50 <MX_FDCAN1_Init+0x100>)
 800098e:	220d      	movs	r2, #13
 8000990:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 25;
 8000992:	4b2f      	ldr	r3, [pc, #188]	; (8000a50 <MX_FDCAN1_Init+0x100>)
 8000994:	2219      	movs	r2, #25
 8000996:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000998:	4b2d      	ldr	r3, [pc, #180]	; (8000a50 <MX_FDCAN1_Init+0x100>)
 800099a:	2201      	movs	r2, #1
 800099c:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 2;
 800099e:	4b2c      	ldr	r3, [pc, #176]	; (8000a50 <MX_FDCAN1_Init+0x100>)
 80009a0:	2202      	movs	r2, #2
 80009a2:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 80009a4:	4b2a      	ldr	r3, [pc, #168]	; (8000a50 <MX_FDCAN1_Init+0x100>)
 80009a6:	2201      	movs	r2, #1
 80009a8:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 80009aa:	4b29      	ldr	r3, [pc, #164]	; (8000a50 <MX_FDCAN1_Init+0x100>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 80009b0:	4b27      	ldr	r3, [pc, #156]	; (8000a50 <MX_FDCAN1_Init+0x100>)
 80009b2:	2201      	movs	r2, #1
 80009b4:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 80009b6:	4b26      	ldr	r3, [pc, #152]	; (8000a50 <MX_FDCAN1_Init+0x100>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	63da      	str	r2, [r3, #60]	; 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 2;
 80009bc:	4b24      	ldr	r3, [pc, #144]	; (8000a50 <MX_FDCAN1_Init+0x100>)
 80009be:	2202      	movs	r2, #2
 80009c0:	641a      	str	r2, [r3, #64]	; 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_12;
 80009c2:	4b23      	ldr	r3, [pc, #140]	; (8000a50 <MX_FDCAN1_Init+0x100>)
 80009c4:	2205      	movs	r2, #5
 80009c6:	645a      	str	r2, [r3, #68]	; 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 80009c8:	4b21      	ldr	r3, [pc, #132]	; (8000a50 <MX_FDCAN1_Init+0x100>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	649a      	str	r2, [r3, #72]	; 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80009ce:	4b20      	ldr	r3, [pc, #128]	; (8000a50 <MX_FDCAN1_Init+0x100>)
 80009d0:	2204      	movs	r2, #4
 80009d2:	64da      	str	r2, [r3, #76]	; 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 80009d4:	4b1e      	ldr	r3, [pc, #120]	; (8000a50 <MX_FDCAN1_Init+0x100>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	651a      	str	r2, [r3, #80]	; 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80009da:	4b1d      	ldr	r3, [pc, #116]	; (8000a50 <MX_FDCAN1_Init+0x100>)
 80009dc:	2204      	movs	r2, #4
 80009de:	655a      	str	r2, [r3, #84]	; 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 80009e0:	4b1b      	ldr	r3, [pc, #108]	; (8000a50 <MX_FDCAN1_Init+0x100>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	659a      	str	r2, [r3, #88]	; 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 80009e6:	4b1a      	ldr	r3, [pc, #104]	; (8000a50 <MX_FDCAN1_Init+0x100>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	65da      	str	r2, [r3, #92]	; 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 2;
 80009ec:	4b18      	ldr	r3, [pc, #96]	; (8000a50 <MX_FDCAN1_Init+0x100>)
 80009ee:	2202      	movs	r2, #2
 80009f0:	661a      	str	r2, [r3, #96]	; 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80009f2:	4b17      	ldr	r3, [pc, #92]	; (8000a50 <MX_FDCAN1_Init+0x100>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	665a      	str	r2, [r3, #100]	; 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_12;
 80009f8:	4b15      	ldr	r3, [pc, #84]	; (8000a50 <MX_FDCAN1_Init+0x100>)
 80009fa:	2205      	movs	r2, #5
 80009fc:	669a      	str	r2, [r3, #104]	; 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80009fe:	4814      	ldr	r0, [pc, #80]	; (8000a50 <MX_FDCAN1_Init+0x100>)
 8000a00:	f001 fa5c 	bl	8001ebc <HAL_FDCAN_Init>
 8000a04:	4603      	mov	r3, r0
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d001      	beq.n	8000a0e <MX_FDCAN1_Init+0xbe>
  {
    Error_Handler();
 8000a0a:	f000 fd15 	bl	8001438 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
  sFilterConfig.IdType = FDCAN_STANDARD_ID; //IdType ?? ?ÔøΩÔøΩÔø?? ID ?ÔøΩÔøΩ?ÔøΩÔøΩ ?ÔøΩÔøΩ?ÔøΩÔøΩ IDÔø?? ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩÔø?? ?ÔøΩÔøΩÔø??Ôø?? ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ .
 8000a0e:	4b12      	ldr	r3, [pc, #72]	; (8000a58 <MX_FDCAN1_Init+0x108>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	601a      	str	r2, [r3, #0]
  sFilterConfig.FilterIndex = 0; //Filterindex ?ÔøΩÔøΩ ?ÔøΩÔøΩ?ÔøΩÔøΩ Í∞úÏùò ?ÔøΩÔøΩ?ÔøΩÔøΩÔø?? Íµ¨ÏÑ±?ÔøΩÔøΩ?ÔøΩÔøΩ Í≤ΩÏö∞?ÔøΩÔøΩ ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ. 1Í∞úÏùò ?ÔøΩÔøΩ?ÔøΩÔøΩÔø?? ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩÔø?? ?ÔøΩÔøΩÔø?? ?ÔøΩÔøΩÎ¨∏Ïóê 0?ÔøΩÔøΩÔø?? ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ.
 8000a14:	4b10      	ldr	r3, [pc, #64]	; (8000a58 <MX_FDCAN1_Init+0x108>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	605a      	str	r2, [r3, #4]
  sFilterConfig.FilterType = FDCAN_FILTER_MASK; //FilterType ?? ?ÔøΩÔøΩÎ¶¨ÔøΩ? ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ ?ÔøΩÔøΩ?ÔøΩÔøΩ ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ. ?ÔøΩÔøΩÍ∏∞ÏÑú?ÔøΩÔøΩ MASK ?ÔøΩÔøΩ?ÔøΩÔøΩÔø?? ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩÔø?? ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ
 8000a1a:	4b0f      	ldr	r3, [pc, #60]	; (8000a58 <MX_FDCAN1_Init+0x108>)
 8000a1c:	2202      	movs	r2, #2
 8000a1e:	609a      	str	r2, [r3, #8]
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0; //FilterConfig ?ÔøΩÔøΩ ?ÔøΩÔøΩ?ÔøΩÔøΩÔø?? ?ÔøΩÔøΩÍ≥ºÌïò?ÔøΩÔøΩ Î©îÏãúÔø???ÔøΩÔøΩ ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ ?ÔøΩÔøΩ?ÔøΩÔøΩ ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ Í≤∞Ï†ï?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ. RX FIFO 0?ÔøΩÔøΩÔø?? Î≥¥ÎÇ¥?ÔøΩÔøΩÔø?? ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ.
 8000a20:	4b0d      	ldr	r3, [pc, #52]	; (8000a58 <MX_FDCAN1_Init+0x108>)
 8000a22:	2201      	movs	r2, #1
 8000a24:	60da      	str	r2, [r3, #12]

  sFilterConfig.FilterID1 = 0x11; // ID Node2  //?ÔøΩÔøΩ MASK ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ Í≤ΩÏö∞ ID1( 0x22 )?ÔøΩÔøΩ IDÔø?? ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩÔø?? ID2( 0x22 )Ôø?? ÎßàÏä§?ÔøΩÔøΩ ÎπÑÌä∏Ôø?? ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ.
 8000a26:	4b0c      	ldr	r3, [pc, #48]	; (8000a58 <MX_FDCAN1_Init+0x108>)
 8000a28:	2211      	movs	r2, #17
 8000a2a:	611a      	str	r2, [r3, #16]
  sFilterConfig.FilterID2 = 0x7ff; // Ignore because FDCAN_FILTER_TO_RXBUFFER
 8000a2c:	4b0a      	ldr	r3, [pc, #40]	; (8000a58 <MX_FDCAN1_Init+0x108>)
 8000a2e:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8000a32:	615a      	str	r2, [r3, #20]
  sFilterConfig.RxBufferIndex = 0; //RxBufferIndex ?ÔøΩÔøΩ FIFO ???ÔøΩÔøΩ RX BufferÔø?? ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ Í≤ΩÏö∞ ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩÔø??Ôø?? 0?ÔøΩÔøΩÔø?? ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ.
 8000a34:	4b08      	ldr	r3, [pc, #32]	; (8000a58 <MX_FDCAN1_Init+0x108>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	619a      	str	r2, [r3, #24]
  if(HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 8000a3a:	4907      	ldr	r1, [pc, #28]	; (8000a58 <MX_FDCAN1_Init+0x108>)
 8000a3c:	4804      	ldr	r0, [pc, #16]	; (8000a50 <MX_FDCAN1_Init+0x100>)
 8000a3e:	f001 fc1f 	bl	8002280 <HAL_FDCAN_ConfigFilter>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d001      	beq.n	8000a4c <MX_FDCAN1_Init+0xfc>
  {
    Error_Handler();
 8000a48:	f000 fcf6 	bl	8001438 <Error_Handler>
  }

  /* USER CODE END FDCAN1_Init 2 */

}
 8000a4c:	bf00      	nop
 8000a4e:	bd80      	pop	{r7, pc}
 8000a50:	24004a98 	.word	0x24004a98
 8000a54:	4000a000 	.word	0x4000a000
 8000a58:	24004a78 	.word	0x24004a78

08000a5c <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b0b8      	sub	sp, #224	; 0xe0
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a64:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000a68:	2200      	movs	r2, #0
 8000a6a:	601a      	str	r2, [r3, #0]
 8000a6c:	605a      	str	r2, [r3, #4]
 8000a6e:	609a      	str	r2, [r3, #8]
 8000a70:	60da      	str	r2, [r3, #12]
 8000a72:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a74:	f107 0314 	add.w	r3, r7, #20
 8000a78:	22b8      	movs	r2, #184	; 0xb8
 8000a7a:	2100      	movs	r1, #0
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	f00b fcb9 	bl	800c3f4 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	4a29      	ldr	r2, [pc, #164]	; (8000b2c <HAL_FDCAN_MspInit+0xd0>)
 8000a88:	4293      	cmp	r3, r2
 8000a8a:	d14b      	bne.n	8000b24 <HAL_FDCAN_MspInit+0xc8>
  /* USER CODE BEGIN FDCAN1_MspInit 0 */

  /* USER CODE END FDCAN1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000a8c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000a90:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000a92:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000a96:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a9a:	f107 0314 	add.w	r3, r7, #20
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	f004 fae8 	bl	8005074 <HAL_RCCEx_PeriphCLKConfig>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d001      	beq.n	8000aae <HAL_FDCAN_MspInit+0x52>
    {
      Error_Handler();
 8000aaa:	f000 fcc5 	bl	8001438 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000aae:	4b20      	ldr	r3, [pc, #128]	; (8000b30 <HAL_FDCAN_MspInit+0xd4>)
 8000ab0:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 8000ab4:	4a1e      	ldr	r2, [pc, #120]	; (8000b30 <HAL_FDCAN_MspInit+0xd4>)
 8000ab6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000aba:	f8c2 314c 	str.w	r3, [r2, #332]	; 0x14c
 8000abe:	4b1c      	ldr	r3, [pc, #112]	; (8000b30 <HAL_FDCAN_MspInit+0xd4>)
 8000ac0:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 8000ac4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ac8:	613b      	str	r3, [r7, #16]
 8000aca:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000acc:	4b18      	ldr	r3, [pc, #96]	; (8000b30 <HAL_FDCAN_MspInit+0xd4>)
 8000ace:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000ad2:	4a17      	ldr	r2, [pc, #92]	; (8000b30 <HAL_FDCAN_MspInit+0xd4>)
 8000ad4:	f043 0308 	orr.w	r3, r3, #8
 8000ad8:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000adc:	4b14      	ldr	r3, [pc, #80]	; (8000b30 <HAL_FDCAN_MspInit+0xd4>)
 8000ade:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000ae2:	f003 0308 	and.w	r3, r3, #8
 8000ae6:	60fb      	str	r3, [r7, #12]
 8000ae8:	68fb      	ldr	r3, [r7, #12]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000aea:	2303      	movs	r3, #3
 8000aec:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000af0:	2302      	movs	r3, #2
 8000af2:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af6:	2300      	movs	r3, #0
 8000af8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000afc:	2300      	movs	r3, #0
 8000afe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000b02:	2309      	movs	r3, #9
 8000b04:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b08:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	4809      	ldr	r0, [pc, #36]	; (8000b34 <HAL_FDCAN_MspInit+0xd8>)
 8000b10:	f002 fafc 	bl	800310c <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 5, 0);
 8000b14:	2200      	movs	r2, #0
 8000b16:	2105      	movs	r1, #5
 8000b18:	2013      	movs	r0, #19
 8000b1a:	f001 f9a7 	bl	8001e6c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8000b1e:	2013      	movs	r0, #19
 8000b20:	f001 f9be 	bl	8001ea0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8000b24:	bf00      	nop
 8000b26:	37e0      	adds	r7, #224	; 0xe0
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd80      	pop	{r7, pc}
 8000b2c:	4000a000 	.word	0x4000a000
 8000b30:	58024400 	.word	0x58024400
 8000b34:	58020c00 	.word	0x58020c00

08000b38 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000b3c:	4a0c      	ldr	r2, [pc, #48]	; (8000b70 <MX_FREERTOS_Init+0x38>)
 8000b3e:	2100      	movs	r1, #0
 8000b40:	480c      	ldr	r0, [pc, #48]	; (8000b74 <MX_FREERTOS_Init+0x3c>)
 8000b42:	f008 feef 	bl	8009924 <osThreadNew>
 8000b46:	4603      	mov	r3, r0
 8000b48:	4a0b      	ldr	r2, [pc, #44]	; (8000b78 <MX_FREERTOS_Init+0x40>)
 8000b4a:	6013      	str	r3, [r2, #0]

  /* creation of myTask02 */
  myTask02Handle = osThreadNew(StartTask02, NULL, &myTask02_attributes);
 8000b4c:	4a0b      	ldr	r2, [pc, #44]	; (8000b7c <MX_FREERTOS_Init+0x44>)
 8000b4e:	2100      	movs	r1, #0
 8000b50:	480b      	ldr	r0, [pc, #44]	; (8000b80 <MX_FREERTOS_Init+0x48>)
 8000b52:	f008 fee7 	bl	8009924 <osThreadNew>
 8000b56:	4603      	mov	r3, r0
 8000b58:	4a0a      	ldr	r2, [pc, #40]	; (8000b84 <MX_FREERTOS_Init+0x4c>)
 8000b5a:	6013      	str	r3, [r2, #0]

  /* creation of myTask03 */
  myTask03Handle = osThreadNew(StartTask03, NULL, &myTask03_attributes);
 8000b5c:	4a0a      	ldr	r2, [pc, #40]	; (8000b88 <MX_FREERTOS_Init+0x50>)
 8000b5e:	2100      	movs	r1, #0
 8000b60:	480a      	ldr	r0, [pc, #40]	; (8000b8c <MX_FREERTOS_Init+0x54>)
 8000b62:	f008 fedf 	bl	8009924 <osThreadNew>
 8000b66:	4603      	mov	r3, r0
 8000b68:	4a09      	ldr	r2, [pc, #36]	; (8000b90 <MX_FREERTOS_Init+0x58>)
 8000b6a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000b6c:	bf00      	nop
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	0800c630 	.word	0x0800c630
 8000b74:	08000b95 	.word	0x08000b95
 8000b78:	24004b38 	.word	0x24004b38
 8000b7c:	0800c654 	.word	0x0800c654
 8000b80:	08000bb5 	.word	0x08000bb5
 8000b84:	24004b3c 	.word	0x24004b3c
 8000b88:	0800c678 	.word	0x0800c678
 8000b8c:	08000bc3 	.word	0x08000bc3
 8000b90:	24004b40 	.word	0x24004b40

08000b94 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b082      	sub	sp, #8
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 8000b9c:	2101      	movs	r1, #1
 8000b9e:	4804      	ldr	r0, [pc, #16]	; (8000bb0 <StartDefaultTask+0x1c>)
 8000ba0:	f002 fc7d 	bl	800349e <HAL_GPIO_TogglePin>
	  osDelay(500);
 8000ba4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000ba8:	f008 ff4e 	bl	8009a48 <osDelay>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 8000bac:	e7f6      	b.n	8000b9c <StartDefaultTask+0x8>
 8000bae:	bf00      	nop
 8000bb0:	58020400 	.word	0x58020400

08000bb4 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b082      	sub	sp, #8
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	  _7_SEG_1234_Test();
 8000bbc:	f7ff fdf4 	bl	80007a8 <_7_SEG_1234_Test>
 8000bc0:	e7fc      	b.n	8000bbc <StartTask02+0x8>

08000bc2 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void *argument)
{
 8000bc2:	b580      	push	{r7, lr}
 8000bc4:	b082      	sub	sp, #8
 8000bc6:	af00      	add	r7, sp, #0
 8000bc8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000bca:	2001      	movs	r0, #1
 8000bcc:	f008 ff3c 	bl	8009a48 <osDelay>
 8000bd0:	e7fb      	b.n	8000bca <StartTask03+0x8>
	...

08000bd4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b08c      	sub	sp, #48	; 0x30
 8000bd8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bda:	f107 031c 	add.w	r3, r7, #28
 8000bde:	2200      	movs	r2, #0
 8000be0:	601a      	str	r2, [r3, #0]
 8000be2:	605a      	str	r2, [r3, #4]
 8000be4:	609a      	str	r2, [r3, #8]
 8000be6:	60da      	str	r2, [r3, #12]
 8000be8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000bea:	4b61      	ldr	r3, [pc, #388]	; (8000d70 <MX_GPIO_Init+0x19c>)
 8000bec:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000bf0:	4a5f      	ldr	r2, [pc, #380]	; (8000d70 <MX_GPIO_Init+0x19c>)
 8000bf2:	f043 0310 	orr.w	r3, r3, #16
 8000bf6:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000bfa:	4b5d      	ldr	r3, [pc, #372]	; (8000d70 <MX_GPIO_Init+0x19c>)
 8000bfc:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000c00:	f003 0310 	and.w	r3, r3, #16
 8000c04:	61bb      	str	r3, [r7, #24]
 8000c06:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c08:	4b59      	ldr	r3, [pc, #356]	; (8000d70 <MX_GPIO_Init+0x19c>)
 8000c0a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000c0e:	4a58      	ldr	r2, [pc, #352]	; (8000d70 <MX_GPIO_Init+0x19c>)
 8000c10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c14:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000c18:	4b55      	ldr	r3, [pc, #340]	; (8000d70 <MX_GPIO_Init+0x19c>)
 8000c1a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000c1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c22:	617b      	str	r3, [r7, #20]
 8000c24:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c26:	4b52      	ldr	r3, [pc, #328]	; (8000d70 <MX_GPIO_Init+0x19c>)
 8000c28:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000c2c:	4a50      	ldr	r2, [pc, #320]	; (8000d70 <MX_GPIO_Init+0x19c>)
 8000c2e:	f043 0304 	orr.w	r3, r3, #4
 8000c32:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000c36:	4b4e      	ldr	r3, [pc, #312]	; (8000d70 <MX_GPIO_Init+0x19c>)
 8000c38:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000c3c:	f003 0304 	and.w	r3, r3, #4
 8000c40:	613b      	str	r3, [r7, #16]
 8000c42:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c44:	4b4a      	ldr	r3, [pc, #296]	; (8000d70 <MX_GPIO_Init+0x19c>)
 8000c46:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000c4a:	4a49      	ldr	r2, [pc, #292]	; (8000d70 <MX_GPIO_Init+0x19c>)
 8000c4c:	f043 0301 	orr.w	r3, r3, #1
 8000c50:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000c54:	4b46      	ldr	r3, [pc, #280]	; (8000d70 <MX_GPIO_Init+0x19c>)
 8000c56:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000c5a:	f003 0301 	and.w	r3, r3, #1
 8000c5e:	60fb      	str	r3, [r7, #12]
 8000c60:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c62:	4b43      	ldr	r3, [pc, #268]	; (8000d70 <MX_GPIO_Init+0x19c>)
 8000c64:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000c68:	4a41      	ldr	r2, [pc, #260]	; (8000d70 <MX_GPIO_Init+0x19c>)
 8000c6a:	f043 0302 	orr.w	r3, r3, #2
 8000c6e:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000c72:	4b3f      	ldr	r3, [pc, #252]	; (8000d70 <MX_GPIO_Init+0x19c>)
 8000c74:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000c78:	f003 0302 	and.w	r3, r3, #2
 8000c7c:	60bb      	str	r3, [r7, #8]
 8000c7e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c80:	4b3b      	ldr	r3, [pc, #236]	; (8000d70 <MX_GPIO_Init+0x19c>)
 8000c82:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000c86:	4a3a      	ldr	r2, [pc, #232]	; (8000d70 <MX_GPIO_Init+0x19c>)
 8000c88:	f043 0308 	orr.w	r3, r3, #8
 8000c8c:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000c90:	4b37      	ldr	r3, [pc, #220]	; (8000d70 <MX_GPIO_Init+0x19c>)
 8000c92:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000c96:	f003 0308 	and.w	r3, r3, #8
 8000c9a:	607b      	str	r3, [r7, #4]
 8000c9c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	f44f 71fe 	mov.w	r1, #508	; 0x1fc
 8000ca4:	4833      	ldr	r0, [pc, #204]	; (8000d74 <MX_GPIO_Init+0x1a0>)
 8000ca6:	f002 fbe1 	bl	800346c <HAL_GPIO_WritePin>
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8000caa:	2200      	movs	r2, #0
 8000cac:	210f      	movs	r1, #15
 8000cae:	4832      	ldr	r0, [pc, #200]	; (8000d78 <MX_GPIO_Init+0x1a4>)
 8000cb0:	f002 fbdc 	bl	800346c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	2120      	movs	r1, #32
 8000cb8:	4830      	ldr	r0, [pc, #192]	; (8000d7c <MX_GPIO_Init+0x1a8>)
 8000cba:	f002 fbd7 	bl	800346c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_14, GPIO_PIN_RESET);
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	f244 0101 	movw	r1, #16385	; 0x4001
 8000cc4:	482e      	ldr	r0, [pc, #184]	; (8000d80 <MX_GPIO_Init+0x1ac>)
 8000cc6:	f002 fbd1 	bl	800346c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 PE4 PE5
                           PE6 PE7 PE8 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8000cca:	f44f 73fe 	mov.w	r3, #508	; 0x1fc
 8000cce:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cd0:	2301      	movs	r3, #1
 8000cd2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000cdc:	f107 031c 	add.w	r3, r7, #28
 8000ce0:	4619      	mov	r1, r3
 8000ce2:	4824      	ldr	r0, [pc, #144]	; (8000d74 <MX_GPIO_Init+0x1a0>)
 8000ce4:	f002 fa12 	bl	800310c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000ce8:	230f      	movs	r3, #15
 8000cea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cec:	2301      	movs	r3, #1
 8000cee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cf8:	f107 031c 	add.w	r3, r7, #28
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	481e      	ldr	r0, [pc, #120]	; (8000d78 <MX_GPIO_Init+0x1a4>)
 8000d00:	f002 fa04 	bl	800310c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000d04:	2320      	movs	r3, #32
 8000d06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d08:	2301      	movs	r3, #1
 8000d0a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d10:	2300      	movs	r3, #0
 8000d12:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d14:	f107 031c 	add.w	r3, r7, #28
 8000d18:	4619      	mov	r1, r3
 8000d1a:	4818      	ldr	r0, [pc, #96]	; (8000d7c <MX_GPIO_Init+0x1a8>)
 8000d1c:	f002 f9f6 	bl	800310c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_14;
 8000d20:	f244 0301 	movw	r3, #16385	; 0x4001
 8000d24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d26:	2301      	movs	r3, #1
 8000d28:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d32:	f107 031c 	add.w	r3, r7, #28
 8000d36:	4619      	mov	r1, r3
 8000d38:	4811      	ldr	r0, [pc, #68]	; (8000d80 <MX_GPIO_Init+0x1ac>)
 8000d3a:	f002 f9e7 	bl	800310c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000d3e:	2302      	movs	r3, #2
 8000d40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000d42:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000d46:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d4c:	f107 031c 	add.w	r3, r7, #28
 8000d50:	4619      	mov	r1, r3
 8000d52:	480b      	ldr	r0, [pc, #44]	; (8000d80 <MX_GPIO_Init+0x1ac>)
 8000d54:	f002 f9da 	bl	800310c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8000d58:	2200      	movs	r2, #0
 8000d5a:	2105      	movs	r1, #5
 8000d5c:	2007      	movs	r0, #7
 8000d5e:	f001 f885 	bl	8001e6c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000d62:	2007      	movs	r0, #7
 8000d64:	f001 f89c 	bl	8001ea0 <HAL_NVIC_EnableIRQ>

}
 8000d68:	bf00      	nop
 8000d6a:	3730      	adds	r7, #48	; 0x30
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	58024400 	.word	0x58024400
 8000d74:	58021000 	.word	0x58021000
 8000d78:	58020800 	.word	0x58020800
 8000d7c:	58020000 	.word	0x58020000
 8000d80:	58020400 	.word	0x58020400

08000d84 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000d88:	4b1b      	ldr	r3, [pc, #108]	; (8000df8 <MX_I2C1_Init+0x74>)
 8000d8a:	4a1c      	ldr	r2, [pc, #112]	; (8000dfc <MX_I2C1_Init+0x78>)
 8000d8c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 8000d8e:	4b1a      	ldr	r3, [pc, #104]	; (8000df8 <MX_I2C1_Init+0x74>)
 8000d90:	4a1b      	ldr	r2, [pc, #108]	; (8000e00 <MX_I2C1_Init+0x7c>)
 8000d92:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000d94:	4b18      	ldr	r3, [pc, #96]	; (8000df8 <MX_I2C1_Init+0x74>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d9a:	4b17      	ldr	r3, [pc, #92]	; (8000df8 <MX_I2C1_Init+0x74>)
 8000d9c:	2201      	movs	r2, #1
 8000d9e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000da0:	4b15      	ldr	r3, [pc, #84]	; (8000df8 <MX_I2C1_Init+0x74>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000da6:	4b14      	ldr	r3, [pc, #80]	; (8000df8 <MX_I2C1_Init+0x74>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000dac:	4b12      	ldr	r3, [pc, #72]	; (8000df8 <MX_I2C1_Init+0x74>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000db2:	4b11      	ldr	r3, [pc, #68]	; (8000df8 <MX_I2C1_Init+0x74>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000db8:	4b0f      	ldr	r3, [pc, #60]	; (8000df8 <MX_I2C1_Init+0x74>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000dbe:	480e      	ldr	r0, [pc, #56]	; (8000df8 <MX_I2C1_Init+0x74>)
 8000dc0:	f002 fba2 	bl	8003508 <HAL_I2C_Init>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d001      	beq.n	8000dce <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000dca:	f000 fb35 	bl	8001438 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000dce:	2100      	movs	r1, #0
 8000dd0:	4809      	ldr	r0, [pc, #36]	; (8000df8 <MX_I2C1_Init+0x74>)
 8000dd2:	f003 f88b 	bl	8003eec <HAL_I2CEx_ConfigAnalogFilter>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d001      	beq.n	8000de0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000ddc:	f000 fb2c 	bl	8001438 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000de0:	2100      	movs	r1, #0
 8000de2:	4805      	ldr	r0, [pc, #20]	; (8000df8 <MX_I2C1_Init+0x74>)
 8000de4:	f003 f8cd 	bl	8003f82 <HAL_I2CEx_ConfigDigitalFilter>
 8000de8:	4603      	mov	r3, r0
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d001      	beq.n	8000df2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000dee:	f000 fb23 	bl	8001438 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000df2:	bf00      	nop
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	24004b44 	.word	0x24004b44
 8000dfc:	40005400 	.word	0x40005400
 8000e00:	00707cbb 	.word	0x00707cbb

08000e04 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b0b8      	sub	sp, #224	; 0xe0
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e0c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000e10:	2200      	movs	r2, #0
 8000e12:	601a      	str	r2, [r3, #0]
 8000e14:	605a      	str	r2, [r3, #4]
 8000e16:	609a      	str	r2, [r3, #8]
 8000e18:	60da      	str	r2, [r3, #12]
 8000e1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e1c:	f107 0314 	add.w	r3, r7, #20
 8000e20:	22b8      	movs	r2, #184	; 0xb8
 8000e22:	2100      	movs	r1, #0
 8000e24:	4618      	mov	r0, r3
 8000e26:	f00b fae5 	bl	800c3f4 <memset>
  if(i2cHandle->Instance==I2C1)
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	4a24      	ldr	r2, [pc, #144]	; (8000ec0 <HAL_I2C_MspInit+0xbc>)
 8000e30:	4293      	cmp	r3, r2
 8000e32:	d141      	bne.n	8000eb8 <HAL_I2C_MspInit+0xb4>
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000e34:	2308      	movs	r3, #8
 8000e36:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e3e:	f107 0314 	add.w	r3, r7, #20
 8000e42:	4618      	mov	r0, r3
 8000e44:	f004 f916 	bl	8005074 <HAL_RCCEx_PeriphCLKConfig>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d001      	beq.n	8000e52 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000e4e:	f000 faf3 	bl	8001438 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e52:	4b1c      	ldr	r3, [pc, #112]	; (8000ec4 <HAL_I2C_MspInit+0xc0>)
 8000e54:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000e58:	4a1a      	ldr	r2, [pc, #104]	; (8000ec4 <HAL_I2C_MspInit+0xc0>)
 8000e5a:	f043 0302 	orr.w	r3, r3, #2
 8000e5e:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000e62:	4b18      	ldr	r3, [pc, #96]	; (8000ec4 <HAL_I2C_MspInit+0xc0>)
 8000e64:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000e68:	f003 0302 	and.w	r3, r3, #2
 8000e6c:	613b      	str	r3, [r7, #16]
 8000e6e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000e70:	23c0      	movs	r3, #192	; 0xc0
 8000e72:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e76:	2312      	movs	r3, #18
 8000e78:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e82:	2300      	movs	r3, #0
 8000e84:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000e88:	2304      	movs	r3, #4
 8000e8a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e8e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000e92:	4619      	mov	r1, r3
 8000e94:	480c      	ldr	r0, [pc, #48]	; (8000ec8 <HAL_I2C_MspInit+0xc4>)
 8000e96:	f002 f939 	bl	800310c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000e9a:	4b0a      	ldr	r3, [pc, #40]	; (8000ec4 <HAL_I2C_MspInit+0xc0>)
 8000e9c:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8000ea0:	4a08      	ldr	r2, [pc, #32]	; (8000ec4 <HAL_I2C_MspInit+0xc0>)
 8000ea2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000ea6:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 8000eaa:	4b06      	ldr	r3, [pc, #24]	; (8000ec4 <HAL_I2C_MspInit+0xc0>)
 8000eac:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8000eb0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000eb4:	60fb      	str	r3, [r7, #12]
 8000eb6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000eb8:	bf00      	nop
 8000eba:	37e0      	adds	r7, #224	; 0xe0
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	40005400 	.word	0x40005400
 8000ec4:	58024400 	.word	0x58024400
 8000ec8:	58020400 	.word	0x58020400

08000ecc <i2cLcd_SendByte>:

#include "main.h"
#include "i2c_lcd.h"

// Send byte or nibble to LCD module via PCF8574
uint8_t i2cLcd_SendByte(i2cLcd_HandleTypeDef * h_i2cLcd, uint8_t data, uint8_t opts){
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b088      	sub	sp, #32
 8000ed0:	af02      	add	r7, sp, #8
 8000ed2:	6078      	str	r0, [r7, #4]
 8000ed4:	460b      	mov	r3, r1
 8000ed6:	70fb      	strb	r3, [r7, #3]
 8000ed8:	4613      	mov	r3, r2
 8000eda:	70bb      	strb	r3, [r7, #2]
	uint8_t i2c_frame_size;
	uint8_t n;
	uint8_t lcd_opts;

	// Select between command/data frame
	cmd = opts & I2CLCD_OPTS_RS;
 8000edc:	78bb      	ldrb	r3, [r7, #2]
 8000ede:	f003 0301 	and.w	r3, r3, #1
 8000ee2:	753b      	strb	r3, [r7, #20]

	// Toggle between waiting 1ms or poll Busy Flag
	wait_bf = opts & I2CLCD_OPTS_WAIT_BF;
 8000ee4:	78bb      	ldrb	r3, [r7, #2]
 8000ee6:	f003 0308 	and.w	r3, r3, #8
 8000eea:	74fb      	strb	r3, [r7, #19]

	// Frame size for I2C communication.
	if (opts & I2CLCD_OPTS_4B) {
 8000eec:	78bb      	ldrb	r3, [r7, #2]
 8000eee:	f003 0302 	and.w	r3, r3, #2
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d002      	beq.n	8000efc <i2cLcd_SendByte+0x30>
		i2c_frame_size = 2;
 8000ef6:	2302      	movs	r3, #2
 8000ef8:	75bb      	strb	r3, [r7, #22]
 8000efa:	e001      	b.n	8000f00 <i2cLcd_SendByte+0x34>
	}
	else {
		i2c_frame_size = 4;
 8000efc:	2304      	movs	r3, #4
 8000efe:	75bb      	strb	r3, [r7, #22]
	}

	// Add final all 1s on the 4 data bits to be able to read BusyFlag after a transaction
	i2c_frame_size += wait_bf;
 8000f00:	7dba      	ldrb	r2, [r7, #22]
 8000f02:	7cfb      	ldrb	r3, [r7, #19]
 8000f04:	4413      	add	r3, r2
 8000f06:	75bb      	strb	r3, [r7, #22]

	lcd_opts = (I2CLCD_RS & cmd) | (I2CLCD_BL & h_i2cLcd->blacklight) | (I2CLCD_E);
 8000f08:	7d3b      	ldrb	r3, [r7, #20]
 8000f0a:	f003 0301 	and.w	r3, r3, #1
 8000f0e:	b2da      	uxtb	r2, r3
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	7adb      	ldrb	r3, [r3, #11]
 8000f14:	f003 0308 	and.w	r3, r3, #8
 8000f18:	b2db      	uxtb	r3, r3
 8000f1a:	4313      	orrs	r3, r2
 8000f1c:	b2db      	uxtb	r3, r3
 8000f1e:	f043 0304 	orr.w	r3, r3, #4
 8000f22:	74bb      	strb	r3, [r7, #18]

	i2c_frame_data[0] = (data & 0xF0) | lcd_opts;
 8000f24:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000f28:	f023 030f 	bic.w	r3, r3, #15
 8000f2c:	b25a      	sxtb	r2, r3
 8000f2e:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8000f32:	4313      	orrs	r3, r2
 8000f34:	b25b      	sxtb	r3, r3
 8000f36:	b2db      	uxtb	r3, r3
 8000f38:	733b      	strb	r3, [r7, #12]
	i2c_frame_data[1] = i2c_frame_data[0] & (~I2CLCD_E);
 8000f3a:	7b3b      	ldrb	r3, [r7, #12]
 8000f3c:	f023 0304 	bic.w	r3, r3, #4
 8000f40:	b2db      	uxtb	r3, r3
 8000f42:	737b      	strb	r3, [r7, #13]

	i2c_frame_data[2] = ((data << 4) & 0xF0) | lcd_opts;
 8000f44:	78fb      	ldrb	r3, [r7, #3]
 8000f46:	011b      	lsls	r3, r3, #4
 8000f48:	b25a      	sxtb	r2, r3
 8000f4a:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	b25b      	sxtb	r3, r3
 8000f52:	b2db      	uxtb	r3, r3
 8000f54:	73bb      	strb	r3, [r7, #14]
	i2c_frame_data[3] = i2c_frame_data[2] & (~I2CLCD_E);
 8000f56:	7bbb      	ldrb	r3, [r7, #14]
 8000f58:	f023 0304 	bic.w	r3, r3, #4
 8000f5c:	b2db      	uxtb	r3, r3
 8000f5e:	73fb      	strb	r3, [r7, #15]

	// Preferably remove this
	if(wait_bf)
 8000f60:	7cfb      	ldrb	r3, [r7, #19]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d010      	beq.n	8000f88 <i2cLcd_SendByte+0xbc>
		i2c_frame_data[i2c_frame_size-1] = i2c_frame_data[i2c_frame_size-2] | 0x80;
 8000f66:	7dbb      	ldrb	r3, [r7, #22]
 8000f68:	3b02      	subs	r3, #2
 8000f6a:	f107 0218 	add.w	r2, r7, #24
 8000f6e:	4413      	add	r3, r2
 8000f70:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8000f74:	7dbb      	ldrb	r3, [r7, #22]
 8000f76:	3b01      	subs	r3, #1
 8000f78:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8000f7c:	b2d2      	uxtb	r2, r2
 8000f7e:	f107 0118 	add.w	r1, r7, #24
 8000f82:	440b      	add	r3, r1
 8000f84:	f803 2c0c 	strb.w	r2, [r3, #-12]

	// HAL transmits i2c_frame_data[0],[1], ... , i2c_frame_data[i2c_frame_size-1]
	hal_stat = i2cLcd_I2cWrite(h_i2cLcd, i2c_frame_data, i2c_frame_size);
 8000f88:	7dba      	ldrb	r2, [r7, #22]
 8000f8a:	f107 030c 	add.w	r3, r7, #12
 8000f8e:	4619      	mov	r1, r3
 8000f90:	6878      	ldr	r0, [r7, #4]
 8000f92:	f000 f8f0 	bl	8001176 <i2cLcd_I2cWrite>
 8000f96:	4603      	mov	r3, r0
 8000f98:	75fb      	strb	r3, [r7, #23]

	//i2cLcd_WaitBusyFlag();
	if (wait_bf) {
 8000f9a:	7cfb      	ldrb	r3, [r7, #19]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d01d      	beq.n	8000fdc <i2cLcd_SendByte+0x110>
		n = 0;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	757b      	strb	r3, [r7, #21]
		do {
			hal_stat |= HAL_I2C_Master_Receive(h_i2cLcd->hi2c, h_i2cLcd->i2c_addr, i2c_frame_data,
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	6818      	ldr	r0, [r3, #0]
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	791b      	ldrb	r3, [r3, #4]
 8000fac:	b299      	uxth	r1, r3
 8000fae:	f107 020c 	add.w	r2, r7, #12
 8000fb2:	230a      	movs	r3, #10
 8000fb4:	9300      	str	r3, [sp, #0]
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	f002 fc2a 	bl	8003810 <HAL_I2C_Master_Receive>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	461a      	mov	r2, r3
 8000fc0:	7dfb      	ldrb	r3, [r7, #23]
 8000fc2:	4313      	orrs	r3, r2
 8000fc4:	75fb      	strb	r3, [r7, #23]
										1, 10);
			n++;
 8000fc6:	7d7b      	ldrb	r3, [r7, #21]
 8000fc8:	3301      	adds	r3, #1
 8000fca:	757b      	strb	r3, [r7, #21]
		} while ( (n < I2CLCD_MAX_BF_POLLS) && (i2c_frame_data[0] & 0x80) );
 8000fcc:	7d7b      	ldrb	r3, [r7, #21]
 8000fce:	2b7e      	cmp	r3, #126	; 0x7e
 8000fd0:	d807      	bhi.n	8000fe2 <i2cLcd_SendByte+0x116>
 8000fd2:	7b3b      	ldrb	r3, [r7, #12]
 8000fd4:	b25b      	sxtb	r3, r3
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	dbe4      	blt.n	8000fa4 <i2cLcd_SendByte+0xd8>
 8000fda:	e002      	b.n	8000fe2 <i2cLcd_SendByte+0x116>
	}
	else {
		i2cLcd_Delay_ms(1);
 8000fdc:	2001      	movs	r0, #1
 8000fde:	f000 f8e2 	bl	80011a6 <i2cLcd_Delay_ms>
	}

	return (uint8_t) hal_stat;
 8000fe2:	7dfb      	ldrb	r3, [r7, #23]

}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	3718      	adds	r7, #24
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}

08000fec <i2cLcd_SendCmd>:
uint8_t i2cLcd_SendChar(i2cLcd_HandleTypeDef * h_i2cLcd, uint8_t chr){

	return i2cLcd_SendByte(h_i2cLcd, chr, I2CLCD_OPTS_DATA);
}

uint8_t i2cLcd_SendCmd(i2cLcd_HandleTypeDef * h_i2cLcd, uint8_t args){
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b082      	sub	sp, #8
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
 8000ff4:	460b      	mov	r3, r1
 8000ff6:	70fb      	strb	r3, [r7, #3]

	return i2cLcd_SendByte(h_i2cLcd, args, I2CLCD_OPTS_COMMAND | I2CLCD_OPTS_NOINIT );
 8000ff8:	78fb      	ldrb	r3, [r7, #3]
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	6878      	ldr	r0, [r7, #4]
 8001000:	f7ff ff64 	bl	8000ecc <i2cLcd_SendByte>
 8001004:	4603      	mov	r3, r0
}
 8001006:	4618      	mov	r0, r3
 8001008:	3708      	adds	r7, #8
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}

0800100e <i2cLcd_SendCmd_4b>:

uint8_t i2cLcd_SendCmd_4b(i2cLcd_HandleTypeDef * h_i2cLcd, uint8_t args){
 800100e:	b580      	push	{r7, lr}
 8001010:	b082      	sub	sp, #8
 8001012:	af00      	add	r7, sp, #0
 8001014:	6078      	str	r0, [r7, #4]
 8001016:	460b      	mov	r3, r1
 8001018:	70fb      	strb	r3, [r7, #3]

	return i2cLcd_SendByte(h_i2cLcd, args, I2CLCD_OPTS_INIT );
 800101a:	78fb      	ldrb	r3, [r7, #3]
 800101c:	2202      	movs	r2, #2
 800101e:	4619      	mov	r1, r3
 8001020:	6878      	ldr	r0, [r7, #4]
 8001022:	f7ff ff53 	bl	8000ecc <i2cLcd_SendByte>
 8001026:	4603      	mov	r3, r0
}
 8001028:	4618      	mov	r0, r3
 800102a:	3708      	adds	r7, #8
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}

08001030 <i2cLcd_Init>:
	return i2cLcd_SendCmd(h_i2cLcd, h_i2cLcd->diplay_ctrl );
}



uint8_t i2cLcd_Init(i2cLcd_HandleTypeDef * h_i2cLcd){
 8001030:	b580      	push	{r7, lr}
 8001032:	b084      	sub	sp, #16
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
	uint8_t ret;
	ret = 0;
 8001038:	2300      	movs	r3, #0
 800103a:	73fb      	strb	r3, [r7, #15]

	h_i2cLcd->function_set = FUNC_SET | FUNC_SET_DLEN_8B;
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	2230      	movs	r2, #48	; 0x30
 8001040:	721a      	strb	r2, [r3, #8]
	h_i2cLcd->blacklight = I2CLCD_BL;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	2208      	movs	r2, #8
 8001046:	72da      	strb	r2, [r3, #11]
	h_i2cLcd->entry_mode_set = MODE_SET ;
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	2204      	movs	r2, #4
 800104c:	715a      	strb	r2, [r3, #5]
	h_i2cLcd->cursor_display_shift = CD_SHIFT;
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	2210      	movs	r2, #16
 8001052:	71da      	strb	r2, [r3, #7]

	// As per HD44780, if reset timing cannot be generated, initilization should be a sequence
	// of 0x3 writes with specific delays afterwards

	ret |= i2cLcd_SendCmd_4b(h_i2cLcd, h_i2cLcd->function_set);
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	7a1b      	ldrb	r3, [r3, #8]
 8001058:	4619      	mov	r1, r3
 800105a:	6878      	ldr	r0, [r7, #4]
 800105c:	f7ff ffd7 	bl	800100e <i2cLcd_SendCmd_4b>
 8001060:	4603      	mov	r3, r0
 8001062:	461a      	mov	r2, r3
 8001064:	7bfb      	ldrb	r3, [r7, #15]
 8001066:	4313      	orrs	r3, r2
 8001068:	73fb      	strb	r3, [r7, #15]
	i2cLcd_Delay_ms(4);
 800106a:	2004      	movs	r0, #4
 800106c:	f000 f89b 	bl	80011a6 <i2cLcd_Delay_ms>
	ret |= i2cLcd_SendCmd_4b(h_i2cLcd, h_i2cLcd->function_set);
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	7a1b      	ldrb	r3, [r3, #8]
 8001074:	4619      	mov	r1, r3
 8001076:	6878      	ldr	r0, [r7, #4]
 8001078:	f7ff ffc9 	bl	800100e <i2cLcd_SendCmd_4b>
 800107c:	4603      	mov	r3, r0
 800107e:	461a      	mov	r2, r3
 8001080:	7bfb      	ldrb	r3, [r7, #15]
 8001082:	4313      	orrs	r3, r2
 8001084:	73fb      	strb	r3, [r7, #15]
	ret |= i2cLcd_SendCmd_4b(h_i2cLcd, h_i2cLcd->function_set);
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	7a1b      	ldrb	r3, [r3, #8]
 800108a:	4619      	mov	r1, r3
 800108c:	6878      	ldr	r0, [r7, #4]
 800108e:	f7ff ffbe 	bl	800100e <i2cLcd_SendCmd_4b>
 8001092:	4603      	mov	r3, r0
 8001094:	461a      	mov	r2, r3
 8001096:	7bfb      	ldrb	r3, [r7, #15]
 8001098:	4313      	orrs	r3, r2
 800109a:	73fb      	strb	r3, [r7, #15]

	h_i2cLcd->function_set = FUNC_SET | FUNC_SET_DLEN_4B;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	2220      	movs	r2, #32
 80010a0:	721a      	strb	r2, [r3, #8]
	ret |= i2cLcd_SendCmd_4b(h_i2cLcd, h_i2cLcd->function_set);
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	7a1b      	ldrb	r3, [r3, #8]
 80010a6:	4619      	mov	r1, r3
 80010a8:	6878      	ldr	r0, [r7, #4]
 80010aa:	f7ff ffb0 	bl	800100e <i2cLcd_SendCmd_4b>
 80010ae:	4603      	mov	r3, r0
 80010b0:	461a      	mov	r2, r3
 80010b2:	7bfb      	ldrb	r3, [r7, #15]
 80010b4:	4313      	orrs	r3, r2
 80010b6:	73fb      	strb	r3, [r7, #15]

	h_i2cLcd->function_set = FUNC_SET | FUNC_SET_DLEN_4B | FUNC_SET_LINES_2 | FUNC_SET_FO_5X8;
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	2228      	movs	r2, #40	; 0x28
 80010bc:	721a      	strb	r2, [r3, #8]
	ret |= i2cLcd_SendCmd(h_i2cLcd, h_i2cLcd->function_set);
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	7a1b      	ldrb	r3, [r3, #8]
 80010c2:	4619      	mov	r1, r3
 80010c4:	6878      	ldr	r0, [r7, #4]
 80010c6:	f7ff ff91 	bl	8000fec <i2cLcd_SendCmd>
 80010ca:	4603      	mov	r3, r0
 80010cc:	461a      	mov	r2, r3
 80010ce:	7bfb      	ldrb	r3, [r7, #15]
 80010d0:	4313      	orrs	r3, r2
 80010d2:	73fb      	strb	r3, [r7, #15]

	h_i2cLcd->diplay_ctrl = DISP_CTRL | DISP_CTRL_CURSOR_ON | DISP_CTRL_BLINK_ON | DISP_CTRL_DISPLAY_ON;
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	220f      	movs	r2, #15
 80010d8:	719a      	strb	r2, [r3, #6]
	ret |= i2cLcd_SendCmd(h_i2cLcd, h_i2cLcd->diplay_ctrl);
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	799b      	ldrb	r3, [r3, #6]
 80010de:	4619      	mov	r1, r3
 80010e0:	6878      	ldr	r0, [r7, #4]
 80010e2:	f7ff ff83 	bl	8000fec <i2cLcd_SendCmd>
 80010e6:	4603      	mov	r3, r0
 80010e8:	461a      	mov	r2, r3
 80010ea:	7bfb      	ldrb	r3, [r7, #15]
 80010ec:	4313      	orrs	r3, r2
 80010ee:	73fb      	strb	r3, [r7, #15]

	ret |= i2cLcd_SendCmd(h_i2cLcd, h_i2cLcd->entry_mode_set);
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	795b      	ldrb	r3, [r3, #5]
 80010f4:	4619      	mov	r1, r3
 80010f6:	6878      	ldr	r0, [r7, #4]
 80010f8:	f7ff ff78 	bl	8000fec <i2cLcd_SendCmd>
 80010fc:	4603      	mov	r3, r0
 80010fe:	461a      	mov	r2, r3
 8001100:	7bfb      	ldrb	r3, [r7, #15]
 8001102:	4313      	orrs	r3, r2
 8001104:	73fb      	strb	r3, [r7, #15]

	i2cLcd_ClearDisplay(h_i2cLcd);
 8001106:	6878      	ldr	r0, [r7, #4]
 8001108:	f000 f808 	bl	800111c <i2cLcd_ClearDisplay>

	i2cLcd_Delay_ms(5);
 800110c:	2005      	movs	r0, #5
 800110e:	f000 f84a 	bl	80011a6 <i2cLcd_Delay_ms>
	return ret;
 8001112:	7bfb      	ldrb	r3, [r7, #15]
}
 8001114:	4618      	mov	r0, r3
 8001116:	3710      	adds	r7, #16
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}

0800111c <i2cLcd_ClearDisplay>:



uint8_t i2cLcd_ClearDisplay(i2cLcd_HandleTypeDef * h_i2cLcd){
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]

	//return i2cLcd_SendByte(h_i2cLcd, CLR_DISPLAY, 0);
	return i2cLcd_SendCmd(h_i2cLcd, CLR_DISPLAY);
 8001124:	2101      	movs	r1, #1
 8001126:	6878      	ldr	r0, [r7, #4]
 8001128:	f7ff ff60 	bl	8000fec <i2cLcd_SendCmd>
 800112c:	4603      	mov	r3, r0
}
 800112e:	4618      	mov	r0, r3
 8001130:	3708      	adds	r7, #8
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}

08001136 <i2cLcd_CreateHandle>:
	hal_stat = i2cLcd_ReadByte(h_i2cLcd, pos );
	*pos = *pos & 0x7F;
	return hal_stat;
}

uint8_t i2cLcd_CreateHandle(i2cLcd_HandleTypeDef *h_i2cLcd, I2C_HandleTypeDef *h_i2c, uint8_t i2c_slave_addr){
 8001136:	b580      	push	{r7, lr}
 8001138:	b086      	sub	sp, #24
 800113a:	af00      	add	r7, sp, #0
 800113c:	60f8      	str	r0, [r7, #12]
 800113e:	60b9      	str	r1, [r7, #8]
 8001140:	4613      	mov	r3, r2
 8001142:	71fb      	strb	r3, [r7, #7]

	uint8_t init_state;
	init_state = 0x00; // all inputs of PCF
 8001144:	2300      	movs	r3, #0
 8001146:	75fb      	strb	r3, [r7, #23]
	// Bind I2C HAL handler
	if (h_i2c == NULL)
 8001148:	68bb      	ldr	r3, [r7, #8]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d101      	bne.n	8001152 <i2cLcd_CreateHandle+0x1c>
		return -1;
 800114e:	23ff      	movs	r3, #255	; 0xff
 8001150:	e00d      	b.n	800116e <i2cLcd_CreateHandle+0x38>

	h_i2cLcd->hi2c = h_i2c;
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	68ba      	ldr	r2, [r7, #8]
 8001156:	601a      	str	r2, [r3, #0]

	// Set slave address
	h_i2cLcd->i2c_addr = i2c_slave_addr;
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	79fa      	ldrb	r2, [r7, #7]
 800115c:	711a      	strb	r2, [r3, #4]

	//return HAL_I2C_Master_Transmit(h_i2cLcd->hi2c, h_i2cLcd->i2c_addr, &init_state, 1, 10);
	return i2cLcd_I2cWrite(h_i2cLcd, &init_state, 1);
 800115e:	f107 0317 	add.w	r3, r7, #23
 8001162:	2201      	movs	r2, #1
 8001164:	4619      	mov	r1, r3
 8001166:	68f8      	ldr	r0, [r7, #12]
 8001168:	f000 f805 	bl	8001176 <i2cLcd_I2cWrite>
 800116c:	4603      	mov	r3, r0
}
 800116e:	4618      	mov	r0, r3
 8001170:	3718      	adds	r7, #24
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}

08001176 <i2cLcd_I2cWrite>:


// Low level function wrappers
// Can be

uint8_t i2cLcd_I2cWrite(i2cLcd_HandleTypeDef * h_i2cLcd, uint8_t * data, uint8_t len){
 8001176:	b580      	push	{r7, lr}
 8001178:	b086      	sub	sp, #24
 800117a:	af02      	add	r7, sp, #8
 800117c:	60f8      	str	r0, [r7, #12]
 800117e:	60b9      	str	r1, [r7, #8]
 8001180:	4613      	mov	r3, r2
 8001182:	71fb      	strb	r3, [r7, #7]

	return HAL_I2C_Master_Transmit(h_i2cLcd->hi2c, h_i2cLcd->i2c_addr, data, len, 10);
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	6818      	ldr	r0, [r3, #0]
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	791b      	ldrb	r3, [r3, #4]
 800118c:	b299      	uxth	r1, r3
 800118e:	79fb      	ldrb	r3, [r7, #7]
 8001190:	b29b      	uxth	r3, r3
 8001192:	220a      	movs	r2, #10
 8001194:	9200      	str	r2, [sp, #0]
 8001196:	68ba      	ldr	r2, [r7, #8]
 8001198:	f002 fa46 	bl	8003628 <HAL_I2C_Master_Transmit>
 800119c:	4603      	mov	r3, r0
}
 800119e:	4618      	mov	r0, r3
 80011a0:	3710      	adds	r7, #16
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}

080011a6 <i2cLcd_Delay_ms>:
uint8_t i2cLcd_I2cRead(i2cLcd_HandleTypeDef * h_i2cLcd, uint8_t * data, uint8_t len){

	return HAL_I2C_Master_Receive(h_i2cLcd->hi2c, h_i2cLcd->i2c_addr, data, len, 10);
}

uint8_t i2cLcd_Delay_ms(uint32_t delay_ms){
 80011a6:	b580      	push	{r7, lr}
 80011a8:	b082      	sub	sp, #8
 80011aa:	af00      	add	r7, sp, #0
 80011ac:	6078      	str	r0, [r7, #4]
	// Change the delay function call if HAL_ is not available
	HAL_Delay(delay_ms);
 80011ae:	6878      	ldr	r0, [r7, #4]
 80011b0:	f000 fd80 	bl	8001cb4 <HAL_Delay>
	return 0;
 80011b4:	2300      	movs	r3, #0
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	3708      	adds	r7, #8
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
	...

080011c0 <HAL_FDCAN_RxFifo0Callback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int indx = 1;

void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
 80011c8:	6039      	str	r1, [r7, #0]
  if((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET)
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	f003 0301 	and.w	r3, r3, #1
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d01f      	beq.n	8001214 <HAL_FDCAN_RxFifo0Callback+0x54>
  {
    /* Retreive Rx messages from RX FIFO0 */
	  //?ÔøΩÔøΩÍ∏∞ÏÑú?ÔøΩÔøΩ Î®ºÔøΩ? RX FIFO0?ÔøΩÔøΩ ?ÔøΩÔøΩ?ÔøΩÔøΩ ?ÔøΩÔøΩÎ≥¥ÔøΩ?? RxHeaderÔø?? Î≥µÏÇ¨?ÔøΩÔøΩÔø?? ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩÔø?? RxData Î∞∞Ïó¥Ôø?? Î≥µÏÇ¨?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ.
	if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader, RxData_From_Node1) != HAL_OK)
 80011d4:	4b11      	ldr	r3, [pc, #68]	; (800121c <HAL_FDCAN_RxFifo0Callback+0x5c>)
 80011d6:	4a12      	ldr	r2, [pc, #72]	; (8001220 <HAL_FDCAN_RxFifo0Callback+0x60>)
 80011d8:	2140      	movs	r1, #64	; 0x40
 80011da:	6878      	ldr	r0, [r7, #4]
 80011dc:	f001 f91e 	bl	800241c <HAL_FDCAN_GetRxMessage>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d001      	beq.n	80011ea <HAL_FDCAN_RxFifo0Callback+0x2a>
    {
    /* Reception Error */
    Error_Handler();
 80011e6:	f000 f927 	bl	8001438 <Error_Handler>
    }
	if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader, RxData_From_Node3) != HAL_OK)
 80011ea:	4b0e      	ldr	r3, [pc, #56]	; (8001224 <HAL_FDCAN_RxFifo0Callback+0x64>)
 80011ec:	4a0c      	ldr	r2, [pc, #48]	; (8001220 <HAL_FDCAN_RxFifo0Callback+0x60>)
 80011ee:	2140      	movs	r1, #64	; 0x40
 80011f0:	6878      	ldr	r0, [r7, #4]
 80011f2:	f001 f913 	bl	800241c <HAL_FDCAN_GetRxMessage>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <HAL_FDCAN_RxFifo0Callback+0x40>
	    {
	    /* Reception Error */
	    Error_Handler();
 80011fc:	f000 f91c 	bl	8001438 <Error_Handler>
	    }
    //Í∑∏Îü∞ ?ÔøΩÔøΩ?ÔøΩÔøΩ ?ÔøΩÔøΩ Î©îÏãúÔø???ÔøΩÔøΩ ???ÔøΩÔøΩ ?ÔøΩÔøΩÎ¶ºÏùÑ ?ÔøΩÔøΩ?ÔøΩÔøΩ ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ.
    if (HAL_FDCAN_ActivateNotification(hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 8001200:	2200      	movs	r2, #0
 8001202:	2101      	movs	r1, #1
 8001204:	6878      	ldr	r0, [r7, #4]
 8001206:	f001 fa77 	bl	80026f8 <HAL_FDCAN_ActivateNotification>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <HAL_FDCAN_RxFifo0Callback+0x54>
    {
      /* Notification Error */
      Error_Handler();
 8001210:	f000 f912 	bl	8001438 <Error_Handler>
    }
    //FDCAN2 ÏΩúÎ∞±Ôø?? ?ÔøΩÔøΩÔø?? ?ÔøΩÔøΩÍ∏∞ÏÑú?ÔøΩÔøΩ ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩÔø?? ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩÔø?? ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ. while Î£®ÌîÑ?ÔøΩÔøΩ?ÔøΩÔøΩ FDCAN1?ÔøΩÔøΩ ?ÔøΩÔøΩ?ÔøΩÔøΩ Îß§Ï¥à ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩÔø?? ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩÔø?? ?ÔøΩÔøΩÎ¨∏ÏûÖ?ÔøΩÔøΩ?ÔøΩÔøΩ.

  }
}
 8001214:	bf00      	nop
 8001216:	3708      	adds	r7, #8
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}
 800121c:	24004b90 	.word	0x24004b90
 8001220:	24004bd8 	.word	0x24004bd8
 8001224:	24004bac 	.word	0x24004bac

08001228 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b084      	sub	sp, #16
 800122c:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	uint8_t i2c_lcd_addr = (I2C_LCD_ADDRESS<<1);
 800122e:	234e      	movs	r3, #78	; 0x4e
 8001230:	71fb      	strb	r3, [r7, #7]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001232:	f000 fce3 	bl	8001bfc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001236:	f000 f87f 	bl	8001338 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800123a:	f7ff fccb 	bl	8000bd4 <MX_GPIO_Init>
  MX_TIM1_Init();
 800123e:	f000 fa3f 	bl	80016c0 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001242:	f000 fae9 	bl	8001818 <MX_TIM3_Init>
  MX_USART3_UART_Init();
 8001246:	f000 fbfd 	bl	8001a44 <MX_USART3_UART_Init>
  MX_FDCAN1_Init();
 800124a:	f7ff fb81 	bl	8000950 <MX_FDCAN1_Init>
  MX_I2C1_Init();
 800124e:	f7ff fd99 	bl	8000d84 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  i2cLcd_CreateHandle(&h_lcd, &hi2c1, i2c_lcd_addr);
 8001252:	79fb      	ldrb	r3, [r7, #7]
 8001254:	461a      	mov	r2, r3
 8001256:	4931      	ldr	r1, [pc, #196]	; (800131c <main+0xf4>)
 8001258:	4831      	ldr	r0, [pc, #196]	; (8001320 <main+0xf8>)
 800125a:	f7ff ff6c 	bl	8001136 <i2cLcd_CreateHandle>
  i2cLcd_Init(&h_lcd);
 800125e:	4830      	ldr	r0, [pc, #192]	; (8001320 <main+0xf8>)
 8001260:	f7ff fee6 	bl	8001030 <i2cLcd_Init>
  /////clcd ÏΩîÎî©
  HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, 3,3,0,1);
 8001264:	2301      	movs	r3, #1
 8001266:	9300      	str	r3, [sp, #0]
 8001268:	2300      	movs	r3, #0
 800126a:	2203      	movs	r2, #3
 800126c:	2103      	movs	r1, #3
 800126e:	482d      	ldr	r0, [pc, #180]	; (8001324 <main+0xfc>)
 8001270:	f001 f87c 	bl	800236c <HAL_FDCAN_ConfigGlobalFilter>

       if(HAL_FDCAN_Start(&hfdcan1) != HAL_OK)
 8001274:	482b      	ldr	r0, [pc, #172]	; (8001324 <main+0xfc>)
 8001276:	f001 f8a6 	bl	80023c6 <HAL_FDCAN_Start>
 800127a:	4603      	mov	r3, r0
 800127c:	2b00      	cmp	r3, #0
 800127e:	d001      	beq.n	8001284 <main+0x5c>
         {
           Error_Handler();
 8001280:	f000 f8da 	bl	8001438 <Error_Handler>
         }

       if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 8001284:	2200      	movs	r2, #0
 8001286:	2101      	movs	r1, #1
 8001288:	4826      	ldr	r0, [pc, #152]	; (8001324 <main+0xfc>)
 800128a:	f001 fa35 	bl	80026f8 <HAL_FDCAN_ActivateNotification>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d001      	beq.n	8001298 <main+0x70>
         {
           /* Notification Error */
           Error_Handler();
 8001294:	f000 f8d0 	bl	8001438 <Error_Handler>
         }
       TxHeader.Identifier = 0x22;
 8001298:	4b23      	ldr	r3, [pc, #140]	; (8001328 <main+0x100>)
 800129a:	2222      	movs	r2, #34	; 0x22
 800129c:	601a      	str	r2, [r3, #0]
       TxHeader.IdType = FDCAN_STANDARD_ID;
 800129e:	4b22      	ldr	r3, [pc, #136]	; (8001328 <main+0x100>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	605a      	str	r2, [r3, #4]
       TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 80012a4:	4b20      	ldr	r3, [pc, #128]	; (8001328 <main+0x100>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	609a      	str	r2, [r3, #8]
       TxHeader.DataLength = FDCAN_DLC_BYTES_8;  //?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ Í∏∏Ïù¥
 80012aa:	4b1f      	ldr	r3, [pc, #124]	; (8001328 <main+0x100>)
 80012ac:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80012b0:	60da      	str	r2, [r3, #12]
       TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 80012b2:	4b1d      	ldr	r3, [pc, #116]	; (8001328 <main+0x100>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	611a      	str	r2, [r3, #16]
       TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 80012b8:	4b1b      	ldr	r3, [pc, #108]	; (8001328 <main+0x100>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	615a      	str	r2, [r3, #20]
       TxHeader.FDFormat = FDCAN_FD_CAN;
 80012be:	4b1a      	ldr	r3, [pc, #104]	; (8001328 <main+0x100>)
 80012c0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80012c4:	619a      	str	r2, [r3, #24]
       TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 80012c6:	4b18      	ldr	r3, [pc, #96]	; (8001328 <main+0x100>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	61da      	str	r2, [r3, #28]
       TxHeader.MessageMarker = 0x0;
 80012cc:	4b16      	ldr	r3, [pc, #88]	; (8001328 <main+0x100>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	621a      	str	r2, [r3, #32]

         /* Polling for reception complete on buffer index 0 */
         /* Retrieve message from Rx buffer 0. Rec msg from Node 2 */


  HAL_TIM_Base_Start(&htim1);
 80012d2:	4816      	ldr	r0, [pc, #88]	; (800132c <main+0x104>)
 80012d4:	f005 fa54 	bl	8006780 <HAL_TIM_Base_Start>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 80012d8:	2100      	movs	r1, #0
 80012da:	4815      	ldr	r0, [pc, #84]	; (8001330 <main+0x108>)
 80012dc:	f005 fd0a 	bl	8006cf4 <HAL_TIM_IC_Start_IT>
  //uint8_t Distance  = 0;
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80012e0:	2100      	movs	r1, #0
 80012e2:	4812      	ldr	r0, [pc, #72]	; (800132c <main+0x104>)
 80012e4:	f005 fb96 	bl	8006a14 <HAL_TIM_PWM_Start>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 80012e8:	f008 fad2 	bl	8009890 <osKernelInitialize>
  MX_FREERTOS_Init();
 80012ec:	f7ff fc24 	bl	8000b38 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 80012f0:	f008 faf2 	bl	80098d8 <osKernelStart>
//	 	printf("%s\r\n",TxData_Node1_To_Node3);
//	 	printf("%s\r\n",RxData_From_Node1);
//	 	HAL_Delay(500);
//	 	if(RxData_From_Node1[0] == '1')
//	 	{
	 		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, SET);
 80012f4:	2201      	movs	r2, #1
 80012f6:	2101      	movs	r1, #1
 80012f8:	480e      	ldr	r0, [pc, #56]	; (8001334 <main+0x10c>)
 80012fa:	f002 f8b7 	bl	800346c <HAL_GPIO_WritePin>
	 		HAL_Delay(500);
 80012fe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001302:	f000 fcd7 	bl	8001cb4 <HAL_Delay>
	 		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, RESET);
 8001306:	2200      	movs	r2, #0
 8001308:	2101      	movs	r1, #1
 800130a:	480a      	ldr	r0, [pc, #40]	; (8001334 <main+0x10c>)
 800130c:	f002 f8ae 	bl	800346c <HAL_GPIO_WritePin>
	 		HAL_Delay(500);
 8001310:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001314:	f000 fcce 	bl	8001cb4 <HAL_Delay>
	 		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, SET);
 8001318:	e7ec      	b.n	80012f4 <main+0xcc>
 800131a:	bf00      	nop
 800131c:	24004b44 	.word	0x24004b44
 8001320:	24004b98 	.word	0x24004b98
 8001324:	24004a98 	.word	0x24004a98
 8001328:	24004bb4 	.word	0x24004bb4
 800132c:	24004c98 	.word	0x24004c98
 8001330:	24004c4c 	.word	0x24004c4c
 8001334:	58020800 	.word	0x58020800

08001338 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b09c      	sub	sp, #112	; 0x70
 800133c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800133e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001342:	224c      	movs	r2, #76	; 0x4c
 8001344:	2100      	movs	r1, #0
 8001346:	4618      	mov	r0, r3
 8001348:	f00b f854 	bl	800c3f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800134c:	1d3b      	adds	r3, r7, #4
 800134e:	2220      	movs	r2, #32
 8001350:	2100      	movs	r1, #0
 8001352:	4618      	mov	r0, r3
 8001354:	f00b f84e 	bl	800c3f4 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8001358:	2004      	movs	r0, #4
 800135a:	f002 fe5f 	bl	800401c <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800135e:	2300      	movs	r3, #0
 8001360:	603b      	str	r3, [r7, #0]
 8001362:	4b2b      	ldr	r3, [pc, #172]	; (8001410 <SystemClock_Config+0xd8>)
 8001364:	699b      	ldr	r3, [r3, #24]
 8001366:	4a2a      	ldr	r2, [pc, #168]	; (8001410 <SystemClock_Config+0xd8>)
 8001368:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800136c:	6193      	str	r3, [r2, #24]
 800136e:	4b28      	ldr	r3, [pc, #160]	; (8001410 <SystemClock_Config+0xd8>)
 8001370:	699b      	ldr	r3, [r3, #24]
 8001372:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001376:	603b      	str	r3, [r7, #0]
 8001378:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800137a:	bf00      	nop
 800137c:	4b24      	ldr	r3, [pc, #144]	; (8001410 <SystemClock_Config+0xd8>)
 800137e:	699b      	ldr	r3, [r3, #24]
 8001380:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001384:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001388:	d1f8      	bne.n	800137c <SystemClock_Config+0x44>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800138a:	2302      	movs	r3, #2
 800138c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800138e:	2301      	movs	r3, #1
 8001390:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001392:	2340      	movs	r3, #64	; 0x40
 8001394:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001396:	2302      	movs	r3, #2
 8001398:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800139a:	2300      	movs	r3, #0
 800139c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800139e:	2304      	movs	r3, #4
 80013a0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 8;
 80013a2:	2308      	movs	r3, #8
 80013a4:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80013a6:	2302      	movs	r3, #2
 80013a8:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 32;
 80013aa:	2320      	movs	r3, #32
 80013ac:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80013ae:	2302      	movs	r3, #2
 80013b0:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80013b2:	230c      	movs	r3, #12
 80013b4:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80013b6:	2300      	movs	r3, #0
 80013b8:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80013ba:	2300      	movs	r3, #0
 80013bc:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013c2:	4618      	mov	r0, r3
 80013c4:	f002 fe84 	bl	80040d0 <HAL_RCC_OscConfig>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d001      	beq.n	80013d2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80013ce:	f000 f833 	bl	8001438 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013d2:	233f      	movs	r3, #63	; 0x3f
 80013d4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80013d6:	2300      	movs	r3, #0
 80013d8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80013da:	2300      	movs	r3, #0
 80013dc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80013de:	2300      	movs	r3, #0
 80013e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80013e2:	2340      	movs	r3, #64	; 0x40
 80013e4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80013e6:	2340      	movs	r3, #64	; 0x40
 80013e8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80013ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013ee:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80013f0:	2340      	movs	r3, #64	; 0x40
 80013f2:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80013f4:	1d3b      	adds	r3, r7, #4
 80013f6:	2102      	movs	r1, #2
 80013f8:	4618      	mov	r0, r3
 80013fa:	f003 fa6d 	bl	80048d8 <HAL_RCC_ClockConfig>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d001      	beq.n	8001408 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8001404:	f000 f818 	bl	8001438 <Error_Handler>
  }
}
 8001408:	bf00      	nop
 800140a:	3770      	adds	r7, #112	; 0x70
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	58024800 	.word	0x58024800

08001414 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b082      	sub	sp, #8
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	4a04      	ldr	r2, [pc, #16]	; (8001434 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001422:	4293      	cmp	r3, r2
 8001424:	d101      	bne.n	800142a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001426:	f000 fc25 	bl	8001c74 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800142a:	bf00      	nop
 800142c:	3708      	adds	r7, #8
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	40000800 	.word	0x40000800

08001438 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800143c:	b672      	cpsid	i
}
 800143e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001440:	e7fe      	b.n	8001440 <Error_Handler+0x8>
	...

08001444 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b082      	sub	sp, #8
 8001448:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800144a:	4b0c      	ldr	r3, [pc, #48]	; (800147c <HAL_MspInit+0x38>)
 800144c:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8001450:	4a0a      	ldr	r2, [pc, #40]	; (800147c <HAL_MspInit+0x38>)
 8001452:	f043 0302 	orr.w	r3, r3, #2
 8001456:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 800145a:	4b08      	ldr	r3, [pc, #32]	; (800147c <HAL_MspInit+0x38>)
 800145c:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8001460:	f003 0302 	and.w	r3, r3, #2
 8001464:	607b      	str	r3, [r7, #4]
 8001466:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001468:	2200      	movs	r2, #0
 800146a:	210f      	movs	r1, #15
 800146c:	f06f 0001 	mvn.w	r0, #1
 8001470:	f000 fcfc 	bl	8001e6c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001474:	bf00      	nop
 8001476:	3708      	adds	r7, #8
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}
 800147c:	58024400 	.word	0x58024400

08001480 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b090      	sub	sp, #64	; 0x40
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM4 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2b0f      	cmp	r3, #15
 800148c:	d827      	bhi.n	80014de <HAL_InitTick+0x5e>
  {
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0U);
 800148e:	2200      	movs	r2, #0
 8001490:	6879      	ldr	r1, [r7, #4]
 8001492:	201e      	movs	r0, #30
 8001494:	f000 fcea 	bl	8001e6c <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001498:	201e      	movs	r0, #30
 800149a:	f000 fd01 	bl	8001ea0 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 800149e:	4a29      	ldr	r2, [pc, #164]	; (8001544 <HAL_InitTick+0xc4>)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 80014a4:	4b28      	ldr	r3, [pc, #160]	; (8001548 <HAL_InitTick+0xc8>)
 80014a6:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80014aa:	4a27      	ldr	r2, [pc, #156]	; (8001548 <HAL_InitTick+0xc8>)
 80014ac:	f043 0304 	orr.w	r3, r3, #4
 80014b0:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 80014b4:	4b24      	ldr	r3, [pc, #144]	; (8001548 <HAL_InitTick+0xc8>)
 80014b6:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80014ba:	f003 0304 	and.w	r3, r3, #4
 80014be:	60fb      	str	r3, [r7, #12]
 80014c0:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80014c2:	f107 0210 	add.w	r2, r7, #16
 80014c6:	f107 0314 	add.w	r3, r7, #20
 80014ca:	4611      	mov	r1, r2
 80014cc:	4618      	mov	r0, r3
 80014ce:	f003 fd8f 	bl	8004ff0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80014d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014d4:	63bb      	str	r3, [r7, #56]	; 0x38
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80014d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d106      	bne.n	80014ea <HAL_InitTick+0x6a>
 80014dc:	e001      	b.n	80014e2 <HAL_InitTick+0x62>
    return HAL_ERROR;
 80014de:	2301      	movs	r3, #1
 80014e0:	e02b      	b.n	800153a <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80014e2:	f003 fd59 	bl	8004f98 <HAL_RCC_GetPCLK1Freq>
 80014e6:	63f8      	str	r0, [r7, #60]	; 0x3c
 80014e8:	e004      	b.n	80014f4 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80014ea:	f003 fd55 	bl	8004f98 <HAL_RCC_GetPCLK1Freq>
 80014ee:	4603      	mov	r3, r0
 80014f0:	005b      	lsls	r3, r3, #1
 80014f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80014f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80014f6:	4a15      	ldr	r2, [pc, #84]	; (800154c <HAL_InitTick+0xcc>)
 80014f8:	fba2 2303 	umull	r2, r3, r2, r3
 80014fc:	0c9b      	lsrs	r3, r3, #18
 80014fe:	3b01      	subs	r3, #1
 8001500:	637b      	str	r3, [r7, #52]	; 0x34

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8001502:	4b13      	ldr	r3, [pc, #76]	; (8001550 <HAL_InitTick+0xd0>)
 8001504:	4a13      	ldr	r2, [pc, #76]	; (8001554 <HAL_InitTick+0xd4>)
 8001506:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8001508:	4b11      	ldr	r3, [pc, #68]	; (8001550 <HAL_InitTick+0xd0>)
 800150a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800150e:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8001510:	4a0f      	ldr	r2, [pc, #60]	; (8001550 <HAL_InitTick+0xd0>)
 8001512:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001514:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8001516:	4b0e      	ldr	r3, [pc, #56]	; (8001550 <HAL_InitTick+0xd0>)
 8001518:	2200      	movs	r2, #0
 800151a:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800151c:	4b0c      	ldr	r3, [pc, #48]	; (8001550 <HAL_InitTick+0xd0>)
 800151e:	2200      	movs	r2, #0
 8001520:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 8001522:	480b      	ldr	r0, [pc, #44]	; (8001550 <HAL_InitTick+0xd0>)
 8001524:	f005 f8d4 	bl	80066d0 <HAL_TIM_Base_Init>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d104      	bne.n	8001538 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 800152e:	4808      	ldr	r0, [pc, #32]	; (8001550 <HAL_InitTick+0xd0>)
 8001530:	f005 f996 	bl	8006860 <HAL_TIM_Base_Start_IT>
 8001534:	4603      	mov	r3, r0
 8001536:	e000      	b.n	800153a <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8001538:	2301      	movs	r3, #1
}
 800153a:	4618      	mov	r0, r3
 800153c:	3740      	adds	r7, #64	; 0x40
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	24000008 	.word	0x24000008
 8001548:	58024400 	.word	0x58024400
 800154c:	431bde83 	.word	0x431bde83
 8001550:	24004c00 	.word	0x24004c00
 8001554:	40000800 	.word	0x40000800

08001558 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001558:	b480      	push	{r7}
 800155a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800155c:	e7fe      	b.n	800155c <NMI_Handler+0x4>

0800155e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800155e:	b480      	push	{r7}
 8001560:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001562:	e7fe      	b.n	8001562 <HardFault_Handler+0x4>

08001564 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001564:	b480      	push	{r7}
 8001566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001568:	e7fe      	b.n	8001568 <MemManage_Handler+0x4>

0800156a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800156a:	b480      	push	{r7}
 800156c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800156e:	e7fe      	b.n	800156e <BusFault_Handler+0x4>

08001570 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001570:	b480      	push	{r7}
 8001572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001574:	e7fe      	b.n	8001574 <UsageFault_Handler+0x4>

08001576 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001576:	b480      	push	{r7}
 8001578:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800157a:	bf00      	nop
 800157c:	46bd      	mov	sp, r7
 800157e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001582:	4770      	bx	lr

08001584 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001588:	2002      	movs	r0, #2
 800158a:	f001 ffa2 	bl	80034d2 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800158e:	bf00      	nop
 8001590:	bd80      	pop	{r7, pc}
	...

08001594 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001598:	4802      	ldr	r0, [pc, #8]	; (80015a4 <FDCAN1_IT0_IRQHandler+0x10>)
 800159a:	f001 f927 	bl	80027ec <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 800159e:	bf00      	nop
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	24004a98 	.word	0x24004a98

080015a8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80015ac:	4802      	ldr	r0, [pc, #8]	; (80015b8 <TIM3_IRQHandler+0x10>)
 80015ae:	f005 fcf1 	bl	8006f94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80015b2:	bf00      	nop
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	24004c4c 	.word	0x24004c4c

080015bc <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80015c0:	4802      	ldr	r0, [pc, #8]	; (80015cc <TIM4_IRQHandler+0x10>)
 80015c2:	f005 fce7 	bl	8006f94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80015c6:	bf00      	nop
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	24004c00 	.word	0x24004c00

080015d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80015d0:	b480      	push	{r7}
 80015d2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80015d4:	4b32      	ldr	r3, [pc, #200]	; (80016a0 <SystemInit+0xd0>)
 80015d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80015da:	4a31      	ldr	r2, [pc, #196]	; (80016a0 <SystemInit+0xd0>)
 80015dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80015e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80015e4:	4b2f      	ldr	r3, [pc, #188]	; (80016a4 <SystemInit+0xd4>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f003 030f 	and.w	r3, r3, #15
 80015ec:	2b02      	cmp	r3, #2
 80015ee:	d807      	bhi.n	8001600 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80015f0:	4b2c      	ldr	r3, [pc, #176]	; (80016a4 <SystemInit+0xd4>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f023 030f 	bic.w	r3, r3, #15
 80015f8:	4a2a      	ldr	r2, [pc, #168]	; (80016a4 <SystemInit+0xd4>)
 80015fa:	f043 0303 	orr.w	r3, r3, #3
 80015fe:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001600:	4b29      	ldr	r3, [pc, #164]	; (80016a8 <SystemInit+0xd8>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4a28      	ldr	r2, [pc, #160]	; (80016a8 <SystemInit+0xd8>)
 8001606:	f043 0301 	orr.w	r3, r3, #1
 800160a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800160c:	4b26      	ldr	r3, [pc, #152]	; (80016a8 <SystemInit+0xd8>)
 800160e:	2200      	movs	r2, #0
 8001610:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001612:	4b25      	ldr	r3, [pc, #148]	; (80016a8 <SystemInit+0xd8>)
 8001614:	681a      	ldr	r2, [r3, #0]
 8001616:	4924      	ldr	r1, [pc, #144]	; (80016a8 <SystemInit+0xd8>)
 8001618:	4b24      	ldr	r3, [pc, #144]	; (80016ac <SystemInit+0xdc>)
 800161a:	4013      	ands	r3, r2
 800161c:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800161e:	4b21      	ldr	r3, [pc, #132]	; (80016a4 <SystemInit+0xd4>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f003 030c 	and.w	r3, r3, #12
 8001626:	2b00      	cmp	r3, #0
 8001628:	d007      	beq.n	800163a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800162a:	4b1e      	ldr	r3, [pc, #120]	; (80016a4 <SystemInit+0xd4>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f023 030f 	bic.w	r3, r3, #15
 8001632:	4a1c      	ldr	r2, [pc, #112]	; (80016a4 <SystemInit+0xd4>)
 8001634:	f043 0303 	orr.w	r3, r3, #3
 8001638:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 800163a:	4b1b      	ldr	r3, [pc, #108]	; (80016a8 <SystemInit+0xd8>)
 800163c:	2200      	movs	r2, #0
 800163e:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 8001640:	4b19      	ldr	r3, [pc, #100]	; (80016a8 <SystemInit+0xd8>)
 8001642:	2200      	movs	r2, #0
 8001644:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 8001646:	4b18      	ldr	r3, [pc, #96]	; (80016a8 <SystemInit+0xd8>)
 8001648:	2200      	movs	r2, #0
 800164a:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800164c:	4b16      	ldr	r3, [pc, #88]	; (80016a8 <SystemInit+0xd8>)
 800164e:	4a18      	ldr	r2, [pc, #96]	; (80016b0 <SystemInit+0xe0>)
 8001650:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001652:	4b15      	ldr	r3, [pc, #84]	; (80016a8 <SystemInit+0xd8>)
 8001654:	4a17      	ldr	r2, [pc, #92]	; (80016b4 <SystemInit+0xe4>)
 8001656:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001658:	4b13      	ldr	r3, [pc, #76]	; (80016a8 <SystemInit+0xd8>)
 800165a:	4a17      	ldr	r2, [pc, #92]	; (80016b8 <SystemInit+0xe8>)
 800165c:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800165e:	4b12      	ldr	r3, [pc, #72]	; (80016a8 <SystemInit+0xd8>)
 8001660:	2200      	movs	r2, #0
 8001662:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001664:	4b10      	ldr	r3, [pc, #64]	; (80016a8 <SystemInit+0xd8>)
 8001666:	4a14      	ldr	r2, [pc, #80]	; (80016b8 <SystemInit+0xe8>)
 8001668:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800166a:	4b0f      	ldr	r3, [pc, #60]	; (80016a8 <SystemInit+0xd8>)
 800166c:	2200      	movs	r2, #0
 800166e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001670:	4b0d      	ldr	r3, [pc, #52]	; (80016a8 <SystemInit+0xd8>)
 8001672:	4a11      	ldr	r2, [pc, #68]	; (80016b8 <SystemInit+0xe8>)
 8001674:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001676:	4b0c      	ldr	r3, [pc, #48]	; (80016a8 <SystemInit+0xd8>)
 8001678:	2200      	movs	r2, #0
 800167a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800167c:	4b0a      	ldr	r3, [pc, #40]	; (80016a8 <SystemInit+0xd8>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a09      	ldr	r2, [pc, #36]	; (80016a8 <SystemInit+0xd8>)
 8001682:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001686:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001688:	4b07      	ldr	r3, [pc, #28]	; (80016a8 <SystemInit+0xd8>)
 800168a:	2200      	movs	r2, #0
 800168c:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800168e:	4b0b      	ldr	r3, [pc, #44]	; (80016bc <SystemInit+0xec>)
 8001690:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8001694:	601a      	str	r2, [r3, #0]
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/

}
 8001696:	bf00      	nop
 8001698:	46bd      	mov	sp, r7
 800169a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169e:	4770      	bx	lr
 80016a0:	e000ed00 	.word	0xe000ed00
 80016a4:	52002000 	.word	0x52002000
 80016a8:	58024400 	.word	0x58024400
 80016ac:	eaf6ed7f 	.word	0xeaf6ed7f
 80016b0:	02020200 	.word	0x02020200
 80016b4:	01ff0000 	.word	0x01ff0000
 80016b8:	01010280 	.word	0x01010280
 80016bc:	52004000 	.word	0x52004000

080016c0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b09c      	sub	sp, #112	; 0x70
 80016c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016c6:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80016ca:	2200      	movs	r2, #0
 80016cc:	601a      	str	r2, [r3, #0]
 80016ce:	605a      	str	r2, [r3, #4]
 80016d0:	609a      	str	r2, [r3, #8]
 80016d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016d4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80016d8:	2200      	movs	r2, #0
 80016da:	601a      	str	r2, [r3, #0]
 80016dc:	605a      	str	r2, [r3, #4]
 80016de:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80016e0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80016e4:	2200      	movs	r2, #0
 80016e6:	601a      	str	r2, [r3, #0]
 80016e8:	605a      	str	r2, [r3, #4]
 80016ea:	609a      	str	r2, [r3, #8]
 80016ec:	60da      	str	r2, [r3, #12]
 80016ee:	611a      	str	r2, [r3, #16]
 80016f0:	615a      	str	r2, [r3, #20]
 80016f2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80016f4:	1d3b      	adds	r3, r7, #4
 80016f6:	2234      	movs	r2, #52	; 0x34
 80016f8:	2100      	movs	r1, #0
 80016fa:	4618      	mov	r0, r3
 80016fc:	f00a fe7a 	bl	800c3f4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001700:	4b43      	ldr	r3, [pc, #268]	; (8001810 <MX_TIM1_Init+0x150>)
 8001702:	4a44      	ldr	r2, [pc, #272]	; (8001814 <MX_TIM1_Init+0x154>)
 8001704:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 62 - 1;
 8001706:	4b42      	ldr	r3, [pc, #264]	; (8001810 <MX_TIM1_Init+0x150>)
 8001708:	223d      	movs	r2, #61	; 0x3d
 800170a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800170c:	4b40      	ldr	r3, [pc, #256]	; (8001810 <MX_TIM1_Init+0x150>)
 800170e:	2200      	movs	r2, #0
 8001710:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100;
 8001712:	4b3f      	ldr	r3, [pc, #252]	; (8001810 <MX_TIM1_Init+0x150>)
 8001714:	2264      	movs	r2, #100	; 0x64
 8001716:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001718:	4b3d      	ldr	r3, [pc, #244]	; (8001810 <MX_TIM1_Init+0x150>)
 800171a:	2200      	movs	r2, #0
 800171c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800171e:	4b3c      	ldr	r3, [pc, #240]	; (8001810 <MX_TIM1_Init+0x150>)
 8001720:	2200      	movs	r2, #0
 8001722:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001724:	4b3a      	ldr	r3, [pc, #232]	; (8001810 <MX_TIM1_Init+0x150>)
 8001726:	2200      	movs	r2, #0
 8001728:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800172a:	4839      	ldr	r0, [pc, #228]	; (8001810 <MX_TIM1_Init+0x150>)
 800172c:	f004 ffd0 	bl	80066d0 <HAL_TIM_Base_Init>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	d001      	beq.n	800173a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001736:	f7ff fe7f 	bl	8001438 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800173a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800173e:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001740:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001744:	4619      	mov	r1, r3
 8001746:	4832      	ldr	r0, [pc, #200]	; (8001810 <MX_TIM1_Init+0x150>)
 8001748:	f005 fef4 	bl	8007534 <HAL_TIM_ConfigClockSource>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001752:	f7ff fe71 	bl	8001438 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001756:	482e      	ldr	r0, [pc, #184]	; (8001810 <MX_TIM1_Init+0x150>)
 8001758:	f005 f8fa 	bl	8006950 <HAL_TIM_PWM_Init>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001762:	f7ff fe69 	bl	8001438 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001766:	2300      	movs	r3, #0
 8001768:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800176a:	2300      	movs	r3, #0
 800176c:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800176e:	2300      	movs	r3, #0
 8001770:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001772:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001776:	4619      	mov	r1, r3
 8001778:	4825      	ldr	r0, [pc, #148]	; (8001810 <MX_TIM1_Init+0x150>)
 800177a:	f006 fd93 	bl	80082a4 <HAL_TIMEx_MasterConfigSynchronization>
 800177e:	4603      	mov	r3, r0
 8001780:	2b00      	cmp	r3, #0
 8001782:	d001      	beq.n	8001788 <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 8001784:	f7ff fe58 	bl	8001438 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001788:	2360      	movs	r3, #96	; 0x60
 800178a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 50;
 800178c:	2332      	movs	r3, #50	; 0x32
 800178e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001790:	2300      	movs	r3, #0
 8001792:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001794:	2300      	movs	r3, #0
 8001796:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001798:	2300      	movs	r3, #0
 800179a:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800179c:	2300      	movs	r3, #0
 800179e:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80017a0:	2300      	movs	r3, #0
 80017a2:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80017a4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80017a8:	2200      	movs	r2, #0
 80017aa:	4619      	mov	r1, r3
 80017ac:	4818      	ldr	r0, [pc, #96]	; (8001810 <MX_TIM1_Init+0x150>)
 80017ae:	f005 fdad 	bl	800730c <HAL_TIM_PWM_ConfigChannel>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d001      	beq.n	80017bc <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 80017b8:	f7ff fe3e 	bl	8001438 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80017bc:	2300      	movs	r3, #0
 80017be:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80017c0:	2300      	movs	r3, #0
 80017c2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80017c4:	2300      	movs	r3, #0
 80017c6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80017c8:	2300      	movs	r3, #0
 80017ca:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80017cc:	2300      	movs	r3, #0
 80017ce:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80017d0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80017d4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80017d6:	2300      	movs	r3, #0
 80017d8:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80017da:	2300      	movs	r3, #0
 80017dc:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80017de:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80017e2:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80017e4:	2300      	movs	r3, #0
 80017e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80017e8:	2300      	movs	r3, #0
 80017ea:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80017ec:	1d3b      	adds	r3, r7, #4
 80017ee:	4619      	mov	r1, r3
 80017f0:	4807      	ldr	r0, [pc, #28]	; (8001810 <MX_TIM1_Init+0x150>)
 80017f2:	f006 fde5 	bl	80083c0 <HAL_TIMEx_ConfigBreakDeadTime>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d001      	beq.n	8001800 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 80017fc:	f7ff fe1c 	bl	8001438 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001800:	4803      	ldr	r0, [pc, #12]	; (8001810 <MX_TIM1_Init+0x150>)
 8001802:	f000 f8e3 	bl	80019cc <HAL_TIM_MspPostInit>

}
 8001806:	bf00      	nop
 8001808:	3770      	adds	r7, #112	; 0x70
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	24004c98 	.word	0x24004c98
 8001814:	40010000 	.word	0x40010000

08001818 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b08c      	sub	sp, #48	; 0x30
 800181c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800181e:	f107 0320 	add.w	r3, r7, #32
 8001822:	2200      	movs	r2, #0
 8001824:	601a      	str	r2, [r3, #0]
 8001826:	605a      	str	r2, [r3, #4]
 8001828:	609a      	str	r2, [r3, #8]
 800182a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800182c:	f107 0314 	add.w	r3, r7, #20
 8001830:	2200      	movs	r2, #0
 8001832:	601a      	str	r2, [r3, #0]
 8001834:	605a      	str	r2, [r3, #4]
 8001836:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001838:	1d3b      	adds	r3, r7, #4
 800183a:	2200      	movs	r2, #0
 800183c:	601a      	str	r2, [r3, #0]
 800183e:	605a      	str	r2, [r3, #4]
 8001840:	609a      	str	r2, [r3, #8]
 8001842:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001844:	4b2b      	ldr	r3, [pc, #172]	; (80018f4 <MX_TIM3_Init+0xdc>)
 8001846:	4a2c      	ldr	r2, [pc, #176]	; (80018f8 <MX_TIM3_Init+0xe0>)
 8001848:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 90 - 1;
 800184a:	4b2a      	ldr	r3, [pc, #168]	; (80018f4 <MX_TIM3_Init+0xdc>)
 800184c:	2259      	movs	r2, #89	; 0x59
 800184e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001850:	4b28      	ldr	r3, [pc, #160]	; (80018f4 <MX_TIM3_Init+0xdc>)
 8001852:	2200      	movs	r2, #0
 8001854:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0xffff - 1;
 8001856:	4b27      	ldr	r3, [pc, #156]	; (80018f4 <MX_TIM3_Init+0xdc>)
 8001858:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800185c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800185e:	4b25      	ldr	r3, [pc, #148]	; (80018f4 <MX_TIM3_Init+0xdc>)
 8001860:	2200      	movs	r2, #0
 8001862:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001864:	4b23      	ldr	r3, [pc, #140]	; (80018f4 <MX_TIM3_Init+0xdc>)
 8001866:	2200      	movs	r2, #0
 8001868:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800186a:	4822      	ldr	r0, [pc, #136]	; (80018f4 <MX_TIM3_Init+0xdc>)
 800186c:	f004 ff30 	bl	80066d0 <HAL_TIM_Base_Init>
 8001870:	4603      	mov	r3, r0
 8001872:	2b00      	cmp	r3, #0
 8001874:	d001      	beq.n	800187a <MX_TIM3_Init+0x62>
  {
    Error_Handler();
 8001876:	f7ff fddf 	bl	8001438 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800187a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800187e:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001880:	f107 0320 	add.w	r3, r7, #32
 8001884:	4619      	mov	r1, r3
 8001886:	481b      	ldr	r0, [pc, #108]	; (80018f4 <MX_TIM3_Init+0xdc>)
 8001888:	f005 fe54 	bl	8007534 <HAL_TIM_ConfigClockSource>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d001      	beq.n	8001896 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8001892:	f7ff fdd1 	bl	8001438 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001896:	4817      	ldr	r0, [pc, #92]	; (80018f4 <MX_TIM3_Init+0xdc>)
 8001898:	f005 f9ca 	bl	8006c30 <HAL_TIM_IC_Init>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d001      	beq.n	80018a6 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 80018a2:	f7ff fdc9 	bl	8001438 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018a6:	2300      	movs	r3, #0
 80018a8:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018aa:	2300      	movs	r3, #0
 80018ac:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80018ae:	f107 0314 	add.w	r3, r7, #20
 80018b2:	4619      	mov	r1, r3
 80018b4:	480f      	ldr	r0, [pc, #60]	; (80018f4 <MX_TIM3_Init+0xdc>)
 80018b6:	f006 fcf5 	bl	80082a4 <HAL_TIMEx_MasterConfigSynchronization>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d001      	beq.n	80018c4 <MX_TIM3_Init+0xac>
  {
    Error_Handler();
 80018c0:	f7ff fdba 	bl	8001438 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80018c4:	2300      	movs	r3, #0
 80018c6:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80018c8:	2301      	movs	r3, #1
 80018ca:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80018cc:	2300      	movs	r3, #0
 80018ce:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80018d0:	2300      	movs	r3, #0
 80018d2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80018d4:	1d3b      	adds	r3, r7, #4
 80018d6:	2200      	movs	r2, #0
 80018d8:	4619      	mov	r1, r3
 80018da:	4806      	ldr	r0, [pc, #24]	; (80018f4 <MX_TIM3_Init+0xdc>)
 80018dc:	f005 fc79 	bl	80071d2 <HAL_TIM_IC_ConfigChannel>
 80018e0:	4603      	mov	r3, r0
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d001      	beq.n	80018ea <MX_TIM3_Init+0xd2>
  {
    Error_Handler();
 80018e6:	f7ff fda7 	bl	8001438 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80018ea:	bf00      	nop
 80018ec:	3730      	adds	r7, #48	; 0x30
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	24004c4c 	.word	0x24004c4c
 80018f8:	40000400 	.word	0x40000400

080018fc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b08a      	sub	sp, #40	; 0x28
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001904:	f107 0314 	add.w	r3, r7, #20
 8001908:	2200      	movs	r2, #0
 800190a:	601a      	str	r2, [r3, #0]
 800190c:	605a      	str	r2, [r3, #4]
 800190e:	609a      	str	r2, [r3, #8]
 8001910:	60da      	str	r2, [r3, #12]
 8001912:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4a28      	ldr	r2, [pc, #160]	; (80019bc <HAL_TIM_Base_MspInit+0xc0>)
 800191a:	4293      	cmp	r3, r2
 800191c:	d10f      	bne.n	800193e <HAL_TIM_Base_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800191e:	4b28      	ldr	r3, [pc, #160]	; (80019c0 <HAL_TIM_Base_MspInit+0xc4>)
 8001920:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8001924:	4a26      	ldr	r2, [pc, #152]	; (80019c0 <HAL_TIM_Base_MspInit+0xc4>)
 8001926:	f043 0301 	orr.w	r3, r3, #1
 800192a:	f8c2 3150 	str.w	r3, [r2, #336]	; 0x150
 800192e:	4b24      	ldr	r3, [pc, #144]	; (80019c0 <HAL_TIM_Base_MspInit+0xc4>)
 8001930:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8001934:	f003 0301 	and.w	r3, r3, #1
 8001938:	613b      	str	r3, [r7, #16]
 800193a:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800193c:	e03a      	b.n	80019b4 <HAL_TIM_Base_MspInit+0xb8>
  else if(tim_baseHandle->Instance==TIM3)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	4a20      	ldr	r2, [pc, #128]	; (80019c4 <HAL_TIM_Base_MspInit+0xc8>)
 8001944:	4293      	cmp	r3, r2
 8001946:	d135      	bne.n	80019b4 <HAL_TIM_Base_MspInit+0xb8>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001948:	4b1d      	ldr	r3, [pc, #116]	; (80019c0 <HAL_TIM_Base_MspInit+0xc4>)
 800194a:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 800194e:	4a1c      	ldr	r2, [pc, #112]	; (80019c0 <HAL_TIM_Base_MspInit+0xc4>)
 8001950:	f043 0302 	orr.w	r3, r3, #2
 8001954:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 8001958:	4b19      	ldr	r3, [pc, #100]	; (80019c0 <HAL_TIM_Base_MspInit+0xc4>)
 800195a:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 800195e:	f003 0302 	and.w	r3, r3, #2
 8001962:	60fb      	str	r3, [r7, #12]
 8001964:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001966:	4b16      	ldr	r3, [pc, #88]	; (80019c0 <HAL_TIM_Base_MspInit+0xc4>)
 8001968:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800196c:	4a14      	ldr	r2, [pc, #80]	; (80019c0 <HAL_TIM_Base_MspInit+0xc4>)
 800196e:	f043 0301 	orr.w	r3, r3, #1
 8001972:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8001976:	4b12      	ldr	r3, [pc, #72]	; (80019c0 <HAL_TIM_Base_MspInit+0xc4>)
 8001978:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800197c:	f003 0301 	and.w	r3, r3, #1
 8001980:	60bb      	str	r3, [r7, #8]
 8001982:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001984:	2340      	movs	r3, #64	; 0x40
 8001986:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001988:	2302      	movs	r3, #2
 800198a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198c:	2300      	movs	r3, #0
 800198e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001990:	2300      	movs	r3, #0
 8001992:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001994:	2302      	movs	r3, #2
 8001996:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001998:	f107 0314 	add.w	r3, r7, #20
 800199c:	4619      	mov	r1, r3
 800199e:	480a      	ldr	r0, [pc, #40]	; (80019c8 <HAL_TIM_Base_MspInit+0xcc>)
 80019a0:	f001 fbb4 	bl	800310c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 80019a4:	2200      	movs	r2, #0
 80019a6:	2105      	movs	r1, #5
 80019a8:	201d      	movs	r0, #29
 80019aa:	f000 fa5f 	bl	8001e6c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80019ae:	201d      	movs	r0, #29
 80019b0:	f000 fa76 	bl	8001ea0 <HAL_NVIC_EnableIRQ>
}
 80019b4:	bf00      	nop
 80019b6:	3728      	adds	r7, #40	; 0x28
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	40010000 	.word	0x40010000
 80019c0:	58024400 	.word	0x58024400
 80019c4:	40000400 	.word	0x40000400
 80019c8:	58020000 	.word	0x58020000

080019cc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b088      	sub	sp, #32
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019d4:	f107 030c 	add.w	r3, r7, #12
 80019d8:	2200      	movs	r2, #0
 80019da:	601a      	str	r2, [r3, #0]
 80019dc:	605a      	str	r2, [r3, #4]
 80019de:	609a      	str	r2, [r3, #8]
 80019e0:	60da      	str	r2, [r3, #12]
 80019e2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4a13      	ldr	r2, [pc, #76]	; (8001a38 <HAL_TIM_MspPostInit+0x6c>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d11f      	bne.n	8001a2e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80019ee:	4b13      	ldr	r3, [pc, #76]	; (8001a3c <HAL_TIM_MspPostInit+0x70>)
 80019f0:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80019f4:	4a11      	ldr	r2, [pc, #68]	; (8001a3c <HAL_TIM_MspPostInit+0x70>)
 80019f6:	f043 0310 	orr.w	r3, r3, #16
 80019fa:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80019fe:	4b0f      	ldr	r3, [pc, #60]	; (8001a3c <HAL_TIM_MspPostInit+0x70>)
 8001a00:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001a04:	f003 0310 	and.w	r3, r3, #16
 8001a08:	60bb      	str	r3, [r7, #8]
 8001a0a:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001a0c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a10:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a12:	2302      	movs	r3, #2
 8001a14:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a16:	2300      	movs	r3, #0
 8001a18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a22:	f107 030c 	add.w	r3, r7, #12
 8001a26:	4619      	mov	r1, r3
 8001a28:	4805      	ldr	r0, [pc, #20]	; (8001a40 <HAL_TIM_MspPostInit+0x74>)
 8001a2a:	f001 fb6f 	bl	800310c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001a2e:	bf00      	nop
 8001a30:	3720      	adds	r7, #32
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	40010000 	.word	0x40010000
 8001a3c:	58024400 	.word	0x58024400
 8001a40:	58021000 	.word	0x58021000

08001a44 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001a48:	4b22      	ldr	r3, [pc, #136]	; (8001ad4 <MX_USART3_UART_Init+0x90>)
 8001a4a:	4a23      	ldr	r2, [pc, #140]	; (8001ad8 <MX_USART3_UART_Init+0x94>)
 8001a4c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001a4e:	4b21      	ldr	r3, [pc, #132]	; (8001ad4 <MX_USART3_UART_Init+0x90>)
 8001a50:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a54:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001a56:	4b1f      	ldr	r3, [pc, #124]	; (8001ad4 <MX_USART3_UART_Init+0x90>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001a5c:	4b1d      	ldr	r3, [pc, #116]	; (8001ad4 <MX_USART3_UART_Init+0x90>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001a62:	4b1c      	ldr	r3, [pc, #112]	; (8001ad4 <MX_USART3_UART_Init+0x90>)
 8001a64:	2200      	movs	r2, #0
 8001a66:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001a68:	4b1a      	ldr	r3, [pc, #104]	; (8001ad4 <MX_USART3_UART_Init+0x90>)
 8001a6a:	220c      	movs	r2, #12
 8001a6c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a6e:	4b19      	ldr	r3, [pc, #100]	; (8001ad4 <MX_USART3_UART_Init+0x90>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a74:	4b17      	ldr	r3, [pc, #92]	; (8001ad4 <MX_USART3_UART_Init+0x90>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a7a:	4b16      	ldr	r3, [pc, #88]	; (8001ad4 <MX_USART3_UART_Init+0x90>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001a80:	4b14      	ldr	r3, [pc, #80]	; (8001ad4 <MX_USART3_UART_Init+0x90>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a86:	4b13      	ldr	r3, [pc, #76]	; (8001ad4 <MX_USART3_UART_Init+0x90>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001a8c:	4811      	ldr	r0, [pc, #68]	; (8001ad4 <MX_USART3_UART_Init+0x90>)
 8001a8e:	f006 fd55 	bl	800853c <HAL_UART_Init>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d001      	beq.n	8001a9c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001a98:	f7ff fcce 	bl	8001438 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001a9c:	2100      	movs	r1, #0
 8001a9e:	480d      	ldr	r0, [pc, #52]	; (8001ad4 <MX_USART3_UART_Init+0x90>)
 8001aa0:	f007 fde8 	bl	8009674 <HAL_UARTEx_SetTxFifoThreshold>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d001      	beq.n	8001aae <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001aaa:	f7ff fcc5 	bl	8001438 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001aae:	2100      	movs	r1, #0
 8001ab0:	4808      	ldr	r0, [pc, #32]	; (8001ad4 <MX_USART3_UART_Init+0x90>)
 8001ab2:	f007 fe1d 	bl	80096f0 <HAL_UARTEx_SetRxFifoThreshold>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d001      	beq.n	8001ac0 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001abc:	f7ff fcbc 	bl	8001438 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001ac0:	4804      	ldr	r0, [pc, #16]	; (8001ad4 <MX_USART3_UART_Init+0x90>)
 8001ac2:	f007 fd9e 	bl	8009602 <HAL_UARTEx_DisableFifoMode>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d001      	beq.n	8001ad0 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001acc:	f7ff fcb4 	bl	8001438 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001ad0:	bf00      	nop
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	24004ce4 	.word	0x24004ce4
 8001ad8:	40004800 	.word	0x40004800

08001adc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b0b8      	sub	sp, #224	; 0xe0
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ae4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001ae8:	2200      	movs	r2, #0
 8001aea:	601a      	str	r2, [r3, #0]
 8001aec:	605a      	str	r2, [r3, #4]
 8001aee:	609a      	str	r2, [r3, #8]
 8001af0:	60da      	str	r2, [r3, #12]
 8001af2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001af4:	f107 0314 	add.w	r3, r7, #20
 8001af8:	22b8      	movs	r2, #184	; 0xb8
 8001afa:	2100      	movs	r1, #0
 8001afc:	4618      	mov	r0, r3
 8001afe:	f00a fc79 	bl	800c3f4 <memset>
  if(uartHandle->Instance==USART3)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	4a25      	ldr	r2, [pc, #148]	; (8001b9c <HAL_UART_MspInit+0xc0>)
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	d142      	bne.n	8001b92 <HAL_UART_MspInit+0xb6>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001b0c:	2302      	movs	r3, #2
 8001b0e:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001b10:	2300      	movs	r3, #0
 8001b12:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b16:	f107 0314 	add.w	r3, r7, #20
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f003 faaa 	bl	8005074 <HAL_RCCEx_PeriphCLKConfig>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d001      	beq.n	8001b2a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001b26:	f7ff fc87 	bl	8001438 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001b2a:	4b1d      	ldr	r3, [pc, #116]	; (8001ba0 <HAL_UART_MspInit+0xc4>)
 8001b2c:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8001b30:	4a1b      	ldr	r2, [pc, #108]	; (8001ba0 <HAL_UART_MspInit+0xc4>)
 8001b32:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b36:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 8001b3a:	4b19      	ldr	r3, [pc, #100]	; (8001ba0 <HAL_UART_MspInit+0xc4>)
 8001b3c:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8001b40:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001b44:	613b      	str	r3, [r7, #16]
 8001b46:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b48:	4b15      	ldr	r3, [pc, #84]	; (8001ba0 <HAL_UART_MspInit+0xc4>)
 8001b4a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001b4e:	4a14      	ldr	r2, [pc, #80]	; (8001ba0 <HAL_UART_MspInit+0xc4>)
 8001b50:	f043 0308 	orr.w	r3, r3, #8
 8001b54:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8001b58:	4b11      	ldr	r3, [pc, #68]	; (8001ba0 <HAL_UART_MspInit+0xc4>)
 8001b5a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001b5e:	f003 0308 	and.w	r3, r3, #8
 8001b62:	60fb      	str	r3, [r7, #12]
 8001b64:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001b66:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001b6a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b6e:	2302      	movs	r3, #2
 8001b70:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b74:	2300      	movs	r3, #0
 8001b76:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001b80:	2307      	movs	r3, #7
 8001b82:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b86:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	4805      	ldr	r0, [pc, #20]	; (8001ba4 <HAL_UART_MspInit+0xc8>)
 8001b8e:	f001 fabd 	bl	800310c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001b92:	bf00      	nop
 8001b94:	37e0      	adds	r7, #224	; 0xe0
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	40004800 	.word	0x40004800
 8001ba0:	58024400 	.word	0x58024400
 8001ba4:	58020c00 	.word	0x58020c00

08001ba8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001ba8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001be0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001bac:	f7ff fd10 	bl	80015d0 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001bb0:	480c      	ldr	r0, [pc, #48]	; (8001be4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001bb2:	490d      	ldr	r1, [pc, #52]	; (8001be8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001bb4:	4a0d      	ldr	r2, [pc, #52]	; (8001bec <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001bb6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bb8:	e002      	b.n	8001bc0 <LoopCopyDataInit>

08001bba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bbe:	3304      	adds	r3, #4

08001bc0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  adds r4, r0, r3
 8001bc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bc4:	d3f9      	bcc.n	8001bba <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bc6:	4a0a      	ldr	r2, [pc, #40]	; (8001bf0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001bc8:	4c0a      	ldr	r4, [pc, #40]	; (8001bf4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001bca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bcc:	e001      	b.n	8001bd2 <LoopFillZerobss>

08001bce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bd0:	3204      	adds	r2, #4

08001bd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bd4:	d3fb      	bcc.n	8001bce <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001bd6:	f00a fbd9 	bl	800c38c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001bda:	f7ff fb25 	bl	8001228 <main>
  bx  lr
 8001bde:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001be0:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 8001be4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001be8:	24000078 	.word	0x24000078
  ldr r2, =_sidata
 8001bec:	0800c754 	.word	0x0800c754
  ldr r2, =_sbss
 8001bf0:	24000078 	.word	0x24000078
  ldr r4, =_ebss
 8001bf4:	24004dc4 	.word	0x24004dc4

08001bf8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001bf8:	e7fe      	b.n	8001bf8 <ADC_IRQHandler>
	...

08001bfc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b082      	sub	sp, #8
 8001c00:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c02:	2003      	movs	r0, #3
 8001c04:	f000 f927 	bl	8001e56 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8001c08:	f003 f81c 	bl	8004c44 <HAL_RCC_GetSysClockFreq>
 8001c0c:	4602      	mov	r2, r0
 8001c0e:	4b15      	ldr	r3, [pc, #84]	; (8001c64 <HAL_Init+0x68>)
 8001c10:	699b      	ldr	r3, [r3, #24]
 8001c12:	0a1b      	lsrs	r3, r3, #8
 8001c14:	f003 030f 	and.w	r3, r3, #15
 8001c18:	4913      	ldr	r1, [pc, #76]	; (8001c68 <HAL_Init+0x6c>)
 8001c1a:	5ccb      	ldrb	r3, [r1, r3]
 8001c1c:	f003 031f 	and.w	r3, r3, #31
 8001c20:	fa22 f303 	lsr.w	r3, r2, r3
 8001c24:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8001c26:	4b0f      	ldr	r3, [pc, #60]	; (8001c64 <HAL_Init+0x68>)
 8001c28:	699b      	ldr	r3, [r3, #24]
 8001c2a:	f003 030f 	and.w	r3, r3, #15
 8001c2e:	4a0e      	ldr	r2, [pc, #56]	; (8001c68 <HAL_Init+0x6c>)
 8001c30:	5cd3      	ldrb	r3, [r2, r3]
 8001c32:	f003 031f 	and.w	r3, r3, #31
 8001c36:	687a      	ldr	r2, [r7, #4]
 8001c38:	fa22 f303 	lsr.w	r3, r2, r3
 8001c3c:	4a0b      	ldr	r2, [pc, #44]	; (8001c6c <HAL_Init+0x70>)
 8001c3e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001c40:	4a0b      	ldr	r2, [pc, #44]	; (8001c70 <HAL_Init+0x74>)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c46:	200f      	movs	r0, #15
 8001c48:	f7ff fc1a 	bl	8001480 <HAL_InitTick>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d001      	beq.n	8001c56 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001c52:	2301      	movs	r3, #1
 8001c54:	e002      	b.n	8001c5c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001c56:	f7ff fbf5 	bl	8001444 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c5a:	2300      	movs	r3, #0
}
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	3708      	adds	r7, #8
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	58024400 	.word	0x58024400
 8001c68:	0800c69c 	.word	0x0800c69c
 8001c6c:	24000004 	.word	0x24000004
 8001c70:	24000000 	.word	0x24000000

08001c74 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001c78:	4b06      	ldr	r3, [pc, #24]	; (8001c94 <HAL_IncTick+0x20>)
 8001c7a:	781b      	ldrb	r3, [r3, #0]
 8001c7c:	461a      	mov	r2, r3
 8001c7e:	4b06      	ldr	r3, [pc, #24]	; (8001c98 <HAL_IncTick+0x24>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	4413      	add	r3, r2
 8001c84:	4a04      	ldr	r2, [pc, #16]	; (8001c98 <HAL_IncTick+0x24>)
 8001c86:	6013      	str	r3, [r2, #0]
}
 8001c88:	bf00      	nop
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c90:	4770      	bx	lr
 8001c92:	bf00      	nop
 8001c94:	2400000c 	.word	0x2400000c
 8001c98:	24004d74 	.word	0x24004d74

08001c9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0
  return uwTick;
 8001ca0:	4b03      	ldr	r3, [pc, #12]	; (8001cb0 <HAL_GetTick+0x14>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr
 8001cae:	bf00      	nop
 8001cb0:	24004d74 	.word	0x24004d74

08001cb4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b084      	sub	sp, #16
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001cbc:	f7ff ffee 	bl	8001c9c <HAL_GetTick>
 8001cc0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ccc:	d005      	beq.n	8001cda <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001cce:	4b0a      	ldr	r3, [pc, #40]	; (8001cf8 <HAL_Delay+0x44>)
 8001cd0:	781b      	ldrb	r3, [r3, #0]
 8001cd2:	461a      	mov	r2, r3
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	4413      	add	r3, r2
 8001cd8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001cda:	bf00      	nop
 8001cdc:	f7ff ffde 	bl	8001c9c <HAL_GetTick>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	68bb      	ldr	r3, [r7, #8]
 8001ce4:	1ad3      	subs	r3, r2, r3
 8001ce6:	68fa      	ldr	r2, [r7, #12]
 8001ce8:	429a      	cmp	r2, r3
 8001cea:	d8f7      	bhi.n	8001cdc <HAL_Delay+0x28>
  {
  }
}
 8001cec:	bf00      	nop
 8001cee:	bf00      	nop
 8001cf0:	3710      	adds	r7, #16
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	2400000c 	.word	0x2400000c

08001cfc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b085      	sub	sp, #20
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	f003 0307 	and.w	r3, r3, #7
 8001d0a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d0c:	4b0b      	ldr	r3, [pc, #44]	; (8001d3c <__NVIC_SetPriorityGrouping+0x40>)
 8001d0e:	68db      	ldr	r3, [r3, #12]
 8001d10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d12:	68ba      	ldr	r2, [r7, #8]
 8001d14:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d18:	4013      	ands	r3, r2
 8001d1a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d20:	68bb      	ldr	r3, [r7, #8]
 8001d22:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001d24:	4b06      	ldr	r3, [pc, #24]	; (8001d40 <__NVIC_SetPriorityGrouping+0x44>)
 8001d26:	4313      	orrs	r3, r2
 8001d28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d2a:	4a04      	ldr	r2, [pc, #16]	; (8001d3c <__NVIC_SetPriorityGrouping+0x40>)
 8001d2c:	68bb      	ldr	r3, [r7, #8]
 8001d2e:	60d3      	str	r3, [r2, #12]
}
 8001d30:	bf00      	nop
 8001d32:	3714      	adds	r7, #20
 8001d34:	46bd      	mov	sp, r7
 8001d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3a:	4770      	bx	lr
 8001d3c:	e000ed00 	.word	0xe000ed00
 8001d40:	05fa0000 	.word	0x05fa0000

08001d44 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d48:	4b04      	ldr	r3, [pc, #16]	; (8001d5c <__NVIC_GetPriorityGrouping+0x18>)
 8001d4a:	68db      	ldr	r3, [r3, #12]
 8001d4c:	0a1b      	lsrs	r3, r3, #8
 8001d4e:	f003 0307 	and.w	r3, r3, #7
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	46bd      	mov	sp, r7
 8001d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5a:	4770      	bx	lr
 8001d5c:	e000ed00 	.word	0xe000ed00

08001d60 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b083      	sub	sp, #12
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	4603      	mov	r3, r0
 8001d68:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001d6a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	db0b      	blt.n	8001d8a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d72:	88fb      	ldrh	r3, [r7, #6]
 8001d74:	f003 021f 	and.w	r2, r3, #31
 8001d78:	4907      	ldr	r1, [pc, #28]	; (8001d98 <__NVIC_EnableIRQ+0x38>)
 8001d7a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d7e:	095b      	lsrs	r3, r3, #5
 8001d80:	2001      	movs	r0, #1
 8001d82:	fa00 f202 	lsl.w	r2, r0, r2
 8001d86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001d8a:	bf00      	nop
 8001d8c:	370c      	adds	r7, #12
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr
 8001d96:	bf00      	nop
 8001d98:	e000e100 	.word	0xe000e100

08001d9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	b083      	sub	sp, #12
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	4603      	mov	r3, r0
 8001da4:	6039      	str	r1, [r7, #0]
 8001da6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001da8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	db0a      	blt.n	8001dc6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	b2da      	uxtb	r2, r3
 8001db4:	490c      	ldr	r1, [pc, #48]	; (8001de8 <__NVIC_SetPriority+0x4c>)
 8001db6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001dba:	0112      	lsls	r2, r2, #4
 8001dbc:	b2d2      	uxtb	r2, r2
 8001dbe:	440b      	add	r3, r1
 8001dc0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001dc4:	e00a      	b.n	8001ddc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	b2da      	uxtb	r2, r3
 8001dca:	4908      	ldr	r1, [pc, #32]	; (8001dec <__NVIC_SetPriority+0x50>)
 8001dcc:	88fb      	ldrh	r3, [r7, #6]
 8001dce:	f003 030f 	and.w	r3, r3, #15
 8001dd2:	3b04      	subs	r3, #4
 8001dd4:	0112      	lsls	r2, r2, #4
 8001dd6:	b2d2      	uxtb	r2, r2
 8001dd8:	440b      	add	r3, r1
 8001dda:	761a      	strb	r2, [r3, #24]
}
 8001ddc:	bf00      	nop
 8001dde:	370c      	adds	r7, #12
 8001de0:	46bd      	mov	sp, r7
 8001de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de6:	4770      	bx	lr
 8001de8:	e000e100 	.word	0xe000e100
 8001dec:	e000ed00 	.word	0xe000ed00

08001df0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b089      	sub	sp, #36	; 0x24
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	60f8      	str	r0, [r7, #12]
 8001df8:	60b9      	str	r1, [r7, #8]
 8001dfa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	f003 0307 	and.w	r3, r3, #7
 8001e02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e04:	69fb      	ldr	r3, [r7, #28]
 8001e06:	f1c3 0307 	rsb	r3, r3, #7
 8001e0a:	2b04      	cmp	r3, #4
 8001e0c:	bf28      	it	cs
 8001e0e:	2304      	movcs	r3, #4
 8001e10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e12:	69fb      	ldr	r3, [r7, #28]
 8001e14:	3304      	adds	r3, #4
 8001e16:	2b06      	cmp	r3, #6
 8001e18:	d902      	bls.n	8001e20 <NVIC_EncodePriority+0x30>
 8001e1a:	69fb      	ldr	r3, [r7, #28]
 8001e1c:	3b03      	subs	r3, #3
 8001e1e:	e000      	b.n	8001e22 <NVIC_EncodePriority+0x32>
 8001e20:	2300      	movs	r3, #0
 8001e22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e24:	f04f 32ff 	mov.w	r2, #4294967295
 8001e28:	69bb      	ldr	r3, [r7, #24]
 8001e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2e:	43da      	mvns	r2, r3
 8001e30:	68bb      	ldr	r3, [r7, #8]
 8001e32:	401a      	ands	r2, r3
 8001e34:	697b      	ldr	r3, [r7, #20]
 8001e36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e38:	f04f 31ff 	mov.w	r1, #4294967295
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e42:	43d9      	mvns	r1, r3
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e48:	4313      	orrs	r3, r2
         );
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	3724      	adds	r7, #36	; 0x24
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr

08001e56 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e56:	b580      	push	{r7, lr}
 8001e58:	b082      	sub	sp, #8
 8001e5a:	af00      	add	r7, sp, #0
 8001e5c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e5e:	6878      	ldr	r0, [r7, #4]
 8001e60:	f7ff ff4c 	bl	8001cfc <__NVIC_SetPriorityGrouping>
}
 8001e64:	bf00      	nop
 8001e66:	3708      	adds	r7, #8
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd80      	pop	{r7, pc}

08001e6c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b086      	sub	sp, #24
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	4603      	mov	r3, r0
 8001e74:	60b9      	str	r1, [r7, #8]
 8001e76:	607a      	str	r2, [r7, #4]
 8001e78:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001e7a:	f7ff ff63 	bl	8001d44 <__NVIC_GetPriorityGrouping>
 8001e7e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e80:	687a      	ldr	r2, [r7, #4]
 8001e82:	68b9      	ldr	r1, [r7, #8]
 8001e84:	6978      	ldr	r0, [r7, #20]
 8001e86:	f7ff ffb3 	bl	8001df0 <NVIC_EncodePriority>
 8001e8a:	4602      	mov	r2, r0
 8001e8c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001e90:	4611      	mov	r1, r2
 8001e92:	4618      	mov	r0, r3
 8001e94:	f7ff ff82 	bl	8001d9c <__NVIC_SetPriority>
}
 8001e98:	bf00      	nop
 8001e9a:	3718      	adds	r7, #24
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}

08001ea0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001eaa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f7ff ff56 	bl	8001d60 <__NVIC_EnableIRQ>
}
 8001eb4:	bf00      	nop
 8001eb6:	3708      	adds	r7, #8
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}

08001ebc <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b098      	sub	sp, #96	; 0x60
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8001ec4:	4a84      	ldr	r2, [pc, #528]	; (80020d8 <HAL_FDCAN_Init+0x21c>)
 8001ec6:	f107 030c 	add.w	r3, r7, #12
 8001eca:	4611      	mov	r1, r2
 8001ecc:	224c      	movs	r2, #76	; 0x4c
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f00a fa82 	bl	800c3d8 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d101      	bne.n	8001ede <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8001eda:	2301      	movs	r3, #1
 8001edc:	e1ca      	b.n	8002274 <HAL_FDCAN_Init+0x3b8>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4a7e      	ldr	r2, [pc, #504]	; (80020dc <HAL_FDCAN_Init+0x220>)
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	d106      	bne.n	8001ef6 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001ef0:	461a      	mov	r2, r3
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8001efc:	b2db      	uxtb	r3, r3
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d106      	bne.n	8001f10 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2200      	movs	r2, #0
 8001f06:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	f7fe fda6 	bl	8000a5c <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	699a      	ldr	r2, [r3, #24]
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f022 0210 	bic.w	r2, r2, #16
 8001f1e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001f20:	f7ff febc 	bl	8001c9c <HAL_GetTick>
 8001f24:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001f26:	e014      	b.n	8001f52 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001f28:	f7ff feb8 	bl	8001c9c <HAL_GetTick>
 8001f2c:	4602      	mov	r2, r0
 8001f2e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001f30:	1ad3      	subs	r3, r2, r3
 8001f32:	2b0a      	cmp	r3, #10
 8001f34:	d90d      	bls.n	8001f52 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001f3c:	f043 0201 	orr.w	r2, r3, #1
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2203      	movs	r2, #3
 8001f4a:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 8001f4e:	2301      	movs	r3, #1
 8001f50:	e190      	b.n	8002274 <HAL_FDCAN_Init+0x3b8>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	699b      	ldr	r3, [r3, #24]
 8001f58:	f003 0308 	and.w	r3, r3, #8
 8001f5c:	2b08      	cmp	r3, #8
 8001f5e:	d0e3      	beq.n	8001f28 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	699a      	ldr	r2, [r3, #24]
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f042 0201 	orr.w	r2, r2, #1
 8001f6e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001f70:	f7ff fe94 	bl	8001c9c <HAL_GetTick>
 8001f74:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001f76:	e014      	b.n	8001fa2 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001f78:	f7ff fe90 	bl	8001c9c <HAL_GetTick>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001f80:	1ad3      	subs	r3, r2, r3
 8001f82:	2b0a      	cmp	r3, #10
 8001f84:	d90d      	bls.n	8001fa2 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001f8c:	f043 0201 	orr.w	r2, r3, #1
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2203      	movs	r2, #3
 8001f9a:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	e168      	b.n	8002274 <HAL_FDCAN_Init+0x3b8>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	699b      	ldr	r3, [r3, #24]
 8001fa8:	f003 0301 	and.w	r3, r3, #1
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d0e3      	beq.n	8001f78 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	699a      	ldr	r2, [r3, #24]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f042 0202 	orr.w	r2, r2, #2
 8001fbe:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	7c1b      	ldrb	r3, [r3, #16]
 8001fc4:	2b01      	cmp	r3, #1
 8001fc6:	d108      	bne.n	8001fda <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	699a      	ldr	r2, [r3, #24]
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001fd6:	619a      	str	r2, [r3, #24]
 8001fd8:	e007      	b.n	8001fea <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	699a      	ldr	r2, [r3, #24]
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001fe8:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	7c5b      	ldrb	r3, [r3, #17]
 8001fee:	2b01      	cmp	r3, #1
 8001ff0:	d108      	bne.n	8002004 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	699a      	ldr	r2, [r3, #24]
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002000:	619a      	str	r2, [r3, #24]
 8002002:	e007      	b.n	8002014 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	699a      	ldr	r2, [r3, #24]
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002012:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	7c9b      	ldrb	r3, [r3, #18]
 8002018:	2b01      	cmp	r3, #1
 800201a:	d108      	bne.n	800202e <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	699a      	ldr	r2, [r3, #24]
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800202a:	619a      	str	r2, [r3, #24]
 800202c:	e007      	b.n	800203e <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	699a      	ldr	r2, [r3, #24]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800203c:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	699b      	ldr	r3, [r3, #24]
 8002044:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	689a      	ldr	r2, [r3, #8]
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	430a      	orrs	r2, r1
 8002052:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	699a      	ldr	r2, [r3, #24]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8002062:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	691a      	ldr	r2, [r3, #16]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f022 0210 	bic.w	r2, r2, #16
 8002072:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	68db      	ldr	r3, [r3, #12]
 8002078:	2b01      	cmp	r3, #1
 800207a:	d108      	bne.n	800208e <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	699a      	ldr	r2, [r3, #24]
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f042 0204 	orr.w	r2, r2, #4
 800208a:	619a      	str	r2, [r3, #24]
 800208c:	e030      	b.n	80020f0 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	68db      	ldr	r3, [r3, #12]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d02c      	beq.n	80020f0 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	68db      	ldr	r3, [r3, #12]
 800209a:	2b02      	cmp	r3, #2
 800209c:	d020      	beq.n	80020e0 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	699a      	ldr	r2, [r3, #24]
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80020ac:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	691a      	ldr	r2, [r3, #16]
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f042 0210 	orr.w	r2, r2, #16
 80020bc:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	68db      	ldr	r3, [r3, #12]
 80020c2:	2b03      	cmp	r3, #3
 80020c4:	d114      	bne.n	80020f0 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	699a      	ldr	r2, [r3, #24]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f042 0220 	orr.w	r2, r2, #32
 80020d4:	619a      	str	r2, [r3, #24]
 80020d6:	e00b      	b.n	80020f0 <HAL_FDCAN_Init+0x234>
 80020d8:	0800c5cc 	.word	0x0800c5cc
 80020dc:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	699a      	ldr	r2, [r3, #24]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f042 0220 	orr.w	r2, r2, #32
 80020ee:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	699b      	ldr	r3, [r3, #24]
 80020f4:	3b01      	subs	r3, #1
 80020f6:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	69db      	ldr	r3, [r3, #28]
 80020fc:	3b01      	subs	r3, #1
 80020fe:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002100:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6a1b      	ldr	r3, [r3, #32]
 8002106:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002108:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	695b      	ldr	r3, [r3, #20]
 8002110:	3b01      	subs	r3, #1
 8002112:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002118:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800211a:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	689b      	ldr	r3, [r3, #8]
 8002120:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002124:	d115      	bne.n	8002152 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800212a:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002130:	3b01      	subs	r3, #1
 8002132:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8002134:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800213a:	3b01      	subs	r3, #1
 800213c:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 800213e:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002146:	3b01      	subs	r3, #1
 8002148:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 800214e:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8002150:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002156:	2b00      	cmp	r3, #0
 8002158:	d00a      	beq.n	8002170 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	430a      	orrs	r2, r1
 800216c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002178:	4413      	add	r3, r2
 800217a:	2b00      	cmp	r3, #0
 800217c:	d012      	beq.n	80021a4 <HAL_FDCAN_Init+0x2e8>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8002186:	f023 0107 	bic.w	r1, r3, #7
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800218e:	009b      	lsls	r3, r3, #2
 8002190:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002194:	4413      	add	r3, r2
 8002196:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	430a      	orrs	r2, r1
 80021a0:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d012      	beq.n	80021d2 <HAL_FDCAN_Init+0x316>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS, (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80021b4:	f023 0107 	bic.w	r1, r3, #7
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021bc:	009b      	lsls	r3, r3, #2
 80021be:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80021c2:	4413      	add	r3, r2
 80021c4:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	430a      	orrs	r2, r1
 80021ce:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d013      	beq.n	8002202 <HAL_FDCAN_Init+0x346>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS, (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80021e2:	f023 0170 	bic.w	r1, r3, #112	; 0x70
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021ea:	009b      	lsls	r3, r3, #2
 80021ec:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80021f0:	4413      	add	r3, r2
 80021f2:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80021f6:	011a      	lsls	r2, r3, #4
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	430a      	orrs	r2, r1
 80021fe:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002206:	2b00      	cmp	r3, #0
 8002208:	d013      	beq.n	8002232 <HAL_FDCAN_Init+0x376>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS, (CvtEltSize[hfdcan->Init.RxBufferSize] << FDCAN_RXESC_RBDS_Pos));
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8002212:	f423 61e0 	bic.w	r1, r3, #1792	; 0x700
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800221a:	009b      	lsls	r3, r3, #2
 800221c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002220:	4413      	add	r3, r2
 8002222:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8002226:	021a      	lsls	r2, r3, #8
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	430a      	orrs	r2, r1
 800222e:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4a11      	ldr	r2, [pc, #68]	; (800227c <HAL_FDCAN_Init+0x3c0>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d107      	bne.n	800224c <HAL_FDCAN_Init+0x390>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	689a      	ldr	r2, [r3, #8]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	f022 0203 	bic.w	r2, r2, #3
 800224a:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2200      	movs	r2, #0
 8002250:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2200      	movs	r2, #0
 8002258:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2201      	movs	r2, #1
 8002260:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8002264:	6878      	ldr	r0, [r7, #4]
 8002266:	f000 fdcb 	bl	8002e00 <FDCAN_CalcultateRamBlockAddresses>
 800226a:	4603      	mov	r3, r0
 800226c:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b

  /* Return function status */
  return status;
 8002270:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
}
 8002274:	4618      	mov	r0, r3
 8002276:	3760      	adds	r7, #96	; 0x60
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}
 800227c:	4000a000 	.word	0x4000a000

08002280 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, FDCAN_FilterTypeDef *sFilterConfig)
{
 8002280:	b480      	push	{r7}
 8002282:	b087      	sub	sp, #28
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
 8002288:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8002290:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8002292:	7bfb      	ldrb	r3, [r7, #15]
 8002294:	2b01      	cmp	r3, #1
 8002296:	d002      	beq.n	800229e <HAL_FDCAN_ConfigFilter+0x1e>
 8002298:	7bfb      	ldrb	r3, [r7, #15]
 800229a:	2b02      	cmp	r3, #2
 800229c:	d157      	bne.n	800234e <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d12b      	bne.n	80022fe <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	68db      	ldr	r3, [r3, #12]
 80022aa:	2b07      	cmp	r3, #7
 80022ac:	d10d      	bne.n	80022ca <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	691b      	ldr	r3, [r3, #16]
 80022b2:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	69db      	ldr	r3, [r3, #28]
 80022b8:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 80022ba:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 80022c0:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 80022c2:	f043 5360 	orr.w	r3, r3, #939524096	; 0x38000000
 80022c6:	617b      	str	r3, [r7, #20]
 80022c8:	e00e      	b.n	80022e8 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	689b      	ldr	r3, [r3, #8]
 80022ce:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	68db      	ldr	r3, [r3, #12]
 80022d4:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80022d6:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	691b      	ldr	r3, [r3, #16]
 80022dc:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 80022de:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80022e4:	4313      	orrs	r3, r2
 80022e6:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	009b      	lsls	r3, r3, #2
 80022f2:	4413      	add	r3, r2
 80022f4:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80022f6:	68bb      	ldr	r3, [r7, #8]
 80022f8:	697a      	ldr	r2, [r7, #20]
 80022fa:	601a      	str	r2, [r3, #0]
 80022fc:	e025      	b.n	800234a <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	68db      	ldr	r3, [r3, #12]
 8002302:	075a      	lsls	r2, r3, #29
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	691b      	ldr	r3, [r3, #16]
 8002308:	4313      	orrs	r3, r2
 800230a:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	68db      	ldr	r3, [r3, #12]
 8002310:	2b07      	cmp	r3, #7
 8002312:	d103      	bne.n	800231c <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	699b      	ldr	r3, [r3, #24]
 8002318:	613b      	str	r3, [r7, #16]
 800231a:	e006      	b.n	800232a <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	689b      	ldr	r3, [r3, #8]
 8002320:	079a      	lsls	r2, r3, #30
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	695b      	ldr	r3, [r3, #20]
 8002326:	4313      	orrs	r3, r2
 8002328:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	00db      	lsls	r3, r3, #3
 8002334:	4413      	add	r3, r2
 8002336:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8002338:	68bb      	ldr	r3, [r7, #8]
 800233a:	697a      	ldr	r2, [r7, #20]
 800233c:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 800233e:	68bb      	ldr	r3, [r7, #8]
 8002340:	3304      	adds	r3, #4
 8002342:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8002344:	68bb      	ldr	r3, [r7, #8]
 8002346:	693a      	ldr	r2, [r7, #16]
 8002348:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 800234a:	2300      	movs	r3, #0
 800234c:	e008      	b.n	8002360 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002354:	f043 0202 	orr.w	r2, r3, #2
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 800235e:	2301      	movs	r3, #1
  }
}
 8002360:	4618      	mov	r0, r3
 8002362:	371c      	adds	r7, #28
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr

0800236c <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 800236c:	b480      	push	{r7}
 800236e:	b085      	sub	sp, #20
 8002370:	af00      	add	r7, sp, #0
 8002372:	60f8      	str	r0, [r7, #12]
 8002374:	60b9      	str	r1, [r7, #8]
 8002376:	607a      	str	r2, [r7, #4]
 8002378:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8002380:	b2db      	uxtb	r3, r3
 8002382:	2b01      	cmp	r3, #1
 8002384:	d110      	bne.n	80023a8 <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8002386:	68bb      	ldr	r3, [r7, #8]
 8002388:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800238e:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8002394:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 800239c:	69ba      	ldr	r2, [r7, #24]
 800239e:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80023a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 80023a4:	2300      	movs	r3, #0
 80023a6:	e008      	b.n	80023ba <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80023ae:	f043 0204 	orr.w	r2, r3, #4
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 80023b8:	2301      	movs	r3, #1
  }
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	3714      	adds	r7, #20
 80023be:	46bd      	mov	sp, r7
 80023c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c4:	4770      	bx	lr

080023c6 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 80023c6:	b480      	push	{r7}
 80023c8:	b083      	sub	sp, #12
 80023ca:	af00      	add	r7, sp, #0
 80023cc:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80023d4:	b2db      	uxtb	r3, r3
 80023d6:	2b01      	cmp	r3, #1
 80023d8:	d111      	bne.n	80023fe <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2202      	movs	r2, #2
 80023de:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	699a      	ldr	r2, [r3, #24]
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f022 0201 	bic.w	r2, r2, #1
 80023f0:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2200      	movs	r2, #0
 80023f6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Return function status */
    return HAL_OK;
 80023fa:	2300      	movs	r3, #0
 80023fc:	e008      	b.n	8002410 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002404:	f043 0204 	orr.w	r2, r3, #4
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 800240e:	2301      	movs	r3, #1
  }
}
 8002410:	4618      	mov	r0, r3
 8002412:	370c      	adds	r7, #12
 8002414:	46bd      	mov	sp, r7
 8002416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241a:	4770      	bx	lr

0800241c <HAL_FDCAN_GetRxMessage>:
  * @param  pRxHeader pointer to a FDCAN_RxHeaderTypeDef structure.
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation, FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 800241c:	b480      	push	{r7}
 800241e:	b08b      	sub	sp, #44	; 0x2c
 8002420:	af00      	add	r7, sp, #0
 8002422:	60f8      	str	r0, [r7, #12]
 8002424:	60b9      	str	r1, [r7, #8]
 8002426:	607a      	str	r2, [r7, #4]
 8002428:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 800242a:	2300      	movs	r3, #0
 800242c:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8002434:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 8002436:	7efb      	ldrb	r3, [r7, #27]
 8002438:	2b02      	cmp	r3, #2
 800243a:	f040 814b 	bne.w	80026d4 <HAL_FDCAN_GetRxMessage+0x2b8>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800243e:	68bb      	ldr	r3, [r7, #8]
 8002440:	2b40      	cmp	r3, #64	; 0x40
 8002442:	d14d      	bne.n	80024e0 <HAL_FDCAN_GetRxMessage+0xc4>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800244c:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8002450:	2b00      	cmp	r3, #0
 8002452:	d109      	bne.n	8002468 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800245a:	f043 0220 	orr.w	r2, r3, #32
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

        return HAL_ERROR;
 8002464:	2301      	movs	r3, #1
 8002466:	e13e      	b.n	80026e6 <HAL_FDCAN_GetRxMessage+0x2ca>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8002470:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002474:	2b00      	cmp	r3, #0
 8002476:	d109      	bne.n	800248c <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800247e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

        return HAL_ERROR;
 8002488:	2301      	movs	r3, #1
 800248a:	e12c      	b.n	80026e6 <HAL_FDCAN_GetRxMessage+0x2ca>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on*/
        if(((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8002494:	0e1b      	lsrs	r3, r3, #24
 8002496:	f003 0301 	and.w	r3, r3, #1
 800249a:	2b01      	cmp	r3, #1
 800249c:	d10b      	bne.n	80024b6 <HAL_FDCAN_GetRxMessage+0x9a>
        {
          if(((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80024a6:	0fdb      	lsrs	r3, r3, #31
 80024a8:	f003 0301 	and.w	r3, r3, #1
 80024ac:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80024b0:	d101      	bne.n	80024b6 <HAL_FDCAN_GetRxMessage+0x9a>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80024b2:	2301      	movs	r3, #1
 80024b4:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index*/
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80024be:	0a1b      	lsrs	r3, r3, #8
 80024c0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80024c4:	69fa      	ldr	r2, [r7, #28]
 80024c6:	4413      	add	r3, r2
 80024c8:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024d2:	69f9      	ldr	r1, [r7, #28]
 80024d4:	fb01 f303 	mul.w	r3, r1, r3
 80024d8:	009b      	lsls	r3, r3, #2
 80024da:	4413      	add	r3, r2
 80024dc:	627b      	str	r3, [r7, #36]	; 0x24
 80024de:	e069      	b.n	80025b4 <HAL_FDCAN_GetRxMessage+0x198>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 80024e0:	68bb      	ldr	r3, [r7, #8]
 80024e2:	2b41      	cmp	r3, #65	; 0x41
 80024e4:	d14d      	bne.n	8002582 <HAL_FDCAN_GetRxMessage+0x166>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80024ee:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d109      	bne.n	800250a <HAL_FDCAN_GetRxMessage+0xee>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80024fc:	f043 0220 	orr.w	r2, r3, #32
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

        return HAL_ERROR;
 8002506:	2301      	movs	r3, #1
 8002508:	e0ed      	b.n	80026e6 <HAL_FDCAN_GetRxMessage+0x2ca>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8002512:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002516:	2b00      	cmp	r3, #0
 8002518:	d109      	bne.n	800252e <HAL_FDCAN_GetRxMessage+0x112>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002520:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

        return HAL_ERROR;
 800252a:	2301      	movs	r3, #1
 800252c:	e0db      	b.n	80026e6 <HAL_FDCAN_GetRxMessage+0x2ca>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on*/
        if(((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8002536:	0e1b      	lsrs	r3, r3, #24
 8002538:	f003 0301 	and.w	r3, r3, #1
 800253c:	2b01      	cmp	r3, #1
 800253e:	d10b      	bne.n	8002558 <HAL_FDCAN_GetRxMessage+0x13c>
        {
          if(((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002548:	0fdb      	lsrs	r3, r3, #31
 800254a:	f003 0301 	and.w	r3, r3, #1
 800254e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002552:	d101      	bne.n	8002558 <HAL_FDCAN_GetRxMessage+0x13c>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8002554:	2301      	movs	r3, #1
 8002556:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index*/
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8002560:	0a1b      	lsrs	r3, r3, #8
 8002562:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002566:	69fa      	ldr	r2, [r7, #28]
 8002568:	4413      	add	r3, r2
 800256a:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002574:	69f9      	ldr	r1, [r7, #28]
 8002576:	fb01 f303 	mul.w	r3, r1, r3
 800257a:	009b      	lsls	r3, r3, #2
 800257c:	4413      	add	r3, r2
 800257e:	627b      	str	r3, [r7, #36]	; 0x24
 8002580:	e018      	b.n	80025b4 <HAL_FDCAN_GetRxMessage+0x198>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002586:	68ba      	ldr	r2, [r7, #8]
 8002588:	429a      	cmp	r2, r3
 800258a:	d309      	bcc.n	80025a0 <HAL_FDCAN_GetRxMessage+0x184>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002592:	f043 0220 	orr.w	r2, r3, #32
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

        return HAL_ERROR;
 800259c:	2301      	movs	r3, #1
 800259e:	e0a2      	b.n	80026e6 <HAL_FDCAN_GetRxMessage+0x2ca>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025a8:	68b9      	ldr	r1, [r7, #8]
 80025aa:	fb01 f303 	mul.w	r3, r1, r3
 80025ae:	009b      	lsls	r3, r3, #2
 80025b0:	4413      	add	r3, r2
 80025b2:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80025b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d107      	bne.n	80025d8 <HAL_FDCAN_GetRxMessage+0x1bc>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18);
 80025c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	0c9b      	lsrs	r3, r3, #18
 80025ce:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	601a      	str	r2, [r3, #0]
 80025d6:	e005      	b.n	80025e4 <HAL_FDCAN_GetRxMessage+0x1c8>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80025d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80025e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80025f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 80025fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025fe:	3304      	adds	r3, #4
 8002600:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8002602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	b29a      	uxth	r2, r3
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 800260c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8002618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f403 1280 	and.w	r2, r3, #1048576	; 0x100000
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8002624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24);
 8002630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	0e1b      	lsrs	r3, r3, #24
 8002636:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31);
 800263e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	0fda      	lsrs	r2, r3, #31
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8002648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800264a:	3304      	adds	r3, #4
 800264c:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800264e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002650:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16]; ByteCounter++)
 8002652:	2300      	movs	r3, #0
 8002654:	623b      	str	r3, [r7, #32]
 8002656:	e00a      	b.n	800266e <HAL_FDCAN_GetRxMessage+0x252>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8002658:	697a      	ldr	r2, [r7, #20]
 800265a:	6a3b      	ldr	r3, [r7, #32]
 800265c:	441a      	add	r2, r3
 800265e:	6839      	ldr	r1, [r7, #0]
 8002660:	6a3b      	ldr	r3, [r7, #32]
 8002662:	440b      	add	r3, r1
 8002664:	7812      	ldrb	r2, [r2, #0]
 8002666:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16]; ByteCounter++)
 8002668:	6a3b      	ldr	r3, [r7, #32]
 800266a:	3301      	adds	r3, #1
 800266c:	623b      	str	r3, [r7, #32]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	68db      	ldr	r3, [r3, #12]
 8002672:	0c1b      	lsrs	r3, r3, #16
 8002674:	4a1f      	ldr	r2, [pc, #124]	; (80026f4 <HAL_FDCAN_GetRxMessage+0x2d8>)
 8002676:	5cd3      	ldrb	r3, [r2, r3]
 8002678:	461a      	mov	r2, r3
 800267a:	6a3b      	ldr	r3, [r7, #32]
 800267c:	4293      	cmp	r3, r2
 800267e:	d3eb      	bcc.n	8002658 <HAL_FDCAN_GetRxMessage+0x23c>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	2b40      	cmp	r3, #64	; 0x40
 8002684:	d105      	bne.n	8002692 <HAL_FDCAN_GetRxMessage+0x276>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	69fa      	ldr	r2, [r7, #28]
 800268c:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
 8002690:	e01e      	b.n	80026d0 <HAL_FDCAN_GetRxMessage+0x2b4>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8002692:	68bb      	ldr	r3, [r7, #8]
 8002694:	2b41      	cmp	r3, #65	; 0x41
 8002696:	d105      	bne.n	80026a4 <HAL_FDCAN_GetRxMessage+0x288>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	69fa      	ldr	r2, [r7, #28]
 800269e:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
 80026a2:	e015      	b.n	80026d0 <HAL_FDCAN_GetRxMessage+0x2b4>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	2b1f      	cmp	r3, #31
 80026a8:	d808      	bhi.n	80026bc <HAL_FDCAN_GetRxMessage+0x2a0>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1 << RxLocation);
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	2101      	movs	r1, #1
 80026b0:	68ba      	ldr	r2, [r7, #8]
 80026b2:	fa01 f202 	lsl.w	r2, r1, r2
 80026b6:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
 80026ba:	e009      	b.n	80026d0 <HAL_FDCAN_GetRxMessage+0x2b4>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1 << (RxLocation & 0x1FU));
 80026bc:	68bb      	ldr	r3, [r7, #8]
 80026be:	f003 021f 	and.w	r2, r3, #31
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	2101      	movs	r1, #1
 80026c8:	fa01 f202 	lsl.w	r2, r1, r2
 80026cc:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 80026d0:	2300      	movs	r3, #0
 80026d2:	e008      	b.n	80026e6 <HAL_FDCAN_GetRxMessage+0x2ca>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80026da:	f043 0208 	orr.w	r2, r3, #8
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 80026e4:	2301      	movs	r3, #1
  }
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	372c      	adds	r7, #44	; 0x2c
 80026ea:	46bd      	mov	sp, r7
 80026ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f0:	4770      	bx	lr
 80026f2:	bf00      	nop
 80026f4:	0800c6ac 	.word	0x0800c6ac

080026f8 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_COMPLETE
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs, uint32_t BufferIndexes)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b087      	sub	sp, #28
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	60f8      	str	r0, [r7, #12]
 8002700:	60b9      	str	r1, [r7, #8]
 8002702:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800270a:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800270c:	7dfb      	ldrb	r3, [r7, #23]
 800270e:	2b01      	cmp	r3, #1
 8002710:	d002      	beq.n	8002718 <HAL_FDCAN_ActivateNotification+0x20>
 8002712:	7dfb      	ldrb	r3, [r7, #23]
 8002714:	2b02      	cmp	r3, #2
 8002716:	d155      	bne.n	80027c4 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800271e:	68bb      	ldr	r3, [r7, #8]
 8002720:	4013      	ands	r3, r2
 8002722:	2b00      	cmp	r3, #0
 8002724:	d108      	bne.n	8002738 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f042 0201 	orr.w	r2, r2, #1
 8002734:	65da      	str	r2, [r3, #92]	; 0x5c
 8002736:	e014      	b.n	8002762 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800273e:	68bb      	ldr	r3, [r7, #8]
 8002740:	4013      	ands	r3, r2
 8002742:	68ba      	ldr	r2, [r7, #8]
 8002744:	429a      	cmp	r2, r3
 8002746:	d108      	bne.n	800275a <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f042 0202 	orr.w	r2, r2, #2
 8002756:	65da      	str	r2, [r3, #92]	; 0x5c
 8002758:	e003      	b.n	8002762 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	2203      	movs	r2, #3
 8002760:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8002762:	68bb      	ldr	r3, [r7, #8]
 8002764:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002768:	2b00      	cmp	r3, #0
 800276a:	d009      	beq.n	8002780 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	687a      	ldr	r2, [r7, #4]
 800277a:	430a      	orrs	r2, r1
 800277c:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002786:	2b00      	cmp	r3, #0
 8002788:	d009      	beq.n	800279e <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f8d3 10e4 	ldr.w	r1, [r3, #228]	; 0xe4
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	687a      	ldr	r2, [r7, #4]
 8002798:	430a      	orrs	r2, r1
 800279a:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80027a4:	68ba      	ldr	r2, [r7, #8]
 80027a6:	4b0f      	ldr	r3, [pc, #60]	; (80027e4 <HAL_FDCAN_ActivateNotification+0xec>)
 80027a8:	4013      	ands	r3, r2
 80027aa:	68fa      	ldr	r2, [r7, #12]
 80027ac:	6812      	ldr	r2, [r2, #0]
 80027ae:	430b      	orrs	r3, r1
 80027b0:	6553      	str	r3, [r2, #84]	; 0x54
 80027b2:	4b0d      	ldr	r3, [pc, #52]	; (80027e8 <HAL_FDCAN_ActivateNotification+0xf0>)
 80027b4:	695a      	ldr	r2, [r3, #20]
 80027b6:	68bb      	ldr	r3, [r7, #8]
 80027b8:	0f9b      	lsrs	r3, r3, #30
 80027ba:	490b      	ldr	r1, [pc, #44]	; (80027e8 <HAL_FDCAN_ActivateNotification+0xf0>)
 80027bc:	4313      	orrs	r3, r2
 80027be:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 80027c0:	2300      	movs	r3, #0
 80027c2:	e008      	b.n	80027d6 <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80027ca:	f043 0202 	orr.w	r2, r3, #2
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    return HAL_ERROR;
 80027d4:	2301      	movs	r3, #1
  }
}
 80027d6:	4618      	mov	r0, r3
 80027d8:	371c      	adds	r7, #28
 80027da:	46bd      	mov	sp, r7
 80027dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e0:	4770      	bx	lr
 80027e2:	bf00      	nop
 80027e4:	3fcfffff 	.word	0x3fcfffff
 80027e8:	4000a800 	.word	0x4000a800

080027ec <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b092      	sub	sp, #72	; 0x48
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  uint32_t TTDistErrors;
  uint32_t TTFatalErrors;
  uint32_t SWTime;
  uint32_t SWCycleCount;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 80027f4:	4b90      	ldr	r3, [pc, #576]	; (8002a38 <HAL_FDCAN_IRQHandler+0x24c>)
 80027f6:	691b      	ldr	r3, [r3, #16]
 80027f8:	079b      	lsls	r3, r3, #30
 80027fa:	647b      	str	r3, [r7, #68]	; 0x44
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 80027fc:	4b8e      	ldr	r3, [pc, #568]	; (8002a38 <HAL_FDCAN_IRQHandler+0x24c>)
 80027fe:	695b      	ldr	r3, [r3, #20]
 8002800:	079b      	lsls	r3, r3, #30
 8002802:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002804:	4013      	ands	r3, r2
 8002806:	647b      	str	r3, [r7, #68]	; 0x44
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800280e:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8002812:	643b      	str	r3, [r7, #64]	; 0x40
  TxEventFifoITs &= hfdcan->Instance->IE;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800281a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800281c:	4013      	ands	r3, r2
 800281e:	643b      	str	r3, [r7, #64]	; 0x40
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002826:	f003 030f 	and.w	r3, r3, #15
 800282a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RxFifo0ITs &= hfdcan->Instance->IE;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002832:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002834:	4013      	ands	r3, r2
 8002836:	63fb      	str	r3, [r7, #60]	; 0x3c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800283e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002842:	63bb      	str	r3, [r7, #56]	; 0x38
  RxFifo1ITs &= hfdcan->Instance->IE;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800284a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800284c:	4013      	ands	r3, r2
 800284e:	63bb      	str	r3, [r7, #56]	; 0x38
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002856:	f003 5371 	and.w	r3, r3, #1010827264	; 0x3c400000
 800285a:	637b      	str	r3, [r7, #52]	; 0x34
  Errors &= hfdcan->Instance->IE;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002862:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002864:	4013      	ands	r3, r2
 8002866:	637b      	str	r3, [r7, #52]	; 0x34
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800286e:	f003 7360 	and.w	r3, r3, #58720256	; 0x3800000
 8002872:	633b      	str	r3, [r7, #48]	; 0x30
  ErrorStatusITs &= hfdcan->Instance->IE;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800287a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800287c:	4013      	ands	r3, r2
 800287e:	633b      	str	r3, [r7, #48]	; 0x30

  /* High Priority Message interrupt management *******************************/
  if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002886:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800288a:	2b00      	cmp	r3, #0
 800288c:	d011      	beq.n	80028b2 <HAL_FDCAN_IRQHandler+0xc6>
  {
    if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002894:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002898:	2b00      	cmp	r3, #0
 800289a:	d00a      	beq.n	80028b2 <HAL_FDCAN_IRQHandler+0xc6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80028a4:	651a      	str	r2, [r3, #80]	; 0x50
 80028a6:	4b64      	ldr	r3, [pc, #400]	; (8002a38 <HAL_FDCAN_IRQHandler+0x24c>)
 80028a8:	2200      	movs	r2, #0
 80028aa:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80028ac:	6878      	ldr	r0, [r7, #4]
 80028ae:	f000 fa5a 	bl	8002d66 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d01e      	beq.n	80028fe <HAL_FDCAN_IRQHandler+0x112>
  {
    if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80028c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d017      	beq.n	80028fe <HAL_FDCAN_IRQHandler+0x112>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80028d6:	62fb      	str	r3, [r7, #44]	; 0x2c
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 80028e0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80028e2:	4013      	ands	r3, r2
 80028e4:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80028ee:	651a      	str	r2, [r3, #80]	; 0x50
 80028f0:	4b51      	ldr	r3, [pc, #324]	; (8002a38 <HAL_FDCAN_IRQHandler+0x24c>)
 80028f2:	2200      	movs	r2, #0
 80028f4:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 80028f6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80028f8:	6878      	ldr	r0, [r7, #4]
 80028fa:	f000 fa0b 	bl	8002d14 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 80028fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002900:	2b00      	cmp	r3, #0
 8002902:	d00d      	beq.n	8002920 <HAL_FDCAN_IRQHandler+0x134>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800290a:	4b4c      	ldr	r3, [pc, #304]	; (8002a3c <HAL_FDCAN_IRQHandler+0x250>)
 800290c:	400b      	ands	r3, r1
 800290e:	6513      	str	r3, [r2, #80]	; 0x50
 8002910:	4a49      	ldr	r2, [pc, #292]	; (8002a38 <HAL_FDCAN_IRQHandler+0x24c>)
 8002912:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002914:	0f9b      	lsrs	r3, r3, #30
 8002916:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 8002918:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800291a:	6878      	ldr	r0, [r7, #4]
 800291c:	f000 f9c4 	bl	8002ca8 <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8002920:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002922:	2b00      	cmp	r3, #0
 8002924:	d00d      	beq.n	8002942 <HAL_FDCAN_IRQHandler+0x156>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800292c:	4b43      	ldr	r3, [pc, #268]	; (8002a3c <HAL_FDCAN_IRQHandler+0x250>)
 800292e:	400b      	ands	r3, r1
 8002930:	6513      	str	r3, [r2, #80]	; 0x50
 8002932:	4a41      	ldr	r2, [pc, #260]	; (8002a38 <HAL_FDCAN_IRQHandler+0x24c>)
 8002934:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002936:	0f9b      	lsrs	r3, r3, #30
 8002938:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800293a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800293c:	6878      	ldr	r0, [r7, #4]
 800293e:	f000 f9be 	bl	8002cbe <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8002942:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002944:	2b00      	cmp	r3, #0
 8002946:	d00d      	beq.n	8002964 <HAL_FDCAN_IRQHandler+0x178>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800294e:	4b3b      	ldr	r3, [pc, #236]	; (8002a3c <HAL_FDCAN_IRQHandler+0x250>)
 8002950:	400b      	ands	r3, r1
 8002952:	6513      	str	r3, [r2, #80]	; 0x50
 8002954:	4a38      	ldr	r2, [pc, #224]	; (8002a38 <HAL_FDCAN_IRQHandler+0x24c>)
 8002956:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002958:	0f9b      	lsrs	r3, r3, #30
 800295a:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 800295c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800295e:	6878      	ldr	r0, [r7, #4]
 8002960:	f7fe fc2e 	bl	80011c0 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8002964:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002966:	2b00      	cmp	r3, #0
 8002968:	d00d      	beq.n	8002986 <HAL_FDCAN_IRQHandler+0x19a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681a      	ldr	r2, [r3, #0]
 800296e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002970:	4b32      	ldr	r3, [pc, #200]	; (8002a3c <HAL_FDCAN_IRQHandler+0x250>)
 8002972:	400b      	ands	r3, r1
 8002974:	6513      	str	r3, [r2, #80]	; 0x50
 8002976:	4a30      	ldr	r2, [pc, #192]	; (8002a38 <HAL_FDCAN_IRQHandler+0x24c>)
 8002978:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800297a:	0f9b      	lsrs	r3, r3, #30
 800297c:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800297e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002980:	6878      	ldr	r0, [r7, #4]
 8002982:	f000 f9a7 	bl	8002cd4 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800298c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002990:	2b00      	cmp	r3, #0
 8002992:	d011      	beq.n	80029b8 <HAL_FDCAN_IRQHandler+0x1cc>
  {
    if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800299a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d00a      	beq.n	80029b8 <HAL_FDCAN_IRQHandler+0x1cc>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80029aa:	651a      	str	r2, [r3, #80]	; 0x50
 80029ac:	4b22      	ldr	r3, [pc, #136]	; (8002a38 <HAL_FDCAN_IRQHandler+0x24c>)
 80029ae:	2200      	movs	r2, #0
 80029b0:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80029b2:	6878      	ldr	r0, [r7, #4]
 80029b4:	f000 f999 	bl	8002cea <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029be:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d01e      	beq.n	8002a04 <HAL_FDCAN_IRQHandler+0x218>
  {
    if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80029cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d017      	beq.n	8002a04 <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80029dc:	62bb      	str	r3, [r7, #40]	; 0x28
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80029e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80029e8:	4013      	ands	r3, r2
 80029ea:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80029f4:	651a      	str	r2, [r3, #80]	; 0x50
 80029f6:	4b10      	ldr	r3, [pc, #64]	; (8002a38 <HAL_FDCAN_IRQHandler+0x24c>)
 80029f8:	2200      	movs	r2, #0
 80029fa:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 80029fc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80029fe:	6878      	ldr	r0, [r7, #4]
 8002a00:	f000 f97d 	bl	8002cfe <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != 0U)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a0a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d016      	beq.n	8002a40 <HAL_FDCAN_IRQHandler+0x254>
  {
    if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != 0U)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a18:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d00f      	beq.n	8002a40 <HAL_FDCAN_IRQHandler+0x254>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8002a28:	651a      	str	r2, [r3, #80]	; 0x50
 8002a2a:	4b03      	ldr	r3, [pc, #12]	; (8002a38 <HAL_FDCAN_IRQHandler+0x24c>)
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 8002a30:	6878      	ldr	r0, [r7, #4]
 8002a32:	f000 f97a 	bl	8002d2a <HAL_FDCAN_RxBufferNewMessageCallback>
 8002a36:	e003      	b.n	8002a40 <HAL_FDCAN_IRQHandler+0x254>
 8002a38:	4000a800 	.word	0x4000a800
 8002a3c:	3fcfffff 	.word	0x3fcfffff
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a46:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d011      	beq.n	8002a72 <HAL_FDCAN_IRQHandler+0x286>
  {
    if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d00a      	beq.n	8002a72 <HAL_FDCAN_IRQHandler+0x286>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002a64:	651a      	str	r2, [r3, #80]	; 0x50
 8002a66:	4b8d      	ldr	r3, [pc, #564]	; (8002c9c <HAL_FDCAN_IRQHandler+0x4b0>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8002a6c:	6878      	ldr	r0, [r7, #4]
 8002a6e:	f000 f966 	bl	8002d3e <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a78:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d011      	beq.n	8002aa4 <HAL_FDCAN_IRQHandler+0x2b8>
  {
    if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a86:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d00a      	beq.n	8002aa4 <HAL_FDCAN_IRQHandler+0x2b8>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8002a96:	651a      	str	r2, [r3, #80]	; 0x50
 8002a98:	4b80      	ldr	r3, [pc, #512]	; (8002c9c <HAL_FDCAN_IRQHandler+0x4b0>)
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8002a9e:	6878      	ldr	r0, [r7, #4]
 8002aa0:	f000 f957 	bl	8002d52 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002aaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d016      	beq.n	8002ae0 <HAL_FDCAN_IRQHandler+0x2f4>
  {
    if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ab8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d00f      	beq.n	8002ae0 <HAL_FDCAN_IRQHandler+0x2f4>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002ac8:	651a      	str	r2, [r3, #80]	; 0x50
 8002aca:	4b74      	ldr	r3, [pc, #464]	; (8002c9c <HAL_FDCAN_IRQHandler+0x4b0>)
 8002acc:	2200      	movs	r2, #0
 8002ace:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002ad6:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8002ae0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d00d      	beq.n	8002b02 <HAL_FDCAN_IRQHandler+0x316>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681a      	ldr	r2, [r3, #0]
 8002aea:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002aec:	4b6c      	ldr	r3, [pc, #432]	; (8002ca0 <HAL_FDCAN_IRQHandler+0x4b4>)
 8002aee:	400b      	ands	r3, r1
 8002af0:	6513      	str	r3, [r2, #80]	; 0x50
 8002af2:	4a6a      	ldr	r2, [pc, #424]	; (8002c9c <HAL_FDCAN_IRQHandler+0x4b0>)
 8002af4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002af6:	0f9b      	lsrs	r3, r3, #30
 8002af8:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8002afa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002afc:	6878      	ldr	r0, [r7, #4]
 8002afe:	f000 f946 	bl	8002d8e <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8002b02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d011      	beq.n	8002b2c <HAL_FDCAN_IRQHandler+0x340>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681a      	ldr	r2, [r3, #0]
 8002b0c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002b0e:	4b64      	ldr	r3, [pc, #400]	; (8002ca0 <HAL_FDCAN_IRQHandler+0x4b4>)
 8002b10:	400b      	ands	r3, r1
 8002b12:	6513      	str	r3, [r2, #80]	; 0x50
 8002b14:	4a61      	ldr	r2, [pc, #388]	; (8002c9c <HAL_FDCAN_IRQHandler+0x4b0>)
 8002b16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b18:	0f9b      	lsrs	r3, r3, #30
 8002b1a:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8002b22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b24:	431a      	orrs	r2, r3
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a5c      	ldr	r2, [pc, #368]	; (8002ca4 <HAL_FDCAN_IRQHandler+0x4b8>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	f040 80a6 	bne.w	8002c84 <HAL_FDCAN_IRQHandler+0x498>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	689b      	ldr	r3, [r3, #8]
 8002b3e:	f003 0303 	and.w	r3, r3, #3
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	f000 809e 	beq.w	8002c84 <HAL_FDCAN_IRQHandler+0x498>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	6a1b      	ldr	r3, [r3, #32]
 8002b4e:	f003 030f 	and.w	r3, r3, #15
 8002b52:	627b      	str	r3, [r7, #36]	; 0x24
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b5c:	4013      	ands	r3, r2
 8002b5e:	627b      	str	r3, [r7, #36]	; 0x24
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	6a1b      	ldr	r3, [r3, #32]
 8002b66:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002b6a:	623b      	str	r3, [r7, #32]
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b72:	6a3a      	ldr	r2, [r7, #32]
 8002b74:	4013      	ands	r3, r2
 8002b76:	623b      	str	r3, [r7, #32]
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	6a1b      	ldr	r3, [r3, #32]
 8002b7e:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8002b82:	61fb      	str	r3, [r7, #28]
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b8a:	69fa      	ldr	r2, [r7, #28]
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	61fb      	str	r3, [r7, #28]
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	6a1b      	ldr	r3, [r3, #32]
 8002b96:	f403 43fc 	and.w	r3, r3, #32256	; 0x7e00
 8002b9a:	61bb      	str	r3, [r7, #24]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ba2:	69ba      	ldr	r2, [r7, #24]
 8002ba4:	4013      	ands	r3, r2
 8002ba6:	61bb      	str	r3, [r7, #24]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	6a1b      	ldr	r3, [r3, #32]
 8002bae:	f403 23f0 	and.w	r3, r3, #491520	; 0x78000
 8002bb2:	617b      	str	r3, [r7, #20]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bba:	697a      	ldr	r2, [r7, #20]
 8002bbc:	4013      	ands	r3, r2
 8002bbe:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 8002bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d007      	beq.n	8002bd6 <HAL_FDCAN_IRQHandler+0x3ea>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002bcc:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8002bce:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002bd0:	6878      	ldr	r0, [r7, #4]
 8002bd2:	f000 f8e7 	bl	8002da4 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 8002bd6:	6a3b      	ldr	r3, [r7, #32]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d007      	beq.n	8002bec <HAL_FDCAN_IRQHandler+0x400>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	6a3a      	ldr	r2, [r7, #32]
 8002be2:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 8002be4:	6a39      	ldr	r1, [r7, #32]
 8002be6:	6878      	ldr	r0, [r7, #4]
 8002be8:	f000 f8e7 	bl	8002dba <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (__HAL_FDCAN_TT_GET_IT_SOURCE(hfdcan, FDCAN_TT_IT_STOP_WATCH) != 0U)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bf2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d01b      	beq.n	8002c32 <HAL_FDCAN_IRQHandler+0x446>
      {
        if (__HAL_FDCAN_TT_GET_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH) != 0U)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	6a1b      	ldr	r3, [r3, #32]
 8002c00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d014      	beq.n	8002c32 <HAL_FDCAN_IRQHandler+0x446>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	685b      	ldr	r3, [r3, #4]
 8002c0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c0e:	0c1b      	lsrs	r3, r3, #16
 8002c10:	b29b      	uxth	r3, r3
 8002c12:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c1a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002c1e:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	2240      	movs	r2, #64	; 0x40
 8002c26:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 8002c28:	68fa      	ldr	r2, [r7, #12]
 8002c2a:	6939      	ldr	r1, [r7, #16]
 8002c2c:	6878      	ldr	r0, [r7, #4]
 8002c2e:	f000 f8cf 	bl	8002dd0 <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8002c32:	69fb      	ldr	r3, [r7, #28]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d007      	beq.n	8002c48 <HAL_FDCAN_IRQHandler+0x45c>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	69fa      	ldr	r2, [r7, #28]
 8002c3e:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8002c40:	69f9      	ldr	r1, [r7, #28]
 8002c42:	6878      	ldr	r0, [r7, #4]
 8002c44:	f000 f8d0 	bl	8002de8 <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 8002c48:	69bb      	ldr	r3, [r7, #24]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d00b      	beq.n	8002c66 <HAL_FDCAN_IRQHandler+0x47a>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	69ba      	ldr	r2, [r7, #24]
 8002c54:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8002c5c:	69bb      	ldr	r3, [r7, #24]
 8002c5e:	431a      	orrs	r2, r3
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 8002c66:	697b      	ldr	r3, [r7, #20]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d00b      	beq.n	8002c84 <HAL_FDCAN_IRQHandler+0x498>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	697a      	ldr	r2, [r7, #20]
 8002c72:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8002c7a:	697b      	ldr	r3, [r7, #20]
 8002c7c:	431a      	orrs	r2, r3
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d002      	beq.n	8002c94 <HAL_FDCAN_IRQHandler+0x4a8>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8002c8e:	6878      	ldr	r0, [r7, #4]
 8002c90:	f000 f873 	bl	8002d7a <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8002c94:	bf00      	nop
 8002c96:	3748      	adds	r7, #72	; 0x48
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bd80      	pop	{r7, pc}
 8002c9c:	4000a800 	.word	0x4000a800
 8002ca0:	3fcfffff 	.word	0x3fcfffff
 8002ca4:	4000a000 	.word	0x4000a000

08002ca8 <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b083      	sub	sp, #12
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
 8002cb0:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 8002cb2:	bf00      	nop
 8002cb4:	370c      	adds	r7, #12
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbc:	4770      	bx	lr

08002cbe <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8002cbe:	b480      	push	{r7}
 8002cc0:	b083      	sub	sp, #12
 8002cc2:	af00      	add	r7, sp, #0
 8002cc4:	6078      	str	r0, [r7, #4]
 8002cc6:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8002cc8:	bf00      	nop
 8002cca:	370c      	adds	r7, #12
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd2:	4770      	bx	lr

08002cd4 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	b083      	sub	sp, #12
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
 8002cdc:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8002cde:	bf00      	nop
 8002ce0:	370c      	adds	r7, #12
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce8:	4770      	bx	lr

08002cea <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002cea:	b480      	push	{r7}
 8002cec:	b083      	sub	sp, #12
 8002cee:	af00      	add	r7, sp, #0
 8002cf0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8002cf2:	bf00      	nop
 8002cf4:	370c      	adds	r7, #12
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfc:	4770      	bx	lr

08002cfe <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8002cfe:	b480      	push	{r7}
 8002d00:	b083      	sub	sp, #12
 8002d02:	af00      	add	r7, sp, #0
 8002d04:	6078      	str	r0, [r7, #4]
 8002d06:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8002d08:	bf00      	nop
 8002d0a:	370c      	adds	r7, #12
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d12:	4770      	bx	lr

08002d14 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8002d14:	b480      	push	{r7}
 8002d16:	b083      	sub	sp, #12
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
 8002d1c:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8002d1e:	bf00      	nop
 8002d20:	370c      	adds	r7, #12
 8002d22:	46bd      	mov	sp, r7
 8002d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d28:	4770      	bx	lr

08002d2a <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002d2a:	b480      	push	{r7}
 8002d2c:	b083      	sub	sp, #12
 8002d2e:	af00      	add	r7, sp, #0
 8002d30:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 8002d32:	bf00      	nop
 8002d34:	370c      	adds	r7, #12
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr

08002d3e <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002d3e:	b480      	push	{r7}
 8002d40:	b083      	sub	sp, #12
 8002d42:	af00      	add	r7, sp, #0
 8002d44:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8002d46:	bf00      	nop
 8002d48:	370c      	adds	r7, #12
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d50:	4770      	bx	lr

08002d52 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002d52:	b480      	push	{r7}
 8002d54:	b083      	sub	sp, #12
 8002d56:	af00      	add	r7, sp, #0
 8002d58:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8002d5a:	bf00      	nop
 8002d5c:	370c      	adds	r7, #12
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d64:	4770      	bx	lr

08002d66 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002d66:	b480      	push	{r7}
 8002d68:	b083      	sub	sp, #12
 8002d6a:	af00      	add	r7, sp, #0
 8002d6c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8002d6e:	bf00      	nop
 8002d70:	370c      	adds	r7, #12
 8002d72:	46bd      	mov	sp, r7
 8002d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d78:	4770      	bx	lr

08002d7a <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002d7a:	b480      	push	{r7}
 8002d7c:	b083      	sub	sp, #12
 8002d7e:	af00      	add	r7, sp, #0
 8002d80:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8002d82:	bf00      	nop
 8002d84:	370c      	adds	r7, #12
 8002d86:	46bd      	mov	sp, r7
 8002d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8c:	4770      	bx	lr

08002d8e <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8002d8e:	b480      	push	{r7}
 8002d90:	b083      	sub	sp, #12
 8002d92:	af00      	add	r7, sp, #0
 8002d94:	6078      	str	r0, [r7, #4]
 8002d96:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8002d98:	bf00      	nop
 8002d9a:	370c      	adds	r7, #12
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da2:	4770      	bx	lr

08002da4 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b083      	sub	sp, #12
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
 8002dac:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 8002dae:	bf00      	nop
 8002db0:	370c      	adds	r7, #12
 8002db2:	46bd      	mov	sp, r7
 8002db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db8:	4770      	bx	lr

08002dba <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 8002dba:	b480      	push	{r7}
 8002dbc:	b083      	sub	sp, #12
 8002dbe:	af00      	add	r7, sp, #0
 8002dc0:	6078      	str	r0, [r7, #4]
 8002dc2:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 8002dc4:	bf00      	nop
 8002dc6:	370c      	adds	r7, #12
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dce:	4770      	bx	lr

08002dd0 <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b085      	sub	sp, #20
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	60f8      	str	r0, [r7, #12]
 8002dd8:	60b9      	str	r1, [r7, #8]
 8002dda:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 8002ddc:	bf00      	nop
 8002dde:	3714      	adds	r7, #20
 8002de0:	46bd      	mov	sp, r7
 8002de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de6:	4770      	bx	lr

08002de8 <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b083      	sub	sp, #12
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
 8002df0:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 8002df2:	bf00      	nop
 8002df4:	370c      	adds	r7, #12
 8002df6:	46bd      	mov	sp, r7
 8002df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfc:	4770      	bx	lr
	...

08002e00 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b085      	sub	sp, #20
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e0c:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8002e16:	4ba7      	ldr	r3, [pc, #668]	; (80030b4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002e18:	4013      	ands	r3, r2
 8002e1a:	68ba      	ldr	r2, [r7, #8]
 8002e1c:	0091      	lsls	r1, r2, #2
 8002e1e:	687a      	ldr	r2, [r7, #4]
 8002e20:	6812      	ldr	r2, [r2, #0]
 8002e22:	430b      	orrs	r3, r1
 8002e24:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002e30:	f423 017f 	bic.w	r1, r3, #16711680	; 0xff0000
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e38:	041a      	lsls	r2, r3, #16
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	430a      	orrs	r2, r1
 8002e40:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e48:	68ba      	ldr	r2, [r7, #8]
 8002e4a:	4413      	add	r3, r2
 8002e4c:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002e56:	4b97      	ldr	r3, [pc, #604]	; (80030b4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002e58:	4013      	ands	r3, r2
 8002e5a:	68ba      	ldr	r2, [r7, #8]
 8002e5c:	0091      	lsls	r1, r2, #2
 8002e5e:	687a      	ldr	r2, [r7, #4]
 8002e60:	6812      	ldr	r2, [r2, #0]
 8002e62:	430b      	orrs	r3, r1
 8002e64:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e70:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e78:	041a      	lsls	r2, r3, #16
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	430a      	orrs	r2, r1
 8002e80:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e88:	005b      	lsls	r3, r3, #1
 8002e8a:	68ba      	ldr	r2, [r7, #8]
 8002e8c:	4413      	add	r3, r2
 8002e8e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8002e98:	4b86      	ldr	r3, [pc, #536]	; (80030b4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002e9a:	4013      	ands	r3, r2
 8002e9c:	68ba      	ldr	r2, [r7, #8]
 8002e9e:	0091      	lsls	r1, r2, #2
 8002ea0:	687a      	ldr	r2, [r7, #4]
 8002ea2:	6812      	ldr	r2, [r2, #0]
 8002ea4:	430b      	orrs	r3, r1
 8002ea6:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8002eb2:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eba:	041a      	lsls	r2, r3, #16
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	430a      	orrs	r2, r1
 8002ec2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eca:	687a      	ldr	r2, [r7, #4]
 8002ecc:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002ece:	fb02 f303 	mul.w	r3, r2, r3
 8002ed2:	68ba      	ldr	r2, [r7, #8]
 8002ed4:	4413      	add	r3, r2
 8002ed6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002ee0:	4b74      	ldr	r3, [pc, #464]	; (80030b4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	68ba      	ldr	r2, [r7, #8]
 8002ee6:	0091      	lsls	r1, r2, #2
 8002ee8:	687a      	ldr	r2, [r7, #4]
 8002eea:	6812      	ldr	r2, [r2, #0]
 8002eec:	430b      	orrs	r3, r1
 8002eee:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002efa:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f02:	041a      	lsls	r2, r3, #16
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	430a      	orrs	r2, r1
 8002f0a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f12:	687a      	ldr	r2, [r7, #4]
 8002f14:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002f16:	fb02 f303 	mul.w	r3, r2, r3
 8002f1a:	68ba      	ldr	r2, [r7, #8]
 8002f1c:	4413      	add	r3, r2
 8002f1e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8002f28:	4b62      	ldr	r3, [pc, #392]	; (80030b4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002f2a:	4013      	ands	r3, r2
 8002f2c:	68ba      	ldr	r2, [r7, #8]
 8002f2e:	0091      	lsls	r1, r2, #2
 8002f30:	687a      	ldr	r2, [r7, #4]
 8002f32:	6812      	ldr	r2, [r2, #0]
 8002f34:	430b      	orrs	r3, r1
 8002f36:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f3e:	687a      	ldr	r2, [r7, #4]
 8002f40:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8002f42:	fb02 f303 	mul.w	r3, r2, r3
 8002f46:	68ba      	ldr	r2, [r7, #8]
 8002f48:	4413      	add	r3, r2
 8002f4a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8002f54:	4b57      	ldr	r3, [pc, #348]	; (80030b4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002f56:	4013      	ands	r3, r2
 8002f58:	68ba      	ldr	r2, [r7, #8]
 8002f5a:	0091      	lsls	r1, r2, #2
 8002f5c:	687a      	ldr	r2, [r7, #4]
 8002f5e:	6812      	ldr	r2, [r2, #0]
 8002f60:	430b      	orrs	r3, r1
 8002f62:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002f6e:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f76:	041a      	lsls	r2, r3, #16
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	430a      	orrs	r2, r1
 8002f7e:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f86:	005b      	lsls	r3, r3, #1
 8002f88:	68ba      	ldr	r2, [r7, #8]
 8002f8a:	4413      	add	r3, r2
 8002f8c:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8002f96:	4b47      	ldr	r3, [pc, #284]	; (80030b4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002f98:	4013      	ands	r3, r2
 8002f9a:	68ba      	ldr	r2, [r7, #8]
 8002f9c:	0091      	lsls	r1, r2, #2
 8002f9e:	687a      	ldr	r2, [r7, #4]
 8002fa0:	6812      	ldr	r2, [r2, #0]
 8002fa2:	430b      	orrs	r3, r1
 8002fa4:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002fb0:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fb8:	041a      	lsls	r2, r3, #16
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	430a      	orrs	r2, r1
 8002fc0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002fcc:	f023 517c 	bic.w	r1, r3, #1056964608	; 0x3f000000
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fd4:	061a      	lsls	r2, r3, #24
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	430a      	orrs	r2, r1
 8002fdc:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002fe4:	4b34      	ldr	r3, [pc, #208]	; (80030b8 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8002fe6:	4413      	add	r3, r2
 8002fe8:	009a      	lsls	r2, r3, #2
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	66da      	str	r2, [r3, #108]	; 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	441a      	add	r2, r3
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	671a      	str	r2, [r3, #112]	; 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003006:	00db      	lsls	r3, r3, #3
 8003008:	441a      	add	r2, r3
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	675a      	str	r2, [r3, #116]	; 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003016:	6879      	ldr	r1, [r7, #4]
 8003018:	6c49      	ldr	r1, [r1, #68]	; 0x44
 800301a:	fb01 f303 	mul.w	r3, r1, r3
 800301e:	009b      	lsls	r3, r3, #2
 8003020:	441a      	add	r2, r3
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	679a      	str	r2, [r3, #120]	; 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800302e:	6879      	ldr	r1, [r7, #4]
 8003030:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 8003032:	fb01 f303 	mul.w	r3, r1, r3
 8003036:	009b      	lsls	r3, r3, #2
 8003038:	441a      	add	r2, r3
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	67da      	str	r2, [r3, #124]	; 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003046:	6879      	ldr	r1, [r7, #4]
 8003048:	6d49      	ldr	r1, [r1, #84]	; 0x54
 800304a:	fb01 f303 	mul.w	r3, r1, r3
 800304e:	009b      	lsls	r3, r3, #2
 8003050:	441a      	add	r2, r3
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003062:	00db      	lsls	r3, r3, #3
 8003064:	441a      	add	r2, r3
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003076:	6879      	ldr	r1, [r7, #4]
 8003078:	6e89      	ldr	r1, [r1, #104]	; 0x68
 800307a:	fb01 f303 	mul.w	r3, r1, r3
 800307e:	009b      	lsls	r3, r3, #2
 8003080:	441a      	add	r2, r3
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003092:	6879      	ldr	r1, [r7, #4]
 8003094:	6e89      	ldr	r1, [r1, #104]	; 0x68
 8003096:	fb01 f303 	mul.w	r3, r1, r3
 800309a:	009b      	lsls	r3, r3, #2
 800309c:	441a      	add	r2, r3
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030aa:	4a04      	ldr	r2, [pc, #16]	; (80030bc <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d915      	bls.n	80030dc <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 80030b0:	e006      	b.n	80030c0 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 80030b2:	bf00      	nop
 80030b4:	ffff0003 	.word	0xffff0003
 80030b8:	10002b00 	.word	0x10002b00
 80030bc:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80030c6:	f043 0220 	orr.w	r2, r3, #32
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2203      	movs	r2, #3
 80030d4:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    return HAL_ERROR;
 80030d8:	2301      	movs	r3, #1
 80030da:	e010      	b.n	80030fe <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80030e0:	60fb      	str	r3, [r7, #12]
 80030e2:	e005      	b.n	80030f0 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	2200      	movs	r2, #0
 80030e8:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	3304      	adds	r3, #4
 80030ee:	60fb      	str	r3, [r7, #12]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030f6:	68fa      	ldr	r2, [r7, #12]
 80030f8:	429a      	cmp	r2, r3
 80030fa:	d3f3      	bcc.n	80030e4 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 80030fc:	2300      	movs	r3, #0
}
 80030fe:	4618      	mov	r0, r3
 8003100:	3714      	adds	r7, #20
 8003102:	46bd      	mov	sp, r7
 8003104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003108:	4770      	bx	lr
 800310a:	bf00      	nop

0800310c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800310c:	b480      	push	{r7}
 800310e:	b089      	sub	sp, #36	; 0x24
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
 8003114:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003116:	2300      	movs	r3, #0
 8003118:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800311a:	4b89      	ldr	r3, [pc, #548]	; (8003340 <HAL_GPIO_Init+0x234>)
 800311c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800311e:	e194      	b.n	800344a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	681a      	ldr	r2, [r3, #0]
 8003124:	2101      	movs	r1, #1
 8003126:	69fb      	ldr	r3, [r7, #28]
 8003128:	fa01 f303 	lsl.w	r3, r1, r3
 800312c:	4013      	ands	r3, r2
 800312e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003130:	693b      	ldr	r3, [r7, #16]
 8003132:	2b00      	cmp	r3, #0
 8003134:	f000 8186 	beq.w	8003444 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	f003 0303 	and.w	r3, r3, #3
 8003140:	2b01      	cmp	r3, #1
 8003142:	d005      	beq.n	8003150 <HAL_GPIO_Init+0x44>
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	f003 0303 	and.w	r3, r3, #3
 800314c:	2b02      	cmp	r3, #2
 800314e:	d130      	bne.n	80031b2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	689b      	ldr	r3, [r3, #8]
 8003154:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003156:	69fb      	ldr	r3, [r7, #28]
 8003158:	005b      	lsls	r3, r3, #1
 800315a:	2203      	movs	r2, #3
 800315c:	fa02 f303 	lsl.w	r3, r2, r3
 8003160:	43db      	mvns	r3, r3
 8003162:	69ba      	ldr	r2, [r7, #24]
 8003164:	4013      	ands	r3, r2
 8003166:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	68da      	ldr	r2, [r3, #12]
 800316c:	69fb      	ldr	r3, [r7, #28]
 800316e:	005b      	lsls	r3, r3, #1
 8003170:	fa02 f303 	lsl.w	r3, r2, r3
 8003174:	69ba      	ldr	r2, [r7, #24]
 8003176:	4313      	orrs	r3, r2
 8003178:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	69ba      	ldr	r2, [r7, #24]
 800317e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	685b      	ldr	r3, [r3, #4]
 8003184:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003186:	2201      	movs	r2, #1
 8003188:	69fb      	ldr	r3, [r7, #28]
 800318a:	fa02 f303 	lsl.w	r3, r2, r3
 800318e:	43db      	mvns	r3, r3
 8003190:	69ba      	ldr	r2, [r7, #24]
 8003192:	4013      	ands	r3, r2
 8003194:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	091b      	lsrs	r3, r3, #4
 800319c:	f003 0201 	and.w	r2, r3, #1
 80031a0:	69fb      	ldr	r3, [r7, #28]
 80031a2:	fa02 f303 	lsl.w	r3, r2, r3
 80031a6:	69ba      	ldr	r2, [r7, #24]
 80031a8:	4313      	orrs	r3, r2
 80031aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	69ba      	ldr	r2, [r7, #24]
 80031b0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	f003 0303 	and.w	r3, r3, #3
 80031ba:	2b03      	cmp	r3, #3
 80031bc:	d017      	beq.n	80031ee <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	68db      	ldr	r3, [r3, #12]
 80031c2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80031c4:	69fb      	ldr	r3, [r7, #28]
 80031c6:	005b      	lsls	r3, r3, #1
 80031c8:	2203      	movs	r2, #3
 80031ca:	fa02 f303 	lsl.w	r3, r2, r3
 80031ce:	43db      	mvns	r3, r3
 80031d0:	69ba      	ldr	r2, [r7, #24]
 80031d2:	4013      	ands	r3, r2
 80031d4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	689a      	ldr	r2, [r3, #8]
 80031da:	69fb      	ldr	r3, [r7, #28]
 80031dc:	005b      	lsls	r3, r3, #1
 80031de:	fa02 f303 	lsl.w	r3, r2, r3
 80031e2:	69ba      	ldr	r2, [r7, #24]
 80031e4:	4313      	orrs	r3, r2
 80031e6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	69ba      	ldr	r2, [r7, #24]
 80031ec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	685b      	ldr	r3, [r3, #4]
 80031f2:	f003 0303 	and.w	r3, r3, #3
 80031f6:	2b02      	cmp	r3, #2
 80031f8:	d123      	bne.n	8003242 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80031fa:	69fb      	ldr	r3, [r7, #28]
 80031fc:	08da      	lsrs	r2, r3, #3
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	3208      	adds	r2, #8
 8003202:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003206:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003208:	69fb      	ldr	r3, [r7, #28]
 800320a:	f003 0307 	and.w	r3, r3, #7
 800320e:	009b      	lsls	r3, r3, #2
 8003210:	220f      	movs	r2, #15
 8003212:	fa02 f303 	lsl.w	r3, r2, r3
 8003216:	43db      	mvns	r3, r3
 8003218:	69ba      	ldr	r2, [r7, #24]
 800321a:	4013      	ands	r3, r2
 800321c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	691a      	ldr	r2, [r3, #16]
 8003222:	69fb      	ldr	r3, [r7, #28]
 8003224:	f003 0307 	and.w	r3, r3, #7
 8003228:	009b      	lsls	r3, r3, #2
 800322a:	fa02 f303 	lsl.w	r3, r2, r3
 800322e:	69ba      	ldr	r2, [r7, #24]
 8003230:	4313      	orrs	r3, r2
 8003232:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003234:	69fb      	ldr	r3, [r7, #28]
 8003236:	08da      	lsrs	r2, r3, #3
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	3208      	adds	r2, #8
 800323c:	69b9      	ldr	r1, [r7, #24]
 800323e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003248:	69fb      	ldr	r3, [r7, #28]
 800324a:	005b      	lsls	r3, r3, #1
 800324c:	2203      	movs	r2, #3
 800324e:	fa02 f303 	lsl.w	r3, r2, r3
 8003252:	43db      	mvns	r3, r3
 8003254:	69ba      	ldr	r2, [r7, #24]
 8003256:	4013      	ands	r3, r2
 8003258:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	f003 0203 	and.w	r2, r3, #3
 8003262:	69fb      	ldr	r3, [r7, #28]
 8003264:	005b      	lsls	r3, r3, #1
 8003266:	fa02 f303 	lsl.w	r3, r2, r3
 800326a:	69ba      	ldr	r2, [r7, #24]
 800326c:	4313      	orrs	r3, r2
 800326e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	69ba      	ldr	r2, [r7, #24]
 8003274:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800327e:	2b00      	cmp	r3, #0
 8003280:	f000 80e0 	beq.w	8003444 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003284:	4b2f      	ldr	r3, [pc, #188]	; (8003344 <HAL_GPIO_Init+0x238>)
 8003286:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800328a:	4a2e      	ldr	r2, [pc, #184]	; (8003344 <HAL_GPIO_Init+0x238>)
 800328c:	f043 0302 	orr.w	r3, r3, #2
 8003290:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 8003294:	4b2b      	ldr	r3, [pc, #172]	; (8003344 <HAL_GPIO_Init+0x238>)
 8003296:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800329a:	f003 0302 	and.w	r3, r3, #2
 800329e:	60fb      	str	r3, [r7, #12]
 80032a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80032a2:	4a29      	ldr	r2, [pc, #164]	; (8003348 <HAL_GPIO_Init+0x23c>)
 80032a4:	69fb      	ldr	r3, [r7, #28]
 80032a6:	089b      	lsrs	r3, r3, #2
 80032a8:	3302      	adds	r3, #2
 80032aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80032b0:	69fb      	ldr	r3, [r7, #28]
 80032b2:	f003 0303 	and.w	r3, r3, #3
 80032b6:	009b      	lsls	r3, r3, #2
 80032b8:	220f      	movs	r2, #15
 80032ba:	fa02 f303 	lsl.w	r3, r2, r3
 80032be:	43db      	mvns	r3, r3
 80032c0:	69ba      	ldr	r2, [r7, #24]
 80032c2:	4013      	ands	r3, r2
 80032c4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	4a20      	ldr	r2, [pc, #128]	; (800334c <HAL_GPIO_Init+0x240>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d052      	beq.n	8003374 <HAL_GPIO_Init+0x268>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	4a1f      	ldr	r2, [pc, #124]	; (8003350 <HAL_GPIO_Init+0x244>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d031      	beq.n	800333a <HAL_GPIO_Init+0x22e>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	4a1e      	ldr	r2, [pc, #120]	; (8003354 <HAL_GPIO_Init+0x248>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d02b      	beq.n	8003336 <HAL_GPIO_Init+0x22a>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	4a1d      	ldr	r2, [pc, #116]	; (8003358 <HAL_GPIO_Init+0x24c>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d025      	beq.n	8003332 <HAL_GPIO_Init+0x226>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	4a1c      	ldr	r2, [pc, #112]	; (800335c <HAL_GPIO_Init+0x250>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d01f      	beq.n	800332e <HAL_GPIO_Init+0x222>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	4a1b      	ldr	r2, [pc, #108]	; (8003360 <HAL_GPIO_Init+0x254>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d019      	beq.n	800332a <HAL_GPIO_Init+0x21e>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	4a1a      	ldr	r2, [pc, #104]	; (8003364 <HAL_GPIO_Init+0x258>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d013      	beq.n	8003326 <HAL_GPIO_Init+0x21a>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	4a19      	ldr	r2, [pc, #100]	; (8003368 <HAL_GPIO_Init+0x25c>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d00d      	beq.n	8003322 <HAL_GPIO_Init+0x216>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	4a18      	ldr	r2, [pc, #96]	; (800336c <HAL_GPIO_Init+0x260>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d007      	beq.n	800331e <HAL_GPIO_Init+0x212>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	4a17      	ldr	r2, [pc, #92]	; (8003370 <HAL_GPIO_Init+0x264>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d101      	bne.n	800331a <HAL_GPIO_Init+0x20e>
 8003316:	2309      	movs	r3, #9
 8003318:	e02d      	b.n	8003376 <HAL_GPIO_Init+0x26a>
 800331a:	230a      	movs	r3, #10
 800331c:	e02b      	b.n	8003376 <HAL_GPIO_Init+0x26a>
 800331e:	2308      	movs	r3, #8
 8003320:	e029      	b.n	8003376 <HAL_GPIO_Init+0x26a>
 8003322:	2307      	movs	r3, #7
 8003324:	e027      	b.n	8003376 <HAL_GPIO_Init+0x26a>
 8003326:	2306      	movs	r3, #6
 8003328:	e025      	b.n	8003376 <HAL_GPIO_Init+0x26a>
 800332a:	2305      	movs	r3, #5
 800332c:	e023      	b.n	8003376 <HAL_GPIO_Init+0x26a>
 800332e:	2304      	movs	r3, #4
 8003330:	e021      	b.n	8003376 <HAL_GPIO_Init+0x26a>
 8003332:	2303      	movs	r3, #3
 8003334:	e01f      	b.n	8003376 <HAL_GPIO_Init+0x26a>
 8003336:	2302      	movs	r3, #2
 8003338:	e01d      	b.n	8003376 <HAL_GPIO_Init+0x26a>
 800333a:	2301      	movs	r3, #1
 800333c:	e01b      	b.n	8003376 <HAL_GPIO_Init+0x26a>
 800333e:	bf00      	nop
 8003340:	58000080 	.word	0x58000080
 8003344:	58024400 	.word	0x58024400
 8003348:	58000400 	.word	0x58000400
 800334c:	58020000 	.word	0x58020000
 8003350:	58020400 	.word	0x58020400
 8003354:	58020800 	.word	0x58020800
 8003358:	58020c00 	.word	0x58020c00
 800335c:	58021000 	.word	0x58021000
 8003360:	58021400 	.word	0x58021400
 8003364:	58021800 	.word	0x58021800
 8003368:	58021c00 	.word	0x58021c00
 800336c:	58022000 	.word	0x58022000
 8003370:	58022400 	.word	0x58022400
 8003374:	2300      	movs	r3, #0
 8003376:	69fa      	ldr	r2, [r7, #28]
 8003378:	f002 0203 	and.w	r2, r2, #3
 800337c:	0092      	lsls	r2, r2, #2
 800337e:	4093      	lsls	r3, r2
 8003380:	69ba      	ldr	r2, [r7, #24]
 8003382:	4313      	orrs	r3, r2
 8003384:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003386:	4938      	ldr	r1, [pc, #224]	; (8003468 <HAL_GPIO_Init+0x35c>)
 8003388:	69fb      	ldr	r3, [r7, #28]
 800338a:	089b      	lsrs	r3, r3, #2
 800338c:	3302      	adds	r3, #2
 800338e:	69ba      	ldr	r2, [r7, #24]
 8003390:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003394:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800339c:	693b      	ldr	r3, [r7, #16]
 800339e:	43db      	mvns	r3, r3
 80033a0:	69ba      	ldr	r2, [r7, #24]
 80033a2:	4013      	ands	r3, r2
 80033a4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d003      	beq.n	80033ba <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80033b2:	69ba      	ldr	r2, [r7, #24]
 80033b4:	693b      	ldr	r3, [r7, #16]
 80033b6:	4313      	orrs	r3, r2
 80033b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80033ba:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80033be:	69bb      	ldr	r3, [r7, #24]
 80033c0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80033c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80033ca:	693b      	ldr	r3, [r7, #16]
 80033cc:	43db      	mvns	r3, r3
 80033ce:	69ba      	ldr	r2, [r7, #24]
 80033d0:	4013      	ands	r3, r2
 80033d2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d003      	beq.n	80033e8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80033e0:	69ba      	ldr	r2, [r7, #24]
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	4313      	orrs	r3, r2
 80033e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80033e8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80033ec:	69bb      	ldr	r3, [r7, #24]
 80033ee:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80033f0:	697b      	ldr	r3, [r7, #20]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80033f6:	693b      	ldr	r3, [r7, #16]
 80033f8:	43db      	mvns	r3, r3
 80033fa:	69ba      	ldr	r2, [r7, #24]
 80033fc:	4013      	ands	r3, r2
 80033fe:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003408:	2b00      	cmp	r3, #0
 800340a:	d003      	beq.n	8003414 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800340c:	69ba      	ldr	r2, [r7, #24]
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	4313      	orrs	r3, r2
 8003412:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003414:	697b      	ldr	r3, [r7, #20]
 8003416:	69ba      	ldr	r2, [r7, #24]
 8003418:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800341a:	697b      	ldr	r3, [r7, #20]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003420:	693b      	ldr	r3, [r7, #16]
 8003422:	43db      	mvns	r3, r3
 8003424:	69ba      	ldr	r2, [r7, #24]
 8003426:	4013      	ands	r3, r2
 8003428:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003432:	2b00      	cmp	r3, #0
 8003434:	d003      	beq.n	800343e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8003436:	69ba      	ldr	r2, [r7, #24]
 8003438:	693b      	ldr	r3, [r7, #16]
 800343a:	4313      	orrs	r3, r2
 800343c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800343e:	697b      	ldr	r3, [r7, #20]
 8003440:	69ba      	ldr	r2, [r7, #24]
 8003442:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003444:	69fb      	ldr	r3, [r7, #28]
 8003446:	3301      	adds	r3, #1
 8003448:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	681a      	ldr	r2, [r3, #0]
 800344e:	69fb      	ldr	r3, [r7, #28]
 8003450:	fa22 f303 	lsr.w	r3, r2, r3
 8003454:	2b00      	cmp	r3, #0
 8003456:	f47f ae63 	bne.w	8003120 <HAL_GPIO_Init+0x14>
  }
}
 800345a:	bf00      	nop
 800345c:	bf00      	nop
 800345e:	3724      	adds	r7, #36	; 0x24
 8003460:	46bd      	mov	sp, r7
 8003462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003466:	4770      	bx	lr
 8003468:	58000400 	.word	0x58000400

0800346c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800346c:	b480      	push	{r7}
 800346e:	b083      	sub	sp, #12
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
 8003474:	460b      	mov	r3, r1
 8003476:	807b      	strh	r3, [r7, #2]
 8003478:	4613      	mov	r3, r2
 800347a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800347c:	787b      	ldrb	r3, [r7, #1]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d003      	beq.n	800348a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003482:	887a      	ldrh	r2, [r7, #2]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003488:	e003      	b.n	8003492 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800348a:	887b      	ldrh	r3, [r7, #2]
 800348c:	041a      	lsls	r2, r3, #16
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	619a      	str	r2, [r3, #24]
}
 8003492:	bf00      	nop
 8003494:	370c      	adds	r7, #12
 8003496:	46bd      	mov	sp, r7
 8003498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349c:	4770      	bx	lr

0800349e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800349e:	b480      	push	{r7}
 80034a0:	b085      	sub	sp, #20
 80034a2:	af00      	add	r7, sp, #0
 80034a4:	6078      	str	r0, [r7, #4]
 80034a6:	460b      	mov	r3, r1
 80034a8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	695b      	ldr	r3, [r3, #20]
 80034ae:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80034b0:	887a      	ldrh	r2, [r7, #2]
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	4013      	ands	r3, r2
 80034b6:	041a      	lsls	r2, r3, #16
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	43d9      	mvns	r1, r3
 80034bc:	887b      	ldrh	r3, [r7, #2]
 80034be:	400b      	ands	r3, r1
 80034c0:	431a      	orrs	r2, r3
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	619a      	str	r2, [r3, #24]
}
 80034c6:	bf00      	nop
 80034c8:	3714      	adds	r7, #20
 80034ca:	46bd      	mov	sp, r7
 80034cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d0:	4770      	bx	lr

080034d2 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80034d2:	b580      	push	{r7, lr}
 80034d4:	b082      	sub	sp, #8
 80034d6:	af00      	add	r7, sp, #0
 80034d8:	4603      	mov	r3, r0
 80034da:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 80034dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80034e0:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80034e4:	88fb      	ldrh	r3, [r7, #6]
 80034e6:	4013      	ands	r3, r2
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d008      	beq.n	80034fe <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80034ec:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80034f0:	88fb      	ldrh	r3, [r7, #6]
 80034f2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80034f6:	88fb      	ldrh	r3, [r7, #6]
 80034f8:	4618      	mov	r0, r3
 80034fa:	f7fd fa19 	bl	8000930 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 80034fe:	bf00      	nop
 8003500:	3708      	adds	r7, #8
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}
	...

08003508 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b082      	sub	sp, #8
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d101      	bne.n	800351a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003516:	2301      	movs	r3, #1
 8003518:	e07f      	b.n	800361a <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003520:	b2db      	uxtb	r3, r3
 8003522:	2b00      	cmp	r3, #0
 8003524:	d106      	bne.n	8003534 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2200      	movs	r2, #0
 800352a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800352e:	6878      	ldr	r0, [r7, #4]
 8003530:	f7fd fc68 	bl	8000e04 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2224      	movs	r2, #36	; 0x24
 8003538:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f022 0201 	bic.w	r2, r2, #1
 800354a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	685a      	ldr	r2, [r3, #4]
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003558:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	689a      	ldr	r2, [r3, #8]
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003568:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	68db      	ldr	r3, [r3, #12]
 800356e:	2b01      	cmp	r3, #1
 8003570:	d107      	bne.n	8003582 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	689a      	ldr	r2, [r3, #8]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800357e:	609a      	str	r2, [r3, #8]
 8003580:	e006      	b.n	8003590 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	689a      	ldr	r2, [r3, #8]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800358e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	68db      	ldr	r3, [r3, #12]
 8003594:	2b02      	cmp	r3, #2
 8003596:	d104      	bne.n	80035a2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80035a0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	6859      	ldr	r1, [r3, #4]
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	4b1d      	ldr	r3, [pc, #116]	; (8003624 <HAL_I2C_Init+0x11c>)
 80035ae:	430b      	orrs	r3, r1
 80035b0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	68da      	ldr	r2, [r3, #12]
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80035c0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	691a      	ldr	r2, [r3, #16]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	695b      	ldr	r3, [r3, #20]
 80035ca:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	699b      	ldr	r3, [r3, #24]
 80035d2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	430a      	orrs	r2, r1
 80035da:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	69d9      	ldr	r1, [r3, #28]
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6a1a      	ldr	r2, [r3, #32]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	430a      	orrs	r2, r1
 80035ea:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	681a      	ldr	r2, [r3, #0]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f042 0201 	orr.w	r2, r2, #1
 80035fa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2200      	movs	r2, #0
 8003600:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2220      	movs	r2, #32
 8003606:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2200      	movs	r2, #0
 800360e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2200      	movs	r2, #0
 8003614:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003618:	2300      	movs	r3, #0
}
 800361a:	4618      	mov	r0, r3
 800361c:	3708      	adds	r7, #8
 800361e:	46bd      	mov	sp, r7
 8003620:	bd80      	pop	{r7, pc}
 8003622:	bf00      	nop
 8003624:	02008000 	.word	0x02008000

08003628 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b088      	sub	sp, #32
 800362c:	af02      	add	r7, sp, #8
 800362e:	60f8      	str	r0, [r7, #12]
 8003630:	607a      	str	r2, [r7, #4]
 8003632:	461a      	mov	r2, r3
 8003634:	460b      	mov	r3, r1
 8003636:	817b      	strh	r3, [r7, #10]
 8003638:	4613      	mov	r3, r2
 800363a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003642:	b2db      	uxtb	r3, r3
 8003644:	2b20      	cmp	r3, #32
 8003646:	f040 80da 	bne.w	80037fe <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003650:	2b01      	cmp	r3, #1
 8003652:	d101      	bne.n	8003658 <HAL_I2C_Master_Transmit+0x30>
 8003654:	2302      	movs	r3, #2
 8003656:	e0d3      	b.n	8003800 <HAL_I2C_Master_Transmit+0x1d8>
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	2201      	movs	r2, #1
 800365c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003660:	f7fe fb1c 	bl	8001c9c <HAL_GetTick>
 8003664:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003666:	697b      	ldr	r3, [r7, #20]
 8003668:	9300      	str	r3, [sp, #0]
 800366a:	2319      	movs	r3, #25
 800366c:	2201      	movs	r2, #1
 800366e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003672:	68f8      	ldr	r0, [r7, #12]
 8003674:	f000 f9e6 	bl	8003a44 <I2C_WaitOnFlagUntilTimeout>
 8003678:	4603      	mov	r3, r0
 800367a:	2b00      	cmp	r3, #0
 800367c:	d001      	beq.n	8003682 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	e0be      	b.n	8003800 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	2221      	movs	r2, #33	; 0x21
 8003686:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	2210      	movs	r2, #16
 800368e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	2200      	movs	r2, #0
 8003696:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	687a      	ldr	r2, [r7, #4]
 800369c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	893a      	ldrh	r2, [r7, #8]
 80036a2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	2200      	movs	r2, #0
 80036a8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036ae:	b29b      	uxth	r3, r3
 80036b0:	2bff      	cmp	r3, #255	; 0xff
 80036b2:	d90e      	bls.n	80036d2 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	22ff      	movs	r2, #255	; 0xff
 80036b8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036be:	b2da      	uxtb	r2, r3
 80036c0:	8979      	ldrh	r1, [r7, #10]
 80036c2:	4b51      	ldr	r3, [pc, #324]	; (8003808 <HAL_I2C_Master_Transmit+0x1e0>)
 80036c4:	9300      	str	r3, [sp, #0]
 80036c6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80036ca:	68f8      	ldr	r0, [r7, #12]
 80036cc:	f000 fbdc 	bl	8003e88 <I2C_TransferConfig>
 80036d0:	e06c      	b.n	80037ac <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036d6:	b29a      	uxth	r2, r3
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036e0:	b2da      	uxtb	r2, r3
 80036e2:	8979      	ldrh	r1, [r7, #10]
 80036e4:	4b48      	ldr	r3, [pc, #288]	; (8003808 <HAL_I2C_Master_Transmit+0x1e0>)
 80036e6:	9300      	str	r3, [sp, #0]
 80036e8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80036ec:	68f8      	ldr	r0, [r7, #12]
 80036ee:	f000 fbcb 	bl	8003e88 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80036f2:	e05b      	b.n	80037ac <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036f4:	697a      	ldr	r2, [r7, #20]
 80036f6:	6a39      	ldr	r1, [r7, #32]
 80036f8:	68f8      	ldr	r0, [r7, #12]
 80036fa:	f000 f9e3 	bl	8003ac4 <I2C_WaitOnTXISFlagUntilTimeout>
 80036fe:	4603      	mov	r3, r0
 8003700:	2b00      	cmp	r3, #0
 8003702:	d001      	beq.n	8003708 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8003704:	2301      	movs	r3, #1
 8003706:	e07b      	b.n	8003800 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800370c:	781a      	ldrb	r2, [r3, #0]
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003718:	1c5a      	adds	r2, r3, #1
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003722:	b29b      	uxth	r3, r3
 8003724:	3b01      	subs	r3, #1
 8003726:	b29a      	uxth	r2, r3
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003730:	3b01      	subs	r3, #1
 8003732:	b29a      	uxth	r2, r3
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800373c:	b29b      	uxth	r3, r3
 800373e:	2b00      	cmp	r3, #0
 8003740:	d034      	beq.n	80037ac <HAL_I2C_Master_Transmit+0x184>
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003746:	2b00      	cmp	r3, #0
 8003748:	d130      	bne.n	80037ac <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	9300      	str	r3, [sp, #0]
 800374e:	6a3b      	ldr	r3, [r7, #32]
 8003750:	2200      	movs	r2, #0
 8003752:	2180      	movs	r1, #128	; 0x80
 8003754:	68f8      	ldr	r0, [r7, #12]
 8003756:	f000 f975 	bl	8003a44 <I2C_WaitOnFlagUntilTimeout>
 800375a:	4603      	mov	r3, r0
 800375c:	2b00      	cmp	r3, #0
 800375e:	d001      	beq.n	8003764 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8003760:	2301      	movs	r3, #1
 8003762:	e04d      	b.n	8003800 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003768:	b29b      	uxth	r3, r3
 800376a:	2bff      	cmp	r3, #255	; 0xff
 800376c:	d90e      	bls.n	800378c <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	22ff      	movs	r2, #255	; 0xff
 8003772:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003778:	b2da      	uxtb	r2, r3
 800377a:	8979      	ldrh	r1, [r7, #10]
 800377c:	2300      	movs	r3, #0
 800377e:	9300      	str	r3, [sp, #0]
 8003780:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003784:	68f8      	ldr	r0, [r7, #12]
 8003786:	f000 fb7f 	bl	8003e88 <I2C_TransferConfig>
 800378a:	e00f      	b.n	80037ac <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003790:	b29a      	uxth	r2, r3
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800379a:	b2da      	uxtb	r2, r3
 800379c:	8979      	ldrh	r1, [r7, #10]
 800379e:	2300      	movs	r3, #0
 80037a0:	9300      	str	r3, [sp, #0]
 80037a2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80037a6:	68f8      	ldr	r0, [r7, #12]
 80037a8:	f000 fb6e 	bl	8003e88 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037b0:	b29b      	uxth	r3, r3
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d19e      	bne.n	80036f4 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037b6:	697a      	ldr	r2, [r7, #20]
 80037b8:	6a39      	ldr	r1, [r7, #32]
 80037ba:	68f8      	ldr	r0, [r7, #12]
 80037bc:	f000 f9c2 	bl	8003b44 <I2C_WaitOnSTOPFlagUntilTimeout>
 80037c0:	4603      	mov	r3, r0
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d001      	beq.n	80037ca <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	e01a      	b.n	8003800 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	2220      	movs	r2, #32
 80037d0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	6859      	ldr	r1, [r3, #4]
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681a      	ldr	r2, [r3, #0]
 80037dc:	4b0b      	ldr	r3, [pc, #44]	; (800380c <HAL_I2C_Master_Transmit+0x1e4>)
 80037de:	400b      	ands	r3, r1
 80037e0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	2220      	movs	r2, #32
 80037e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	2200      	movs	r2, #0
 80037ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	2200      	movs	r2, #0
 80037f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80037fa:	2300      	movs	r3, #0
 80037fc:	e000      	b.n	8003800 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80037fe:	2302      	movs	r3, #2
  }
}
 8003800:	4618      	mov	r0, r3
 8003802:	3718      	adds	r7, #24
 8003804:	46bd      	mov	sp, r7
 8003806:	bd80      	pop	{r7, pc}
 8003808:	80002000 	.word	0x80002000
 800380c:	fe00e800 	.word	0xfe00e800

08003810 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b088      	sub	sp, #32
 8003814:	af02      	add	r7, sp, #8
 8003816:	60f8      	str	r0, [r7, #12]
 8003818:	607a      	str	r2, [r7, #4]
 800381a:	461a      	mov	r2, r3
 800381c:	460b      	mov	r3, r1
 800381e:	817b      	strh	r3, [r7, #10]
 8003820:	4613      	mov	r3, r2
 8003822:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800382a:	b2db      	uxtb	r3, r3
 800382c:	2b20      	cmp	r3, #32
 800382e:	f040 80db 	bne.w	80039e8 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003838:	2b01      	cmp	r3, #1
 800383a:	d101      	bne.n	8003840 <HAL_I2C_Master_Receive+0x30>
 800383c:	2302      	movs	r3, #2
 800383e:	e0d4      	b.n	80039ea <HAL_I2C_Master_Receive+0x1da>
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	2201      	movs	r2, #1
 8003844:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003848:	f7fe fa28 	bl	8001c9c <HAL_GetTick>
 800384c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	9300      	str	r3, [sp, #0]
 8003852:	2319      	movs	r3, #25
 8003854:	2201      	movs	r2, #1
 8003856:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800385a:	68f8      	ldr	r0, [r7, #12]
 800385c:	f000 f8f2 	bl	8003a44 <I2C_WaitOnFlagUntilTimeout>
 8003860:	4603      	mov	r3, r0
 8003862:	2b00      	cmp	r3, #0
 8003864:	d001      	beq.n	800386a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8003866:	2301      	movs	r3, #1
 8003868:	e0bf      	b.n	80039ea <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	2222      	movs	r2, #34	; 0x22
 800386e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	2210      	movs	r2, #16
 8003876:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	2200      	movs	r2, #0
 800387e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	687a      	ldr	r2, [r7, #4]
 8003884:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	893a      	ldrh	r2, [r7, #8]
 800388a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	2200      	movs	r2, #0
 8003890:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003896:	b29b      	uxth	r3, r3
 8003898:	2bff      	cmp	r3, #255	; 0xff
 800389a:	d90e      	bls.n	80038ba <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	22ff      	movs	r2, #255	; 0xff
 80038a0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038a6:	b2da      	uxtb	r2, r3
 80038a8:	8979      	ldrh	r1, [r7, #10]
 80038aa:	4b52      	ldr	r3, [pc, #328]	; (80039f4 <HAL_I2C_Master_Receive+0x1e4>)
 80038ac:	9300      	str	r3, [sp, #0]
 80038ae:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80038b2:	68f8      	ldr	r0, [r7, #12]
 80038b4:	f000 fae8 	bl	8003e88 <I2C_TransferConfig>
 80038b8:	e06d      	b.n	8003996 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038be:	b29a      	uxth	r2, r3
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038c8:	b2da      	uxtb	r2, r3
 80038ca:	8979      	ldrh	r1, [r7, #10]
 80038cc:	4b49      	ldr	r3, [pc, #292]	; (80039f4 <HAL_I2C_Master_Receive+0x1e4>)
 80038ce:	9300      	str	r3, [sp, #0]
 80038d0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80038d4:	68f8      	ldr	r0, [r7, #12]
 80038d6:	f000 fad7 	bl	8003e88 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80038da:	e05c      	b.n	8003996 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038dc:	697a      	ldr	r2, [r7, #20]
 80038de:	6a39      	ldr	r1, [r7, #32]
 80038e0:	68f8      	ldr	r0, [r7, #12]
 80038e2:	f000 f96b 	bl	8003bbc <I2C_WaitOnRXNEFlagUntilTimeout>
 80038e6:	4603      	mov	r3, r0
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d001      	beq.n	80038f0 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80038ec:	2301      	movs	r3, #1
 80038ee:	e07c      	b.n	80039ea <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038fa:	b2d2      	uxtb	r2, r2
 80038fc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003902:	1c5a      	adds	r2, r3, #1
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800390c:	3b01      	subs	r3, #1
 800390e:	b29a      	uxth	r2, r3
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003918:	b29b      	uxth	r3, r3
 800391a:	3b01      	subs	r3, #1
 800391c:	b29a      	uxth	r2, r3
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003926:	b29b      	uxth	r3, r3
 8003928:	2b00      	cmp	r3, #0
 800392a:	d034      	beq.n	8003996 <HAL_I2C_Master_Receive+0x186>
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003930:	2b00      	cmp	r3, #0
 8003932:	d130      	bne.n	8003996 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003934:	697b      	ldr	r3, [r7, #20]
 8003936:	9300      	str	r3, [sp, #0]
 8003938:	6a3b      	ldr	r3, [r7, #32]
 800393a:	2200      	movs	r2, #0
 800393c:	2180      	movs	r1, #128	; 0x80
 800393e:	68f8      	ldr	r0, [r7, #12]
 8003940:	f000 f880 	bl	8003a44 <I2C_WaitOnFlagUntilTimeout>
 8003944:	4603      	mov	r3, r0
 8003946:	2b00      	cmp	r3, #0
 8003948:	d001      	beq.n	800394e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	e04d      	b.n	80039ea <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003952:	b29b      	uxth	r3, r3
 8003954:	2bff      	cmp	r3, #255	; 0xff
 8003956:	d90e      	bls.n	8003976 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	22ff      	movs	r2, #255	; 0xff
 800395c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003962:	b2da      	uxtb	r2, r3
 8003964:	8979      	ldrh	r1, [r7, #10]
 8003966:	2300      	movs	r3, #0
 8003968:	9300      	str	r3, [sp, #0]
 800396a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800396e:	68f8      	ldr	r0, [r7, #12]
 8003970:	f000 fa8a 	bl	8003e88 <I2C_TransferConfig>
 8003974:	e00f      	b.n	8003996 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800397a:	b29a      	uxth	r2, r3
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003984:	b2da      	uxtb	r2, r3
 8003986:	8979      	ldrh	r1, [r7, #10]
 8003988:	2300      	movs	r3, #0
 800398a:	9300      	str	r3, [sp, #0]
 800398c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003990:	68f8      	ldr	r0, [r7, #12]
 8003992:	f000 fa79 	bl	8003e88 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800399a:	b29b      	uxth	r3, r3
 800399c:	2b00      	cmp	r3, #0
 800399e:	d19d      	bne.n	80038dc <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039a0:	697a      	ldr	r2, [r7, #20]
 80039a2:	6a39      	ldr	r1, [r7, #32]
 80039a4:	68f8      	ldr	r0, [r7, #12]
 80039a6:	f000 f8cd 	bl	8003b44 <I2C_WaitOnSTOPFlagUntilTimeout>
 80039aa:	4603      	mov	r3, r0
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d001      	beq.n	80039b4 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80039b0:	2301      	movs	r3, #1
 80039b2:	e01a      	b.n	80039ea <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	2220      	movs	r2, #32
 80039ba:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	6859      	ldr	r1, [r3, #4]
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681a      	ldr	r2, [r3, #0]
 80039c6:	4b0c      	ldr	r3, [pc, #48]	; (80039f8 <HAL_I2C_Master_Receive+0x1e8>)
 80039c8:	400b      	ands	r3, r1
 80039ca:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	2220      	movs	r2, #32
 80039d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	2200      	movs	r2, #0
 80039d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	2200      	movs	r2, #0
 80039e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80039e4:	2300      	movs	r3, #0
 80039e6:	e000      	b.n	80039ea <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80039e8:	2302      	movs	r3, #2
  }
}
 80039ea:	4618      	mov	r0, r3
 80039ec:	3718      	adds	r7, #24
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	bf00      	nop
 80039f4:	80002400 	.word	0x80002400
 80039f8:	fe00e800 	.word	0xfe00e800

080039fc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80039fc:	b480      	push	{r7}
 80039fe:	b083      	sub	sp, #12
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	699b      	ldr	r3, [r3, #24]
 8003a0a:	f003 0302 	and.w	r3, r3, #2
 8003a0e:	2b02      	cmp	r3, #2
 8003a10:	d103      	bne.n	8003a1a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	2200      	movs	r2, #0
 8003a18:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	699b      	ldr	r3, [r3, #24]
 8003a20:	f003 0301 	and.w	r3, r3, #1
 8003a24:	2b01      	cmp	r3, #1
 8003a26:	d007      	beq.n	8003a38 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	699a      	ldr	r2, [r3, #24]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f042 0201 	orr.w	r2, r2, #1
 8003a36:	619a      	str	r2, [r3, #24]
  }
}
 8003a38:	bf00      	nop
 8003a3a:	370c      	adds	r7, #12
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a42:	4770      	bx	lr

08003a44 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b084      	sub	sp, #16
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	60f8      	str	r0, [r7, #12]
 8003a4c:	60b9      	str	r1, [r7, #8]
 8003a4e:	603b      	str	r3, [r7, #0]
 8003a50:	4613      	mov	r3, r2
 8003a52:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a54:	e022      	b.n	8003a9c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a5c:	d01e      	beq.n	8003a9c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a5e:	f7fe f91d 	bl	8001c9c <HAL_GetTick>
 8003a62:	4602      	mov	r2, r0
 8003a64:	69bb      	ldr	r3, [r7, #24]
 8003a66:	1ad3      	subs	r3, r2, r3
 8003a68:	683a      	ldr	r2, [r7, #0]
 8003a6a:	429a      	cmp	r2, r3
 8003a6c:	d302      	bcc.n	8003a74 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d113      	bne.n	8003a9c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a78:	f043 0220 	orr.w	r2, r3, #32
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	2220      	movs	r2, #32
 8003a84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2200      	movs	r2, #0
 8003a94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e00f      	b.n	8003abc <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	699a      	ldr	r2, [r3, #24]
 8003aa2:	68bb      	ldr	r3, [r7, #8]
 8003aa4:	4013      	ands	r3, r2
 8003aa6:	68ba      	ldr	r2, [r7, #8]
 8003aa8:	429a      	cmp	r2, r3
 8003aaa:	bf0c      	ite	eq
 8003aac:	2301      	moveq	r3, #1
 8003aae:	2300      	movne	r3, #0
 8003ab0:	b2db      	uxtb	r3, r3
 8003ab2:	461a      	mov	r2, r3
 8003ab4:	79fb      	ldrb	r3, [r7, #7]
 8003ab6:	429a      	cmp	r2, r3
 8003ab8:	d0cd      	beq.n	8003a56 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003aba:	2300      	movs	r3, #0
}
 8003abc:	4618      	mov	r0, r3
 8003abe:	3710      	adds	r7, #16
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bd80      	pop	{r7, pc}

08003ac4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b084      	sub	sp, #16
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	60f8      	str	r0, [r7, #12]
 8003acc:	60b9      	str	r1, [r7, #8]
 8003ace:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003ad0:	e02c      	b.n	8003b2c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ad2:	687a      	ldr	r2, [r7, #4]
 8003ad4:	68b9      	ldr	r1, [r7, #8]
 8003ad6:	68f8      	ldr	r0, [r7, #12]
 8003ad8:	f000 f8ea 	bl	8003cb0 <I2C_IsErrorOccurred>
 8003adc:	4603      	mov	r3, r0
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d001      	beq.n	8003ae6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	e02a      	b.n	8003b3c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ae6:	68bb      	ldr	r3, [r7, #8]
 8003ae8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003aec:	d01e      	beq.n	8003b2c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003aee:	f7fe f8d5 	bl	8001c9c <HAL_GetTick>
 8003af2:	4602      	mov	r2, r0
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	1ad3      	subs	r3, r2, r3
 8003af8:	68ba      	ldr	r2, [r7, #8]
 8003afa:	429a      	cmp	r2, r3
 8003afc:	d302      	bcc.n	8003b04 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d113      	bne.n	8003b2c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b08:	f043 0220 	orr.w	r2, r3, #32
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	2220      	movs	r2, #32
 8003b14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	2200      	movs	r2, #0
 8003b24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003b28:	2301      	movs	r3, #1
 8003b2a:	e007      	b.n	8003b3c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	699b      	ldr	r3, [r3, #24]
 8003b32:	f003 0302 	and.w	r3, r3, #2
 8003b36:	2b02      	cmp	r3, #2
 8003b38:	d1cb      	bne.n	8003ad2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003b3a:	2300      	movs	r3, #0
}
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	3710      	adds	r7, #16
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bd80      	pop	{r7, pc}

08003b44 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b084      	sub	sp, #16
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	60f8      	str	r0, [r7, #12]
 8003b4c:	60b9      	str	r1, [r7, #8]
 8003b4e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003b50:	e028      	b.n	8003ba4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b52:	687a      	ldr	r2, [r7, #4]
 8003b54:	68b9      	ldr	r1, [r7, #8]
 8003b56:	68f8      	ldr	r0, [r7, #12]
 8003b58:	f000 f8aa 	bl	8003cb0 <I2C_IsErrorOccurred>
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d001      	beq.n	8003b66 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	e026      	b.n	8003bb4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b66:	f7fe f899 	bl	8001c9c <HAL_GetTick>
 8003b6a:	4602      	mov	r2, r0
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	1ad3      	subs	r3, r2, r3
 8003b70:	68ba      	ldr	r2, [r7, #8]
 8003b72:	429a      	cmp	r2, r3
 8003b74:	d302      	bcc.n	8003b7c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003b76:	68bb      	ldr	r3, [r7, #8]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d113      	bne.n	8003ba4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b80:	f043 0220 	orr.w	r2, r3, #32
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	2220      	movs	r2, #32
 8003b8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	2200      	movs	r2, #0
 8003b94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	e007      	b.n	8003bb4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	699b      	ldr	r3, [r3, #24]
 8003baa:	f003 0320 	and.w	r3, r3, #32
 8003bae:	2b20      	cmp	r3, #32
 8003bb0:	d1cf      	bne.n	8003b52 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003bb2:	2300      	movs	r3, #0
}
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	3710      	adds	r7, #16
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	bd80      	pop	{r7, pc}

08003bbc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b084      	sub	sp, #16
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	60f8      	str	r0, [r7, #12]
 8003bc4:	60b9      	str	r1, [r7, #8]
 8003bc6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003bc8:	e064      	b.n	8003c94 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003bca:	687a      	ldr	r2, [r7, #4]
 8003bcc:	68b9      	ldr	r1, [r7, #8]
 8003bce:	68f8      	ldr	r0, [r7, #12]
 8003bd0:	f000 f86e 	bl	8003cb0 <I2C_IsErrorOccurred>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d001      	beq.n	8003bde <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e062      	b.n	8003ca4 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	699b      	ldr	r3, [r3, #24]
 8003be4:	f003 0320 	and.w	r3, r3, #32
 8003be8:	2b20      	cmp	r3, #32
 8003bea:	d138      	bne.n	8003c5e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	699b      	ldr	r3, [r3, #24]
 8003bf2:	f003 0304 	and.w	r3, r3, #4
 8003bf6:	2b04      	cmp	r3, #4
 8003bf8:	d105      	bne.n	8003c06 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d001      	beq.n	8003c06 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8003c02:	2300      	movs	r3, #0
 8003c04:	e04e      	b.n	8003ca4 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	699b      	ldr	r3, [r3, #24]
 8003c0c:	f003 0310 	and.w	r3, r3, #16
 8003c10:	2b10      	cmp	r3, #16
 8003c12:	d107      	bne.n	8003c24 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	2210      	movs	r2, #16
 8003c1a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	2204      	movs	r2, #4
 8003c20:	645a      	str	r2, [r3, #68]	; 0x44
 8003c22:	e002      	b.n	8003c2a <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	2200      	movs	r2, #0
 8003c28:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	2220      	movs	r2, #32
 8003c30:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	6859      	ldr	r1, [r3, #4]
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681a      	ldr	r2, [r3, #0]
 8003c3c:	4b1b      	ldr	r3, [pc, #108]	; (8003cac <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 8003c3e:	400b      	ands	r3, r1
 8003c40:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	2220      	movs	r2, #32
 8003c46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2200      	movs	r2, #0
 8003c56:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	e022      	b.n	8003ca4 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c5e:	f7fe f81d 	bl	8001c9c <HAL_GetTick>
 8003c62:	4602      	mov	r2, r0
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	1ad3      	subs	r3, r2, r3
 8003c68:	68ba      	ldr	r2, [r7, #8]
 8003c6a:	429a      	cmp	r2, r3
 8003c6c:	d302      	bcc.n	8003c74 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d10f      	bne.n	8003c94 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c78:	f043 0220 	orr.w	r2, r3, #32
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	2220      	movs	r2, #32
 8003c84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003c90:	2301      	movs	r3, #1
 8003c92:	e007      	b.n	8003ca4 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	699b      	ldr	r3, [r3, #24]
 8003c9a:	f003 0304 	and.w	r3, r3, #4
 8003c9e:	2b04      	cmp	r3, #4
 8003ca0:	d193      	bne.n	8003bca <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003ca2:	2300      	movs	r3, #0
}
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	3710      	adds	r7, #16
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	bd80      	pop	{r7, pc}
 8003cac:	fe00e800 	.word	0xfe00e800

08003cb0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b08a      	sub	sp, #40	; 0x28
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	60f8      	str	r0, [r7, #12]
 8003cb8:	60b9      	str	r1, [r7, #8]
 8003cba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	699b      	ldr	r3, [r3, #24]
 8003cc8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003cca:	2300      	movs	r3, #0
 8003ccc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003cd2:	69bb      	ldr	r3, [r7, #24]
 8003cd4:	f003 0310 	and.w	r3, r3, #16
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d075      	beq.n	8003dc8 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	2210      	movs	r2, #16
 8003ce2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003ce4:	e056      	b.n	8003d94 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003ce6:	68bb      	ldr	r3, [r7, #8]
 8003ce8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cec:	d052      	beq.n	8003d94 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003cee:	f7fd ffd5 	bl	8001c9c <HAL_GetTick>
 8003cf2:	4602      	mov	r2, r0
 8003cf4:	69fb      	ldr	r3, [r7, #28]
 8003cf6:	1ad3      	subs	r3, r2, r3
 8003cf8:	68ba      	ldr	r2, [r7, #8]
 8003cfa:	429a      	cmp	r2, r3
 8003cfc:	d302      	bcc.n	8003d04 <I2C_IsErrorOccurred+0x54>
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d147      	bne.n	8003d94 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d0e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003d16:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	699b      	ldr	r3, [r3, #24]
 8003d1e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003d22:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d26:	d12e      	bne.n	8003d86 <I2C_IsErrorOccurred+0xd6>
 8003d28:	697b      	ldr	r3, [r7, #20]
 8003d2a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003d2e:	d02a      	beq.n	8003d86 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8003d30:	7cfb      	ldrb	r3, [r7, #19]
 8003d32:	2b20      	cmp	r3, #32
 8003d34:	d027      	beq.n	8003d86 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	685a      	ldr	r2, [r3, #4]
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003d44:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003d46:	f7fd ffa9 	bl	8001c9c <HAL_GetTick>
 8003d4a:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003d4c:	e01b      	b.n	8003d86 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003d4e:	f7fd ffa5 	bl	8001c9c <HAL_GetTick>
 8003d52:	4602      	mov	r2, r0
 8003d54:	69fb      	ldr	r3, [r7, #28]
 8003d56:	1ad3      	subs	r3, r2, r3
 8003d58:	2b19      	cmp	r3, #25
 8003d5a:	d914      	bls.n	8003d86 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d60:	f043 0220 	orr.w	r2, r3, #32
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	2220      	movs	r2, #32
 8003d6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	2200      	movs	r2, #0
 8003d74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8003d80:	2301      	movs	r3, #1
 8003d82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	699b      	ldr	r3, [r3, #24]
 8003d8c:	f003 0320 	and.w	r3, r3, #32
 8003d90:	2b20      	cmp	r3, #32
 8003d92:	d1dc      	bne.n	8003d4e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	699b      	ldr	r3, [r3, #24]
 8003d9a:	f003 0320 	and.w	r3, r3, #32
 8003d9e:	2b20      	cmp	r3, #32
 8003da0:	d003      	beq.n	8003daa <I2C_IsErrorOccurred+0xfa>
 8003da2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d09d      	beq.n	8003ce6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003daa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d103      	bne.n	8003dba <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	2220      	movs	r2, #32
 8003db8:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003dba:	6a3b      	ldr	r3, [r7, #32]
 8003dbc:	f043 0304 	orr.w	r3, r3, #4
 8003dc0:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	699b      	ldr	r3, [r3, #24]
 8003dce:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003dd0:	69bb      	ldr	r3, [r7, #24]
 8003dd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d00b      	beq.n	8003df2 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003dda:	6a3b      	ldr	r3, [r7, #32]
 8003ddc:	f043 0301 	orr.w	r3, r3, #1
 8003de0:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003dea:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003dec:	2301      	movs	r3, #1
 8003dee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003df2:	69bb      	ldr	r3, [r7, #24]
 8003df4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d00b      	beq.n	8003e14 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003dfc:	6a3b      	ldr	r3, [r7, #32]
 8003dfe:	f043 0308 	orr.w	r3, r3, #8
 8003e02:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003e0c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003e14:	69bb      	ldr	r3, [r7, #24]
 8003e16:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d00b      	beq.n	8003e36 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003e1e:	6a3b      	ldr	r3, [r7, #32]
 8003e20:	f043 0302 	orr.w	r3, r3, #2
 8003e24:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003e2e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003e30:	2301      	movs	r3, #1
 8003e32:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8003e36:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d01c      	beq.n	8003e78 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003e3e:	68f8      	ldr	r0, [r7, #12]
 8003e40:	f7ff fddc 	bl	80039fc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	6859      	ldr	r1, [r3, #4]
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681a      	ldr	r2, [r3, #0]
 8003e4e:	4b0d      	ldr	r3, [pc, #52]	; (8003e84 <I2C_IsErrorOccurred+0x1d4>)
 8003e50:	400b      	ands	r3, r1
 8003e52:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003e58:	6a3b      	ldr	r3, [r7, #32]
 8003e5a:	431a      	orrs	r2, r3
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	2220      	movs	r2, #32
 8003e64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	2200      	movs	r2, #0
 8003e74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8003e78:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	3728      	adds	r7, #40	; 0x28
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bd80      	pop	{r7, pc}
 8003e84:	fe00e800 	.word	0xfe00e800

08003e88 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b087      	sub	sp, #28
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	60f8      	str	r0, [r7, #12]
 8003e90:	607b      	str	r3, [r7, #4]
 8003e92:	460b      	mov	r3, r1
 8003e94:	817b      	strh	r3, [r7, #10]
 8003e96:	4613      	mov	r3, r2
 8003e98:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003e9a:	897b      	ldrh	r3, [r7, #10]
 8003e9c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003ea0:	7a7b      	ldrb	r3, [r7, #9]
 8003ea2:	041b      	lsls	r3, r3, #16
 8003ea4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003ea8:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003eae:	6a3b      	ldr	r3, [r7, #32]
 8003eb0:	4313      	orrs	r3, r2
 8003eb2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003eb6:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	685a      	ldr	r2, [r3, #4]
 8003ebe:	6a3b      	ldr	r3, [r7, #32]
 8003ec0:	0d5b      	lsrs	r3, r3, #21
 8003ec2:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003ec6:	4b08      	ldr	r3, [pc, #32]	; (8003ee8 <I2C_TransferConfig+0x60>)
 8003ec8:	430b      	orrs	r3, r1
 8003eca:	43db      	mvns	r3, r3
 8003ecc:	ea02 0103 	and.w	r1, r2, r3
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	697a      	ldr	r2, [r7, #20]
 8003ed6:	430a      	orrs	r2, r1
 8003ed8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003eda:	bf00      	nop
 8003edc:	371c      	adds	r7, #28
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee4:	4770      	bx	lr
 8003ee6:	bf00      	nop
 8003ee8:	03ff63ff 	.word	0x03ff63ff

08003eec <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003eec:	b480      	push	{r7}
 8003eee:	b083      	sub	sp, #12
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
 8003ef4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003efc:	b2db      	uxtb	r3, r3
 8003efe:	2b20      	cmp	r3, #32
 8003f00:	d138      	bne.n	8003f74 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003f08:	2b01      	cmp	r3, #1
 8003f0a:	d101      	bne.n	8003f10 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003f0c:	2302      	movs	r3, #2
 8003f0e:	e032      	b.n	8003f76 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2201      	movs	r2, #1
 8003f14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2224      	movs	r2, #36	; 0x24
 8003f1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	681a      	ldr	r2, [r3, #0]
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f022 0201 	bic.w	r2, r2, #1
 8003f2e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	681a      	ldr	r2, [r3, #0]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003f3e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	6819      	ldr	r1, [r3, #0]
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	683a      	ldr	r2, [r7, #0]
 8003f4c:	430a      	orrs	r2, r1
 8003f4e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	681a      	ldr	r2, [r3, #0]
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f042 0201 	orr.w	r2, r2, #1
 8003f5e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2220      	movs	r2, #32
 8003f64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003f70:	2300      	movs	r3, #0
 8003f72:	e000      	b.n	8003f76 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003f74:	2302      	movs	r3, #2
  }
}
 8003f76:	4618      	mov	r0, r3
 8003f78:	370c      	adds	r7, #12
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f80:	4770      	bx	lr

08003f82 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003f82:	b480      	push	{r7}
 8003f84:	b085      	sub	sp, #20
 8003f86:	af00      	add	r7, sp, #0
 8003f88:	6078      	str	r0, [r7, #4]
 8003f8a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f92:	b2db      	uxtb	r3, r3
 8003f94:	2b20      	cmp	r3, #32
 8003f96:	d139      	bne.n	800400c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003f9e:	2b01      	cmp	r3, #1
 8003fa0:	d101      	bne.n	8003fa6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003fa2:	2302      	movs	r3, #2
 8003fa4:	e033      	b.n	800400e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2201      	movs	r2, #1
 8003faa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2224      	movs	r2, #36	; 0x24
 8003fb2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	681a      	ldr	r2, [r3, #0]
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f022 0201 	bic.w	r2, r2, #1
 8003fc4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003fd4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	021b      	lsls	r3, r3, #8
 8003fda:	68fa      	ldr	r2, [r7, #12]
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	68fa      	ldr	r2, [r7, #12]
 8003fe6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	681a      	ldr	r2, [r3, #0]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f042 0201 	orr.w	r2, r2, #1
 8003ff6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2220      	movs	r2, #32
 8003ffc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2200      	movs	r2, #0
 8004004:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004008:	2300      	movs	r3, #0
 800400a:	e000      	b.n	800400e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800400c:	2302      	movs	r3, #2
  }
}
 800400e:	4618      	mov	r0, r3
 8004010:	3714      	adds	r7, #20
 8004012:	46bd      	mov	sp, r7
 8004014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004018:	4770      	bx	lr
	...

0800401c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b084      	sub	sp, #16
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8004024:	4b29      	ldr	r3, [pc, #164]	; (80040cc <HAL_PWREx_ConfigSupply+0xb0>)
 8004026:	68db      	ldr	r3, [r3, #12]
 8004028:	f003 0307 	and.w	r3, r3, #7
 800402c:	2b06      	cmp	r3, #6
 800402e:	d00a      	beq.n	8004046 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004030:	4b26      	ldr	r3, [pc, #152]	; (80040cc <HAL_PWREx_ConfigSupply+0xb0>)
 8004032:	68db      	ldr	r3, [r3, #12]
 8004034:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004038:	687a      	ldr	r2, [r7, #4]
 800403a:	429a      	cmp	r2, r3
 800403c:	d001      	beq.n	8004042 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800403e:	2301      	movs	r3, #1
 8004040:	e040      	b.n	80040c4 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8004042:	2300      	movs	r3, #0
 8004044:	e03e      	b.n	80040c4 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8004046:	4b21      	ldr	r3, [pc, #132]	; (80040cc <HAL_PWREx_ConfigSupply+0xb0>)
 8004048:	68db      	ldr	r3, [r3, #12]
 800404a:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 800404e:	491f      	ldr	r1, [pc, #124]	; (80040cc <HAL_PWREx_ConfigSupply+0xb0>)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	4313      	orrs	r3, r2
 8004054:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8004056:	f7fd fe21 	bl	8001c9c <HAL_GetTick>
 800405a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800405c:	e009      	b.n	8004072 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800405e:	f7fd fe1d 	bl	8001c9c <HAL_GetTick>
 8004062:	4602      	mov	r2, r0
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	1ad3      	subs	r3, r2, r3
 8004068:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800406c:	d901      	bls.n	8004072 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	e028      	b.n	80040c4 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004072:	4b16      	ldr	r3, [pc, #88]	; (80040cc <HAL_PWREx_ConfigSupply+0xb0>)
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800407a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800407e:	d1ee      	bne.n	800405e <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2b1e      	cmp	r3, #30
 8004084:	d008      	beq.n	8004098 <HAL_PWREx_ConfigSupply+0x7c>
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2b2e      	cmp	r3, #46	; 0x2e
 800408a:	d005      	beq.n	8004098 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2b1d      	cmp	r3, #29
 8004090:	d002      	beq.n	8004098 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2b2d      	cmp	r3, #45	; 0x2d
 8004096:	d114      	bne.n	80040c2 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8004098:	f7fd fe00 	bl	8001c9c <HAL_GetTick>
 800409c:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800409e:	e009      	b.n	80040b4 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80040a0:	f7fd fdfc 	bl	8001c9c <HAL_GetTick>
 80040a4:	4602      	mov	r2, r0
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	1ad3      	subs	r3, r2, r3
 80040aa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80040ae:	d901      	bls.n	80040b4 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 80040b0:	2301      	movs	r3, #1
 80040b2:	e007      	b.n	80040c4 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80040b4:	4b05      	ldr	r3, [pc, #20]	; (80040cc <HAL_PWREx_ConfigSupply+0xb0>)
 80040b6:	68db      	ldr	r3, [r3, #12]
 80040b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040c0:	d1ee      	bne.n	80040a0 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80040c2:	2300      	movs	r3, #0
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	3710      	adds	r7, #16
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}
 80040cc:	58024800 	.word	0x58024800

080040d0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b08c      	sub	sp, #48	; 0x30
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d101      	bne.n	80040e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80040de:	2301      	movs	r3, #1
 80040e0:	e3f3      	b.n	80048ca <HAL_RCC_OscConfig+0x7fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f003 0301 	and.w	r3, r3, #1
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	f000 80b3 	beq.w	8004256 <HAL_RCC_OscConfig+0x186>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80040f0:	4b9e      	ldr	r3, [pc, #632]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 80040f2:	691b      	ldr	r3, [r3, #16]
 80040f4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80040f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80040fa:	4b9c      	ldr	r3, [pc, #624]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 80040fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040fe:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004100:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004102:	2b10      	cmp	r3, #16
 8004104:	d007      	beq.n	8004116 <HAL_RCC_OscConfig+0x46>
 8004106:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004108:	2b18      	cmp	r3, #24
 800410a:	d112      	bne.n	8004132 <HAL_RCC_OscConfig+0x62>
 800410c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800410e:	f003 0303 	and.w	r3, r3, #3
 8004112:	2b02      	cmp	r3, #2
 8004114:	d10d      	bne.n	8004132 <HAL_RCC_OscConfig+0x62>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004116:	4b95      	ldr	r3, [pc, #596]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800411e:	2b00      	cmp	r3, #0
 8004120:	f000 8098 	beq.w	8004254 <HAL_RCC_OscConfig+0x184>
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	2b00      	cmp	r3, #0
 800412a:	f040 8093 	bne.w	8004254 <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
 800412e:	2301      	movs	r3, #1
 8004130:	e3cb      	b.n	80048ca <HAL_RCC_OscConfig+0x7fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800413a:	d106      	bne.n	800414a <HAL_RCC_OscConfig+0x7a>
 800413c:	4b8b      	ldr	r3, [pc, #556]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4a8a      	ldr	r2, [pc, #552]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 8004142:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004146:	6013      	str	r3, [r2, #0]
 8004148:	e058      	b.n	80041fc <HAL_RCC_OscConfig+0x12c>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	685b      	ldr	r3, [r3, #4]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d112      	bne.n	8004178 <HAL_RCC_OscConfig+0xa8>
 8004152:	4b86      	ldr	r3, [pc, #536]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4a85      	ldr	r2, [pc, #532]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 8004158:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800415c:	6013      	str	r3, [r2, #0]
 800415e:	4b83      	ldr	r3, [pc, #524]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	4a82      	ldr	r2, [pc, #520]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 8004164:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004168:	6013      	str	r3, [r2, #0]
 800416a:	4b80      	ldr	r3, [pc, #512]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a7f      	ldr	r2, [pc, #508]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 8004170:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004174:	6013      	str	r3, [r2, #0]
 8004176:	e041      	b.n	80041fc <HAL_RCC_OscConfig+0x12c>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004180:	d112      	bne.n	80041a8 <HAL_RCC_OscConfig+0xd8>
 8004182:	4b7a      	ldr	r3, [pc, #488]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4a79      	ldr	r2, [pc, #484]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 8004188:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800418c:	6013      	str	r3, [r2, #0]
 800418e:	4b77      	ldr	r3, [pc, #476]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a76      	ldr	r2, [pc, #472]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 8004194:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004198:	6013      	str	r3, [r2, #0]
 800419a:	4b74      	ldr	r3, [pc, #464]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	4a73      	ldr	r2, [pc, #460]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 80041a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041a4:	6013      	str	r3, [r2, #0]
 80041a6:	e029      	b.n	80041fc <HAL_RCC_OscConfig+0x12c>
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	f5b3 1fa8 	cmp.w	r3, #1376256	; 0x150000
 80041b0:	d112      	bne.n	80041d8 <HAL_RCC_OscConfig+0x108>
 80041b2:	4b6e      	ldr	r3, [pc, #440]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4a6d      	ldr	r2, [pc, #436]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 80041b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80041bc:	6013      	str	r3, [r2, #0]
 80041be:	4b6b      	ldr	r3, [pc, #428]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4a6a      	ldr	r2, [pc, #424]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 80041c4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80041c8:	6013      	str	r3, [r2, #0]
 80041ca:	4b68      	ldr	r3, [pc, #416]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4a67      	ldr	r2, [pc, #412]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 80041d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041d4:	6013      	str	r3, [r2, #0]
 80041d6:	e011      	b.n	80041fc <HAL_RCC_OscConfig+0x12c>
 80041d8:	4b64      	ldr	r3, [pc, #400]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	4a63      	ldr	r2, [pc, #396]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 80041de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80041e2:	6013      	str	r3, [r2, #0]
 80041e4:	4b61      	ldr	r3, [pc, #388]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4a60      	ldr	r2, [pc, #384]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 80041ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80041ee:	6013      	str	r3, [r2, #0]
 80041f0:	4b5e      	ldr	r3, [pc, #376]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4a5d      	ldr	r2, [pc, #372]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 80041f6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80041fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d013      	beq.n	800422c <HAL_RCC_OscConfig+0x15c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004204:	f7fd fd4a 	bl	8001c9c <HAL_GetTick>
 8004208:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800420a:	e008      	b.n	800421e <HAL_RCC_OscConfig+0x14e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800420c:	f7fd fd46 	bl	8001c9c <HAL_GetTick>
 8004210:	4602      	mov	r2, r0
 8004212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004214:	1ad3      	subs	r3, r2, r3
 8004216:	2b64      	cmp	r3, #100	; 0x64
 8004218:	d901      	bls.n	800421e <HAL_RCC_OscConfig+0x14e>
          {
            return HAL_TIMEOUT;
 800421a:	2303      	movs	r3, #3
 800421c:	e355      	b.n	80048ca <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800421e:	4b53      	ldr	r3, [pc, #332]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004226:	2b00      	cmp	r3, #0
 8004228:	d0f0      	beq.n	800420c <HAL_RCC_OscConfig+0x13c>
 800422a:	e014      	b.n	8004256 <HAL_RCC_OscConfig+0x186>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800422c:	f7fd fd36 	bl	8001c9c <HAL_GetTick>
 8004230:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004232:	e008      	b.n	8004246 <HAL_RCC_OscConfig+0x176>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004234:	f7fd fd32 	bl	8001c9c <HAL_GetTick>
 8004238:	4602      	mov	r2, r0
 800423a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800423c:	1ad3      	subs	r3, r2, r3
 800423e:	2b64      	cmp	r3, #100	; 0x64
 8004240:	d901      	bls.n	8004246 <HAL_RCC_OscConfig+0x176>
          {
            return HAL_TIMEOUT;
 8004242:	2303      	movs	r3, #3
 8004244:	e341      	b.n	80048ca <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004246:	4b49      	ldr	r3, [pc, #292]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800424e:	2b00      	cmp	r3, #0
 8004250:	d1f0      	bne.n	8004234 <HAL_RCC_OscConfig+0x164>
 8004252:	e000      	b.n	8004256 <HAL_RCC_OscConfig+0x186>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004254:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f003 0302 	and.w	r3, r3, #2
 800425e:	2b00      	cmp	r3, #0
 8004260:	f000 808c 	beq.w	800437c <HAL_RCC_OscConfig+0x2ac>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004264:	4b41      	ldr	r3, [pc, #260]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 8004266:	691b      	ldr	r3, [r3, #16]
 8004268:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800426c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800426e:	4b3f      	ldr	r3, [pc, #252]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 8004270:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004272:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004274:	6a3b      	ldr	r3, [r7, #32]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d007      	beq.n	800428a <HAL_RCC_OscConfig+0x1ba>
 800427a:	6a3b      	ldr	r3, [r7, #32]
 800427c:	2b18      	cmp	r3, #24
 800427e:	d137      	bne.n	80042f0 <HAL_RCC_OscConfig+0x220>
 8004280:	69fb      	ldr	r3, [r7, #28]
 8004282:	f003 0303 	and.w	r3, r3, #3
 8004286:	2b00      	cmp	r3, #0
 8004288:	d132      	bne.n	80042f0 <HAL_RCC_OscConfig+0x220>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800428a:	4b38      	ldr	r3, [pc, #224]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f003 0304 	and.w	r3, r3, #4
 8004292:	2b00      	cmp	r3, #0
 8004294:	d005      	beq.n	80042a2 <HAL_RCC_OscConfig+0x1d2>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	68db      	ldr	r3, [r3, #12]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d101      	bne.n	80042a2 <HAL_RCC_OscConfig+0x1d2>
      {
        return HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	e313      	b.n	80048ca <HAL_RCC_OscConfig+0x7fa>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80042a2:	4b32      	ldr	r3, [pc, #200]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f023 0219 	bic.w	r2, r3, #25
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	68db      	ldr	r3, [r3, #12]
 80042ae:	492f      	ldr	r1, [pc, #188]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 80042b0:	4313      	orrs	r3, r2
 80042b2:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80042b4:	f7fd fcf2 	bl	8001c9c <HAL_GetTick>
 80042b8:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80042ba:	e008      	b.n	80042ce <HAL_RCC_OscConfig+0x1fe>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80042bc:	f7fd fcee 	bl	8001c9c <HAL_GetTick>
 80042c0:	4602      	mov	r2, r0
 80042c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042c4:	1ad3      	subs	r3, r2, r3
 80042c6:	2b02      	cmp	r3, #2
 80042c8:	d901      	bls.n	80042ce <HAL_RCC_OscConfig+0x1fe>
            {
              return HAL_TIMEOUT;
 80042ca:	2303      	movs	r3, #3
 80042cc:	e2fd      	b.n	80048ca <HAL_RCC_OscConfig+0x7fa>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80042ce:	4b27      	ldr	r3, [pc, #156]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f003 0304 	and.w	r3, r3, #4
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d0f0      	beq.n	80042bc <HAL_RCC_OscConfig+0x1ec>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042da:	4b24      	ldr	r3, [pc, #144]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 80042dc:	685b      	ldr	r3, [r3, #4]
 80042de:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	691b      	ldr	r3, [r3, #16]
 80042e6:	061b      	lsls	r3, r3, #24
 80042e8:	4920      	ldr	r1, [pc, #128]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 80042ea:	4313      	orrs	r3, r2
 80042ec:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80042ee:	e045      	b.n	800437c <HAL_RCC_OscConfig+0x2ac>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	68db      	ldr	r3, [r3, #12]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d026      	beq.n	8004346 <HAL_RCC_OscConfig+0x276>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80042f8:	4b1c      	ldr	r3, [pc, #112]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f023 0219 	bic.w	r2, r3, #25
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	68db      	ldr	r3, [r3, #12]
 8004304:	4919      	ldr	r1, [pc, #100]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 8004306:	4313      	orrs	r3, r2
 8004308:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800430a:	f7fd fcc7 	bl	8001c9c <HAL_GetTick>
 800430e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004310:	e008      	b.n	8004324 <HAL_RCC_OscConfig+0x254>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004312:	f7fd fcc3 	bl	8001c9c <HAL_GetTick>
 8004316:	4602      	mov	r2, r0
 8004318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800431a:	1ad3      	subs	r3, r2, r3
 800431c:	2b02      	cmp	r3, #2
 800431e:	d901      	bls.n	8004324 <HAL_RCC_OscConfig+0x254>
          {
            return HAL_TIMEOUT;
 8004320:	2303      	movs	r3, #3
 8004322:	e2d2      	b.n	80048ca <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004324:	4b11      	ldr	r3, [pc, #68]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f003 0304 	and.w	r3, r3, #4
 800432c:	2b00      	cmp	r3, #0
 800432e:	d0f0      	beq.n	8004312 <HAL_RCC_OscConfig+0x242>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004330:	4b0e      	ldr	r3, [pc, #56]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 8004332:	685b      	ldr	r3, [r3, #4]
 8004334:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	691b      	ldr	r3, [r3, #16]
 800433c:	061b      	lsls	r3, r3, #24
 800433e:	490b      	ldr	r1, [pc, #44]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 8004340:	4313      	orrs	r3, r2
 8004342:	604b      	str	r3, [r1, #4]
 8004344:	e01a      	b.n	800437c <HAL_RCC_OscConfig+0x2ac>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004346:	4b09      	ldr	r3, [pc, #36]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4a08      	ldr	r2, [pc, #32]	; (800436c <HAL_RCC_OscConfig+0x29c>)
 800434c:	f023 0301 	bic.w	r3, r3, #1
 8004350:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004352:	f7fd fca3 	bl	8001c9c <HAL_GetTick>
 8004356:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004358:	e00a      	b.n	8004370 <HAL_RCC_OscConfig+0x2a0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800435a:	f7fd fc9f 	bl	8001c9c <HAL_GetTick>
 800435e:	4602      	mov	r2, r0
 8004360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004362:	1ad3      	subs	r3, r2, r3
 8004364:	2b02      	cmp	r3, #2
 8004366:	d903      	bls.n	8004370 <HAL_RCC_OscConfig+0x2a0>
          {
            return HAL_TIMEOUT;
 8004368:	2303      	movs	r3, #3
 800436a:	e2ae      	b.n	80048ca <HAL_RCC_OscConfig+0x7fa>
 800436c:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004370:	4b99      	ldr	r3, [pc, #612]	; (80045d8 <HAL_RCC_OscConfig+0x508>)
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f003 0304 	and.w	r3, r3, #4
 8004378:	2b00      	cmp	r3, #0
 800437a:	d1ee      	bne.n	800435a <HAL_RCC_OscConfig+0x28a>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f003 0310 	and.w	r3, r3, #16
 8004384:	2b00      	cmp	r3, #0
 8004386:	d06a      	beq.n	800445e <HAL_RCC_OscConfig+0x38e>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004388:	4b93      	ldr	r3, [pc, #588]	; (80045d8 <HAL_RCC_OscConfig+0x508>)
 800438a:	691b      	ldr	r3, [r3, #16]
 800438c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004390:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004392:	4b91      	ldr	r3, [pc, #580]	; (80045d8 <HAL_RCC_OscConfig+0x508>)
 8004394:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004396:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004398:	69bb      	ldr	r3, [r7, #24]
 800439a:	2b08      	cmp	r3, #8
 800439c:	d007      	beq.n	80043ae <HAL_RCC_OscConfig+0x2de>
 800439e:	69bb      	ldr	r3, [r7, #24]
 80043a0:	2b18      	cmp	r3, #24
 80043a2:	d11b      	bne.n	80043dc <HAL_RCC_OscConfig+0x30c>
 80043a4:	697b      	ldr	r3, [r7, #20]
 80043a6:	f003 0303 	and.w	r3, r3, #3
 80043aa:	2b01      	cmp	r3, #1
 80043ac:	d116      	bne.n	80043dc <HAL_RCC_OscConfig+0x30c>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80043ae:	4b8a      	ldr	r3, [pc, #552]	; (80045d8 <HAL_RCC_OscConfig+0x508>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d005      	beq.n	80043c6 <HAL_RCC_OscConfig+0x2f6>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	69db      	ldr	r3, [r3, #28]
 80043be:	2b80      	cmp	r3, #128	; 0x80
 80043c0:	d001      	beq.n	80043c6 <HAL_RCC_OscConfig+0x2f6>
      {
        return HAL_ERROR;
 80043c2:	2301      	movs	r3, #1
 80043c4:	e281      	b.n	80048ca <HAL_RCC_OscConfig+0x7fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80043c6:	4b84      	ldr	r3, [pc, #528]	; (80045d8 <HAL_RCC_OscConfig+0x508>)
 80043c8:	68db      	ldr	r3, [r3, #12]
 80043ca:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6a1b      	ldr	r3, [r3, #32]
 80043d2:	061b      	lsls	r3, r3, #24
 80043d4:	4980      	ldr	r1, [pc, #512]	; (80045d8 <HAL_RCC_OscConfig+0x508>)
 80043d6:	4313      	orrs	r3, r2
 80043d8:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80043da:	e040      	b.n	800445e <HAL_RCC_OscConfig+0x38e>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	69db      	ldr	r3, [r3, #28]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d023      	beq.n	800442c <HAL_RCC_OscConfig+0x35c>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80043e4:	4b7c      	ldr	r3, [pc, #496]	; (80045d8 <HAL_RCC_OscConfig+0x508>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a7b      	ldr	r2, [pc, #492]	; (80045d8 <HAL_RCC_OscConfig+0x508>)
 80043ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80043ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043f0:	f7fd fc54 	bl	8001c9c <HAL_GetTick>
 80043f4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80043f6:	e008      	b.n	800440a <HAL_RCC_OscConfig+0x33a>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80043f8:	f7fd fc50 	bl	8001c9c <HAL_GetTick>
 80043fc:	4602      	mov	r2, r0
 80043fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004400:	1ad3      	subs	r3, r2, r3
 8004402:	2b02      	cmp	r3, #2
 8004404:	d901      	bls.n	800440a <HAL_RCC_OscConfig+0x33a>
          {
            return HAL_TIMEOUT;
 8004406:	2303      	movs	r3, #3
 8004408:	e25f      	b.n	80048ca <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800440a:	4b73      	ldr	r3, [pc, #460]	; (80045d8 <HAL_RCC_OscConfig+0x508>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004412:	2b00      	cmp	r3, #0
 8004414:	d0f0      	beq.n	80043f8 <HAL_RCC_OscConfig+0x328>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004416:	4b70      	ldr	r3, [pc, #448]	; (80045d8 <HAL_RCC_OscConfig+0x508>)
 8004418:	68db      	ldr	r3, [r3, #12]
 800441a:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6a1b      	ldr	r3, [r3, #32]
 8004422:	061b      	lsls	r3, r3, #24
 8004424:	496c      	ldr	r1, [pc, #432]	; (80045d8 <HAL_RCC_OscConfig+0x508>)
 8004426:	4313      	orrs	r3, r2
 8004428:	60cb      	str	r3, [r1, #12]
 800442a:	e018      	b.n	800445e <HAL_RCC_OscConfig+0x38e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800442c:	4b6a      	ldr	r3, [pc, #424]	; (80045d8 <HAL_RCC_OscConfig+0x508>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	4a69      	ldr	r2, [pc, #420]	; (80045d8 <HAL_RCC_OscConfig+0x508>)
 8004432:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004436:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004438:	f7fd fc30 	bl	8001c9c <HAL_GetTick>
 800443c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800443e:	e008      	b.n	8004452 <HAL_RCC_OscConfig+0x382>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8004440:	f7fd fc2c 	bl	8001c9c <HAL_GetTick>
 8004444:	4602      	mov	r2, r0
 8004446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004448:	1ad3      	subs	r3, r2, r3
 800444a:	2b02      	cmp	r3, #2
 800444c:	d901      	bls.n	8004452 <HAL_RCC_OscConfig+0x382>
          {
            return HAL_TIMEOUT;
 800444e:	2303      	movs	r3, #3
 8004450:	e23b      	b.n	80048ca <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004452:	4b61      	ldr	r3, [pc, #388]	; (80045d8 <HAL_RCC_OscConfig+0x508>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800445a:	2b00      	cmp	r3, #0
 800445c:	d1f0      	bne.n	8004440 <HAL_RCC_OscConfig+0x370>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f003 0308 	and.w	r3, r3, #8
 8004466:	2b00      	cmp	r3, #0
 8004468:	d036      	beq.n	80044d8 <HAL_RCC_OscConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	695b      	ldr	r3, [r3, #20]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d019      	beq.n	80044a6 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004472:	4b59      	ldr	r3, [pc, #356]	; (80045d8 <HAL_RCC_OscConfig+0x508>)
 8004474:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004476:	4a58      	ldr	r2, [pc, #352]	; (80045d8 <HAL_RCC_OscConfig+0x508>)
 8004478:	f043 0301 	orr.w	r3, r3, #1
 800447c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800447e:	f7fd fc0d 	bl	8001c9c <HAL_GetTick>
 8004482:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004484:	e008      	b.n	8004498 <HAL_RCC_OscConfig+0x3c8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004486:	f7fd fc09 	bl	8001c9c <HAL_GetTick>
 800448a:	4602      	mov	r2, r0
 800448c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800448e:	1ad3      	subs	r3, r2, r3
 8004490:	2b02      	cmp	r3, #2
 8004492:	d901      	bls.n	8004498 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004494:	2303      	movs	r3, #3
 8004496:	e218      	b.n	80048ca <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004498:	4b4f      	ldr	r3, [pc, #316]	; (80045d8 <HAL_RCC_OscConfig+0x508>)
 800449a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800449c:	f003 0302 	and.w	r3, r3, #2
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d0f0      	beq.n	8004486 <HAL_RCC_OscConfig+0x3b6>
 80044a4:	e018      	b.n	80044d8 <HAL_RCC_OscConfig+0x408>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80044a6:	4b4c      	ldr	r3, [pc, #304]	; (80045d8 <HAL_RCC_OscConfig+0x508>)
 80044a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80044aa:	4a4b      	ldr	r2, [pc, #300]	; (80045d8 <HAL_RCC_OscConfig+0x508>)
 80044ac:	f023 0301 	bic.w	r3, r3, #1
 80044b0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044b2:	f7fd fbf3 	bl	8001c9c <HAL_GetTick>
 80044b6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80044b8:	e008      	b.n	80044cc <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80044ba:	f7fd fbef 	bl	8001c9c <HAL_GetTick>
 80044be:	4602      	mov	r2, r0
 80044c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044c2:	1ad3      	subs	r3, r2, r3
 80044c4:	2b02      	cmp	r3, #2
 80044c6:	d901      	bls.n	80044cc <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 80044c8:	2303      	movs	r3, #3
 80044ca:	e1fe      	b.n	80048ca <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80044cc:	4b42      	ldr	r3, [pc, #264]	; (80045d8 <HAL_RCC_OscConfig+0x508>)
 80044ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80044d0:	f003 0302 	and.w	r3, r3, #2
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d1f0      	bne.n	80044ba <HAL_RCC_OscConfig+0x3ea>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f003 0320 	and.w	r3, r3, #32
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d036      	beq.n	8004552 <HAL_RCC_OscConfig+0x482>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	699b      	ldr	r3, [r3, #24]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d019      	beq.n	8004520 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80044ec:	4b3a      	ldr	r3, [pc, #232]	; (80045d8 <HAL_RCC_OscConfig+0x508>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	4a39      	ldr	r2, [pc, #228]	; (80045d8 <HAL_RCC_OscConfig+0x508>)
 80044f2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80044f6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80044f8:	f7fd fbd0 	bl	8001c9c <HAL_GetTick>
 80044fc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80044fe:	e008      	b.n	8004512 <HAL_RCC_OscConfig+0x442>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8004500:	f7fd fbcc 	bl	8001c9c <HAL_GetTick>
 8004504:	4602      	mov	r2, r0
 8004506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004508:	1ad3      	subs	r3, r2, r3
 800450a:	2b02      	cmp	r3, #2
 800450c:	d901      	bls.n	8004512 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 800450e:	2303      	movs	r3, #3
 8004510:	e1db      	b.n	80048ca <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004512:	4b31      	ldr	r3, [pc, #196]	; (80045d8 <HAL_RCC_OscConfig+0x508>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800451a:	2b00      	cmp	r3, #0
 800451c:	d0f0      	beq.n	8004500 <HAL_RCC_OscConfig+0x430>
 800451e:	e018      	b.n	8004552 <HAL_RCC_OscConfig+0x482>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004520:	4b2d      	ldr	r3, [pc, #180]	; (80045d8 <HAL_RCC_OscConfig+0x508>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4a2c      	ldr	r2, [pc, #176]	; (80045d8 <HAL_RCC_OscConfig+0x508>)
 8004526:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800452a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800452c:	f7fd fbb6 	bl	8001c9c <HAL_GetTick>
 8004530:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004532:	e008      	b.n	8004546 <HAL_RCC_OscConfig+0x476>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8004534:	f7fd fbb2 	bl	8001c9c <HAL_GetTick>
 8004538:	4602      	mov	r2, r0
 800453a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800453c:	1ad3      	subs	r3, r2, r3
 800453e:	2b02      	cmp	r3, #2
 8004540:	d901      	bls.n	8004546 <HAL_RCC_OscConfig+0x476>
        {
          return HAL_TIMEOUT;
 8004542:	2303      	movs	r3, #3
 8004544:	e1c1      	b.n	80048ca <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004546:	4b24      	ldr	r3, [pc, #144]	; (80045d8 <HAL_RCC_OscConfig+0x508>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800454e:	2b00      	cmp	r3, #0
 8004550:	d1f0      	bne.n	8004534 <HAL_RCC_OscConfig+0x464>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f003 0304 	and.w	r3, r3, #4
 800455a:	2b00      	cmp	r3, #0
 800455c:	f000 80af 	beq.w	80046be <HAL_RCC_OscConfig+0x5ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004560:	4b1e      	ldr	r3, [pc, #120]	; (80045dc <HAL_RCC_OscConfig+0x50c>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	4a1d      	ldr	r2, [pc, #116]	; (80045dc <HAL_RCC_OscConfig+0x50c>)
 8004566:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800456a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800456c:	f7fd fb96 	bl	8001c9c <HAL_GetTick>
 8004570:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004572:	e008      	b.n	8004586 <HAL_RCC_OscConfig+0x4b6>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004574:	f7fd fb92 	bl	8001c9c <HAL_GetTick>
 8004578:	4602      	mov	r2, r0
 800457a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800457c:	1ad3      	subs	r3, r2, r3
 800457e:	2b64      	cmp	r3, #100	; 0x64
 8004580:	d901      	bls.n	8004586 <HAL_RCC_OscConfig+0x4b6>
      {
        return HAL_TIMEOUT;
 8004582:	2303      	movs	r3, #3
 8004584:	e1a1      	b.n	80048ca <HAL_RCC_OscConfig+0x7fa>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004586:	4b15      	ldr	r3, [pc, #84]	; (80045dc <HAL_RCC_OscConfig+0x50c>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800458e:	2b00      	cmp	r3, #0
 8004590:	d0f0      	beq.n	8004574 <HAL_RCC_OscConfig+0x4a4>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	689b      	ldr	r3, [r3, #8]
 8004596:	2b01      	cmp	r3, #1
 8004598:	d106      	bne.n	80045a8 <HAL_RCC_OscConfig+0x4d8>
 800459a:	4b0f      	ldr	r3, [pc, #60]	; (80045d8 <HAL_RCC_OscConfig+0x508>)
 800459c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800459e:	4a0e      	ldr	r2, [pc, #56]	; (80045d8 <HAL_RCC_OscConfig+0x508>)
 80045a0:	f043 0301 	orr.w	r3, r3, #1
 80045a4:	6713      	str	r3, [r2, #112]	; 0x70
 80045a6:	e05b      	b.n	8004660 <HAL_RCC_OscConfig+0x590>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	689b      	ldr	r3, [r3, #8]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d117      	bne.n	80045e0 <HAL_RCC_OscConfig+0x510>
 80045b0:	4b09      	ldr	r3, [pc, #36]	; (80045d8 <HAL_RCC_OscConfig+0x508>)
 80045b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045b4:	4a08      	ldr	r2, [pc, #32]	; (80045d8 <HAL_RCC_OscConfig+0x508>)
 80045b6:	f023 0301 	bic.w	r3, r3, #1
 80045ba:	6713      	str	r3, [r2, #112]	; 0x70
 80045bc:	4b06      	ldr	r3, [pc, #24]	; (80045d8 <HAL_RCC_OscConfig+0x508>)
 80045be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045c0:	4a05      	ldr	r2, [pc, #20]	; (80045d8 <HAL_RCC_OscConfig+0x508>)
 80045c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80045c6:	6713      	str	r3, [r2, #112]	; 0x70
 80045c8:	4b03      	ldr	r3, [pc, #12]	; (80045d8 <HAL_RCC_OscConfig+0x508>)
 80045ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045cc:	4a02      	ldr	r2, [pc, #8]	; (80045d8 <HAL_RCC_OscConfig+0x508>)
 80045ce:	f023 0304 	bic.w	r3, r3, #4
 80045d2:	6713      	str	r3, [r2, #112]	; 0x70
 80045d4:	e044      	b.n	8004660 <HAL_RCC_OscConfig+0x590>
 80045d6:	bf00      	nop
 80045d8:	58024400 	.word	0x58024400
 80045dc:	58024800 	.word	0x58024800
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	689b      	ldr	r3, [r3, #8]
 80045e4:	2b05      	cmp	r3, #5
 80045e6:	d112      	bne.n	800460e <HAL_RCC_OscConfig+0x53e>
 80045e8:	4b95      	ldr	r3, [pc, #596]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 80045ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045ec:	4a94      	ldr	r2, [pc, #592]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 80045ee:	f043 0304 	orr.w	r3, r3, #4
 80045f2:	6713      	str	r3, [r2, #112]	; 0x70
 80045f4:	4b92      	ldr	r3, [pc, #584]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 80045f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045f8:	4a91      	ldr	r2, [pc, #580]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 80045fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80045fe:	6713      	str	r3, [r2, #112]	; 0x70
 8004600:	4b8f      	ldr	r3, [pc, #572]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 8004602:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004604:	4a8e      	ldr	r2, [pc, #568]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 8004606:	f043 0301 	orr.w	r3, r3, #1
 800460a:	6713      	str	r3, [r2, #112]	; 0x70
 800460c:	e028      	b.n	8004660 <HAL_RCC_OscConfig+0x590>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	689b      	ldr	r3, [r3, #8]
 8004612:	2b85      	cmp	r3, #133	; 0x85
 8004614:	d112      	bne.n	800463c <HAL_RCC_OscConfig+0x56c>
 8004616:	4b8a      	ldr	r3, [pc, #552]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 8004618:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800461a:	4a89      	ldr	r2, [pc, #548]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 800461c:	f043 0304 	orr.w	r3, r3, #4
 8004620:	6713      	str	r3, [r2, #112]	; 0x70
 8004622:	4b87      	ldr	r3, [pc, #540]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 8004624:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004626:	4a86      	ldr	r2, [pc, #536]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 8004628:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800462c:	6713      	str	r3, [r2, #112]	; 0x70
 800462e:	4b84      	ldr	r3, [pc, #528]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 8004630:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004632:	4a83      	ldr	r2, [pc, #524]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 8004634:	f043 0301 	orr.w	r3, r3, #1
 8004638:	6713      	str	r3, [r2, #112]	; 0x70
 800463a:	e011      	b.n	8004660 <HAL_RCC_OscConfig+0x590>
 800463c:	4b80      	ldr	r3, [pc, #512]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 800463e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004640:	4a7f      	ldr	r2, [pc, #508]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 8004642:	f023 0301 	bic.w	r3, r3, #1
 8004646:	6713      	str	r3, [r2, #112]	; 0x70
 8004648:	4b7d      	ldr	r3, [pc, #500]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 800464a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800464c:	4a7c      	ldr	r2, [pc, #496]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 800464e:	f023 0304 	bic.w	r3, r3, #4
 8004652:	6713      	str	r3, [r2, #112]	; 0x70
 8004654:	4b7a      	ldr	r3, [pc, #488]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 8004656:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004658:	4a79      	ldr	r2, [pc, #484]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 800465a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800465e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	689b      	ldr	r3, [r3, #8]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d015      	beq.n	8004694 <HAL_RCC_OscConfig+0x5c4>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004668:	f7fd fb18 	bl	8001c9c <HAL_GetTick>
 800466c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800466e:	e00a      	b.n	8004686 <HAL_RCC_OscConfig+0x5b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004670:	f7fd fb14 	bl	8001c9c <HAL_GetTick>
 8004674:	4602      	mov	r2, r0
 8004676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004678:	1ad3      	subs	r3, r2, r3
 800467a:	f241 3288 	movw	r2, #5000	; 0x1388
 800467e:	4293      	cmp	r3, r2
 8004680:	d901      	bls.n	8004686 <HAL_RCC_OscConfig+0x5b6>
        {
          return HAL_TIMEOUT;
 8004682:	2303      	movs	r3, #3
 8004684:	e121      	b.n	80048ca <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004686:	4b6e      	ldr	r3, [pc, #440]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 8004688:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800468a:	f003 0302 	and.w	r3, r3, #2
 800468e:	2b00      	cmp	r3, #0
 8004690:	d0ee      	beq.n	8004670 <HAL_RCC_OscConfig+0x5a0>
 8004692:	e014      	b.n	80046be <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004694:	f7fd fb02 	bl	8001c9c <HAL_GetTick>
 8004698:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800469a:	e00a      	b.n	80046b2 <HAL_RCC_OscConfig+0x5e2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800469c:	f7fd fafe 	bl	8001c9c <HAL_GetTick>
 80046a0:	4602      	mov	r2, r0
 80046a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046a4:	1ad3      	subs	r3, r2, r3
 80046a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d901      	bls.n	80046b2 <HAL_RCC_OscConfig+0x5e2>
        {
          return HAL_TIMEOUT;
 80046ae:	2303      	movs	r3, #3
 80046b0:	e10b      	b.n	80048ca <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80046b2:	4b63      	ldr	r3, [pc, #396]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 80046b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046b6:	f003 0302 	and.w	r3, r3, #2
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d1ee      	bne.n	800469c <HAL_RCC_OscConfig+0x5cc>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	f000 8100 	beq.w	80048c8 <HAL_RCC_OscConfig+0x7f8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80046c8:	4b5d      	ldr	r3, [pc, #372]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 80046ca:	691b      	ldr	r3, [r3, #16]
 80046cc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80046d0:	2b18      	cmp	r3, #24
 80046d2:	f000 80bb 	beq.w	800484c <HAL_RCC_OscConfig+0x77c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046da:	2b02      	cmp	r3, #2
 80046dc:	f040 8095 	bne.w	800480a <HAL_RCC_OscConfig+0x73a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046e0:	4b57      	ldr	r3, [pc, #348]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	4a56      	ldr	r2, [pc, #344]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 80046e6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80046ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046ec:	f7fd fad6 	bl	8001c9c <HAL_GetTick>
 80046f0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80046f2:	e008      	b.n	8004706 <HAL_RCC_OscConfig+0x636>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046f4:	f7fd fad2 	bl	8001c9c <HAL_GetTick>
 80046f8:	4602      	mov	r2, r0
 80046fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046fc:	1ad3      	subs	r3, r2, r3
 80046fe:	2b02      	cmp	r3, #2
 8004700:	d901      	bls.n	8004706 <HAL_RCC_OscConfig+0x636>
          {
            return HAL_TIMEOUT;
 8004702:	2303      	movs	r3, #3
 8004704:	e0e1      	b.n	80048ca <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004706:	4b4e      	ldr	r3, [pc, #312]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800470e:	2b00      	cmp	r3, #0
 8004710:	d1f0      	bne.n	80046f4 <HAL_RCC_OscConfig+0x624>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004712:	4b4b      	ldr	r3, [pc, #300]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 8004714:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004716:	4b4b      	ldr	r3, [pc, #300]	; (8004844 <HAL_RCC_OscConfig+0x774>)
 8004718:	4013      	ands	r3, r2
 800471a:	687a      	ldr	r2, [r7, #4]
 800471c:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800471e:	687a      	ldr	r2, [r7, #4]
 8004720:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004722:	0112      	lsls	r2, r2, #4
 8004724:	430a      	orrs	r2, r1
 8004726:	4946      	ldr	r1, [pc, #280]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 8004728:	4313      	orrs	r3, r2
 800472a:	628b      	str	r3, [r1, #40]	; 0x28
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004730:	3b01      	subs	r3, #1
 8004732:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800473a:	3b01      	subs	r3, #1
 800473c:	025b      	lsls	r3, r3, #9
 800473e:	b29b      	uxth	r3, r3
 8004740:	431a      	orrs	r2, r3
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004746:	3b01      	subs	r3, #1
 8004748:	041b      	lsls	r3, r3, #16
 800474a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800474e:	431a      	orrs	r2, r3
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004754:	3b01      	subs	r3, #1
 8004756:	061b      	lsls	r3, r3, #24
 8004758:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800475c:	4938      	ldr	r1, [pc, #224]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 800475e:	4313      	orrs	r3, r2
 8004760:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8004762:	4b37      	ldr	r3, [pc, #220]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 8004764:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004766:	4a36      	ldr	r2, [pc, #216]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 8004768:	f023 0301 	bic.w	r3, r3, #1
 800476c:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800476e:	4b34      	ldr	r3, [pc, #208]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 8004770:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004772:	4b35      	ldr	r3, [pc, #212]	; (8004848 <HAL_RCC_OscConfig+0x778>)
 8004774:	4013      	ands	r3, r2
 8004776:	687a      	ldr	r2, [r7, #4]
 8004778:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800477a:	00d2      	lsls	r2, r2, #3
 800477c:	4930      	ldr	r1, [pc, #192]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 800477e:	4313      	orrs	r3, r2
 8004780:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8004782:	4b2f      	ldr	r3, [pc, #188]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 8004784:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004786:	f023 020c 	bic.w	r2, r3, #12
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800478e:	492c      	ldr	r1, [pc, #176]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 8004790:	4313      	orrs	r3, r2
 8004792:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004794:	4b2a      	ldr	r3, [pc, #168]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 8004796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004798:	f023 0202 	bic.w	r2, r3, #2
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047a0:	4927      	ldr	r1, [pc, #156]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 80047a2:	4313      	orrs	r3, r2
 80047a4:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80047a6:	4b26      	ldr	r3, [pc, #152]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 80047a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047aa:	4a25      	ldr	r2, [pc, #148]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 80047ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047b0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80047b2:	4b23      	ldr	r3, [pc, #140]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 80047b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047b6:	4a22      	ldr	r2, [pc, #136]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 80047b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80047bc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80047be:	4b20      	ldr	r3, [pc, #128]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 80047c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047c2:	4a1f      	ldr	r2, [pc, #124]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 80047c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80047c8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 80047ca:	4b1d      	ldr	r3, [pc, #116]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 80047cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047ce:	4a1c      	ldr	r2, [pc, #112]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 80047d0:	f043 0301 	orr.w	r3, r3, #1
 80047d4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80047d6:	4b1a      	ldr	r3, [pc, #104]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a19      	ldr	r2, [pc, #100]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 80047dc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80047e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047e2:	f7fd fa5b 	bl	8001c9c <HAL_GetTick>
 80047e6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80047e8:	e008      	b.n	80047fc <HAL_RCC_OscConfig+0x72c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80047ea:	f7fd fa57 	bl	8001c9c <HAL_GetTick>
 80047ee:	4602      	mov	r2, r0
 80047f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047f2:	1ad3      	subs	r3, r2, r3
 80047f4:	2b02      	cmp	r3, #2
 80047f6:	d901      	bls.n	80047fc <HAL_RCC_OscConfig+0x72c>
          {
            return HAL_TIMEOUT;
 80047f8:	2303      	movs	r3, #3
 80047fa:	e066      	b.n	80048ca <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80047fc:	4b10      	ldr	r3, [pc, #64]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004804:	2b00      	cmp	r3, #0
 8004806:	d0f0      	beq.n	80047ea <HAL_RCC_OscConfig+0x71a>
 8004808:	e05e      	b.n	80048c8 <HAL_RCC_OscConfig+0x7f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800480a:	4b0d      	ldr	r3, [pc, #52]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	4a0c      	ldr	r2, [pc, #48]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 8004810:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004814:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004816:	f7fd fa41 	bl	8001c9c <HAL_GetTick>
 800481a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800481c:	e008      	b.n	8004830 <HAL_RCC_OscConfig+0x760>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800481e:	f7fd fa3d 	bl	8001c9c <HAL_GetTick>
 8004822:	4602      	mov	r2, r0
 8004824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004826:	1ad3      	subs	r3, r2, r3
 8004828:	2b02      	cmp	r3, #2
 800482a:	d901      	bls.n	8004830 <HAL_RCC_OscConfig+0x760>
          {
            return HAL_TIMEOUT;
 800482c:	2303      	movs	r3, #3
 800482e:	e04c      	b.n	80048ca <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004830:	4b03      	ldr	r3, [pc, #12]	; (8004840 <HAL_RCC_OscConfig+0x770>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004838:	2b00      	cmp	r3, #0
 800483a:	d1f0      	bne.n	800481e <HAL_RCC_OscConfig+0x74e>
 800483c:	e044      	b.n	80048c8 <HAL_RCC_OscConfig+0x7f8>
 800483e:	bf00      	nop
 8004840:	58024400 	.word	0x58024400
 8004844:	fffffc0c 	.word	0xfffffc0c
 8004848:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800484c:	4b21      	ldr	r3, [pc, #132]	; (80048d4 <HAL_RCC_OscConfig+0x804>)
 800484e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004850:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004852:	4b20      	ldr	r3, [pc, #128]	; (80048d4 <HAL_RCC_OscConfig+0x804>)
 8004854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004856:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800485c:	2b01      	cmp	r3, #1
 800485e:	d031      	beq.n	80048c4 <HAL_RCC_OscConfig+0x7f4>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004860:	693b      	ldr	r3, [r7, #16]
 8004862:	f003 0203 	and.w	r2, r3, #3
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800486a:	429a      	cmp	r2, r3
 800486c:	d12a      	bne.n	80048c4 <HAL_RCC_OscConfig+0x7f4>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	091b      	lsrs	r3, r3, #4
 8004872:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800487a:	429a      	cmp	r2, r3
 800487c:	d122      	bne.n	80048c4 <HAL_RCC_OscConfig+0x7f4>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004888:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800488a:	429a      	cmp	r2, r3
 800488c:	d11a      	bne.n	80048c4 <HAL_RCC_OscConfig+0x7f4>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	0a5b      	lsrs	r3, r3, #9
 8004892:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800489a:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800489c:	429a      	cmp	r2, r3
 800489e:	d111      	bne.n	80048c4 <HAL_RCC_OscConfig+0x7f4>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	0c1b      	lsrs	r3, r3, #16
 80048a4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048ac:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80048ae:	429a      	cmp	r2, r3
 80048b0:	d108      	bne.n	80048c4 <HAL_RCC_OscConfig+0x7f4>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	0e1b      	lsrs	r3, r3, #24
 80048b6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048be:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80048c0:	429a      	cmp	r2, r3
 80048c2:	d001      	beq.n	80048c8 <HAL_RCC_OscConfig+0x7f8>
      {
        return HAL_ERROR;
 80048c4:	2301      	movs	r3, #1
 80048c6:	e000      	b.n	80048ca <HAL_RCC_OscConfig+0x7fa>
      }
    }
  }
  return HAL_OK;
 80048c8:	2300      	movs	r3, #0
}
 80048ca:	4618      	mov	r0, r3
 80048cc:	3730      	adds	r7, #48	; 0x30
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bd80      	pop	{r7, pc}
 80048d2:	bf00      	nop
 80048d4:	58024400 	.word	0x58024400

080048d8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b086      	sub	sp, #24
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
 80048e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d101      	bne.n	80048ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80048e8:	2301      	movs	r3, #1
 80048ea:	e19c      	b.n	8004c26 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80048ec:	4b8a      	ldr	r3, [pc, #552]	; (8004b18 <HAL_RCC_ClockConfig+0x240>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f003 030f 	and.w	r3, r3, #15
 80048f4:	683a      	ldr	r2, [r7, #0]
 80048f6:	429a      	cmp	r2, r3
 80048f8:	d910      	bls.n	800491c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048fa:	4b87      	ldr	r3, [pc, #540]	; (8004b18 <HAL_RCC_ClockConfig+0x240>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f023 020f 	bic.w	r2, r3, #15
 8004902:	4985      	ldr	r1, [pc, #532]	; (8004b18 <HAL_RCC_ClockConfig+0x240>)
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	4313      	orrs	r3, r2
 8004908:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800490a:	4b83      	ldr	r3, [pc, #524]	; (8004b18 <HAL_RCC_ClockConfig+0x240>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f003 030f 	and.w	r3, r3, #15
 8004912:	683a      	ldr	r2, [r7, #0]
 8004914:	429a      	cmp	r2, r3
 8004916:	d001      	beq.n	800491c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004918:	2301      	movs	r3, #1
 800491a:	e184      	b.n	8004c26 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f003 0304 	and.w	r3, r3, #4
 8004924:	2b00      	cmp	r3, #0
 8004926:	d010      	beq.n	800494a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	691a      	ldr	r2, [r3, #16]
 800492c:	4b7b      	ldr	r3, [pc, #492]	; (8004b1c <HAL_RCC_ClockConfig+0x244>)
 800492e:	699b      	ldr	r3, [r3, #24]
 8004930:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004934:	429a      	cmp	r2, r3
 8004936:	d908      	bls.n	800494a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004938:	4b78      	ldr	r3, [pc, #480]	; (8004b1c <HAL_RCC_ClockConfig+0x244>)
 800493a:	699b      	ldr	r3, [r3, #24]
 800493c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	691b      	ldr	r3, [r3, #16]
 8004944:	4975      	ldr	r1, [pc, #468]	; (8004b1c <HAL_RCC_ClockConfig+0x244>)
 8004946:	4313      	orrs	r3, r2
 8004948:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f003 0308 	and.w	r3, r3, #8
 8004952:	2b00      	cmp	r3, #0
 8004954:	d010      	beq.n	8004978 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	695a      	ldr	r2, [r3, #20]
 800495a:	4b70      	ldr	r3, [pc, #448]	; (8004b1c <HAL_RCC_ClockConfig+0x244>)
 800495c:	69db      	ldr	r3, [r3, #28]
 800495e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004962:	429a      	cmp	r2, r3
 8004964:	d908      	bls.n	8004978 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004966:	4b6d      	ldr	r3, [pc, #436]	; (8004b1c <HAL_RCC_ClockConfig+0x244>)
 8004968:	69db      	ldr	r3, [r3, #28]
 800496a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	695b      	ldr	r3, [r3, #20]
 8004972:	496a      	ldr	r1, [pc, #424]	; (8004b1c <HAL_RCC_ClockConfig+0x244>)
 8004974:	4313      	orrs	r3, r2
 8004976:	61cb      	str	r3, [r1, #28]
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f003 0310 	and.w	r3, r3, #16
 8004980:	2b00      	cmp	r3, #0
 8004982:	d010      	beq.n	80049a6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
     if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	699a      	ldr	r2, [r3, #24]
 8004988:	4b64      	ldr	r3, [pc, #400]	; (8004b1c <HAL_RCC_ClockConfig+0x244>)
 800498a:	69db      	ldr	r3, [r3, #28]
 800498c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004990:	429a      	cmp	r2, r3
 8004992:	d908      	bls.n	80049a6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004994:	4b61      	ldr	r3, [pc, #388]	; (8004b1c <HAL_RCC_ClockConfig+0x244>)
 8004996:	69db      	ldr	r3, [r3, #28]
 8004998:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	699b      	ldr	r3, [r3, #24]
 80049a0:	495e      	ldr	r1, [pc, #376]	; (8004b1c <HAL_RCC_ClockConfig+0x244>)
 80049a2:	4313      	orrs	r3, r2
 80049a4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f003 0320 	and.w	r3, r3, #32
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d010      	beq.n	80049d4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
    }
#else
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	69da      	ldr	r2, [r3, #28]
 80049b6:	4b59      	ldr	r3, [pc, #356]	; (8004b1c <HAL_RCC_ClockConfig+0x244>)
 80049b8:	6a1b      	ldr	r3, [r3, #32]
 80049ba:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80049be:	429a      	cmp	r2, r3
 80049c0:	d908      	bls.n	80049d4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80049c2:	4b56      	ldr	r3, [pc, #344]	; (8004b1c <HAL_RCC_ClockConfig+0x244>)
 80049c4:	6a1b      	ldr	r3, [r3, #32]
 80049c6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	69db      	ldr	r3, [r3, #28]
 80049ce:	4953      	ldr	r1, [pc, #332]	; (8004b1c <HAL_RCC_ClockConfig+0x244>)
 80049d0:	4313      	orrs	r3, r2
 80049d2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f003 0302 	and.w	r3, r3, #2
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d010      	beq.n	8004a02 <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
        if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	68da      	ldr	r2, [r3, #12]
 80049e4:	4b4d      	ldr	r3, [pc, #308]	; (8004b1c <HAL_RCC_ClockConfig+0x244>)
 80049e6:	699b      	ldr	r3, [r3, #24]
 80049e8:	f003 030f 	and.w	r3, r3, #15
 80049ec:	429a      	cmp	r2, r3
 80049ee:	d908      	bls.n	8004a02 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049f0:	4b4a      	ldr	r3, [pc, #296]	; (8004b1c <HAL_RCC_ClockConfig+0x244>)
 80049f2:	699b      	ldr	r3, [r3, #24]
 80049f4:	f023 020f 	bic.w	r2, r3, #15
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	68db      	ldr	r3, [r3, #12]
 80049fc:	4947      	ldr	r1, [pc, #284]	; (8004b1c <HAL_RCC_ClockConfig+0x244>)
 80049fe:	4313      	orrs	r3, r2
 8004a00:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f003 0301 	and.w	r3, r3, #1
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d055      	beq.n	8004aba <HAL_RCC_ClockConfig+0x1e2>
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004a0e:	4b43      	ldr	r3, [pc, #268]	; (8004b1c <HAL_RCC_ClockConfig+0x244>)
 8004a10:	699b      	ldr	r3, [r3, #24]
 8004a12:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	689b      	ldr	r3, [r3, #8]
 8004a1a:	4940      	ldr	r1, [pc, #256]	; (8004b1c <HAL_RCC_ClockConfig+0x244>)
 8004a1c:	4313      	orrs	r3, r2
 8004a1e:	618b      	str	r3, [r1, #24]
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	2b02      	cmp	r3, #2
 8004a26:	d107      	bne.n	8004a38 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004a28:	4b3c      	ldr	r3, [pc, #240]	; (8004b1c <HAL_RCC_ClockConfig+0x244>)
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d121      	bne.n	8004a78 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004a34:	2301      	movs	r3, #1
 8004a36:	e0f6      	b.n	8004c26 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	2b03      	cmp	r3, #3
 8004a3e:	d107      	bne.n	8004a50 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004a40:	4b36      	ldr	r3, [pc, #216]	; (8004b1c <HAL_RCC_ClockConfig+0x244>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d115      	bne.n	8004a78 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	e0ea      	b.n	8004c26 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	d107      	bne.n	8004a68 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004a58:	4b30      	ldr	r3, [pc, #192]	; (8004b1c <HAL_RCC_ClockConfig+0x244>)
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d109      	bne.n	8004a78 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004a64:	2301      	movs	r3, #1
 8004a66:	e0de      	b.n	8004c26 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004a68:	4b2c      	ldr	r3, [pc, #176]	; (8004b1c <HAL_RCC_ClockConfig+0x244>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f003 0304 	and.w	r3, r3, #4
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d101      	bne.n	8004a78 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004a74:	2301      	movs	r3, #1
 8004a76:	e0d6      	b.n	8004c26 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004a78:	4b28      	ldr	r3, [pc, #160]	; (8004b1c <HAL_RCC_ClockConfig+0x244>)
 8004a7a:	691b      	ldr	r3, [r3, #16]
 8004a7c:	f023 0207 	bic.w	r2, r3, #7
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	685b      	ldr	r3, [r3, #4]
 8004a84:	4925      	ldr	r1, [pc, #148]	; (8004b1c <HAL_RCC_ClockConfig+0x244>)
 8004a86:	4313      	orrs	r3, r2
 8004a88:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a8a:	f7fd f907 	bl	8001c9c <HAL_GetTick>
 8004a8e:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a90:	e00a      	b.n	8004aa8 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a92:	f7fd f903 	bl	8001c9c <HAL_GetTick>
 8004a96:	4602      	mov	r2, r0
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	1ad3      	subs	r3, r2, r3
 8004a9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004aa0:	4293      	cmp	r3, r2
 8004aa2:	d901      	bls.n	8004aa8 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8004aa4:	2303      	movs	r3, #3
 8004aa6:	e0be      	b.n	8004c26 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004aa8:	4b1c      	ldr	r3, [pc, #112]	; (8004b1c <HAL_RCC_ClockConfig+0x244>)
 8004aaa:	691b      	ldr	r3, [r3, #16]
 8004aac:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	00db      	lsls	r3, r3, #3
 8004ab6:	429a      	cmp	r2, r3
 8004ab8:	d1eb      	bne.n	8004a92 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f003 0302 	and.w	r3, r3, #2
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d010      	beq.n	8004ae8 <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	68da      	ldr	r2, [r3, #12]
 8004aca:	4b14      	ldr	r3, [pc, #80]	; (8004b1c <HAL_RCC_ClockConfig+0x244>)
 8004acc:	699b      	ldr	r3, [r3, #24]
 8004ace:	f003 030f 	and.w	r3, r3, #15
 8004ad2:	429a      	cmp	r2, r3
 8004ad4:	d208      	bcs.n	8004ae8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ad6:	4b11      	ldr	r3, [pc, #68]	; (8004b1c <HAL_RCC_ClockConfig+0x244>)
 8004ad8:	699b      	ldr	r3, [r3, #24]
 8004ada:	f023 020f 	bic.w	r2, r3, #15
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	68db      	ldr	r3, [r3, #12]
 8004ae2:	490e      	ldr	r1, [pc, #56]	; (8004b1c <HAL_RCC_ClockConfig+0x244>)
 8004ae4:	4313      	orrs	r3, r2
 8004ae6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004ae8:	4b0b      	ldr	r3, [pc, #44]	; (8004b18 <HAL_RCC_ClockConfig+0x240>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f003 030f 	and.w	r3, r3, #15
 8004af0:	683a      	ldr	r2, [r7, #0]
 8004af2:	429a      	cmp	r2, r3
 8004af4:	d214      	bcs.n	8004b20 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004af6:	4b08      	ldr	r3, [pc, #32]	; (8004b18 <HAL_RCC_ClockConfig+0x240>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f023 020f 	bic.w	r2, r3, #15
 8004afe:	4906      	ldr	r1, [pc, #24]	; (8004b18 <HAL_RCC_ClockConfig+0x240>)
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	4313      	orrs	r3, r2
 8004b04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b06:	4b04      	ldr	r3, [pc, #16]	; (8004b18 <HAL_RCC_ClockConfig+0x240>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f003 030f 	and.w	r3, r3, #15
 8004b0e:	683a      	ldr	r2, [r7, #0]
 8004b10:	429a      	cmp	r2, r3
 8004b12:	d005      	beq.n	8004b20 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004b14:	2301      	movs	r3, #1
 8004b16:	e086      	b.n	8004c26 <HAL_RCC_ClockConfig+0x34e>
 8004b18:	52002000 	.word	0x52002000
 8004b1c:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f003 0304 	and.w	r3, r3, #4
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d010      	beq.n	8004b4e <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
   }
#else
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	691a      	ldr	r2, [r3, #16]
 8004b30:	4b3f      	ldr	r3, [pc, #252]	; (8004c30 <HAL_RCC_ClockConfig+0x358>)
 8004b32:	699b      	ldr	r3, [r3, #24]
 8004b34:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004b38:	429a      	cmp	r2, r3
 8004b3a:	d208      	bcs.n	8004b4e <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004b3c:	4b3c      	ldr	r3, [pc, #240]	; (8004c30 <HAL_RCC_ClockConfig+0x358>)
 8004b3e:	699b      	ldr	r3, [r3, #24]
 8004b40:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	691b      	ldr	r3, [r3, #16]
 8004b48:	4939      	ldr	r1, [pc, #228]	; (8004c30 <HAL_RCC_ClockConfig+0x358>)
 8004b4a:	4313      	orrs	r3, r2
 8004b4c:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f003 0308 	and.w	r3, r3, #8
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d010      	beq.n	8004b7c <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
   }
#else
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	695a      	ldr	r2, [r3, #20]
 8004b5e:	4b34      	ldr	r3, [pc, #208]	; (8004c30 <HAL_RCC_ClockConfig+0x358>)
 8004b60:	69db      	ldr	r3, [r3, #28]
 8004b62:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004b66:	429a      	cmp	r2, r3
 8004b68:	d208      	bcs.n	8004b7c <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004b6a:	4b31      	ldr	r3, [pc, #196]	; (8004c30 <HAL_RCC_ClockConfig+0x358>)
 8004b6c:	69db      	ldr	r3, [r3, #28]
 8004b6e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	695b      	ldr	r3, [r3, #20]
 8004b76:	492e      	ldr	r1, [pc, #184]	; (8004c30 <HAL_RCC_ClockConfig+0x358>)
 8004b78:	4313      	orrs	r3, r2
 8004b7a:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f003 0310 	and.w	r3, r3, #16
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d010      	beq.n	8004baa <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
   }
#else
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	699a      	ldr	r2, [r3, #24]
 8004b8c:	4b28      	ldr	r3, [pc, #160]	; (8004c30 <HAL_RCC_ClockConfig+0x358>)
 8004b8e:	69db      	ldr	r3, [r3, #28]
 8004b90:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004b94:	429a      	cmp	r2, r3
 8004b96:	d208      	bcs.n	8004baa <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004b98:	4b25      	ldr	r3, [pc, #148]	; (8004c30 <HAL_RCC_ClockConfig+0x358>)
 8004b9a:	69db      	ldr	r3, [r3, #28]
 8004b9c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	699b      	ldr	r3, [r3, #24]
 8004ba4:	4922      	ldr	r1, [pc, #136]	; (8004c30 <HAL_RCC_ClockConfig+0x358>)
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f003 0320 	and.w	r3, r3, #32
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d010      	beq.n	8004bd8 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
   }
#else
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	69da      	ldr	r2, [r3, #28]
 8004bba:	4b1d      	ldr	r3, [pc, #116]	; (8004c30 <HAL_RCC_ClockConfig+0x358>)
 8004bbc:	6a1b      	ldr	r3, [r3, #32]
 8004bbe:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004bc2:	429a      	cmp	r2, r3
 8004bc4:	d208      	bcs.n	8004bd8 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8004bc6:	4b1a      	ldr	r3, [pc, #104]	; (8004c30 <HAL_RCC_ClockConfig+0x358>)
 8004bc8:	6a1b      	ldr	r3, [r3, #32]
 8004bca:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	69db      	ldr	r3, [r3, #28]
 8004bd2:	4917      	ldr	r1, [pc, #92]	; (8004c30 <HAL_RCC_ClockConfig+0x358>)
 8004bd4:	4313      	orrs	r3, r2
 8004bd6:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8004bd8:	f000 f834 	bl	8004c44 <HAL_RCC_GetSysClockFreq>
 8004bdc:	4602      	mov	r2, r0
 8004bde:	4b14      	ldr	r3, [pc, #80]	; (8004c30 <HAL_RCC_ClockConfig+0x358>)
 8004be0:	699b      	ldr	r3, [r3, #24]
 8004be2:	0a1b      	lsrs	r3, r3, #8
 8004be4:	f003 030f 	and.w	r3, r3, #15
 8004be8:	4912      	ldr	r1, [pc, #72]	; (8004c34 <HAL_RCC_ClockConfig+0x35c>)
 8004bea:	5ccb      	ldrb	r3, [r1, r3]
 8004bec:	f003 031f 	and.w	r3, r3, #31
 8004bf0:	fa22 f303 	lsr.w	r3, r2, r3
 8004bf4:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8004bf6:	4b0e      	ldr	r3, [pc, #56]	; (8004c30 <HAL_RCC_ClockConfig+0x358>)
 8004bf8:	699b      	ldr	r3, [r3, #24]
 8004bfa:	f003 030f 	and.w	r3, r3, #15
 8004bfe:	4a0d      	ldr	r2, [pc, #52]	; (8004c34 <HAL_RCC_ClockConfig+0x35c>)
 8004c00:	5cd3      	ldrb	r3, [r2, r3]
 8004c02:	f003 031f 	and.w	r3, r3, #31
 8004c06:	693a      	ldr	r2, [r7, #16]
 8004c08:	fa22 f303 	lsr.w	r3, r2, r3
 8004c0c:	4a0a      	ldr	r2, [pc, #40]	; (8004c38 <HAL_RCC_ClockConfig+0x360>)
 8004c0e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004c10:	4a0a      	ldr	r2, [pc, #40]	; (8004c3c <HAL_RCC_ClockConfig+0x364>)
 8004c12:	693b      	ldr	r3, [r7, #16]
 8004c14:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8004c16:	4b0a      	ldr	r3, [pc, #40]	; (8004c40 <HAL_RCC_ClockConfig+0x368>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	f7fc fc30 	bl	8001480 <HAL_InitTick>
 8004c20:	4603      	mov	r3, r0
 8004c22:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004c24:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c26:	4618      	mov	r0, r3
 8004c28:	3718      	adds	r7, #24
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	bd80      	pop	{r7, pc}
 8004c2e:	bf00      	nop
 8004c30:	58024400 	.word	0x58024400
 8004c34:	0800c69c 	.word	0x0800c69c
 8004c38:	24000004 	.word	0x24000004
 8004c3c:	24000000 	.word	0x24000000
 8004c40:	24000008 	.word	0x24000008

08004c44 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c44:	b480      	push	{r7}
 8004c46:	b089      	sub	sp, #36	; 0x24
 8004c48:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004c4a:	4bb3      	ldr	r3, [pc, #716]	; (8004f18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004c4c:	691b      	ldr	r3, [r3, #16]
 8004c4e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004c52:	2b18      	cmp	r3, #24
 8004c54:	f200 8155 	bhi.w	8004f02 <HAL_RCC_GetSysClockFreq+0x2be>
 8004c58:	a201      	add	r2, pc, #4	; (adr r2, 8004c60 <HAL_RCC_GetSysClockFreq+0x1c>)
 8004c5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c5e:	bf00      	nop
 8004c60:	08004cc5 	.word	0x08004cc5
 8004c64:	08004f03 	.word	0x08004f03
 8004c68:	08004f03 	.word	0x08004f03
 8004c6c:	08004f03 	.word	0x08004f03
 8004c70:	08004f03 	.word	0x08004f03
 8004c74:	08004f03 	.word	0x08004f03
 8004c78:	08004f03 	.word	0x08004f03
 8004c7c:	08004f03 	.word	0x08004f03
 8004c80:	08004ceb 	.word	0x08004ceb
 8004c84:	08004f03 	.word	0x08004f03
 8004c88:	08004f03 	.word	0x08004f03
 8004c8c:	08004f03 	.word	0x08004f03
 8004c90:	08004f03 	.word	0x08004f03
 8004c94:	08004f03 	.word	0x08004f03
 8004c98:	08004f03 	.word	0x08004f03
 8004c9c:	08004f03 	.word	0x08004f03
 8004ca0:	08004cf1 	.word	0x08004cf1
 8004ca4:	08004f03 	.word	0x08004f03
 8004ca8:	08004f03 	.word	0x08004f03
 8004cac:	08004f03 	.word	0x08004f03
 8004cb0:	08004f03 	.word	0x08004f03
 8004cb4:	08004f03 	.word	0x08004f03
 8004cb8:	08004f03 	.word	0x08004f03
 8004cbc:	08004f03 	.word	0x08004f03
 8004cc0:	08004cf7 	.word	0x08004cf7
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004cc4:	4b94      	ldr	r3, [pc, #592]	; (8004f18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f003 0320 	and.w	r3, r3, #32
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d009      	beq.n	8004ce4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004cd0:	4b91      	ldr	r3, [pc, #580]	; (8004f18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	08db      	lsrs	r3, r3, #3
 8004cd6:	f003 0303 	and.w	r3, r3, #3
 8004cda:	4a90      	ldr	r2, [pc, #576]	; (8004f1c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004cdc:	fa22 f303 	lsr.w	r3, r2, r3
 8004ce0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8004ce2:	e111      	b.n	8004f08 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004ce4:	4b8d      	ldr	r3, [pc, #564]	; (8004f1c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004ce6:	61bb      	str	r3, [r7, #24]
    break;
 8004ce8:	e10e      	b.n	8004f08 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8004cea:	4b8d      	ldr	r3, [pc, #564]	; (8004f20 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004cec:	61bb      	str	r3, [r7, #24]
    break;
 8004cee:	e10b      	b.n	8004f08 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8004cf0:	4b8c      	ldr	r3, [pc, #560]	; (8004f24 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004cf2:	61bb      	str	r3, [r7, #24]
    break;
 8004cf4:	e108      	b.n	8004f08 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004cf6:	4b88      	ldr	r3, [pc, #544]	; (8004f18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004cf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cfa:	f003 0303 	and.w	r3, r3, #3
 8004cfe:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8004d00:	4b85      	ldr	r3, [pc, #532]	; (8004f18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d04:	091b      	lsrs	r3, r3, #4
 8004d06:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004d0a:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004d0c:	4b82      	ldr	r3, [pc, #520]	; (8004f18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d10:	f003 0301 	and.w	r3, r3, #1
 8004d14:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8004d16:	4b80      	ldr	r3, [pc, #512]	; (8004f18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d1a:	08db      	lsrs	r3, r3, #3
 8004d1c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004d20:	68fa      	ldr	r2, [r7, #12]
 8004d22:	fb02 f303 	mul.w	r3, r2, r3
 8004d26:	ee07 3a90 	vmov	s15, r3
 8004d2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d2e:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8004d32:	693b      	ldr	r3, [r7, #16]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	f000 80e1 	beq.w	8004efc <HAL_RCC_GetSysClockFreq+0x2b8>
 8004d3a:	697b      	ldr	r3, [r7, #20]
 8004d3c:	2b02      	cmp	r3, #2
 8004d3e:	f000 8083 	beq.w	8004e48 <HAL_RCC_GetSysClockFreq+0x204>
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	2b02      	cmp	r3, #2
 8004d46:	f200 80a1 	bhi.w	8004e8c <HAL_RCC_GetSysClockFreq+0x248>
 8004d4a:	697b      	ldr	r3, [r7, #20]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d003      	beq.n	8004d58 <HAL_RCC_GetSysClockFreq+0x114>
 8004d50:	697b      	ldr	r3, [r7, #20]
 8004d52:	2b01      	cmp	r3, #1
 8004d54:	d056      	beq.n	8004e04 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004d56:	e099      	b.n	8004e8c <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004d58:	4b6f      	ldr	r3, [pc, #444]	; (8004f18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f003 0320 	and.w	r3, r3, #32
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d02d      	beq.n	8004dc0 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004d64:	4b6c      	ldr	r3, [pc, #432]	; (8004f18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	08db      	lsrs	r3, r3, #3
 8004d6a:	f003 0303 	and.w	r3, r3, #3
 8004d6e:	4a6b      	ldr	r2, [pc, #428]	; (8004f1c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004d70:	fa22 f303 	lsr.w	r3, r2, r3
 8004d74:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	ee07 3a90 	vmov	s15, r3
 8004d7c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d80:	693b      	ldr	r3, [r7, #16]
 8004d82:	ee07 3a90 	vmov	s15, r3
 8004d86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d8e:	4b62      	ldr	r3, [pc, #392]	; (8004f18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d96:	ee07 3a90 	vmov	s15, r3
 8004d9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d9e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004da2:	eddf 5a61 	vldr	s11, [pc, #388]	; 8004f28 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004da6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004daa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004dae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004db2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004db6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004dba:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8004dbe:	e087      	b.n	8004ed0 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004dc0:	693b      	ldr	r3, [r7, #16]
 8004dc2:	ee07 3a90 	vmov	s15, r3
 8004dc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004dca:	eddf 6a58 	vldr	s13, [pc, #352]	; 8004f2c <HAL_RCC_GetSysClockFreq+0x2e8>
 8004dce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004dd2:	4b51      	ldr	r3, [pc, #324]	; (8004f18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004dda:	ee07 3a90 	vmov	s15, r3
 8004dde:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004de2:	ed97 6a02 	vldr	s12, [r7, #8]
 8004de6:	eddf 5a50 	vldr	s11, [pc, #320]	; 8004f28 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004dea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004dee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004df2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004df6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004dfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004dfe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004e02:	e065      	b.n	8004ed0 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004e04:	693b      	ldr	r3, [r7, #16]
 8004e06:	ee07 3a90 	vmov	s15, r3
 8004e0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e0e:	eddf 6a48 	vldr	s13, [pc, #288]	; 8004f30 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004e12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e16:	4b40      	ldr	r3, [pc, #256]	; (8004f18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e1e:	ee07 3a90 	vmov	s15, r3
 8004e22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e26:	ed97 6a02 	vldr	s12, [r7, #8]
 8004e2a:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8004f28 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004e2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e36:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004e3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e42:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004e46:	e043      	b.n	8004ed0 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004e48:	693b      	ldr	r3, [r7, #16]
 8004e4a:	ee07 3a90 	vmov	s15, r3
 8004e4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e52:	eddf 6a38 	vldr	s13, [pc, #224]	; 8004f34 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004e56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e5a:	4b2f      	ldr	r3, [pc, #188]	; (8004f18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e62:	ee07 3a90 	vmov	s15, r3
 8004e66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e6a:	ed97 6a02 	vldr	s12, [r7, #8]
 8004e6e:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8004f28 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004e72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e7a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004e7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e86:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004e8a:	e021      	b.n	8004ed0 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004e8c:	693b      	ldr	r3, [r7, #16]
 8004e8e:	ee07 3a90 	vmov	s15, r3
 8004e92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e96:	eddf 6a26 	vldr	s13, [pc, #152]	; 8004f30 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004e9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e9e:	4b1e      	ldr	r3, [pc, #120]	; (8004f18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ea2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ea6:	ee07 3a90 	vmov	s15, r3
 8004eaa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004eae:	ed97 6a02 	vldr	s12, [r7, #8]
 8004eb2:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8004f28 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004eb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004eba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004ebe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004ec2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ec6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004eca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004ece:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8004ed0:	4b11      	ldr	r3, [pc, #68]	; (8004f18 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004ed2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ed4:	0a5b      	lsrs	r3, r3, #9
 8004ed6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004eda:	3301      	adds	r3, #1
 8004edc:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	ee07 3a90 	vmov	s15, r3
 8004ee4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004ee8:	edd7 6a07 	vldr	s13, [r7, #28]
 8004eec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ef0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004ef4:	ee17 3a90 	vmov	r3, s15
 8004ef8:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8004efa:	e005      	b.n	8004f08 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8004efc:	2300      	movs	r3, #0
 8004efe:	61bb      	str	r3, [r7, #24]
    break;
 8004f00:	e002      	b.n	8004f08 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8004f02:	4b07      	ldr	r3, [pc, #28]	; (8004f20 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004f04:	61bb      	str	r3, [r7, #24]
    break;
 8004f06:	bf00      	nop
  }

  return sysclockfreq;
 8004f08:	69bb      	ldr	r3, [r7, #24]
}
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	3724      	adds	r7, #36	; 0x24
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f14:	4770      	bx	lr
 8004f16:	bf00      	nop
 8004f18:	58024400 	.word	0x58024400
 8004f1c:	03d09000 	.word	0x03d09000
 8004f20:	003d0900 	.word	0x003d0900
 8004f24:	016e3600 	.word	0x016e3600
 8004f28:	46000000 	.word	0x46000000
 8004f2c:	4c742400 	.word	0x4c742400
 8004f30:	4a742400 	.word	0x4a742400
 8004f34:	4bb71b00 	.word	0x4bb71b00

08004f38 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b082      	sub	sp, #8
 8004f3c:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 8004f3e:	f7ff fe81 	bl	8004c44 <HAL_RCC_GetSysClockFreq>
 8004f42:	4602      	mov	r2, r0
 8004f44:	4b10      	ldr	r3, [pc, #64]	; (8004f88 <HAL_RCC_GetHCLKFreq+0x50>)
 8004f46:	699b      	ldr	r3, [r3, #24]
 8004f48:	0a1b      	lsrs	r3, r3, #8
 8004f4a:	f003 030f 	and.w	r3, r3, #15
 8004f4e:	490f      	ldr	r1, [pc, #60]	; (8004f8c <HAL_RCC_GetHCLKFreq+0x54>)
 8004f50:	5ccb      	ldrb	r3, [r1, r3]
 8004f52:	f003 031f 	and.w	r3, r3, #31
 8004f56:	fa22 f303 	lsr.w	r3, r2, r3
 8004f5a:	607b      	str	r3, [r7, #4]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8004f5c:	4b0a      	ldr	r3, [pc, #40]	; (8004f88 <HAL_RCC_GetHCLKFreq+0x50>)
 8004f5e:	699b      	ldr	r3, [r3, #24]
 8004f60:	f003 030f 	and.w	r3, r3, #15
 8004f64:	4a09      	ldr	r2, [pc, #36]	; (8004f8c <HAL_RCC_GetHCLKFreq+0x54>)
 8004f66:	5cd3      	ldrb	r3, [r2, r3]
 8004f68:	f003 031f 	and.w	r3, r3, #31
 8004f6c:	687a      	ldr	r2, [r7, #4]
 8004f6e:	fa22 f303 	lsr.w	r3, r2, r3
 8004f72:	4a07      	ldr	r2, [pc, #28]	; (8004f90 <HAL_RCC_GetHCLKFreq+0x58>)
 8004f74:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004f76:	4a07      	ldr	r2, [pc, #28]	; (8004f94 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004f7c:	4b04      	ldr	r3, [pc, #16]	; (8004f90 <HAL_RCC_GetHCLKFreq+0x58>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
}
 8004f80:	4618      	mov	r0, r3
 8004f82:	3708      	adds	r7, #8
 8004f84:	46bd      	mov	sp, r7
 8004f86:	bd80      	pop	{r7, pc}
 8004f88:	58024400 	.word	0x58024400
 8004f8c:	0800c69c 	.word	0x0800c69c
 8004f90:	24000004 	.word	0x24000004
 8004f94:	24000000 	.word	0x24000000

08004f98 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 8004f9c:	f7ff ffcc 	bl	8004f38 <HAL_RCC_GetHCLKFreq>
 8004fa0:	4602      	mov	r2, r0
 8004fa2:	4b06      	ldr	r3, [pc, #24]	; (8004fbc <HAL_RCC_GetPCLK1Freq+0x24>)
 8004fa4:	69db      	ldr	r3, [r3, #28]
 8004fa6:	091b      	lsrs	r3, r3, #4
 8004fa8:	f003 0307 	and.w	r3, r3, #7
 8004fac:	4904      	ldr	r1, [pc, #16]	; (8004fc0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004fae:	5ccb      	ldrb	r3, [r1, r3]
 8004fb0:	f003 031f 	and.w	r3, r3, #31
 8004fb4:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8004fb8:	4618      	mov	r0, r3
 8004fba:	bd80      	pop	{r7, pc}
 8004fbc:	58024400 	.word	0x58024400
 8004fc0:	0800c69c 	.word	0x0800c69c

08004fc4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
 8004fc8:	f7ff ffb6 	bl	8004f38 <HAL_RCC_GetHCLKFreq>
 8004fcc:	4602      	mov	r2, r0
 8004fce:	4b06      	ldr	r3, [pc, #24]	; (8004fe8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004fd0:	69db      	ldr	r3, [r3, #28]
 8004fd2:	0a1b      	lsrs	r3, r3, #8
 8004fd4:	f003 0307 	and.w	r3, r3, #7
 8004fd8:	4904      	ldr	r1, [pc, #16]	; (8004fec <HAL_RCC_GetPCLK2Freq+0x28>)
 8004fda:	5ccb      	ldrb	r3, [r1, r3]
 8004fdc:	f003 031f 	and.w	r3, r3, #31
 8004fe0:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	bd80      	pop	{r7, pc}
 8004fe8:	58024400 	.word	0x58024400
 8004fec:	0800c69c 	.word	0x0800c69c

08004ff0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004ff0:	b480      	push	{r7}
 8004ff2:	b083      	sub	sp, #12
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
 8004ff8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	223f      	movs	r2, #63	; 0x3f
 8004ffe:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005000:	4b1a      	ldr	r3, [pc, #104]	; (800506c <HAL_RCC_GetClockConfig+0x7c>)
 8005002:	691b      	ldr	r3, [r3, #16]
 8005004:	f003 0207 	and.w	r2, r3, #7
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	605a      	str	r2, [r3, #4]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
#else
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE);
 800500c:	4b17      	ldr	r3, [pc, #92]	; (800506c <HAL_RCC_GetClockConfig+0x7c>)
 800500e:	699b      	ldr	r3, [r3, #24]
 8005010:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE);
 8005018:	4b14      	ldr	r3, [pc, #80]	; (800506c <HAL_RCC_GetClockConfig+0x7c>)
 800501a:	699b      	ldr	r3, [r3, #24]
 800501c:	f003 020f 	and.w	r2, r3, #15
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE);
 8005024:	4b11      	ldr	r3, [pc, #68]	; (800506c <HAL_RCC_GetClockConfig+0x7c>)
 8005026:	699b      	ldr	r3, [r3, #24]
 8005028:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1);
 8005030:	4b0e      	ldr	r3, [pc, #56]	; (800506c <HAL_RCC_GetClockConfig+0x7c>)
 8005032:	69db      	ldr	r3, [r3, #28]
 8005034:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2);
 800503c:	4b0b      	ldr	r3, [pc, #44]	; (800506c <HAL_RCC_GetClockConfig+0x7c>)
 800503e:	69db      	ldr	r3, [r3, #28]
 8005040:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
 8005048:	4b08      	ldr	r3, [pc, #32]	; (800506c <HAL_RCC_GetClockConfig+0x7c>)
 800504a:	6a1b      	ldr	r3, [r3, #32]
 800504c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	61da      	str	r2, [r3, #28]
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005054:	4b06      	ldr	r3, [pc, #24]	; (8005070 <HAL_RCC_GetClockConfig+0x80>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f003 020f 	and.w	r2, r3, #15
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	601a      	str	r2, [r3, #0]
}
 8005060:	bf00      	nop
 8005062:	370c      	adds	r7, #12
 8005064:	46bd      	mov	sp, r7
 8005066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506a:	4770      	bx	lr
 800506c:	58024400 	.word	0x58024400
 8005070:	52002000 	.word	0x52002000

08005074 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b086      	sub	sp, #24
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800507c:	2300      	movs	r3, #0
 800507e:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005080:	2300      	movs	r3, #0
 8005082:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800508c:	2b00      	cmp	r3, #0
 800508e:	d03f      	beq.n	8005110 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005094:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005098:	d02a      	beq.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800509a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800509e:	d824      	bhi.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0x76>
 80050a0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80050a4:	d018      	beq.n	80050d8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80050a6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80050aa:	d81e      	bhi.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0x76>
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d003      	beq.n	80050b8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80050b0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80050b4:	d007      	beq.n	80050c6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80050b6:	e018      	b.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80050b8:	4ba6      	ldr	r3, [pc, #664]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80050ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050bc:	4aa5      	ldr	r2, [pc, #660]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80050be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80050c2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80050c4:	e015      	b.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	3304      	adds	r3, #4
 80050ca:	2102      	movs	r1, #2
 80050cc:	4618      	mov	r0, r3
 80050ce:	f001 f99b 	bl	8006408 <RCCEx_PLL2_Config>
 80050d2:	4603      	mov	r3, r0
 80050d4:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80050d6:	e00c      	b.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	3324      	adds	r3, #36	; 0x24
 80050dc:	2102      	movs	r1, #2
 80050de:	4618      	mov	r0, r3
 80050e0:	f001 fa44 	bl	800656c <RCCEx_PLL3_Config>
 80050e4:	4603      	mov	r3, r0
 80050e6:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80050e8:	e003      	b.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80050ea:	2301      	movs	r3, #1
 80050ec:	75fb      	strb	r3, [r7, #23]
      break;
 80050ee:	e000      	b.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80050f0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80050f2:	7dfb      	ldrb	r3, [r7, #23]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d109      	bne.n	800510c <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80050f8:	4b96      	ldr	r3, [pc, #600]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80050fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050fc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005104:	4993      	ldr	r1, [pc, #588]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005106:	4313      	orrs	r3, r2
 8005108:	650b      	str	r3, [r1, #80]	; 0x50
 800510a:	e001      	b.n	8005110 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800510c:	7dfb      	ldrb	r3, [r7, #23]
 800510e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005118:	2b00      	cmp	r3, #0
 800511a:	d03d      	beq.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005120:	2b04      	cmp	r3, #4
 8005122:	d826      	bhi.n	8005172 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005124:	a201      	add	r2, pc, #4	; (adr r2, 800512c <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8005126:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800512a:	bf00      	nop
 800512c:	08005141 	.word	0x08005141
 8005130:	0800514f 	.word	0x0800514f
 8005134:	08005161 	.word	0x08005161
 8005138:	08005179 	.word	0x08005179
 800513c:	08005179 	.word	0x08005179
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005140:	4b84      	ldr	r3, [pc, #528]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005142:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005144:	4a83      	ldr	r2, [pc, #524]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005146:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800514a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800514c:	e015      	b.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	3304      	adds	r3, #4
 8005152:	2100      	movs	r1, #0
 8005154:	4618      	mov	r0, r3
 8005156:	f001 f957 	bl	8006408 <RCCEx_PLL2_Config>
 800515a:	4603      	mov	r3, r0
 800515c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800515e:	e00c      	b.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	3324      	adds	r3, #36	; 0x24
 8005164:	2100      	movs	r1, #0
 8005166:	4618      	mov	r0, r3
 8005168:	f001 fa00 	bl	800656c <RCCEx_PLL3_Config>
 800516c:	4603      	mov	r3, r0
 800516e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005170:	e003      	b.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005172:	2301      	movs	r3, #1
 8005174:	75fb      	strb	r3, [r7, #23]
      break;
 8005176:	e000      	b.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8005178:	bf00      	nop
    }

    if(ret == HAL_OK)
 800517a:	7dfb      	ldrb	r3, [r7, #23]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d109      	bne.n	8005194 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005180:	4b74      	ldr	r3, [pc, #464]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005182:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005184:	f023 0207 	bic.w	r2, r3, #7
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800518c:	4971      	ldr	r1, [pc, #452]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800518e:	4313      	orrs	r3, r2
 8005190:	650b      	str	r3, [r1, #80]	; 0x50
 8005192:	e001      	b.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005194:	7dfb      	ldrb	r3, [r7, #23]
 8005196:	75bb      	strb	r3, [r7, #22]

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d04a      	beq.n	800523a <HAL_RCCEx_PeriphCLKConfig+0x1c6>
  {
    switch(PeriphClkInit->Sai2AClockSelection)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051a8:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80051ac:	d031      	beq.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0x19e>
 80051ae:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80051b2:	d82b      	bhi.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x198>
 80051b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80051b8:	d02d      	beq.n	8005216 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 80051ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80051be:	d825      	bhi.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x198>
 80051c0:	2bc0      	cmp	r3, #192	; 0xc0
 80051c2:	d02a      	beq.n	800521a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80051c4:	2bc0      	cmp	r3, #192	; 0xc0
 80051c6:	d821      	bhi.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x198>
 80051c8:	2b80      	cmp	r3, #128	; 0x80
 80051ca:	d016      	beq.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x186>
 80051cc:	2b80      	cmp	r3, #128	; 0x80
 80051ce:	d81d      	bhi.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x198>
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d002      	beq.n	80051da <HAL_RCCEx_PeriphCLKConfig+0x166>
 80051d4:	2b40      	cmp	r3, #64	; 0x40
 80051d6:	d007      	beq.n	80051e8 <HAL_RCCEx_PeriphCLKConfig+0x174>
 80051d8:	e018      	b.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
    case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
      /* Enable SAI2A Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80051da:	4b5e      	ldr	r3, [pc, #376]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80051dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051de:	4a5d      	ldr	r2, [pc, #372]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80051e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80051e4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 80051e6:	e019      	b.n	800521c <HAL_RCCEx_PeriphCLKConfig+0x1a8>

    case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	3304      	adds	r3, #4
 80051ec:	2100      	movs	r1, #0
 80051ee:	4618      	mov	r0, r3
 80051f0:	f001 f90a 	bl	8006408 <RCCEx_PLL2_Config>
 80051f4:	4603      	mov	r3, r0
 80051f6:	75fb      	strb	r3, [r7, #23]

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 80051f8:	e010      	b.n	800521c <HAL_RCCEx_PeriphCLKConfig+0x1a8>

    case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	3324      	adds	r3, #36	; 0x24
 80051fe:	2100      	movs	r1, #0
 8005200:	4618      	mov	r0, r3
 8005202:	f001 f9b3 	bl	800656c <RCCEx_PLL3_Config>
 8005206:	4603      	mov	r3, r0
 8005208:	75fb      	strb	r3, [r7, #23]

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 800520a:	e007      	b.n	800521c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      /* SPDIF clock is used as source of SAI2A clock */
      /* SAI2A clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800520c:	2301      	movs	r3, #1
 800520e:	75fb      	strb	r3, [r7, #23]
      break;
 8005210:	e004      	b.n	800521c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      break;
 8005212:	bf00      	nop
 8005214:	e002      	b.n	800521c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      break;
 8005216:	bf00      	nop
 8005218:	e000      	b.n	800521c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      break;
 800521a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800521c:	7dfb      	ldrb	r3, [r7, #23]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d109      	bne.n	8005236 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 8005222:	4b4c      	ldr	r3, [pc, #304]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005224:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005226:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800522e:	4949      	ldr	r1, [pc, #292]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005230:	4313      	orrs	r3, r2
 8005232:	650b      	str	r3, [r1, #80]	; 0x50
 8005234:	e001      	b.n	800523a <HAL_RCCEx_PeriphCLKConfig+0x1c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005236:	7dfb      	ldrb	r3, [r7, #23]
 8005238:	75bb      	strb	r3, [r7, #22]
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005242:	2b00      	cmp	r3, #0
 8005244:	d04f      	beq.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    switch(PeriphClkInit->Sai2BClockSelection)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800524a:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 800524e:	d036      	beq.n	80052be <HAL_RCCEx_PeriphCLKConfig+0x24a>
 8005250:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 8005254:	d830      	bhi.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0x244>
 8005256:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800525a:	d032      	beq.n	80052c2 <HAL_RCCEx_PeriphCLKConfig+0x24e>
 800525c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005260:	d82a      	bhi.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0x244>
 8005262:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005266:	d02e      	beq.n	80052c6 <HAL_RCCEx_PeriphCLKConfig+0x252>
 8005268:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800526c:	d824      	bhi.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0x244>
 800526e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005272:	d018      	beq.n	80052a6 <HAL_RCCEx_PeriphCLKConfig+0x232>
 8005274:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005278:	d81e      	bhi.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0x244>
 800527a:	2b00      	cmp	r3, #0
 800527c:	d003      	beq.n	8005286 <HAL_RCCEx_PeriphCLKConfig+0x212>
 800527e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005282:	d007      	beq.n	8005294 <HAL_RCCEx_PeriphCLKConfig+0x220>
 8005284:	e018      	b.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0x244>
    {
    case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005286:	4b33      	ldr	r3, [pc, #204]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005288:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800528a:	4a32      	ldr	r2, [pc, #200]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800528c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005290:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 8005292:	e019      	b.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0x254>

    case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	3304      	adds	r3, #4
 8005298:	2100      	movs	r1, #0
 800529a:	4618      	mov	r0, r3
 800529c:	f001 f8b4 	bl	8006408 <RCCEx_PLL2_Config>
 80052a0:	4603      	mov	r3, r0
 80052a2:	75fb      	strb	r3, [r7, #23]

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 80052a4:	e010      	b.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0x254>

    case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	3324      	adds	r3, #36	; 0x24
 80052aa:	2100      	movs	r1, #0
 80052ac:	4618      	mov	r0, r3
 80052ae:	f001 f95d 	bl	800656c <RCCEx_PLL3_Config>
 80052b2:	4603      	mov	r3, r0
 80052b4:	75fb      	strb	r3, [r7, #23]

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 80052b6:	e007      	b.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0x254>
      /* SPDIF clock is used as source of SAI2B clock */
      /* SAI2B clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80052b8:	2301      	movs	r3, #1
 80052ba:	75fb      	strb	r3, [r7, #23]
      break;
 80052bc:	e004      	b.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0x254>
      break;
 80052be:	bf00      	nop
 80052c0:	e002      	b.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0x254>
      break;
 80052c2:	bf00      	nop
 80052c4:	e000      	b.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0x254>
      break;
 80052c6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80052c8:	7dfb      	ldrb	r3, [r7, #23]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d109      	bne.n	80052e2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 80052ce:	4b21      	ldr	r3, [pc, #132]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80052d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052d2:	f423 6260 	bic.w	r2, r3, #3584	; 0xe00
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052da:	491e      	ldr	r1, [pc, #120]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80052dc:	4313      	orrs	r3, r2
 80052de:	650b      	str	r3, [r1, #80]	; 0x50
 80052e0:	e001      	b.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0x272>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052e2:	7dfb      	ldrb	r3, [r7, #23]
 80052e4:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d034      	beq.n	800535c <HAL_RCCEx_PeriphCLKConfig+0x2e8>
  {
    switch(PeriphClkInit->OspiClockSelection)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80052f6:	2b30      	cmp	r3, #48	; 0x30
 80052f8:	d01c      	beq.n	8005334 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 80052fa:	2b30      	cmp	r3, #48	; 0x30
 80052fc:	d817      	bhi.n	800532e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 80052fe:	2b20      	cmp	r3, #32
 8005300:	d00c      	beq.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005302:	2b20      	cmp	r3, #32
 8005304:	d813      	bhi.n	800532e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 8005306:	2b00      	cmp	r3, #0
 8005308:	d016      	beq.n	8005338 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
 800530a:	2b10      	cmp	r3, #16
 800530c:	d10f      	bne.n	800532e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
    {
    case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
      /* Enable OSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800530e:	4b11      	ldr	r3, [pc, #68]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005310:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005312:	4a10      	ldr	r2, [pc, #64]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005314:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005318:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* OSPI clock source configuration done later after clock selection check */
      break;
 800531a:	e00e      	b.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x2c6>

    case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	3304      	adds	r3, #4
 8005320:	2102      	movs	r1, #2
 8005322:	4618      	mov	r0, r3
 8005324:	f001 f870 	bl	8006408 <RCCEx_PLL2_Config>
 8005328:	4603      	mov	r3, r0
 800532a:	75fb      	strb	r3, [r7, #23]

      /* OSPI clock source configuration done later after clock selection check */
      break;
 800532c:	e005      	b.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    case RCC_OSPICLKSOURCE_HCLK:
      /* HCLK clock selected as OSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800532e:	2301      	movs	r3, #1
 8005330:	75fb      	strb	r3, [r7, #23]
      break;
 8005332:	e002      	b.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x2c6>
      break;
 8005334:	bf00      	nop
 8005336:	e000      	b.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x2c6>
      break;
 8005338:	bf00      	nop
    }

    if(ret == HAL_OK)
 800533a:	7dfb      	ldrb	r3, [r7, #23]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d10b      	bne.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8005340:	4b04      	ldr	r3, [pc, #16]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005342:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005344:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800534c:	4901      	ldr	r1, [pc, #4]	; (8005354 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800534e:	4313      	orrs	r3, r2
 8005350:	64cb      	str	r3, [r1, #76]	; 0x4c
 8005352:	e003      	b.n	800535c <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 8005354:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005358:	7dfb      	ldrb	r3, [r7, #23]
 800535a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005364:	2b00      	cmp	r3, #0
 8005366:	d047      	beq.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x384>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800536c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005370:	d030      	beq.n	80053d4 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8005372:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005376:	d82a      	bhi.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8005378:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800537c:	d02c      	beq.n	80053d8 <HAL_RCCEx_PeriphCLKConfig+0x364>
 800537e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005382:	d824      	bhi.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8005384:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005388:	d018      	beq.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0x348>
 800538a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800538e:	d81e      	bhi.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8005390:	2b00      	cmp	r3, #0
 8005392:	d003      	beq.n	800539c <HAL_RCCEx_PeriphCLKConfig+0x328>
 8005394:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005398:	d007      	beq.n	80053aa <HAL_RCCEx_PeriphCLKConfig+0x336>
 800539a:	e018      	b.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800539c:	4bb0      	ldr	r3, [pc, #704]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 800539e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053a0:	4aaf      	ldr	r2, [pc, #700]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 80053a2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80053a6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80053a8:	e017      	b.n	80053da <HAL_RCCEx_PeriphCLKConfig+0x366>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	3304      	adds	r3, #4
 80053ae:	2100      	movs	r1, #0
 80053b0:	4618      	mov	r0, r3
 80053b2:	f001 f829 	bl	8006408 <RCCEx_PLL2_Config>
 80053b6:	4603      	mov	r3, r0
 80053b8:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80053ba:	e00e      	b.n	80053da <HAL_RCCEx_PeriphCLKConfig+0x366>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	3324      	adds	r3, #36	; 0x24
 80053c0:	2100      	movs	r1, #0
 80053c2:	4618      	mov	r0, r3
 80053c4:	f001 f8d2 	bl	800656c <RCCEx_PLL3_Config>
 80053c8:	4603      	mov	r3, r0
 80053ca:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80053cc:	e005      	b.n	80053da <HAL_RCCEx_PeriphCLKConfig+0x366>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80053ce:	2301      	movs	r3, #1
 80053d0:	75fb      	strb	r3, [r7, #23]
      break;
 80053d2:	e002      	b.n	80053da <HAL_RCCEx_PeriphCLKConfig+0x366>
      break;
 80053d4:	bf00      	nop
 80053d6:	e000      	b.n	80053da <HAL_RCCEx_PeriphCLKConfig+0x366>
      break;
 80053d8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80053da:	7dfb      	ldrb	r3, [r7, #23]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d109      	bne.n	80053f4 <HAL_RCCEx_PeriphCLKConfig+0x380>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80053e0:	4b9f      	ldr	r3, [pc, #636]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 80053e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053e4:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053ec:	499c      	ldr	r1, [pc, #624]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 80053ee:	4313      	orrs	r3, r2
 80053f0:	650b      	str	r3, [r1, #80]	; 0x50
 80053f2:	e001      	b.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x384>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053f4:	7dfb      	ldrb	r3, [r7, #23]
 80053f6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005400:	2b00      	cmp	r3, #0
 8005402:	d049      	beq.n	8005498 <HAL_RCCEx_PeriphCLKConfig+0x424>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005408:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800540c:	d02e      	beq.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800540e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005412:	d828      	bhi.n	8005466 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 8005414:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005418:	d02a      	beq.n	8005470 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 800541a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800541e:	d822      	bhi.n	8005466 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 8005420:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005424:	d026      	beq.n	8005474 <HAL_RCCEx_PeriphCLKConfig+0x400>
 8005426:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800542a:	d81c      	bhi.n	8005466 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 800542c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005430:	d010      	beq.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8005432:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005436:	d816      	bhi.n	8005466 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 8005438:	2b00      	cmp	r3, #0
 800543a:	d01d      	beq.n	8005478 <HAL_RCCEx_PeriphCLKConfig+0x404>
 800543c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005440:	d111      	bne.n	8005466 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	3304      	adds	r3, #4
 8005446:	2101      	movs	r1, #1
 8005448:	4618      	mov	r0, r3
 800544a:	f000 ffdd 	bl	8006408 <RCCEx_PLL2_Config>
 800544e:	4603      	mov	r3, r0
 8005450:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8005452:	e012      	b.n	800547a <HAL_RCCEx_PeriphCLKConfig+0x406>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	3324      	adds	r3, #36	; 0x24
 8005458:	2101      	movs	r1, #1
 800545a:	4618      	mov	r0, r3
 800545c:	f001 f886 	bl	800656c <RCCEx_PLL3_Config>
 8005460:	4603      	mov	r3, r0
 8005462:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8005464:	e009      	b.n	800547a <HAL_RCCEx_PeriphCLKConfig+0x406>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005466:	2301      	movs	r3, #1
 8005468:	75fb      	strb	r3, [r7, #23]
      break;
 800546a:	e006      	b.n	800547a <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 800546c:	bf00      	nop
 800546e:	e004      	b.n	800547a <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 8005470:	bf00      	nop
 8005472:	e002      	b.n	800547a <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 8005474:	bf00      	nop
 8005476:	e000      	b.n	800547a <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 8005478:	bf00      	nop
    }

    if(ret == HAL_OK)
 800547a:	7dfb      	ldrb	r3, [r7, #23]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d109      	bne.n	8005494 <HAL_RCCEx_PeriphCLKConfig+0x420>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005480:	4b77      	ldr	r3, [pc, #476]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8005482:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005484:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800548c:	4974      	ldr	r1, [pc, #464]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 800548e:	4313      	orrs	r3, r2
 8005490:	650b      	str	r3, [r1, #80]	; 0x50
 8005492:	e001      	b.n	8005498 <HAL_RCCEx_PeriphCLKConfig+0x424>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005494:	7dfb      	ldrb	r3, [r7, #23]
 8005496:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d053      	beq.n	800554c <HAL_RCCEx_PeriphCLKConfig+0x4d8>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80054aa:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 80054ae:	d034      	beq.n	800551a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80054b0:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 80054b4:	d82e      	bhi.n	8005514 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 80054b6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80054ba:	d030      	beq.n	800551e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 80054bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80054c0:	d828      	bhi.n	8005514 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 80054c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054c6:	d02c      	beq.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 80054c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054cc:	d822      	bhi.n	8005514 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 80054ce:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80054d2:	d028      	beq.n	8005526 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 80054d4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80054d8:	d81c      	bhi.n	8005514 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 80054da:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80054de:	d010      	beq.n	8005502 <HAL_RCCEx_PeriphCLKConfig+0x48e>
 80054e0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80054e4:	d816      	bhi.n	8005514 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d01f      	beq.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x4b6>
 80054ea:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80054ee:	d111      	bne.n	8005514 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	3304      	adds	r3, #4
 80054f4:	2101      	movs	r1, #1
 80054f6:	4618      	mov	r0, r3
 80054f8:	f000 ff86 	bl	8006408 <RCCEx_PLL2_Config>
 80054fc:	4603      	mov	r3, r0
 80054fe:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8005500:	e014      	b.n	800552c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	3324      	adds	r3, #36	; 0x24
 8005506:	2101      	movs	r1, #1
 8005508:	4618      	mov	r0, r3
 800550a:	f001 f82f 	bl	800656c <RCCEx_PLL3_Config>
 800550e:	4603      	mov	r3, r0
 8005510:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8005512:	e00b      	b.n	800552c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8005514:	2301      	movs	r3, #1
 8005516:	75fb      	strb	r3, [r7, #23]
      break;
 8005518:	e008      	b.n	800552c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 800551a:	bf00      	nop
 800551c:	e006      	b.n	800552c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 800551e:	bf00      	nop
 8005520:	e004      	b.n	800552c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 8005522:	bf00      	nop
 8005524:	e002      	b.n	800552c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 8005526:	bf00      	nop
 8005528:	e000      	b.n	800552c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 800552a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800552c:	7dfb      	ldrb	r3, [r7, #23]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d10a      	bne.n	8005548 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005532:	4b4b      	ldr	r3, [pc, #300]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8005534:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005536:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005540:	4947      	ldr	r1, [pc, #284]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8005542:	4313      	orrs	r3, r2
 8005544:	658b      	str	r3, [r1, #88]	; 0x58
 8005546:	e001      	b.n	800554c <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005548:	7dfb      	ldrb	r3, [r7, #23]
 800554a:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005554:	2b00      	cmp	r3, #0
 8005556:	d02f      	beq.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0x544>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800555c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005560:	d00e      	beq.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8005562:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005566:	d814      	bhi.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0x51e>
 8005568:	2b00      	cmp	r3, #0
 800556a:	d015      	beq.n	8005598 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800556c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005570:	d10f      	bne.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0x51e>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005572:	4b3b      	ldr	r3, [pc, #236]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8005574:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005576:	4a3a      	ldr	r2, [pc, #232]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8005578:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800557c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800557e:	e00c      	b.n	800559a <HAL_RCCEx_PeriphCLKConfig+0x526>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	3304      	adds	r3, #4
 8005584:	2101      	movs	r1, #1
 8005586:	4618      	mov	r0, r3
 8005588:	f000 ff3e 	bl	8006408 <RCCEx_PLL2_Config>
 800558c:	4603      	mov	r3, r0
 800558e:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8005590:	e003      	b.n	800559a <HAL_RCCEx_PeriphCLKConfig+0x526>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005592:	2301      	movs	r3, #1
 8005594:	75fb      	strb	r3, [r7, #23]
      break;
 8005596:	e000      	b.n	800559a <HAL_RCCEx_PeriphCLKConfig+0x526>
      break;
 8005598:	bf00      	nop
    }

    if(ret == HAL_OK)
 800559a:	7dfb      	ldrb	r3, [r7, #23]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d109      	bne.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x540>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80055a0:	4b2f      	ldr	r3, [pc, #188]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 80055a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055a4:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80055ac:	492c      	ldr	r1, [pc, #176]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 80055ae:	4313      	orrs	r3, r2
 80055b0:	650b      	str	r3, [r1, #80]	; 0x50
 80055b2:	e001      	b.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0x544>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055b4:	7dfb      	ldrb	r3, [r7, #23]
 80055b6:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d032      	beq.n	800562a <HAL_RCCEx_PeriphCLKConfig+0x5b6>
  {
    switch(PeriphClkInit->FmcClockSelection)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055c8:	2b03      	cmp	r3, #3
 80055ca:	d81b      	bhi.n	8005604 <HAL_RCCEx_PeriphCLKConfig+0x590>
 80055cc:	a201      	add	r2, pc, #4	; (adr r2, 80055d4 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 80055ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055d2:	bf00      	nop
 80055d4:	0800560b 	.word	0x0800560b
 80055d8:	080055e5 	.word	0x080055e5
 80055dc:	080055f3 	.word	0x080055f3
 80055e0:	0800560b 	.word	0x0800560b
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80055e4:	4b1e      	ldr	r3, [pc, #120]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 80055e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055e8:	4a1d      	ldr	r2, [pc, #116]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 80055ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80055ee:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 80055f0:	e00c      	b.n	800560c <HAL_RCCEx_PeriphCLKConfig+0x598>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	3304      	adds	r3, #4
 80055f6:	2102      	movs	r1, #2
 80055f8:	4618      	mov	r0, r3
 80055fa:	f000 ff05 	bl	8006408 <RCCEx_PLL2_Config>
 80055fe:	4603      	mov	r3, r0
 8005600:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8005602:	e003      	b.n	800560c <HAL_RCCEx_PeriphCLKConfig+0x598>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8005604:	2301      	movs	r3, #1
 8005606:	75fb      	strb	r3, [r7, #23]
      break;
 8005608:	e000      	b.n	800560c <HAL_RCCEx_PeriphCLKConfig+0x598>
      break;
 800560a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800560c:	7dfb      	ldrb	r3, [r7, #23]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d109      	bne.n	8005626 <HAL_RCCEx_PeriphCLKConfig+0x5b2>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005612:	4b13      	ldr	r3, [pc, #76]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8005614:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005616:	f023 0203 	bic.w	r2, r3, #3
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800561e:	4910      	ldr	r1, [pc, #64]	; (8005660 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8005620:	4313      	orrs	r3, r2
 8005622:	64cb      	str	r3, [r1, #76]	; 0x4c
 8005624:	e001      	b.n	800562a <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005626:	7dfb      	ldrb	r3, [r7, #23]
 8005628:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005632:	2b00      	cmp	r3, #0
 8005634:	f000 808a 	beq.w	800574c <HAL_RCCEx_PeriphCLKConfig+0x6d8>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005638:	4b0a      	ldr	r3, [pc, #40]	; (8005664 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	4a09      	ldr	r2, [pc, #36]	; (8005664 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800563e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005642:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005644:	f7fc fb2a 	bl	8001c9c <HAL_GetTick>
 8005648:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800564a:	e00d      	b.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800564c:	f7fc fb26 	bl	8001c9c <HAL_GetTick>
 8005650:	4602      	mov	r2, r0
 8005652:	693b      	ldr	r3, [r7, #16]
 8005654:	1ad3      	subs	r3, r2, r3
 8005656:	2b64      	cmp	r3, #100	; 0x64
 8005658:	d906      	bls.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
      {
        ret = HAL_TIMEOUT;
 800565a:	2303      	movs	r3, #3
 800565c:	75fb      	strb	r3, [r7, #23]
        break;
 800565e:	e009      	b.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0x600>
 8005660:	58024400 	.word	0x58024400
 8005664:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005668:	4bba      	ldr	r3, [pc, #744]	; (8005954 <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005670:	2b00      	cmp	r3, #0
 8005672:	d0eb      	beq.n	800564c <HAL_RCCEx_PeriphCLKConfig+0x5d8>
      }
    }

    if(ret == HAL_OK)
 8005674:	7dfb      	ldrb	r3, [r7, #23]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d166      	bne.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800567a:	4bb7      	ldr	r3, [pc, #732]	; (8005958 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800567c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005684:	4053      	eors	r3, r2
 8005686:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800568a:	2b00      	cmp	r3, #0
 800568c:	d013      	beq.n	80056b6 <HAL_RCCEx_PeriphCLKConfig+0x642>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800568e:	4bb2      	ldr	r3, [pc, #712]	; (8005958 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8005690:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005692:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005696:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005698:	4baf      	ldr	r3, [pc, #700]	; (8005958 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800569a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800569c:	4aae      	ldr	r2, [pc, #696]	; (8005958 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800569e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80056a2:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80056a4:	4bac      	ldr	r3, [pc, #688]	; (8005958 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80056a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056a8:	4aab      	ldr	r2, [pc, #684]	; (8005958 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80056aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80056ae:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80056b0:	4aa9      	ldr	r2, [pc, #676]	; (8005958 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80056bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80056c0:	d115      	bne.n	80056ee <HAL_RCCEx_PeriphCLKConfig+0x67a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056c2:	f7fc faeb 	bl	8001c9c <HAL_GetTick>
 80056c6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80056c8:	e00b      	b.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056ca:	f7fc fae7 	bl	8001c9c <HAL_GetTick>
 80056ce:	4602      	mov	r2, r0
 80056d0:	693b      	ldr	r3, [r7, #16]
 80056d2:	1ad3      	subs	r3, r2, r3
 80056d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80056d8:	4293      	cmp	r3, r2
 80056da:	d902      	bls.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
          {
            ret = HAL_TIMEOUT;
 80056dc:	2303      	movs	r3, #3
 80056de:	75fb      	strb	r3, [r7, #23]
            break;
 80056e0:	e005      	b.n	80056ee <HAL_RCCEx_PeriphCLKConfig+0x67a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80056e2:	4b9d      	ldr	r3, [pc, #628]	; (8005958 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80056e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056e6:	f003 0302 	and.w	r3, r3, #2
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d0ed      	beq.n	80056ca <HAL_RCCEx_PeriphCLKConfig+0x656>
          }
        }
      }

      if(ret == HAL_OK)
 80056ee:	7dfb      	ldrb	r3, [r7, #23]
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d126      	bne.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0x6ce>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80056fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80056fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005702:	d10d      	bne.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0x6ac>
 8005704:	4b94      	ldr	r3, [pc, #592]	; (8005958 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8005706:	691b      	ldr	r3, [r3, #16]
 8005708:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005712:	0919      	lsrs	r1, r3, #4
 8005714:	4b91      	ldr	r3, [pc, #580]	; (800595c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005716:	400b      	ands	r3, r1
 8005718:	498f      	ldr	r1, [pc, #572]	; (8005958 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800571a:	4313      	orrs	r3, r2
 800571c:	610b      	str	r3, [r1, #16]
 800571e:	e005      	b.n	800572c <HAL_RCCEx_PeriphCLKConfig+0x6b8>
 8005720:	4b8d      	ldr	r3, [pc, #564]	; (8005958 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8005722:	691b      	ldr	r3, [r3, #16]
 8005724:	4a8c      	ldr	r2, [pc, #560]	; (8005958 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8005726:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800572a:	6113      	str	r3, [r2, #16]
 800572c:	4b8a      	ldr	r3, [pc, #552]	; (8005958 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800572e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005736:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800573a:	4987      	ldr	r1, [pc, #540]	; (8005958 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800573c:	4313      	orrs	r3, r2
 800573e:	670b      	str	r3, [r1, #112]	; 0x70
 8005740:	e004      	b.n	800574c <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005742:	7dfb      	ldrb	r3, [r7, #23]
 8005744:	75bb      	strb	r3, [r7, #22]
 8005746:	e001      	b.n	800574c <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005748:	7dfb      	ldrb	r3, [r7, #23]
 800574a:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f003 0301 	and.w	r3, r3, #1
 8005754:	2b00      	cmp	r3, #0
 8005756:	d07f      	beq.n	8005858 <HAL_RCCEx_PeriphCLKConfig+0x7e4>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800575e:	2b28      	cmp	r3, #40	; 0x28
 8005760:	d866      	bhi.n	8005830 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
 8005762:	a201      	add	r2, pc, #4	; (adr r2, 8005768 <HAL_RCCEx_PeriphCLKConfig+0x6f4>)
 8005764:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005768:	08005837 	.word	0x08005837
 800576c:	08005831 	.word	0x08005831
 8005770:	08005831 	.word	0x08005831
 8005774:	08005831 	.word	0x08005831
 8005778:	08005831 	.word	0x08005831
 800577c:	08005831 	.word	0x08005831
 8005780:	08005831 	.word	0x08005831
 8005784:	08005831 	.word	0x08005831
 8005788:	0800580d 	.word	0x0800580d
 800578c:	08005831 	.word	0x08005831
 8005790:	08005831 	.word	0x08005831
 8005794:	08005831 	.word	0x08005831
 8005798:	08005831 	.word	0x08005831
 800579c:	08005831 	.word	0x08005831
 80057a0:	08005831 	.word	0x08005831
 80057a4:	08005831 	.word	0x08005831
 80057a8:	0800581f 	.word	0x0800581f
 80057ac:	08005831 	.word	0x08005831
 80057b0:	08005831 	.word	0x08005831
 80057b4:	08005831 	.word	0x08005831
 80057b8:	08005831 	.word	0x08005831
 80057bc:	08005831 	.word	0x08005831
 80057c0:	08005831 	.word	0x08005831
 80057c4:	08005831 	.word	0x08005831
 80057c8:	08005837 	.word	0x08005837
 80057cc:	08005831 	.word	0x08005831
 80057d0:	08005831 	.word	0x08005831
 80057d4:	08005831 	.word	0x08005831
 80057d8:	08005831 	.word	0x08005831
 80057dc:	08005831 	.word	0x08005831
 80057e0:	08005831 	.word	0x08005831
 80057e4:	08005831 	.word	0x08005831
 80057e8:	08005837 	.word	0x08005837
 80057ec:	08005831 	.word	0x08005831
 80057f0:	08005831 	.word	0x08005831
 80057f4:	08005831 	.word	0x08005831
 80057f8:	08005831 	.word	0x08005831
 80057fc:	08005831 	.word	0x08005831
 8005800:	08005831 	.word	0x08005831
 8005804:	08005831 	.word	0x08005831
 8005808:	08005837 	.word	0x08005837
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	3304      	adds	r3, #4
 8005810:	2101      	movs	r1, #1
 8005812:	4618      	mov	r0, r3
 8005814:	f000 fdf8 	bl	8006408 <RCCEx_PLL2_Config>
 8005818:	4603      	mov	r3, r0
 800581a:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800581c:	e00c      	b.n	8005838 <HAL_RCCEx_PeriphCLKConfig+0x7c4>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	3324      	adds	r3, #36	; 0x24
 8005822:	2101      	movs	r1, #1
 8005824:	4618      	mov	r0, r3
 8005826:	f000 fea1 	bl	800656c <RCCEx_PLL3_Config>
 800582a:	4603      	mov	r3, r0
 800582c:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800582e:	e003      	b.n	8005838 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005830:	2301      	movs	r3, #1
 8005832:	75fb      	strb	r3, [r7, #23]
      break;
 8005834:	e000      	b.n	8005838 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      break;
 8005836:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005838:	7dfb      	ldrb	r3, [r7, #23]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d10a      	bne.n	8005854 <HAL_RCCEx_PeriphCLKConfig+0x7e0>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800583e:	4b46      	ldr	r3, [pc, #280]	; (8005958 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8005840:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005842:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800584c:	4942      	ldr	r1, [pc, #264]	; (8005958 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800584e:	4313      	orrs	r3, r2
 8005850:	654b      	str	r3, [r1, #84]	; 0x54
 8005852:	e001      	b.n	8005858 <HAL_RCCEx_PeriphCLKConfig+0x7e4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005854:	7dfb      	ldrb	r3, [r7, #23]
 8005856:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f003 0302 	and.w	r3, r3, #2
 8005860:	2b00      	cmp	r3, #0
 8005862:	d038      	beq.n	80058d6 <HAL_RCCEx_PeriphCLKConfig+0x862>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005868:	2b05      	cmp	r3, #5
 800586a:	d821      	bhi.n	80058b0 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 800586c:	a201      	add	r2, pc, #4	; (adr r2, 8005874 <HAL_RCCEx_PeriphCLKConfig+0x800>)
 800586e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005872:	bf00      	nop
 8005874:	080058b7 	.word	0x080058b7
 8005878:	0800588d 	.word	0x0800588d
 800587c:	0800589f 	.word	0x0800589f
 8005880:	080058b7 	.word	0x080058b7
 8005884:	080058b7 	.word	0x080058b7
 8005888:	080058b7 	.word	0x080058b7
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	3304      	adds	r3, #4
 8005890:	2101      	movs	r1, #1
 8005892:	4618      	mov	r0, r3
 8005894:	f000 fdb8 	bl	8006408 <RCCEx_PLL2_Config>
 8005898:	4603      	mov	r3, r0
 800589a:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800589c:	e00c      	b.n	80058b8 <HAL_RCCEx_PeriphCLKConfig+0x844>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	3324      	adds	r3, #36	; 0x24
 80058a2:	2101      	movs	r1, #1
 80058a4:	4618      	mov	r0, r3
 80058a6:	f000 fe61 	bl	800656c <RCCEx_PLL3_Config>
 80058aa:	4603      	mov	r3, r0
 80058ac:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80058ae:	e003      	b.n	80058b8 <HAL_RCCEx_PeriphCLKConfig+0x844>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80058b0:	2301      	movs	r3, #1
 80058b2:	75fb      	strb	r3, [r7, #23]
      break;
 80058b4:	e000      	b.n	80058b8 <HAL_RCCEx_PeriphCLKConfig+0x844>
      break;
 80058b6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80058b8:	7dfb      	ldrb	r3, [r7, #23]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d109      	bne.n	80058d2 <HAL_RCCEx_PeriphCLKConfig+0x85e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80058be:	4b26      	ldr	r3, [pc, #152]	; (8005958 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80058c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058c2:	f023 0207 	bic.w	r2, r3, #7
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80058ca:	4923      	ldr	r1, [pc, #140]	; (8005958 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80058cc:	4313      	orrs	r3, r2
 80058ce:	654b      	str	r3, [r1, #84]	; 0x54
 80058d0:	e001      	b.n	80058d6 <HAL_RCCEx_PeriphCLKConfig+0x862>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058d2:	7dfb      	ldrb	r3, [r7, #23]
 80058d4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f003 0304 	and.w	r3, r3, #4
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d040      	beq.n	8005964 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80058e8:	2b05      	cmp	r3, #5
 80058ea:	d821      	bhi.n	8005930 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 80058ec:	a201      	add	r2, pc, #4	; (adr r2, 80058f4 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 80058ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058f2:	bf00      	nop
 80058f4:	08005937 	.word	0x08005937
 80058f8:	0800590d 	.word	0x0800590d
 80058fc:	0800591f 	.word	0x0800591f
 8005900:	08005937 	.word	0x08005937
 8005904:	08005937 	.word	0x08005937
 8005908:	08005937 	.word	0x08005937
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	3304      	adds	r3, #4
 8005910:	2101      	movs	r1, #1
 8005912:	4618      	mov	r0, r3
 8005914:	f000 fd78 	bl	8006408 <RCCEx_PLL2_Config>
 8005918:	4603      	mov	r3, r0
 800591a:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800591c:	e00c      	b.n	8005938 <HAL_RCCEx_PeriphCLKConfig+0x8c4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	3324      	adds	r3, #36	; 0x24
 8005922:	2101      	movs	r1, #1
 8005924:	4618      	mov	r0, r3
 8005926:	f000 fe21 	bl	800656c <RCCEx_PLL3_Config>
 800592a:	4603      	mov	r3, r0
 800592c:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800592e:	e003      	b.n	8005938 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005930:	2301      	movs	r3, #1
 8005932:	75fb      	strb	r3, [r7, #23]
      break;
 8005934:	e000      	b.n	8005938 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      break;
 8005936:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005938:	7dfb      	ldrb	r3, [r7, #23]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d110      	bne.n	8005960 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800593e:	4b06      	ldr	r3, [pc, #24]	; (8005958 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8005940:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005942:	f023 0207 	bic.w	r2, r3, #7
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800594c:	4902      	ldr	r1, [pc, #8]	; (8005958 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800594e:	4313      	orrs	r3, r2
 8005950:	658b      	str	r3, [r1, #88]	; 0x58
 8005952:	e007      	b.n	8005964 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
 8005954:	58024800 	.word	0x58024800
 8005958:	58024400 	.word	0x58024400
 800595c:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005960:	7dfb      	ldrb	r3, [r7, #23]
 8005962:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f003 0320 	and.w	r3, r3, #32
 800596c:	2b00      	cmp	r3, #0
 800596e:	d04b      	beq.n	8005a08 <HAL_RCCEx_PeriphCLKConfig+0x994>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005976:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800597a:	d02e      	beq.n	80059da <HAL_RCCEx_PeriphCLKConfig+0x966>
 800597c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005980:	d828      	bhi.n	80059d4 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8005982:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005986:	d02a      	beq.n	80059de <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8005988:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800598c:	d822      	bhi.n	80059d4 <HAL_RCCEx_PeriphCLKConfig+0x960>
 800598e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005992:	d026      	beq.n	80059e2 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8005994:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005998:	d81c      	bhi.n	80059d4 <HAL_RCCEx_PeriphCLKConfig+0x960>
 800599a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800599e:	d010      	beq.n	80059c2 <HAL_RCCEx_PeriphCLKConfig+0x94e>
 80059a0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80059a4:	d816      	bhi.n	80059d4 <HAL_RCCEx_PeriphCLKConfig+0x960>
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d01d      	beq.n	80059e6 <HAL_RCCEx_PeriphCLKConfig+0x972>
 80059aa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80059ae:	d111      	bne.n	80059d4 <HAL_RCCEx_PeriphCLKConfig+0x960>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	3304      	adds	r3, #4
 80059b4:	2100      	movs	r1, #0
 80059b6:	4618      	mov	r0, r3
 80059b8:	f000 fd26 	bl	8006408 <RCCEx_PLL2_Config>
 80059bc:	4603      	mov	r3, r0
 80059be:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80059c0:	e012      	b.n	80059e8 <HAL_RCCEx_PeriphCLKConfig+0x974>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	3324      	adds	r3, #36	; 0x24
 80059c6:	2102      	movs	r1, #2
 80059c8:	4618      	mov	r0, r3
 80059ca:	f000 fdcf 	bl	800656c <RCCEx_PLL3_Config>
 80059ce:	4603      	mov	r3, r0
 80059d0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80059d2:	e009      	b.n	80059e8 <HAL_RCCEx_PeriphCLKConfig+0x974>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80059d4:	2301      	movs	r3, #1
 80059d6:	75fb      	strb	r3, [r7, #23]
      break;
 80059d8:	e006      	b.n	80059e8 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 80059da:	bf00      	nop
 80059dc:	e004      	b.n	80059e8 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 80059de:	bf00      	nop
 80059e0:	e002      	b.n	80059e8 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 80059e2:	bf00      	nop
 80059e4:	e000      	b.n	80059e8 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 80059e6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80059e8:	7dfb      	ldrb	r3, [r7, #23]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d10a      	bne.n	8005a04 <HAL_RCCEx_PeriphCLKConfig+0x990>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80059ee:	4bb3      	ldr	r3, [pc, #716]	; (8005cbc <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 80059f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059f2:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80059fc:	49af      	ldr	r1, [pc, #700]	; (8005cbc <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 80059fe:	4313      	orrs	r3, r2
 8005a00:	654b      	str	r3, [r1, #84]	; 0x54
 8005a02:	e001      	b.n	8005a08 <HAL_RCCEx_PeriphCLKConfig+0x994>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a04:	7dfb      	ldrb	r3, [r7, #23]
 8005a06:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d04b      	beq.n	8005aac <HAL_RCCEx_PeriphCLKConfig+0xa38>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8005a1a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8005a1e:	d02e      	beq.n	8005a7e <HAL_RCCEx_PeriphCLKConfig+0xa0a>
 8005a20:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8005a24:	d828      	bhi.n	8005a78 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8005a26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a2a:	d02a      	beq.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0xa0e>
 8005a2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a30:	d822      	bhi.n	8005a78 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8005a32:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005a36:	d026      	beq.n	8005a86 <HAL_RCCEx_PeriphCLKConfig+0xa12>
 8005a38:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005a3c:	d81c      	bhi.n	8005a78 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8005a3e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005a42:	d010      	beq.n	8005a66 <HAL_RCCEx_PeriphCLKConfig+0x9f2>
 8005a44:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005a48:	d816      	bhi.n	8005a78 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d01d      	beq.n	8005a8a <HAL_RCCEx_PeriphCLKConfig+0xa16>
 8005a4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a52:	d111      	bne.n	8005a78 <HAL_RCCEx_PeriphCLKConfig+0xa04>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	3304      	adds	r3, #4
 8005a58:	2100      	movs	r1, #0
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	f000 fcd4 	bl	8006408 <RCCEx_PLL2_Config>
 8005a60:	4603      	mov	r3, r0
 8005a62:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8005a64:	e012      	b.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0xa18>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	3324      	adds	r3, #36	; 0x24
 8005a6a:	2102      	movs	r1, #2
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	f000 fd7d 	bl	800656c <RCCEx_PLL3_Config>
 8005a72:	4603      	mov	r3, r0
 8005a74:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8005a76:	e009      	b.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0xa18>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005a78:	2301      	movs	r3, #1
 8005a7a:	75fb      	strb	r3, [r7, #23]
      break;
 8005a7c:	e006      	b.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8005a7e:	bf00      	nop
 8005a80:	e004      	b.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8005a82:	bf00      	nop
 8005a84:	e002      	b.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8005a86:	bf00      	nop
 8005a88:	e000      	b.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8005a8a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005a8c:	7dfb      	ldrb	r3, [r7, #23]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d10a      	bne.n	8005aa8 <HAL_RCCEx_PeriphCLKConfig+0xa34>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005a92:	4b8a      	ldr	r3, [pc, #552]	; (8005cbc <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8005a94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a96:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8005aa0:	4986      	ldr	r1, [pc, #536]	; (8005cbc <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8005aa2:	4313      	orrs	r3, r2
 8005aa4:	658b      	str	r3, [r1, #88]	; 0x58
 8005aa6:	e001      	b.n	8005aac <HAL_RCCEx_PeriphCLKConfig+0xa38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005aa8:	7dfb      	ldrb	r3, [r7, #23]
 8005aaa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d04b      	beq.n	8005b50 <HAL_RCCEx_PeriphCLKConfig+0xadc>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005abe:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8005ac2:	d02e      	beq.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0xaae>
 8005ac4:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8005ac8:	d828      	bhi.n	8005b1c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8005aca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ace:	d02a      	beq.n	8005b26 <HAL_RCCEx_PeriphCLKConfig+0xab2>
 8005ad0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ad4:	d822      	bhi.n	8005b1c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8005ad6:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8005ada:	d026      	beq.n	8005b2a <HAL_RCCEx_PeriphCLKConfig+0xab6>
 8005adc:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8005ae0:	d81c      	bhi.n	8005b1c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8005ae2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005ae6:	d010      	beq.n	8005b0a <HAL_RCCEx_PeriphCLKConfig+0xa96>
 8005ae8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005aec:	d816      	bhi.n	8005b1c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d01d      	beq.n	8005b2e <HAL_RCCEx_PeriphCLKConfig+0xaba>
 8005af2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005af6:	d111      	bne.n	8005b1c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	3304      	adds	r3, #4
 8005afc:	2100      	movs	r1, #0
 8005afe:	4618      	mov	r0, r3
 8005b00:	f000 fc82 	bl	8006408 <RCCEx_PLL2_Config>
 8005b04:	4603      	mov	r3, r0
 8005b06:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8005b08:	e012      	b.n	8005b30 <HAL_RCCEx_PeriphCLKConfig+0xabc>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	3324      	adds	r3, #36	; 0x24
 8005b0e:	2102      	movs	r1, #2
 8005b10:	4618      	mov	r0, r3
 8005b12:	f000 fd2b 	bl	800656c <RCCEx_PLL3_Config>
 8005b16:	4603      	mov	r3, r0
 8005b18:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8005b1a:	e009      	b.n	8005b30 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005b1c:	2301      	movs	r3, #1
 8005b1e:	75fb      	strb	r3, [r7, #23]
      break;
 8005b20:	e006      	b.n	8005b30 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8005b22:	bf00      	nop
 8005b24:	e004      	b.n	8005b30 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8005b26:	bf00      	nop
 8005b28:	e002      	b.n	8005b30 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8005b2a:	bf00      	nop
 8005b2c:	e000      	b.n	8005b30 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8005b2e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005b30:	7dfb      	ldrb	r3, [r7, #23]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d10a      	bne.n	8005b4c <HAL_RCCEx_PeriphCLKConfig+0xad8>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005b36:	4b61      	ldr	r3, [pc, #388]	; (8005cbc <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8005b38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b3a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005b44:	495d      	ldr	r1, [pc, #372]	; (8005cbc <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8005b46:	4313      	orrs	r3, r2
 8005b48:	658b      	str	r3, [r1, #88]	; 0x58
 8005b4a:	e001      	b.n	8005b50 <HAL_RCCEx_PeriphCLKConfig+0xadc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b4c:	7dfb      	ldrb	r3, [r7, #23]
 8005b4e:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f003 0308 	and.w	r3, r3, #8
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d01a      	beq.n	8005b92 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b66:	d10a      	bne.n	8005b7e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	3324      	adds	r3, #36	; 0x24
 8005b6c:	2102      	movs	r1, #2
 8005b6e:	4618      	mov	r0, r3
 8005b70:	f000 fcfc 	bl	800656c <RCCEx_PLL3_Config>
 8005b74:	4603      	mov	r3, r0
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d001      	beq.n	8005b7e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
        {
          status = HAL_ERROR;
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005b7e:	4b4f      	ldr	r3, [pc, #316]	; (8005cbc <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8005b80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b82:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b8c:	494b      	ldr	r1, [pc, #300]	; (8005cbc <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8005b8e:	4313      	orrs	r3, r2
 8005b90:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f003 0310 	and.w	r3, r3, #16
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d01a      	beq.n	8005bd4 <HAL_RCCEx_PeriphCLKConfig+0xb60>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005ba4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005ba8:	d10a      	bne.n	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	3324      	adds	r3, #36	; 0x24
 8005bae:	2102      	movs	r1, #2
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	f000 fcdb 	bl	800656c <RCCEx_PLL3_Config>
 8005bb6:	4603      	mov	r3, r0
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d001      	beq.n	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
      {
        status = HAL_ERROR;
 8005bbc:	2301      	movs	r3, #1
 8005bbe:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005bc0:	4b3e      	ldr	r3, [pc, #248]	; (8005cbc <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8005bc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bc4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005bce:	493b      	ldr	r1, [pc, #236]	; (8005cbc <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8005bd0:	4313      	orrs	r3, r2
 8005bd2:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d034      	beq.n	8005c4a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005be6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005bea:	d01d      	beq.n	8005c28 <HAL_RCCEx_PeriphCLKConfig+0xbb4>
 8005bec:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005bf0:	d817      	bhi.n	8005c22 <HAL_RCCEx_PeriphCLKConfig+0xbae>
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d003      	beq.n	8005bfe <HAL_RCCEx_PeriphCLKConfig+0xb8a>
 8005bf6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005bfa:	d009      	beq.n	8005c10 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8005bfc:	e011      	b.n	8005c22 <HAL_RCCEx_PeriphCLKConfig+0xbae>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	3304      	adds	r3, #4
 8005c02:	2100      	movs	r1, #0
 8005c04:	4618      	mov	r0, r3
 8005c06:	f000 fbff 	bl	8006408 <RCCEx_PLL2_Config>
 8005c0a:	4603      	mov	r3, r0
 8005c0c:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8005c0e:	e00c      	b.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0xbb6>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	3324      	adds	r3, #36	; 0x24
 8005c14:	2102      	movs	r1, #2
 8005c16:	4618      	mov	r0, r3
 8005c18:	f000 fca8 	bl	800656c <RCCEx_PLL3_Config>
 8005c1c:	4603      	mov	r3, r0
 8005c1e:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8005c20:	e003      	b.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0xbb6>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005c22:	2301      	movs	r3, #1
 8005c24:	75fb      	strb	r3, [r7, #23]
      break;
 8005c26:	e000      	b.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0xbb6>
      break;
 8005c28:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005c2a:	7dfb      	ldrb	r3, [r7, #23]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d10a      	bne.n	8005c46 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005c30:	4b22      	ldr	r3, [pc, #136]	; (8005cbc <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8005c32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c34:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005c3e:	491f      	ldr	r1, [pc, #124]	; (8005cbc <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8005c40:	4313      	orrs	r3, r2
 8005c42:	658b      	str	r3, [r1, #88]	; 0x58
 8005c44:	e001      	b.n	8005c4a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c46:	7dfb      	ldrb	r3, [r7, #23]
 8005c48:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d036      	beq.n	8005cc4 <HAL_RCCEx_PeriphCLKConfig+0xc50>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005c5c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005c60:	d01c      	beq.n	8005c9c <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8005c62:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005c66:	d816      	bhi.n	8005c96 <HAL_RCCEx_PeriphCLKConfig+0xc22>
 8005c68:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005c6c:	d003      	beq.n	8005c76 <HAL_RCCEx_PeriphCLKConfig+0xc02>
 8005c6e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005c72:	d007      	beq.n	8005c84 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 8005c74:	e00f      	b.n	8005c96 <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005c76:	4b11      	ldr	r3, [pc, #68]	; (8005cbc <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8005c78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c7a:	4a10      	ldr	r2, [pc, #64]	; (8005cbc <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8005c7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005c80:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8005c82:	e00c      	b.n	8005c9e <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	3324      	adds	r3, #36	; 0x24
 8005c88:	2101      	movs	r1, #1
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	f000 fc6e 	bl	800656c <RCCEx_PLL3_Config>
 8005c90:	4603      	mov	r3, r0
 8005c92:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8005c94:	e003      	b.n	8005c9e <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005c96:	2301      	movs	r3, #1
 8005c98:	75fb      	strb	r3, [r7, #23]
      break;
 8005c9a:	e000      	b.n	8005c9e <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 8005c9c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005c9e:	7dfb      	ldrb	r3, [r7, #23]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d10d      	bne.n	8005cc0 <HAL_RCCEx_PeriphCLKConfig+0xc4c>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005ca4:	4b05      	ldr	r3, [pc, #20]	; (8005cbc <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8005ca6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ca8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005cb2:	4902      	ldr	r1, [pc, #8]	; (8005cbc <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8005cb4:	4313      	orrs	r3, r2
 8005cb6:	654b      	str	r3, [r1, #84]	; 0x54
 8005cb8:	e004      	b.n	8005cc4 <HAL_RCCEx_PeriphCLKConfig+0xc50>
 8005cba:	bf00      	nop
 8005cbc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cc0:	7dfb      	ldrb	r3, [r7, #23]
 8005cc2:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d029      	beq.n	8005d24 <HAL_RCCEx_PeriphCLKConfig+0xcb0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d003      	beq.n	8005ce0 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8005cd8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005cdc:	d007      	beq.n	8005cee <HAL_RCCEx_PeriphCLKConfig+0xc7a>
 8005cde:	e00f      	b.n	8005d00 <HAL_RCCEx_PeriphCLKConfig+0xc8c>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ce0:	4b69      	ldr	r3, [pc, #420]	; (8005e88 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8005ce2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ce4:	4a68      	ldr	r2, [pc, #416]	; (8005e88 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8005ce6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005cea:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8005cec:	e00b      	b.n	8005d06 <HAL_RCCEx_PeriphCLKConfig+0xc92>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	3304      	adds	r3, #4
 8005cf2:	2102      	movs	r1, #2
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	f000 fb87 	bl	8006408 <RCCEx_PLL2_Config>
 8005cfa:	4603      	mov	r3, r0
 8005cfc:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8005cfe:	e002      	b.n	8005d06 <HAL_RCCEx_PeriphCLKConfig+0xc92>

    default:
      ret = HAL_ERROR;
 8005d00:	2301      	movs	r3, #1
 8005d02:	75fb      	strb	r3, [r7, #23]
      break;
 8005d04:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005d06:	7dfb      	ldrb	r3, [r7, #23]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d109      	bne.n	8005d20 <HAL_RCCEx_PeriphCLKConfig+0xcac>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005d0c:	4b5e      	ldr	r3, [pc, #376]	; (8005e88 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8005d0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d10:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d18:	495b      	ldr	r1, [pc, #364]	; (8005e88 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8005d1a:	4313      	orrs	r3, r2
 8005d1c:	64cb      	str	r3, [r1, #76]	; 0x4c
 8005d1e:	e001      	b.n	8005d24 <HAL_RCCEx_PeriphCLKConfig+0xcb0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d20:	7dfb      	ldrb	r3, [r7, #23]
 8005d22:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d00a      	beq.n	8005d46 <HAL_RCCEx_PeriphCLKConfig+0xcd2>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	3324      	adds	r3, #36	; 0x24
 8005d34:	2102      	movs	r1, #2
 8005d36:	4618      	mov	r0, r3
 8005d38:	f000 fc18 	bl	800656c <RCCEx_PLL3_Config>
 8005d3c:	4603      	mov	r3, r0
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d001      	beq.n	8005d46 <HAL_RCCEx_PeriphCLKConfig+0xcd2>
    {
      status=HAL_ERROR;
 8005d42:	2301      	movs	r3, #1
 8005d44:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d032      	beq.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {

    switch(PeriphClkInit->RngClockSelection)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005d58:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005d5c:	d017      	beq.n	8005d8e <HAL_RCCEx_PeriphCLKConfig+0xd1a>
 8005d5e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005d62:	d811      	bhi.n	8005d88 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8005d64:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005d68:	d013      	beq.n	8005d92 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
 8005d6a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005d6e:	d80b      	bhi.n	8005d88 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d010      	beq.n	8005d96 <HAL_RCCEx_PeriphCLKConfig+0xd22>
 8005d74:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005d78:	d106      	bne.n	8005d88 <HAL_RCCEx_PeriphCLKConfig+0xd14>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d7a:	4b43      	ldr	r3, [pc, #268]	; (8005e88 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8005d7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d7e:	4a42      	ldr	r2, [pc, #264]	; (8005e88 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8005d80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005d84:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8005d86:	e007      	b.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0xd24>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005d88:	2301      	movs	r3, #1
 8005d8a:	75fb      	strb	r3, [r7, #23]
      break;
 8005d8c:	e004      	b.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0xd24>
      break;
 8005d8e:	bf00      	nop
 8005d90:	e002      	b.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0xd24>
      break;
 8005d92:	bf00      	nop
 8005d94:	e000      	b.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0xd24>
      break;
 8005d96:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005d98:	7dfb      	ldrb	r3, [r7, #23]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d10a      	bne.n	8005db4 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005d9e:	4b3a      	ldr	r3, [pc, #232]	; (8005e88 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8005da0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005da2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005dac:	4936      	ldr	r1, [pc, #216]	; (8005e88 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8005dae:	4313      	orrs	r3, r2
 8005db0:	654b      	str	r3, [r1, #84]	; 0x54
 8005db2:	e001      	b.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005db4:	7dfb      	ldrb	r3, [r7, #23]
 8005db6:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d008      	beq.n	8005dd6 <HAL_RCCEx_PeriphCLKConfig+0xd62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005dc4:	4b30      	ldr	r3, [pc, #192]	; (8005e88 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8005dc6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005dc8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005dd0:	492d      	ldr	r1, [pc, #180]	; (8005e88 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	650b      	str	r3, [r1, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d008      	beq.n	8005df4 <HAL_RCCEx_PeriphCLKConfig+0xd80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005de2:	4b29      	ldr	r3, [pc, #164]	; (8005e88 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8005de4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005de6:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005dee:	4926      	ldr	r1, [pc, #152]	; (8005e88 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8005df0:	4313      	orrs	r3, r2
 8005df2:	650b      	str	r3, [r1, #80]	; 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d008      	beq.n	8005e12 <HAL_RCCEx_PeriphCLKConfig+0xd9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 8005e00:	4b21      	ldr	r3, [pc, #132]	; (8005e88 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8005e02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e04:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e0c:	491e      	ldr	r1, [pc, #120]	; (8005e88 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8005e0e:	4313      	orrs	r3, r2
 8005e10:	658b      	str	r3, [r1, #88]	; 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d00d      	beq.n	8005e3a <HAL_RCCEx_PeriphCLKConfig+0xdc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005e1e:	4b1a      	ldr	r3, [pc, #104]	; (8005e88 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8005e20:	691b      	ldr	r3, [r3, #16]
 8005e22:	4a19      	ldr	r2, [pc, #100]	; (8005e88 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8005e24:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005e28:	6113      	str	r3, [r2, #16]
 8005e2a:	4b17      	ldr	r3, [pc, #92]	; (8005e88 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8005e2c:	691a      	ldr	r2, [r3, #16]
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8005e34:	4914      	ldr	r1, [pc, #80]	; (8005e88 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8005e36:	4313      	orrs	r3, r2
 8005e38:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	da08      	bge.n	8005e54 <HAL_RCCEx_PeriphCLKConfig+0xde0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005e42:	4b11      	ldr	r3, [pc, #68]	; (8005e88 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8005e44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e46:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e4e:	490e      	ldr	r1, [pc, #56]	; (8005e88 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8005e50:	4313      	orrs	r3, r2
 8005e52:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d009      	beq.n	8005e74 <HAL_RCCEx_PeriphCLKConfig+0xe00>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005e60:	4b09      	ldr	r3, [pc, #36]	; (8005e88 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8005e62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e64:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e6e:	4906      	ldr	r1, [pc, #24]	; (8005e88 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8005e70:	4313      	orrs	r3, r2
 8005e72:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8005e74:	7dbb      	ldrb	r3, [r7, #22]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d101      	bne.n	8005e7e <HAL_RCCEx_PeriphCLKConfig+0xe0a>
  {
    return HAL_OK;
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	e000      	b.n	8005e80 <HAL_RCCEx_PeriphCLKConfig+0xe0c>
  }
  return HAL_ERROR;
 8005e7e:	2301      	movs	r3, #1
}
 8005e80:	4618      	mov	r0, r3
 8005e82:	3718      	adds	r7, #24
 8005e84:	46bd      	mov	sp, r7
 8005e86:	bd80      	pop	{r7, pc}
 8005e88:	58024400 	.word	0x58024400

08005e8c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 8005e90:	f7ff f852 	bl	8004f38 <HAL_RCC_GetHCLKFreq>
 8005e94:	4602      	mov	r2, r0
 8005e96:	4b06      	ldr	r3, [pc, #24]	; (8005eb0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8005e98:	6a1b      	ldr	r3, [r3, #32]
 8005e9a:	091b      	lsrs	r3, r3, #4
 8005e9c:	f003 0307 	and.w	r3, r3, #7
 8005ea0:	4904      	ldr	r1, [pc, #16]	; (8005eb4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8005ea2:	5ccb      	ldrb	r3, [r1, r3]
 8005ea4:	f003 031f 	and.w	r3, r3, #31
 8005ea8:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8005eac:	4618      	mov	r0, r3
 8005eae:	bd80      	pop	{r7, pc}
 8005eb0:	58024400 	.word	0x58024400
 8005eb4:	0800c69c 	.word	0x0800c69c

08005eb8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8005eb8:	b480      	push	{r7}
 8005eba:	b089      	sub	sp, #36	; 0x24
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005ec0:	4ba1      	ldr	r3, [pc, #644]	; (8006148 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005ec2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ec4:	f003 0303 	and.w	r3, r3, #3
 8005ec8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8005eca:	4b9f      	ldr	r3, [pc, #636]	; (8006148 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005ecc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ece:	0b1b      	lsrs	r3, r3, #12
 8005ed0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005ed4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005ed6:	4b9c      	ldr	r3, [pc, #624]	; (8006148 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005ed8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005eda:	091b      	lsrs	r3, r3, #4
 8005edc:	f003 0301 	and.w	r3, r3, #1
 8005ee0:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8005ee2:	4b99      	ldr	r3, [pc, #612]	; (8006148 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005ee4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ee6:	08db      	lsrs	r3, r3, #3
 8005ee8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005eec:	693a      	ldr	r2, [r7, #16]
 8005eee:	fb02 f303 	mul.w	r3, r2, r3
 8005ef2:	ee07 3a90 	vmov	s15, r3
 8005ef6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005efa:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8005efe:	697b      	ldr	r3, [r7, #20]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	f000 8111 	beq.w	8006128 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8005f06:	69bb      	ldr	r3, [r7, #24]
 8005f08:	2b02      	cmp	r3, #2
 8005f0a:	f000 8083 	beq.w	8006014 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8005f0e:	69bb      	ldr	r3, [r7, #24]
 8005f10:	2b02      	cmp	r3, #2
 8005f12:	f200 80a1 	bhi.w	8006058 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8005f16:	69bb      	ldr	r3, [r7, #24]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d003      	beq.n	8005f24 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8005f1c:	69bb      	ldr	r3, [r7, #24]
 8005f1e:	2b01      	cmp	r3, #1
 8005f20:	d056      	beq.n	8005fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8005f22:	e099      	b.n	8006058 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005f24:	4b88      	ldr	r3, [pc, #544]	; (8006148 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f003 0320 	and.w	r3, r3, #32
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d02d      	beq.n	8005f8c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005f30:	4b85      	ldr	r3, [pc, #532]	; (8006148 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	08db      	lsrs	r3, r3, #3
 8005f36:	f003 0303 	and.w	r3, r3, #3
 8005f3a:	4a84      	ldr	r2, [pc, #528]	; (800614c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8005f3c:	fa22 f303 	lsr.w	r3, r2, r3
 8005f40:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005f42:	68bb      	ldr	r3, [r7, #8]
 8005f44:	ee07 3a90 	vmov	s15, r3
 8005f48:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f4c:	697b      	ldr	r3, [r7, #20]
 8005f4e:	ee07 3a90 	vmov	s15, r3
 8005f52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f5a:	4b7b      	ldr	r3, [pc, #492]	; (8006148 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005f5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f62:	ee07 3a90 	vmov	s15, r3
 8005f66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f6a:	ed97 6a03 	vldr	s12, [r7, #12]
 8005f6e:	eddf 5a78 	vldr	s11, [pc, #480]	; 8006150 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005f72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f7a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005f7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f86:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8005f8a:	e087      	b.n	800609c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005f8c:	697b      	ldr	r3, [r7, #20]
 8005f8e:	ee07 3a90 	vmov	s15, r3
 8005f92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f96:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8006154 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8005f9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f9e:	4b6a      	ldr	r3, [pc, #424]	; (8006148 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005fa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fa2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fa6:	ee07 3a90 	vmov	s15, r3
 8005faa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005fae:	ed97 6a03 	vldr	s12, [r7, #12]
 8005fb2:	eddf 5a67 	vldr	s11, [pc, #412]	; 8006150 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005fb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005fba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005fbe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005fc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005fc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005fca:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005fce:	e065      	b.n	800609c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005fd0:	697b      	ldr	r3, [r7, #20]
 8005fd2:	ee07 3a90 	vmov	s15, r3
 8005fd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fda:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8006158 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005fde:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005fe2:	4b59      	ldr	r3, [pc, #356]	; (8006148 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005fe4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fe6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fea:	ee07 3a90 	vmov	s15, r3
 8005fee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ff2:	ed97 6a03 	vldr	s12, [r7, #12]
 8005ff6:	eddf 5a56 	vldr	s11, [pc, #344]	; 8006150 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005ffa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005ffe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006002:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006006:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800600a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800600e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006012:	e043      	b.n	800609c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006014:	697b      	ldr	r3, [r7, #20]
 8006016:	ee07 3a90 	vmov	s15, r3
 800601a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800601e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800615c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8006022:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006026:	4b48      	ldr	r3, [pc, #288]	; (8006148 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006028:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800602a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800602e:	ee07 3a90 	vmov	s15, r3
 8006032:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006036:	ed97 6a03 	vldr	s12, [r7, #12]
 800603a:	eddf 5a45 	vldr	s11, [pc, #276]	; 8006150 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800603e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006042:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006046:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800604a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800604e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006052:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006056:	e021      	b.n	800609c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006058:	697b      	ldr	r3, [r7, #20]
 800605a:	ee07 3a90 	vmov	s15, r3
 800605e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006062:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8006158 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006066:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800606a:	4b37      	ldr	r3, [pc, #220]	; (8006148 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800606c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800606e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006072:	ee07 3a90 	vmov	s15, r3
 8006076:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800607a:	ed97 6a03 	vldr	s12, [r7, #12]
 800607e:	eddf 5a34 	vldr	s11, [pc, #208]	; 8006150 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006082:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006086:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800608a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800608e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006092:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006096:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800609a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 800609c:	4b2a      	ldr	r3, [pc, #168]	; (8006148 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800609e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060a0:	0a5b      	lsrs	r3, r3, #9
 80060a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80060a6:	ee07 3a90 	vmov	s15, r3
 80060aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060ae:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80060b2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80060b6:	edd7 6a07 	vldr	s13, [r7, #28]
 80060ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80060be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80060c2:	ee17 2a90 	vmov	r2, s15
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 80060ca:	4b1f      	ldr	r3, [pc, #124]	; (8006148 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80060cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060ce:	0c1b      	lsrs	r3, r3, #16
 80060d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80060d4:	ee07 3a90 	vmov	s15, r3
 80060d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060dc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80060e0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80060e4:	edd7 6a07 	vldr	s13, [r7, #28]
 80060e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80060ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80060f0:	ee17 2a90 	vmov	r2, s15
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 80060f8:	4b13      	ldr	r3, [pc, #76]	; (8006148 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80060fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060fc:	0e1b      	lsrs	r3, r3, #24
 80060fe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006102:	ee07 3a90 	vmov	s15, r3
 8006106:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800610a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800610e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006112:	edd7 6a07 	vldr	s13, [r7, #28]
 8006116:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800611a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800611e:	ee17 2a90 	vmov	r2, s15
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006126:	e008      	b.n	800613a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2200      	movs	r2, #0
 800612c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	2200      	movs	r2, #0
 8006132:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2200      	movs	r2, #0
 8006138:	609a      	str	r2, [r3, #8]
}
 800613a:	bf00      	nop
 800613c:	3724      	adds	r7, #36	; 0x24
 800613e:	46bd      	mov	sp, r7
 8006140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006144:	4770      	bx	lr
 8006146:	bf00      	nop
 8006148:	58024400 	.word	0x58024400
 800614c:	03d09000 	.word	0x03d09000
 8006150:	46000000 	.word	0x46000000
 8006154:	4c742400 	.word	0x4c742400
 8006158:	4a742400 	.word	0x4a742400
 800615c:	4bb71b00 	.word	0x4bb71b00

08006160 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8006160:	b480      	push	{r7}
 8006162:	b089      	sub	sp, #36	; 0x24
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006168:	4ba1      	ldr	r3, [pc, #644]	; (80063f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800616a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800616c:	f003 0303 	and.w	r3, r3, #3
 8006170:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8006172:	4b9f      	ldr	r3, [pc, #636]	; (80063f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006174:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006176:	0d1b      	lsrs	r3, r3, #20
 8006178:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800617c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800617e:	4b9c      	ldr	r3, [pc, #624]	; (80063f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006180:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006182:	0a1b      	lsrs	r3, r3, #8
 8006184:	f003 0301 	and.w	r3, r3, #1
 8006188:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800618a:	4b99      	ldr	r3, [pc, #612]	; (80063f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800618c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800618e:	08db      	lsrs	r3, r3, #3
 8006190:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006194:	693a      	ldr	r2, [r7, #16]
 8006196:	fb02 f303 	mul.w	r3, r2, r3
 800619a:	ee07 3a90 	vmov	s15, r3
 800619e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061a2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80061a6:	697b      	ldr	r3, [r7, #20]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	f000 8111 	beq.w	80063d0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80061ae:	69bb      	ldr	r3, [r7, #24]
 80061b0:	2b02      	cmp	r3, #2
 80061b2:	f000 8083 	beq.w	80062bc <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80061b6:	69bb      	ldr	r3, [r7, #24]
 80061b8:	2b02      	cmp	r3, #2
 80061ba:	f200 80a1 	bhi.w	8006300 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80061be:	69bb      	ldr	r3, [r7, #24]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d003      	beq.n	80061cc <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80061c4:	69bb      	ldr	r3, [r7, #24]
 80061c6:	2b01      	cmp	r3, #1
 80061c8:	d056      	beq.n	8006278 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80061ca:	e099      	b.n	8006300 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80061cc:	4b88      	ldr	r3, [pc, #544]	; (80063f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f003 0320 	and.w	r3, r3, #32
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d02d      	beq.n	8006234 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80061d8:	4b85      	ldr	r3, [pc, #532]	; (80063f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	08db      	lsrs	r3, r3, #3
 80061de:	f003 0303 	and.w	r3, r3, #3
 80061e2:	4a84      	ldr	r2, [pc, #528]	; (80063f4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80061e4:	fa22 f303 	lsr.w	r3, r2, r3
 80061e8:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80061ea:	68bb      	ldr	r3, [r7, #8]
 80061ec:	ee07 3a90 	vmov	s15, r3
 80061f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80061f4:	697b      	ldr	r3, [r7, #20]
 80061f6:	ee07 3a90 	vmov	s15, r3
 80061fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006202:	4b7b      	ldr	r3, [pc, #492]	; (80063f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006206:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800620a:	ee07 3a90 	vmov	s15, r3
 800620e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006212:	ed97 6a03 	vldr	s12, [r7, #12]
 8006216:	eddf 5a78 	vldr	s11, [pc, #480]	; 80063f8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800621a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800621e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006222:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006226:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800622a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800622e:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8006232:	e087      	b.n	8006344 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006234:	697b      	ldr	r3, [r7, #20]
 8006236:	ee07 3a90 	vmov	s15, r3
 800623a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800623e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80063fc <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8006242:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006246:	4b6a      	ldr	r3, [pc, #424]	; (80063f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800624a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800624e:	ee07 3a90 	vmov	s15, r3
 8006252:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006256:	ed97 6a03 	vldr	s12, [r7, #12]
 800625a:	eddf 5a67 	vldr	s11, [pc, #412]	; 80063f8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800625e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006262:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006266:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800626a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800626e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006272:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006276:	e065      	b.n	8006344 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006278:	697b      	ldr	r3, [r7, #20]
 800627a:	ee07 3a90 	vmov	s15, r3
 800627e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006282:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8006400 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006286:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800628a:	4b59      	ldr	r3, [pc, #356]	; (80063f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800628c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800628e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006292:	ee07 3a90 	vmov	s15, r3
 8006296:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800629a:	ed97 6a03 	vldr	s12, [r7, #12]
 800629e:	eddf 5a56 	vldr	s11, [pc, #344]	; 80063f8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80062a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80062a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80062aa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80062ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80062b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062b6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80062ba:	e043      	b.n	8006344 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80062bc:	697b      	ldr	r3, [r7, #20]
 80062be:	ee07 3a90 	vmov	s15, r3
 80062c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062c6:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8006404 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80062ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80062ce:	4b48      	ldr	r3, [pc, #288]	; (80063f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80062d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062d6:	ee07 3a90 	vmov	s15, r3
 80062da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80062de:	ed97 6a03 	vldr	s12, [r7, #12]
 80062e2:	eddf 5a45 	vldr	s11, [pc, #276]	; 80063f8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80062e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80062ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80062ee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80062f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80062f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062fa:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80062fe:	e021      	b.n	8006344 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006300:	697b      	ldr	r3, [r7, #20]
 8006302:	ee07 3a90 	vmov	s15, r3
 8006306:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800630a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8006400 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800630e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006312:	4b37      	ldr	r3, [pc, #220]	; (80063f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006316:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800631a:	ee07 3a90 	vmov	s15, r3
 800631e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006322:	ed97 6a03 	vldr	s12, [r7, #12]
 8006326:	eddf 5a34 	vldr	s11, [pc, #208]	; 80063f8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800632a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800632e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006332:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006336:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800633a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800633e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006342:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8006344:	4b2a      	ldr	r3, [pc, #168]	; (80063f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006348:	0a5b      	lsrs	r3, r3, #9
 800634a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800634e:	ee07 3a90 	vmov	s15, r3
 8006352:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006356:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800635a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800635e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006362:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006366:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800636a:	ee17 2a90 	vmov	r2, s15
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8006372:	4b1f      	ldr	r3, [pc, #124]	; (80063f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006376:	0c1b      	lsrs	r3, r3, #16
 8006378:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800637c:	ee07 3a90 	vmov	s15, r3
 8006380:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006384:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006388:	ee37 7a87 	vadd.f32	s14, s15, s14
 800638c:	edd7 6a07 	vldr	s13, [r7, #28]
 8006390:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006394:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006398:	ee17 2a90 	vmov	r2, s15
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 80063a0:	4b13      	ldr	r3, [pc, #76]	; (80063f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80063a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063a4:	0e1b      	lsrs	r3, r3, #24
 80063a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80063aa:	ee07 3a90 	vmov	s15, r3
 80063ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063b2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80063b6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80063ba:	edd7 6a07 	vldr	s13, [r7, #28]
 80063be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80063c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80063c6:	ee17 2a90 	vmov	r2, s15
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80063ce:	e008      	b.n	80063e2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2200      	movs	r2, #0
 80063d4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2200      	movs	r2, #0
 80063da:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2200      	movs	r2, #0
 80063e0:	609a      	str	r2, [r3, #8]
}
 80063e2:	bf00      	nop
 80063e4:	3724      	adds	r7, #36	; 0x24
 80063e6:	46bd      	mov	sp, r7
 80063e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ec:	4770      	bx	lr
 80063ee:	bf00      	nop
 80063f0:	58024400 	.word	0x58024400
 80063f4:	03d09000 	.word	0x03d09000
 80063f8:	46000000 	.word	0x46000000
 80063fc:	4c742400 	.word	0x4c742400
 8006400:	4a742400 	.word	0x4a742400
 8006404:	4bb71b00 	.word	0x4bb71b00

08006408 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8006408:	b580      	push	{r7, lr}
 800640a:	b084      	sub	sp, #16
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
 8006410:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006412:	2300      	movs	r3, #0
 8006414:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006416:	4b53      	ldr	r3, [pc, #332]	; (8006564 <RCCEx_PLL2_Config+0x15c>)
 8006418:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800641a:	f003 0303 	and.w	r3, r3, #3
 800641e:	2b03      	cmp	r3, #3
 8006420:	d101      	bne.n	8006426 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8006422:	2301      	movs	r3, #1
 8006424:	e099      	b.n	800655a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8006426:	4b4f      	ldr	r3, [pc, #316]	; (8006564 <RCCEx_PLL2_Config+0x15c>)
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	4a4e      	ldr	r2, [pc, #312]	; (8006564 <RCCEx_PLL2_Config+0x15c>)
 800642c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006430:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006432:	f7fb fc33 	bl	8001c9c <HAL_GetTick>
 8006436:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006438:	e008      	b.n	800644c <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800643a:	f7fb fc2f 	bl	8001c9c <HAL_GetTick>
 800643e:	4602      	mov	r2, r0
 8006440:	68bb      	ldr	r3, [r7, #8]
 8006442:	1ad3      	subs	r3, r2, r3
 8006444:	2b02      	cmp	r3, #2
 8006446:	d901      	bls.n	800644c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006448:	2303      	movs	r3, #3
 800644a:	e086      	b.n	800655a <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800644c:	4b45      	ldr	r3, [pc, #276]	; (8006564 <RCCEx_PLL2_Config+0x15c>)
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006454:	2b00      	cmp	r3, #0
 8006456:	d1f0      	bne.n	800643a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006458:	4b42      	ldr	r3, [pc, #264]	; (8006564 <RCCEx_PLL2_Config+0x15c>)
 800645a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800645c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	031b      	lsls	r3, r3, #12
 8006466:	493f      	ldr	r1, [pc, #252]	; (8006564 <RCCEx_PLL2_Config+0x15c>)
 8006468:	4313      	orrs	r3, r2
 800646a:	628b      	str	r3, [r1, #40]	; 0x28
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	685b      	ldr	r3, [r3, #4]
 8006470:	3b01      	subs	r3, #1
 8006472:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	689b      	ldr	r3, [r3, #8]
 800647a:	3b01      	subs	r3, #1
 800647c:	025b      	lsls	r3, r3, #9
 800647e:	b29b      	uxth	r3, r3
 8006480:	431a      	orrs	r2, r3
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	68db      	ldr	r3, [r3, #12]
 8006486:	3b01      	subs	r3, #1
 8006488:	041b      	lsls	r3, r3, #16
 800648a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800648e:	431a      	orrs	r2, r3
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	691b      	ldr	r3, [r3, #16]
 8006494:	3b01      	subs	r3, #1
 8006496:	061b      	lsls	r3, r3, #24
 8006498:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800649c:	4931      	ldr	r1, [pc, #196]	; (8006564 <RCCEx_PLL2_Config+0x15c>)
 800649e:	4313      	orrs	r3, r2
 80064a0:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80064a2:	4b30      	ldr	r3, [pc, #192]	; (8006564 <RCCEx_PLL2_Config+0x15c>)
 80064a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064a6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	695b      	ldr	r3, [r3, #20]
 80064ae:	492d      	ldr	r1, [pc, #180]	; (8006564 <RCCEx_PLL2_Config+0x15c>)
 80064b0:	4313      	orrs	r3, r2
 80064b2:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80064b4:	4b2b      	ldr	r3, [pc, #172]	; (8006564 <RCCEx_PLL2_Config+0x15c>)
 80064b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064b8:	f023 0220 	bic.w	r2, r3, #32
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	699b      	ldr	r3, [r3, #24]
 80064c0:	4928      	ldr	r1, [pc, #160]	; (8006564 <RCCEx_PLL2_Config+0x15c>)
 80064c2:	4313      	orrs	r3, r2
 80064c4:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80064c6:	4b27      	ldr	r3, [pc, #156]	; (8006564 <RCCEx_PLL2_Config+0x15c>)
 80064c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064ca:	4a26      	ldr	r2, [pc, #152]	; (8006564 <RCCEx_PLL2_Config+0x15c>)
 80064cc:	f023 0310 	bic.w	r3, r3, #16
 80064d0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80064d2:	4b24      	ldr	r3, [pc, #144]	; (8006564 <RCCEx_PLL2_Config+0x15c>)
 80064d4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80064d6:	4b24      	ldr	r3, [pc, #144]	; (8006568 <RCCEx_PLL2_Config+0x160>)
 80064d8:	4013      	ands	r3, r2
 80064da:	687a      	ldr	r2, [r7, #4]
 80064dc:	69d2      	ldr	r2, [r2, #28]
 80064de:	00d2      	lsls	r2, r2, #3
 80064e0:	4920      	ldr	r1, [pc, #128]	; (8006564 <RCCEx_PLL2_Config+0x15c>)
 80064e2:	4313      	orrs	r3, r2
 80064e4:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80064e6:	4b1f      	ldr	r3, [pc, #124]	; (8006564 <RCCEx_PLL2_Config+0x15c>)
 80064e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064ea:	4a1e      	ldr	r2, [pc, #120]	; (8006564 <RCCEx_PLL2_Config+0x15c>)
 80064ec:	f043 0310 	orr.w	r3, r3, #16
 80064f0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d106      	bne.n	8006506 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80064f8:	4b1a      	ldr	r3, [pc, #104]	; (8006564 <RCCEx_PLL2_Config+0x15c>)
 80064fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064fc:	4a19      	ldr	r2, [pc, #100]	; (8006564 <RCCEx_PLL2_Config+0x15c>)
 80064fe:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006502:	62d3      	str	r3, [r2, #44]	; 0x2c
 8006504:	e00f      	b.n	8006526 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	2b01      	cmp	r3, #1
 800650a:	d106      	bne.n	800651a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800650c:	4b15      	ldr	r3, [pc, #84]	; (8006564 <RCCEx_PLL2_Config+0x15c>)
 800650e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006510:	4a14      	ldr	r2, [pc, #80]	; (8006564 <RCCEx_PLL2_Config+0x15c>)
 8006512:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006516:	62d3      	str	r3, [r2, #44]	; 0x2c
 8006518:	e005      	b.n	8006526 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800651a:	4b12      	ldr	r3, [pc, #72]	; (8006564 <RCCEx_PLL2_Config+0x15c>)
 800651c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800651e:	4a11      	ldr	r2, [pc, #68]	; (8006564 <RCCEx_PLL2_Config+0x15c>)
 8006520:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006524:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8006526:	4b0f      	ldr	r3, [pc, #60]	; (8006564 <RCCEx_PLL2_Config+0x15c>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	4a0e      	ldr	r2, [pc, #56]	; (8006564 <RCCEx_PLL2_Config+0x15c>)
 800652c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006530:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006532:	f7fb fbb3 	bl	8001c9c <HAL_GetTick>
 8006536:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006538:	e008      	b.n	800654c <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800653a:	f7fb fbaf 	bl	8001c9c <HAL_GetTick>
 800653e:	4602      	mov	r2, r0
 8006540:	68bb      	ldr	r3, [r7, #8]
 8006542:	1ad3      	subs	r3, r2, r3
 8006544:	2b02      	cmp	r3, #2
 8006546:	d901      	bls.n	800654c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006548:	2303      	movs	r3, #3
 800654a:	e006      	b.n	800655a <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800654c:	4b05      	ldr	r3, [pc, #20]	; (8006564 <RCCEx_PLL2_Config+0x15c>)
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006554:	2b00      	cmp	r3, #0
 8006556:	d0f0      	beq.n	800653a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8006558:	7bfb      	ldrb	r3, [r7, #15]
}
 800655a:	4618      	mov	r0, r3
 800655c:	3710      	adds	r7, #16
 800655e:	46bd      	mov	sp, r7
 8006560:	bd80      	pop	{r7, pc}
 8006562:	bf00      	nop
 8006564:	58024400 	.word	0x58024400
 8006568:	ffff0007 	.word	0xffff0007

0800656c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800656c:	b580      	push	{r7, lr}
 800656e:	b084      	sub	sp, #16
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
 8006574:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006576:	2300      	movs	r3, #0
 8006578:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800657a:	4b53      	ldr	r3, [pc, #332]	; (80066c8 <RCCEx_PLL3_Config+0x15c>)
 800657c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800657e:	f003 0303 	and.w	r3, r3, #3
 8006582:	2b03      	cmp	r3, #3
 8006584:	d101      	bne.n	800658a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8006586:	2301      	movs	r3, #1
 8006588:	e099      	b.n	80066be <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800658a:	4b4f      	ldr	r3, [pc, #316]	; (80066c8 <RCCEx_PLL3_Config+0x15c>)
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	4a4e      	ldr	r2, [pc, #312]	; (80066c8 <RCCEx_PLL3_Config+0x15c>)
 8006590:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006594:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006596:	f7fb fb81 	bl	8001c9c <HAL_GetTick>
 800659a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800659c:	e008      	b.n	80065b0 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800659e:	f7fb fb7d 	bl	8001c9c <HAL_GetTick>
 80065a2:	4602      	mov	r2, r0
 80065a4:	68bb      	ldr	r3, [r7, #8]
 80065a6:	1ad3      	subs	r3, r2, r3
 80065a8:	2b02      	cmp	r3, #2
 80065aa:	d901      	bls.n	80065b0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80065ac:	2303      	movs	r3, #3
 80065ae:	e086      	b.n	80066be <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80065b0:	4b45      	ldr	r3, [pc, #276]	; (80066c8 <RCCEx_PLL3_Config+0x15c>)
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d1f0      	bne.n	800659e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80065bc:	4b42      	ldr	r3, [pc, #264]	; (80066c8 <RCCEx_PLL3_Config+0x15c>)
 80065be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065c0:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	051b      	lsls	r3, r3, #20
 80065ca:	493f      	ldr	r1, [pc, #252]	; (80066c8 <RCCEx_PLL3_Config+0x15c>)
 80065cc:	4313      	orrs	r3, r2
 80065ce:	628b      	str	r3, [r1, #40]	; 0x28
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	685b      	ldr	r3, [r3, #4]
 80065d4:	3b01      	subs	r3, #1
 80065d6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	689b      	ldr	r3, [r3, #8]
 80065de:	3b01      	subs	r3, #1
 80065e0:	025b      	lsls	r3, r3, #9
 80065e2:	b29b      	uxth	r3, r3
 80065e4:	431a      	orrs	r2, r3
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	68db      	ldr	r3, [r3, #12]
 80065ea:	3b01      	subs	r3, #1
 80065ec:	041b      	lsls	r3, r3, #16
 80065ee:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80065f2:	431a      	orrs	r2, r3
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	691b      	ldr	r3, [r3, #16]
 80065f8:	3b01      	subs	r3, #1
 80065fa:	061b      	lsls	r3, r3, #24
 80065fc:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8006600:	4931      	ldr	r1, [pc, #196]	; (80066c8 <RCCEx_PLL3_Config+0x15c>)
 8006602:	4313      	orrs	r3, r2
 8006604:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8006606:	4b30      	ldr	r3, [pc, #192]	; (80066c8 <RCCEx_PLL3_Config+0x15c>)
 8006608:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800660a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	695b      	ldr	r3, [r3, #20]
 8006612:	492d      	ldr	r1, [pc, #180]	; (80066c8 <RCCEx_PLL3_Config+0x15c>)
 8006614:	4313      	orrs	r3, r2
 8006616:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006618:	4b2b      	ldr	r3, [pc, #172]	; (80066c8 <RCCEx_PLL3_Config+0x15c>)
 800661a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800661c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	699b      	ldr	r3, [r3, #24]
 8006624:	4928      	ldr	r1, [pc, #160]	; (80066c8 <RCCEx_PLL3_Config+0x15c>)
 8006626:	4313      	orrs	r3, r2
 8006628:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800662a:	4b27      	ldr	r3, [pc, #156]	; (80066c8 <RCCEx_PLL3_Config+0x15c>)
 800662c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800662e:	4a26      	ldr	r2, [pc, #152]	; (80066c8 <RCCEx_PLL3_Config+0x15c>)
 8006630:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006634:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006636:	4b24      	ldr	r3, [pc, #144]	; (80066c8 <RCCEx_PLL3_Config+0x15c>)
 8006638:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800663a:	4b24      	ldr	r3, [pc, #144]	; (80066cc <RCCEx_PLL3_Config+0x160>)
 800663c:	4013      	ands	r3, r2
 800663e:	687a      	ldr	r2, [r7, #4]
 8006640:	69d2      	ldr	r2, [r2, #28]
 8006642:	00d2      	lsls	r2, r2, #3
 8006644:	4920      	ldr	r1, [pc, #128]	; (80066c8 <RCCEx_PLL3_Config+0x15c>)
 8006646:	4313      	orrs	r3, r2
 8006648:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800664a:	4b1f      	ldr	r3, [pc, #124]	; (80066c8 <RCCEx_PLL3_Config+0x15c>)
 800664c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800664e:	4a1e      	ldr	r2, [pc, #120]	; (80066c8 <RCCEx_PLL3_Config+0x15c>)
 8006650:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006654:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	2b00      	cmp	r3, #0
 800665a:	d106      	bne.n	800666a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800665c:	4b1a      	ldr	r3, [pc, #104]	; (80066c8 <RCCEx_PLL3_Config+0x15c>)
 800665e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006660:	4a19      	ldr	r2, [pc, #100]	; (80066c8 <RCCEx_PLL3_Config+0x15c>)
 8006662:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006666:	62d3      	str	r3, [r2, #44]	; 0x2c
 8006668:	e00f      	b.n	800668a <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800666a:	683b      	ldr	r3, [r7, #0]
 800666c:	2b01      	cmp	r3, #1
 800666e:	d106      	bne.n	800667e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8006670:	4b15      	ldr	r3, [pc, #84]	; (80066c8 <RCCEx_PLL3_Config+0x15c>)
 8006672:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006674:	4a14      	ldr	r2, [pc, #80]	; (80066c8 <RCCEx_PLL3_Config+0x15c>)
 8006676:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800667a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800667c:	e005      	b.n	800668a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800667e:	4b12      	ldr	r3, [pc, #72]	; (80066c8 <RCCEx_PLL3_Config+0x15c>)
 8006680:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006682:	4a11      	ldr	r2, [pc, #68]	; (80066c8 <RCCEx_PLL3_Config+0x15c>)
 8006684:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006688:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800668a:	4b0f      	ldr	r3, [pc, #60]	; (80066c8 <RCCEx_PLL3_Config+0x15c>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	4a0e      	ldr	r2, [pc, #56]	; (80066c8 <RCCEx_PLL3_Config+0x15c>)
 8006690:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006694:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006696:	f7fb fb01 	bl	8001c9c <HAL_GetTick>
 800669a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800669c:	e008      	b.n	80066b0 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800669e:	f7fb fafd 	bl	8001c9c <HAL_GetTick>
 80066a2:	4602      	mov	r2, r0
 80066a4:	68bb      	ldr	r3, [r7, #8]
 80066a6:	1ad3      	subs	r3, r2, r3
 80066a8:	2b02      	cmp	r3, #2
 80066aa:	d901      	bls.n	80066b0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80066ac:	2303      	movs	r3, #3
 80066ae:	e006      	b.n	80066be <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80066b0:	4b05      	ldr	r3, [pc, #20]	; (80066c8 <RCCEx_PLL3_Config+0x15c>)
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d0f0      	beq.n	800669e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80066bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80066be:	4618      	mov	r0, r3
 80066c0:	3710      	adds	r7, #16
 80066c2:	46bd      	mov	sp, r7
 80066c4:	bd80      	pop	{r7, pc}
 80066c6:	bf00      	nop
 80066c8:	58024400 	.word	0x58024400
 80066cc:	ffff0007 	.word	0xffff0007

080066d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b082      	sub	sp, #8
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d101      	bne.n	80066e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80066de:	2301      	movs	r3, #1
 80066e0:	e049      	b.n	8006776 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066e8:	b2db      	uxtb	r3, r3
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d106      	bne.n	80066fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2200      	movs	r2, #0
 80066f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80066f6:	6878      	ldr	r0, [r7, #4]
 80066f8:	f7fb f900 	bl	80018fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2202      	movs	r2, #2
 8006700:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681a      	ldr	r2, [r3, #0]
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	3304      	adds	r3, #4
 800670c:	4619      	mov	r1, r3
 800670e:	4610      	mov	r0, r2
 8006710:	f001 f86a 	bl	80077e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2201      	movs	r2, #1
 8006718:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2201      	movs	r2, #1
 8006720:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2201      	movs	r2, #1
 8006728:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2201      	movs	r2, #1
 8006730:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2201      	movs	r2, #1
 8006738:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2201      	movs	r2, #1
 8006740:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2201      	movs	r2, #1
 8006748:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2201      	movs	r2, #1
 8006750:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2201      	movs	r2, #1
 8006758:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2201      	movs	r2, #1
 8006760:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2201      	movs	r2, #1
 8006768:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2201      	movs	r2, #1
 8006770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006774:	2300      	movs	r3, #0
}
 8006776:	4618      	mov	r0, r3
 8006778:	3708      	adds	r7, #8
 800677a:	46bd      	mov	sp, r7
 800677c:	bd80      	pop	{r7, pc}
	...

08006780 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006780:	b480      	push	{r7}
 8006782:	b085      	sub	sp, #20
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800678e:	b2db      	uxtb	r3, r3
 8006790:	2b01      	cmp	r3, #1
 8006792:	d001      	beq.n	8006798 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006794:	2301      	movs	r3, #1
 8006796:	e04c      	b.n	8006832 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2202      	movs	r2, #2
 800679c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	4a26      	ldr	r2, [pc, #152]	; (8006840 <HAL_TIM_Base_Start+0xc0>)
 80067a6:	4293      	cmp	r3, r2
 80067a8:	d022      	beq.n	80067f0 <HAL_TIM_Base_Start+0x70>
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067b2:	d01d      	beq.n	80067f0 <HAL_TIM_Base_Start+0x70>
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	4a22      	ldr	r2, [pc, #136]	; (8006844 <HAL_TIM_Base_Start+0xc4>)
 80067ba:	4293      	cmp	r3, r2
 80067bc:	d018      	beq.n	80067f0 <HAL_TIM_Base_Start+0x70>
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	4a21      	ldr	r2, [pc, #132]	; (8006848 <HAL_TIM_Base_Start+0xc8>)
 80067c4:	4293      	cmp	r3, r2
 80067c6:	d013      	beq.n	80067f0 <HAL_TIM_Base_Start+0x70>
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	4a1f      	ldr	r2, [pc, #124]	; (800684c <HAL_TIM_Base_Start+0xcc>)
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d00e      	beq.n	80067f0 <HAL_TIM_Base_Start+0x70>
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	4a1e      	ldr	r2, [pc, #120]	; (8006850 <HAL_TIM_Base_Start+0xd0>)
 80067d8:	4293      	cmp	r3, r2
 80067da:	d009      	beq.n	80067f0 <HAL_TIM_Base_Start+0x70>
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	4a1c      	ldr	r2, [pc, #112]	; (8006854 <HAL_TIM_Base_Start+0xd4>)
 80067e2:	4293      	cmp	r3, r2
 80067e4:	d004      	beq.n	80067f0 <HAL_TIM_Base_Start+0x70>
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	4a1b      	ldr	r2, [pc, #108]	; (8006858 <HAL_TIM_Base_Start+0xd8>)
 80067ec:	4293      	cmp	r3, r2
 80067ee:	d115      	bne.n	800681c <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	689a      	ldr	r2, [r3, #8]
 80067f6:	4b19      	ldr	r3, [pc, #100]	; (800685c <HAL_TIM_Base_Start+0xdc>)
 80067f8:	4013      	ands	r3, r2
 80067fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	2b06      	cmp	r3, #6
 8006800:	d015      	beq.n	800682e <HAL_TIM_Base_Start+0xae>
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006808:	d011      	beq.n	800682e <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	681a      	ldr	r2, [r3, #0]
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f042 0201 	orr.w	r2, r2, #1
 8006818:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800681a:	e008      	b.n	800682e <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	681a      	ldr	r2, [r3, #0]
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f042 0201 	orr.w	r2, r2, #1
 800682a:	601a      	str	r2, [r3, #0]
 800682c:	e000      	b.n	8006830 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800682e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006830:	2300      	movs	r3, #0
}
 8006832:	4618      	mov	r0, r3
 8006834:	3714      	adds	r7, #20
 8006836:	46bd      	mov	sp, r7
 8006838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800683c:	4770      	bx	lr
 800683e:	bf00      	nop
 8006840:	40010000 	.word	0x40010000
 8006844:	40000400 	.word	0x40000400
 8006848:	40000800 	.word	0x40000800
 800684c:	40000c00 	.word	0x40000c00
 8006850:	40010400 	.word	0x40010400
 8006854:	40001800 	.word	0x40001800
 8006858:	40014000 	.word	0x40014000
 800685c:	00010007 	.word	0x00010007

08006860 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006860:	b480      	push	{r7}
 8006862:	b085      	sub	sp, #20
 8006864:	af00      	add	r7, sp, #0
 8006866:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800686e:	b2db      	uxtb	r3, r3
 8006870:	2b01      	cmp	r3, #1
 8006872:	d001      	beq.n	8006878 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006874:	2301      	movs	r3, #1
 8006876:	e054      	b.n	8006922 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2202      	movs	r2, #2
 800687c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	68da      	ldr	r2, [r3, #12]
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f042 0201 	orr.w	r2, r2, #1
 800688e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	4a26      	ldr	r2, [pc, #152]	; (8006930 <HAL_TIM_Base_Start_IT+0xd0>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d022      	beq.n	80068e0 <HAL_TIM_Base_Start_IT+0x80>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068a2:	d01d      	beq.n	80068e0 <HAL_TIM_Base_Start_IT+0x80>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	4a22      	ldr	r2, [pc, #136]	; (8006934 <HAL_TIM_Base_Start_IT+0xd4>)
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d018      	beq.n	80068e0 <HAL_TIM_Base_Start_IT+0x80>
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	4a21      	ldr	r2, [pc, #132]	; (8006938 <HAL_TIM_Base_Start_IT+0xd8>)
 80068b4:	4293      	cmp	r3, r2
 80068b6:	d013      	beq.n	80068e0 <HAL_TIM_Base_Start_IT+0x80>
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	4a1f      	ldr	r2, [pc, #124]	; (800693c <HAL_TIM_Base_Start_IT+0xdc>)
 80068be:	4293      	cmp	r3, r2
 80068c0:	d00e      	beq.n	80068e0 <HAL_TIM_Base_Start_IT+0x80>
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	4a1e      	ldr	r2, [pc, #120]	; (8006940 <HAL_TIM_Base_Start_IT+0xe0>)
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d009      	beq.n	80068e0 <HAL_TIM_Base_Start_IT+0x80>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4a1c      	ldr	r2, [pc, #112]	; (8006944 <HAL_TIM_Base_Start_IT+0xe4>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d004      	beq.n	80068e0 <HAL_TIM_Base_Start_IT+0x80>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	4a1b      	ldr	r2, [pc, #108]	; (8006948 <HAL_TIM_Base_Start_IT+0xe8>)
 80068dc:	4293      	cmp	r3, r2
 80068de:	d115      	bne.n	800690c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	689a      	ldr	r2, [r3, #8]
 80068e6:	4b19      	ldr	r3, [pc, #100]	; (800694c <HAL_TIM_Base_Start_IT+0xec>)
 80068e8:	4013      	ands	r3, r2
 80068ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	2b06      	cmp	r3, #6
 80068f0:	d015      	beq.n	800691e <HAL_TIM_Base_Start_IT+0xbe>
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80068f8:	d011      	beq.n	800691e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	681a      	ldr	r2, [r3, #0]
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f042 0201 	orr.w	r2, r2, #1
 8006908:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800690a:	e008      	b.n	800691e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	681a      	ldr	r2, [r3, #0]
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f042 0201 	orr.w	r2, r2, #1
 800691a:	601a      	str	r2, [r3, #0]
 800691c:	e000      	b.n	8006920 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800691e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006920:	2300      	movs	r3, #0
}
 8006922:	4618      	mov	r0, r3
 8006924:	3714      	adds	r7, #20
 8006926:	46bd      	mov	sp, r7
 8006928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692c:	4770      	bx	lr
 800692e:	bf00      	nop
 8006930:	40010000 	.word	0x40010000
 8006934:	40000400 	.word	0x40000400
 8006938:	40000800 	.word	0x40000800
 800693c:	40000c00 	.word	0x40000c00
 8006940:	40010400 	.word	0x40010400
 8006944:	40001800 	.word	0x40001800
 8006948:	40014000 	.word	0x40014000
 800694c:	00010007 	.word	0x00010007

08006950 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006950:	b580      	push	{r7, lr}
 8006952:	b082      	sub	sp, #8
 8006954:	af00      	add	r7, sp, #0
 8006956:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2b00      	cmp	r3, #0
 800695c:	d101      	bne.n	8006962 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800695e:	2301      	movs	r3, #1
 8006960:	e049      	b.n	80069f6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006968:	b2db      	uxtb	r3, r3
 800696a:	2b00      	cmp	r3, #0
 800696c:	d106      	bne.n	800697c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	2200      	movs	r2, #0
 8006972:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006976:	6878      	ldr	r0, [r7, #4]
 8006978:	f000 f841 	bl	80069fe <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2202      	movs	r2, #2
 8006980:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681a      	ldr	r2, [r3, #0]
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	3304      	adds	r3, #4
 800698c:	4619      	mov	r1, r3
 800698e:	4610      	mov	r0, r2
 8006990:	f000 ff2a 	bl	80077e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2201      	movs	r2, #1
 8006998:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2201      	movs	r2, #1
 80069a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2201      	movs	r2, #1
 80069a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2201      	movs	r2, #1
 80069b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2201      	movs	r2, #1
 80069b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2201      	movs	r2, #1
 80069c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2201      	movs	r2, #1
 80069c8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2201      	movs	r2, #1
 80069d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2201      	movs	r2, #1
 80069d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	2201      	movs	r2, #1
 80069e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2201      	movs	r2, #1
 80069e8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2201      	movs	r2, #1
 80069f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80069f4:	2300      	movs	r3, #0
}
 80069f6:	4618      	mov	r0, r3
 80069f8:	3708      	adds	r7, #8
 80069fa:	46bd      	mov	sp, r7
 80069fc:	bd80      	pop	{r7, pc}

080069fe <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80069fe:	b480      	push	{r7}
 8006a00:	b083      	sub	sp, #12
 8006a02:	af00      	add	r7, sp, #0
 8006a04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006a06:	bf00      	nop
 8006a08:	370c      	adds	r7, #12
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a10:	4770      	bx	lr
	...

08006a14 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	b084      	sub	sp, #16
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
 8006a1c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d109      	bne.n	8006a38 <HAL_TIM_PWM_Start+0x24>
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006a2a:	b2db      	uxtb	r3, r3
 8006a2c:	2b01      	cmp	r3, #1
 8006a2e:	bf14      	ite	ne
 8006a30:	2301      	movne	r3, #1
 8006a32:	2300      	moveq	r3, #0
 8006a34:	b2db      	uxtb	r3, r3
 8006a36:	e03c      	b.n	8006ab2 <HAL_TIM_PWM_Start+0x9e>
 8006a38:	683b      	ldr	r3, [r7, #0]
 8006a3a:	2b04      	cmp	r3, #4
 8006a3c:	d109      	bne.n	8006a52 <HAL_TIM_PWM_Start+0x3e>
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006a44:	b2db      	uxtb	r3, r3
 8006a46:	2b01      	cmp	r3, #1
 8006a48:	bf14      	ite	ne
 8006a4a:	2301      	movne	r3, #1
 8006a4c:	2300      	moveq	r3, #0
 8006a4e:	b2db      	uxtb	r3, r3
 8006a50:	e02f      	b.n	8006ab2 <HAL_TIM_PWM_Start+0x9e>
 8006a52:	683b      	ldr	r3, [r7, #0]
 8006a54:	2b08      	cmp	r3, #8
 8006a56:	d109      	bne.n	8006a6c <HAL_TIM_PWM_Start+0x58>
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006a5e:	b2db      	uxtb	r3, r3
 8006a60:	2b01      	cmp	r3, #1
 8006a62:	bf14      	ite	ne
 8006a64:	2301      	movne	r3, #1
 8006a66:	2300      	moveq	r3, #0
 8006a68:	b2db      	uxtb	r3, r3
 8006a6a:	e022      	b.n	8006ab2 <HAL_TIM_PWM_Start+0x9e>
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	2b0c      	cmp	r3, #12
 8006a70:	d109      	bne.n	8006a86 <HAL_TIM_PWM_Start+0x72>
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006a78:	b2db      	uxtb	r3, r3
 8006a7a:	2b01      	cmp	r3, #1
 8006a7c:	bf14      	ite	ne
 8006a7e:	2301      	movne	r3, #1
 8006a80:	2300      	moveq	r3, #0
 8006a82:	b2db      	uxtb	r3, r3
 8006a84:	e015      	b.n	8006ab2 <HAL_TIM_PWM_Start+0x9e>
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	2b10      	cmp	r3, #16
 8006a8a:	d109      	bne.n	8006aa0 <HAL_TIM_PWM_Start+0x8c>
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006a92:	b2db      	uxtb	r3, r3
 8006a94:	2b01      	cmp	r3, #1
 8006a96:	bf14      	ite	ne
 8006a98:	2301      	movne	r3, #1
 8006a9a:	2300      	moveq	r3, #0
 8006a9c:	b2db      	uxtb	r3, r3
 8006a9e:	e008      	b.n	8006ab2 <HAL_TIM_PWM_Start+0x9e>
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006aa6:	b2db      	uxtb	r3, r3
 8006aa8:	2b01      	cmp	r3, #1
 8006aaa:	bf14      	ite	ne
 8006aac:	2301      	movne	r3, #1
 8006aae:	2300      	moveq	r3, #0
 8006ab0:	b2db      	uxtb	r3, r3
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d001      	beq.n	8006aba <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006ab6:	2301      	movs	r3, #1
 8006ab8:	e0a1      	b.n	8006bfe <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d104      	bne.n	8006aca <HAL_TIM_PWM_Start+0xb6>
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2202      	movs	r2, #2
 8006ac4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006ac8:	e023      	b.n	8006b12 <HAL_TIM_PWM_Start+0xfe>
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	2b04      	cmp	r3, #4
 8006ace:	d104      	bne.n	8006ada <HAL_TIM_PWM_Start+0xc6>
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2202      	movs	r2, #2
 8006ad4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006ad8:	e01b      	b.n	8006b12 <HAL_TIM_PWM_Start+0xfe>
 8006ada:	683b      	ldr	r3, [r7, #0]
 8006adc:	2b08      	cmp	r3, #8
 8006ade:	d104      	bne.n	8006aea <HAL_TIM_PWM_Start+0xd6>
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2202      	movs	r2, #2
 8006ae4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006ae8:	e013      	b.n	8006b12 <HAL_TIM_PWM_Start+0xfe>
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	2b0c      	cmp	r3, #12
 8006aee:	d104      	bne.n	8006afa <HAL_TIM_PWM_Start+0xe6>
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2202      	movs	r2, #2
 8006af4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006af8:	e00b      	b.n	8006b12 <HAL_TIM_PWM_Start+0xfe>
 8006afa:	683b      	ldr	r3, [r7, #0]
 8006afc:	2b10      	cmp	r3, #16
 8006afe:	d104      	bne.n	8006b0a <HAL_TIM_PWM_Start+0xf6>
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2202      	movs	r2, #2
 8006b04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006b08:	e003      	b.n	8006b12 <HAL_TIM_PWM_Start+0xfe>
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	2202      	movs	r2, #2
 8006b0e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	2201      	movs	r2, #1
 8006b18:	6839      	ldr	r1, [r7, #0]
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	f001 fb9c 	bl	8008258 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	4a38      	ldr	r2, [pc, #224]	; (8006c08 <HAL_TIM_PWM_Start+0x1f4>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d013      	beq.n	8006b52 <HAL_TIM_PWM_Start+0x13e>
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	4a37      	ldr	r2, [pc, #220]	; (8006c0c <HAL_TIM_PWM_Start+0x1f8>)
 8006b30:	4293      	cmp	r3, r2
 8006b32:	d00e      	beq.n	8006b52 <HAL_TIM_PWM_Start+0x13e>
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	4a35      	ldr	r2, [pc, #212]	; (8006c10 <HAL_TIM_PWM_Start+0x1fc>)
 8006b3a:	4293      	cmp	r3, r2
 8006b3c:	d009      	beq.n	8006b52 <HAL_TIM_PWM_Start+0x13e>
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	4a34      	ldr	r2, [pc, #208]	; (8006c14 <HAL_TIM_PWM_Start+0x200>)
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d004      	beq.n	8006b52 <HAL_TIM_PWM_Start+0x13e>
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	4a32      	ldr	r2, [pc, #200]	; (8006c18 <HAL_TIM_PWM_Start+0x204>)
 8006b4e:	4293      	cmp	r3, r2
 8006b50:	d101      	bne.n	8006b56 <HAL_TIM_PWM_Start+0x142>
 8006b52:	2301      	movs	r3, #1
 8006b54:	e000      	b.n	8006b58 <HAL_TIM_PWM_Start+0x144>
 8006b56:	2300      	movs	r3, #0
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d007      	beq.n	8006b6c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006b6a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	4a25      	ldr	r2, [pc, #148]	; (8006c08 <HAL_TIM_PWM_Start+0x1f4>)
 8006b72:	4293      	cmp	r3, r2
 8006b74:	d022      	beq.n	8006bbc <HAL_TIM_PWM_Start+0x1a8>
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b7e:	d01d      	beq.n	8006bbc <HAL_TIM_PWM_Start+0x1a8>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	4a25      	ldr	r2, [pc, #148]	; (8006c1c <HAL_TIM_PWM_Start+0x208>)
 8006b86:	4293      	cmp	r3, r2
 8006b88:	d018      	beq.n	8006bbc <HAL_TIM_PWM_Start+0x1a8>
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	4a24      	ldr	r2, [pc, #144]	; (8006c20 <HAL_TIM_PWM_Start+0x20c>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d013      	beq.n	8006bbc <HAL_TIM_PWM_Start+0x1a8>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	4a22      	ldr	r2, [pc, #136]	; (8006c24 <HAL_TIM_PWM_Start+0x210>)
 8006b9a:	4293      	cmp	r3, r2
 8006b9c:	d00e      	beq.n	8006bbc <HAL_TIM_PWM_Start+0x1a8>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	4a1a      	ldr	r2, [pc, #104]	; (8006c0c <HAL_TIM_PWM_Start+0x1f8>)
 8006ba4:	4293      	cmp	r3, r2
 8006ba6:	d009      	beq.n	8006bbc <HAL_TIM_PWM_Start+0x1a8>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	4a1e      	ldr	r2, [pc, #120]	; (8006c28 <HAL_TIM_PWM_Start+0x214>)
 8006bae:	4293      	cmp	r3, r2
 8006bb0:	d004      	beq.n	8006bbc <HAL_TIM_PWM_Start+0x1a8>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	4a16      	ldr	r2, [pc, #88]	; (8006c10 <HAL_TIM_PWM_Start+0x1fc>)
 8006bb8:	4293      	cmp	r3, r2
 8006bba:	d115      	bne.n	8006be8 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	689a      	ldr	r2, [r3, #8]
 8006bc2:	4b1a      	ldr	r3, [pc, #104]	; (8006c2c <HAL_TIM_PWM_Start+0x218>)
 8006bc4:	4013      	ands	r3, r2
 8006bc6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	2b06      	cmp	r3, #6
 8006bcc:	d015      	beq.n	8006bfa <HAL_TIM_PWM_Start+0x1e6>
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006bd4:	d011      	beq.n	8006bfa <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	681a      	ldr	r2, [r3, #0]
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	f042 0201 	orr.w	r2, r2, #1
 8006be4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006be6:	e008      	b.n	8006bfa <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	681a      	ldr	r2, [r3, #0]
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f042 0201 	orr.w	r2, r2, #1
 8006bf6:	601a      	str	r2, [r3, #0]
 8006bf8:	e000      	b.n	8006bfc <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006bfa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006bfc:	2300      	movs	r3, #0
}
 8006bfe:	4618      	mov	r0, r3
 8006c00:	3710      	adds	r7, #16
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bd80      	pop	{r7, pc}
 8006c06:	bf00      	nop
 8006c08:	40010000 	.word	0x40010000
 8006c0c:	40010400 	.word	0x40010400
 8006c10:	40014000 	.word	0x40014000
 8006c14:	40014400 	.word	0x40014400
 8006c18:	40014800 	.word	0x40014800
 8006c1c:	40000400 	.word	0x40000400
 8006c20:	40000800 	.word	0x40000800
 8006c24:	40000c00 	.word	0x40000c00
 8006c28:	40001800 	.word	0x40001800
 8006c2c:	00010007 	.word	0x00010007

08006c30 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006c30:	b580      	push	{r7, lr}
 8006c32:	b082      	sub	sp, #8
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d101      	bne.n	8006c42 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006c3e:	2301      	movs	r3, #1
 8006c40:	e049      	b.n	8006cd6 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c48:	b2db      	uxtb	r3, r3
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d106      	bne.n	8006c5c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2200      	movs	r2, #0
 8006c52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006c56:	6878      	ldr	r0, [r7, #4]
 8006c58:	f000 f841 	bl	8006cde <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2202      	movs	r2, #2
 8006c60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681a      	ldr	r2, [r3, #0]
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	3304      	adds	r3, #4
 8006c6c:	4619      	mov	r1, r3
 8006c6e:	4610      	mov	r0, r2
 8006c70:	f000 fdba 	bl	80077e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2201      	movs	r2, #1
 8006c78:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2201      	movs	r2, #1
 8006c80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2201      	movs	r2, #1
 8006c88:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2201      	movs	r2, #1
 8006c90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2201      	movs	r2, #1
 8006c98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2201      	movs	r2, #1
 8006ca0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2201      	movs	r2, #1
 8006ca8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2201      	movs	r2, #1
 8006cb0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2201      	movs	r2, #1
 8006cb8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2201      	movs	r2, #1
 8006cc0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2201      	movs	r2, #1
 8006cc8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2201      	movs	r2, #1
 8006cd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006cd4:	2300      	movs	r3, #0
}
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	3708      	adds	r7, #8
 8006cda:	46bd      	mov	sp, r7
 8006cdc:	bd80      	pop	{r7, pc}

08006cde <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8006cde:	b480      	push	{r7}
 8006ce0:	b083      	sub	sp, #12
 8006ce2:	af00      	add	r7, sp, #0
 8006ce4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8006ce6:	bf00      	nop
 8006ce8:	370c      	adds	r7, #12
 8006cea:	46bd      	mov	sp, r7
 8006cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf0:	4770      	bx	lr
	...

08006cf4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b084      	sub	sp, #16
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
 8006cfc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006cfe:	2300      	movs	r3, #0
 8006d00:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d104      	bne.n	8006d12 <HAL_TIM_IC_Start_IT+0x1e>
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006d0e:	b2db      	uxtb	r3, r3
 8006d10:	e023      	b.n	8006d5a <HAL_TIM_IC_Start_IT+0x66>
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	2b04      	cmp	r3, #4
 8006d16:	d104      	bne.n	8006d22 <HAL_TIM_IC_Start_IT+0x2e>
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006d1e:	b2db      	uxtb	r3, r3
 8006d20:	e01b      	b.n	8006d5a <HAL_TIM_IC_Start_IT+0x66>
 8006d22:	683b      	ldr	r3, [r7, #0]
 8006d24:	2b08      	cmp	r3, #8
 8006d26:	d104      	bne.n	8006d32 <HAL_TIM_IC_Start_IT+0x3e>
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006d2e:	b2db      	uxtb	r3, r3
 8006d30:	e013      	b.n	8006d5a <HAL_TIM_IC_Start_IT+0x66>
 8006d32:	683b      	ldr	r3, [r7, #0]
 8006d34:	2b0c      	cmp	r3, #12
 8006d36:	d104      	bne.n	8006d42 <HAL_TIM_IC_Start_IT+0x4e>
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006d3e:	b2db      	uxtb	r3, r3
 8006d40:	e00b      	b.n	8006d5a <HAL_TIM_IC_Start_IT+0x66>
 8006d42:	683b      	ldr	r3, [r7, #0]
 8006d44:	2b10      	cmp	r3, #16
 8006d46:	d104      	bne.n	8006d52 <HAL_TIM_IC_Start_IT+0x5e>
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006d4e:	b2db      	uxtb	r3, r3
 8006d50:	e003      	b.n	8006d5a <HAL_TIM_IC_Start_IT+0x66>
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006d58:	b2db      	uxtb	r3, r3
 8006d5a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006d5c:	683b      	ldr	r3, [r7, #0]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d104      	bne.n	8006d6c <HAL_TIM_IC_Start_IT+0x78>
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006d68:	b2db      	uxtb	r3, r3
 8006d6a:	e013      	b.n	8006d94 <HAL_TIM_IC_Start_IT+0xa0>
 8006d6c:	683b      	ldr	r3, [r7, #0]
 8006d6e:	2b04      	cmp	r3, #4
 8006d70:	d104      	bne.n	8006d7c <HAL_TIM_IC_Start_IT+0x88>
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006d78:	b2db      	uxtb	r3, r3
 8006d7a:	e00b      	b.n	8006d94 <HAL_TIM_IC_Start_IT+0xa0>
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	2b08      	cmp	r3, #8
 8006d80:	d104      	bne.n	8006d8c <HAL_TIM_IC_Start_IT+0x98>
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8006d88:	b2db      	uxtb	r3, r3
 8006d8a:	e003      	b.n	8006d94 <HAL_TIM_IC_Start_IT+0xa0>
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8006d92:	b2db      	uxtb	r3, r3
 8006d94:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006d96:	7bbb      	ldrb	r3, [r7, #14]
 8006d98:	2b01      	cmp	r3, #1
 8006d9a:	d102      	bne.n	8006da2 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006d9c:	7b7b      	ldrb	r3, [r7, #13]
 8006d9e:	2b01      	cmp	r3, #1
 8006da0:	d001      	beq.n	8006da6 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8006da2:	2301      	movs	r3, #1
 8006da4:	e0e2      	b.n	8006f6c <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006da6:	683b      	ldr	r3, [r7, #0]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d104      	bne.n	8006db6 <HAL_TIM_IC_Start_IT+0xc2>
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	2202      	movs	r2, #2
 8006db0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006db4:	e023      	b.n	8006dfe <HAL_TIM_IC_Start_IT+0x10a>
 8006db6:	683b      	ldr	r3, [r7, #0]
 8006db8:	2b04      	cmp	r3, #4
 8006dba:	d104      	bne.n	8006dc6 <HAL_TIM_IC_Start_IT+0xd2>
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2202      	movs	r2, #2
 8006dc0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006dc4:	e01b      	b.n	8006dfe <HAL_TIM_IC_Start_IT+0x10a>
 8006dc6:	683b      	ldr	r3, [r7, #0]
 8006dc8:	2b08      	cmp	r3, #8
 8006dca:	d104      	bne.n	8006dd6 <HAL_TIM_IC_Start_IT+0xe2>
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2202      	movs	r2, #2
 8006dd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006dd4:	e013      	b.n	8006dfe <HAL_TIM_IC_Start_IT+0x10a>
 8006dd6:	683b      	ldr	r3, [r7, #0]
 8006dd8:	2b0c      	cmp	r3, #12
 8006dda:	d104      	bne.n	8006de6 <HAL_TIM_IC_Start_IT+0xf2>
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2202      	movs	r2, #2
 8006de0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006de4:	e00b      	b.n	8006dfe <HAL_TIM_IC_Start_IT+0x10a>
 8006de6:	683b      	ldr	r3, [r7, #0]
 8006de8:	2b10      	cmp	r3, #16
 8006dea:	d104      	bne.n	8006df6 <HAL_TIM_IC_Start_IT+0x102>
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2202      	movs	r2, #2
 8006df0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006df4:	e003      	b.n	8006dfe <HAL_TIM_IC_Start_IT+0x10a>
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	2202      	movs	r2, #2
 8006dfa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006dfe:	683b      	ldr	r3, [r7, #0]
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d104      	bne.n	8006e0e <HAL_TIM_IC_Start_IT+0x11a>
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2202      	movs	r2, #2
 8006e08:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006e0c:	e013      	b.n	8006e36 <HAL_TIM_IC_Start_IT+0x142>
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	2b04      	cmp	r3, #4
 8006e12:	d104      	bne.n	8006e1e <HAL_TIM_IC_Start_IT+0x12a>
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2202      	movs	r2, #2
 8006e18:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006e1c:	e00b      	b.n	8006e36 <HAL_TIM_IC_Start_IT+0x142>
 8006e1e:	683b      	ldr	r3, [r7, #0]
 8006e20:	2b08      	cmp	r3, #8
 8006e22:	d104      	bne.n	8006e2e <HAL_TIM_IC_Start_IT+0x13a>
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2202      	movs	r2, #2
 8006e28:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006e2c:	e003      	b.n	8006e36 <HAL_TIM_IC_Start_IT+0x142>
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	2202      	movs	r2, #2
 8006e32:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	2b0c      	cmp	r3, #12
 8006e3a:	d841      	bhi.n	8006ec0 <HAL_TIM_IC_Start_IT+0x1cc>
 8006e3c:	a201      	add	r2, pc, #4	; (adr r2, 8006e44 <HAL_TIM_IC_Start_IT+0x150>)
 8006e3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e42:	bf00      	nop
 8006e44:	08006e79 	.word	0x08006e79
 8006e48:	08006ec1 	.word	0x08006ec1
 8006e4c:	08006ec1 	.word	0x08006ec1
 8006e50:	08006ec1 	.word	0x08006ec1
 8006e54:	08006e8b 	.word	0x08006e8b
 8006e58:	08006ec1 	.word	0x08006ec1
 8006e5c:	08006ec1 	.word	0x08006ec1
 8006e60:	08006ec1 	.word	0x08006ec1
 8006e64:	08006e9d 	.word	0x08006e9d
 8006e68:	08006ec1 	.word	0x08006ec1
 8006e6c:	08006ec1 	.word	0x08006ec1
 8006e70:	08006ec1 	.word	0x08006ec1
 8006e74:	08006eaf 	.word	0x08006eaf
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	68da      	ldr	r2, [r3, #12]
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	f042 0202 	orr.w	r2, r2, #2
 8006e86:	60da      	str	r2, [r3, #12]
      break;
 8006e88:	e01d      	b.n	8006ec6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	68da      	ldr	r2, [r3, #12]
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f042 0204 	orr.w	r2, r2, #4
 8006e98:	60da      	str	r2, [r3, #12]
      break;
 8006e9a:	e014      	b.n	8006ec6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	68da      	ldr	r2, [r3, #12]
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f042 0208 	orr.w	r2, r2, #8
 8006eaa:	60da      	str	r2, [r3, #12]
      break;
 8006eac:	e00b      	b.n	8006ec6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	68da      	ldr	r2, [r3, #12]
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f042 0210 	orr.w	r2, r2, #16
 8006ebc:	60da      	str	r2, [r3, #12]
      break;
 8006ebe:	e002      	b.n	8006ec6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8006ec0:	2301      	movs	r3, #1
 8006ec2:	73fb      	strb	r3, [r7, #15]
      break;
 8006ec4:	bf00      	nop
  }

  if (status == HAL_OK)
 8006ec6:	7bfb      	ldrb	r3, [r7, #15]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d14e      	bne.n	8006f6a <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	2201      	movs	r2, #1
 8006ed2:	6839      	ldr	r1, [r7, #0]
 8006ed4:	4618      	mov	r0, r3
 8006ed6:	f001 f9bf 	bl	8008258 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	4a25      	ldr	r2, [pc, #148]	; (8006f74 <HAL_TIM_IC_Start_IT+0x280>)
 8006ee0:	4293      	cmp	r3, r2
 8006ee2:	d022      	beq.n	8006f2a <HAL_TIM_IC_Start_IT+0x236>
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006eec:	d01d      	beq.n	8006f2a <HAL_TIM_IC_Start_IT+0x236>
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	4a21      	ldr	r2, [pc, #132]	; (8006f78 <HAL_TIM_IC_Start_IT+0x284>)
 8006ef4:	4293      	cmp	r3, r2
 8006ef6:	d018      	beq.n	8006f2a <HAL_TIM_IC_Start_IT+0x236>
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	4a1f      	ldr	r2, [pc, #124]	; (8006f7c <HAL_TIM_IC_Start_IT+0x288>)
 8006efe:	4293      	cmp	r3, r2
 8006f00:	d013      	beq.n	8006f2a <HAL_TIM_IC_Start_IT+0x236>
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	4a1e      	ldr	r2, [pc, #120]	; (8006f80 <HAL_TIM_IC_Start_IT+0x28c>)
 8006f08:	4293      	cmp	r3, r2
 8006f0a:	d00e      	beq.n	8006f2a <HAL_TIM_IC_Start_IT+0x236>
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	4a1c      	ldr	r2, [pc, #112]	; (8006f84 <HAL_TIM_IC_Start_IT+0x290>)
 8006f12:	4293      	cmp	r3, r2
 8006f14:	d009      	beq.n	8006f2a <HAL_TIM_IC_Start_IT+0x236>
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	4a1b      	ldr	r2, [pc, #108]	; (8006f88 <HAL_TIM_IC_Start_IT+0x294>)
 8006f1c:	4293      	cmp	r3, r2
 8006f1e:	d004      	beq.n	8006f2a <HAL_TIM_IC_Start_IT+0x236>
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	4a19      	ldr	r2, [pc, #100]	; (8006f8c <HAL_TIM_IC_Start_IT+0x298>)
 8006f26:	4293      	cmp	r3, r2
 8006f28:	d115      	bne.n	8006f56 <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	689a      	ldr	r2, [r3, #8]
 8006f30:	4b17      	ldr	r3, [pc, #92]	; (8006f90 <HAL_TIM_IC_Start_IT+0x29c>)
 8006f32:	4013      	ands	r3, r2
 8006f34:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f36:	68bb      	ldr	r3, [r7, #8]
 8006f38:	2b06      	cmp	r3, #6
 8006f3a:	d015      	beq.n	8006f68 <HAL_TIM_IC_Start_IT+0x274>
 8006f3c:	68bb      	ldr	r3, [r7, #8]
 8006f3e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006f42:	d011      	beq.n	8006f68 <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	681a      	ldr	r2, [r3, #0]
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	f042 0201 	orr.w	r2, r2, #1
 8006f52:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f54:	e008      	b.n	8006f68 <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	681a      	ldr	r2, [r3, #0]
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f042 0201 	orr.w	r2, r2, #1
 8006f64:	601a      	str	r2, [r3, #0]
 8006f66:	e000      	b.n	8006f6a <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f68:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8006f6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	3710      	adds	r7, #16
 8006f70:	46bd      	mov	sp, r7
 8006f72:	bd80      	pop	{r7, pc}
 8006f74:	40010000 	.word	0x40010000
 8006f78:	40000400 	.word	0x40000400
 8006f7c:	40000800 	.word	0x40000800
 8006f80:	40000c00 	.word	0x40000c00
 8006f84:	40010400 	.word	0x40010400
 8006f88:	40001800 	.word	0x40001800
 8006f8c:	40014000 	.word	0x40014000
 8006f90:	00010007 	.word	0x00010007

08006f94 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b082      	sub	sp, #8
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	691b      	ldr	r3, [r3, #16]
 8006fa2:	f003 0302 	and.w	r3, r3, #2
 8006fa6:	2b02      	cmp	r3, #2
 8006fa8:	d122      	bne.n	8006ff0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	68db      	ldr	r3, [r3, #12]
 8006fb0:	f003 0302 	and.w	r3, r3, #2
 8006fb4:	2b02      	cmp	r3, #2
 8006fb6:	d11b      	bne.n	8006ff0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f06f 0202 	mvn.w	r2, #2
 8006fc0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2201      	movs	r2, #1
 8006fc6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	699b      	ldr	r3, [r3, #24]
 8006fce:	f003 0303 	and.w	r3, r3, #3
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d003      	beq.n	8006fde <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006fd6:	6878      	ldr	r0, [r7, #4]
 8006fd8:	f7f9 fc12 	bl	8000800 <HAL_TIM_IC_CaptureCallback>
 8006fdc:	e005      	b.n	8006fea <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006fde:	6878      	ldr	r0, [r7, #4]
 8006fe0:	f000 fbe4 	bl	80077ac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fe4:	6878      	ldr	r0, [r7, #4]
 8006fe6:	f000 fbeb 	bl	80077c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	2200      	movs	r2, #0
 8006fee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	691b      	ldr	r3, [r3, #16]
 8006ff6:	f003 0304 	and.w	r3, r3, #4
 8006ffa:	2b04      	cmp	r3, #4
 8006ffc:	d122      	bne.n	8007044 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	68db      	ldr	r3, [r3, #12]
 8007004:	f003 0304 	and.w	r3, r3, #4
 8007008:	2b04      	cmp	r3, #4
 800700a:	d11b      	bne.n	8007044 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f06f 0204 	mvn.w	r2, #4
 8007014:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	2202      	movs	r2, #2
 800701a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	699b      	ldr	r3, [r3, #24]
 8007022:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007026:	2b00      	cmp	r3, #0
 8007028:	d003      	beq.n	8007032 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800702a:	6878      	ldr	r0, [r7, #4]
 800702c:	f7f9 fbe8 	bl	8000800 <HAL_TIM_IC_CaptureCallback>
 8007030:	e005      	b.n	800703e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007032:	6878      	ldr	r0, [r7, #4]
 8007034:	f000 fbba 	bl	80077ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007038:	6878      	ldr	r0, [r7, #4]
 800703a:	f000 fbc1 	bl	80077c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	2200      	movs	r2, #0
 8007042:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	691b      	ldr	r3, [r3, #16]
 800704a:	f003 0308 	and.w	r3, r3, #8
 800704e:	2b08      	cmp	r3, #8
 8007050:	d122      	bne.n	8007098 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	68db      	ldr	r3, [r3, #12]
 8007058:	f003 0308 	and.w	r3, r3, #8
 800705c:	2b08      	cmp	r3, #8
 800705e:	d11b      	bne.n	8007098 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	f06f 0208 	mvn.w	r2, #8
 8007068:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	2204      	movs	r2, #4
 800706e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	69db      	ldr	r3, [r3, #28]
 8007076:	f003 0303 	and.w	r3, r3, #3
 800707a:	2b00      	cmp	r3, #0
 800707c:	d003      	beq.n	8007086 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800707e:	6878      	ldr	r0, [r7, #4]
 8007080:	f7f9 fbbe 	bl	8000800 <HAL_TIM_IC_CaptureCallback>
 8007084:	e005      	b.n	8007092 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007086:	6878      	ldr	r0, [r7, #4]
 8007088:	f000 fb90 	bl	80077ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800708c:	6878      	ldr	r0, [r7, #4]
 800708e:	f000 fb97 	bl	80077c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	2200      	movs	r2, #0
 8007096:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	691b      	ldr	r3, [r3, #16]
 800709e:	f003 0310 	and.w	r3, r3, #16
 80070a2:	2b10      	cmp	r3, #16
 80070a4:	d122      	bne.n	80070ec <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	68db      	ldr	r3, [r3, #12]
 80070ac:	f003 0310 	and.w	r3, r3, #16
 80070b0:	2b10      	cmp	r3, #16
 80070b2:	d11b      	bne.n	80070ec <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	f06f 0210 	mvn.w	r2, #16
 80070bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	2208      	movs	r2, #8
 80070c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	69db      	ldr	r3, [r3, #28]
 80070ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d003      	beq.n	80070da <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80070d2:	6878      	ldr	r0, [r7, #4]
 80070d4:	f7f9 fb94 	bl	8000800 <HAL_TIM_IC_CaptureCallback>
 80070d8:	e005      	b.n	80070e6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80070da:	6878      	ldr	r0, [r7, #4]
 80070dc:	f000 fb66 	bl	80077ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070e0:	6878      	ldr	r0, [r7, #4]
 80070e2:	f000 fb6d 	bl	80077c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	2200      	movs	r2, #0
 80070ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	691b      	ldr	r3, [r3, #16]
 80070f2:	f003 0301 	and.w	r3, r3, #1
 80070f6:	2b01      	cmp	r3, #1
 80070f8:	d10e      	bne.n	8007118 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	68db      	ldr	r3, [r3, #12]
 8007100:	f003 0301 	and.w	r3, r3, #1
 8007104:	2b01      	cmp	r3, #1
 8007106:	d107      	bne.n	8007118 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f06f 0201 	mvn.w	r2, #1
 8007110:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007112:	6878      	ldr	r0, [r7, #4]
 8007114:	f7fa f97e 	bl	8001414 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	691b      	ldr	r3, [r3, #16]
 800711e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007122:	2b80      	cmp	r3, #128	; 0x80
 8007124:	d10e      	bne.n	8007144 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	68db      	ldr	r3, [r3, #12]
 800712c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007130:	2b80      	cmp	r3, #128	; 0x80
 8007132:	d107      	bne.n	8007144 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800713c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800713e:	6878      	ldr	r0, [r7, #4]
 8007140:	f001 f9e8 	bl	8008514 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	691b      	ldr	r3, [r3, #16]
 800714a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800714e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007152:	d10e      	bne.n	8007172 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	68db      	ldr	r3, [r3, #12]
 800715a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800715e:	2b80      	cmp	r3, #128	; 0x80
 8007160:	d107      	bne.n	8007172 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800716a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800716c:	6878      	ldr	r0, [r7, #4]
 800716e:	f001 f9db 	bl	8008528 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	691b      	ldr	r3, [r3, #16]
 8007178:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800717c:	2b40      	cmp	r3, #64	; 0x40
 800717e:	d10e      	bne.n	800719e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	68db      	ldr	r3, [r3, #12]
 8007186:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800718a:	2b40      	cmp	r3, #64	; 0x40
 800718c:	d107      	bne.n	800719e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007196:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007198:	6878      	ldr	r0, [r7, #4]
 800719a:	f000 fb1b 	bl	80077d4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	691b      	ldr	r3, [r3, #16]
 80071a4:	f003 0320 	and.w	r3, r3, #32
 80071a8:	2b20      	cmp	r3, #32
 80071aa:	d10e      	bne.n	80071ca <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	68db      	ldr	r3, [r3, #12]
 80071b2:	f003 0320 	and.w	r3, r3, #32
 80071b6:	2b20      	cmp	r3, #32
 80071b8:	d107      	bne.n	80071ca <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f06f 0220 	mvn.w	r2, #32
 80071c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80071c4:	6878      	ldr	r0, [r7, #4]
 80071c6:	f001 f99b 	bl	8008500 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80071ca:	bf00      	nop
 80071cc:	3708      	adds	r7, #8
 80071ce:	46bd      	mov	sp, r7
 80071d0:	bd80      	pop	{r7, pc}

080071d2 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80071d2:	b580      	push	{r7, lr}
 80071d4:	b086      	sub	sp, #24
 80071d6:	af00      	add	r7, sp, #0
 80071d8:	60f8      	str	r0, [r7, #12]
 80071da:	60b9      	str	r1, [r7, #8]
 80071dc:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80071de:	2300      	movs	r3, #0
 80071e0:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80071e8:	2b01      	cmp	r3, #1
 80071ea:	d101      	bne.n	80071f0 <HAL_TIM_IC_ConfigChannel+0x1e>
 80071ec:	2302      	movs	r3, #2
 80071ee:	e088      	b.n	8007302 <HAL_TIM_IC_ConfigChannel+0x130>
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	2201      	movs	r2, #1
 80071f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d11b      	bne.n	8007236 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	6818      	ldr	r0, [r3, #0]
 8007202:	68bb      	ldr	r3, [r7, #8]
 8007204:	6819      	ldr	r1, [r3, #0]
 8007206:	68bb      	ldr	r3, [r7, #8]
 8007208:	685a      	ldr	r2, [r3, #4]
 800720a:	68bb      	ldr	r3, [r7, #8]
 800720c:	68db      	ldr	r3, [r3, #12]
 800720e:	f000 fe5b 	bl	8007ec8 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	699a      	ldr	r2, [r3, #24]
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f022 020c 	bic.w	r2, r2, #12
 8007220:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	6999      	ldr	r1, [r3, #24]
 8007228:	68bb      	ldr	r3, [r7, #8]
 800722a:	689a      	ldr	r2, [r3, #8]
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	430a      	orrs	r2, r1
 8007232:	619a      	str	r2, [r3, #24]
 8007234:	e060      	b.n	80072f8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2b04      	cmp	r3, #4
 800723a:	d11c      	bne.n	8007276 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	6818      	ldr	r0, [r3, #0]
 8007240:	68bb      	ldr	r3, [r7, #8]
 8007242:	6819      	ldr	r1, [r3, #0]
 8007244:	68bb      	ldr	r3, [r7, #8]
 8007246:	685a      	ldr	r2, [r3, #4]
 8007248:	68bb      	ldr	r3, [r7, #8]
 800724a:	68db      	ldr	r3, [r3, #12]
 800724c:	f000 fedf 	bl	800800e <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	699a      	ldr	r2, [r3, #24]
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800725e:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	6999      	ldr	r1, [r3, #24]
 8007266:	68bb      	ldr	r3, [r7, #8]
 8007268:	689b      	ldr	r3, [r3, #8]
 800726a:	021a      	lsls	r2, r3, #8
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	430a      	orrs	r2, r1
 8007272:	619a      	str	r2, [r3, #24]
 8007274:	e040      	b.n	80072f8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	2b08      	cmp	r3, #8
 800727a:	d11b      	bne.n	80072b4 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	6818      	ldr	r0, [r3, #0]
 8007280:	68bb      	ldr	r3, [r7, #8]
 8007282:	6819      	ldr	r1, [r3, #0]
 8007284:	68bb      	ldr	r3, [r7, #8]
 8007286:	685a      	ldr	r2, [r3, #4]
 8007288:	68bb      	ldr	r3, [r7, #8]
 800728a:	68db      	ldr	r3, [r3, #12]
 800728c:	f000 ff2c 	bl	80080e8 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	69da      	ldr	r2, [r3, #28]
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	f022 020c 	bic.w	r2, r2, #12
 800729e:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	69d9      	ldr	r1, [r3, #28]
 80072a6:	68bb      	ldr	r3, [r7, #8]
 80072a8:	689a      	ldr	r2, [r3, #8]
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	430a      	orrs	r2, r1
 80072b0:	61da      	str	r2, [r3, #28]
 80072b2:	e021      	b.n	80072f8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	2b0c      	cmp	r3, #12
 80072b8:	d11c      	bne.n	80072f4 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	6818      	ldr	r0, [r3, #0]
 80072be:	68bb      	ldr	r3, [r7, #8]
 80072c0:	6819      	ldr	r1, [r3, #0]
 80072c2:	68bb      	ldr	r3, [r7, #8]
 80072c4:	685a      	ldr	r2, [r3, #4]
 80072c6:	68bb      	ldr	r3, [r7, #8]
 80072c8:	68db      	ldr	r3, [r3, #12]
 80072ca:	f000 ff49 	bl	8008160 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	69da      	ldr	r2, [r3, #28]
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80072dc:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	69d9      	ldr	r1, [r3, #28]
 80072e4:	68bb      	ldr	r3, [r7, #8]
 80072e6:	689b      	ldr	r3, [r3, #8]
 80072e8:	021a      	lsls	r2, r3, #8
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	430a      	orrs	r2, r1
 80072f0:	61da      	str	r2, [r3, #28]
 80072f2:	e001      	b.n	80072f8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80072f4:	2301      	movs	r3, #1
 80072f6:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	2200      	movs	r2, #0
 80072fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007300:	7dfb      	ldrb	r3, [r7, #23]
}
 8007302:	4618      	mov	r0, r3
 8007304:	3718      	adds	r7, #24
 8007306:	46bd      	mov	sp, r7
 8007308:	bd80      	pop	{r7, pc}
	...

0800730c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800730c:	b580      	push	{r7, lr}
 800730e:	b086      	sub	sp, #24
 8007310:	af00      	add	r7, sp, #0
 8007312:	60f8      	str	r0, [r7, #12]
 8007314:	60b9      	str	r1, [r7, #8]
 8007316:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007318:	2300      	movs	r3, #0
 800731a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007322:	2b01      	cmp	r3, #1
 8007324:	d101      	bne.n	800732a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007326:	2302      	movs	r3, #2
 8007328:	e0ff      	b.n	800752a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	2201      	movs	r2, #1
 800732e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2b14      	cmp	r3, #20
 8007336:	f200 80f0 	bhi.w	800751a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800733a:	a201      	add	r2, pc, #4	; (adr r2, 8007340 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800733c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007340:	08007395 	.word	0x08007395
 8007344:	0800751b 	.word	0x0800751b
 8007348:	0800751b 	.word	0x0800751b
 800734c:	0800751b 	.word	0x0800751b
 8007350:	080073d5 	.word	0x080073d5
 8007354:	0800751b 	.word	0x0800751b
 8007358:	0800751b 	.word	0x0800751b
 800735c:	0800751b 	.word	0x0800751b
 8007360:	08007417 	.word	0x08007417
 8007364:	0800751b 	.word	0x0800751b
 8007368:	0800751b 	.word	0x0800751b
 800736c:	0800751b 	.word	0x0800751b
 8007370:	08007457 	.word	0x08007457
 8007374:	0800751b 	.word	0x0800751b
 8007378:	0800751b 	.word	0x0800751b
 800737c:	0800751b 	.word	0x0800751b
 8007380:	08007499 	.word	0x08007499
 8007384:	0800751b 	.word	0x0800751b
 8007388:	0800751b 	.word	0x0800751b
 800738c:	0800751b 	.word	0x0800751b
 8007390:	080074d9 	.word	0x080074d9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	68b9      	ldr	r1, [r7, #8]
 800739a:	4618      	mov	r0, r3
 800739c:	f000 fabe 	bl	800791c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	699a      	ldr	r2, [r3, #24]
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	f042 0208 	orr.w	r2, r2, #8
 80073ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	699a      	ldr	r2, [r3, #24]
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f022 0204 	bic.w	r2, r2, #4
 80073be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	6999      	ldr	r1, [r3, #24]
 80073c6:	68bb      	ldr	r3, [r7, #8]
 80073c8:	691a      	ldr	r2, [r3, #16]
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	430a      	orrs	r2, r1
 80073d0:	619a      	str	r2, [r3, #24]
      break;
 80073d2:	e0a5      	b.n	8007520 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	68b9      	ldr	r1, [r7, #8]
 80073da:	4618      	mov	r0, r3
 80073dc:	f000 fb2e 	bl	8007a3c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	699a      	ldr	r2, [r3, #24]
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80073ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	699a      	ldr	r2, [r3, #24]
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80073fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	6999      	ldr	r1, [r3, #24]
 8007406:	68bb      	ldr	r3, [r7, #8]
 8007408:	691b      	ldr	r3, [r3, #16]
 800740a:	021a      	lsls	r2, r3, #8
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	430a      	orrs	r2, r1
 8007412:	619a      	str	r2, [r3, #24]
      break;
 8007414:	e084      	b.n	8007520 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	68b9      	ldr	r1, [r7, #8]
 800741c:	4618      	mov	r0, r3
 800741e:	f000 fb97 	bl	8007b50 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	69da      	ldr	r2, [r3, #28]
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	f042 0208 	orr.w	r2, r2, #8
 8007430:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	69da      	ldr	r2, [r3, #28]
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	f022 0204 	bic.w	r2, r2, #4
 8007440:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	69d9      	ldr	r1, [r3, #28]
 8007448:	68bb      	ldr	r3, [r7, #8]
 800744a:	691a      	ldr	r2, [r3, #16]
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	430a      	orrs	r2, r1
 8007452:	61da      	str	r2, [r3, #28]
      break;
 8007454:	e064      	b.n	8007520 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	68b9      	ldr	r1, [r7, #8]
 800745c:	4618      	mov	r0, r3
 800745e:	f000 fbff 	bl	8007c60 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	69da      	ldr	r2, [r3, #28]
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007470:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	69da      	ldr	r2, [r3, #28]
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007480:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	69d9      	ldr	r1, [r3, #28]
 8007488:	68bb      	ldr	r3, [r7, #8]
 800748a:	691b      	ldr	r3, [r3, #16]
 800748c:	021a      	lsls	r2, r3, #8
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	430a      	orrs	r2, r1
 8007494:	61da      	str	r2, [r3, #28]
      break;
 8007496:	e043      	b.n	8007520 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	68b9      	ldr	r1, [r7, #8]
 800749e:	4618      	mov	r0, r3
 80074a0:	f000 fc48 	bl	8007d34 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	f042 0208 	orr.w	r2, r2, #8
 80074b2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	f022 0204 	bic.w	r2, r2, #4
 80074c2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80074ca:	68bb      	ldr	r3, [r7, #8]
 80074cc:	691a      	ldr	r2, [r3, #16]
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	430a      	orrs	r2, r1
 80074d4:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80074d6:	e023      	b.n	8007520 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	68b9      	ldr	r1, [r7, #8]
 80074de:	4618      	mov	r0, r3
 80074e0:	f000 fc8c 	bl	8007dfc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80074f2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007502:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800750a:	68bb      	ldr	r3, [r7, #8]
 800750c:	691b      	ldr	r3, [r3, #16]
 800750e:	021a      	lsls	r2, r3, #8
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	430a      	orrs	r2, r1
 8007516:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007518:	e002      	b.n	8007520 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800751a:	2301      	movs	r3, #1
 800751c:	75fb      	strb	r3, [r7, #23]
      break;
 800751e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	2200      	movs	r2, #0
 8007524:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007528:	7dfb      	ldrb	r3, [r7, #23]
}
 800752a:	4618      	mov	r0, r3
 800752c:	3718      	adds	r7, #24
 800752e:	46bd      	mov	sp, r7
 8007530:	bd80      	pop	{r7, pc}
 8007532:	bf00      	nop

08007534 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007534:	b580      	push	{r7, lr}
 8007536:	b084      	sub	sp, #16
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]
 800753c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800753e:	2300      	movs	r3, #0
 8007540:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007548:	2b01      	cmp	r3, #1
 800754a:	d101      	bne.n	8007550 <HAL_TIM_ConfigClockSource+0x1c>
 800754c:	2302      	movs	r3, #2
 800754e:	e0dc      	b.n	800770a <HAL_TIM_ConfigClockSource+0x1d6>
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2201      	movs	r2, #1
 8007554:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2202      	movs	r2, #2
 800755c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	689b      	ldr	r3, [r3, #8]
 8007566:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007568:	68ba      	ldr	r2, [r7, #8]
 800756a:	4b6a      	ldr	r3, [pc, #424]	; (8007714 <HAL_TIM_ConfigClockSource+0x1e0>)
 800756c:	4013      	ands	r3, r2
 800756e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007570:	68bb      	ldr	r3, [r7, #8]
 8007572:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007576:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	68ba      	ldr	r2, [r7, #8]
 800757e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	4a64      	ldr	r2, [pc, #400]	; (8007718 <HAL_TIM_ConfigClockSource+0x1e4>)
 8007586:	4293      	cmp	r3, r2
 8007588:	f000 80a9 	beq.w	80076de <HAL_TIM_ConfigClockSource+0x1aa>
 800758c:	4a62      	ldr	r2, [pc, #392]	; (8007718 <HAL_TIM_ConfigClockSource+0x1e4>)
 800758e:	4293      	cmp	r3, r2
 8007590:	f200 80ae 	bhi.w	80076f0 <HAL_TIM_ConfigClockSource+0x1bc>
 8007594:	4a61      	ldr	r2, [pc, #388]	; (800771c <HAL_TIM_ConfigClockSource+0x1e8>)
 8007596:	4293      	cmp	r3, r2
 8007598:	f000 80a1 	beq.w	80076de <HAL_TIM_ConfigClockSource+0x1aa>
 800759c:	4a5f      	ldr	r2, [pc, #380]	; (800771c <HAL_TIM_ConfigClockSource+0x1e8>)
 800759e:	4293      	cmp	r3, r2
 80075a0:	f200 80a6 	bhi.w	80076f0 <HAL_TIM_ConfigClockSource+0x1bc>
 80075a4:	4a5e      	ldr	r2, [pc, #376]	; (8007720 <HAL_TIM_ConfigClockSource+0x1ec>)
 80075a6:	4293      	cmp	r3, r2
 80075a8:	f000 8099 	beq.w	80076de <HAL_TIM_ConfigClockSource+0x1aa>
 80075ac:	4a5c      	ldr	r2, [pc, #368]	; (8007720 <HAL_TIM_ConfigClockSource+0x1ec>)
 80075ae:	4293      	cmp	r3, r2
 80075b0:	f200 809e 	bhi.w	80076f0 <HAL_TIM_ConfigClockSource+0x1bc>
 80075b4:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80075b8:	f000 8091 	beq.w	80076de <HAL_TIM_ConfigClockSource+0x1aa>
 80075bc:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80075c0:	f200 8096 	bhi.w	80076f0 <HAL_TIM_ConfigClockSource+0x1bc>
 80075c4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80075c8:	f000 8089 	beq.w	80076de <HAL_TIM_ConfigClockSource+0x1aa>
 80075cc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80075d0:	f200 808e 	bhi.w	80076f0 <HAL_TIM_ConfigClockSource+0x1bc>
 80075d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80075d8:	d03e      	beq.n	8007658 <HAL_TIM_ConfigClockSource+0x124>
 80075da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80075de:	f200 8087 	bhi.w	80076f0 <HAL_TIM_ConfigClockSource+0x1bc>
 80075e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075e6:	f000 8086 	beq.w	80076f6 <HAL_TIM_ConfigClockSource+0x1c2>
 80075ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075ee:	d87f      	bhi.n	80076f0 <HAL_TIM_ConfigClockSource+0x1bc>
 80075f0:	2b70      	cmp	r3, #112	; 0x70
 80075f2:	d01a      	beq.n	800762a <HAL_TIM_ConfigClockSource+0xf6>
 80075f4:	2b70      	cmp	r3, #112	; 0x70
 80075f6:	d87b      	bhi.n	80076f0 <HAL_TIM_ConfigClockSource+0x1bc>
 80075f8:	2b60      	cmp	r3, #96	; 0x60
 80075fa:	d050      	beq.n	800769e <HAL_TIM_ConfigClockSource+0x16a>
 80075fc:	2b60      	cmp	r3, #96	; 0x60
 80075fe:	d877      	bhi.n	80076f0 <HAL_TIM_ConfigClockSource+0x1bc>
 8007600:	2b50      	cmp	r3, #80	; 0x50
 8007602:	d03c      	beq.n	800767e <HAL_TIM_ConfigClockSource+0x14a>
 8007604:	2b50      	cmp	r3, #80	; 0x50
 8007606:	d873      	bhi.n	80076f0 <HAL_TIM_ConfigClockSource+0x1bc>
 8007608:	2b40      	cmp	r3, #64	; 0x40
 800760a:	d058      	beq.n	80076be <HAL_TIM_ConfigClockSource+0x18a>
 800760c:	2b40      	cmp	r3, #64	; 0x40
 800760e:	d86f      	bhi.n	80076f0 <HAL_TIM_ConfigClockSource+0x1bc>
 8007610:	2b30      	cmp	r3, #48	; 0x30
 8007612:	d064      	beq.n	80076de <HAL_TIM_ConfigClockSource+0x1aa>
 8007614:	2b30      	cmp	r3, #48	; 0x30
 8007616:	d86b      	bhi.n	80076f0 <HAL_TIM_ConfigClockSource+0x1bc>
 8007618:	2b20      	cmp	r3, #32
 800761a:	d060      	beq.n	80076de <HAL_TIM_ConfigClockSource+0x1aa>
 800761c:	2b20      	cmp	r3, #32
 800761e:	d867      	bhi.n	80076f0 <HAL_TIM_ConfigClockSource+0x1bc>
 8007620:	2b00      	cmp	r3, #0
 8007622:	d05c      	beq.n	80076de <HAL_TIM_ConfigClockSource+0x1aa>
 8007624:	2b10      	cmp	r3, #16
 8007626:	d05a      	beq.n	80076de <HAL_TIM_ConfigClockSource+0x1aa>
 8007628:	e062      	b.n	80076f0 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	6818      	ldr	r0, [r3, #0]
 800762e:	683b      	ldr	r3, [r7, #0]
 8007630:	6899      	ldr	r1, [r3, #8]
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	685a      	ldr	r2, [r3, #4]
 8007636:	683b      	ldr	r3, [r7, #0]
 8007638:	68db      	ldr	r3, [r3, #12]
 800763a:	f000 fded 	bl	8008218 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	689b      	ldr	r3, [r3, #8]
 8007644:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007646:	68bb      	ldr	r3, [r7, #8]
 8007648:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800764c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	68ba      	ldr	r2, [r7, #8]
 8007654:	609a      	str	r2, [r3, #8]
      break;
 8007656:	e04f      	b.n	80076f8 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	6818      	ldr	r0, [r3, #0]
 800765c:	683b      	ldr	r3, [r7, #0]
 800765e:	6899      	ldr	r1, [r3, #8]
 8007660:	683b      	ldr	r3, [r7, #0]
 8007662:	685a      	ldr	r2, [r3, #4]
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	68db      	ldr	r3, [r3, #12]
 8007668:	f000 fdd6 	bl	8008218 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	689a      	ldr	r2, [r3, #8]
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800767a:	609a      	str	r2, [r3, #8]
      break;
 800767c:	e03c      	b.n	80076f8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	6818      	ldr	r0, [r3, #0]
 8007682:	683b      	ldr	r3, [r7, #0]
 8007684:	6859      	ldr	r1, [r3, #4]
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	68db      	ldr	r3, [r3, #12]
 800768a:	461a      	mov	r2, r3
 800768c:	f000 fc90 	bl	8007fb0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	2150      	movs	r1, #80	; 0x50
 8007696:	4618      	mov	r0, r3
 8007698:	f000 fda0 	bl	80081dc <TIM_ITRx_SetConfig>
      break;
 800769c:	e02c      	b.n	80076f8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	6818      	ldr	r0, [r3, #0]
 80076a2:	683b      	ldr	r3, [r7, #0]
 80076a4:	6859      	ldr	r1, [r3, #4]
 80076a6:	683b      	ldr	r3, [r7, #0]
 80076a8:	68db      	ldr	r3, [r3, #12]
 80076aa:	461a      	mov	r2, r3
 80076ac:	f000 fcec 	bl	8008088 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	2160      	movs	r1, #96	; 0x60
 80076b6:	4618      	mov	r0, r3
 80076b8:	f000 fd90 	bl	80081dc <TIM_ITRx_SetConfig>
      break;
 80076bc:	e01c      	b.n	80076f8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	6818      	ldr	r0, [r3, #0]
 80076c2:	683b      	ldr	r3, [r7, #0]
 80076c4:	6859      	ldr	r1, [r3, #4]
 80076c6:	683b      	ldr	r3, [r7, #0]
 80076c8:	68db      	ldr	r3, [r3, #12]
 80076ca:	461a      	mov	r2, r3
 80076cc:	f000 fc70 	bl	8007fb0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	2140      	movs	r1, #64	; 0x40
 80076d6:	4618      	mov	r0, r3
 80076d8:	f000 fd80 	bl	80081dc <TIM_ITRx_SetConfig>
      break;
 80076dc:	e00c      	b.n	80076f8 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681a      	ldr	r2, [r3, #0]
 80076e2:	683b      	ldr	r3, [r7, #0]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	4619      	mov	r1, r3
 80076e8:	4610      	mov	r0, r2
 80076ea:	f000 fd77 	bl	80081dc <TIM_ITRx_SetConfig>
      break;
 80076ee:	e003      	b.n	80076f8 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 80076f0:	2301      	movs	r3, #1
 80076f2:	73fb      	strb	r3, [r7, #15]
      break;
 80076f4:	e000      	b.n	80076f8 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 80076f6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	2201      	movs	r2, #1
 80076fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2200      	movs	r2, #0
 8007704:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007708:	7bfb      	ldrb	r3, [r7, #15]
}
 800770a:	4618      	mov	r0, r3
 800770c:	3710      	adds	r7, #16
 800770e:	46bd      	mov	sp, r7
 8007710:	bd80      	pop	{r7, pc}
 8007712:	bf00      	nop
 8007714:	ffceff88 	.word	0xffceff88
 8007718:	00100040 	.word	0x00100040
 800771c:	00100030 	.word	0x00100030
 8007720:	00100020 	.word	0x00100020

08007724 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007724:	b480      	push	{r7}
 8007726:	b085      	sub	sp, #20
 8007728:	af00      	add	r7, sp, #0
 800772a:	6078      	str	r0, [r7, #4]
 800772c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800772e:	2300      	movs	r3, #0
 8007730:	60fb      	str	r3, [r7, #12]
 8007732:	683b      	ldr	r3, [r7, #0]
 8007734:	2b0c      	cmp	r3, #12
 8007736:	d831      	bhi.n	800779c <HAL_TIM_ReadCapturedValue+0x78>
 8007738:	a201      	add	r2, pc, #4	; (adr r2, 8007740 <HAL_TIM_ReadCapturedValue+0x1c>)
 800773a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800773e:	bf00      	nop
 8007740:	08007775 	.word	0x08007775
 8007744:	0800779d 	.word	0x0800779d
 8007748:	0800779d 	.word	0x0800779d
 800774c:	0800779d 	.word	0x0800779d
 8007750:	0800777f 	.word	0x0800777f
 8007754:	0800779d 	.word	0x0800779d
 8007758:	0800779d 	.word	0x0800779d
 800775c:	0800779d 	.word	0x0800779d
 8007760:	08007789 	.word	0x08007789
 8007764:	0800779d 	.word	0x0800779d
 8007768:	0800779d 	.word	0x0800779d
 800776c:	0800779d 	.word	0x0800779d
 8007770:	08007793 	.word	0x08007793
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800777a:	60fb      	str	r3, [r7, #12]

      break;
 800777c:	e00f      	b.n	800779e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007784:	60fb      	str	r3, [r7, #12]

      break;
 8007786:	e00a      	b.n	800779e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800778e:	60fb      	str	r3, [r7, #12]

      break;
 8007790:	e005      	b.n	800779e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007798:	60fb      	str	r3, [r7, #12]

      break;
 800779a:	e000      	b.n	800779e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800779c:	bf00      	nop
  }

  return tmpreg;
 800779e:	68fb      	ldr	r3, [r7, #12]
}
 80077a0:	4618      	mov	r0, r3
 80077a2:	3714      	adds	r7, #20
 80077a4:	46bd      	mov	sp, r7
 80077a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077aa:	4770      	bx	lr

080077ac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80077ac:	b480      	push	{r7}
 80077ae:	b083      	sub	sp, #12
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80077b4:	bf00      	nop
 80077b6:	370c      	adds	r7, #12
 80077b8:	46bd      	mov	sp, r7
 80077ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077be:	4770      	bx	lr

080077c0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80077c0:	b480      	push	{r7}
 80077c2:	b083      	sub	sp, #12
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80077c8:	bf00      	nop
 80077ca:	370c      	adds	r7, #12
 80077cc:	46bd      	mov	sp, r7
 80077ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d2:	4770      	bx	lr

080077d4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80077d4:	b480      	push	{r7}
 80077d6:	b083      	sub	sp, #12
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80077dc:	bf00      	nop
 80077de:	370c      	adds	r7, #12
 80077e0:	46bd      	mov	sp, r7
 80077e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e6:	4770      	bx	lr

080077e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80077e8:	b480      	push	{r7}
 80077ea:	b085      	sub	sp, #20
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	6078      	str	r0, [r7, #4]
 80077f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	4a40      	ldr	r2, [pc, #256]	; (80078fc <TIM_Base_SetConfig+0x114>)
 80077fc:	4293      	cmp	r3, r2
 80077fe:	d013      	beq.n	8007828 <TIM_Base_SetConfig+0x40>
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007806:	d00f      	beq.n	8007828 <TIM_Base_SetConfig+0x40>
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	4a3d      	ldr	r2, [pc, #244]	; (8007900 <TIM_Base_SetConfig+0x118>)
 800780c:	4293      	cmp	r3, r2
 800780e:	d00b      	beq.n	8007828 <TIM_Base_SetConfig+0x40>
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	4a3c      	ldr	r2, [pc, #240]	; (8007904 <TIM_Base_SetConfig+0x11c>)
 8007814:	4293      	cmp	r3, r2
 8007816:	d007      	beq.n	8007828 <TIM_Base_SetConfig+0x40>
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	4a3b      	ldr	r2, [pc, #236]	; (8007908 <TIM_Base_SetConfig+0x120>)
 800781c:	4293      	cmp	r3, r2
 800781e:	d003      	beq.n	8007828 <TIM_Base_SetConfig+0x40>
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	4a3a      	ldr	r2, [pc, #232]	; (800790c <TIM_Base_SetConfig+0x124>)
 8007824:	4293      	cmp	r3, r2
 8007826:	d108      	bne.n	800783a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800782e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007830:	683b      	ldr	r3, [r7, #0]
 8007832:	685b      	ldr	r3, [r3, #4]
 8007834:	68fa      	ldr	r2, [r7, #12]
 8007836:	4313      	orrs	r3, r2
 8007838:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	4a2f      	ldr	r2, [pc, #188]	; (80078fc <TIM_Base_SetConfig+0x114>)
 800783e:	4293      	cmp	r3, r2
 8007840:	d01f      	beq.n	8007882 <TIM_Base_SetConfig+0x9a>
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007848:	d01b      	beq.n	8007882 <TIM_Base_SetConfig+0x9a>
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	4a2c      	ldr	r2, [pc, #176]	; (8007900 <TIM_Base_SetConfig+0x118>)
 800784e:	4293      	cmp	r3, r2
 8007850:	d017      	beq.n	8007882 <TIM_Base_SetConfig+0x9a>
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	4a2b      	ldr	r2, [pc, #172]	; (8007904 <TIM_Base_SetConfig+0x11c>)
 8007856:	4293      	cmp	r3, r2
 8007858:	d013      	beq.n	8007882 <TIM_Base_SetConfig+0x9a>
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	4a2a      	ldr	r2, [pc, #168]	; (8007908 <TIM_Base_SetConfig+0x120>)
 800785e:	4293      	cmp	r3, r2
 8007860:	d00f      	beq.n	8007882 <TIM_Base_SetConfig+0x9a>
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	4a29      	ldr	r2, [pc, #164]	; (800790c <TIM_Base_SetConfig+0x124>)
 8007866:	4293      	cmp	r3, r2
 8007868:	d00b      	beq.n	8007882 <TIM_Base_SetConfig+0x9a>
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	4a28      	ldr	r2, [pc, #160]	; (8007910 <TIM_Base_SetConfig+0x128>)
 800786e:	4293      	cmp	r3, r2
 8007870:	d007      	beq.n	8007882 <TIM_Base_SetConfig+0x9a>
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	4a27      	ldr	r2, [pc, #156]	; (8007914 <TIM_Base_SetConfig+0x12c>)
 8007876:	4293      	cmp	r3, r2
 8007878:	d003      	beq.n	8007882 <TIM_Base_SetConfig+0x9a>
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	4a26      	ldr	r2, [pc, #152]	; (8007918 <TIM_Base_SetConfig+0x130>)
 800787e:	4293      	cmp	r3, r2
 8007880:	d108      	bne.n	8007894 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007888:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	68db      	ldr	r3, [r3, #12]
 800788e:	68fa      	ldr	r2, [r7, #12]
 8007890:	4313      	orrs	r3, r2
 8007892:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	695b      	ldr	r3, [r3, #20]
 800789e:	4313      	orrs	r3, r2
 80078a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	68fa      	ldr	r2, [r7, #12]
 80078a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	689a      	ldr	r2, [r3, #8]
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	681a      	ldr	r2, [r3, #0]
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	4a10      	ldr	r2, [pc, #64]	; (80078fc <TIM_Base_SetConfig+0x114>)
 80078bc:	4293      	cmp	r3, r2
 80078be:	d00f      	beq.n	80078e0 <TIM_Base_SetConfig+0xf8>
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	4a12      	ldr	r2, [pc, #72]	; (800790c <TIM_Base_SetConfig+0x124>)
 80078c4:	4293      	cmp	r3, r2
 80078c6:	d00b      	beq.n	80078e0 <TIM_Base_SetConfig+0xf8>
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	4a11      	ldr	r2, [pc, #68]	; (8007910 <TIM_Base_SetConfig+0x128>)
 80078cc:	4293      	cmp	r3, r2
 80078ce:	d007      	beq.n	80078e0 <TIM_Base_SetConfig+0xf8>
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	4a10      	ldr	r2, [pc, #64]	; (8007914 <TIM_Base_SetConfig+0x12c>)
 80078d4:	4293      	cmp	r3, r2
 80078d6:	d003      	beq.n	80078e0 <TIM_Base_SetConfig+0xf8>
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	4a0f      	ldr	r2, [pc, #60]	; (8007918 <TIM_Base_SetConfig+0x130>)
 80078dc:	4293      	cmp	r3, r2
 80078de:	d103      	bne.n	80078e8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80078e0:	683b      	ldr	r3, [r7, #0]
 80078e2:	691a      	ldr	r2, [r3, #16]
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2201      	movs	r2, #1
 80078ec:	615a      	str	r2, [r3, #20]
}
 80078ee:	bf00      	nop
 80078f0:	3714      	adds	r7, #20
 80078f2:	46bd      	mov	sp, r7
 80078f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f8:	4770      	bx	lr
 80078fa:	bf00      	nop
 80078fc:	40010000 	.word	0x40010000
 8007900:	40000400 	.word	0x40000400
 8007904:	40000800 	.word	0x40000800
 8007908:	40000c00 	.word	0x40000c00
 800790c:	40010400 	.word	0x40010400
 8007910:	40014000 	.word	0x40014000
 8007914:	40014400 	.word	0x40014400
 8007918:	40014800 	.word	0x40014800

0800791c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800791c:	b480      	push	{r7}
 800791e:	b087      	sub	sp, #28
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
 8007924:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	6a1b      	ldr	r3, [r3, #32]
 800792a:	f023 0201 	bic.w	r2, r3, #1
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	6a1b      	ldr	r3, [r3, #32]
 8007936:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	685b      	ldr	r3, [r3, #4]
 800793c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	699b      	ldr	r3, [r3, #24]
 8007942:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007944:	68fa      	ldr	r2, [r7, #12]
 8007946:	4b37      	ldr	r3, [pc, #220]	; (8007a24 <TIM_OC1_SetConfig+0x108>)
 8007948:	4013      	ands	r3, r2
 800794a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	f023 0303 	bic.w	r3, r3, #3
 8007952:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007954:	683b      	ldr	r3, [r7, #0]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	68fa      	ldr	r2, [r7, #12]
 800795a:	4313      	orrs	r3, r2
 800795c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800795e:	697b      	ldr	r3, [r7, #20]
 8007960:	f023 0302 	bic.w	r3, r3, #2
 8007964:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007966:	683b      	ldr	r3, [r7, #0]
 8007968:	689b      	ldr	r3, [r3, #8]
 800796a:	697a      	ldr	r2, [r7, #20]
 800796c:	4313      	orrs	r3, r2
 800796e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	4a2d      	ldr	r2, [pc, #180]	; (8007a28 <TIM_OC1_SetConfig+0x10c>)
 8007974:	4293      	cmp	r3, r2
 8007976:	d00f      	beq.n	8007998 <TIM_OC1_SetConfig+0x7c>
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	4a2c      	ldr	r2, [pc, #176]	; (8007a2c <TIM_OC1_SetConfig+0x110>)
 800797c:	4293      	cmp	r3, r2
 800797e:	d00b      	beq.n	8007998 <TIM_OC1_SetConfig+0x7c>
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	4a2b      	ldr	r2, [pc, #172]	; (8007a30 <TIM_OC1_SetConfig+0x114>)
 8007984:	4293      	cmp	r3, r2
 8007986:	d007      	beq.n	8007998 <TIM_OC1_SetConfig+0x7c>
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	4a2a      	ldr	r2, [pc, #168]	; (8007a34 <TIM_OC1_SetConfig+0x118>)
 800798c:	4293      	cmp	r3, r2
 800798e:	d003      	beq.n	8007998 <TIM_OC1_SetConfig+0x7c>
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	4a29      	ldr	r2, [pc, #164]	; (8007a38 <TIM_OC1_SetConfig+0x11c>)
 8007994:	4293      	cmp	r3, r2
 8007996:	d10c      	bne.n	80079b2 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007998:	697b      	ldr	r3, [r7, #20]
 800799a:	f023 0308 	bic.w	r3, r3, #8
 800799e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80079a0:	683b      	ldr	r3, [r7, #0]
 80079a2:	68db      	ldr	r3, [r3, #12]
 80079a4:	697a      	ldr	r2, [r7, #20]
 80079a6:	4313      	orrs	r3, r2
 80079a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80079aa:	697b      	ldr	r3, [r7, #20]
 80079ac:	f023 0304 	bic.w	r3, r3, #4
 80079b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	4a1c      	ldr	r2, [pc, #112]	; (8007a28 <TIM_OC1_SetConfig+0x10c>)
 80079b6:	4293      	cmp	r3, r2
 80079b8:	d00f      	beq.n	80079da <TIM_OC1_SetConfig+0xbe>
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	4a1b      	ldr	r2, [pc, #108]	; (8007a2c <TIM_OC1_SetConfig+0x110>)
 80079be:	4293      	cmp	r3, r2
 80079c0:	d00b      	beq.n	80079da <TIM_OC1_SetConfig+0xbe>
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	4a1a      	ldr	r2, [pc, #104]	; (8007a30 <TIM_OC1_SetConfig+0x114>)
 80079c6:	4293      	cmp	r3, r2
 80079c8:	d007      	beq.n	80079da <TIM_OC1_SetConfig+0xbe>
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	4a19      	ldr	r2, [pc, #100]	; (8007a34 <TIM_OC1_SetConfig+0x118>)
 80079ce:	4293      	cmp	r3, r2
 80079d0:	d003      	beq.n	80079da <TIM_OC1_SetConfig+0xbe>
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	4a18      	ldr	r2, [pc, #96]	; (8007a38 <TIM_OC1_SetConfig+0x11c>)
 80079d6:	4293      	cmp	r3, r2
 80079d8:	d111      	bne.n	80079fe <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80079da:	693b      	ldr	r3, [r7, #16]
 80079dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80079e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80079e2:	693b      	ldr	r3, [r7, #16]
 80079e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80079e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80079ea:	683b      	ldr	r3, [r7, #0]
 80079ec:	695b      	ldr	r3, [r3, #20]
 80079ee:	693a      	ldr	r2, [r7, #16]
 80079f0:	4313      	orrs	r3, r2
 80079f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80079f4:	683b      	ldr	r3, [r7, #0]
 80079f6:	699b      	ldr	r3, [r3, #24]
 80079f8:	693a      	ldr	r2, [r7, #16]
 80079fa:	4313      	orrs	r3, r2
 80079fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	693a      	ldr	r2, [r7, #16]
 8007a02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	68fa      	ldr	r2, [r7, #12]
 8007a08:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007a0a:	683b      	ldr	r3, [r7, #0]
 8007a0c:	685a      	ldr	r2, [r3, #4]
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	697a      	ldr	r2, [r7, #20]
 8007a16:	621a      	str	r2, [r3, #32]
}
 8007a18:	bf00      	nop
 8007a1a:	371c      	adds	r7, #28
 8007a1c:	46bd      	mov	sp, r7
 8007a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a22:	4770      	bx	lr
 8007a24:	fffeff8f 	.word	0xfffeff8f
 8007a28:	40010000 	.word	0x40010000
 8007a2c:	40010400 	.word	0x40010400
 8007a30:	40014000 	.word	0x40014000
 8007a34:	40014400 	.word	0x40014400
 8007a38:	40014800 	.word	0x40014800

08007a3c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007a3c:	b480      	push	{r7}
 8007a3e:	b087      	sub	sp, #28
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	6078      	str	r0, [r7, #4]
 8007a44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	6a1b      	ldr	r3, [r3, #32]
 8007a4a:	f023 0210 	bic.w	r2, r3, #16
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	6a1b      	ldr	r3, [r3, #32]
 8007a56:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	685b      	ldr	r3, [r3, #4]
 8007a5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	699b      	ldr	r3, [r3, #24]
 8007a62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007a64:	68fa      	ldr	r2, [r7, #12]
 8007a66:	4b34      	ldr	r3, [pc, #208]	; (8007b38 <TIM_OC2_SetConfig+0xfc>)
 8007a68:	4013      	ands	r3, r2
 8007a6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007a74:	683b      	ldr	r3, [r7, #0]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	021b      	lsls	r3, r3, #8
 8007a7a:	68fa      	ldr	r2, [r7, #12]
 8007a7c:	4313      	orrs	r3, r2
 8007a7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007a80:	697b      	ldr	r3, [r7, #20]
 8007a82:	f023 0320 	bic.w	r3, r3, #32
 8007a86:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007a88:	683b      	ldr	r3, [r7, #0]
 8007a8a:	689b      	ldr	r3, [r3, #8]
 8007a8c:	011b      	lsls	r3, r3, #4
 8007a8e:	697a      	ldr	r2, [r7, #20]
 8007a90:	4313      	orrs	r3, r2
 8007a92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	4a29      	ldr	r2, [pc, #164]	; (8007b3c <TIM_OC2_SetConfig+0x100>)
 8007a98:	4293      	cmp	r3, r2
 8007a9a:	d003      	beq.n	8007aa4 <TIM_OC2_SetConfig+0x68>
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	4a28      	ldr	r2, [pc, #160]	; (8007b40 <TIM_OC2_SetConfig+0x104>)
 8007aa0:	4293      	cmp	r3, r2
 8007aa2:	d10d      	bne.n	8007ac0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007aa4:	697b      	ldr	r3, [r7, #20]
 8007aa6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007aaa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007aac:	683b      	ldr	r3, [r7, #0]
 8007aae:	68db      	ldr	r3, [r3, #12]
 8007ab0:	011b      	lsls	r3, r3, #4
 8007ab2:	697a      	ldr	r2, [r7, #20]
 8007ab4:	4313      	orrs	r3, r2
 8007ab6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007ab8:	697b      	ldr	r3, [r7, #20]
 8007aba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007abe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	4a1e      	ldr	r2, [pc, #120]	; (8007b3c <TIM_OC2_SetConfig+0x100>)
 8007ac4:	4293      	cmp	r3, r2
 8007ac6:	d00f      	beq.n	8007ae8 <TIM_OC2_SetConfig+0xac>
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	4a1d      	ldr	r2, [pc, #116]	; (8007b40 <TIM_OC2_SetConfig+0x104>)
 8007acc:	4293      	cmp	r3, r2
 8007ace:	d00b      	beq.n	8007ae8 <TIM_OC2_SetConfig+0xac>
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	4a1c      	ldr	r2, [pc, #112]	; (8007b44 <TIM_OC2_SetConfig+0x108>)
 8007ad4:	4293      	cmp	r3, r2
 8007ad6:	d007      	beq.n	8007ae8 <TIM_OC2_SetConfig+0xac>
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	4a1b      	ldr	r2, [pc, #108]	; (8007b48 <TIM_OC2_SetConfig+0x10c>)
 8007adc:	4293      	cmp	r3, r2
 8007ade:	d003      	beq.n	8007ae8 <TIM_OC2_SetConfig+0xac>
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	4a1a      	ldr	r2, [pc, #104]	; (8007b4c <TIM_OC2_SetConfig+0x110>)
 8007ae4:	4293      	cmp	r3, r2
 8007ae6:	d113      	bne.n	8007b10 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007ae8:	693b      	ldr	r3, [r7, #16]
 8007aea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007aee:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007af0:	693b      	ldr	r3, [r7, #16]
 8007af2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007af6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007af8:	683b      	ldr	r3, [r7, #0]
 8007afa:	695b      	ldr	r3, [r3, #20]
 8007afc:	009b      	lsls	r3, r3, #2
 8007afe:	693a      	ldr	r2, [r7, #16]
 8007b00:	4313      	orrs	r3, r2
 8007b02:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007b04:	683b      	ldr	r3, [r7, #0]
 8007b06:	699b      	ldr	r3, [r3, #24]
 8007b08:	009b      	lsls	r3, r3, #2
 8007b0a:	693a      	ldr	r2, [r7, #16]
 8007b0c:	4313      	orrs	r3, r2
 8007b0e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	693a      	ldr	r2, [r7, #16]
 8007b14:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	68fa      	ldr	r2, [r7, #12]
 8007b1a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	685a      	ldr	r2, [r3, #4]
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	697a      	ldr	r2, [r7, #20]
 8007b28:	621a      	str	r2, [r3, #32]
}
 8007b2a:	bf00      	nop
 8007b2c:	371c      	adds	r7, #28
 8007b2e:	46bd      	mov	sp, r7
 8007b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b34:	4770      	bx	lr
 8007b36:	bf00      	nop
 8007b38:	feff8fff 	.word	0xfeff8fff
 8007b3c:	40010000 	.word	0x40010000
 8007b40:	40010400 	.word	0x40010400
 8007b44:	40014000 	.word	0x40014000
 8007b48:	40014400 	.word	0x40014400
 8007b4c:	40014800 	.word	0x40014800

08007b50 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007b50:	b480      	push	{r7}
 8007b52:	b087      	sub	sp, #28
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
 8007b58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	6a1b      	ldr	r3, [r3, #32]
 8007b5e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	6a1b      	ldr	r3, [r3, #32]
 8007b6a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	685b      	ldr	r3, [r3, #4]
 8007b70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	69db      	ldr	r3, [r3, #28]
 8007b76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007b78:	68fa      	ldr	r2, [r7, #12]
 8007b7a:	4b33      	ldr	r3, [pc, #204]	; (8007c48 <TIM_OC3_SetConfig+0xf8>)
 8007b7c:	4013      	ands	r3, r2
 8007b7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	f023 0303 	bic.w	r3, r3, #3
 8007b86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007b88:	683b      	ldr	r3, [r7, #0]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	68fa      	ldr	r2, [r7, #12]
 8007b8e:	4313      	orrs	r3, r2
 8007b90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007b92:	697b      	ldr	r3, [r7, #20]
 8007b94:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007b98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007b9a:	683b      	ldr	r3, [r7, #0]
 8007b9c:	689b      	ldr	r3, [r3, #8]
 8007b9e:	021b      	lsls	r3, r3, #8
 8007ba0:	697a      	ldr	r2, [r7, #20]
 8007ba2:	4313      	orrs	r3, r2
 8007ba4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	4a28      	ldr	r2, [pc, #160]	; (8007c4c <TIM_OC3_SetConfig+0xfc>)
 8007baa:	4293      	cmp	r3, r2
 8007bac:	d003      	beq.n	8007bb6 <TIM_OC3_SetConfig+0x66>
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	4a27      	ldr	r2, [pc, #156]	; (8007c50 <TIM_OC3_SetConfig+0x100>)
 8007bb2:	4293      	cmp	r3, r2
 8007bb4:	d10d      	bne.n	8007bd2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007bb6:	697b      	ldr	r3, [r7, #20]
 8007bb8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007bbc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007bbe:	683b      	ldr	r3, [r7, #0]
 8007bc0:	68db      	ldr	r3, [r3, #12]
 8007bc2:	021b      	lsls	r3, r3, #8
 8007bc4:	697a      	ldr	r2, [r7, #20]
 8007bc6:	4313      	orrs	r3, r2
 8007bc8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007bca:	697b      	ldr	r3, [r7, #20]
 8007bcc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007bd0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	4a1d      	ldr	r2, [pc, #116]	; (8007c4c <TIM_OC3_SetConfig+0xfc>)
 8007bd6:	4293      	cmp	r3, r2
 8007bd8:	d00f      	beq.n	8007bfa <TIM_OC3_SetConfig+0xaa>
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	4a1c      	ldr	r2, [pc, #112]	; (8007c50 <TIM_OC3_SetConfig+0x100>)
 8007bde:	4293      	cmp	r3, r2
 8007be0:	d00b      	beq.n	8007bfa <TIM_OC3_SetConfig+0xaa>
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	4a1b      	ldr	r2, [pc, #108]	; (8007c54 <TIM_OC3_SetConfig+0x104>)
 8007be6:	4293      	cmp	r3, r2
 8007be8:	d007      	beq.n	8007bfa <TIM_OC3_SetConfig+0xaa>
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	4a1a      	ldr	r2, [pc, #104]	; (8007c58 <TIM_OC3_SetConfig+0x108>)
 8007bee:	4293      	cmp	r3, r2
 8007bf0:	d003      	beq.n	8007bfa <TIM_OC3_SetConfig+0xaa>
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	4a19      	ldr	r2, [pc, #100]	; (8007c5c <TIM_OC3_SetConfig+0x10c>)
 8007bf6:	4293      	cmp	r3, r2
 8007bf8:	d113      	bne.n	8007c22 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007bfa:	693b      	ldr	r3, [r7, #16]
 8007bfc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007c00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007c02:	693b      	ldr	r3, [r7, #16]
 8007c04:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007c08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	695b      	ldr	r3, [r3, #20]
 8007c0e:	011b      	lsls	r3, r3, #4
 8007c10:	693a      	ldr	r2, [r7, #16]
 8007c12:	4313      	orrs	r3, r2
 8007c14:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007c16:	683b      	ldr	r3, [r7, #0]
 8007c18:	699b      	ldr	r3, [r3, #24]
 8007c1a:	011b      	lsls	r3, r3, #4
 8007c1c:	693a      	ldr	r2, [r7, #16]
 8007c1e:	4313      	orrs	r3, r2
 8007c20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	693a      	ldr	r2, [r7, #16]
 8007c26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	68fa      	ldr	r2, [r7, #12]
 8007c2c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007c2e:	683b      	ldr	r3, [r7, #0]
 8007c30:	685a      	ldr	r2, [r3, #4]
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	697a      	ldr	r2, [r7, #20]
 8007c3a:	621a      	str	r2, [r3, #32]
}
 8007c3c:	bf00      	nop
 8007c3e:	371c      	adds	r7, #28
 8007c40:	46bd      	mov	sp, r7
 8007c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c46:	4770      	bx	lr
 8007c48:	fffeff8f 	.word	0xfffeff8f
 8007c4c:	40010000 	.word	0x40010000
 8007c50:	40010400 	.word	0x40010400
 8007c54:	40014000 	.word	0x40014000
 8007c58:	40014400 	.word	0x40014400
 8007c5c:	40014800 	.word	0x40014800

08007c60 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007c60:	b480      	push	{r7}
 8007c62:	b087      	sub	sp, #28
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
 8007c68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6a1b      	ldr	r3, [r3, #32]
 8007c6e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	6a1b      	ldr	r3, [r3, #32]
 8007c7a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	685b      	ldr	r3, [r3, #4]
 8007c80:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	69db      	ldr	r3, [r3, #28]
 8007c86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007c88:	68fa      	ldr	r2, [r7, #12]
 8007c8a:	4b24      	ldr	r3, [pc, #144]	; (8007d1c <TIM_OC4_SetConfig+0xbc>)
 8007c8c:	4013      	ands	r3, r2
 8007c8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007c98:	683b      	ldr	r3, [r7, #0]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	021b      	lsls	r3, r3, #8
 8007c9e:	68fa      	ldr	r2, [r7, #12]
 8007ca0:	4313      	orrs	r3, r2
 8007ca2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007ca4:	693b      	ldr	r3, [r7, #16]
 8007ca6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007caa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007cac:	683b      	ldr	r3, [r7, #0]
 8007cae:	689b      	ldr	r3, [r3, #8]
 8007cb0:	031b      	lsls	r3, r3, #12
 8007cb2:	693a      	ldr	r2, [r7, #16]
 8007cb4:	4313      	orrs	r3, r2
 8007cb6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	4a19      	ldr	r2, [pc, #100]	; (8007d20 <TIM_OC4_SetConfig+0xc0>)
 8007cbc:	4293      	cmp	r3, r2
 8007cbe:	d00f      	beq.n	8007ce0 <TIM_OC4_SetConfig+0x80>
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	4a18      	ldr	r2, [pc, #96]	; (8007d24 <TIM_OC4_SetConfig+0xc4>)
 8007cc4:	4293      	cmp	r3, r2
 8007cc6:	d00b      	beq.n	8007ce0 <TIM_OC4_SetConfig+0x80>
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	4a17      	ldr	r2, [pc, #92]	; (8007d28 <TIM_OC4_SetConfig+0xc8>)
 8007ccc:	4293      	cmp	r3, r2
 8007cce:	d007      	beq.n	8007ce0 <TIM_OC4_SetConfig+0x80>
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	4a16      	ldr	r2, [pc, #88]	; (8007d2c <TIM_OC4_SetConfig+0xcc>)
 8007cd4:	4293      	cmp	r3, r2
 8007cd6:	d003      	beq.n	8007ce0 <TIM_OC4_SetConfig+0x80>
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	4a15      	ldr	r2, [pc, #84]	; (8007d30 <TIM_OC4_SetConfig+0xd0>)
 8007cdc:	4293      	cmp	r3, r2
 8007cde:	d109      	bne.n	8007cf4 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007ce0:	697b      	ldr	r3, [r7, #20]
 8007ce2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007ce6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007ce8:	683b      	ldr	r3, [r7, #0]
 8007cea:	695b      	ldr	r3, [r3, #20]
 8007cec:	019b      	lsls	r3, r3, #6
 8007cee:	697a      	ldr	r2, [r7, #20]
 8007cf0:	4313      	orrs	r3, r2
 8007cf2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	697a      	ldr	r2, [r7, #20]
 8007cf8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	68fa      	ldr	r2, [r7, #12]
 8007cfe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007d00:	683b      	ldr	r3, [r7, #0]
 8007d02:	685a      	ldr	r2, [r3, #4]
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	693a      	ldr	r2, [r7, #16]
 8007d0c:	621a      	str	r2, [r3, #32]
}
 8007d0e:	bf00      	nop
 8007d10:	371c      	adds	r7, #28
 8007d12:	46bd      	mov	sp, r7
 8007d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d18:	4770      	bx	lr
 8007d1a:	bf00      	nop
 8007d1c:	feff8fff 	.word	0xfeff8fff
 8007d20:	40010000 	.word	0x40010000
 8007d24:	40010400 	.word	0x40010400
 8007d28:	40014000 	.word	0x40014000
 8007d2c:	40014400 	.word	0x40014400
 8007d30:	40014800 	.word	0x40014800

08007d34 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007d34:	b480      	push	{r7}
 8007d36:	b087      	sub	sp, #28
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	6078      	str	r0, [r7, #4]
 8007d3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	6a1b      	ldr	r3, [r3, #32]
 8007d42:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	6a1b      	ldr	r3, [r3, #32]
 8007d4e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	685b      	ldr	r3, [r3, #4]
 8007d54:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007d5c:	68fa      	ldr	r2, [r7, #12]
 8007d5e:	4b21      	ldr	r3, [pc, #132]	; (8007de4 <TIM_OC5_SetConfig+0xb0>)
 8007d60:	4013      	ands	r3, r2
 8007d62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007d64:	683b      	ldr	r3, [r7, #0]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	68fa      	ldr	r2, [r7, #12]
 8007d6a:	4313      	orrs	r3, r2
 8007d6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007d6e:	693b      	ldr	r3, [r7, #16]
 8007d70:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007d74:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007d76:	683b      	ldr	r3, [r7, #0]
 8007d78:	689b      	ldr	r3, [r3, #8]
 8007d7a:	041b      	lsls	r3, r3, #16
 8007d7c:	693a      	ldr	r2, [r7, #16]
 8007d7e:	4313      	orrs	r3, r2
 8007d80:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	4a18      	ldr	r2, [pc, #96]	; (8007de8 <TIM_OC5_SetConfig+0xb4>)
 8007d86:	4293      	cmp	r3, r2
 8007d88:	d00f      	beq.n	8007daa <TIM_OC5_SetConfig+0x76>
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	4a17      	ldr	r2, [pc, #92]	; (8007dec <TIM_OC5_SetConfig+0xb8>)
 8007d8e:	4293      	cmp	r3, r2
 8007d90:	d00b      	beq.n	8007daa <TIM_OC5_SetConfig+0x76>
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	4a16      	ldr	r2, [pc, #88]	; (8007df0 <TIM_OC5_SetConfig+0xbc>)
 8007d96:	4293      	cmp	r3, r2
 8007d98:	d007      	beq.n	8007daa <TIM_OC5_SetConfig+0x76>
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	4a15      	ldr	r2, [pc, #84]	; (8007df4 <TIM_OC5_SetConfig+0xc0>)
 8007d9e:	4293      	cmp	r3, r2
 8007da0:	d003      	beq.n	8007daa <TIM_OC5_SetConfig+0x76>
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	4a14      	ldr	r2, [pc, #80]	; (8007df8 <TIM_OC5_SetConfig+0xc4>)
 8007da6:	4293      	cmp	r3, r2
 8007da8:	d109      	bne.n	8007dbe <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007daa:	697b      	ldr	r3, [r7, #20]
 8007dac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007db0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007db2:	683b      	ldr	r3, [r7, #0]
 8007db4:	695b      	ldr	r3, [r3, #20]
 8007db6:	021b      	lsls	r3, r3, #8
 8007db8:	697a      	ldr	r2, [r7, #20]
 8007dba:	4313      	orrs	r3, r2
 8007dbc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	697a      	ldr	r2, [r7, #20]
 8007dc2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	68fa      	ldr	r2, [r7, #12]
 8007dc8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007dca:	683b      	ldr	r3, [r7, #0]
 8007dcc:	685a      	ldr	r2, [r3, #4]
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	693a      	ldr	r2, [r7, #16]
 8007dd6:	621a      	str	r2, [r3, #32]
}
 8007dd8:	bf00      	nop
 8007dda:	371c      	adds	r7, #28
 8007ddc:	46bd      	mov	sp, r7
 8007dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de2:	4770      	bx	lr
 8007de4:	fffeff8f 	.word	0xfffeff8f
 8007de8:	40010000 	.word	0x40010000
 8007dec:	40010400 	.word	0x40010400
 8007df0:	40014000 	.word	0x40014000
 8007df4:	40014400 	.word	0x40014400
 8007df8:	40014800 	.word	0x40014800

08007dfc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007dfc:	b480      	push	{r7}
 8007dfe:	b087      	sub	sp, #28
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	6078      	str	r0, [r7, #4]
 8007e04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	6a1b      	ldr	r3, [r3, #32]
 8007e0a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	6a1b      	ldr	r3, [r3, #32]
 8007e16:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	685b      	ldr	r3, [r3, #4]
 8007e1c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007e24:	68fa      	ldr	r2, [r7, #12]
 8007e26:	4b22      	ldr	r3, [pc, #136]	; (8007eb0 <TIM_OC6_SetConfig+0xb4>)
 8007e28:	4013      	ands	r3, r2
 8007e2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007e2c:	683b      	ldr	r3, [r7, #0]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	021b      	lsls	r3, r3, #8
 8007e32:	68fa      	ldr	r2, [r7, #12]
 8007e34:	4313      	orrs	r3, r2
 8007e36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007e38:	693b      	ldr	r3, [r7, #16]
 8007e3a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007e3e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007e40:	683b      	ldr	r3, [r7, #0]
 8007e42:	689b      	ldr	r3, [r3, #8]
 8007e44:	051b      	lsls	r3, r3, #20
 8007e46:	693a      	ldr	r2, [r7, #16]
 8007e48:	4313      	orrs	r3, r2
 8007e4a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	4a19      	ldr	r2, [pc, #100]	; (8007eb4 <TIM_OC6_SetConfig+0xb8>)
 8007e50:	4293      	cmp	r3, r2
 8007e52:	d00f      	beq.n	8007e74 <TIM_OC6_SetConfig+0x78>
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	4a18      	ldr	r2, [pc, #96]	; (8007eb8 <TIM_OC6_SetConfig+0xbc>)
 8007e58:	4293      	cmp	r3, r2
 8007e5a:	d00b      	beq.n	8007e74 <TIM_OC6_SetConfig+0x78>
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	4a17      	ldr	r2, [pc, #92]	; (8007ebc <TIM_OC6_SetConfig+0xc0>)
 8007e60:	4293      	cmp	r3, r2
 8007e62:	d007      	beq.n	8007e74 <TIM_OC6_SetConfig+0x78>
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	4a16      	ldr	r2, [pc, #88]	; (8007ec0 <TIM_OC6_SetConfig+0xc4>)
 8007e68:	4293      	cmp	r3, r2
 8007e6a:	d003      	beq.n	8007e74 <TIM_OC6_SetConfig+0x78>
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	4a15      	ldr	r2, [pc, #84]	; (8007ec4 <TIM_OC6_SetConfig+0xc8>)
 8007e70:	4293      	cmp	r3, r2
 8007e72:	d109      	bne.n	8007e88 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007e74:	697b      	ldr	r3, [r7, #20]
 8007e76:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007e7a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007e7c:	683b      	ldr	r3, [r7, #0]
 8007e7e:	695b      	ldr	r3, [r3, #20]
 8007e80:	029b      	lsls	r3, r3, #10
 8007e82:	697a      	ldr	r2, [r7, #20]
 8007e84:	4313      	orrs	r3, r2
 8007e86:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	697a      	ldr	r2, [r7, #20]
 8007e8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	68fa      	ldr	r2, [r7, #12]
 8007e92:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007e94:	683b      	ldr	r3, [r7, #0]
 8007e96:	685a      	ldr	r2, [r3, #4]
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	693a      	ldr	r2, [r7, #16]
 8007ea0:	621a      	str	r2, [r3, #32]
}
 8007ea2:	bf00      	nop
 8007ea4:	371c      	adds	r7, #28
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eac:	4770      	bx	lr
 8007eae:	bf00      	nop
 8007eb0:	feff8fff 	.word	0xfeff8fff
 8007eb4:	40010000 	.word	0x40010000
 8007eb8:	40010400 	.word	0x40010400
 8007ebc:	40014000 	.word	0x40014000
 8007ec0:	40014400 	.word	0x40014400
 8007ec4:	40014800 	.word	0x40014800

08007ec8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007ec8:	b480      	push	{r7}
 8007eca:	b087      	sub	sp, #28
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	60f8      	str	r0, [r7, #12]
 8007ed0:	60b9      	str	r1, [r7, #8]
 8007ed2:	607a      	str	r2, [r7, #4]
 8007ed4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	6a1b      	ldr	r3, [r3, #32]
 8007eda:	f023 0201 	bic.w	r2, r3, #1
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	699b      	ldr	r3, [r3, #24]
 8007ee6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	6a1b      	ldr	r3, [r3, #32]
 8007eec:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	4a28      	ldr	r2, [pc, #160]	; (8007f94 <TIM_TI1_SetConfig+0xcc>)
 8007ef2:	4293      	cmp	r3, r2
 8007ef4:	d01b      	beq.n	8007f2e <TIM_TI1_SetConfig+0x66>
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007efc:	d017      	beq.n	8007f2e <TIM_TI1_SetConfig+0x66>
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	4a25      	ldr	r2, [pc, #148]	; (8007f98 <TIM_TI1_SetConfig+0xd0>)
 8007f02:	4293      	cmp	r3, r2
 8007f04:	d013      	beq.n	8007f2e <TIM_TI1_SetConfig+0x66>
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	4a24      	ldr	r2, [pc, #144]	; (8007f9c <TIM_TI1_SetConfig+0xd4>)
 8007f0a:	4293      	cmp	r3, r2
 8007f0c:	d00f      	beq.n	8007f2e <TIM_TI1_SetConfig+0x66>
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	4a23      	ldr	r2, [pc, #140]	; (8007fa0 <TIM_TI1_SetConfig+0xd8>)
 8007f12:	4293      	cmp	r3, r2
 8007f14:	d00b      	beq.n	8007f2e <TIM_TI1_SetConfig+0x66>
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	4a22      	ldr	r2, [pc, #136]	; (8007fa4 <TIM_TI1_SetConfig+0xdc>)
 8007f1a:	4293      	cmp	r3, r2
 8007f1c:	d007      	beq.n	8007f2e <TIM_TI1_SetConfig+0x66>
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	4a21      	ldr	r2, [pc, #132]	; (8007fa8 <TIM_TI1_SetConfig+0xe0>)
 8007f22:	4293      	cmp	r3, r2
 8007f24:	d003      	beq.n	8007f2e <TIM_TI1_SetConfig+0x66>
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	4a20      	ldr	r2, [pc, #128]	; (8007fac <TIM_TI1_SetConfig+0xe4>)
 8007f2a:	4293      	cmp	r3, r2
 8007f2c:	d101      	bne.n	8007f32 <TIM_TI1_SetConfig+0x6a>
 8007f2e:	2301      	movs	r3, #1
 8007f30:	e000      	b.n	8007f34 <TIM_TI1_SetConfig+0x6c>
 8007f32:	2300      	movs	r3, #0
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d008      	beq.n	8007f4a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007f38:	697b      	ldr	r3, [r7, #20]
 8007f3a:	f023 0303 	bic.w	r3, r3, #3
 8007f3e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007f40:	697a      	ldr	r2, [r7, #20]
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	4313      	orrs	r3, r2
 8007f46:	617b      	str	r3, [r7, #20]
 8007f48:	e003      	b.n	8007f52 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007f4a:	697b      	ldr	r3, [r7, #20]
 8007f4c:	f043 0301 	orr.w	r3, r3, #1
 8007f50:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007f52:	697b      	ldr	r3, [r7, #20]
 8007f54:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007f58:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007f5a:	683b      	ldr	r3, [r7, #0]
 8007f5c:	011b      	lsls	r3, r3, #4
 8007f5e:	b2db      	uxtb	r3, r3
 8007f60:	697a      	ldr	r2, [r7, #20]
 8007f62:	4313      	orrs	r3, r2
 8007f64:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007f66:	693b      	ldr	r3, [r7, #16]
 8007f68:	f023 030a 	bic.w	r3, r3, #10
 8007f6c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007f6e:	68bb      	ldr	r3, [r7, #8]
 8007f70:	f003 030a 	and.w	r3, r3, #10
 8007f74:	693a      	ldr	r2, [r7, #16]
 8007f76:	4313      	orrs	r3, r2
 8007f78:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	697a      	ldr	r2, [r7, #20]
 8007f7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	693a      	ldr	r2, [r7, #16]
 8007f84:	621a      	str	r2, [r3, #32]
}
 8007f86:	bf00      	nop
 8007f88:	371c      	adds	r7, #28
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f90:	4770      	bx	lr
 8007f92:	bf00      	nop
 8007f94:	40010000 	.word	0x40010000
 8007f98:	40000400 	.word	0x40000400
 8007f9c:	40000800 	.word	0x40000800
 8007fa0:	40000c00 	.word	0x40000c00
 8007fa4:	40010400 	.word	0x40010400
 8007fa8:	40001800 	.word	0x40001800
 8007fac:	40014000 	.word	0x40014000

08007fb0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007fb0:	b480      	push	{r7}
 8007fb2:	b087      	sub	sp, #28
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	60f8      	str	r0, [r7, #12]
 8007fb8:	60b9      	str	r1, [r7, #8]
 8007fba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	6a1b      	ldr	r3, [r3, #32]
 8007fc0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	6a1b      	ldr	r3, [r3, #32]
 8007fc6:	f023 0201 	bic.w	r2, r3, #1
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	699b      	ldr	r3, [r3, #24]
 8007fd2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007fd4:	693b      	ldr	r3, [r7, #16]
 8007fd6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007fda:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	011b      	lsls	r3, r3, #4
 8007fe0:	693a      	ldr	r2, [r7, #16]
 8007fe2:	4313      	orrs	r3, r2
 8007fe4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007fe6:	697b      	ldr	r3, [r7, #20]
 8007fe8:	f023 030a 	bic.w	r3, r3, #10
 8007fec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007fee:	697a      	ldr	r2, [r7, #20]
 8007ff0:	68bb      	ldr	r3, [r7, #8]
 8007ff2:	4313      	orrs	r3, r2
 8007ff4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	693a      	ldr	r2, [r7, #16]
 8007ffa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	697a      	ldr	r2, [r7, #20]
 8008000:	621a      	str	r2, [r3, #32]
}
 8008002:	bf00      	nop
 8008004:	371c      	adds	r7, #28
 8008006:	46bd      	mov	sp, r7
 8008008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800800c:	4770      	bx	lr

0800800e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800800e:	b480      	push	{r7}
 8008010:	b087      	sub	sp, #28
 8008012:	af00      	add	r7, sp, #0
 8008014:	60f8      	str	r0, [r7, #12]
 8008016:	60b9      	str	r1, [r7, #8]
 8008018:	607a      	str	r2, [r7, #4]
 800801a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	6a1b      	ldr	r3, [r3, #32]
 8008020:	f023 0210 	bic.w	r2, r3, #16
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	699b      	ldr	r3, [r3, #24]
 800802c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	6a1b      	ldr	r3, [r3, #32]
 8008032:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008034:	697b      	ldr	r3, [r7, #20]
 8008036:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800803a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	021b      	lsls	r3, r3, #8
 8008040:	697a      	ldr	r2, [r7, #20]
 8008042:	4313      	orrs	r3, r2
 8008044:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008046:	697b      	ldr	r3, [r7, #20]
 8008048:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800804c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800804e:	683b      	ldr	r3, [r7, #0]
 8008050:	031b      	lsls	r3, r3, #12
 8008052:	b29b      	uxth	r3, r3
 8008054:	697a      	ldr	r2, [r7, #20]
 8008056:	4313      	orrs	r3, r2
 8008058:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800805a:	693b      	ldr	r3, [r7, #16]
 800805c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008060:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008062:	68bb      	ldr	r3, [r7, #8]
 8008064:	011b      	lsls	r3, r3, #4
 8008066:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800806a:	693a      	ldr	r2, [r7, #16]
 800806c:	4313      	orrs	r3, r2
 800806e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	697a      	ldr	r2, [r7, #20]
 8008074:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	693a      	ldr	r2, [r7, #16]
 800807a:	621a      	str	r2, [r3, #32]
}
 800807c:	bf00      	nop
 800807e:	371c      	adds	r7, #28
 8008080:	46bd      	mov	sp, r7
 8008082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008086:	4770      	bx	lr

08008088 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008088:	b480      	push	{r7}
 800808a:	b087      	sub	sp, #28
 800808c:	af00      	add	r7, sp, #0
 800808e:	60f8      	str	r0, [r7, #12]
 8008090:	60b9      	str	r1, [r7, #8]
 8008092:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	6a1b      	ldr	r3, [r3, #32]
 8008098:	f023 0210 	bic.w	r2, r3, #16
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	699b      	ldr	r3, [r3, #24]
 80080a4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	6a1b      	ldr	r3, [r3, #32]
 80080aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80080ac:	697b      	ldr	r3, [r7, #20]
 80080ae:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80080b2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	031b      	lsls	r3, r3, #12
 80080b8:	697a      	ldr	r2, [r7, #20]
 80080ba:	4313      	orrs	r3, r2
 80080bc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80080be:	693b      	ldr	r3, [r7, #16]
 80080c0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80080c4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80080c6:	68bb      	ldr	r3, [r7, #8]
 80080c8:	011b      	lsls	r3, r3, #4
 80080ca:	693a      	ldr	r2, [r7, #16]
 80080cc:	4313      	orrs	r3, r2
 80080ce:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	697a      	ldr	r2, [r7, #20]
 80080d4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	693a      	ldr	r2, [r7, #16]
 80080da:	621a      	str	r2, [r3, #32]
}
 80080dc:	bf00      	nop
 80080de:	371c      	adds	r7, #28
 80080e0:	46bd      	mov	sp, r7
 80080e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e6:	4770      	bx	lr

080080e8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80080e8:	b480      	push	{r7}
 80080ea:	b087      	sub	sp, #28
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	60f8      	str	r0, [r7, #12]
 80080f0:	60b9      	str	r1, [r7, #8]
 80080f2:	607a      	str	r2, [r7, #4]
 80080f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	6a1b      	ldr	r3, [r3, #32]
 80080fa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	69db      	ldr	r3, [r3, #28]
 8008106:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	6a1b      	ldr	r3, [r3, #32]
 800810c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800810e:	697b      	ldr	r3, [r7, #20]
 8008110:	f023 0303 	bic.w	r3, r3, #3
 8008114:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8008116:	697a      	ldr	r2, [r7, #20]
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	4313      	orrs	r3, r2
 800811c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800811e:	697b      	ldr	r3, [r7, #20]
 8008120:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008124:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008126:	683b      	ldr	r3, [r7, #0]
 8008128:	011b      	lsls	r3, r3, #4
 800812a:	b2db      	uxtb	r3, r3
 800812c:	697a      	ldr	r2, [r7, #20]
 800812e:	4313      	orrs	r3, r2
 8008130:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8008132:	693b      	ldr	r3, [r7, #16]
 8008134:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8008138:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800813a:	68bb      	ldr	r3, [r7, #8]
 800813c:	021b      	lsls	r3, r3, #8
 800813e:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8008142:	693a      	ldr	r2, [r7, #16]
 8008144:	4313      	orrs	r3, r2
 8008146:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	697a      	ldr	r2, [r7, #20]
 800814c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	693a      	ldr	r2, [r7, #16]
 8008152:	621a      	str	r2, [r3, #32]
}
 8008154:	bf00      	nop
 8008156:	371c      	adds	r7, #28
 8008158:	46bd      	mov	sp, r7
 800815a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815e:	4770      	bx	lr

08008160 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008160:	b480      	push	{r7}
 8008162:	b087      	sub	sp, #28
 8008164:	af00      	add	r7, sp, #0
 8008166:	60f8      	str	r0, [r7, #12]
 8008168:	60b9      	str	r1, [r7, #8]
 800816a:	607a      	str	r2, [r7, #4]
 800816c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	6a1b      	ldr	r3, [r3, #32]
 8008172:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	69db      	ldr	r3, [r3, #28]
 800817e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	6a1b      	ldr	r3, [r3, #32]
 8008184:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008186:	697b      	ldr	r3, [r7, #20]
 8008188:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800818c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	021b      	lsls	r3, r3, #8
 8008192:	697a      	ldr	r2, [r7, #20]
 8008194:	4313      	orrs	r3, r2
 8008196:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008198:	697b      	ldr	r3, [r7, #20]
 800819a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800819e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80081a0:	683b      	ldr	r3, [r7, #0]
 80081a2:	031b      	lsls	r3, r3, #12
 80081a4:	b29b      	uxth	r3, r3
 80081a6:	697a      	ldr	r2, [r7, #20]
 80081a8:	4313      	orrs	r3, r2
 80081aa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80081ac:	693b      	ldr	r3, [r7, #16]
 80081ae:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80081b2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80081b4:	68bb      	ldr	r3, [r7, #8]
 80081b6:	031b      	lsls	r3, r3, #12
 80081b8:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80081bc:	693a      	ldr	r2, [r7, #16]
 80081be:	4313      	orrs	r3, r2
 80081c0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	697a      	ldr	r2, [r7, #20]
 80081c6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	693a      	ldr	r2, [r7, #16]
 80081cc:	621a      	str	r2, [r3, #32]
}
 80081ce:	bf00      	nop
 80081d0:	371c      	adds	r7, #28
 80081d2:	46bd      	mov	sp, r7
 80081d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d8:	4770      	bx	lr
	...

080081dc <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80081dc:	b480      	push	{r7}
 80081de:	b085      	sub	sp, #20
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
 80081e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	689b      	ldr	r3, [r3, #8]
 80081ea:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80081ec:	68fa      	ldr	r2, [r7, #12]
 80081ee:	4b09      	ldr	r3, [pc, #36]	; (8008214 <TIM_ITRx_SetConfig+0x38>)
 80081f0:	4013      	ands	r3, r2
 80081f2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80081f4:	683a      	ldr	r2, [r7, #0]
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	4313      	orrs	r3, r2
 80081fa:	f043 0307 	orr.w	r3, r3, #7
 80081fe:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	68fa      	ldr	r2, [r7, #12]
 8008204:	609a      	str	r2, [r3, #8]
}
 8008206:	bf00      	nop
 8008208:	3714      	adds	r7, #20
 800820a:	46bd      	mov	sp, r7
 800820c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008210:	4770      	bx	lr
 8008212:	bf00      	nop
 8008214:	ffcfff8f 	.word	0xffcfff8f

08008218 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008218:	b480      	push	{r7}
 800821a:	b087      	sub	sp, #28
 800821c:	af00      	add	r7, sp, #0
 800821e:	60f8      	str	r0, [r7, #12]
 8008220:	60b9      	str	r1, [r7, #8]
 8008222:	607a      	str	r2, [r7, #4]
 8008224:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	689b      	ldr	r3, [r3, #8]
 800822a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800822c:	697b      	ldr	r3, [r7, #20]
 800822e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008232:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008234:	683b      	ldr	r3, [r7, #0]
 8008236:	021a      	lsls	r2, r3, #8
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	431a      	orrs	r2, r3
 800823c:	68bb      	ldr	r3, [r7, #8]
 800823e:	4313      	orrs	r3, r2
 8008240:	697a      	ldr	r2, [r7, #20]
 8008242:	4313      	orrs	r3, r2
 8008244:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	697a      	ldr	r2, [r7, #20]
 800824a:	609a      	str	r2, [r3, #8]
}
 800824c:	bf00      	nop
 800824e:	371c      	adds	r7, #28
 8008250:	46bd      	mov	sp, r7
 8008252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008256:	4770      	bx	lr

08008258 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008258:	b480      	push	{r7}
 800825a:	b087      	sub	sp, #28
 800825c:	af00      	add	r7, sp, #0
 800825e:	60f8      	str	r0, [r7, #12]
 8008260:	60b9      	str	r1, [r7, #8]
 8008262:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008264:	68bb      	ldr	r3, [r7, #8]
 8008266:	f003 031f 	and.w	r3, r3, #31
 800826a:	2201      	movs	r2, #1
 800826c:	fa02 f303 	lsl.w	r3, r2, r3
 8008270:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	6a1a      	ldr	r2, [r3, #32]
 8008276:	697b      	ldr	r3, [r7, #20]
 8008278:	43db      	mvns	r3, r3
 800827a:	401a      	ands	r2, r3
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	6a1a      	ldr	r2, [r3, #32]
 8008284:	68bb      	ldr	r3, [r7, #8]
 8008286:	f003 031f 	and.w	r3, r3, #31
 800828a:	6879      	ldr	r1, [r7, #4]
 800828c:	fa01 f303 	lsl.w	r3, r1, r3
 8008290:	431a      	orrs	r2, r3
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	621a      	str	r2, [r3, #32]
}
 8008296:	bf00      	nop
 8008298:	371c      	adds	r7, #28
 800829a:	46bd      	mov	sp, r7
 800829c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a0:	4770      	bx	lr
	...

080082a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80082a4:	b480      	push	{r7}
 80082a6:	b085      	sub	sp, #20
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
 80082ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80082b4:	2b01      	cmp	r3, #1
 80082b6:	d101      	bne.n	80082bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80082b8:	2302      	movs	r3, #2
 80082ba:	e06d      	b.n	8008398 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	2201      	movs	r2, #1
 80082c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	2202      	movs	r2, #2
 80082c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	685b      	ldr	r3, [r3, #4]
 80082d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	689b      	ldr	r3, [r3, #8]
 80082da:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	4a30      	ldr	r2, [pc, #192]	; (80083a4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80082e2:	4293      	cmp	r3, r2
 80082e4:	d004      	beq.n	80082f0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	4a2f      	ldr	r2, [pc, #188]	; (80083a8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80082ec:	4293      	cmp	r3, r2
 80082ee:	d108      	bne.n	8008302 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80082f6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80082f8:	683b      	ldr	r3, [r7, #0]
 80082fa:	685b      	ldr	r3, [r3, #4]
 80082fc:	68fa      	ldr	r2, [r7, #12]
 80082fe:	4313      	orrs	r3, r2
 8008300:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008308:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800830a:	683b      	ldr	r3, [r7, #0]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	68fa      	ldr	r2, [r7, #12]
 8008310:	4313      	orrs	r3, r2
 8008312:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	68fa      	ldr	r2, [r7, #12]
 800831a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	4a20      	ldr	r2, [pc, #128]	; (80083a4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008322:	4293      	cmp	r3, r2
 8008324:	d022      	beq.n	800836c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800832e:	d01d      	beq.n	800836c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	4a1d      	ldr	r2, [pc, #116]	; (80083ac <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008336:	4293      	cmp	r3, r2
 8008338:	d018      	beq.n	800836c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	4a1c      	ldr	r2, [pc, #112]	; (80083b0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008340:	4293      	cmp	r3, r2
 8008342:	d013      	beq.n	800836c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	4a1a      	ldr	r2, [pc, #104]	; (80083b4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800834a:	4293      	cmp	r3, r2
 800834c:	d00e      	beq.n	800836c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	4a15      	ldr	r2, [pc, #84]	; (80083a8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008354:	4293      	cmp	r3, r2
 8008356:	d009      	beq.n	800836c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	4a16      	ldr	r2, [pc, #88]	; (80083b8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800835e:	4293      	cmp	r3, r2
 8008360:	d004      	beq.n	800836c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	4a15      	ldr	r2, [pc, #84]	; (80083bc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008368:	4293      	cmp	r3, r2
 800836a:	d10c      	bne.n	8008386 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800836c:	68bb      	ldr	r3, [r7, #8]
 800836e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008372:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008374:	683b      	ldr	r3, [r7, #0]
 8008376:	689b      	ldr	r3, [r3, #8]
 8008378:	68ba      	ldr	r2, [r7, #8]
 800837a:	4313      	orrs	r3, r2
 800837c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	68ba      	ldr	r2, [r7, #8]
 8008384:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	2201      	movs	r2, #1
 800838a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	2200      	movs	r2, #0
 8008392:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008396:	2300      	movs	r3, #0
}
 8008398:	4618      	mov	r0, r3
 800839a:	3714      	adds	r7, #20
 800839c:	46bd      	mov	sp, r7
 800839e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a2:	4770      	bx	lr
 80083a4:	40010000 	.word	0x40010000
 80083a8:	40010400 	.word	0x40010400
 80083ac:	40000400 	.word	0x40000400
 80083b0:	40000800 	.word	0x40000800
 80083b4:	40000c00 	.word	0x40000c00
 80083b8:	40001800 	.word	0x40001800
 80083bc:	40014000 	.word	0x40014000

080083c0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80083c0:	b480      	push	{r7}
 80083c2:	b085      	sub	sp, #20
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	6078      	str	r0, [r7, #4]
 80083c8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80083ca:	2300      	movs	r3, #0
 80083cc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80083d4:	2b01      	cmp	r3, #1
 80083d6:	d101      	bne.n	80083dc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80083d8:	2302      	movs	r3, #2
 80083da:	e087      	b.n	80084ec <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	2201      	movs	r2, #1
 80083e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80083ea:	683b      	ldr	r3, [r7, #0]
 80083ec:	68db      	ldr	r3, [r3, #12]
 80083ee:	4313      	orrs	r3, r2
 80083f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80083f8:	683b      	ldr	r3, [r7, #0]
 80083fa:	689b      	ldr	r3, [r3, #8]
 80083fc:	4313      	orrs	r3, r2
 80083fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008406:	683b      	ldr	r3, [r7, #0]
 8008408:	685b      	ldr	r3, [r3, #4]
 800840a:	4313      	orrs	r3, r2
 800840c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008414:	683b      	ldr	r3, [r7, #0]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	4313      	orrs	r3, r2
 800841a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008422:	683b      	ldr	r3, [r7, #0]
 8008424:	691b      	ldr	r3, [r3, #16]
 8008426:	4313      	orrs	r3, r2
 8008428:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008430:	683b      	ldr	r3, [r7, #0]
 8008432:	695b      	ldr	r3, [r3, #20]
 8008434:	4313      	orrs	r3, r2
 8008436:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008442:	4313      	orrs	r3, r2
 8008444:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800844c:	683b      	ldr	r3, [r7, #0]
 800844e:	699b      	ldr	r3, [r3, #24]
 8008450:	041b      	lsls	r3, r3, #16
 8008452:	4313      	orrs	r3, r2
 8008454:	60fb      	str	r3, [r7, #12]

#if defined(TIM_BDTR_BKBID)
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	4a27      	ldr	r2, [pc, #156]	; (80084f8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800845c:	4293      	cmp	r3, r2
 800845e:	d004      	beq.n	800846a <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	4a25      	ldr	r2, [pc, #148]	; (80084fc <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8008466:	4293      	cmp	r3, r2
 8008468:	d106      	bne.n	8008478 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8008470:	683b      	ldr	r3, [r7, #0]
 8008472:	69db      	ldr	r3, [r3, #28]
 8008474:	4313      	orrs	r3, r2
 8008476:	60fb      	str	r3, [r7, #12]
  }

#endif /* TIM_BDTR_BKBID */
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	4a1e      	ldr	r2, [pc, #120]	; (80084f8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800847e:	4293      	cmp	r3, r2
 8008480:	d004      	beq.n	800848c <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	4a1d      	ldr	r2, [pc, #116]	; (80084fc <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8008488:	4293      	cmp	r3, r2
 800848a:	d126      	bne.n	80084da <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8008492:	683b      	ldr	r3, [r7, #0]
 8008494:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008496:	051b      	lsls	r3, r3, #20
 8008498:	4313      	orrs	r3, r2
 800849a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80084a2:	683b      	ldr	r3, [r7, #0]
 80084a4:	6a1b      	ldr	r3, [r3, #32]
 80084a6:	4313      	orrs	r3, r2
 80084a8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80084b0:	683b      	ldr	r3, [r7, #0]
 80084b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084b4:	4313      	orrs	r3, r2
 80084b6:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	4a0e      	ldr	r2, [pc, #56]	; (80084f8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 80084be:	4293      	cmp	r3, r2
 80084c0:	d004      	beq.n	80084cc <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	4a0d      	ldr	r2, [pc, #52]	; (80084fc <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 80084c8:	4293      	cmp	r3, r2
 80084ca:	d106      	bne.n	80084da <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80084d2:	683b      	ldr	r3, [r7, #0]
 80084d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084d6:	4313      	orrs	r3, r2
 80084d8:	60fb      	str	r3, [r7, #12]
    }
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	68fa      	ldr	r2, [r7, #12]
 80084e0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	2200      	movs	r2, #0
 80084e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80084ea:	2300      	movs	r3, #0
}
 80084ec:	4618      	mov	r0, r3
 80084ee:	3714      	adds	r7, #20
 80084f0:	46bd      	mov	sp, r7
 80084f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f6:	4770      	bx	lr
 80084f8:	40010000 	.word	0x40010000
 80084fc:	40010400 	.word	0x40010400

08008500 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008500:	b480      	push	{r7}
 8008502:	b083      	sub	sp, #12
 8008504:	af00      	add	r7, sp, #0
 8008506:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008508:	bf00      	nop
 800850a:	370c      	adds	r7, #12
 800850c:	46bd      	mov	sp, r7
 800850e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008512:	4770      	bx	lr

08008514 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008514:	b480      	push	{r7}
 8008516:	b083      	sub	sp, #12
 8008518:	af00      	add	r7, sp, #0
 800851a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800851c:	bf00      	nop
 800851e:	370c      	adds	r7, #12
 8008520:	46bd      	mov	sp, r7
 8008522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008526:	4770      	bx	lr

08008528 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008528:	b480      	push	{r7}
 800852a:	b083      	sub	sp, #12
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008530:	bf00      	nop
 8008532:	370c      	adds	r7, #12
 8008534:	46bd      	mov	sp, r7
 8008536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853a:	4770      	bx	lr

0800853c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800853c:	b580      	push	{r7, lr}
 800853e:	b082      	sub	sp, #8
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	2b00      	cmp	r3, #0
 8008548:	d101      	bne.n	800854e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800854a:	2301      	movs	r3, #1
 800854c:	e042      	b.n	80085d4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008554:	2b00      	cmp	r3, #0
 8008556:	d106      	bne.n	8008566 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	2200      	movs	r2, #0
 800855c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008560:	6878      	ldr	r0, [r7, #4]
 8008562:	f7f9 fabb 	bl	8001adc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	2224      	movs	r2, #36	; 0x24
 800856a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	681a      	ldr	r2, [r3, #0]
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	f022 0201 	bic.w	r2, r2, #1
 800857c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800857e:	6878      	ldr	r0, [r7, #4]
 8008580:	f000 f82c 	bl	80085dc <UART_SetConfig>
 8008584:	4603      	mov	r3, r0
 8008586:	2b01      	cmp	r3, #1
 8008588:	d101      	bne.n	800858e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800858a:	2301      	movs	r3, #1
 800858c:	e022      	b.n	80085d4 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008592:	2b00      	cmp	r3, #0
 8008594:	d002      	beq.n	800859c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8008596:	6878      	ldr	r0, [r7, #4]
 8008598:	f000 fe7e 	bl	8009298 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	685a      	ldr	r2, [r3, #4]
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80085aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	689a      	ldr	r2, [r3, #8]
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80085ba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	681a      	ldr	r2, [r3, #0]
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	f042 0201 	orr.w	r2, r2, #1
 80085ca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80085cc:	6878      	ldr	r0, [r7, #4]
 80085ce:	f000 ff05 	bl	80093dc <UART_CheckIdleState>
 80085d2:	4603      	mov	r3, r0
}
 80085d4:	4618      	mov	r0, r3
 80085d6:	3708      	adds	r7, #8
 80085d8:	46bd      	mov	sp, r7
 80085da:	bd80      	pop	{r7, pc}

080085dc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80085dc:	b5b0      	push	{r4, r5, r7, lr}
 80085de:	b08e      	sub	sp, #56	; 0x38
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80085e4:	2300      	movs	r3, #0
 80085e6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	689a      	ldr	r2, [r3, #8]
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	691b      	ldr	r3, [r3, #16]
 80085f2:	431a      	orrs	r2, r3
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	695b      	ldr	r3, [r3, #20]
 80085f8:	431a      	orrs	r2, r3
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	69db      	ldr	r3, [r3, #28]
 80085fe:	4313      	orrs	r3, r2
 8008600:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	681a      	ldr	r2, [r3, #0]
 8008608:	4bbf      	ldr	r3, [pc, #764]	; (8008908 <UART_SetConfig+0x32c>)
 800860a:	4013      	ands	r3, r2
 800860c:	687a      	ldr	r2, [r7, #4]
 800860e:	6812      	ldr	r2, [r2, #0]
 8008610:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008612:	430b      	orrs	r3, r1
 8008614:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	685b      	ldr	r3, [r3, #4]
 800861c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	68da      	ldr	r2, [r3, #12]
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	430a      	orrs	r2, r1
 800862a:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	699b      	ldr	r3, [r3, #24]
 8008630:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	4ab5      	ldr	r2, [pc, #724]	; (800890c <UART_SetConfig+0x330>)
 8008638:	4293      	cmp	r3, r2
 800863a:	d004      	beq.n	8008646 <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	6a1b      	ldr	r3, [r3, #32]
 8008640:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008642:	4313      	orrs	r3, r2
 8008644:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	689a      	ldr	r2, [r3, #8]
 800864c:	4bb0      	ldr	r3, [pc, #704]	; (8008910 <UART_SetConfig+0x334>)
 800864e:	4013      	ands	r3, r2
 8008650:	687a      	ldr	r2, [r7, #4]
 8008652:	6812      	ldr	r2, [r2, #0]
 8008654:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008656:	430b      	orrs	r3, r1
 8008658:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008660:	f023 010f 	bic.w	r1, r3, #15
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	430a      	orrs	r2, r1
 800866e:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	4aa7      	ldr	r2, [pc, #668]	; (8008914 <UART_SetConfig+0x338>)
 8008676:	4293      	cmp	r3, r2
 8008678:	d176      	bne.n	8008768 <UART_SetConfig+0x18c>
 800867a:	4ba7      	ldr	r3, [pc, #668]	; (8008918 <UART_SetConfig+0x33c>)
 800867c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800867e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008682:	2b28      	cmp	r3, #40	; 0x28
 8008684:	d86c      	bhi.n	8008760 <UART_SetConfig+0x184>
 8008686:	a201      	add	r2, pc, #4	; (adr r2, 800868c <UART_SetConfig+0xb0>)
 8008688:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800868c:	08008731 	.word	0x08008731
 8008690:	08008761 	.word	0x08008761
 8008694:	08008761 	.word	0x08008761
 8008698:	08008761 	.word	0x08008761
 800869c:	08008761 	.word	0x08008761
 80086a0:	08008761 	.word	0x08008761
 80086a4:	08008761 	.word	0x08008761
 80086a8:	08008761 	.word	0x08008761
 80086ac:	08008739 	.word	0x08008739
 80086b0:	08008761 	.word	0x08008761
 80086b4:	08008761 	.word	0x08008761
 80086b8:	08008761 	.word	0x08008761
 80086bc:	08008761 	.word	0x08008761
 80086c0:	08008761 	.word	0x08008761
 80086c4:	08008761 	.word	0x08008761
 80086c8:	08008761 	.word	0x08008761
 80086cc:	08008741 	.word	0x08008741
 80086d0:	08008761 	.word	0x08008761
 80086d4:	08008761 	.word	0x08008761
 80086d8:	08008761 	.word	0x08008761
 80086dc:	08008761 	.word	0x08008761
 80086e0:	08008761 	.word	0x08008761
 80086e4:	08008761 	.word	0x08008761
 80086e8:	08008761 	.word	0x08008761
 80086ec:	08008749 	.word	0x08008749
 80086f0:	08008761 	.word	0x08008761
 80086f4:	08008761 	.word	0x08008761
 80086f8:	08008761 	.word	0x08008761
 80086fc:	08008761 	.word	0x08008761
 8008700:	08008761 	.word	0x08008761
 8008704:	08008761 	.word	0x08008761
 8008708:	08008761 	.word	0x08008761
 800870c:	08008751 	.word	0x08008751
 8008710:	08008761 	.word	0x08008761
 8008714:	08008761 	.word	0x08008761
 8008718:	08008761 	.word	0x08008761
 800871c:	08008761 	.word	0x08008761
 8008720:	08008761 	.word	0x08008761
 8008724:	08008761 	.word	0x08008761
 8008728:	08008761 	.word	0x08008761
 800872c:	08008759 	.word	0x08008759
 8008730:	2301      	movs	r3, #1
 8008732:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008736:	e326      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008738:	2304      	movs	r3, #4
 800873a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800873e:	e322      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008740:	2308      	movs	r3, #8
 8008742:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008746:	e31e      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008748:	2310      	movs	r3, #16
 800874a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800874e:	e31a      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008750:	2320      	movs	r3, #32
 8008752:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008756:	e316      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008758:	2340      	movs	r3, #64	; 0x40
 800875a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800875e:	e312      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008760:	2380      	movs	r3, #128	; 0x80
 8008762:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008766:	e30e      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	4a6b      	ldr	r2, [pc, #428]	; (800891c <UART_SetConfig+0x340>)
 800876e:	4293      	cmp	r3, r2
 8008770:	d130      	bne.n	80087d4 <UART_SetConfig+0x1f8>
 8008772:	4b69      	ldr	r3, [pc, #420]	; (8008918 <UART_SetConfig+0x33c>)
 8008774:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008776:	f003 0307 	and.w	r3, r3, #7
 800877a:	2b05      	cmp	r3, #5
 800877c:	d826      	bhi.n	80087cc <UART_SetConfig+0x1f0>
 800877e:	a201      	add	r2, pc, #4	; (adr r2, 8008784 <UART_SetConfig+0x1a8>)
 8008780:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008784:	0800879d 	.word	0x0800879d
 8008788:	080087a5 	.word	0x080087a5
 800878c:	080087ad 	.word	0x080087ad
 8008790:	080087b5 	.word	0x080087b5
 8008794:	080087bd 	.word	0x080087bd
 8008798:	080087c5 	.word	0x080087c5
 800879c:	2300      	movs	r3, #0
 800879e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80087a2:	e2f0      	b.n	8008d86 <UART_SetConfig+0x7aa>
 80087a4:	2304      	movs	r3, #4
 80087a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80087aa:	e2ec      	b.n	8008d86 <UART_SetConfig+0x7aa>
 80087ac:	2308      	movs	r3, #8
 80087ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80087b2:	e2e8      	b.n	8008d86 <UART_SetConfig+0x7aa>
 80087b4:	2310      	movs	r3, #16
 80087b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80087ba:	e2e4      	b.n	8008d86 <UART_SetConfig+0x7aa>
 80087bc:	2320      	movs	r3, #32
 80087be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80087c2:	e2e0      	b.n	8008d86 <UART_SetConfig+0x7aa>
 80087c4:	2340      	movs	r3, #64	; 0x40
 80087c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80087ca:	e2dc      	b.n	8008d86 <UART_SetConfig+0x7aa>
 80087cc:	2380      	movs	r3, #128	; 0x80
 80087ce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80087d2:	e2d8      	b.n	8008d86 <UART_SetConfig+0x7aa>
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	4a51      	ldr	r2, [pc, #324]	; (8008920 <UART_SetConfig+0x344>)
 80087da:	4293      	cmp	r3, r2
 80087dc:	d130      	bne.n	8008840 <UART_SetConfig+0x264>
 80087de:	4b4e      	ldr	r3, [pc, #312]	; (8008918 <UART_SetConfig+0x33c>)
 80087e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80087e2:	f003 0307 	and.w	r3, r3, #7
 80087e6:	2b05      	cmp	r3, #5
 80087e8:	d826      	bhi.n	8008838 <UART_SetConfig+0x25c>
 80087ea:	a201      	add	r2, pc, #4	; (adr r2, 80087f0 <UART_SetConfig+0x214>)
 80087ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087f0:	08008809 	.word	0x08008809
 80087f4:	08008811 	.word	0x08008811
 80087f8:	08008819 	.word	0x08008819
 80087fc:	08008821 	.word	0x08008821
 8008800:	08008829 	.word	0x08008829
 8008804:	08008831 	.word	0x08008831
 8008808:	2300      	movs	r3, #0
 800880a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800880e:	e2ba      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008810:	2304      	movs	r3, #4
 8008812:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008816:	e2b6      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008818:	2308      	movs	r3, #8
 800881a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800881e:	e2b2      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008820:	2310      	movs	r3, #16
 8008822:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008826:	e2ae      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008828:	2320      	movs	r3, #32
 800882a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800882e:	e2aa      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008830:	2340      	movs	r3, #64	; 0x40
 8008832:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008836:	e2a6      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008838:	2380      	movs	r3, #128	; 0x80
 800883a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800883e:	e2a2      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	4a37      	ldr	r2, [pc, #220]	; (8008924 <UART_SetConfig+0x348>)
 8008846:	4293      	cmp	r3, r2
 8008848:	d130      	bne.n	80088ac <UART_SetConfig+0x2d0>
 800884a:	4b33      	ldr	r3, [pc, #204]	; (8008918 <UART_SetConfig+0x33c>)
 800884c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800884e:	f003 0307 	and.w	r3, r3, #7
 8008852:	2b05      	cmp	r3, #5
 8008854:	d826      	bhi.n	80088a4 <UART_SetConfig+0x2c8>
 8008856:	a201      	add	r2, pc, #4	; (adr r2, 800885c <UART_SetConfig+0x280>)
 8008858:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800885c:	08008875 	.word	0x08008875
 8008860:	0800887d 	.word	0x0800887d
 8008864:	08008885 	.word	0x08008885
 8008868:	0800888d 	.word	0x0800888d
 800886c:	08008895 	.word	0x08008895
 8008870:	0800889d 	.word	0x0800889d
 8008874:	2300      	movs	r3, #0
 8008876:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800887a:	e284      	b.n	8008d86 <UART_SetConfig+0x7aa>
 800887c:	2304      	movs	r3, #4
 800887e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008882:	e280      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008884:	2308      	movs	r3, #8
 8008886:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800888a:	e27c      	b.n	8008d86 <UART_SetConfig+0x7aa>
 800888c:	2310      	movs	r3, #16
 800888e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008892:	e278      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008894:	2320      	movs	r3, #32
 8008896:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800889a:	e274      	b.n	8008d86 <UART_SetConfig+0x7aa>
 800889c:	2340      	movs	r3, #64	; 0x40
 800889e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80088a2:	e270      	b.n	8008d86 <UART_SetConfig+0x7aa>
 80088a4:	2380      	movs	r3, #128	; 0x80
 80088a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80088aa:	e26c      	b.n	8008d86 <UART_SetConfig+0x7aa>
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	4a1d      	ldr	r2, [pc, #116]	; (8008928 <UART_SetConfig+0x34c>)
 80088b2:	4293      	cmp	r3, r2
 80088b4:	d142      	bne.n	800893c <UART_SetConfig+0x360>
 80088b6:	4b18      	ldr	r3, [pc, #96]	; (8008918 <UART_SetConfig+0x33c>)
 80088b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80088ba:	f003 0307 	and.w	r3, r3, #7
 80088be:	2b05      	cmp	r3, #5
 80088c0:	d838      	bhi.n	8008934 <UART_SetConfig+0x358>
 80088c2:	a201      	add	r2, pc, #4	; (adr r2, 80088c8 <UART_SetConfig+0x2ec>)
 80088c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088c8:	080088e1 	.word	0x080088e1
 80088cc:	080088e9 	.word	0x080088e9
 80088d0:	080088f1 	.word	0x080088f1
 80088d4:	080088f9 	.word	0x080088f9
 80088d8:	08008901 	.word	0x08008901
 80088dc:	0800892d 	.word	0x0800892d
 80088e0:	2300      	movs	r3, #0
 80088e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80088e6:	e24e      	b.n	8008d86 <UART_SetConfig+0x7aa>
 80088e8:	2304      	movs	r3, #4
 80088ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80088ee:	e24a      	b.n	8008d86 <UART_SetConfig+0x7aa>
 80088f0:	2308      	movs	r3, #8
 80088f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80088f6:	e246      	b.n	8008d86 <UART_SetConfig+0x7aa>
 80088f8:	2310      	movs	r3, #16
 80088fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80088fe:	e242      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008900:	2320      	movs	r3, #32
 8008902:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008906:	e23e      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008908:	cfff69f3 	.word	0xcfff69f3
 800890c:	58000c00 	.word	0x58000c00
 8008910:	11fff4ff 	.word	0x11fff4ff
 8008914:	40011000 	.word	0x40011000
 8008918:	58024400 	.word	0x58024400
 800891c:	40004400 	.word	0x40004400
 8008920:	40004800 	.word	0x40004800
 8008924:	40004c00 	.word	0x40004c00
 8008928:	40005000 	.word	0x40005000
 800892c:	2340      	movs	r3, #64	; 0x40
 800892e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008932:	e228      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008934:	2380      	movs	r3, #128	; 0x80
 8008936:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800893a:	e224      	b.n	8008d86 <UART_SetConfig+0x7aa>
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	4ab1      	ldr	r2, [pc, #708]	; (8008c08 <UART_SetConfig+0x62c>)
 8008942:	4293      	cmp	r3, r2
 8008944:	d176      	bne.n	8008a34 <UART_SetConfig+0x458>
 8008946:	4bb1      	ldr	r3, [pc, #708]	; (8008c0c <UART_SetConfig+0x630>)
 8008948:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800894a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800894e:	2b28      	cmp	r3, #40	; 0x28
 8008950:	d86c      	bhi.n	8008a2c <UART_SetConfig+0x450>
 8008952:	a201      	add	r2, pc, #4	; (adr r2, 8008958 <UART_SetConfig+0x37c>)
 8008954:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008958:	080089fd 	.word	0x080089fd
 800895c:	08008a2d 	.word	0x08008a2d
 8008960:	08008a2d 	.word	0x08008a2d
 8008964:	08008a2d 	.word	0x08008a2d
 8008968:	08008a2d 	.word	0x08008a2d
 800896c:	08008a2d 	.word	0x08008a2d
 8008970:	08008a2d 	.word	0x08008a2d
 8008974:	08008a2d 	.word	0x08008a2d
 8008978:	08008a05 	.word	0x08008a05
 800897c:	08008a2d 	.word	0x08008a2d
 8008980:	08008a2d 	.word	0x08008a2d
 8008984:	08008a2d 	.word	0x08008a2d
 8008988:	08008a2d 	.word	0x08008a2d
 800898c:	08008a2d 	.word	0x08008a2d
 8008990:	08008a2d 	.word	0x08008a2d
 8008994:	08008a2d 	.word	0x08008a2d
 8008998:	08008a0d 	.word	0x08008a0d
 800899c:	08008a2d 	.word	0x08008a2d
 80089a0:	08008a2d 	.word	0x08008a2d
 80089a4:	08008a2d 	.word	0x08008a2d
 80089a8:	08008a2d 	.word	0x08008a2d
 80089ac:	08008a2d 	.word	0x08008a2d
 80089b0:	08008a2d 	.word	0x08008a2d
 80089b4:	08008a2d 	.word	0x08008a2d
 80089b8:	08008a15 	.word	0x08008a15
 80089bc:	08008a2d 	.word	0x08008a2d
 80089c0:	08008a2d 	.word	0x08008a2d
 80089c4:	08008a2d 	.word	0x08008a2d
 80089c8:	08008a2d 	.word	0x08008a2d
 80089cc:	08008a2d 	.word	0x08008a2d
 80089d0:	08008a2d 	.word	0x08008a2d
 80089d4:	08008a2d 	.word	0x08008a2d
 80089d8:	08008a1d 	.word	0x08008a1d
 80089dc:	08008a2d 	.word	0x08008a2d
 80089e0:	08008a2d 	.word	0x08008a2d
 80089e4:	08008a2d 	.word	0x08008a2d
 80089e8:	08008a2d 	.word	0x08008a2d
 80089ec:	08008a2d 	.word	0x08008a2d
 80089f0:	08008a2d 	.word	0x08008a2d
 80089f4:	08008a2d 	.word	0x08008a2d
 80089f8:	08008a25 	.word	0x08008a25
 80089fc:	2301      	movs	r3, #1
 80089fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008a02:	e1c0      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008a04:	2304      	movs	r3, #4
 8008a06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008a0a:	e1bc      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008a0c:	2308      	movs	r3, #8
 8008a0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008a12:	e1b8      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008a14:	2310      	movs	r3, #16
 8008a16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008a1a:	e1b4      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008a1c:	2320      	movs	r3, #32
 8008a1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008a22:	e1b0      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008a24:	2340      	movs	r3, #64	; 0x40
 8008a26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008a2a:	e1ac      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008a2c:	2380      	movs	r3, #128	; 0x80
 8008a2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008a32:	e1a8      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	4a75      	ldr	r2, [pc, #468]	; (8008c10 <UART_SetConfig+0x634>)
 8008a3a:	4293      	cmp	r3, r2
 8008a3c:	d130      	bne.n	8008aa0 <UART_SetConfig+0x4c4>
 8008a3e:	4b73      	ldr	r3, [pc, #460]	; (8008c0c <UART_SetConfig+0x630>)
 8008a40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a42:	f003 0307 	and.w	r3, r3, #7
 8008a46:	2b05      	cmp	r3, #5
 8008a48:	d826      	bhi.n	8008a98 <UART_SetConfig+0x4bc>
 8008a4a:	a201      	add	r2, pc, #4	; (adr r2, 8008a50 <UART_SetConfig+0x474>)
 8008a4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a50:	08008a69 	.word	0x08008a69
 8008a54:	08008a71 	.word	0x08008a71
 8008a58:	08008a79 	.word	0x08008a79
 8008a5c:	08008a81 	.word	0x08008a81
 8008a60:	08008a89 	.word	0x08008a89
 8008a64:	08008a91 	.word	0x08008a91
 8008a68:	2300      	movs	r3, #0
 8008a6a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008a6e:	e18a      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008a70:	2304      	movs	r3, #4
 8008a72:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008a76:	e186      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008a78:	2308      	movs	r3, #8
 8008a7a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008a7e:	e182      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008a80:	2310      	movs	r3, #16
 8008a82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008a86:	e17e      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008a88:	2320      	movs	r3, #32
 8008a8a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008a8e:	e17a      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008a90:	2340      	movs	r3, #64	; 0x40
 8008a92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008a96:	e176      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008a98:	2380      	movs	r3, #128	; 0x80
 8008a9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008a9e:	e172      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	4a5b      	ldr	r2, [pc, #364]	; (8008c14 <UART_SetConfig+0x638>)
 8008aa6:	4293      	cmp	r3, r2
 8008aa8:	d130      	bne.n	8008b0c <UART_SetConfig+0x530>
 8008aaa:	4b58      	ldr	r3, [pc, #352]	; (8008c0c <UART_SetConfig+0x630>)
 8008aac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008aae:	f003 0307 	and.w	r3, r3, #7
 8008ab2:	2b05      	cmp	r3, #5
 8008ab4:	d826      	bhi.n	8008b04 <UART_SetConfig+0x528>
 8008ab6:	a201      	add	r2, pc, #4	; (adr r2, 8008abc <UART_SetConfig+0x4e0>)
 8008ab8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008abc:	08008ad5 	.word	0x08008ad5
 8008ac0:	08008add 	.word	0x08008add
 8008ac4:	08008ae5 	.word	0x08008ae5
 8008ac8:	08008aed 	.word	0x08008aed
 8008acc:	08008af5 	.word	0x08008af5
 8008ad0:	08008afd 	.word	0x08008afd
 8008ad4:	2300      	movs	r3, #0
 8008ad6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008ada:	e154      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008adc:	2304      	movs	r3, #4
 8008ade:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008ae2:	e150      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008ae4:	2308      	movs	r3, #8
 8008ae6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008aea:	e14c      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008aec:	2310      	movs	r3, #16
 8008aee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008af2:	e148      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008af4:	2320      	movs	r3, #32
 8008af6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008afa:	e144      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008afc:	2340      	movs	r3, #64	; 0x40
 8008afe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008b02:	e140      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008b04:	2380      	movs	r3, #128	; 0x80
 8008b06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008b0a:	e13c      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	4a41      	ldr	r2, [pc, #260]	; (8008c18 <UART_SetConfig+0x63c>)
 8008b12:	4293      	cmp	r3, r2
 8008b14:	f040 8082 	bne.w	8008c1c <UART_SetConfig+0x640>
 8008b18:	4b3c      	ldr	r3, [pc, #240]	; (8008c0c <UART_SetConfig+0x630>)
 8008b1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b1c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008b20:	2b28      	cmp	r3, #40	; 0x28
 8008b22:	d86d      	bhi.n	8008c00 <UART_SetConfig+0x624>
 8008b24:	a201      	add	r2, pc, #4	; (adr r2, 8008b2c <UART_SetConfig+0x550>)
 8008b26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b2a:	bf00      	nop
 8008b2c:	08008bd1 	.word	0x08008bd1
 8008b30:	08008c01 	.word	0x08008c01
 8008b34:	08008c01 	.word	0x08008c01
 8008b38:	08008c01 	.word	0x08008c01
 8008b3c:	08008c01 	.word	0x08008c01
 8008b40:	08008c01 	.word	0x08008c01
 8008b44:	08008c01 	.word	0x08008c01
 8008b48:	08008c01 	.word	0x08008c01
 8008b4c:	08008bd9 	.word	0x08008bd9
 8008b50:	08008c01 	.word	0x08008c01
 8008b54:	08008c01 	.word	0x08008c01
 8008b58:	08008c01 	.word	0x08008c01
 8008b5c:	08008c01 	.word	0x08008c01
 8008b60:	08008c01 	.word	0x08008c01
 8008b64:	08008c01 	.word	0x08008c01
 8008b68:	08008c01 	.word	0x08008c01
 8008b6c:	08008be1 	.word	0x08008be1
 8008b70:	08008c01 	.word	0x08008c01
 8008b74:	08008c01 	.word	0x08008c01
 8008b78:	08008c01 	.word	0x08008c01
 8008b7c:	08008c01 	.word	0x08008c01
 8008b80:	08008c01 	.word	0x08008c01
 8008b84:	08008c01 	.word	0x08008c01
 8008b88:	08008c01 	.word	0x08008c01
 8008b8c:	08008be9 	.word	0x08008be9
 8008b90:	08008c01 	.word	0x08008c01
 8008b94:	08008c01 	.word	0x08008c01
 8008b98:	08008c01 	.word	0x08008c01
 8008b9c:	08008c01 	.word	0x08008c01
 8008ba0:	08008c01 	.word	0x08008c01
 8008ba4:	08008c01 	.word	0x08008c01
 8008ba8:	08008c01 	.word	0x08008c01
 8008bac:	08008bf1 	.word	0x08008bf1
 8008bb0:	08008c01 	.word	0x08008c01
 8008bb4:	08008c01 	.word	0x08008c01
 8008bb8:	08008c01 	.word	0x08008c01
 8008bbc:	08008c01 	.word	0x08008c01
 8008bc0:	08008c01 	.word	0x08008c01
 8008bc4:	08008c01 	.word	0x08008c01
 8008bc8:	08008c01 	.word	0x08008c01
 8008bcc:	08008bf9 	.word	0x08008bf9
 8008bd0:	2301      	movs	r3, #1
 8008bd2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008bd6:	e0d6      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008bd8:	2304      	movs	r3, #4
 8008bda:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008bde:	e0d2      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008be0:	2308      	movs	r3, #8
 8008be2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008be6:	e0ce      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008be8:	2310      	movs	r3, #16
 8008bea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008bee:	e0ca      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008bf0:	2320      	movs	r3, #32
 8008bf2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008bf6:	e0c6      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008bf8:	2340      	movs	r3, #64	; 0x40
 8008bfa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008bfe:	e0c2      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008c00:	2380      	movs	r3, #128	; 0x80
 8008c02:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008c06:	e0be      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008c08:	40011400 	.word	0x40011400
 8008c0c:	58024400 	.word	0x58024400
 8008c10:	40007800 	.word	0x40007800
 8008c14:	40007c00 	.word	0x40007c00
 8008c18:	40011800 	.word	0x40011800
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	4aad      	ldr	r2, [pc, #692]	; (8008ed8 <UART_SetConfig+0x8fc>)
 8008c22:	4293      	cmp	r3, r2
 8008c24:	d176      	bne.n	8008d14 <UART_SetConfig+0x738>
 8008c26:	4bad      	ldr	r3, [pc, #692]	; (8008edc <UART_SetConfig+0x900>)
 8008c28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c2a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008c2e:	2b28      	cmp	r3, #40	; 0x28
 8008c30:	d86c      	bhi.n	8008d0c <UART_SetConfig+0x730>
 8008c32:	a201      	add	r2, pc, #4	; (adr r2, 8008c38 <UART_SetConfig+0x65c>)
 8008c34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c38:	08008cdd 	.word	0x08008cdd
 8008c3c:	08008d0d 	.word	0x08008d0d
 8008c40:	08008d0d 	.word	0x08008d0d
 8008c44:	08008d0d 	.word	0x08008d0d
 8008c48:	08008d0d 	.word	0x08008d0d
 8008c4c:	08008d0d 	.word	0x08008d0d
 8008c50:	08008d0d 	.word	0x08008d0d
 8008c54:	08008d0d 	.word	0x08008d0d
 8008c58:	08008ce5 	.word	0x08008ce5
 8008c5c:	08008d0d 	.word	0x08008d0d
 8008c60:	08008d0d 	.word	0x08008d0d
 8008c64:	08008d0d 	.word	0x08008d0d
 8008c68:	08008d0d 	.word	0x08008d0d
 8008c6c:	08008d0d 	.word	0x08008d0d
 8008c70:	08008d0d 	.word	0x08008d0d
 8008c74:	08008d0d 	.word	0x08008d0d
 8008c78:	08008ced 	.word	0x08008ced
 8008c7c:	08008d0d 	.word	0x08008d0d
 8008c80:	08008d0d 	.word	0x08008d0d
 8008c84:	08008d0d 	.word	0x08008d0d
 8008c88:	08008d0d 	.word	0x08008d0d
 8008c8c:	08008d0d 	.word	0x08008d0d
 8008c90:	08008d0d 	.word	0x08008d0d
 8008c94:	08008d0d 	.word	0x08008d0d
 8008c98:	08008cf5 	.word	0x08008cf5
 8008c9c:	08008d0d 	.word	0x08008d0d
 8008ca0:	08008d0d 	.word	0x08008d0d
 8008ca4:	08008d0d 	.word	0x08008d0d
 8008ca8:	08008d0d 	.word	0x08008d0d
 8008cac:	08008d0d 	.word	0x08008d0d
 8008cb0:	08008d0d 	.word	0x08008d0d
 8008cb4:	08008d0d 	.word	0x08008d0d
 8008cb8:	08008cfd 	.word	0x08008cfd
 8008cbc:	08008d0d 	.word	0x08008d0d
 8008cc0:	08008d0d 	.word	0x08008d0d
 8008cc4:	08008d0d 	.word	0x08008d0d
 8008cc8:	08008d0d 	.word	0x08008d0d
 8008ccc:	08008d0d 	.word	0x08008d0d
 8008cd0:	08008d0d 	.word	0x08008d0d
 8008cd4:	08008d0d 	.word	0x08008d0d
 8008cd8:	08008d05 	.word	0x08008d05
 8008cdc:	2301      	movs	r3, #1
 8008cde:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008ce2:	e050      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008ce4:	2304      	movs	r3, #4
 8008ce6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008cea:	e04c      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008cec:	2308      	movs	r3, #8
 8008cee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008cf2:	e048      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008cf4:	2310      	movs	r3, #16
 8008cf6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008cfa:	e044      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008cfc:	2320      	movs	r3, #32
 8008cfe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d02:	e040      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008d04:	2340      	movs	r3, #64	; 0x40
 8008d06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d0a:	e03c      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008d0c:	2380      	movs	r3, #128	; 0x80
 8008d0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d12:	e038      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	4a71      	ldr	r2, [pc, #452]	; (8008ee0 <UART_SetConfig+0x904>)
 8008d1a:	4293      	cmp	r3, r2
 8008d1c:	d130      	bne.n	8008d80 <UART_SetConfig+0x7a4>
 8008d1e:	4b6f      	ldr	r3, [pc, #444]	; (8008edc <UART_SetConfig+0x900>)
 8008d20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008d22:	f003 0307 	and.w	r3, r3, #7
 8008d26:	2b05      	cmp	r3, #5
 8008d28:	d826      	bhi.n	8008d78 <UART_SetConfig+0x79c>
 8008d2a:	a201      	add	r2, pc, #4	; (adr r2, 8008d30 <UART_SetConfig+0x754>)
 8008d2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d30:	08008d49 	.word	0x08008d49
 8008d34:	08008d51 	.word	0x08008d51
 8008d38:	08008d59 	.word	0x08008d59
 8008d3c:	08008d61 	.word	0x08008d61
 8008d40:	08008d69 	.word	0x08008d69
 8008d44:	08008d71 	.word	0x08008d71
 8008d48:	2302      	movs	r3, #2
 8008d4a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d4e:	e01a      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008d50:	2304      	movs	r3, #4
 8008d52:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d56:	e016      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008d58:	2308      	movs	r3, #8
 8008d5a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d5e:	e012      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008d60:	2310      	movs	r3, #16
 8008d62:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d66:	e00e      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008d68:	2320      	movs	r3, #32
 8008d6a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d6e:	e00a      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008d70:	2340      	movs	r3, #64	; 0x40
 8008d72:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d76:	e006      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008d78:	2380      	movs	r3, #128	; 0x80
 8008d7a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d7e:	e002      	b.n	8008d86 <UART_SetConfig+0x7aa>
 8008d80:	2380      	movs	r3, #128	; 0x80
 8008d82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	4a55      	ldr	r2, [pc, #340]	; (8008ee0 <UART_SetConfig+0x904>)
 8008d8c:	4293      	cmp	r3, r2
 8008d8e:	f040 80f0 	bne.w	8008f72 <UART_SetConfig+0x996>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008d92:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8008d96:	2b20      	cmp	r3, #32
 8008d98:	dc46      	bgt.n	8008e28 <UART_SetConfig+0x84c>
 8008d9a:	2b02      	cmp	r3, #2
 8008d9c:	db75      	blt.n	8008e8a <UART_SetConfig+0x8ae>
 8008d9e:	3b02      	subs	r3, #2
 8008da0:	2b1e      	cmp	r3, #30
 8008da2:	d872      	bhi.n	8008e8a <UART_SetConfig+0x8ae>
 8008da4:	a201      	add	r2, pc, #4	; (adr r2, 8008dac <UART_SetConfig+0x7d0>)
 8008da6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008daa:	bf00      	nop
 8008dac:	08008e2f 	.word	0x08008e2f
 8008db0:	08008e8b 	.word	0x08008e8b
 8008db4:	08008e37 	.word	0x08008e37
 8008db8:	08008e8b 	.word	0x08008e8b
 8008dbc:	08008e8b 	.word	0x08008e8b
 8008dc0:	08008e8b 	.word	0x08008e8b
 8008dc4:	08008e47 	.word	0x08008e47
 8008dc8:	08008e8b 	.word	0x08008e8b
 8008dcc:	08008e8b 	.word	0x08008e8b
 8008dd0:	08008e8b 	.word	0x08008e8b
 8008dd4:	08008e8b 	.word	0x08008e8b
 8008dd8:	08008e8b 	.word	0x08008e8b
 8008ddc:	08008e8b 	.word	0x08008e8b
 8008de0:	08008e8b 	.word	0x08008e8b
 8008de4:	08008e57 	.word	0x08008e57
 8008de8:	08008e8b 	.word	0x08008e8b
 8008dec:	08008e8b 	.word	0x08008e8b
 8008df0:	08008e8b 	.word	0x08008e8b
 8008df4:	08008e8b 	.word	0x08008e8b
 8008df8:	08008e8b 	.word	0x08008e8b
 8008dfc:	08008e8b 	.word	0x08008e8b
 8008e00:	08008e8b 	.word	0x08008e8b
 8008e04:	08008e8b 	.word	0x08008e8b
 8008e08:	08008e8b 	.word	0x08008e8b
 8008e0c:	08008e8b 	.word	0x08008e8b
 8008e10:	08008e8b 	.word	0x08008e8b
 8008e14:	08008e8b 	.word	0x08008e8b
 8008e18:	08008e8b 	.word	0x08008e8b
 8008e1c:	08008e8b 	.word	0x08008e8b
 8008e20:	08008e8b 	.word	0x08008e8b
 8008e24:	08008e7d 	.word	0x08008e7d
 8008e28:	2b40      	cmp	r3, #64	; 0x40
 8008e2a:	d02a      	beq.n	8008e82 <UART_SetConfig+0x8a6>
 8008e2c:	e02d      	b.n	8008e8a <UART_SetConfig+0x8ae>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8008e2e:	f7fd f82d 	bl	8005e8c <HAL_RCCEx_GetD3PCLK1Freq>
 8008e32:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8008e34:	e02f      	b.n	8008e96 <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008e36:	f107 0314 	add.w	r3, r7, #20
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	f7fd f83c 	bl	8005eb8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008e40:	69bb      	ldr	r3, [r7, #24]
 8008e42:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008e44:	e027      	b.n	8008e96 <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008e46:	f107 0308 	add.w	r3, r7, #8
 8008e4a:	4618      	mov	r0, r3
 8008e4c:	f7fd f988 	bl	8006160 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008e54:	e01f      	b.n	8008e96 <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008e56:	4b21      	ldr	r3, [pc, #132]	; (8008edc <UART_SetConfig+0x900>)
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	f003 0320 	and.w	r3, r3, #32
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d009      	beq.n	8008e76 <UART_SetConfig+0x89a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008e62:	4b1e      	ldr	r3, [pc, #120]	; (8008edc <UART_SetConfig+0x900>)
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	08db      	lsrs	r3, r3, #3
 8008e68:	f003 0303 	and.w	r3, r3, #3
 8008e6c:	4a1d      	ldr	r2, [pc, #116]	; (8008ee4 <UART_SetConfig+0x908>)
 8008e6e:	fa22 f303 	lsr.w	r3, r2, r3
 8008e72:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008e74:	e00f      	b.n	8008e96 <UART_SetConfig+0x8ba>
          pclk = (uint32_t) HSI_VALUE;
 8008e76:	4b1b      	ldr	r3, [pc, #108]	; (8008ee4 <UART_SetConfig+0x908>)
 8008e78:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008e7a:	e00c      	b.n	8008e96 <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008e7c:	4b1a      	ldr	r3, [pc, #104]	; (8008ee8 <UART_SetConfig+0x90c>)
 8008e7e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008e80:	e009      	b.n	8008e96 <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008e82:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008e86:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008e88:	e005      	b.n	8008e96 <UART_SetConfig+0x8ba>
      default:
        pclk = 0U;
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8008e8e:	2301      	movs	r3, #1
 8008e90:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8008e94:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008e96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	f000 81e6 	beq.w	800926a <UART_SetConfig+0xc8e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ea2:	4a12      	ldr	r2, [pc, #72]	; (8008eec <UART_SetConfig+0x910>)
 8008ea4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008ea8:	461a      	mov	r2, r3
 8008eaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008eac:	fbb3 f3f2 	udiv	r3, r3, r2
 8008eb0:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	685a      	ldr	r2, [r3, #4]
 8008eb6:	4613      	mov	r3, r2
 8008eb8:	005b      	lsls	r3, r3, #1
 8008eba:	4413      	add	r3, r2
 8008ebc:	6a3a      	ldr	r2, [r7, #32]
 8008ebe:	429a      	cmp	r2, r3
 8008ec0:	d305      	bcc.n	8008ece <UART_SetConfig+0x8f2>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	685b      	ldr	r3, [r3, #4]
 8008ec6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008ec8:	6a3a      	ldr	r2, [r7, #32]
 8008eca:	429a      	cmp	r2, r3
 8008ecc:	d910      	bls.n	8008ef0 <UART_SetConfig+0x914>
      {
        ret = HAL_ERROR;
 8008ece:	2301      	movs	r3, #1
 8008ed0:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8008ed4:	e1c9      	b.n	800926a <UART_SetConfig+0xc8e>
 8008ed6:	bf00      	nop
 8008ed8:	40011c00 	.word	0x40011c00
 8008edc:	58024400 	.word	0x58024400
 8008ee0:	58000c00 	.word	0x58000c00
 8008ee4:	03d09000 	.word	0x03d09000
 8008ee8:	003d0900 	.word	0x003d0900
 8008eec:	0800c6bc 	.word	0x0800c6bc
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008ef0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ef2:	4618      	mov	r0, r3
 8008ef4:	f04f 0100 	mov.w	r1, #0
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008efc:	4ac1      	ldr	r2, [pc, #772]	; (8009204 <UART_SetConfig+0xc28>)
 8008efe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008f02:	b29a      	uxth	r2, r3
 8008f04:	f04f 0300 	mov.w	r3, #0
 8008f08:	f7f7 f9f2 	bl	80002f0 <__aeabi_uldivmod>
 8008f0c:	4602      	mov	r2, r0
 8008f0e:	460b      	mov	r3, r1
 8008f10:	4610      	mov	r0, r2
 8008f12:	4619      	mov	r1, r3
 8008f14:	f04f 0200 	mov.w	r2, #0
 8008f18:	f04f 0300 	mov.w	r3, #0
 8008f1c:	020b      	lsls	r3, r1, #8
 8008f1e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008f22:	0202      	lsls	r2, r0, #8
 8008f24:	6879      	ldr	r1, [r7, #4]
 8008f26:	6849      	ldr	r1, [r1, #4]
 8008f28:	0849      	lsrs	r1, r1, #1
 8008f2a:	4608      	mov	r0, r1
 8008f2c:	f04f 0100 	mov.w	r1, #0
 8008f30:	1814      	adds	r4, r2, r0
 8008f32:	eb43 0501 	adc.w	r5, r3, r1
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	685b      	ldr	r3, [r3, #4]
 8008f3a:	461a      	mov	r2, r3
 8008f3c:	f04f 0300 	mov.w	r3, #0
 8008f40:	4620      	mov	r0, r4
 8008f42:	4629      	mov	r1, r5
 8008f44:	f7f7 f9d4 	bl	80002f0 <__aeabi_uldivmod>
 8008f48:	4602      	mov	r2, r0
 8008f4a:	460b      	mov	r3, r1
 8008f4c:	4613      	mov	r3, r2
 8008f4e:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008f50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f52:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008f56:	d308      	bcc.n	8008f6a <UART_SetConfig+0x98e>
 8008f58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f5a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008f5e:	d204      	bcs.n	8008f6a <UART_SetConfig+0x98e>
        {
          huart->Instance->BRR = usartdiv;
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008f66:	60da      	str	r2, [r3, #12]
 8008f68:	e17f      	b.n	800926a <UART_SetConfig+0xc8e>
        }
        else
        {
          ret = HAL_ERROR;
 8008f6a:	2301      	movs	r3, #1
 8008f6c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8008f70:	e17b      	b.n	800926a <UART_SetConfig+0xc8e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	69db      	ldr	r3, [r3, #28]
 8008f76:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008f7a:	f040 80bd 	bne.w	80090f8 <UART_SetConfig+0xb1c>
  {
    switch (clocksource)
 8008f7e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8008f82:	2b20      	cmp	r3, #32
 8008f84:	dc48      	bgt.n	8009018 <UART_SetConfig+0xa3c>
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	db7b      	blt.n	8009082 <UART_SetConfig+0xaa6>
 8008f8a:	2b20      	cmp	r3, #32
 8008f8c:	d879      	bhi.n	8009082 <UART_SetConfig+0xaa6>
 8008f8e:	a201      	add	r2, pc, #4	; (adr r2, 8008f94 <UART_SetConfig+0x9b8>)
 8008f90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f94:	0800901f 	.word	0x0800901f
 8008f98:	08009027 	.word	0x08009027
 8008f9c:	08009083 	.word	0x08009083
 8008fa0:	08009083 	.word	0x08009083
 8008fa4:	0800902f 	.word	0x0800902f
 8008fa8:	08009083 	.word	0x08009083
 8008fac:	08009083 	.word	0x08009083
 8008fb0:	08009083 	.word	0x08009083
 8008fb4:	0800903f 	.word	0x0800903f
 8008fb8:	08009083 	.word	0x08009083
 8008fbc:	08009083 	.word	0x08009083
 8008fc0:	08009083 	.word	0x08009083
 8008fc4:	08009083 	.word	0x08009083
 8008fc8:	08009083 	.word	0x08009083
 8008fcc:	08009083 	.word	0x08009083
 8008fd0:	08009083 	.word	0x08009083
 8008fd4:	0800904f 	.word	0x0800904f
 8008fd8:	08009083 	.word	0x08009083
 8008fdc:	08009083 	.word	0x08009083
 8008fe0:	08009083 	.word	0x08009083
 8008fe4:	08009083 	.word	0x08009083
 8008fe8:	08009083 	.word	0x08009083
 8008fec:	08009083 	.word	0x08009083
 8008ff0:	08009083 	.word	0x08009083
 8008ff4:	08009083 	.word	0x08009083
 8008ff8:	08009083 	.word	0x08009083
 8008ffc:	08009083 	.word	0x08009083
 8009000:	08009083 	.word	0x08009083
 8009004:	08009083 	.word	0x08009083
 8009008:	08009083 	.word	0x08009083
 800900c:	08009083 	.word	0x08009083
 8009010:	08009083 	.word	0x08009083
 8009014:	08009075 	.word	0x08009075
 8009018:	2b40      	cmp	r3, #64	; 0x40
 800901a:	d02e      	beq.n	800907a <UART_SetConfig+0xa9e>
 800901c:	e031      	b.n	8009082 <UART_SetConfig+0xaa6>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800901e:	f7fb ffbb 	bl	8004f98 <HAL_RCC_GetPCLK1Freq>
 8009022:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8009024:	e033      	b.n	800908e <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009026:	f7fb ffcd 	bl	8004fc4 <HAL_RCC_GetPCLK2Freq>
 800902a:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800902c:	e02f      	b.n	800908e <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800902e:	f107 0314 	add.w	r3, r7, #20
 8009032:	4618      	mov	r0, r3
 8009034:	f7fc ff40 	bl	8005eb8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009038:	69bb      	ldr	r3, [r7, #24]
 800903a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800903c:	e027      	b.n	800908e <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800903e:	f107 0308 	add.w	r3, r7, #8
 8009042:	4618      	mov	r0, r3
 8009044:	f7fd f88c 	bl	8006160 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800904c:	e01f      	b.n	800908e <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800904e:	4b6e      	ldr	r3, [pc, #440]	; (8009208 <UART_SetConfig+0xc2c>)
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	f003 0320 	and.w	r3, r3, #32
 8009056:	2b00      	cmp	r3, #0
 8009058:	d009      	beq.n	800906e <UART_SetConfig+0xa92>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800905a:	4b6b      	ldr	r3, [pc, #428]	; (8009208 <UART_SetConfig+0xc2c>)
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	08db      	lsrs	r3, r3, #3
 8009060:	f003 0303 	and.w	r3, r3, #3
 8009064:	4a69      	ldr	r2, [pc, #420]	; (800920c <UART_SetConfig+0xc30>)
 8009066:	fa22 f303 	lsr.w	r3, r2, r3
 800906a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800906c:	e00f      	b.n	800908e <UART_SetConfig+0xab2>
          pclk = (uint32_t) HSI_VALUE;
 800906e:	4b67      	ldr	r3, [pc, #412]	; (800920c <UART_SetConfig+0xc30>)
 8009070:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009072:	e00c      	b.n	800908e <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009074:	4b66      	ldr	r3, [pc, #408]	; (8009210 <UART_SetConfig+0xc34>)
 8009076:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009078:	e009      	b.n	800908e <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800907a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800907e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009080:	e005      	b.n	800908e <UART_SetConfig+0xab2>
      default:
        pclk = 0U;
 8009082:	2300      	movs	r3, #0
 8009084:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8009086:	2301      	movs	r3, #1
 8009088:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800908c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800908e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009090:	2b00      	cmp	r3, #0
 8009092:	f000 80ea 	beq.w	800926a <UART_SetConfig+0xc8e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800909a:	4a5a      	ldr	r2, [pc, #360]	; (8009204 <UART_SetConfig+0xc28>)
 800909c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80090a0:	461a      	mov	r2, r3
 80090a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090a4:	fbb3 f3f2 	udiv	r3, r3, r2
 80090a8:	005a      	lsls	r2, r3, #1
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	685b      	ldr	r3, [r3, #4]
 80090ae:	085b      	lsrs	r3, r3, #1
 80090b0:	441a      	add	r2, r3
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	685b      	ldr	r3, [r3, #4]
 80090b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80090ba:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80090bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090be:	2b0f      	cmp	r3, #15
 80090c0:	d916      	bls.n	80090f0 <UART_SetConfig+0xb14>
 80090c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80090c8:	d212      	bcs.n	80090f0 <UART_SetConfig+0xb14>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80090ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090cc:	b29b      	uxth	r3, r3
 80090ce:	f023 030f 	bic.w	r3, r3, #15
 80090d2:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80090d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090d6:	085b      	lsrs	r3, r3, #1
 80090d8:	b29b      	uxth	r3, r3
 80090da:	f003 0307 	and.w	r3, r3, #7
 80090de:	b29a      	uxth	r2, r3
 80090e0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80090e2:	4313      	orrs	r3, r2
 80090e4:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80090ec:	60da      	str	r2, [r3, #12]
 80090ee:	e0bc      	b.n	800926a <UART_SetConfig+0xc8e>
      }
      else
      {
        ret = HAL_ERROR;
 80090f0:	2301      	movs	r3, #1
 80090f2:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 80090f6:	e0b8      	b.n	800926a <UART_SetConfig+0xc8e>
      }
    }
  }
  else
  {
    switch (clocksource)
 80090f8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80090fc:	2b20      	cmp	r3, #32
 80090fe:	dc4b      	bgt.n	8009198 <UART_SetConfig+0xbbc>
 8009100:	2b00      	cmp	r3, #0
 8009102:	f2c0 8087 	blt.w	8009214 <UART_SetConfig+0xc38>
 8009106:	2b20      	cmp	r3, #32
 8009108:	f200 8084 	bhi.w	8009214 <UART_SetConfig+0xc38>
 800910c:	a201      	add	r2, pc, #4	; (adr r2, 8009114 <UART_SetConfig+0xb38>)
 800910e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009112:	bf00      	nop
 8009114:	0800919f 	.word	0x0800919f
 8009118:	080091a7 	.word	0x080091a7
 800911c:	08009215 	.word	0x08009215
 8009120:	08009215 	.word	0x08009215
 8009124:	080091af 	.word	0x080091af
 8009128:	08009215 	.word	0x08009215
 800912c:	08009215 	.word	0x08009215
 8009130:	08009215 	.word	0x08009215
 8009134:	080091bf 	.word	0x080091bf
 8009138:	08009215 	.word	0x08009215
 800913c:	08009215 	.word	0x08009215
 8009140:	08009215 	.word	0x08009215
 8009144:	08009215 	.word	0x08009215
 8009148:	08009215 	.word	0x08009215
 800914c:	08009215 	.word	0x08009215
 8009150:	08009215 	.word	0x08009215
 8009154:	080091cf 	.word	0x080091cf
 8009158:	08009215 	.word	0x08009215
 800915c:	08009215 	.word	0x08009215
 8009160:	08009215 	.word	0x08009215
 8009164:	08009215 	.word	0x08009215
 8009168:	08009215 	.word	0x08009215
 800916c:	08009215 	.word	0x08009215
 8009170:	08009215 	.word	0x08009215
 8009174:	08009215 	.word	0x08009215
 8009178:	08009215 	.word	0x08009215
 800917c:	08009215 	.word	0x08009215
 8009180:	08009215 	.word	0x08009215
 8009184:	08009215 	.word	0x08009215
 8009188:	08009215 	.word	0x08009215
 800918c:	08009215 	.word	0x08009215
 8009190:	08009215 	.word	0x08009215
 8009194:	080091f5 	.word	0x080091f5
 8009198:	2b40      	cmp	r3, #64	; 0x40
 800919a:	d02e      	beq.n	80091fa <UART_SetConfig+0xc1e>
 800919c:	e03a      	b.n	8009214 <UART_SetConfig+0xc38>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800919e:	f7fb fefb 	bl	8004f98 <HAL_RCC_GetPCLK1Freq>
 80091a2:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80091a4:	e03c      	b.n	8009220 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80091a6:	f7fb ff0d 	bl	8004fc4 <HAL_RCC_GetPCLK2Freq>
 80091aa:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80091ac:	e038      	b.n	8009220 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80091ae:	f107 0314 	add.w	r3, r7, #20
 80091b2:	4618      	mov	r0, r3
 80091b4:	f7fc fe80 	bl	8005eb8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80091b8:	69bb      	ldr	r3, [r7, #24]
 80091ba:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80091bc:	e030      	b.n	8009220 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80091be:	f107 0308 	add.w	r3, r7, #8
 80091c2:	4618      	mov	r0, r3
 80091c4:	f7fc ffcc 	bl	8006160 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80091cc:	e028      	b.n	8009220 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80091ce:	4b0e      	ldr	r3, [pc, #56]	; (8009208 <UART_SetConfig+0xc2c>)
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	f003 0320 	and.w	r3, r3, #32
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d009      	beq.n	80091ee <UART_SetConfig+0xc12>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80091da:	4b0b      	ldr	r3, [pc, #44]	; (8009208 <UART_SetConfig+0xc2c>)
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	08db      	lsrs	r3, r3, #3
 80091e0:	f003 0303 	and.w	r3, r3, #3
 80091e4:	4a09      	ldr	r2, [pc, #36]	; (800920c <UART_SetConfig+0xc30>)
 80091e6:	fa22 f303 	lsr.w	r3, r2, r3
 80091ea:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80091ec:	e018      	b.n	8009220 <UART_SetConfig+0xc44>
          pclk = (uint32_t) HSI_VALUE;
 80091ee:	4b07      	ldr	r3, [pc, #28]	; (800920c <UART_SetConfig+0xc30>)
 80091f0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80091f2:	e015      	b.n	8009220 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80091f4:	4b06      	ldr	r3, [pc, #24]	; (8009210 <UART_SetConfig+0xc34>)
 80091f6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80091f8:	e012      	b.n	8009220 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80091fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80091fe:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009200:	e00e      	b.n	8009220 <UART_SetConfig+0xc44>
 8009202:	bf00      	nop
 8009204:	0800c6bc 	.word	0x0800c6bc
 8009208:	58024400 	.word	0x58024400
 800920c:	03d09000 	.word	0x03d09000
 8009210:	003d0900 	.word	0x003d0900
      default:
        pclk = 0U;
 8009214:	2300      	movs	r3, #0
 8009216:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8009218:	2301      	movs	r3, #1
 800921a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800921e:	bf00      	nop
    }

    if (pclk != 0U)
 8009220:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009222:	2b00      	cmp	r3, #0
 8009224:	d021      	beq.n	800926a <UART_SetConfig+0xc8e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800922a:	4a1a      	ldr	r2, [pc, #104]	; (8009294 <UART_SetConfig+0xcb8>)
 800922c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009230:	461a      	mov	r2, r3
 8009232:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009234:	fbb3 f2f2 	udiv	r2, r3, r2
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	685b      	ldr	r3, [r3, #4]
 800923c:	085b      	lsrs	r3, r3, #1
 800923e:	441a      	add	r2, r3
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	685b      	ldr	r3, [r3, #4]
 8009244:	fbb2 f3f3 	udiv	r3, r2, r3
 8009248:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800924a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800924c:	2b0f      	cmp	r3, #15
 800924e:	d909      	bls.n	8009264 <UART_SetConfig+0xc88>
 8009250:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009252:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009256:	d205      	bcs.n	8009264 <UART_SetConfig+0xc88>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009258:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800925a:	b29a      	uxth	r2, r3
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	60da      	str	r2, [r3, #12]
 8009262:	e002      	b.n	800926a <UART_SetConfig+0xc8e>
      }
      else
      {
        ret = HAL_ERROR;
 8009264:	2301      	movs	r3, #1
 8009266:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	2201      	movs	r2, #1
 800926e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	2201      	movs	r2, #1
 8009276:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	2200      	movs	r2, #0
 800927e:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	2200      	movs	r2, #0
 8009284:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8009286:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 800928a:	4618      	mov	r0, r3
 800928c:	3738      	adds	r7, #56	; 0x38
 800928e:	46bd      	mov	sp, r7
 8009290:	bdb0      	pop	{r4, r5, r7, pc}
 8009292:	bf00      	nop
 8009294:	0800c6bc 	.word	0x0800c6bc

08009298 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009298:	b480      	push	{r7}
 800929a:	b083      	sub	sp, #12
 800929c:	af00      	add	r7, sp, #0
 800929e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092a4:	f003 0301 	and.w	r3, r3, #1
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d00a      	beq.n	80092c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	685b      	ldr	r3, [r3, #4]
 80092b2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	430a      	orrs	r2, r1
 80092c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092c6:	f003 0302 	and.w	r3, r3, #2
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d00a      	beq.n	80092e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	685b      	ldr	r3, [r3, #4]
 80092d4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	430a      	orrs	r2, r1
 80092e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092e8:	f003 0304 	and.w	r3, r3, #4
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d00a      	beq.n	8009306 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	685b      	ldr	r3, [r3, #4]
 80092f6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	430a      	orrs	r2, r1
 8009304:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800930a:	f003 0308 	and.w	r3, r3, #8
 800930e:	2b00      	cmp	r3, #0
 8009310:	d00a      	beq.n	8009328 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	685b      	ldr	r3, [r3, #4]
 8009318:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	430a      	orrs	r2, r1
 8009326:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800932c:	f003 0310 	and.w	r3, r3, #16
 8009330:	2b00      	cmp	r3, #0
 8009332:	d00a      	beq.n	800934a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	689b      	ldr	r3, [r3, #8]
 800933a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	430a      	orrs	r2, r1
 8009348:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800934e:	f003 0320 	and.w	r3, r3, #32
 8009352:	2b00      	cmp	r3, #0
 8009354:	d00a      	beq.n	800936c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	689b      	ldr	r3, [r3, #8]
 800935c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	430a      	orrs	r2, r1
 800936a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009370:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009374:	2b00      	cmp	r3, #0
 8009376:	d01a      	beq.n	80093ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	685b      	ldr	r3, [r3, #4]
 800937e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	430a      	orrs	r2, r1
 800938c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009392:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009396:	d10a      	bne.n	80093ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	685b      	ldr	r3, [r3, #4]
 800939e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	430a      	orrs	r2, r1
 80093ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80093b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d00a      	beq.n	80093d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	685b      	ldr	r3, [r3, #4]
 80093c0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	430a      	orrs	r2, r1
 80093ce:	605a      	str	r2, [r3, #4]
  }
}
 80093d0:	bf00      	nop
 80093d2:	370c      	adds	r7, #12
 80093d4:	46bd      	mov	sp, r7
 80093d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093da:	4770      	bx	lr

080093dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80093dc:	b580      	push	{r7, lr}
 80093de:	b086      	sub	sp, #24
 80093e0:	af02      	add	r7, sp, #8
 80093e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	2200      	movs	r2, #0
 80093e8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80093ec:	f7f8 fc56 	bl	8001c9c <HAL_GetTick>
 80093f0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	f003 0308 	and.w	r3, r3, #8
 80093fc:	2b08      	cmp	r3, #8
 80093fe:	d10e      	bne.n	800941e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009400:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009404:	9300      	str	r3, [sp, #0]
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	2200      	movs	r2, #0
 800940a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800940e:	6878      	ldr	r0, [r7, #4]
 8009410:	f000 f82f 	bl	8009472 <UART_WaitOnFlagUntilTimeout>
 8009414:	4603      	mov	r3, r0
 8009416:	2b00      	cmp	r3, #0
 8009418:	d001      	beq.n	800941e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800941a:	2303      	movs	r3, #3
 800941c:	e025      	b.n	800946a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	f003 0304 	and.w	r3, r3, #4
 8009428:	2b04      	cmp	r3, #4
 800942a:	d10e      	bne.n	800944a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800942c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009430:	9300      	str	r3, [sp, #0]
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	2200      	movs	r2, #0
 8009436:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800943a:	6878      	ldr	r0, [r7, #4]
 800943c:	f000 f819 	bl	8009472 <UART_WaitOnFlagUntilTimeout>
 8009440:	4603      	mov	r3, r0
 8009442:	2b00      	cmp	r3, #0
 8009444:	d001      	beq.n	800944a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009446:	2303      	movs	r3, #3
 8009448:	e00f      	b.n	800946a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	2220      	movs	r2, #32
 800944e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	2220      	movs	r2, #32
 8009456:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	2200      	movs	r2, #0
 800945e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	2200      	movs	r2, #0
 8009464:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009468:	2300      	movs	r3, #0
}
 800946a:	4618      	mov	r0, r3
 800946c:	3710      	adds	r7, #16
 800946e:	46bd      	mov	sp, r7
 8009470:	bd80      	pop	{r7, pc}

08009472 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009472:	b580      	push	{r7, lr}
 8009474:	b09c      	sub	sp, #112	; 0x70
 8009476:	af00      	add	r7, sp, #0
 8009478:	60f8      	str	r0, [r7, #12]
 800947a:	60b9      	str	r1, [r7, #8]
 800947c:	603b      	str	r3, [r7, #0]
 800947e:	4613      	mov	r3, r2
 8009480:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009482:	e0a9      	b.n	80095d8 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009484:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009486:	f1b3 3fff 	cmp.w	r3, #4294967295
 800948a:	f000 80a5 	beq.w	80095d8 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800948e:	f7f8 fc05 	bl	8001c9c <HAL_GetTick>
 8009492:	4602      	mov	r2, r0
 8009494:	683b      	ldr	r3, [r7, #0]
 8009496:	1ad3      	subs	r3, r2, r3
 8009498:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800949a:	429a      	cmp	r2, r3
 800949c:	d302      	bcc.n	80094a4 <UART_WaitOnFlagUntilTimeout+0x32>
 800949e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d140      	bne.n	8009526 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80094ac:	e853 3f00 	ldrex	r3, [r3]
 80094b0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80094b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80094b4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80094b8:	667b      	str	r3, [r7, #100]	; 0x64
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	461a      	mov	r2, r3
 80094c0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80094c2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80094c4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094c6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80094c8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80094ca:	e841 2300 	strex	r3, r2, [r1]
 80094ce:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80094d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d1e6      	bne.n	80094a4 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	3308      	adds	r3, #8
 80094dc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80094e0:	e853 3f00 	ldrex	r3, [r3]
 80094e4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80094e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094e8:	f023 0301 	bic.w	r3, r3, #1
 80094ec:	663b      	str	r3, [r7, #96]	; 0x60
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	3308      	adds	r3, #8
 80094f4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80094f6:	64ba      	str	r2, [r7, #72]	; 0x48
 80094f8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094fa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80094fc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80094fe:	e841 2300 	strex	r3, r2, [r1]
 8009502:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8009504:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009506:	2b00      	cmp	r3, #0
 8009508:	d1e5      	bne.n	80094d6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	2220      	movs	r2, #32
 800950e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	2220      	movs	r2, #32
 8009516:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	2200      	movs	r2, #0
 800951e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8009522:	2303      	movs	r3, #3
 8009524:	e069      	b.n	80095fa <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	f003 0304 	and.w	r3, r3, #4
 8009530:	2b00      	cmp	r3, #0
 8009532:	d051      	beq.n	80095d8 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	69db      	ldr	r3, [r3, #28]
 800953a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800953e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009542:	d149      	bne.n	80095d8 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800954c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009554:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009556:	e853 3f00 	ldrex	r3, [r3]
 800955a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800955c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800955e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009562:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	461a      	mov	r2, r3
 800956a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800956c:	637b      	str	r3, [r7, #52]	; 0x34
 800956e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009570:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009572:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009574:	e841 2300 	strex	r3, r2, [r1]
 8009578:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800957a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800957c:	2b00      	cmp	r3, #0
 800957e:	d1e6      	bne.n	800954e <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	3308      	adds	r3, #8
 8009586:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009588:	697b      	ldr	r3, [r7, #20]
 800958a:	e853 3f00 	ldrex	r3, [r3]
 800958e:	613b      	str	r3, [r7, #16]
   return(result);
 8009590:	693b      	ldr	r3, [r7, #16]
 8009592:	f023 0301 	bic.w	r3, r3, #1
 8009596:	66bb      	str	r3, [r7, #104]	; 0x68
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	3308      	adds	r3, #8
 800959e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80095a0:	623a      	str	r2, [r7, #32]
 80095a2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095a4:	69f9      	ldr	r1, [r7, #28]
 80095a6:	6a3a      	ldr	r2, [r7, #32]
 80095a8:	e841 2300 	strex	r3, r2, [r1]
 80095ac:	61bb      	str	r3, [r7, #24]
   return(result);
 80095ae:	69bb      	ldr	r3, [r7, #24]
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d1e5      	bne.n	8009580 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	2220      	movs	r2, #32
 80095b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	2220      	movs	r2, #32
 80095c0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	2220      	movs	r2, #32
 80095c8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	2200      	movs	r2, #0
 80095d0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80095d4:	2303      	movs	r3, #3
 80095d6:	e010      	b.n	80095fa <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	69da      	ldr	r2, [r3, #28]
 80095de:	68bb      	ldr	r3, [r7, #8]
 80095e0:	4013      	ands	r3, r2
 80095e2:	68ba      	ldr	r2, [r7, #8]
 80095e4:	429a      	cmp	r2, r3
 80095e6:	bf0c      	ite	eq
 80095e8:	2301      	moveq	r3, #1
 80095ea:	2300      	movne	r3, #0
 80095ec:	b2db      	uxtb	r3, r3
 80095ee:	461a      	mov	r2, r3
 80095f0:	79fb      	ldrb	r3, [r7, #7]
 80095f2:	429a      	cmp	r2, r3
 80095f4:	f43f af46 	beq.w	8009484 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80095f8:	2300      	movs	r3, #0
}
 80095fa:	4618      	mov	r0, r3
 80095fc:	3770      	adds	r7, #112	; 0x70
 80095fe:	46bd      	mov	sp, r7
 8009600:	bd80      	pop	{r7, pc}

08009602 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009602:	b480      	push	{r7}
 8009604:	b085      	sub	sp, #20
 8009606:	af00      	add	r7, sp, #0
 8009608:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009610:	2b01      	cmp	r3, #1
 8009612:	d101      	bne.n	8009618 <HAL_UARTEx_DisableFifoMode+0x16>
 8009614:	2302      	movs	r3, #2
 8009616:	e027      	b.n	8009668 <HAL_UARTEx_DisableFifoMode+0x66>
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	2201      	movs	r2, #1
 800961c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	2224      	movs	r2, #36	; 0x24
 8009624:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	681a      	ldr	r2, [r3, #0]
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	f022 0201 	bic.w	r2, r2, #1
 800963e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8009646:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	2200      	movs	r2, #0
 800964c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	68fa      	ldr	r2, [r7, #12]
 8009654:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	2220      	movs	r2, #32
 800965a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	2200      	movs	r2, #0
 8009662:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009666:	2300      	movs	r3, #0
}
 8009668:	4618      	mov	r0, r3
 800966a:	3714      	adds	r7, #20
 800966c:	46bd      	mov	sp, r7
 800966e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009672:	4770      	bx	lr

08009674 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009674:	b580      	push	{r7, lr}
 8009676:	b084      	sub	sp, #16
 8009678:	af00      	add	r7, sp, #0
 800967a:	6078      	str	r0, [r7, #4]
 800967c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009684:	2b01      	cmp	r3, #1
 8009686:	d101      	bne.n	800968c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009688:	2302      	movs	r3, #2
 800968a:	e02d      	b.n	80096e8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	2201      	movs	r2, #1
 8009690:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	2224      	movs	r2, #36	; 0x24
 8009698:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	681a      	ldr	r2, [r3, #0]
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	f022 0201 	bic.w	r2, r2, #1
 80096b2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	689b      	ldr	r3, [r3, #8]
 80096ba:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	683a      	ldr	r2, [r7, #0]
 80096c4:	430a      	orrs	r2, r1
 80096c6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80096c8:	6878      	ldr	r0, [r7, #4]
 80096ca:	f000 f84f 	bl	800976c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	68fa      	ldr	r2, [r7, #12]
 80096d4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	2220      	movs	r2, #32
 80096da:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	2200      	movs	r2, #0
 80096e2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80096e6:	2300      	movs	r3, #0
}
 80096e8:	4618      	mov	r0, r3
 80096ea:	3710      	adds	r7, #16
 80096ec:	46bd      	mov	sp, r7
 80096ee:	bd80      	pop	{r7, pc}

080096f0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80096f0:	b580      	push	{r7, lr}
 80096f2:	b084      	sub	sp, #16
 80096f4:	af00      	add	r7, sp, #0
 80096f6:	6078      	str	r0, [r7, #4]
 80096f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009700:	2b01      	cmp	r3, #1
 8009702:	d101      	bne.n	8009708 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009704:	2302      	movs	r3, #2
 8009706:	e02d      	b.n	8009764 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	2201      	movs	r2, #1
 800970c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	2224      	movs	r2, #36	; 0x24
 8009714:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	681a      	ldr	r2, [r3, #0]
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	f022 0201 	bic.w	r2, r2, #1
 800972e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	689b      	ldr	r3, [r3, #8]
 8009736:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	683a      	ldr	r2, [r7, #0]
 8009740:	430a      	orrs	r2, r1
 8009742:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009744:	6878      	ldr	r0, [r7, #4]
 8009746:	f000 f811 	bl	800976c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	68fa      	ldr	r2, [r7, #12]
 8009750:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	2220      	movs	r2, #32
 8009756:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	2200      	movs	r2, #0
 800975e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009762:	2300      	movs	r3, #0
}
 8009764:	4618      	mov	r0, r3
 8009766:	3710      	adds	r7, #16
 8009768:	46bd      	mov	sp, r7
 800976a:	bd80      	pop	{r7, pc}

0800976c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800976c:	b480      	push	{r7}
 800976e:	b085      	sub	sp, #20
 8009770:	af00      	add	r7, sp, #0
 8009772:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009778:	2b00      	cmp	r3, #0
 800977a:	d108      	bne.n	800978e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	2201      	movs	r2, #1
 8009780:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	2201      	movs	r2, #1
 8009788:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800978c:	e031      	b.n	80097f2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800978e:	2310      	movs	r3, #16
 8009790:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009792:	2310      	movs	r3, #16
 8009794:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	689b      	ldr	r3, [r3, #8]
 800979c:	0e5b      	lsrs	r3, r3, #25
 800979e:	b2db      	uxtb	r3, r3
 80097a0:	f003 0307 	and.w	r3, r3, #7
 80097a4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	689b      	ldr	r3, [r3, #8]
 80097ac:	0f5b      	lsrs	r3, r3, #29
 80097ae:	b2db      	uxtb	r3, r3
 80097b0:	f003 0307 	and.w	r3, r3, #7
 80097b4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80097b6:	7bbb      	ldrb	r3, [r7, #14]
 80097b8:	7b3a      	ldrb	r2, [r7, #12]
 80097ba:	4911      	ldr	r1, [pc, #68]	; (8009800 <UARTEx_SetNbDataToProcess+0x94>)
 80097bc:	5c8a      	ldrb	r2, [r1, r2]
 80097be:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80097c2:	7b3a      	ldrb	r2, [r7, #12]
 80097c4:	490f      	ldr	r1, [pc, #60]	; (8009804 <UARTEx_SetNbDataToProcess+0x98>)
 80097c6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80097c8:	fb93 f3f2 	sdiv	r3, r3, r2
 80097cc:	b29a      	uxth	r2, r3
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80097d4:	7bfb      	ldrb	r3, [r7, #15]
 80097d6:	7b7a      	ldrb	r2, [r7, #13]
 80097d8:	4909      	ldr	r1, [pc, #36]	; (8009800 <UARTEx_SetNbDataToProcess+0x94>)
 80097da:	5c8a      	ldrb	r2, [r1, r2]
 80097dc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80097e0:	7b7a      	ldrb	r2, [r7, #13]
 80097e2:	4908      	ldr	r1, [pc, #32]	; (8009804 <UARTEx_SetNbDataToProcess+0x98>)
 80097e4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80097e6:	fb93 f3f2 	sdiv	r3, r3, r2
 80097ea:	b29a      	uxth	r2, r3
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80097f2:	bf00      	nop
 80097f4:	3714      	adds	r7, #20
 80097f6:	46bd      	mov	sp, r7
 80097f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097fc:	4770      	bx	lr
 80097fe:	bf00      	nop
 8009800:	0800c6d4 	.word	0x0800c6d4
 8009804:	0800c6dc 	.word	0x0800c6dc

08009808 <__NVIC_SetPriority>:
{
 8009808:	b480      	push	{r7}
 800980a:	b083      	sub	sp, #12
 800980c:	af00      	add	r7, sp, #0
 800980e:	4603      	mov	r3, r0
 8009810:	6039      	str	r1, [r7, #0]
 8009812:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8009814:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009818:	2b00      	cmp	r3, #0
 800981a:	db0a      	blt.n	8009832 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800981c:	683b      	ldr	r3, [r7, #0]
 800981e:	b2da      	uxtb	r2, r3
 8009820:	490c      	ldr	r1, [pc, #48]	; (8009854 <__NVIC_SetPriority+0x4c>)
 8009822:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009826:	0112      	lsls	r2, r2, #4
 8009828:	b2d2      	uxtb	r2, r2
 800982a:	440b      	add	r3, r1
 800982c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8009830:	e00a      	b.n	8009848 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009832:	683b      	ldr	r3, [r7, #0]
 8009834:	b2da      	uxtb	r2, r3
 8009836:	4908      	ldr	r1, [pc, #32]	; (8009858 <__NVIC_SetPriority+0x50>)
 8009838:	88fb      	ldrh	r3, [r7, #6]
 800983a:	f003 030f 	and.w	r3, r3, #15
 800983e:	3b04      	subs	r3, #4
 8009840:	0112      	lsls	r2, r2, #4
 8009842:	b2d2      	uxtb	r2, r2
 8009844:	440b      	add	r3, r1
 8009846:	761a      	strb	r2, [r3, #24]
}
 8009848:	bf00      	nop
 800984a:	370c      	adds	r7, #12
 800984c:	46bd      	mov	sp, r7
 800984e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009852:	4770      	bx	lr
 8009854:	e000e100 	.word	0xe000e100
 8009858:	e000ed00 	.word	0xe000ed00

0800985c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800985c:	b580      	push	{r7, lr}
 800985e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8009860:	4b05      	ldr	r3, [pc, #20]	; (8009878 <SysTick_Handler+0x1c>)
 8009862:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8009864:	f001 fd28 	bl	800b2b8 <xTaskGetSchedulerState>
 8009868:	4603      	mov	r3, r0
 800986a:	2b01      	cmp	r3, #1
 800986c:	d001      	beq.n	8009872 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800986e:	f002 fb13 	bl	800be98 <xPortSysTickHandler>
  }
}
 8009872:	bf00      	nop
 8009874:	bd80      	pop	{r7, pc}
 8009876:	bf00      	nop
 8009878:	e000e010 	.word	0xe000e010

0800987c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800987c:	b580      	push	{r7, lr}
 800987e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8009880:	2100      	movs	r1, #0
 8009882:	f06f 0004 	mvn.w	r0, #4
 8009886:	f7ff ffbf 	bl	8009808 <__NVIC_SetPriority>
#endif
}
 800988a:	bf00      	nop
 800988c:	bd80      	pop	{r7, pc}
	...

08009890 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009890:	b480      	push	{r7}
 8009892:	b083      	sub	sp, #12
 8009894:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009896:	f3ef 8305 	mrs	r3, IPSR
 800989a:	603b      	str	r3, [r7, #0]
  return(result);
 800989c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d003      	beq.n	80098aa <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80098a2:	f06f 0305 	mvn.w	r3, #5
 80098a6:	607b      	str	r3, [r7, #4]
 80098a8:	e00c      	b.n	80098c4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80098aa:	4b0a      	ldr	r3, [pc, #40]	; (80098d4 <osKernelInitialize+0x44>)
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d105      	bne.n	80098be <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80098b2:	4b08      	ldr	r3, [pc, #32]	; (80098d4 <osKernelInitialize+0x44>)
 80098b4:	2201      	movs	r2, #1
 80098b6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80098b8:	2300      	movs	r3, #0
 80098ba:	607b      	str	r3, [r7, #4]
 80098bc:	e002      	b.n	80098c4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80098be:	f04f 33ff 	mov.w	r3, #4294967295
 80098c2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80098c4:	687b      	ldr	r3, [r7, #4]
}
 80098c6:	4618      	mov	r0, r3
 80098c8:	370c      	adds	r7, #12
 80098ca:	46bd      	mov	sp, r7
 80098cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d0:	4770      	bx	lr
 80098d2:	bf00      	nop
 80098d4:	240000a4 	.word	0x240000a4

080098d8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80098d8:	b580      	push	{r7, lr}
 80098da:	b082      	sub	sp, #8
 80098dc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80098de:	f3ef 8305 	mrs	r3, IPSR
 80098e2:	603b      	str	r3, [r7, #0]
  return(result);
 80098e4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d003      	beq.n	80098f2 <osKernelStart+0x1a>
    stat = osErrorISR;
 80098ea:	f06f 0305 	mvn.w	r3, #5
 80098ee:	607b      	str	r3, [r7, #4]
 80098f0:	e010      	b.n	8009914 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80098f2:	4b0b      	ldr	r3, [pc, #44]	; (8009920 <osKernelStart+0x48>)
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	2b01      	cmp	r3, #1
 80098f8:	d109      	bne.n	800990e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80098fa:	f7ff ffbf 	bl	800987c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80098fe:	4b08      	ldr	r3, [pc, #32]	; (8009920 <osKernelStart+0x48>)
 8009900:	2202      	movs	r2, #2
 8009902:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8009904:	f001 f87c 	bl	800aa00 <vTaskStartScheduler>
      stat = osOK;
 8009908:	2300      	movs	r3, #0
 800990a:	607b      	str	r3, [r7, #4]
 800990c:	e002      	b.n	8009914 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800990e:	f04f 33ff 	mov.w	r3, #4294967295
 8009912:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009914:	687b      	ldr	r3, [r7, #4]
}
 8009916:	4618      	mov	r0, r3
 8009918:	3708      	adds	r7, #8
 800991a:	46bd      	mov	sp, r7
 800991c:	bd80      	pop	{r7, pc}
 800991e:	bf00      	nop
 8009920:	240000a4 	.word	0x240000a4

08009924 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8009924:	b580      	push	{r7, lr}
 8009926:	b08e      	sub	sp, #56	; 0x38
 8009928:	af04      	add	r7, sp, #16
 800992a:	60f8      	str	r0, [r7, #12]
 800992c:	60b9      	str	r1, [r7, #8]
 800992e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8009930:	2300      	movs	r3, #0
 8009932:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009934:	f3ef 8305 	mrs	r3, IPSR
 8009938:	617b      	str	r3, [r7, #20]
  return(result);
 800993a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800993c:	2b00      	cmp	r3, #0
 800993e:	d17e      	bne.n	8009a3e <osThreadNew+0x11a>
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	2b00      	cmp	r3, #0
 8009944:	d07b      	beq.n	8009a3e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8009946:	2380      	movs	r3, #128	; 0x80
 8009948:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800994a:	2318      	movs	r3, #24
 800994c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800994e:	2300      	movs	r3, #0
 8009950:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8009952:	f04f 33ff 	mov.w	r3, #4294967295
 8009956:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	2b00      	cmp	r3, #0
 800995c:	d045      	beq.n	80099ea <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	2b00      	cmp	r3, #0
 8009964:	d002      	beq.n	800996c <osThreadNew+0x48>
        name = attr->name;
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	699b      	ldr	r3, [r3, #24]
 8009970:	2b00      	cmp	r3, #0
 8009972:	d002      	beq.n	800997a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	699b      	ldr	r3, [r3, #24]
 8009978:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800997a:	69fb      	ldr	r3, [r7, #28]
 800997c:	2b00      	cmp	r3, #0
 800997e:	d008      	beq.n	8009992 <osThreadNew+0x6e>
 8009980:	69fb      	ldr	r3, [r7, #28]
 8009982:	2b38      	cmp	r3, #56	; 0x38
 8009984:	d805      	bhi.n	8009992 <osThreadNew+0x6e>
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	685b      	ldr	r3, [r3, #4]
 800998a:	f003 0301 	and.w	r3, r3, #1
 800998e:	2b00      	cmp	r3, #0
 8009990:	d001      	beq.n	8009996 <osThreadNew+0x72>
        return (NULL);
 8009992:	2300      	movs	r3, #0
 8009994:	e054      	b.n	8009a40 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	695b      	ldr	r3, [r3, #20]
 800999a:	2b00      	cmp	r3, #0
 800999c:	d003      	beq.n	80099a6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	695b      	ldr	r3, [r3, #20]
 80099a2:	089b      	lsrs	r3, r3, #2
 80099a4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	689b      	ldr	r3, [r3, #8]
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d00e      	beq.n	80099cc <osThreadNew+0xa8>
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	68db      	ldr	r3, [r3, #12]
 80099b2:	2bbb      	cmp	r3, #187	; 0xbb
 80099b4:	d90a      	bls.n	80099cc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d006      	beq.n	80099cc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	695b      	ldr	r3, [r3, #20]
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d002      	beq.n	80099cc <osThreadNew+0xa8>
        mem = 1;
 80099c6:	2301      	movs	r3, #1
 80099c8:	61bb      	str	r3, [r7, #24]
 80099ca:	e010      	b.n	80099ee <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	689b      	ldr	r3, [r3, #8]
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d10c      	bne.n	80099ee <osThreadNew+0xca>
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	68db      	ldr	r3, [r3, #12]
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d108      	bne.n	80099ee <osThreadNew+0xca>
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	691b      	ldr	r3, [r3, #16]
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d104      	bne.n	80099ee <osThreadNew+0xca>
          mem = 0;
 80099e4:	2300      	movs	r3, #0
 80099e6:	61bb      	str	r3, [r7, #24]
 80099e8:	e001      	b.n	80099ee <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80099ea:	2300      	movs	r3, #0
 80099ec:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80099ee:	69bb      	ldr	r3, [r7, #24]
 80099f0:	2b01      	cmp	r3, #1
 80099f2:	d110      	bne.n	8009a16 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80099f8:	687a      	ldr	r2, [r7, #4]
 80099fa:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80099fc:	9202      	str	r2, [sp, #8]
 80099fe:	9301      	str	r3, [sp, #4]
 8009a00:	69fb      	ldr	r3, [r7, #28]
 8009a02:	9300      	str	r3, [sp, #0]
 8009a04:	68bb      	ldr	r3, [r7, #8]
 8009a06:	6a3a      	ldr	r2, [r7, #32]
 8009a08:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009a0a:	68f8      	ldr	r0, [r7, #12]
 8009a0c:	f000 fe0c 	bl	800a628 <xTaskCreateStatic>
 8009a10:	4603      	mov	r3, r0
 8009a12:	613b      	str	r3, [r7, #16]
 8009a14:	e013      	b.n	8009a3e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8009a16:	69bb      	ldr	r3, [r7, #24]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d110      	bne.n	8009a3e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009a1c:	6a3b      	ldr	r3, [r7, #32]
 8009a1e:	b29a      	uxth	r2, r3
 8009a20:	f107 0310 	add.w	r3, r7, #16
 8009a24:	9301      	str	r3, [sp, #4]
 8009a26:	69fb      	ldr	r3, [r7, #28]
 8009a28:	9300      	str	r3, [sp, #0]
 8009a2a:	68bb      	ldr	r3, [r7, #8]
 8009a2c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009a2e:	68f8      	ldr	r0, [r7, #12]
 8009a30:	f000 fe57 	bl	800a6e2 <xTaskCreate>
 8009a34:	4603      	mov	r3, r0
 8009a36:	2b01      	cmp	r3, #1
 8009a38:	d001      	beq.n	8009a3e <osThreadNew+0x11a>
            hTask = NULL;
 8009a3a:	2300      	movs	r3, #0
 8009a3c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009a3e:	693b      	ldr	r3, [r7, #16]
}
 8009a40:	4618      	mov	r0, r3
 8009a42:	3728      	adds	r7, #40	; 0x28
 8009a44:	46bd      	mov	sp, r7
 8009a46:	bd80      	pop	{r7, pc}

08009a48 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8009a48:	b580      	push	{r7, lr}
 8009a4a:	b084      	sub	sp, #16
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009a50:	f3ef 8305 	mrs	r3, IPSR
 8009a54:	60bb      	str	r3, [r7, #8]
  return(result);
 8009a56:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d003      	beq.n	8009a64 <osDelay+0x1c>
    stat = osErrorISR;
 8009a5c:	f06f 0305 	mvn.w	r3, #5
 8009a60:	60fb      	str	r3, [r7, #12]
 8009a62:	e007      	b.n	8009a74 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8009a64:	2300      	movs	r3, #0
 8009a66:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d002      	beq.n	8009a74 <osDelay+0x2c>
      vTaskDelay(ticks);
 8009a6e:	6878      	ldr	r0, [r7, #4]
 8009a70:	f000 ff92 	bl	800a998 <vTaskDelay>
    }
  }

  return (stat);
 8009a74:	68fb      	ldr	r3, [r7, #12]
}
 8009a76:	4618      	mov	r0, r3
 8009a78:	3710      	adds	r7, #16
 8009a7a:	46bd      	mov	sp, r7
 8009a7c:	bd80      	pop	{r7, pc}
	...

08009a80 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009a80:	b480      	push	{r7}
 8009a82:	b085      	sub	sp, #20
 8009a84:	af00      	add	r7, sp, #0
 8009a86:	60f8      	str	r0, [r7, #12]
 8009a88:	60b9      	str	r1, [r7, #8]
 8009a8a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	4a07      	ldr	r2, [pc, #28]	; (8009aac <vApplicationGetIdleTaskMemory+0x2c>)
 8009a90:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009a92:	68bb      	ldr	r3, [r7, #8]
 8009a94:	4a06      	ldr	r2, [pc, #24]	; (8009ab0 <vApplicationGetIdleTaskMemory+0x30>)
 8009a96:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	2280      	movs	r2, #128	; 0x80
 8009a9c:	601a      	str	r2, [r3, #0]
}
 8009a9e:	bf00      	nop
 8009aa0:	3714      	adds	r7, #20
 8009aa2:	46bd      	mov	sp, r7
 8009aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa8:	4770      	bx	lr
 8009aaa:	bf00      	nop
 8009aac:	240000a8 	.word	0x240000a8
 8009ab0:	24000164 	.word	0x24000164

08009ab4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8009ab4:	b480      	push	{r7}
 8009ab6:	b085      	sub	sp, #20
 8009ab8:	af00      	add	r7, sp, #0
 8009aba:	60f8      	str	r0, [r7, #12]
 8009abc:	60b9      	str	r1, [r7, #8]
 8009abe:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	4a07      	ldr	r2, [pc, #28]	; (8009ae0 <vApplicationGetTimerTaskMemory+0x2c>)
 8009ac4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8009ac6:	68bb      	ldr	r3, [r7, #8]
 8009ac8:	4a06      	ldr	r2, [pc, #24]	; (8009ae4 <vApplicationGetTimerTaskMemory+0x30>)
 8009aca:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009ad2:	601a      	str	r2, [r3, #0]
}
 8009ad4:	bf00      	nop
 8009ad6:	3714      	adds	r7, #20
 8009ad8:	46bd      	mov	sp, r7
 8009ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ade:	4770      	bx	lr
 8009ae0:	24000364 	.word	0x24000364
 8009ae4:	24000420 	.word	0x24000420

08009ae8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009ae8:	b480      	push	{r7}
 8009aea:	b083      	sub	sp, #12
 8009aec:	af00      	add	r7, sp, #0
 8009aee:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	f103 0208 	add.w	r2, r3, #8
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	f04f 32ff 	mov.w	r2, #4294967295
 8009b00:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	f103 0208 	add.w	r2, r3, #8
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	f103 0208 	add.w	r2, r3, #8
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	2200      	movs	r2, #0
 8009b1a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009b1c:	bf00      	nop
 8009b1e:	370c      	adds	r7, #12
 8009b20:	46bd      	mov	sp, r7
 8009b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b26:	4770      	bx	lr

08009b28 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009b28:	b480      	push	{r7}
 8009b2a:	b083      	sub	sp, #12
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	2200      	movs	r2, #0
 8009b34:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009b36:	bf00      	nop
 8009b38:	370c      	adds	r7, #12
 8009b3a:	46bd      	mov	sp, r7
 8009b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b40:	4770      	bx	lr

08009b42 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009b42:	b480      	push	{r7}
 8009b44:	b085      	sub	sp, #20
 8009b46:	af00      	add	r7, sp, #0
 8009b48:	6078      	str	r0, [r7, #4]
 8009b4a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	685b      	ldr	r3, [r3, #4]
 8009b50:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009b52:	683b      	ldr	r3, [r7, #0]
 8009b54:	68fa      	ldr	r2, [r7, #12]
 8009b56:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	689a      	ldr	r2, [r3, #8]
 8009b5c:	683b      	ldr	r3, [r7, #0]
 8009b5e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	689b      	ldr	r3, [r3, #8]
 8009b64:	683a      	ldr	r2, [r7, #0]
 8009b66:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	683a      	ldr	r2, [r7, #0]
 8009b6c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009b6e:	683b      	ldr	r3, [r7, #0]
 8009b70:	687a      	ldr	r2, [r7, #4]
 8009b72:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	1c5a      	adds	r2, r3, #1
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	601a      	str	r2, [r3, #0]
}
 8009b7e:	bf00      	nop
 8009b80:	3714      	adds	r7, #20
 8009b82:	46bd      	mov	sp, r7
 8009b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b88:	4770      	bx	lr

08009b8a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009b8a:	b480      	push	{r7}
 8009b8c:	b085      	sub	sp, #20
 8009b8e:	af00      	add	r7, sp, #0
 8009b90:	6078      	str	r0, [r7, #4]
 8009b92:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009b94:	683b      	ldr	r3, [r7, #0]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009b9a:	68bb      	ldr	r3, [r7, #8]
 8009b9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ba0:	d103      	bne.n	8009baa <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	691b      	ldr	r3, [r3, #16]
 8009ba6:	60fb      	str	r3, [r7, #12]
 8009ba8:	e00c      	b.n	8009bc4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	3308      	adds	r3, #8
 8009bae:	60fb      	str	r3, [r7, #12]
 8009bb0:	e002      	b.n	8009bb8 <vListInsert+0x2e>
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	685b      	ldr	r3, [r3, #4]
 8009bb6:	60fb      	str	r3, [r7, #12]
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	685b      	ldr	r3, [r3, #4]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	68ba      	ldr	r2, [r7, #8]
 8009bc0:	429a      	cmp	r2, r3
 8009bc2:	d2f6      	bcs.n	8009bb2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	685a      	ldr	r2, [r3, #4]
 8009bc8:	683b      	ldr	r3, [r7, #0]
 8009bca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009bcc:	683b      	ldr	r3, [r7, #0]
 8009bce:	685b      	ldr	r3, [r3, #4]
 8009bd0:	683a      	ldr	r2, [r7, #0]
 8009bd2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009bd4:	683b      	ldr	r3, [r7, #0]
 8009bd6:	68fa      	ldr	r2, [r7, #12]
 8009bd8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	683a      	ldr	r2, [r7, #0]
 8009bde:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009be0:	683b      	ldr	r3, [r7, #0]
 8009be2:	687a      	ldr	r2, [r7, #4]
 8009be4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	1c5a      	adds	r2, r3, #1
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	601a      	str	r2, [r3, #0]
}
 8009bf0:	bf00      	nop
 8009bf2:	3714      	adds	r7, #20
 8009bf4:	46bd      	mov	sp, r7
 8009bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bfa:	4770      	bx	lr

08009bfc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009bfc:	b480      	push	{r7}
 8009bfe:	b085      	sub	sp, #20
 8009c00:	af00      	add	r7, sp, #0
 8009c02:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	691b      	ldr	r3, [r3, #16]
 8009c08:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	685b      	ldr	r3, [r3, #4]
 8009c0e:	687a      	ldr	r2, [r7, #4]
 8009c10:	6892      	ldr	r2, [r2, #8]
 8009c12:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	689b      	ldr	r3, [r3, #8]
 8009c18:	687a      	ldr	r2, [r7, #4]
 8009c1a:	6852      	ldr	r2, [r2, #4]
 8009c1c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	685b      	ldr	r3, [r3, #4]
 8009c22:	687a      	ldr	r2, [r7, #4]
 8009c24:	429a      	cmp	r2, r3
 8009c26:	d103      	bne.n	8009c30 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	689a      	ldr	r2, [r3, #8]
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	2200      	movs	r2, #0
 8009c34:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	1e5a      	subs	r2, r3, #1
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	681b      	ldr	r3, [r3, #0]
}
 8009c44:	4618      	mov	r0, r3
 8009c46:	3714      	adds	r7, #20
 8009c48:	46bd      	mov	sp, r7
 8009c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c4e:	4770      	bx	lr

08009c50 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009c50:	b580      	push	{r7, lr}
 8009c52:	b084      	sub	sp, #16
 8009c54:	af00      	add	r7, sp, #0
 8009c56:	6078      	str	r0, [r7, #4]
 8009c58:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d10a      	bne.n	8009c7a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009c64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c68:	f383 8811 	msr	BASEPRI, r3
 8009c6c:	f3bf 8f6f 	isb	sy
 8009c70:	f3bf 8f4f 	dsb	sy
 8009c74:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009c76:	bf00      	nop
 8009c78:	e7fe      	b.n	8009c78 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009c7a:	f002 f87b 	bl	800bd74 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	681a      	ldr	r2, [r3, #0]
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009c86:	68f9      	ldr	r1, [r7, #12]
 8009c88:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009c8a:	fb01 f303 	mul.w	r3, r1, r3
 8009c8e:	441a      	add	r2, r3
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	2200      	movs	r2, #0
 8009c98:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	681a      	ldr	r2, [r3, #0]
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	681a      	ldr	r2, [r3, #0]
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009caa:	3b01      	subs	r3, #1
 8009cac:	68f9      	ldr	r1, [r7, #12]
 8009cae:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009cb0:	fb01 f303 	mul.w	r3, r1, r3
 8009cb4:	441a      	add	r2, r3
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	22ff      	movs	r2, #255	; 0xff
 8009cbe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	22ff      	movs	r2, #255	; 0xff
 8009cc6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8009cca:	683b      	ldr	r3, [r7, #0]
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d114      	bne.n	8009cfa <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	691b      	ldr	r3, [r3, #16]
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d01a      	beq.n	8009d0e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	3310      	adds	r3, #16
 8009cdc:	4618      	mov	r0, r3
 8009cde:	f001 f929 	bl	800af34 <xTaskRemoveFromEventList>
 8009ce2:	4603      	mov	r3, r0
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d012      	beq.n	8009d0e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009ce8:	4b0c      	ldr	r3, [pc, #48]	; (8009d1c <xQueueGenericReset+0xcc>)
 8009cea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009cee:	601a      	str	r2, [r3, #0]
 8009cf0:	f3bf 8f4f 	dsb	sy
 8009cf4:	f3bf 8f6f 	isb	sy
 8009cf8:	e009      	b.n	8009d0e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	3310      	adds	r3, #16
 8009cfe:	4618      	mov	r0, r3
 8009d00:	f7ff fef2 	bl	8009ae8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	3324      	adds	r3, #36	; 0x24
 8009d08:	4618      	mov	r0, r3
 8009d0a:	f7ff feed 	bl	8009ae8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009d0e:	f002 f861 	bl	800bdd4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009d12:	2301      	movs	r3, #1
}
 8009d14:	4618      	mov	r0, r3
 8009d16:	3710      	adds	r7, #16
 8009d18:	46bd      	mov	sp, r7
 8009d1a:	bd80      	pop	{r7, pc}
 8009d1c:	e000ed04 	.word	0xe000ed04

08009d20 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009d20:	b580      	push	{r7, lr}
 8009d22:	b08e      	sub	sp, #56	; 0x38
 8009d24:	af02      	add	r7, sp, #8
 8009d26:	60f8      	str	r0, [r7, #12]
 8009d28:	60b9      	str	r1, [r7, #8]
 8009d2a:	607a      	str	r2, [r7, #4]
 8009d2c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d10a      	bne.n	8009d4a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8009d34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d38:	f383 8811 	msr	BASEPRI, r3
 8009d3c:	f3bf 8f6f 	isb	sy
 8009d40:	f3bf 8f4f 	dsb	sy
 8009d44:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009d46:	bf00      	nop
 8009d48:	e7fe      	b.n	8009d48 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009d4a:	683b      	ldr	r3, [r7, #0]
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d10a      	bne.n	8009d66 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8009d50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d54:	f383 8811 	msr	BASEPRI, r3
 8009d58:	f3bf 8f6f 	isb	sy
 8009d5c:	f3bf 8f4f 	dsb	sy
 8009d60:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009d62:	bf00      	nop
 8009d64:	e7fe      	b.n	8009d64 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d002      	beq.n	8009d72 <xQueueGenericCreateStatic+0x52>
 8009d6c:	68bb      	ldr	r3, [r7, #8]
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d001      	beq.n	8009d76 <xQueueGenericCreateStatic+0x56>
 8009d72:	2301      	movs	r3, #1
 8009d74:	e000      	b.n	8009d78 <xQueueGenericCreateStatic+0x58>
 8009d76:	2300      	movs	r3, #0
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d10a      	bne.n	8009d92 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8009d7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d80:	f383 8811 	msr	BASEPRI, r3
 8009d84:	f3bf 8f6f 	isb	sy
 8009d88:	f3bf 8f4f 	dsb	sy
 8009d8c:	623b      	str	r3, [r7, #32]
}
 8009d8e:	bf00      	nop
 8009d90:	e7fe      	b.n	8009d90 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d102      	bne.n	8009d9e <xQueueGenericCreateStatic+0x7e>
 8009d98:	68bb      	ldr	r3, [r7, #8]
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d101      	bne.n	8009da2 <xQueueGenericCreateStatic+0x82>
 8009d9e:	2301      	movs	r3, #1
 8009da0:	e000      	b.n	8009da4 <xQueueGenericCreateStatic+0x84>
 8009da2:	2300      	movs	r3, #0
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d10a      	bne.n	8009dbe <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8009da8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dac:	f383 8811 	msr	BASEPRI, r3
 8009db0:	f3bf 8f6f 	isb	sy
 8009db4:	f3bf 8f4f 	dsb	sy
 8009db8:	61fb      	str	r3, [r7, #28]
}
 8009dba:	bf00      	nop
 8009dbc:	e7fe      	b.n	8009dbc <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009dbe:	2350      	movs	r3, #80	; 0x50
 8009dc0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009dc2:	697b      	ldr	r3, [r7, #20]
 8009dc4:	2b50      	cmp	r3, #80	; 0x50
 8009dc6:	d00a      	beq.n	8009dde <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8009dc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dcc:	f383 8811 	msr	BASEPRI, r3
 8009dd0:	f3bf 8f6f 	isb	sy
 8009dd4:	f3bf 8f4f 	dsb	sy
 8009dd8:	61bb      	str	r3, [r7, #24]
}
 8009dda:	bf00      	nop
 8009ddc:	e7fe      	b.n	8009ddc <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009dde:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009de0:	683b      	ldr	r3, [r7, #0]
 8009de2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8009de4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d00d      	beq.n	8009e06 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009dea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009dec:	2201      	movs	r2, #1
 8009dee:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009df2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8009df6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009df8:	9300      	str	r3, [sp, #0]
 8009dfa:	4613      	mov	r3, r2
 8009dfc:	687a      	ldr	r2, [r7, #4]
 8009dfe:	68b9      	ldr	r1, [r7, #8]
 8009e00:	68f8      	ldr	r0, [r7, #12]
 8009e02:	f000 f805 	bl	8009e10 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009e06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8009e08:	4618      	mov	r0, r3
 8009e0a:	3730      	adds	r7, #48	; 0x30
 8009e0c:	46bd      	mov	sp, r7
 8009e0e:	bd80      	pop	{r7, pc}

08009e10 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009e10:	b580      	push	{r7, lr}
 8009e12:	b084      	sub	sp, #16
 8009e14:	af00      	add	r7, sp, #0
 8009e16:	60f8      	str	r0, [r7, #12]
 8009e18:	60b9      	str	r1, [r7, #8]
 8009e1a:	607a      	str	r2, [r7, #4]
 8009e1c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009e1e:	68bb      	ldr	r3, [r7, #8]
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d103      	bne.n	8009e2c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009e24:	69bb      	ldr	r3, [r7, #24]
 8009e26:	69ba      	ldr	r2, [r7, #24]
 8009e28:	601a      	str	r2, [r3, #0]
 8009e2a:	e002      	b.n	8009e32 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009e2c:	69bb      	ldr	r3, [r7, #24]
 8009e2e:	687a      	ldr	r2, [r7, #4]
 8009e30:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009e32:	69bb      	ldr	r3, [r7, #24]
 8009e34:	68fa      	ldr	r2, [r7, #12]
 8009e36:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009e38:	69bb      	ldr	r3, [r7, #24]
 8009e3a:	68ba      	ldr	r2, [r7, #8]
 8009e3c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009e3e:	2101      	movs	r1, #1
 8009e40:	69b8      	ldr	r0, [r7, #24]
 8009e42:	f7ff ff05 	bl	8009c50 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009e46:	69bb      	ldr	r3, [r7, #24]
 8009e48:	78fa      	ldrb	r2, [r7, #3]
 8009e4a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009e4e:	bf00      	nop
 8009e50:	3710      	adds	r7, #16
 8009e52:	46bd      	mov	sp, r7
 8009e54:	bd80      	pop	{r7, pc}
	...

08009e58 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009e58:	b580      	push	{r7, lr}
 8009e5a:	b08e      	sub	sp, #56	; 0x38
 8009e5c:	af00      	add	r7, sp, #0
 8009e5e:	60f8      	str	r0, [r7, #12]
 8009e60:	60b9      	str	r1, [r7, #8]
 8009e62:	607a      	str	r2, [r7, #4]
 8009e64:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009e66:	2300      	movs	r3, #0
 8009e68:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009e6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d10a      	bne.n	8009e8a <xQueueGenericSend+0x32>
	__asm volatile
 8009e74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e78:	f383 8811 	msr	BASEPRI, r3
 8009e7c:	f3bf 8f6f 	isb	sy
 8009e80:	f3bf 8f4f 	dsb	sy
 8009e84:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009e86:	bf00      	nop
 8009e88:	e7fe      	b.n	8009e88 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009e8a:	68bb      	ldr	r3, [r7, #8]
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d103      	bne.n	8009e98 <xQueueGenericSend+0x40>
 8009e90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d101      	bne.n	8009e9c <xQueueGenericSend+0x44>
 8009e98:	2301      	movs	r3, #1
 8009e9a:	e000      	b.n	8009e9e <xQueueGenericSend+0x46>
 8009e9c:	2300      	movs	r3, #0
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d10a      	bne.n	8009eb8 <xQueueGenericSend+0x60>
	__asm volatile
 8009ea2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ea6:	f383 8811 	msr	BASEPRI, r3
 8009eaa:	f3bf 8f6f 	isb	sy
 8009eae:	f3bf 8f4f 	dsb	sy
 8009eb2:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009eb4:	bf00      	nop
 8009eb6:	e7fe      	b.n	8009eb6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009eb8:	683b      	ldr	r3, [r7, #0]
 8009eba:	2b02      	cmp	r3, #2
 8009ebc:	d103      	bne.n	8009ec6 <xQueueGenericSend+0x6e>
 8009ebe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ec0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ec2:	2b01      	cmp	r3, #1
 8009ec4:	d101      	bne.n	8009eca <xQueueGenericSend+0x72>
 8009ec6:	2301      	movs	r3, #1
 8009ec8:	e000      	b.n	8009ecc <xQueueGenericSend+0x74>
 8009eca:	2300      	movs	r3, #0
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d10a      	bne.n	8009ee6 <xQueueGenericSend+0x8e>
	__asm volatile
 8009ed0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ed4:	f383 8811 	msr	BASEPRI, r3
 8009ed8:	f3bf 8f6f 	isb	sy
 8009edc:	f3bf 8f4f 	dsb	sy
 8009ee0:	623b      	str	r3, [r7, #32]
}
 8009ee2:	bf00      	nop
 8009ee4:	e7fe      	b.n	8009ee4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009ee6:	f001 f9e7 	bl	800b2b8 <xTaskGetSchedulerState>
 8009eea:	4603      	mov	r3, r0
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d102      	bne.n	8009ef6 <xQueueGenericSend+0x9e>
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d101      	bne.n	8009efa <xQueueGenericSend+0xa2>
 8009ef6:	2301      	movs	r3, #1
 8009ef8:	e000      	b.n	8009efc <xQueueGenericSend+0xa4>
 8009efa:	2300      	movs	r3, #0
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d10a      	bne.n	8009f16 <xQueueGenericSend+0xbe>
	__asm volatile
 8009f00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f04:	f383 8811 	msr	BASEPRI, r3
 8009f08:	f3bf 8f6f 	isb	sy
 8009f0c:	f3bf 8f4f 	dsb	sy
 8009f10:	61fb      	str	r3, [r7, #28]
}
 8009f12:	bf00      	nop
 8009f14:	e7fe      	b.n	8009f14 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009f16:	f001 ff2d 	bl	800bd74 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009f1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009f1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f22:	429a      	cmp	r2, r3
 8009f24:	d302      	bcc.n	8009f2c <xQueueGenericSend+0xd4>
 8009f26:	683b      	ldr	r3, [r7, #0]
 8009f28:	2b02      	cmp	r3, #2
 8009f2a:	d129      	bne.n	8009f80 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009f2c:	683a      	ldr	r2, [r7, #0]
 8009f2e:	68b9      	ldr	r1, [r7, #8]
 8009f30:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009f32:	f000 fa0b 	bl	800a34c <prvCopyDataToQueue>
 8009f36:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009f38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d010      	beq.n	8009f62 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009f40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f42:	3324      	adds	r3, #36	; 0x24
 8009f44:	4618      	mov	r0, r3
 8009f46:	f000 fff5 	bl	800af34 <xTaskRemoveFromEventList>
 8009f4a:	4603      	mov	r3, r0
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d013      	beq.n	8009f78 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009f50:	4b3f      	ldr	r3, [pc, #252]	; (800a050 <xQueueGenericSend+0x1f8>)
 8009f52:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009f56:	601a      	str	r2, [r3, #0]
 8009f58:	f3bf 8f4f 	dsb	sy
 8009f5c:	f3bf 8f6f 	isb	sy
 8009f60:	e00a      	b.n	8009f78 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009f62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d007      	beq.n	8009f78 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009f68:	4b39      	ldr	r3, [pc, #228]	; (800a050 <xQueueGenericSend+0x1f8>)
 8009f6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009f6e:	601a      	str	r2, [r3, #0]
 8009f70:	f3bf 8f4f 	dsb	sy
 8009f74:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009f78:	f001 ff2c 	bl	800bdd4 <vPortExitCritical>
				return pdPASS;
 8009f7c:	2301      	movs	r3, #1
 8009f7e:	e063      	b.n	800a048 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d103      	bne.n	8009f8e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009f86:	f001 ff25 	bl	800bdd4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	e05c      	b.n	800a048 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009f8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d106      	bne.n	8009fa2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009f94:	f107 0314 	add.w	r3, r7, #20
 8009f98:	4618      	mov	r0, r3
 8009f9a:	f001 f82f 	bl	800affc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009f9e:	2301      	movs	r3, #1
 8009fa0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009fa2:	f001 ff17 	bl	800bdd4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009fa6:	f000 fd9b 	bl	800aae0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009faa:	f001 fee3 	bl	800bd74 <vPortEnterCritical>
 8009fae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fb0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009fb4:	b25b      	sxtb	r3, r3
 8009fb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fba:	d103      	bne.n	8009fc4 <xQueueGenericSend+0x16c>
 8009fbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fbe:	2200      	movs	r2, #0
 8009fc0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009fc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fc6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009fca:	b25b      	sxtb	r3, r3
 8009fcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fd0:	d103      	bne.n	8009fda <xQueueGenericSend+0x182>
 8009fd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fd4:	2200      	movs	r2, #0
 8009fd6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009fda:	f001 fefb 	bl	800bdd4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009fde:	1d3a      	adds	r2, r7, #4
 8009fe0:	f107 0314 	add.w	r3, r7, #20
 8009fe4:	4611      	mov	r1, r2
 8009fe6:	4618      	mov	r0, r3
 8009fe8:	f001 f81e 	bl	800b028 <xTaskCheckForTimeOut>
 8009fec:	4603      	mov	r3, r0
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d124      	bne.n	800a03c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009ff2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009ff4:	f000 faa2 	bl	800a53c <prvIsQueueFull>
 8009ff8:	4603      	mov	r3, r0
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d018      	beq.n	800a030 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009ffe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a000:	3310      	adds	r3, #16
 800a002:	687a      	ldr	r2, [r7, #4]
 800a004:	4611      	mov	r1, r2
 800a006:	4618      	mov	r0, r3
 800a008:	f000 ff44 	bl	800ae94 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a00c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a00e:	f000 fa2d 	bl	800a46c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a012:	f000 fd73 	bl	800aafc <xTaskResumeAll>
 800a016:	4603      	mov	r3, r0
 800a018:	2b00      	cmp	r3, #0
 800a01a:	f47f af7c 	bne.w	8009f16 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800a01e:	4b0c      	ldr	r3, [pc, #48]	; (800a050 <xQueueGenericSend+0x1f8>)
 800a020:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a024:	601a      	str	r2, [r3, #0]
 800a026:	f3bf 8f4f 	dsb	sy
 800a02a:	f3bf 8f6f 	isb	sy
 800a02e:	e772      	b.n	8009f16 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a030:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a032:	f000 fa1b 	bl	800a46c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a036:	f000 fd61 	bl	800aafc <xTaskResumeAll>
 800a03a:	e76c      	b.n	8009f16 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a03c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a03e:	f000 fa15 	bl	800a46c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a042:	f000 fd5b 	bl	800aafc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a046:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a048:	4618      	mov	r0, r3
 800a04a:	3738      	adds	r7, #56	; 0x38
 800a04c:	46bd      	mov	sp, r7
 800a04e:	bd80      	pop	{r7, pc}
 800a050:	e000ed04 	.word	0xe000ed04

0800a054 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a054:	b580      	push	{r7, lr}
 800a056:	b090      	sub	sp, #64	; 0x40
 800a058:	af00      	add	r7, sp, #0
 800a05a:	60f8      	str	r0, [r7, #12]
 800a05c:	60b9      	str	r1, [r7, #8]
 800a05e:	607a      	str	r2, [r7, #4]
 800a060:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800a066:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d10a      	bne.n	800a082 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800a06c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a070:	f383 8811 	msr	BASEPRI, r3
 800a074:	f3bf 8f6f 	isb	sy
 800a078:	f3bf 8f4f 	dsb	sy
 800a07c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a07e:	bf00      	nop
 800a080:	e7fe      	b.n	800a080 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a082:	68bb      	ldr	r3, [r7, #8]
 800a084:	2b00      	cmp	r3, #0
 800a086:	d103      	bne.n	800a090 <xQueueGenericSendFromISR+0x3c>
 800a088:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a08a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d101      	bne.n	800a094 <xQueueGenericSendFromISR+0x40>
 800a090:	2301      	movs	r3, #1
 800a092:	e000      	b.n	800a096 <xQueueGenericSendFromISR+0x42>
 800a094:	2300      	movs	r3, #0
 800a096:	2b00      	cmp	r3, #0
 800a098:	d10a      	bne.n	800a0b0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800a09a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a09e:	f383 8811 	msr	BASEPRI, r3
 800a0a2:	f3bf 8f6f 	isb	sy
 800a0a6:	f3bf 8f4f 	dsb	sy
 800a0aa:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a0ac:	bf00      	nop
 800a0ae:	e7fe      	b.n	800a0ae <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a0b0:	683b      	ldr	r3, [r7, #0]
 800a0b2:	2b02      	cmp	r3, #2
 800a0b4:	d103      	bne.n	800a0be <xQueueGenericSendFromISR+0x6a>
 800a0b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a0ba:	2b01      	cmp	r3, #1
 800a0bc:	d101      	bne.n	800a0c2 <xQueueGenericSendFromISR+0x6e>
 800a0be:	2301      	movs	r3, #1
 800a0c0:	e000      	b.n	800a0c4 <xQueueGenericSendFromISR+0x70>
 800a0c2:	2300      	movs	r3, #0
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d10a      	bne.n	800a0de <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800a0c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0cc:	f383 8811 	msr	BASEPRI, r3
 800a0d0:	f3bf 8f6f 	isb	sy
 800a0d4:	f3bf 8f4f 	dsb	sy
 800a0d8:	623b      	str	r3, [r7, #32]
}
 800a0da:	bf00      	nop
 800a0dc:	e7fe      	b.n	800a0dc <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a0de:	f001 ff2b 	bl	800bf38 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a0e2:	f3ef 8211 	mrs	r2, BASEPRI
 800a0e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0ea:	f383 8811 	msr	BASEPRI, r3
 800a0ee:	f3bf 8f6f 	isb	sy
 800a0f2:	f3bf 8f4f 	dsb	sy
 800a0f6:	61fa      	str	r2, [r7, #28]
 800a0f8:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a0fa:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a0fc:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a0fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a100:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a102:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a104:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a106:	429a      	cmp	r2, r3
 800a108:	d302      	bcc.n	800a110 <xQueueGenericSendFromISR+0xbc>
 800a10a:	683b      	ldr	r3, [r7, #0]
 800a10c:	2b02      	cmp	r3, #2
 800a10e:	d12f      	bne.n	800a170 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a110:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a112:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a116:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a11a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a11c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a11e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a120:	683a      	ldr	r2, [r7, #0]
 800a122:	68b9      	ldr	r1, [r7, #8]
 800a124:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a126:	f000 f911 	bl	800a34c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a12a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800a12e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a132:	d112      	bne.n	800a15a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a134:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d016      	beq.n	800a16a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a13c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a13e:	3324      	adds	r3, #36	; 0x24
 800a140:	4618      	mov	r0, r3
 800a142:	f000 fef7 	bl	800af34 <xTaskRemoveFromEventList>
 800a146:	4603      	mov	r3, r0
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d00e      	beq.n	800a16a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d00b      	beq.n	800a16a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	2201      	movs	r2, #1
 800a156:	601a      	str	r2, [r3, #0]
 800a158:	e007      	b.n	800a16a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a15a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a15e:	3301      	adds	r3, #1
 800a160:	b2db      	uxtb	r3, r3
 800a162:	b25a      	sxtb	r2, r3
 800a164:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a166:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a16a:	2301      	movs	r3, #1
 800a16c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800a16e:	e001      	b.n	800a174 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a170:	2300      	movs	r3, #0
 800a172:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a174:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a176:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a178:	697b      	ldr	r3, [r7, #20]
 800a17a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a17e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a180:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800a182:	4618      	mov	r0, r3
 800a184:	3740      	adds	r7, #64	; 0x40
 800a186:	46bd      	mov	sp, r7
 800a188:	bd80      	pop	{r7, pc}
	...

0800a18c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a18c:	b580      	push	{r7, lr}
 800a18e:	b08c      	sub	sp, #48	; 0x30
 800a190:	af00      	add	r7, sp, #0
 800a192:	60f8      	str	r0, [r7, #12]
 800a194:	60b9      	str	r1, [r7, #8]
 800a196:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a198:	2300      	movs	r3, #0
 800a19a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a1a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d10a      	bne.n	800a1bc <xQueueReceive+0x30>
	__asm volatile
 800a1a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1aa:	f383 8811 	msr	BASEPRI, r3
 800a1ae:	f3bf 8f6f 	isb	sy
 800a1b2:	f3bf 8f4f 	dsb	sy
 800a1b6:	623b      	str	r3, [r7, #32]
}
 800a1b8:	bf00      	nop
 800a1ba:	e7fe      	b.n	800a1ba <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a1bc:	68bb      	ldr	r3, [r7, #8]
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d103      	bne.n	800a1ca <xQueueReceive+0x3e>
 800a1c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d101      	bne.n	800a1ce <xQueueReceive+0x42>
 800a1ca:	2301      	movs	r3, #1
 800a1cc:	e000      	b.n	800a1d0 <xQueueReceive+0x44>
 800a1ce:	2300      	movs	r3, #0
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d10a      	bne.n	800a1ea <xQueueReceive+0x5e>
	__asm volatile
 800a1d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1d8:	f383 8811 	msr	BASEPRI, r3
 800a1dc:	f3bf 8f6f 	isb	sy
 800a1e0:	f3bf 8f4f 	dsb	sy
 800a1e4:	61fb      	str	r3, [r7, #28]
}
 800a1e6:	bf00      	nop
 800a1e8:	e7fe      	b.n	800a1e8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a1ea:	f001 f865 	bl	800b2b8 <xTaskGetSchedulerState>
 800a1ee:	4603      	mov	r3, r0
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d102      	bne.n	800a1fa <xQueueReceive+0x6e>
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d101      	bne.n	800a1fe <xQueueReceive+0x72>
 800a1fa:	2301      	movs	r3, #1
 800a1fc:	e000      	b.n	800a200 <xQueueReceive+0x74>
 800a1fe:	2300      	movs	r3, #0
 800a200:	2b00      	cmp	r3, #0
 800a202:	d10a      	bne.n	800a21a <xQueueReceive+0x8e>
	__asm volatile
 800a204:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a208:	f383 8811 	msr	BASEPRI, r3
 800a20c:	f3bf 8f6f 	isb	sy
 800a210:	f3bf 8f4f 	dsb	sy
 800a214:	61bb      	str	r3, [r7, #24]
}
 800a216:	bf00      	nop
 800a218:	e7fe      	b.n	800a218 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a21a:	f001 fdab 	bl	800bd74 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a21e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a220:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a222:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a226:	2b00      	cmp	r3, #0
 800a228:	d01f      	beq.n	800a26a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a22a:	68b9      	ldr	r1, [r7, #8]
 800a22c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a22e:	f000 f8f7 	bl	800a420 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a234:	1e5a      	subs	r2, r3, #1
 800a236:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a238:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a23a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a23c:	691b      	ldr	r3, [r3, #16]
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d00f      	beq.n	800a262 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a242:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a244:	3310      	adds	r3, #16
 800a246:	4618      	mov	r0, r3
 800a248:	f000 fe74 	bl	800af34 <xTaskRemoveFromEventList>
 800a24c:	4603      	mov	r3, r0
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d007      	beq.n	800a262 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a252:	4b3d      	ldr	r3, [pc, #244]	; (800a348 <xQueueReceive+0x1bc>)
 800a254:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a258:	601a      	str	r2, [r3, #0]
 800a25a:	f3bf 8f4f 	dsb	sy
 800a25e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a262:	f001 fdb7 	bl	800bdd4 <vPortExitCritical>
				return pdPASS;
 800a266:	2301      	movs	r3, #1
 800a268:	e069      	b.n	800a33e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d103      	bne.n	800a278 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a270:	f001 fdb0 	bl	800bdd4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a274:	2300      	movs	r3, #0
 800a276:	e062      	b.n	800a33e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a278:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d106      	bne.n	800a28c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a27e:	f107 0310 	add.w	r3, r7, #16
 800a282:	4618      	mov	r0, r3
 800a284:	f000 feba 	bl	800affc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a288:	2301      	movs	r3, #1
 800a28a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a28c:	f001 fda2 	bl	800bdd4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a290:	f000 fc26 	bl	800aae0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a294:	f001 fd6e 	bl	800bd74 <vPortEnterCritical>
 800a298:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a29a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a29e:	b25b      	sxtb	r3, r3
 800a2a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2a4:	d103      	bne.n	800a2ae <xQueueReceive+0x122>
 800a2a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2a8:	2200      	movs	r2, #0
 800a2aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a2ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2b0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a2b4:	b25b      	sxtb	r3, r3
 800a2b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2ba:	d103      	bne.n	800a2c4 <xQueueReceive+0x138>
 800a2bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2be:	2200      	movs	r2, #0
 800a2c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a2c4:	f001 fd86 	bl	800bdd4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a2c8:	1d3a      	adds	r2, r7, #4
 800a2ca:	f107 0310 	add.w	r3, r7, #16
 800a2ce:	4611      	mov	r1, r2
 800a2d0:	4618      	mov	r0, r3
 800a2d2:	f000 fea9 	bl	800b028 <xTaskCheckForTimeOut>
 800a2d6:	4603      	mov	r3, r0
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d123      	bne.n	800a324 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a2dc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a2de:	f000 f917 	bl	800a510 <prvIsQueueEmpty>
 800a2e2:	4603      	mov	r3, r0
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d017      	beq.n	800a318 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a2e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2ea:	3324      	adds	r3, #36	; 0x24
 800a2ec:	687a      	ldr	r2, [r7, #4]
 800a2ee:	4611      	mov	r1, r2
 800a2f0:	4618      	mov	r0, r3
 800a2f2:	f000 fdcf 	bl	800ae94 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a2f6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a2f8:	f000 f8b8 	bl	800a46c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a2fc:	f000 fbfe 	bl	800aafc <xTaskResumeAll>
 800a300:	4603      	mov	r3, r0
 800a302:	2b00      	cmp	r3, #0
 800a304:	d189      	bne.n	800a21a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800a306:	4b10      	ldr	r3, [pc, #64]	; (800a348 <xQueueReceive+0x1bc>)
 800a308:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a30c:	601a      	str	r2, [r3, #0]
 800a30e:	f3bf 8f4f 	dsb	sy
 800a312:	f3bf 8f6f 	isb	sy
 800a316:	e780      	b.n	800a21a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a318:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a31a:	f000 f8a7 	bl	800a46c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a31e:	f000 fbed 	bl	800aafc <xTaskResumeAll>
 800a322:	e77a      	b.n	800a21a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a324:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a326:	f000 f8a1 	bl	800a46c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a32a:	f000 fbe7 	bl	800aafc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a32e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a330:	f000 f8ee 	bl	800a510 <prvIsQueueEmpty>
 800a334:	4603      	mov	r3, r0
 800a336:	2b00      	cmp	r3, #0
 800a338:	f43f af6f 	beq.w	800a21a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a33c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a33e:	4618      	mov	r0, r3
 800a340:	3730      	adds	r7, #48	; 0x30
 800a342:	46bd      	mov	sp, r7
 800a344:	bd80      	pop	{r7, pc}
 800a346:	bf00      	nop
 800a348:	e000ed04 	.word	0xe000ed04

0800a34c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a34c:	b580      	push	{r7, lr}
 800a34e:	b086      	sub	sp, #24
 800a350:	af00      	add	r7, sp, #0
 800a352:	60f8      	str	r0, [r7, #12]
 800a354:	60b9      	str	r1, [r7, #8]
 800a356:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a358:	2300      	movs	r3, #0
 800a35a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a360:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a366:	2b00      	cmp	r3, #0
 800a368:	d10d      	bne.n	800a386 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d14d      	bne.n	800a40e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	689b      	ldr	r3, [r3, #8]
 800a376:	4618      	mov	r0, r3
 800a378:	f000 ffbc 	bl	800b2f4 <xTaskPriorityDisinherit>
 800a37c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	2200      	movs	r2, #0
 800a382:	609a      	str	r2, [r3, #8]
 800a384:	e043      	b.n	800a40e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d119      	bne.n	800a3c0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	6858      	ldr	r0, [r3, #4]
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a394:	461a      	mov	r2, r3
 800a396:	68b9      	ldr	r1, [r7, #8]
 800a398:	f002 f81e 	bl	800c3d8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	685a      	ldr	r2, [r3, #4]
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a3a4:	441a      	add	r2, r3
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	685a      	ldr	r2, [r3, #4]
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	689b      	ldr	r3, [r3, #8]
 800a3b2:	429a      	cmp	r2, r3
 800a3b4:	d32b      	bcc.n	800a40e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	681a      	ldr	r2, [r3, #0]
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	605a      	str	r2, [r3, #4]
 800a3be:	e026      	b.n	800a40e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	68d8      	ldr	r0, [r3, #12]
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a3c8:	461a      	mov	r2, r3
 800a3ca:	68b9      	ldr	r1, [r7, #8]
 800a3cc:	f002 f804 	bl	800c3d8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	68da      	ldr	r2, [r3, #12]
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a3d8:	425b      	negs	r3, r3
 800a3da:	441a      	add	r2, r3
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	68da      	ldr	r2, [r3, #12]
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	429a      	cmp	r2, r3
 800a3ea:	d207      	bcs.n	800a3fc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	689a      	ldr	r2, [r3, #8]
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a3f4:	425b      	negs	r3, r3
 800a3f6:	441a      	add	r2, r3
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	2b02      	cmp	r3, #2
 800a400:	d105      	bne.n	800a40e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a402:	693b      	ldr	r3, [r7, #16]
 800a404:	2b00      	cmp	r3, #0
 800a406:	d002      	beq.n	800a40e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a408:	693b      	ldr	r3, [r7, #16]
 800a40a:	3b01      	subs	r3, #1
 800a40c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a40e:	693b      	ldr	r3, [r7, #16]
 800a410:	1c5a      	adds	r2, r3, #1
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800a416:	697b      	ldr	r3, [r7, #20]
}
 800a418:	4618      	mov	r0, r3
 800a41a:	3718      	adds	r7, #24
 800a41c:	46bd      	mov	sp, r7
 800a41e:	bd80      	pop	{r7, pc}

0800a420 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a420:	b580      	push	{r7, lr}
 800a422:	b082      	sub	sp, #8
 800a424:	af00      	add	r7, sp, #0
 800a426:	6078      	str	r0, [r7, #4]
 800a428:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d018      	beq.n	800a464 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	68da      	ldr	r2, [r3, #12]
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a43a:	441a      	add	r2, r3
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	68da      	ldr	r2, [r3, #12]
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	689b      	ldr	r3, [r3, #8]
 800a448:	429a      	cmp	r2, r3
 800a44a:	d303      	bcc.n	800a454 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	681a      	ldr	r2, [r3, #0]
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	68d9      	ldr	r1, [r3, #12]
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a45c:	461a      	mov	r2, r3
 800a45e:	6838      	ldr	r0, [r7, #0]
 800a460:	f001 ffba 	bl	800c3d8 <memcpy>
	}
}
 800a464:	bf00      	nop
 800a466:	3708      	adds	r7, #8
 800a468:	46bd      	mov	sp, r7
 800a46a:	bd80      	pop	{r7, pc}

0800a46c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a46c:	b580      	push	{r7, lr}
 800a46e:	b084      	sub	sp, #16
 800a470:	af00      	add	r7, sp, #0
 800a472:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a474:	f001 fc7e 	bl	800bd74 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a47e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a480:	e011      	b.n	800a4a6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a486:	2b00      	cmp	r3, #0
 800a488:	d012      	beq.n	800a4b0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	3324      	adds	r3, #36	; 0x24
 800a48e:	4618      	mov	r0, r3
 800a490:	f000 fd50 	bl	800af34 <xTaskRemoveFromEventList>
 800a494:	4603      	mov	r3, r0
 800a496:	2b00      	cmp	r3, #0
 800a498:	d001      	beq.n	800a49e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a49a:	f000 fe27 	bl	800b0ec <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a49e:	7bfb      	ldrb	r3, [r7, #15]
 800a4a0:	3b01      	subs	r3, #1
 800a4a2:	b2db      	uxtb	r3, r3
 800a4a4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a4a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	dce9      	bgt.n	800a482 <prvUnlockQueue+0x16>
 800a4ae:	e000      	b.n	800a4b2 <prvUnlockQueue+0x46>
					break;
 800a4b0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	22ff      	movs	r2, #255	; 0xff
 800a4b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800a4ba:	f001 fc8b 	bl	800bdd4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a4be:	f001 fc59 	bl	800bd74 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a4c8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a4ca:	e011      	b.n	800a4f0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	691b      	ldr	r3, [r3, #16]
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d012      	beq.n	800a4fa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	3310      	adds	r3, #16
 800a4d8:	4618      	mov	r0, r3
 800a4da:	f000 fd2b 	bl	800af34 <xTaskRemoveFromEventList>
 800a4de:	4603      	mov	r3, r0
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d001      	beq.n	800a4e8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a4e4:	f000 fe02 	bl	800b0ec <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a4e8:	7bbb      	ldrb	r3, [r7, #14]
 800a4ea:	3b01      	subs	r3, #1
 800a4ec:	b2db      	uxtb	r3, r3
 800a4ee:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a4f0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	dce9      	bgt.n	800a4cc <prvUnlockQueue+0x60>
 800a4f8:	e000      	b.n	800a4fc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a4fa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	22ff      	movs	r2, #255	; 0xff
 800a500:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800a504:	f001 fc66 	bl	800bdd4 <vPortExitCritical>
}
 800a508:	bf00      	nop
 800a50a:	3710      	adds	r7, #16
 800a50c:	46bd      	mov	sp, r7
 800a50e:	bd80      	pop	{r7, pc}

0800a510 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a510:	b580      	push	{r7, lr}
 800a512:	b084      	sub	sp, #16
 800a514:	af00      	add	r7, sp, #0
 800a516:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a518:	f001 fc2c 	bl	800bd74 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a520:	2b00      	cmp	r3, #0
 800a522:	d102      	bne.n	800a52a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a524:	2301      	movs	r3, #1
 800a526:	60fb      	str	r3, [r7, #12]
 800a528:	e001      	b.n	800a52e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a52a:	2300      	movs	r3, #0
 800a52c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a52e:	f001 fc51 	bl	800bdd4 <vPortExitCritical>

	return xReturn;
 800a532:	68fb      	ldr	r3, [r7, #12]
}
 800a534:	4618      	mov	r0, r3
 800a536:	3710      	adds	r7, #16
 800a538:	46bd      	mov	sp, r7
 800a53a:	bd80      	pop	{r7, pc}

0800a53c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a53c:	b580      	push	{r7, lr}
 800a53e:	b084      	sub	sp, #16
 800a540:	af00      	add	r7, sp, #0
 800a542:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a544:	f001 fc16 	bl	800bd74 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a550:	429a      	cmp	r2, r3
 800a552:	d102      	bne.n	800a55a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a554:	2301      	movs	r3, #1
 800a556:	60fb      	str	r3, [r7, #12]
 800a558:	e001      	b.n	800a55e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a55a:	2300      	movs	r3, #0
 800a55c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a55e:	f001 fc39 	bl	800bdd4 <vPortExitCritical>

	return xReturn;
 800a562:	68fb      	ldr	r3, [r7, #12]
}
 800a564:	4618      	mov	r0, r3
 800a566:	3710      	adds	r7, #16
 800a568:	46bd      	mov	sp, r7
 800a56a:	bd80      	pop	{r7, pc}

0800a56c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a56c:	b480      	push	{r7}
 800a56e:	b085      	sub	sp, #20
 800a570:	af00      	add	r7, sp, #0
 800a572:	6078      	str	r0, [r7, #4]
 800a574:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a576:	2300      	movs	r3, #0
 800a578:	60fb      	str	r3, [r7, #12]
 800a57a:	e014      	b.n	800a5a6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a57c:	4a0f      	ldr	r2, [pc, #60]	; (800a5bc <vQueueAddToRegistry+0x50>)
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a584:	2b00      	cmp	r3, #0
 800a586:	d10b      	bne.n	800a5a0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a588:	490c      	ldr	r1, [pc, #48]	; (800a5bc <vQueueAddToRegistry+0x50>)
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	683a      	ldr	r2, [r7, #0]
 800a58e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a592:	4a0a      	ldr	r2, [pc, #40]	; (800a5bc <vQueueAddToRegistry+0x50>)
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	00db      	lsls	r3, r3, #3
 800a598:	4413      	add	r3, r2
 800a59a:	687a      	ldr	r2, [r7, #4]
 800a59c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a59e:	e006      	b.n	800a5ae <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	3301      	adds	r3, #1
 800a5a4:	60fb      	str	r3, [r7, #12]
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	2b07      	cmp	r3, #7
 800a5aa:	d9e7      	bls.n	800a57c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a5ac:	bf00      	nop
 800a5ae:	bf00      	nop
 800a5b0:	3714      	adds	r7, #20
 800a5b2:	46bd      	mov	sp, r7
 800a5b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5b8:	4770      	bx	lr
 800a5ba:	bf00      	nop
 800a5bc:	24004d78 	.word	0x24004d78

0800a5c0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a5c0:	b580      	push	{r7, lr}
 800a5c2:	b086      	sub	sp, #24
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	60f8      	str	r0, [r7, #12]
 800a5c8:	60b9      	str	r1, [r7, #8]
 800a5ca:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a5d0:	f001 fbd0 	bl	800bd74 <vPortEnterCritical>
 800a5d4:	697b      	ldr	r3, [r7, #20]
 800a5d6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a5da:	b25b      	sxtb	r3, r3
 800a5dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5e0:	d103      	bne.n	800a5ea <vQueueWaitForMessageRestricted+0x2a>
 800a5e2:	697b      	ldr	r3, [r7, #20]
 800a5e4:	2200      	movs	r2, #0
 800a5e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a5ea:	697b      	ldr	r3, [r7, #20]
 800a5ec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a5f0:	b25b      	sxtb	r3, r3
 800a5f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5f6:	d103      	bne.n	800a600 <vQueueWaitForMessageRestricted+0x40>
 800a5f8:	697b      	ldr	r3, [r7, #20]
 800a5fa:	2200      	movs	r2, #0
 800a5fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a600:	f001 fbe8 	bl	800bdd4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a604:	697b      	ldr	r3, [r7, #20]
 800a606:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d106      	bne.n	800a61a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a60c:	697b      	ldr	r3, [r7, #20]
 800a60e:	3324      	adds	r3, #36	; 0x24
 800a610:	687a      	ldr	r2, [r7, #4]
 800a612:	68b9      	ldr	r1, [r7, #8]
 800a614:	4618      	mov	r0, r3
 800a616:	f000 fc61 	bl	800aedc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a61a:	6978      	ldr	r0, [r7, #20]
 800a61c:	f7ff ff26 	bl	800a46c <prvUnlockQueue>
	}
 800a620:	bf00      	nop
 800a622:	3718      	adds	r7, #24
 800a624:	46bd      	mov	sp, r7
 800a626:	bd80      	pop	{r7, pc}

0800a628 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a628:	b580      	push	{r7, lr}
 800a62a:	b08e      	sub	sp, #56	; 0x38
 800a62c:	af04      	add	r7, sp, #16
 800a62e:	60f8      	str	r0, [r7, #12]
 800a630:	60b9      	str	r1, [r7, #8]
 800a632:	607a      	str	r2, [r7, #4]
 800a634:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a636:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d10a      	bne.n	800a652 <xTaskCreateStatic+0x2a>
	__asm volatile
 800a63c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a640:	f383 8811 	msr	BASEPRI, r3
 800a644:	f3bf 8f6f 	isb	sy
 800a648:	f3bf 8f4f 	dsb	sy
 800a64c:	623b      	str	r3, [r7, #32]
}
 800a64e:	bf00      	nop
 800a650:	e7fe      	b.n	800a650 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a652:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a654:	2b00      	cmp	r3, #0
 800a656:	d10a      	bne.n	800a66e <xTaskCreateStatic+0x46>
	__asm volatile
 800a658:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a65c:	f383 8811 	msr	BASEPRI, r3
 800a660:	f3bf 8f6f 	isb	sy
 800a664:	f3bf 8f4f 	dsb	sy
 800a668:	61fb      	str	r3, [r7, #28]
}
 800a66a:	bf00      	nop
 800a66c:	e7fe      	b.n	800a66c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a66e:	23bc      	movs	r3, #188	; 0xbc
 800a670:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a672:	693b      	ldr	r3, [r7, #16]
 800a674:	2bbc      	cmp	r3, #188	; 0xbc
 800a676:	d00a      	beq.n	800a68e <xTaskCreateStatic+0x66>
	__asm volatile
 800a678:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a67c:	f383 8811 	msr	BASEPRI, r3
 800a680:	f3bf 8f6f 	isb	sy
 800a684:	f3bf 8f4f 	dsb	sy
 800a688:	61bb      	str	r3, [r7, #24]
}
 800a68a:	bf00      	nop
 800a68c:	e7fe      	b.n	800a68c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a68e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a690:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a692:	2b00      	cmp	r3, #0
 800a694:	d01e      	beq.n	800a6d4 <xTaskCreateStatic+0xac>
 800a696:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d01b      	beq.n	800a6d4 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a69c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a69e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a6a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6a2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a6a4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a6a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6a8:	2202      	movs	r2, #2
 800a6aa:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a6ae:	2300      	movs	r3, #0
 800a6b0:	9303      	str	r3, [sp, #12]
 800a6b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6b4:	9302      	str	r3, [sp, #8]
 800a6b6:	f107 0314 	add.w	r3, r7, #20
 800a6ba:	9301      	str	r3, [sp, #4]
 800a6bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6be:	9300      	str	r3, [sp, #0]
 800a6c0:	683b      	ldr	r3, [r7, #0]
 800a6c2:	687a      	ldr	r2, [r7, #4]
 800a6c4:	68b9      	ldr	r1, [r7, #8]
 800a6c6:	68f8      	ldr	r0, [r7, #12]
 800a6c8:	f000 f850 	bl	800a76c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a6cc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a6ce:	f000 f8f3 	bl	800a8b8 <prvAddNewTaskToReadyList>
 800a6d2:	e001      	b.n	800a6d8 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800a6d4:	2300      	movs	r3, #0
 800a6d6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a6d8:	697b      	ldr	r3, [r7, #20]
	}
 800a6da:	4618      	mov	r0, r3
 800a6dc:	3728      	adds	r7, #40	; 0x28
 800a6de:	46bd      	mov	sp, r7
 800a6e0:	bd80      	pop	{r7, pc}

0800a6e2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a6e2:	b580      	push	{r7, lr}
 800a6e4:	b08c      	sub	sp, #48	; 0x30
 800a6e6:	af04      	add	r7, sp, #16
 800a6e8:	60f8      	str	r0, [r7, #12]
 800a6ea:	60b9      	str	r1, [r7, #8]
 800a6ec:	603b      	str	r3, [r7, #0]
 800a6ee:	4613      	mov	r3, r2
 800a6f0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a6f2:	88fb      	ldrh	r3, [r7, #6]
 800a6f4:	009b      	lsls	r3, r3, #2
 800a6f6:	4618      	mov	r0, r3
 800a6f8:	f001 fc5e 	bl	800bfb8 <pvPortMalloc>
 800a6fc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a6fe:	697b      	ldr	r3, [r7, #20]
 800a700:	2b00      	cmp	r3, #0
 800a702:	d00e      	beq.n	800a722 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a704:	20bc      	movs	r0, #188	; 0xbc
 800a706:	f001 fc57 	bl	800bfb8 <pvPortMalloc>
 800a70a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a70c:	69fb      	ldr	r3, [r7, #28]
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d003      	beq.n	800a71a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a712:	69fb      	ldr	r3, [r7, #28]
 800a714:	697a      	ldr	r2, [r7, #20]
 800a716:	631a      	str	r2, [r3, #48]	; 0x30
 800a718:	e005      	b.n	800a726 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a71a:	6978      	ldr	r0, [r7, #20]
 800a71c:	f001 fd18 	bl	800c150 <vPortFree>
 800a720:	e001      	b.n	800a726 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a722:	2300      	movs	r3, #0
 800a724:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a726:	69fb      	ldr	r3, [r7, #28]
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d017      	beq.n	800a75c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a72c:	69fb      	ldr	r3, [r7, #28]
 800a72e:	2200      	movs	r2, #0
 800a730:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a734:	88fa      	ldrh	r2, [r7, #6]
 800a736:	2300      	movs	r3, #0
 800a738:	9303      	str	r3, [sp, #12]
 800a73a:	69fb      	ldr	r3, [r7, #28]
 800a73c:	9302      	str	r3, [sp, #8]
 800a73e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a740:	9301      	str	r3, [sp, #4]
 800a742:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a744:	9300      	str	r3, [sp, #0]
 800a746:	683b      	ldr	r3, [r7, #0]
 800a748:	68b9      	ldr	r1, [r7, #8]
 800a74a:	68f8      	ldr	r0, [r7, #12]
 800a74c:	f000 f80e 	bl	800a76c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a750:	69f8      	ldr	r0, [r7, #28]
 800a752:	f000 f8b1 	bl	800a8b8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a756:	2301      	movs	r3, #1
 800a758:	61bb      	str	r3, [r7, #24]
 800a75a:	e002      	b.n	800a762 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a75c:	f04f 33ff 	mov.w	r3, #4294967295
 800a760:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a762:	69bb      	ldr	r3, [r7, #24]
	}
 800a764:	4618      	mov	r0, r3
 800a766:	3720      	adds	r7, #32
 800a768:	46bd      	mov	sp, r7
 800a76a:	bd80      	pop	{r7, pc}

0800a76c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a76c:	b580      	push	{r7, lr}
 800a76e:	b088      	sub	sp, #32
 800a770:	af00      	add	r7, sp, #0
 800a772:	60f8      	str	r0, [r7, #12]
 800a774:	60b9      	str	r1, [r7, #8]
 800a776:	607a      	str	r2, [r7, #4]
 800a778:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a77a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a77c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	009b      	lsls	r3, r3, #2
 800a782:	461a      	mov	r2, r3
 800a784:	21a5      	movs	r1, #165	; 0xa5
 800a786:	f001 fe35 	bl	800c3f4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a78a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a78c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a78e:	6879      	ldr	r1, [r7, #4]
 800a790:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800a794:	440b      	add	r3, r1
 800a796:	009b      	lsls	r3, r3, #2
 800a798:	4413      	add	r3, r2
 800a79a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a79c:	69bb      	ldr	r3, [r7, #24]
 800a79e:	f023 0307 	bic.w	r3, r3, #7
 800a7a2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a7a4:	69bb      	ldr	r3, [r7, #24]
 800a7a6:	f003 0307 	and.w	r3, r3, #7
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d00a      	beq.n	800a7c4 <prvInitialiseNewTask+0x58>
	__asm volatile
 800a7ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7b2:	f383 8811 	msr	BASEPRI, r3
 800a7b6:	f3bf 8f6f 	isb	sy
 800a7ba:	f3bf 8f4f 	dsb	sy
 800a7be:	617b      	str	r3, [r7, #20]
}
 800a7c0:	bf00      	nop
 800a7c2:	e7fe      	b.n	800a7c2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a7c4:	68bb      	ldr	r3, [r7, #8]
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d01f      	beq.n	800a80a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a7ca:	2300      	movs	r3, #0
 800a7cc:	61fb      	str	r3, [r7, #28]
 800a7ce:	e012      	b.n	800a7f6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a7d0:	68ba      	ldr	r2, [r7, #8]
 800a7d2:	69fb      	ldr	r3, [r7, #28]
 800a7d4:	4413      	add	r3, r2
 800a7d6:	7819      	ldrb	r1, [r3, #0]
 800a7d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a7da:	69fb      	ldr	r3, [r7, #28]
 800a7dc:	4413      	add	r3, r2
 800a7de:	3334      	adds	r3, #52	; 0x34
 800a7e0:	460a      	mov	r2, r1
 800a7e2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a7e4:	68ba      	ldr	r2, [r7, #8]
 800a7e6:	69fb      	ldr	r3, [r7, #28]
 800a7e8:	4413      	add	r3, r2
 800a7ea:	781b      	ldrb	r3, [r3, #0]
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d006      	beq.n	800a7fe <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a7f0:	69fb      	ldr	r3, [r7, #28]
 800a7f2:	3301      	adds	r3, #1
 800a7f4:	61fb      	str	r3, [r7, #28]
 800a7f6:	69fb      	ldr	r3, [r7, #28]
 800a7f8:	2b0f      	cmp	r3, #15
 800a7fa:	d9e9      	bls.n	800a7d0 <prvInitialiseNewTask+0x64>
 800a7fc:	e000      	b.n	800a800 <prvInitialiseNewTask+0x94>
			{
				break;
 800a7fe:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a800:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a802:	2200      	movs	r2, #0
 800a804:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a808:	e003      	b.n	800a812 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a80a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a80c:	2200      	movs	r2, #0
 800a80e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a812:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a814:	2b37      	cmp	r3, #55	; 0x37
 800a816:	d901      	bls.n	800a81c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a818:	2337      	movs	r3, #55	; 0x37
 800a81a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a81c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a81e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a820:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a822:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a824:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a826:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a828:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a82a:	2200      	movs	r2, #0
 800a82c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a82e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a830:	3304      	adds	r3, #4
 800a832:	4618      	mov	r0, r3
 800a834:	f7ff f978 	bl	8009b28 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a838:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a83a:	3318      	adds	r3, #24
 800a83c:	4618      	mov	r0, r3
 800a83e:	f7ff f973 	bl	8009b28 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a842:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a844:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a846:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a848:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a84a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a84e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a850:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a852:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a854:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a856:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a858:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a85a:	2200      	movs	r2, #0
 800a85c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a860:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a862:	2200      	movs	r2, #0
 800a864:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800a868:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a86a:	3354      	adds	r3, #84	; 0x54
 800a86c:	2260      	movs	r2, #96	; 0x60
 800a86e:	2100      	movs	r1, #0
 800a870:	4618      	mov	r0, r3
 800a872:	f001 fdbf 	bl	800c3f4 <memset>
 800a876:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a878:	4a0c      	ldr	r2, [pc, #48]	; (800a8ac <prvInitialiseNewTask+0x140>)
 800a87a:	659a      	str	r2, [r3, #88]	; 0x58
 800a87c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a87e:	4a0c      	ldr	r2, [pc, #48]	; (800a8b0 <prvInitialiseNewTask+0x144>)
 800a880:	65da      	str	r2, [r3, #92]	; 0x5c
 800a882:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a884:	4a0b      	ldr	r2, [pc, #44]	; (800a8b4 <prvInitialiseNewTask+0x148>)
 800a886:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a888:	683a      	ldr	r2, [r7, #0]
 800a88a:	68f9      	ldr	r1, [r7, #12]
 800a88c:	69b8      	ldr	r0, [r7, #24]
 800a88e:	f001 f941 	bl	800bb14 <pxPortInitialiseStack>
 800a892:	4602      	mov	r2, r0
 800a894:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a896:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a898:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d002      	beq.n	800a8a4 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a89e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a8a2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a8a4:	bf00      	nop
 800a8a6:	3720      	adds	r7, #32
 800a8a8:	46bd      	mov	sp, r7
 800a8aa:	bd80      	pop	{r7, pc}
 800a8ac:	0800c704 	.word	0x0800c704
 800a8b0:	0800c724 	.word	0x0800c724
 800a8b4:	0800c6e4 	.word	0x0800c6e4

0800a8b8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a8b8:	b580      	push	{r7, lr}
 800a8ba:	b082      	sub	sp, #8
 800a8bc:	af00      	add	r7, sp, #0
 800a8be:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a8c0:	f001 fa58 	bl	800bd74 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a8c4:	4b2d      	ldr	r3, [pc, #180]	; (800a97c <prvAddNewTaskToReadyList+0xc4>)
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	3301      	adds	r3, #1
 800a8ca:	4a2c      	ldr	r2, [pc, #176]	; (800a97c <prvAddNewTaskToReadyList+0xc4>)
 800a8cc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a8ce:	4b2c      	ldr	r3, [pc, #176]	; (800a980 <prvAddNewTaskToReadyList+0xc8>)
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d109      	bne.n	800a8ea <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a8d6:	4a2a      	ldr	r2, [pc, #168]	; (800a980 <prvAddNewTaskToReadyList+0xc8>)
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a8dc:	4b27      	ldr	r3, [pc, #156]	; (800a97c <prvAddNewTaskToReadyList+0xc4>)
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	2b01      	cmp	r3, #1
 800a8e2:	d110      	bne.n	800a906 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a8e4:	f000 fc26 	bl	800b134 <prvInitialiseTaskLists>
 800a8e8:	e00d      	b.n	800a906 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a8ea:	4b26      	ldr	r3, [pc, #152]	; (800a984 <prvAddNewTaskToReadyList+0xcc>)
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d109      	bne.n	800a906 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a8f2:	4b23      	ldr	r3, [pc, #140]	; (800a980 <prvAddNewTaskToReadyList+0xc8>)
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8fc:	429a      	cmp	r2, r3
 800a8fe:	d802      	bhi.n	800a906 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a900:	4a1f      	ldr	r2, [pc, #124]	; (800a980 <prvAddNewTaskToReadyList+0xc8>)
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a906:	4b20      	ldr	r3, [pc, #128]	; (800a988 <prvAddNewTaskToReadyList+0xd0>)
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	3301      	adds	r3, #1
 800a90c:	4a1e      	ldr	r2, [pc, #120]	; (800a988 <prvAddNewTaskToReadyList+0xd0>)
 800a90e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a910:	4b1d      	ldr	r3, [pc, #116]	; (800a988 <prvAddNewTaskToReadyList+0xd0>)
 800a912:	681a      	ldr	r2, [r3, #0]
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a91c:	4b1b      	ldr	r3, [pc, #108]	; (800a98c <prvAddNewTaskToReadyList+0xd4>)
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	429a      	cmp	r2, r3
 800a922:	d903      	bls.n	800a92c <prvAddNewTaskToReadyList+0x74>
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a928:	4a18      	ldr	r2, [pc, #96]	; (800a98c <prvAddNewTaskToReadyList+0xd4>)
 800a92a:	6013      	str	r3, [r2, #0]
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a930:	4613      	mov	r3, r2
 800a932:	009b      	lsls	r3, r3, #2
 800a934:	4413      	add	r3, r2
 800a936:	009b      	lsls	r3, r3, #2
 800a938:	4a15      	ldr	r2, [pc, #84]	; (800a990 <prvAddNewTaskToReadyList+0xd8>)
 800a93a:	441a      	add	r2, r3
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	3304      	adds	r3, #4
 800a940:	4619      	mov	r1, r3
 800a942:	4610      	mov	r0, r2
 800a944:	f7ff f8fd 	bl	8009b42 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a948:	f001 fa44 	bl	800bdd4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a94c:	4b0d      	ldr	r3, [pc, #52]	; (800a984 <prvAddNewTaskToReadyList+0xcc>)
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	2b00      	cmp	r3, #0
 800a952:	d00e      	beq.n	800a972 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a954:	4b0a      	ldr	r3, [pc, #40]	; (800a980 <prvAddNewTaskToReadyList+0xc8>)
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a95e:	429a      	cmp	r2, r3
 800a960:	d207      	bcs.n	800a972 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a962:	4b0c      	ldr	r3, [pc, #48]	; (800a994 <prvAddNewTaskToReadyList+0xdc>)
 800a964:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a968:	601a      	str	r2, [r3, #0]
 800a96a:	f3bf 8f4f 	dsb	sy
 800a96e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a972:	bf00      	nop
 800a974:	3708      	adds	r7, #8
 800a976:	46bd      	mov	sp, r7
 800a978:	bd80      	pop	{r7, pc}
 800a97a:	bf00      	nop
 800a97c:	24000cf4 	.word	0x24000cf4
 800a980:	24000820 	.word	0x24000820
 800a984:	24000d00 	.word	0x24000d00
 800a988:	24000d10 	.word	0x24000d10
 800a98c:	24000cfc 	.word	0x24000cfc
 800a990:	24000824 	.word	0x24000824
 800a994:	e000ed04 	.word	0xe000ed04

0800a998 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a998:	b580      	push	{r7, lr}
 800a99a:	b084      	sub	sp, #16
 800a99c:	af00      	add	r7, sp, #0
 800a99e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a9a0:	2300      	movs	r3, #0
 800a9a2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d017      	beq.n	800a9da <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a9aa:	4b13      	ldr	r3, [pc, #76]	; (800a9f8 <vTaskDelay+0x60>)
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d00a      	beq.n	800a9c8 <vTaskDelay+0x30>
	__asm volatile
 800a9b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9b6:	f383 8811 	msr	BASEPRI, r3
 800a9ba:	f3bf 8f6f 	isb	sy
 800a9be:	f3bf 8f4f 	dsb	sy
 800a9c2:	60bb      	str	r3, [r7, #8]
}
 800a9c4:	bf00      	nop
 800a9c6:	e7fe      	b.n	800a9c6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a9c8:	f000 f88a 	bl	800aae0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a9cc:	2100      	movs	r1, #0
 800a9ce:	6878      	ldr	r0, [r7, #4]
 800a9d0:	f000 fcfe 	bl	800b3d0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a9d4:	f000 f892 	bl	800aafc <xTaskResumeAll>
 800a9d8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d107      	bne.n	800a9f0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800a9e0:	4b06      	ldr	r3, [pc, #24]	; (800a9fc <vTaskDelay+0x64>)
 800a9e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a9e6:	601a      	str	r2, [r3, #0]
 800a9e8:	f3bf 8f4f 	dsb	sy
 800a9ec:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a9f0:	bf00      	nop
 800a9f2:	3710      	adds	r7, #16
 800a9f4:	46bd      	mov	sp, r7
 800a9f6:	bd80      	pop	{r7, pc}
 800a9f8:	24000d1c 	.word	0x24000d1c
 800a9fc:	e000ed04 	.word	0xe000ed04

0800aa00 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800aa00:	b580      	push	{r7, lr}
 800aa02:	b08a      	sub	sp, #40	; 0x28
 800aa04:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800aa06:	2300      	movs	r3, #0
 800aa08:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800aa0a:	2300      	movs	r3, #0
 800aa0c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800aa0e:	463a      	mov	r2, r7
 800aa10:	1d39      	adds	r1, r7, #4
 800aa12:	f107 0308 	add.w	r3, r7, #8
 800aa16:	4618      	mov	r0, r3
 800aa18:	f7ff f832 	bl	8009a80 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800aa1c:	6839      	ldr	r1, [r7, #0]
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	68ba      	ldr	r2, [r7, #8]
 800aa22:	9202      	str	r2, [sp, #8]
 800aa24:	9301      	str	r3, [sp, #4]
 800aa26:	2300      	movs	r3, #0
 800aa28:	9300      	str	r3, [sp, #0]
 800aa2a:	2300      	movs	r3, #0
 800aa2c:	460a      	mov	r2, r1
 800aa2e:	4924      	ldr	r1, [pc, #144]	; (800aac0 <vTaskStartScheduler+0xc0>)
 800aa30:	4824      	ldr	r0, [pc, #144]	; (800aac4 <vTaskStartScheduler+0xc4>)
 800aa32:	f7ff fdf9 	bl	800a628 <xTaskCreateStatic>
 800aa36:	4603      	mov	r3, r0
 800aa38:	4a23      	ldr	r2, [pc, #140]	; (800aac8 <vTaskStartScheduler+0xc8>)
 800aa3a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800aa3c:	4b22      	ldr	r3, [pc, #136]	; (800aac8 <vTaskStartScheduler+0xc8>)
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d002      	beq.n	800aa4a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800aa44:	2301      	movs	r3, #1
 800aa46:	617b      	str	r3, [r7, #20]
 800aa48:	e001      	b.n	800aa4e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800aa4a:	2300      	movs	r3, #0
 800aa4c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800aa4e:	697b      	ldr	r3, [r7, #20]
 800aa50:	2b01      	cmp	r3, #1
 800aa52:	d102      	bne.n	800aa5a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800aa54:	f000 fd10 	bl	800b478 <xTimerCreateTimerTask>
 800aa58:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800aa5a:	697b      	ldr	r3, [r7, #20]
 800aa5c:	2b01      	cmp	r3, #1
 800aa5e:	d11b      	bne.n	800aa98 <vTaskStartScheduler+0x98>
	__asm volatile
 800aa60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa64:	f383 8811 	msr	BASEPRI, r3
 800aa68:	f3bf 8f6f 	isb	sy
 800aa6c:	f3bf 8f4f 	dsb	sy
 800aa70:	613b      	str	r3, [r7, #16]
}
 800aa72:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800aa74:	4b15      	ldr	r3, [pc, #84]	; (800aacc <vTaskStartScheduler+0xcc>)
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	3354      	adds	r3, #84	; 0x54
 800aa7a:	4a15      	ldr	r2, [pc, #84]	; (800aad0 <vTaskStartScheduler+0xd0>)
 800aa7c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800aa7e:	4b15      	ldr	r3, [pc, #84]	; (800aad4 <vTaskStartScheduler+0xd4>)
 800aa80:	f04f 32ff 	mov.w	r2, #4294967295
 800aa84:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800aa86:	4b14      	ldr	r3, [pc, #80]	; (800aad8 <vTaskStartScheduler+0xd8>)
 800aa88:	2201      	movs	r2, #1
 800aa8a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800aa8c:	4b13      	ldr	r3, [pc, #76]	; (800aadc <vTaskStartScheduler+0xdc>)
 800aa8e:	2200      	movs	r2, #0
 800aa90:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800aa92:	f001 f8cd 	bl	800bc30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800aa96:	e00e      	b.n	800aab6 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800aa98:	697b      	ldr	r3, [r7, #20]
 800aa9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa9e:	d10a      	bne.n	800aab6 <vTaskStartScheduler+0xb6>
	__asm volatile
 800aaa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aaa4:	f383 8811 	msr	BASEPRI, r3
 800aaa8:	f3bf 8f6f 	isb	sy
 800aaac:	f3bf 8f4f 	dsb	sy
 800aab0:	60fb      	str	r3, [r7, #12]
}
 800aab2:	bf00      	nop
 800aab4:	e7fe      	b.n	800aab4 <vTaskStartScheduler+0xb4>
}
 800aab6:	bf00      	nop
 800aab8:	3718      	adds	r7, #24
 800aaba:	46bd      	mov	sp, r7
 800aabc:	bd80      	pop	{r7, pc}
 800aabe:	bf00      	nop
 800aac0:	0800c618 	.word	0x0800c618
 800aac4:	0800b105 	.word	0x0800b105
 800aac8:	24000d18 	.word	0x24000d18
 800aacc:	24000820 	.word	0x24000820
 800aad0:	24000014 	.word	0x24000014
 800aad4:	24000d14 	.word	0x24000d14
 800aad8:	24000d00 	.word	0x24000d00
 800aadc:	24000cf8 	.word	0x24000cf8

0800aae0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800aae0:	b480      	push	{r7}
 800aae2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800aae4:	4b04      	ldr	r3, [pc, #16]	; (800aaf8 <vTaskSuspendAll+0x18>)
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	3301      	adds	r3, #1
 800aaea:	4a03      	ldr	r2, [pc, #12]	; (800aaf8 <vTaskSuspendAll+0x18>)
 800aaec:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800aaee:	bf00      	nop
 800aaf0:	46bd      	mov	sp, r7
 800aaf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaf6:	4770      	bx	lr
 800aaf8:	24000d1c 	.word	0x24000d1c

0800aafc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800aafc:	b580      	push	{r7, lr}
 800aafe:	b084      	sub	sp, #16
 800ab00:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800ab02:	2300      	movs	r3, #0
 800ab04:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800ab06:	2300      	movs	r3, #0
 800ab08:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800ab0a:	4b42      	ldr	r3, [pc, #264]	; (800ac14 <xTaskResumeAll+0x118>)
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d10a      	bne.n	800ab28 <xTaskResumeAll+0x2c>
	__asm volatile
 800ab12:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab16:	f383 8811 	msr	BASEPRI, r3
 800ab1a:	f3bf 8f6f 	isb	sy
 800ab1e:	f3bf 8f4f 	dsb	sy
 800ab22:	603b      	str	r3, [r7, #0]
}
 800ab24:	bf00      	nop
 800ab26:	e7fe      	b.n	800ab26 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800ab28:	f001 f924 	bl	800bd74 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800ab2c:	4b39      	ldr	r3, [pc, #228]	; (800ac14 <xTaskResumeAll+0x118>)
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	3b01      	subs	r3, #1
 800ab32:	4a38      	ldr	r2, [pc, #224]	; (800ac14 <xTaskResumeAll+0x118>)
 800ab34:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ab36:	4b37      	ldr	r3, [pc, #220]	; (800ac14 <xTaskResumeAll+0x118>)
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d162      	bne.n	800ac04 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800ab3e:	4b36      	ldr	r3, [pc, #216]	; (800ac18 <xTaskResumeAll+0x11c>)
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d05e      	beq.n	800ac04 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ab46:	e02f      	b.n	800aba8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ab48:	4b34      	ldr	r3, [pc, #208]	; (800ac1c <xTaskResumeAll+0x120>)
 800ab4a:	68db      	ldr	r3, [r3, #12]
 800ab4c:	68db      	ldr	r3, [r3, #12]
 800ab4e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	3318      	adds	r3, #24
 800ab54:	4618      	mov	r0, r3
 800ab56:	f7ff f851 	bl	8009bfc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	3304      	adds	r3, #4
 800ab5e:	4618      	mov	r0, r3
 800ab60:	f7ff f84c 	bl	8009bfc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab68:	4b2d      	ldr	r3, [pc, #180]	; (800ac20 <xTaskResumeAll+0x124>)
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	429a      	cmp	r2, r3
 800ab6e:	d903      	bls.n	800ab78 <xTaskResumeAll+0x7c>
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab74:	4a2a      	ldr	r2, [pc, #168]	; (800ac20 <xTaskResumeAll+0x124>)
 800ab76:	6013      	str	r3, [r2, #0]
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab7c:	4613      	mov	r3, r2
 800ab7e:	009b      	lsls	r3, r3, #2
 800ab80:	4413      	add	r3, r2
 800ab82:	009b      	lsls	r3, r3, #2
 800ab84:	4a27      	ldr	r2, [pc, #156]	; (800ac24 <xTaskResumeAll+0x128>)
 800ab86:	441a      	add	r2, r3
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	3304      	adds	r3, #4
 800ab8c:	4619      	mov	r1, r3
 800ab8e:	4610      	mov	r0, r2
 800ab90:	f7fe ffd7 	bl	8009b42 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab98:	4b23      	ldr	r3, [pc, #140]	; (800ac28 <xTaskResumeAll+0x12c>)
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab9e:	429a      	cmp	r2, r3
 800aba0:	d302      	bcc.n	800aba8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800aba2:	4b22      	ldr	r3, [pc, #136]	; (800ac2c <xTaskResumeAll+0x130>)
 800aba4:	2201      	movs	r2, #1
 800aba6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800aba8:	4b1c      	ldr	r3, [pc, #112]	; (800ac1c <xTaskResumeAll+0x120>)
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	2b00      	cmp	r3, #0
 800abae:	d1cb      	bne.n	800ab48 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d001      	beq.n	800abba <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800abb6:	f000 fb5f 	bl	800b278 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800abba:	4b1d      	ldr	r3, [pc, #116]	; (800ac30 <xTaskResumeAll+0x134>)
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d010      	beq.n	800abe8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800abc6:	f000 f847 	bl	800ac58 <xTaskIncrementTick>
 800abca:	4603      	mov	r3, r0
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d002      	beq.n	800abd6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800abd0:	4b16      	ldr	r3, [pc, #88]	; (800ac2c <xTaskResumeAll+0x130>)
 800abd2:	2201      	movs	r2, #1
 800abd4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	3b01      	subs	r3, #1
 800abda:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	2b00      	cmp	r3, #0
 800abe0:	d1f1      	bne.n	800abc6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800abe2:	4b13      	ldr	r3, [pc, #76]	; (800ac30 <xTaskResumeAll+0x134>)
 800abe4:	2200      	movs	r2, #0
 800abe6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800abe8:	4b10      	ldr	r3, [pc, #64]	; (800ac2c <xTaskResumeAll+0x130>)
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	2b00      	cmp	r3, #0
 800abee:	d009      	beq.n	800ac04 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800abf0:	2301      	movs	r3, #1
 800abf2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800abf4:	4b0f      	ldr	r3, [pc, #60]	; (800ac34 <xTaskResumeAll+0x138>)
 800abf6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800abfa:	601a      	str	r2, [r3, #0]
 800abfc:	f3bf 8f4f 	dsb	sy
 800ac00:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ac04:	f001 f8e6 	bl	800bdd4 <vPortExitCritical>

	return xAlreadyYielded;
 800ac08:	68bb      	ldr	r3, [r7, #8]
}
 800ac0a:	4618      	mov	r0, r3
 800ac0c:	3710      	adds	r7, #16
 800ac0e:	46bd      	mov	sp, r7
 800ac10:	bd80      	pop	{r7, pc}
 800ac12:	bf00      	nop
 800ac14:	24000d1c 	.word	0x24000d1c
 800ac18:	24000cf4 	.word	0x24000cf4
 800ac1c:	24000cb4 	.word	0x24000cb4
 800ac20:	24000cfc 	.word	0x24000cfc
 800ac24:	24000824 	.word	0x24000824
 800ac28:	24000820 	.word	0x24000820
 800ac2c:	24000d08 	.word	0x24000d08
 800ac30:	24000d04 	.word	0x24000d04
 800ac34:	e000ed04 	.word	0xe000ed04

0800ac38 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800ac38:	b480      	push	{r7}
 800ac3a:	b083      	sub	sp, #12
 800ac3c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800ac3e:	4b05      	ldr	r3, [pc, #20]	; (800ac54 <xTaskGetTickCount+0x1c>)
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800ac44:	687b      	ldr	r3, [r7, #4]
}
 800ac46:	4618      	mov	r0, r3
 800ac48:	370c      	adds	r7, #12
 800ac4a:	46bd      	mov	sp, r7
 800ac4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac50:	4770      	bx	lr
 800ac52:	bf00      	nop
 800ac54:	24000cf8 	.word	0x24000cf8

0800ac58 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ac58:	b580      	push	{r7, lr}
 800ac5a:	b086      	sub	sp, #24
 800ac5c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800ac5e:	2300      	movs	r3, #0
 800ac60:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ac62:	4b4f      	ldr	r3, [pc, #316]	; (800ada0 <xTaskIncrementTick+0x148>)
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	f040 808f 	bne.w	800ad8a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ac6c:	4b4d      	ldr	r3, [pc, #308]	; (800ada4 <xTaskIncrementTick+0x14c>)
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	3301      	adds	r3, #1
 800ac72:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ac74:	4a4b      	ldr	r2, [pc, #300]	; (800ada4 <xTaskIncrementTick+0x14c>)
 800ac76:	693b      	ldr	r3, [r7, #16]
 800ac78:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ac7a:	693b      	ldr	r3, [r7, #16]
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d120      	bne.n	800acc2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800ac80:	4b49      	ldr	r3, [pc, #292]	; (800ada8 <xTaskIncrementTick+0x150>)
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d00a      	beq.n	800aca0 <xTaskIncrementTick+0x48>
	__asm volatile
 800ac8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac8e:	f383 8811 	msr	BASEPRI, r3
 800ac92:	f3bf 8f6f 	isb	sy
 800ac96:	f3bf 8f4f 	dsb	sy
 800ac9a:	603b      	str	r3, [r7, #0]
}
 800ac9c:	bf00      	nop
 800ac9e:	e7fe      	b.n	800ac9e <xTaskIncrementTick+0x46>
 800aca0:	4b41      	ldr	r3, [pc, #260]	; (800ada8 <xTaskIncrementTick+0x150>)
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	60fb      	str	r3, [r7, #12]
 800aca6:	4b41      	ldr	r3, [pc, #260]	; (800adac <xTaskIncrementTick+0x154>)
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	4a3f      	ldr	r2, [pc, #252]	; (800ada8 <xTaskIncrementTick+0x150>)
 800acac:	6013      	str	r3, [r2, #0]
 800acae:	4a3f      	ldr	r2, [pc, #252]	; (800adac <xTaskIncrementTick+0x154>)
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	6013      	str	r3, [r2, #0]
 800acb4:	4b3e      	ldr	r3, [pc, #248]	; (800adb0 <xTaskIncrementTick+0x158>)
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	3301      	adds	r3, #1
 800acba:	4a3d      	ldr	r2, [pc, #244]	; (800adb0 <xTaskIncrementTick+0x158>)
 800acbc:	6013      	str	r3, [r2, #0]
 800acbe:	f000 fadb 	bl	800b278 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800acc2:	4b3c      	ldr	r3, [pc, #240]	; (800adb4 <xTaskIncrementTick+0x15c>)
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	693a      	ldr	r2, [r7, #16]
 800acc8:	429a      	cmp	r2, r3
 800acca:	d349      	bcc.n	800ad60 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800accc:	4b36      	ldr	r3, [pc, #216]	; (800ada8 <xTaskIncrementTick+0x150>)
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d104      	bne.n	800ace0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800acd6:	4b37      	ldr	r3, [pc, #220]	; (800adb4 <xTaskIncrementTick+0x15c>)
 800acd8:	f04f 32ff 	mov.w	r2, #4294967295
 800acdc:	601a      	str	r2, [r3, #0]
					break;
 800acde:	e03f      	b.n	800ad60 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ace0:	4b31      	ldr	r3, [pc, #196]	; (800ada8 <xTaskIncrementTick+0x150>)
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	68db      	ldr	r3, [r3, #12]
 800ace6:	68db      	ldr	r3, [r3, #12]
 800ace8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800acea:	68bb      	ldr	r3, [r7, #8]
 800acec:	685b      	ldr	r3, [r3, #4]
 800acee:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800acf0:	693a      	ldr	r2, [r7, #16]
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	429a      	cmp	r2, r3
 800acf6:	d203      	bcs.n	800ad00 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800acf8:	4a2e      	ldr	r2, [pc, #184]	; (800adb4 <xTaskIncrementTick+0x15c>)
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800acfe:	e02f      	b.n	800ad60 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ad00:	68bb      	ldr	r3, [r7, #8]
 800ad02:	3304      	adds	r3, #4
 800ad04:	4618      	mov	r0, r3
 800ad06:	f7fe ff79 	bl	8009bfc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ad0a:	68bb      	ldr	r3, [r7, #8]
 800ad0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d004      	beq.n	800ad1c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ad12:	68bb      	ldr	r3, [r7, #8]
 800ad14:	3318      	adds	r3, #24
 800ad16:	4618      	mov	r0, r3
 800ad18:	f7fe ff70 	bl	8009bfc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ad1c:	68bb      	ldr	r3, [r7, #8]
 800ad1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad20:	4b25      	ldr	r3, [pc, #148]	; (800adb8 <xTaskIncrementTick+0x160>)
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	429a      	cmp	r2, r3
 800ad26:	d903      	bls.n	800ad30 <xTaskIncrementTick+0xd8>
 800ad28:	68bb      	ldr	r3, [r7, #8]
 800ad2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad2c:	4a22      	ldr	r2, [pc, #136]	; (800adb8 <xTaskIncrementTick+0x160>)
 800ad2e:	6013      	str	r3, [r2, #0]
 800ad30:	68bb      	ldr	r3, [r7, #8]
 800ad32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad34:	4613      	mov	r3, r2
 800ad36:	009b      	lsls	r3, r3, #2
 800ad38:	4413      	add	r3, r2
 800ad3a:	009b      	lsls	r3, r3, #2
 800ad3c:	4a1f      	ldr	r2, [pc, #124]	; (800adbc <xTaskIncrementTick+0x164>)
 800ad3e:	441a      	add	r2, r3
 800ad40:	68bb      	ldr	r3, [r7, #8]
 800ad42:	3304      	adds	r3, #4
 800ad44:	4619      	mov	r1, r3
 800ad46:	4610      	mov	r0, r2
 800ad48:	f7fe fefb 	bl	8009b42 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ad4c:	68bb      	ldr	r3, [r7, #8]
 800ad4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad50:	4b1b      	ldr	r3, [pc, #108]	; (800adc0 <xTaskIncrementTick+0x168>)
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad56:	429a      	cmp	r2, r3
 800ad58:	d3b8      	bcc.n	800accc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800ad5a:	2301      	movs	r3, #1
 800ad5c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ad5e:	e7b5      	b.n	800accc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ad60:	4b17      	ldr	r3, [pc, #92]	; (800adc0 <xTaskIncrementTick+0x168>)
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad66:	4915      	ldr	r1, [pc, #84]	; (800adbc <xTaskIncrementTick+0x164>)
 800ad68:	4613      	mov	r3, r2
 800ad6a:	009b      	lsls	r3, r3, #2
 800ad6c:	4413      	add	r3, r2
 800ad6e:	009b      	lsls	r3, r3, #2
 800ad70:	440b      	add	r3, r1
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	2b01      	cmp	r3, #1
 800ad76:	d901      	bls.n	800ad7c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800ad78:	2301      	movs	r3, #1
 800ad7a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800ad7c:	4b11      	ldr	r3, [pc, #68]	; (800adc4 <xTaskIncrementTick+0x16c>)
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	d007      	beq.n	800ad94 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800ad84:	2301      	movs	r3, #1
 800ad86:	617b      	str	r3, [r7, #20]
 800ad88:	e004      	b.n	800ad94 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800ad8a:	4b0f      	ldr	r3, [pc, #60]	; (800adc8 <xTaskIncrementTick+0x170>)
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	3301      	adds	r3, #1
 800ad90:	4a0d      	ldr	r2, [pc, #52]	; (800adc8 <xTaskIncrementTick+0x170>)
 800ad92:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800ad94:	697b      	ldr	r3, [r7, #20]
}
 800ad96:	4618      	mov	r0, r3
 800ad98:	3718      	adds	r7, #24
 800ad9a:	46bd      	mov	sp, r7
 800ad9c:	bd80      	pop	{r7, pc}
 800ad9e:	bf00      	nop
 800ada0:	24000d1c 	.word	0x24000d1c
 800ada4:	24000cf8 	.word	0x24000cf8
 800ada8:	24000cac 	.word	0x24000cac
 800adac:	24000cb0 	.word	0x24000cb0
 800adb0:	24000d0c 	.word	0x24000d0c
 800adb4:	24000d14 	.word	0x24000d14
 800adb8:	24000cfc 	.word	0x24000cfc
 800adbc:	24000824 	.word	0x24000824
 800adc0:	24000820 	.word	0x24000820
 800adc4:	24000d08 	.word	0x24000d08
 800adc8:	24000d04 	.word	0x24000d04

0800adcc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800adcc:	b480      	push	{r7}
 800adce:	b085      	sub	sp, #20
 800add0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800add2:	4b2a      	ldr	r3, [pc, #168]	; (800ae7c <vTaskSwitchContext+0xb0>)
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	2b00      	cmp	r3, #0
 800add8:	d003      	beq.n	800ade2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800adda:	4b29      	ldr	r3, [pc, #164]	; (800ae80 <vTaskSwitchContext+0xb4>)
 800addc:	2201      	movs	r2, #1
 800adde:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800ade0:	e046      	b.n	800ae70 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800ade2:	4b27      	ldr	r3, [pc, #156]	; (800ae80 <vTaskSwitchContext+0xb4>)
 800ade4:	2200      	movs	r2, #0
 800ade6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ade8:	4b26      	ldr	r3, [pc, #152]	; (800ae84 <vTaskSwitchContext+0xb8>)
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	60fb      	str	r3, [r7, #12]
 800adee:	e010      	b.n	800ae12 <vTaskSwitchContext+0x46>
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d10a      	bne.n	800ae0c <vTaskSwitchContext+0x40>
	__asm volatile
 800adf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800adfa:	f383 8811 	msr	BASEPRI, r3
 800adfe:	f3bf 8f6f 	isb	sy
 800ae02:	f3bf 8f4f 	dsb	sy
 800ae06:	607b      	str	r3, [r7, #4]
}
 800ae08:	bf00      	nop
 800ae0a:	e7fe      	b.n	800ae0a <vTaskSwitchContext+0x3e>
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	3b01      	subs	r3, #1
 800ae10:	60fb      	str	r3, [r7, #12]
 800ae12:	491d      	ldr	r1, [pc, #116]	; (800ae88 <vTaskSwitchContext+0xbc>)
 800ae14:	68fa      	ldr	r2, [r7, #12]
 800ae16:	4613      	mov	r3, r2
 800ae18:	009b      	lsls	r3, r3, #2
 800ae1a:	4413      	add	r3, r2
 800ae1c:	009b      	lsls	r3, r3, #2
 800ae1e:	440b      	add	r3, r1
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d0e4      	beq.n	800adf0 <vTaskSwitchContext+0x24>
 800ae26:	68fa      	ldr	r2, [r7, #12]
 800ae28:	4613      	mov	r3, r2
 800ae2a:	009b      	lsls	r3, r3, #2
 800ae2c:	4413      	add	r3, r2
 800ae2e:	009b      	lsls	r3, r3, #2
 800ae30:	4a15      	ldr	r2, [pc, #84]	; (800ae88 <vTaskSwitchContext+0xbc>)
 800ae32:	4413      	add	r3, r2
 800ae34:	60bb      	str	r3, [r7, #8]
 800ae36:	68bb      	ldr	r3, [r7, #8]
 800ae38:	685b      	ldr	r3, [r3, #4]
 800ae3a:	685a      	ldr	r2, [r3, #4]
 800ae3c:	68bb      	ldr	r3, [r7, #8]
 800ae3e:	605a      	str	r2, [r3, #4]
 800ae40:	68bb      	ldr	r3, [r7, #8]
 800ae42:	685a      	ldr	r2, [r3, #4]
 800ae44:	68bb      	ldr	r3, [r7, #8]
 800ae46:	3308      	adds	r3, #8
 800ae48:	429a      	cmp	r2, r3
 800ae4a:	d104      	bne.n	800ae56 <vTaskSwitchContext+0x8a>
 800ae4c:	68bb      	ldr	r3, [r7, #8]
 800ae4e:	685b      	ldr	r3, [r3, #4]
 800ae50:	685a      	ldr	r2, [r3, #4]
 800ae52:	68bb      	ldr	r3, [r7, #8]
 800ae54:	605a      	str	r2, [r3, #4]
 800ae56:	68bb      	ldr	r3, [r7, #8]
 800ae58:	685b      	ldr	r3, [r3, #4]
 800ae5a:	68db      	ldr	r3, [r3, #12]
 800ae5c:	4a0b      	ldr	r2, [pc, #44]	; (800ae8c <vTaskSwitchContext+0xc0>)
 800ae5e:	6013      	str	r3, [r2, #0]
 800ae60:	4a08      	ldr	r2, [pc, #32]	; (800ae84 <vTaskSwitchContext+0xb8>)
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800ae66:	4b09      	ldr	r3, [pc, #36]	; (800ae8c <vTaskSwitchContext+0xc0>)
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	3354      	adds	r3, #84	; 0x54
 800ae6c:	4a08      	ldr	r2, [pc, #32]	; (800ae90 <vTaskSwitchContext+0xc4>)
 800ae6e:	6013      	str	r3, [r2, #0]
}
 800ae70:	bf00      	nop
 800ae72:	3714      	adds	r7, #20
 800ae74:	46bd      	mov	sp, r7
 800ae76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae7a:	4770      	bx	lr
 800ae7c:	24000d1c 	.word	0x24000d1c
 800ae80:	24000d08 	.word	0x24000d08
 800ae84:	24000cfc 	.word	0x24000cfc
 800ae88:	24000824 	.word	0x24000824
 800ae8c:	24000820 	.word	0x24000820
 800ae90:	24000014 	.word	0x24000014

0800ae94 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800ae94:	b580      	push	{r7, lr}
 800ae96:	b084      	sub	sp, #16
 800ae98:	af00      	add	r7, sp, #0
 800ae9a:	6078      	str	r0, [r7, #4]
 800ae9c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d10a      	bne.n	800aeba <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800aea4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aea8:	f383 8811 	msr	BASEPRI, r3
 800aeac:	f3bf 8f6f 	isb	sy
 800aeb0:	f3bf 8f4f 	dsb	sy
 800aeb4:	60fb      	str	r3, [r7, #12]
}
 800aeb6:	bf00      	nop
 800aeb8:	e7fe      	b.n	800aeb8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800aeba:	4b07      	ldr	r3, [pc, #28]	; (800aed8 <vTaskPlaceOnEventList+0x44>)
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	3318      	adds	r3, #24
 800aec0:	4619      	mov	r1, r3
 800aec2:	6878      	ldr	r0, [r7, #4]
 800aec4:	f7fe fe61 	bl	8009b8a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800aec8:	2101      	movs	r1, #1
 800aeca:	6838      	ldr	r0, [r7, #0]
 800aecc:	f000 fa80 	bl	800b3d0 <prvAddCurrentTaskToDelayedList>
}
 800aed0:	bf00      	nop
 800aed2:	3710      	adds	r7, #16
 800aed4:	46bd      	mov	sp, r7
 800aed6:	bd80      	pop	{r7, pc}
 800aed8:	24000820 	.word	0x24000820

0800aedc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800aedc:	b580      	push	{r7, lr}
 800aede:	b086      	sub	sp, #24
 800aee0:	af00      	add	r7, sp, #0
 800aee2:	60f8      	str	r0, [r7, #12]
 800aee4:	60b9      	str	r1, [r7, #8]
 800aee6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d10a      	bne.n	800af04 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800aeee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aef2:	f383 8811 	msr	BASEPRI, r3
 800aef6:	f3bf 8f6f 	isb	sy
 800aefa:	f3bf 8f4f 	dsb	sy
 800aefe:	617b      	str	r3, [r7, #20]
}
 800af00:	bf00      	nop
 800af02:	e7fe      	b.n	800af02 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800af04:	4b0a      	ldr	r3, [pc, #40]	; (800af30 <vTaskPlaceOnEventListRestricted+0x54>)
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	3318      	adds	r3, #24
 800af0a:	4619      	mov	r1, r3
 800af0c:	68f8      	ldr	r0, [r7, #12]
 800af0e:	f7fe fe18 	bl	8009b42 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	2b00      	cmp	r3, #0
 800af16:	d002      	beq.n	800af1e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800af18:	f04f 33ff 	mov.w	r3, #4294967295
 800af1c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800af1e:	6879      	ldr	r1, [r7, #4]
 800af20:	68b8      	ldr	r0, [r7, #8]
 800af22:	f000 fa55 	bl	800b3d0 <prvAddCurrentTaskToDelayedList>
	}
 800af26:	bf00      	nop
 800af28:	3718      	adds	r7, #24
 800af2a:	46bd      	mov	sp, r7
 800af2c:	bd80      	pop	{r7, pc}
 800af2e:	bf00      	nop
 800af30:	24000820 	.word	0x24000820

0800af34 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800af34:	b580      	push	{r7, lr}
 800af36:	b086      	sub	sp, #24
 800af38:	af00      	add	r7, sp, #0
 800af3a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	68db      	ldr	r3, [r3, #12]
 800af40:	68db      	ldr	r3, [r3, #12]
 800af42:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800af44:	693b      	ldr	r3, [r7, #16]
 800af46:	2b00      	cmp	r3, #0
 800af48:	d10a      	bne.n	800af60 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800af4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af4e:	f383 8811 	msr	BASEPRI, r3
 800af52:	f3bf 8f6f 	isb	sy
 800af56:	f3bf 8f4f 	dsb	sy
 800af5a:	60fb      	str	r3, [r7, #12]
}
 800af5c:	bf00      	nop
 800af5e:	e7fe      	b.n	800af5e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800af60:	693b      	ldr	r3, [r7, #16]
 800af62:	3318      	adds	r3, #24
 800af64:	4618      	mov	r0, r3
 800af66:	f7fe fe49 	bl	8009bfc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800af6a:	4b1e      	ldr	r3, [pc, #120]	; (800afe4 <xTaskRemoveFromEventList+0xb0>)
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d11d      	bne.n	800afae <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800af72:	693b      	ldr	r3, [r7, #16]
 800af74:	3304      	adds	r3, #4
 800af76:	4618      	mov	r0, r3
 800af78:	f7fe fe40 	bl	8009bfc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800af7c:	693b      	ldr	r3, [r7, #16]
 800af7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800af80:	4b19      	ldr	r3, [pc, #100]	; (800afe8 <xTaskRemoveFromEventList+0xb4>)
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	429a      	cmp	r2, r3
 800af86:	d903      	bls.n	800af90 <xTaskRemoveFromEventList+0x5c>
 800af88:	693b      	ldr	r3, [r7, #16]
 800af8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af8c:	4a16      	ldr	r2, [pc, #88]	; (800afe8 <xTaskRemoveFromEventList+0xb4>)
 800af8e:	6013      	str	r3, [r2, #0]
 800af90:	693b      	ldr	r3, [r7, #16]
 800af92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800af94:	4613      	mov	r3, r2
 800af96:	009b      	lsls	r3, r3, #2
 800af98:	4413      	add	r3, r2
 800af9a:	009b      	lsls	r3, r3, #2
 800af9c:	4a13      	ldr	r2, [pc, #76]	; (800afec <xTaskRemoveFromEventList+0xb8>)
 800af9e:	441a      	add	r2, r3
 800afa0:	693b      	ldr	r3, [r7, #16]
 800afa2:	3304      	adds	r3, #4
 800afa4:	4619      	mov	r1, r3
 800afa6:	4610      	mov	r0, r2
 800afa8:	f7fe fdcb 	bl	8009b42 <vListInsertEnd>
 800afac:	e005      	b.n	800afba <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800afae:	693b      	ldr	r3, [r7, #16]
 800afb0:	3318      	adds	r3, #24
 800afb2:	4619      	mov	r1, r3
 800afb4:	480e      	ldr	r0, [pc, #56]	; (800aff0 <xTaskRemoveFromEventList+0xbc>)
 800afb6:	f7fe fdc4 	bl	8009b42 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800afba:	693b      	ldr	r3, [r7, #16]
 800afbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800afbe:	4b0d      	ldr	r3, [pc, #52]	; (800aff4 <xTaskRemoveFromEventList+0xc0>)
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800afc4:	429a      	cmp	r2, r3
 800afc6:	d905      	bls.n	800afd4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800afc8:	2301      	movs	r3, #1
 800afca:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800afcc:	4b0a      	ldr	r3, [pc, #40]	; (800aff8 <xTaskRemoveFromEventList+0xc4>)
 800afce:	2201      	movs	r2, #1
 800afd0:	601a      	str	r2, [r3, #0]
 800afd2:	e001      	b.n	800afd8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800afd4:	2300      	movs	r3, #0
 800afd6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800afd8:	697b      	ldr	r3, [r7, #20]
}
 800afda:	4618      	mov	r0, r3
 800afdc:	3718      	adds	r7, #24
 800afde:	46bd      	mov	sp, r7
 800afe0:	bd80      	pop	{r7, pc}
 800afe2:	bf00      	nop
 800afe4:	24000d1c 	.word	0x24000d1c
 800afe8:	24000cfc 	.word	0x24000cfc
 800afec:	24000824 	.word	0x24000824
 800aff0:	24000cb4 	.word	0x24000cb4
 800aff4:	24000820 	.word	0x24000820
 800aff8:	24000d08 	.word	0x24000d08

0800affc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800affc:	b480      	push	{r7}
 800affe:	b083      	sub	sp, #12
 800b000:	af00      	add	r7, sp, #0
 800b002:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b004:	4b06      	ldr	r3, [pc, #24]	; (800b020 <vTaskInternalSetTimeOutState+0x24>)
 800b006:	681a      	ldr	r2, [r3, #0]
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b00c:	4b05      	ldr	r3, [pc, #20]	; (800b024 <vTaskInternalSetTimeOutState+0x28>)
 800b00e:	681a      	ldr	r2, [r3, #0]
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	605a      	str	r2, [r3, #4]
}
 800b014:	bf00      	nop
 800b016:	370c      	adds	r7, #12
 800b018:	46bd      	mov	sp, r7
 800b01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b01e:	4770      	bx	lr
 800b020:	24000d0c 	.word	0x24000d0c
 800b024:	24000cf8 	.word	0x24000cf8

0800b028 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b028:	b580      	push	{r7, lr}
 800b02a:	b088      	sub	sp, #32
 800b02c:	af00      	add	r7, sp, #0
 800b02e:	6078      	str	r0, [r7, #4]
 800b030:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	2b00      	cmp	r3, #0
 800b036:	d10a      	bne.n	800b04e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800b038:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b03c:	f383 8811 	msr	BASEPRI, r3
 800b040:	f3bf 8f6f 	isb	sy
 800b044:	f3bf 8f4f 	dsb	sy
 800b048:	613b      	str	r3, [r7, #16]
}
 800b04a:	bf00      	nop
 800b04c:	e7fe      	b.n	800b04c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b04e:	683b      	ldr	r3, [r7, #0]
 800b050:	2b00      	cmp	r3, #0
 800b052:	d10a      	bne.n	800b06a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800b054:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b058:	f383 8811 	msr	BASEPRI, r3
 800b05c:	f3bf 8f6f 	isb	sy
 800b060:	f3bf 8f4f 	dsb	sy
 800b064:	60fb      	str	r3, [r7, #12]
}
 800b066:	bf00      	nop
 800b068:	e7fe      	b.n	800b068 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800b06a:	f000 fe83 	bl	800bd74 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b06e:	4b1d      	ldr	r3, [pc, #116]	; (800b0e4 <xTaskCheckForTimeOut+0xbc>)
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	685b      	ldr	r3, [r3, #4]
 800b078:	69ba      	ldr	r2, [r7, #24]
 800b07a:	1ad3      	subs	r3, r2, r3
 800b07c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b07e:	683b      	ldr	r3, [r7, #0]
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b086:	d102      	bne.n	800b08e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b088:	2300      	movs	r3, #0
 800b08a:	61fb      	str	r3, [r7, #28]
 800b08c:	e023      	b.n	800b0d6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	681a      	ldr	r2, [r3, #0]
 800b092:	4b15      	ldr	r3, [pc, #84]	; (800b0e8 <xTaskCheckForTimeOut+0xc0>)
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	429a      	cmp	r2, r3
 800b098:	d007      	beq.n	800b0aa <xTaskCheckForTimeOut+0x82>
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	685b      	ldr	r3, [r3, #4]
 800b09e:	69ba      	ldr	r2, [r7, #24]
 800b0a0:	429a      	cmp	r2, r3
 800b0a2:	d302      	bcc.n	800b0aa <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b0a4:	2301      	movs	r3, #1
 800b0a6:	61fb      	str	r3, [r7, #28]
 800b0a8:	e015      	b.n	800b0d6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b0aa:	683b      	ldr	r3, [r7, #0]
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	697a      	ldr	r2, [r7, #20]
 800b0b0:	429a      	cmp	r2, r3
 800b0b2:	d20b      	bcs.n	800b0cc <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b0b4:	683b      	ldr	r3, [r7, #0]
 800b0b6:	681a      	ldr	r2, [r3, #0]
 800b0b8:	697b      	ldr	r3, [r7, #20]
 800b0ba:	1ad2      	subs	r2, r2, r3
 800b0bc:	683b      	ldr	r3, [r7, #0]
 800b0be:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b0c0:	6878      	ldr	r0, [r7, #4]
 800b0c2:	f7ff ff9b 	bl	800affc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b0c6:	2300      	movs	r3, #0
 800b0c8:	61fb      	str	r3, [r7, #28]
 800b0ca:	e004      	b.n	800b0d6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800b0cc:	683b      	ldr	r3, [r7, #0]
 800b0ce:	2200      	movs	r2, #0
 800b0d0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b0d2:	2301      	movs	r3, #1
 800b0d4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b0d6:	f000 fe7d 	bl	800bdd4 <vPortExitCritical>

	return xReturn;
 800b0da:	69fb      	ldr	r3, [r7, #28]
}
 800b0dc:	4618      	mov	r0, r3
 800b0de:	3720      	adds	r7, #32
 800b0e0:	46bd      	mov	sp, r7
 800b0e2:	bd80      	pop	{r7, pc}
 800b0e4:	24000cf8 	.word	0x24000cf8
 800b0e8:	24000d0c 	.word	0x24000d0c

0800b0ec <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b0ec:	b480      	push	{r7}
 800b0ee:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b0f0:	4b03      	ldr	r3, [pc, #12]	; (800b100 <vTaskMissedYield+0x14>)
 800b0f2:	2201      	movs	r2, #1
 800b0f4:	601a      	str	r2, [r3, #0]
}
 800b0f6:	bf00      	nop
 800b0f8:	46bd      	mov	sp, r7
 800b0fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0fe:	4770      	bx	lr
 800b100:	24000d08 	.word	0x24000d08

0800b104 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b104:	b580      	push	{r7, lr}
 800b106:	b082      	sub	sp, #8
 800b108:	af00      	add	r7, sp, #0
 800b10a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b10c:	f000 f852 	bl	800b1b4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b110:	4b06      	ldr	r3, [pc, #24]	; (800b12c <prvIdleTask+0x28>)
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	2b01      	cmp	r3, #1
 800b116:	d9f9      	bls.n	800b10c <prvIdleTask+0x8>
			{
				taskYIELD();
 800b118:	4b05      	ldr	r3, [pc, #20]	; (800b130 <prvIdleTask+0x2c>)
 800b11a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b11e:	601a      	str	r2, [r3, #0]
 800b120:	f3bf 8f4f 	dsb	sy
 800b124:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b128:	e7f0      	b.n	800b10c <prvIdleTask+0x8>
 800b12a:	bf00      	nop
 800b12c:	24000824 	.word	0x24000824
 800b130:	e000ed04 	.word	0xe000ed04

0800b134 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b134:	b580      	push	{r7, lr}
 800b136:	b082      	sub	sp, #8
 800b138:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b13a:	2300      	movs	r3, #0
 800b13c:	607b      	str	r3, [r7, #4]
 800b13e:	e00c      	b.n	800b15a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b140:	687a      	ldr	r2, [r7, #4]
 800b142:	4613      	mov	r3, r2
 800b144:	009b      	lsls	r3, r3, #2
 800b146:	4413      	add	r3, r2
 800b148:	009b      	lsls	r3, r3, #2
 800b14a:	4a12      	ldr	r2, [pc, #72]	; (800b194 <prvInitialiseTaskLists+0x60>)
 800b14c:	4413      	add	r3, r2
 800b14e:	4618      	mov	r0, r3
 800b150:	f7fe fcca 	bl	8009ae8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	3301      	adds	r3, #1
 800b158:	607b      	str	r3, [r7, #4]
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	2b37      	cmp	r3, #55	; 0x37
 800b15e:	d9ef      	bls.n	800b140 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b160:	480d      	ldr	r0, [pc, #52]	; (800b198 <prvInitialiseTaskLists+0x64>)
 800b162:	f7fe fcc1 	bl	8009ae8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b166:	480d      	ldr	r0, [pc, #52]	; (800b19c <prvInitialiseTaskLists+0x68>)
 800b168:	f7fe fcbe 	bl	8009ae8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b16c:	480c      	ldr	r0, [pc, #48]	; (800b1a0 <prvInitialiseTaskLists+0x6c>)
 800b16e:	f7fe fcbb 	bl	8009ae8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b172:	480c      	ldr	r0, [pc, #48]	; (800b1a4 <prvInitialiseTaskLists+0x70>)
 800b174:	f7fe fcb8 	bl	8009ae8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b178:	480b      	ldr	r0, [pc, #44]	; (800b1a8 <prvInitialiseTaskLists+0x74>)
 800b17a:	f7fe fcb5 	bl	8009ae8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b17e:	4b0b      	ldr	r3, [pc, #44]	; (800b1ac <prvInitialiseTaskLists+0x78>)
 800b180:	4a05      	ldr	r2, [pc, #20]	; (800b198 <prvInitialiseTaskLists+0x64>)
 800b182:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b184:	4b0a      	ldr	r3, [pc, #40]	; (800b1b0 <prvInitialiseTaskLists+0x7c>)
 800b186:	4a05      	ldr	r2, [pc, #20]	; (800b19c <prvInitialiseTaskLists+0x68>)
 800b188:	601a      	str	r2, [r3, #0]
}
 800b18a:	bf00      	nop
 800b18c:	3708      	adds	r7, #8
 800b18e:	46bd      	mov	sp, r7
 800b190:	bd80      	pop	{r7, pc}
 800b192:	bf00      	nop
 800b194:	24000824 	.word	0x24000824
 800b198:	24000c84 	.word	0x24000c84
 800b19c:	24000c98 	.word	0x24000c98
 800b1a0:	24000cb4 	.word	0x24000cb4
 800b1a4:	24000cc8 	.word	0x24000cc8
 800b1a8:	24000ce0 	.word	0x24000ce0
 800b1ac:	24000cac 	.word	0x24000cac
 800b1b0:	24000cb0 	.word	0x24000cb0

0800b1b4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b1b4:	b580      	push	{r7, lr}
 800b1b6:	b082      	sub	sp, #8
 800b1b8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b1ba:	e019      	b.n	800b1f0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b1bc:	f000 fdda 	bl	800bd74 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b1c0:	4b10      	ldr	r3, [pc, #64]	; (800b204 <prvCheckTasksWaitingTermination+0x50>)
 800b1c2:	68db      	ldr	r3, [r3, #12]
 800b1c4:	68db      	ldr	r3, [r3, #12]
 800b1c6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	3304      	adds	r3, #4
 800b1cc:	4618      	mov	r0, r3
 800b1ce:	f7fe fd15 	bl	8009bfc <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b1d2:	4b0d      	ldr	r3, [pc, #52]	; (800b208 <prvCheckTasksWaitingTermination+0x54>)
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	3b01      	subs	r3, #1
 800b1d8:	4a0b      	ldr	r2, [pc, #44]	; (800b208 <prvCheckTasksWaitingTermination+0x54>)
 800b1da:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b1dc:	4b0b      	ldr	r3, [pc, #44]	; (800b20c <prvCheckTasksWaitingTermination+0x58>)
 800b1de:	681b      	ldr	r3, [r3, #0]
 800b1e0:	3b01      	subs	r3, #1
 800b1e2:	4a0a      	ldr	r2, [pc, #40]	; (800b20c <prvCheckTasksWaitingTermination+0x58>)
 800b1e4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b1e6:	f000 fdf5 	bl	800bdd4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b1ea:	6878      	ldr	r0, [r7, #4]
 800b1ec:	f000 f810 	bl	800b210 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b1f0:	4b06      	ldr	r3, [pc, #24]	; (800b20c <prvCheckTasksWaitingTermination+0x58>)
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d1e1      	bne.n	800b1bc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b1f8:	bf00      	nop
 800b1fa:	bf00      	nop
 800b1fc:	3708      	adds	r7, #8
 800b1fe:	46bd      	mov	sp, r7
 800b200:	bd80      	pop	{r7, pc}
 800b202:	bf00      	nop
 800b204:	24000cc8 	.word	0x24000cc8
 800b208:	24000cf4 	.word	0x24000cf4
 800b20c:	24000cdc 	.word	0x24000cdc

0800b210 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b210:	b580      	push	{r7, lr}
 800b212:	b084      	sub	sp, #16
 800b214:	af00      	add	r7, sp, #0
 800b216:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	3354      	adds	r3, #84	; 0x54
 800b21c:	4618      	mov	r0, r3
 800b21e:	f001 f8ff 	bl	800c420 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d108      	bne.n	800b23e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b230:	4618      	mov	r0, r3
 800b232:	f000 ff8d 	bl	800c150 <vPortFree>
				vPortFree( pxTCB );
 800b236:	6878      	ldr	r0, [r7, #4]
 800b238:	f000 ff8a 	bl	800c150 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b23c:	e018      	b.n	800b270 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800b244:	2b01      	cmp	r3, #1
 800b246:	d103      	bne.n	800b250 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800b248:	6878      	ldr	r0, [r7, #4]
 800b24a:	f000 ff81 	bl	800c150 <vPortFree>
	}
 800b24e:	e00f      	b.n	800b270 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800b256:	2b02      	cmp	r3, #2
 800b258:	d00a      	beq.n	800b270 <prvDeleteTCB+0x60>
	__asm volatile
 800b25a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b25e:	f383 8811 	msr	BASEPRI, r3
 800b262:	f3bf 8f6f 	isb	sy
 800b266:	f3bf 8f4f 	dsb	sy
 800b26a:	60fb      	str	r3, [r7, #12]
}
 800b26c:	bf00      	nop
 800b26e:	e7fe      	b.n	800b26e <prvDeleteTCB+0x5e>
	}
 800b270:	bf00      	nop
 800b272:	3710      	adds	r7, #16
 800b274:	46bd      	mov	sp, r7
 800b276:	bd80      	pop	{r7, pc}

0800b278 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b278:	b480      	push	{r7}
 800b27a:	b083      	sub	sp, #12
 800b27c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b27e:	4b0c      	ldr	r3, [pc, #48]	; (800b2b0 <prvResetNextTaskUnblockTime+0x38>)
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	2b00      	cmp	r3, #0
 800b286:	d104      	bne.n	800b292 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b288:	4b0a      	ldr	r3, [pc, #40]	; (800b2b4 <prvResetNextTaskUnblockTime+0x3c>)
 800b28a:	f04f 32ff 	mov.w	r2, #4294967295
 800b28e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b290:	e008      	b.n	800b2a4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b292:	4b07      	ldr	r3, [pc, #28]	; (800b2b0 <prvResetNextTaskUnblockTime+0x38>)
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	68db      	ldr	r3, [r3, #12]
 800b298:	68db      	ldr	r3, [r3, #12]
 800b29a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	685b      	ldr	r3, [r3, #4]
 800b2a0:	4a04      	ldr	r2, [pc, #16]	; (800b2b4 <prvResetNextTaskUnblockTime+0x3c>)
 800b2a2:	6013      	str	r3, [r2, #0]
}
 800b2a4:	bf00      	nop
 800b2a6:	370c      	adds	r7, #12
 800b2a8:	46bd      	mov	sp, r7
 800b2aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ae:	4770      	bx	lr
 800b2b0:	24000cac 	.word	0x24000cac
 800b2b4:	24000d14 	.word	0x24000d14

0800b2b8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b2b8:	b480      	push	{r7}
 800b2ba:	b083      	sub	sp, #12
 800b2bc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b2be:	4b0b      	ldr	r3, [pc, #44]	; (800b2ec <xTaskGetSchedulerState+0x34>)
 800b2c0:	681b      	ldr	r3, [r3, #0]
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d102      	bne.n	800b2cc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b2c6:	2301      	movs	r3, #1
 800b2c8:	607b      	str	r3, [r7, #4]
 800b2ca:	e008      	b.n	800b2de <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b2cc:	4b08      	ldr	r3, [pc, #32]	; (800b2f0 <xTaskGetSchedulerState+0x38>)
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d102      	bne.n	800b2da <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b2d4:	2302      	movs	r3, #2
 800b2d6:	607b      	str	r3, [r7, #4]
 800b2d8:	e001      	b.n	800b2de <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b2da:	2300      	movs	r3, #0
 800b2dc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b2de:	687b      	ldr	r3, [r7, #4]
	}
 800b2e0:	4618      	mov	r0, r3
 800b2e2:	370c      	adds	r7, #12
 800b2e4:	46bd      	mov	sp, r7
 800b2e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ea:	4770      	bx	lr
 800b2ec:	24000d00 	.word	0x24000d00
 800b2f0:	24000d1c 	.word	0x24000d1c

0800b2f4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b2f4:	b580      	push	{r7, lr}
 800b2f6:	b086      	sub	sp, #24
 800b2f8:	af00      	add	r7, sp, #0
 800b2fa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b300:	2300      	movs	r3, #0
 800b302:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	2b00      	cmp	r3, #0
 800b308:	d056      	beq.n	800b3b8 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b30a:	4b2e      	ldr	r3, [pc, #184]	; (800b3c4 <xTaskPriorityDisinherit+0xd0>)
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	693a      	ldr	r2, [r7, #16]
 800b310:	429a      	cmp	r2, r3
 800b312:	d00a      	beq.n	800b32a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800b314:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b318:	f383 8811 	msr	BASEPRI, r3
 800b31c:	f3bf 8f6f 	isb	sy
 800b320:	f3bf 8f4f 	dsb	sy
 800b324:	60fb      	str	r3, [r7, #12]
}
 800b326:	bf00      	nop
 800b328:	e7fe      	b.n	800b328 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b32a:	693b      	ldr	r3, [r7, #16]
 800b32c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b32e:	2b00      	cmp	r3, #0
 800b330:	d10a      	bne.n	800b348 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800b332:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b336:	f383 8811 	msr	BASEPRI, r3
 800b33a:	f3bf 8f6f 	isb	sy
 800b33e:	f3bf 8f4f 	dsb	sy
 800b342:	60bb      	str	r3, [r7, #8]
}
 800b344:	bf00      	nop
 800b346:	e7fe      	b.n	800b346 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800b348:	693b      	ldr	r3, [r7, #16]
 800b34a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b34c:	1e5a      	subs	r2, r3, #1
 800b34e:	693b      	ldr	r3, [r7, #16]
 800b350:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b352:	693b      	ldr	r3, [r7, #16]
 800b354:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b356:	693b      	ldr	r3, [r7, #16]
 800b358:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b35a:	429a      	cmp	r2, r3
 800b35c:	d02c      	beq.n	800b3b8 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b35e:	693b      	ldr	r3, [r7, #16]
 800b360:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b362:	2b00      	cmp	r3, #0
 800b364:	d128      	bne.n	800b3b8 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b366:	693b      	ldr	r3, [r7, #16]
 800b368:	3304      	adds	r3, #4
 800b36a:	4618      	mov	r0, r3
 800b36c:	f7fe fc46 	bl	8009bfc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b370:	693b      	ldr	r3, [r7, #16]
 800b372:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b374:	693b      	ldr	r3, [r7, #16]
 800b376:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b378:	693b      	ldr	r3, [r7, #16]
 800b37a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b37c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b380:	693b      	ldr	r3, [r7, #16]
 800b382:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b384:	693b      	ldr	r3, [r7, #16]
 800b386:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b388:	4b0f      	ldr	r3, [pc, #60]	; (800b3c8 <xTaskPriorityDisinherit+0xd4>)
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	429a      	cmp	r2, r3
 800b38e:	d903      	bls.n	800b398 <xTaskPriorityDisinherit+0xa4>
 800b390:	693b      	ldr	r3, [r7, #16]
 800b392:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b394:	4a0c      	ldr	r2, [pc, #48]	; (800b3c8 <xTaskPriorityDisinherit+0xd4>)
 800b396:	6013      	str	r3, [r2, #0]
 800b398:	693b      	ldr	r3, [r7, #16]
 800b39a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b39c:	4613      	mov	r3, r2
 800b39e:	009b      	lsls	r3, r3, #2
 800b3a0:	4413      	add	r3, r2
 800b3a2:	009b      	lsls	r3, r3, #2
 800b3a4:	4a09      	ldr	r2, [pc, #36]	; (800b3cc <xTaskPriorityDisinherit+0xd8>)
 800b3a6:	441a      	add	r2, r3
 800b3a8:	693b      	ldr	r3, [r7, #16]
 800b3aa:	3304      	adds	r3, #4
 800b3ac:	4619      	mov	r1, r3
 800b3ae:	4610      	mov	r0, r2
 800b3b0:	f7fe fbc7 	bl	8009b42 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b3b4:	2301      	movs	r3, #1
 800b3b6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b3b8:	697b      	ldr	r3, [r7, #20]
	}
 800b3ba:	4618      	mov	r0, r3
 800b3bc:	3718      	adds	r7, #24
 800b3be:	46bd      	mov	sp, r7
 800b3c0:	bd80      	pop	{r7, pc}
 800b3c2:	bf00      	nop
 800b3c4:	24000820 	.word	0x24000820
 800b3c8:	24000cfc 	.word	0x24000cfc
 800b3cc:	24000824 	.word	0x24000824

0800b3d0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b3d0:	b580      	push	{r7, lr}
 800b3d2:	b084      	sub	sp, #16
 800b3d4:	af00      	add	r7, sp, #0
 800b3d6:	6078      	str	r0, [r7, #4]
 800b3d8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b3da:	4b21      	ldr	r3, [pc, #132]	; (800b460 <prvAddCurrentTaskToDelayedList+0x90>)
 800b3dc:	681b      	ldr	r3, [r3, #0]
 800b3de:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b3e0:	4b20      	ldr	r3, [pc, #128]	; (800b464 <prvAddCurrentTaskToDelayedList+0x94>)
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	3304      	adds	r3, #4
 800b3e6:	4618      	mov	r0, r3
 800b3e8:	f7fe fc08 	bl	8009bfc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3f2:	d10a      	bne.n	800b40a <prvAddCurrentTaskToDelayedList+0x3a>
 800b3f4:	683b      	ldr	r3, [r7, #0]
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d007      	beq.n	800b40a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b3fa:	4b1a      	ldr	r3, [pc, #104]	; (800b464 <prvAddCurrentTaskToDelayedList+0x94>)
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	3304      	adds	r3, #4
 800b400:	4619      	mov	r1, r3
 800b402:	4819      	ldr	r0, [pc, #100]	; (800b468 <prvAddCurrentTaskToDelayedList+0x98>)
 800b404:	f7fe fb9d 	bl	8009b42 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b408:	e026      	b.n	800b458 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b40a:	68fa      	ldr	r2, [r7, #12]
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	4413      	add	r3, r2
 800b410:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b412:	4b14      	ldr	r3, [pc, #80]	; (800b464 <prvAddCurrentTaskToDelayedList+0x94>)
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	68ba      	ldr	r2, [r7, #8]
 800b418:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b41a:	68ba      	ldr	r2, [r7, #8]
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	429a      	cmp	r2, r3
 800b420:	d209      	bcs.n	800b436 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b422:	4b12      	ldr	r3, [pc, #72]	; (800b46c <prvAddCurrentTaskToDelayedList+0x9c>)
 800b424:	681a      	ldr	r2, [r3, #0]
 800b426:	4b0f      	ldr	r3, [pc, #60]	; (800b464 <prvAddCurrentTaskToDelayedList+0x94>)
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	3304      	adds	r3, #4
 800b42c:	4619      	mov	r1, r3
 800b42e:	4610      	mov	r0, r2
 800b430:	f7fe fbab 	bl	8009b8a <vListInsert>
}
 800b434:	e010      	b.n	800b458 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b436:	4b0e      	ldr	r3, [pc, #56]	; (800b470 <prvAddCurrentTaskToDelayedList+0xa0>)
 800b438:	681a      	ldr	r2, [r3, #0]
 800b43a:	4b0a      	ldr	r3, [pc, #40]	; (800b464 <prvAddCurrentTaskToDelayedList+0x94>)
 800b43c:	681b      	ldr	r3, [r3, #0]
 800b43e:	3304      	adds	r3, #4
 800b440:	4619      	mov	r1, r3
 800b442:	4610      	mov	r0, r2
 800b444:	f7fe fba1 	bl	8009b8a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b448:	4b0a      	ldr	r3, [pc, #40]	; (800b474 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	68ba      	ldr	r2, [r7, #8]
 800b44e:	429a      	cmp	r2, r3
 800b450:	d202      	bcs.n	800b458 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b452:	4a08      	ldr	r2, [pc, #32]	; (800b474 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b454:	68bb      	ldr	r3, [r7, #8]
 800b456:	6013      	str	r3, [r2, #0]
}
 800b458:	bf00      	nop
 800b45a:	3710      	adds	r7, #16
 800b45c:	46bd      	mov	sp, r7
 800b45e:	bd80      	pop	{r7, pc}
 800b460:	24000cf8 	.word	0x24000cf8
 800b464:	24000820 	.word	0x24000820
 800b468:	24000ce0 	.word	0x24000ce0
 800b46c:	24000cb0 	.word	0x24000cb0
 800b470:	24000cac 	.word	0x24000cac
 800b474:	24000d14 	.word	0x24000d14

0800b478 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b478:	b580      	push	{r7, lr}
 800b47a:	b08a      	sub	sp, #40	; 0x28
 800b47c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b47e:	2300      	movs	r3, #0
 800b480:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b482:	f000 fb07 	bl	800ba94 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b486:	4b1c      	ldr	r3, [pc, #112]	; (800b4f8 <xTimerCreateTimerTask+0x80>)
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d021      	beq.n	800b4d2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b48e:	2300      	movs	r3, #0
 800b490:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b492:	2300      	movs	r3, #0
 800b494:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b496:	1d3a      	adds	r2, r7, #4
 800b498:	f107 0108 	add.w	r1, r7, #8
 800b49c:	f107 030c 	add.w	r3, r7, #12
 800b4a0:	4618      	mov	r0, r3
 800b4a2:	f7fe fb07 	bl	8009ab4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b4a6:	6879      	ldr	r1, [r7, #4]
 800b4a8:	68bb      	ldr	r3, [r7, #8]
 800b4aa:	68fa      	ldr	r2, [r7, #12]
 800b4ac:	9202      	str	r2, [sp, #8]
 800b4ae:	9301      	str	r3, [sp, #4]
 800b4b0:	2302      	movs	r3, #2
 800b4b2:	9300      	str	r3, [sp, #0]
 800b4b4:	2300      	movs	r3, #0
 800b4b6:	460a      	mov	r2, r1
 800b4b8:	4910      	ldr	r1, [pc, #64]	; (800b4fc <xTimerCreateTimerTask+0x84>)
 800b4ba:	4811      	ldr	r0, [pc, #68]	; (800b500 <xTimerCreateTimerTask+0x88>)
 800b4bc:	f7ff f8b4 	bl	800a628 <xTaskCreateStatic>
 800b4c0:	4603      	mov	r3, r0
 800b4c2:	4a10      	ldr	r2, [pc, #64]	; (800b504 <xTimerCreateTimerTask+0x8c>)
 800b4c4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b4c6:	4b0f      	ldr	r3, [pc, #60]	; (800b504 <xTimerCreateTimerTask+0x8c>)
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	d001      	beq.n	800b4d2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b4ce:	2301      	movs	r3, #1
 800b4d0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b4d2:	697b      	ldr	r3, [r7, #20]
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d10a      	bne.n	800b4ee <xTimerCreateTimerTask+0x76>
	__asm volatile
 800b4d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4dc:	f383 8811 	msr	BASEPRI, r3
 800b4e0:	f3bf 8f6f 	isb	sy
 800b4e4:	f3bf 8f4f 	dsb	sy
 800b4e8:	613b      	str	r3, [r7, #16]
}
 800b4ea:	bf00      	nop
 800b4ec:	e7fe      	b.n	800b4ec <xTimerCreateTimerTask+0x74>
	return xReturn;
 800b4ee:	697b      	ldr	r3, [r7, #20]
}
 800b4f0:	4618      	mov	r0, r3
 800b4f2:	3718      	adds	r7, #24
 800b4f4:	46bd      	mov	sp, r7
 800b4f6:	bd80      	pop	{r7, pc}
 800b4f8:	24000d50 	.word	0x24000d50
 800b4fc:	0800c620 	.word	0x0800c620
 800b500:	0800b63d 	.word	0x0800b63d
 800b504:	24000d54 	.word	0x24000d54

0800b508 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b508:	b580      	push	{r7, lr}
 800b50a:	b08a      	sub	sp, #40	; 0x28
 800b50c:	af00      	add	r7, sp, #0
 800b50e:	60f8      	str	r0, [r7, #12]
 800b510:	60b9      	str	r1, [r7, #8]
 800b512:	607a      	str	r2, [r7, #4]
 800b514:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b516:	2300      	movs	r3, #0
 800b518:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	d10a      	bne.n	800b536 <xTimerGenericCommand+0x2e>
	__asm volatile
 800b520:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b524:	f383 8811 	msr	BASEPRI, r3
 800b528:	f3bf 8f6f 	isb	sy
 800b52c:	f3bf 8f4f 	dsb	sy
 800b530:	623b      	str	r3, [r7, #32]
}
 800b532:	bf00      	nop
 800b534:	e7fe      	b.n	800b534 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b536:	4b1a      	ldr	r3, [pc, #104]	; (800b5a0 <xTimerGenericCommand+0x98>)
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d02a      	beq.n	800b594 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b53e:	68bb      	ldr	r3, [r7, #8]
 800b540:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b546:	68fb      	ldr	r3, [r7, #12]
 800b548:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b54a:	68bb      	ldr	r3, [r7, #8]
 800b54c:	2b05      	cmp	r3, #5
 800b54e:	dc18      	bgt.n	800b582 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b550:	f7ff feb2 	bl	800b2b8 <xTaskGetSchedulerState>
 800b554:	4603      	mov	r3, r0
 800b556:	2b02      	cmp	r3, #2
 800b558:	d109      	bne.n	800b56e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b55a:	4b11      	ldr	r3, [pc, #68]	; (800b5a0 <xTimerGenericCommand+0x98>)
 800b55c:	6818      	ldr	r0, [r3, #0]
 800b55e:	f107 0110 	add.w	r1, r7, #16
 800b562:	2300      	movs	r3, #0
 800b564:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b566:	f7fe fc77 	bl	8009e58 <xQueueGenericSend>
 800b56a:	6278      	str	r0, [r7, #36]	; 0x24
 800b56c:	e012      	b.n	800b594 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b56e:	4b0c      	ldr	r3, [pc, #48]	; (800b5a0 <xTimerGenericCommand+0x98>)
 800b570:	6818      	ldr	r0, [r3, #0]
 800b572:	f107 0110 	add.w	r1, r7, #16
 800b576:	2300      	movs	r3, #0
 800b578:	2200      	movs	r2, #0
 800b57a:	f7fe fc6d 	bl	8009e58 <xQueueGenericSend>
 800b57e:	6278      	str	r0, [r7, #36]	; 0x24
 800b580:	e008      	b.n	800b594 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b582:	4b07      	ldr	r3, [pc, #28]	; (800b5a0 <xTimerGenericCommand+0x98>)
 800b584:	6818      	ldr	r0, [r3, #0]
 800b586:	f107 0110 	add.w	r1, r7, #16
 800b58a:	2300      	movs	r3, #0
 800b58c:	683a      	ldr	r2, [r7, #0]
 800b58e:	f7fe fd61 	bl	800a054 <xQueueGenericSendFromISR>
 800b592:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b596:	4618      	mov	r0, r3
 800b598:	3728      	adds	r7, #40	; 0x28
 800b59a:	46bd      	mov	sp, r7
 800b59c:	bd80      	pop	{r7, pc}
 800b59e:	bf00      	nop
 800b5a0:	24000d50 	.word	0x24000d50

0800b5a4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b5a4:	b580      	push	{r7, lr}
 800b5a6:	b088      	sub	sp, #32
 800b5a8:	af02      	add	r7, sp, #8
 800b5aa:	6078      	str	r0, [r7, #4]
 800b5ac:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b5ae:	4b22      	ldr	r3, [pc, #136]	; (800b638 <prvProcessExpiredTimer+0x94>)
 800b5b0:	681b      	ldr	r3, [r3, #0]
 800b5b2:	68db      	ldr	r3, [r3, #12]
 800b5b4:	68db      	ldr	r3, [r3, #12]
 800b5b6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b5b8:	697b      	ldr	r3, [r7, #20]
 800b5ba:	3304      	adds	r3, #4
 800b5bc:	4618      	mov	r0, r3
 800b5be:	f7fe fb1d 	bl	8009bfc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b5c2:	697b      	ldr	r3, [r7, #20]
 800b5c4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b5c8:	f003 0304 	and.w	r3, r3, #4
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d022      	beq.n	800b616 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b5d0:	697b      	ldr	r3, [r7, #20]
 800b5d2:	699a      	ldr	r2, [r3, #24]
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	18d1      	adds	r1, r2, r3
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	683a      	ldr	r2, [r7, #0]
 800b5dc:	6978      	ldr	r0, [r7, #20]
 800b5de:	f000 f8d1 	bl	800b784 <prvInsertTimerInActiveList>
 800b5e2:	4603      	mov	r3, r0
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d01f      	beq.n	800b628 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b5e8:	2300      	movs	r3, #0
 800b5ea:	9300      	str	r3, [sp, #0]
 800b5ec:	2300      	movs	r3, #0
 800b5ee:	687a      	ldr	r2, [r7, #4]
 800b5f0:	2100      	movs	r1, #0
 800b5f2:	6978      	ldr	r0, [r7, #20]
 800b5f4:	f7ff ff88 	bl	800b508 <xTimerGenericCommand>
 800b5f8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b5fa:	693b      	ldr	r3, [r7, #16]
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d113      	bne.n	800b628 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800b600:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b604:	f383 8811 	msr	BASEPRI, r3
 800b608:	f3bf 8f6f 	isb	sy
 800b60c:	f3bf 8f4f 	dsb	sy
 800b610:	60fb      	str	r3, [r7, #12]
}
 800b612:	bf00      	nop
 800b614:	e7fe      	b.n	800b614 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b616:	697b      	ldr	r3, [r7, #20]
 800b618:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b61c:	f023 0301 	bic.w	r3, r3, #1
 800b620:	b2da      	uxtb	r2, r3
 800b622:	697b      	ldr	r3, [r7, #20]
 800b624:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b628:	697b      	ldr	r3, [r7, #20]
 800b62a:	6a1b      	ldr	r3, [r3, #32]
 800b62c:	6978      	ldr	r0, [r7, #20]
 800b62e:	4798      	blx	r3
}
 800b630:	bf00      	nop
 800b632:	3718      	adds	r7, #24
 800b634:	46bd      	mov	sp, r7
 800b636:	bd80      	pop	{r7, pc}
 800b638:	24000d48 	.word	0x24000d48

0800b63c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800b63c:	b580      	push	{r7, lr}
 800b63e:	b084      	sub	sp, #16
 800b640:	af00      	add	r7, sp, #0
 800b642:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b644:	f107 0308 	add.w	r3, r7, #8
 800b648:	4618      	mov	r0, r3
 800b64a:	f000 f857 	bl	800b6fc <prvGetNextExpireTime>
 800b64e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b650:	68bb      	ldr	r3, [r7, #8]
 800b652:	4619      	mov	r1, r3
 800b654:	68f8      	ldr	r0, [r7, #12]
 800b656:	f000 f803 	bl	800b660 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b65a:	f000 f8d5 	bl	800b808 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b65e:	e7f1      	b.n	800b644 <prvTimerTask+0x8>

0800b660 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b660:	b580      	push	{r7, lr}
 800b662:	b084      	sub	sp, #16
 800b664:	af00      	add	r7, sp, #0
 800b666:	6078      	str	r0, [r7, #4]
 800b668:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b66a:	f7ff fa39 	bl	800aae0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b66e:	f107 0308 	add.w	r3, r7, #8
 800b672:	4618      	mov	r0, r3
 800b674:	f000 f866 	bl	800b744 <prvSampleTimeNow>
 800b678:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800b67a:	68bb      	ldr	r3, [r7, #8]
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	d130      	bne.n	800b6e2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b680:	683b      	ldr	r3, [r7, #0]
 800b682:	2b00      	cmp	r3, #0
 800b684:	d10a      	bne.n	800b69c <prvProcessTimerOrBlockTask+0x3c>
 800b686:	687a      	ldr	r2, [r7, #4]
 800b688:	68fb      	ldr	r3, [r7, #12]
 800b68a:	429a      	cmp	r2, r3
 800b68c:	d806      	bhi.n	800b69c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800b68e:	f7ff fa35 	bl	800aafc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b692:	68f9      	ldr	r1, [r7, #12]
 800b694:	6878      	ldr	r0, [r7, #4]
 800b696:	f7ff ff85 	bl	800b5a4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b69a:	e024      	b.n	800b6e6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800b69c:	683b      	ldr	r3, [r7, #0]
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d008      	beq.n	800b6b4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b6a2:	4b13      	ldr	r3, [pc, #76]	; (800b6f0 <prvProcessTimerOrBlockTask+0x90>)
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d101      	bne.n	800b6b0 <prvProcessTimerOrBlockTask+0x50>
 800b6ac:	2301      	movs	r3, #1
 800b6ae:	e000      	b.n	800b6b2 <prvProcessTimerOrBlockTask+0x52>
 800b6b0:	2300      	movs	r3, #0
 800b6b2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b6b4:	4b0f      	ldr	r3, [pc, #60]	; (800b6f4 <prvProcessTimerOrBlockTask+0x94>)
 800b6b6:	6818      	ldr	r0, [r3, #0]
 800b6b8:	687a      	ldr	r2, [r7, #4]
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	1ad3      	subs	r3, r2, r3
 800b6be:	683a      	ldr	r2, [r7, #0]
 800b6c0:	4619      	mov	r1, r3
 800b6c2:	f7fe ff7d 	bl	800a5c0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b6c6:	f7ff fa19 	bl	800aafc <xTaskResumeAll>
 800b6ca:	4603      	mov	r3, r0
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	d10a      	bne.n	800b6e6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b6d0:	4b09      	ldr	r3, [pc, #36]	; (800b6f8 <prvProcessTimerOrBlockTask+0x98>)
 800b6d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b6d6:	601a      	str	r2, [r3, #0]
 800b6d8:	f3bf 8f4f 	dsb	sy
 800b6dc:	f3bf 8f6f 	isb	sy
}
 800b6e0:	e001      	b.n	800b6e6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b6e2:	f7ff fa0b 	bl	800aafc <xTaskResumeAll>
}
 800b6e6:	bf00      	nop
 800b6e8:	3710      	adds	r7, #16
 800b6ea:	46bd      	mov	sp, r7
 800b6ec:	bd80      	pop	{r7, pc}
 800b6ee:	bf00      	nop
 800b6f0:	24000d4c 	.word	0x24000d4c
 800b6f4:	24000d50 	.word	0x24000d50
 800b6f8:	e000ed04 	.word	0xe000ed04

0800b6fc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b6fc:	b480      	push	{r7}
 800b6fe:	b085      	sub	sp, #20
 800b700:	af00      	add	r7, sp, #0
 800b702:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b704:	4b0e      	ldr	r3, [pc, #56]	; (800b740 <prvGetNextExpireTime+0x44>)
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d101      	bne.n	800b712 <prvGetNextExpireTime+0x16>
 800b70e:	2201      	movs	r2, #1
 800b710:	e000      	b.n	800b714 <prvGetNextExpireTime+0x18>
 800b712:	2200      	movs	r2, #0
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d105      	bne.n	800b72c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b720:	4b07      	ldr	r3, [pc, #28]	; (800b740 <prvGetNextExpireTime+0x44>)
 800b722:	681b      	ldr	r3, [r3, #0]
 800b724:	68db      	ldr	r3, [r3, #12]
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	60fb      	str	r3, [r7, #12]
 800b72a:	e001      	b.n	800b730 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b72c:	2300      	movs	r3, #0
 800b72e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b730:	68fb      	ldr	r3, [r7, #12]
}
 800b732:	4618      	mov	r0, r3
 800b734:	3714      	adds	r7, #20
 800b736:	46bd      	mov	sp, r7
 800b738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b73c:	4770      	bx	lr
 800b73e:	bf00      	nop
 800b740:	24000d48 	.word	0x24000d48

0800b744 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b744:	b580      	push	{r7, lr}
 800b746:	b084      	sub	sp, #16
 800b748:	af00      	add	r7, sp, #0
 800b74a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b74c:	f7ff fa74 	bl	800ac38 <xTaskGetTickCount>
 800b750:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800b752:	4b0b      	ldr	r3, [pc, #44]	; (800b780 <prvSampleTimeNow+0x3c>)
 800b754:	681b      	ldr	r3, [r3, #0]
 800b756:	68fa      	ldr	r2, [r7, #12]
 800b758:	429a      	cmp	r2, r3
 800b75a:	d205      	bcs.n	800b768 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800b75c:	f000 f936 	bl	800b9cc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	2201      	movs	r2, #1
 800b764:	601a      	str	r2, [r3, #0]
 800b766:	e002      	b.n	800b76e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	2200      	movs	r2, #0
 800b76c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b76e:	4a04      	ldr	r2, [pc, #16]	; (800b780 <prvSampleTimeNow+0x3c>)
 800b770:	68fb      	ldr	r3, [r7, #12]
 800b772:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800b774:	68fb      	ldr	r3, [r7, #12]
}
 800b776:	4618      	mov	r0, r3
 800b778:	3710      	adds	r7, #16
 800b77a:	46bd      	mov	sp, r7
 800b77c:	bd80      	pop	{r7, pc}
 800b77e:	bf00      	nop
 800b780:	24000d58 	.word	0x24000d58

0800b784 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b784:	b580      	push	{r7, lr}
 800b786:	b086      	sub	sp, #24
 800b788:	af00      	add	r7, sp, #0
 800b78a:	60f8      	str	r0, [r7, #12]
 800b78c:	60b9      	str	r1, [r7, #8]
 800b78e:	607a      	str	r2, [r7, #4]
 800b790:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800b792:	2300      	movs	r3, #0
 800b794:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	68ba      	ldr	r2, [r7, #8]
 800b79a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	68fa      	ldr	r2, [r7, #12]
 800b7a0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b7a2:	68ba      	ldr	r2, [r7, #8]
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	429a      	cmp	r2, r3
 800b7a8:	d812      	bhi.n	800b7d0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b7aa:	687a      	ldr	r2, [r7, #4]
 800b7ac:	683b      	ldr	r3, [r7, #0]
 800b7ae:	1ad2      	subs	r2, r2, r3
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	699b      	ldr	r3, [r3, #24]
 800b7b4:	429a      	cmp	r2, r3
 800b7b6:	d302      	bcc.n	800b7be <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b7b8:	2301      	movs	r3, #1
 800b7ba:	617b      	str	r3, [r7, #20]
 800b7bc:	e01b      	b.n	800b7f6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b7be:	4b10      	ldr	r3, [pc, #64]	; (800b800 <prvInsertTimerInActiveList+0x7c>)
 800b7c0:	681a      	ldr	r2, [r3, #0]
 800b7c2:	68fb      	ldr	r3, [r7, #12]
 800b7c4:	3304      	adds	r3, #4
 800b7c6:	4619      	mov	r1, r3
 800b7c8:	4610      	mov	r0, r2
 800b7ca:	f7fe f9de 	bl	8009b8a <vListInsert>
 800b7ce:	e012      	b.n	800b7f6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b7d0:	687a      	ldr	r2, [r7, #4]
 800b7d2:	683b      	ldr	r3, [r7, #0]
 800b7d4:	429a      	cmp	r2, r3
 800b7d6:	d206      	bcs.n	800b7e6 <prvInsertTimerInActiveList+0x62>
 800b7d8:	68ba      	ldr	r2, [r7, #8]
 800b7da:	683b      	ldr	r3, [r7, #0]
 800b7dc:	429a      	cmp	r2, r3
 800b7de:	d302      	bcc.n	800b7e6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b7e0:	2301      	movs	r3, #1
 800b7e2:	617b      	str	r3, [r7, #20]
 800b7e4:	e007      	b.n	800b7f6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b7e6:	4b07      	ldr	r3, [pc, #28]	; (800b804 <prvInsertTimerInActiveList+0x80>)
 800b7e8:	681a      	ldr	r2, [r3, #0]
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	3304      	adds	r3, #4
 800b7ee:	4619      	mov	r1, r3
 800b7f0:	4610      	mov	r0, r2
 800b7f2:	f7fe f9ca 	bl	8009b8a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b7f6:	697b      	ldr	r3, [r7, #20]
}
 800b7f8:	4618      	mov	r0, r3
 800b7fa:	3718      	adds	r7, #24
 800b7fc:	46bd      	mov	sp, r7
 800b7fe:	bd80      	pop	{r7, pc}
 800b800:	24000d4c 	.word	0x24000d4c
 800b804:	24000d48 	.word	0x24000d48

0800b808 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b808:	b580      	push	{r7, lr}
 800b80a:	b08e      	sub	sp, #56	; 0x38
 800b80c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b80e:	e0ca      	b.n	800b9a6 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	2b00      	cmp	r3, #0
 800b814:	da18      	bge.n	800b848 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800b816:	1d3b      	adds	r3, r7, #4
 800b818:	3304      	adds	r3, #4
 800b81a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800b81c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d10a      	bne.n	800b838 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800b822:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b826:	f383 8811 	msr	BASEPRI, r3
 800b82a:	f3bf 8f6f 	isb	sy
 800b82e:	f3bf 8f4f 	dsb	sy
 800b832:	61fb      	str	r3, [r7, #28]
}
 800b834:	bf00      	nop
 800b836:	e7fe      	b.n	800b836 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b838:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b83e:	6850      	ldr	r0, [r2, #4]
 800b840:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b842:	6892      	ldr	r2, [r2, #8]
 800b844:	4611      	mov	r1, r2
 800b846:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	f2c0 80aa 	blt.w	800b9a4 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b854:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b856:	695b      	ldr	r3, [r3, #20]
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d004      	beq.n	800b866 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b85c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b85e:	3304      	adds	r3, #4
 800b860:	4618      	mov	r0, r3
 800b862:	f7fe f9cb 	bl	8009bfc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b866:	463b      	mov	r3, r7
 800b868:	4618      	mov	r0, r3
 800b86a:	f7ff ff6b 	bl	800b744 <prvSampleTimeNow>
 800b86e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	2b09      	cmp	r3, #9
 800b874:	f200 8097 	bhi.w	800b9a6 <prvProcessReceivedCommands+0x19e>
 800b878:	a201      	add	r2, pc, #4	; (adr r2, 800b880 <prvProcessReceivedCommands+0x78>)
 800b87a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b87e:	bf00      	nop
 800b880:	0800b8a9 	.word	0x0800b8a9
 800b884:	0800b8a9 	.word	0x0800b8a9
 800b888:	0800b8a9 	.word	0x0800b8a9
 800b88c:	0800b91d 	.word	0x0800b91d
 800b890:	0800b931 	.word	0x0800b931
 800b894:	0800b97b 	.word	0x0800b97b
 800b898:	0800b8a9 	.word	0x0800b8a9
 800b89c:	0800b8a9 	.word	0x0800b8a9
 800b8a0:	0800b91d 	.word	0x0800b91d
 800b8a4:	0800b931 	.word	0x0800b931
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b8a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8aa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b8ae:	f043 0301 	orr.w	r3, r3, #1
 800b8b2:	b2da      	uxtb	r2, r3
 800b8b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8b6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b8ba:	68ba      	ldr	r2, [r7, #8]
 800b8bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8be:	699b      	ldr	r3, [r3, #24]
 800b8c0:	18d1      	adds	r1, r2, r3
 800b8c2:	68bb      	ldr	r3, [r7, #8]
 800b8c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b8c6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b8c8:	f7ff ff5c 	bl	800b784 <prvInsertTimerInActiveList>
 800b8cc:	4603      	mov	r3, r0
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d069      	beq.n	800b9a6 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b8d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8d4:	6a1b      	ldr	r3, [r3, #32]
 800b8d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b8d8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b8da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8dc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b8e0:	f003 0304 	and.w	r3, r3, #4
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d05e      	beq.n	800b9a6 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b8e8:	68ba      	ldr	r2, [r7, #8]
 800b8ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8ec:	699b      	ldr	r3, [r3, #24]
 800b8ee:	441a      	add	r2, r3
 800b8f0:	2300      	movs	r3, #0
 800b8f2:	9300      	str	r3, [sp, #0]
 800b8f4:	2300      	movs	r3, #0
 800b8f6:	2100      	movs	r1, #0
 800b8f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b8fa:	f7ff fe05 	bl	800b508 <xTimerGenericCommand>
 800b8fe:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b900:	6a3b      	ldr	r3, [r7, #32]
 800b902:	2b00      	cmp	r3, #0
 800b904:	d14f      	bne.n	800b9a6 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800b906:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b90a:	f383 8811 	msr	BASEPRI, r3
 800b90e:	f3bf 8f6f 	isb	sy
 800b912:	f3bf 8f4f 	dsb	sy
 800b916:	61bb      	str	r3, [r7, #24]
}
 800b918:	bf00      	nop
 800b91a:	e7fe      	b.n	800b91a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b91c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b91e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b922:	f023 0301 	bic.w	r3, r3, #1
 800b926:	b2da      	uxtb	r2, r3
 800b928:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b92a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800b92e:	e03a      	b.n	800b9a6 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b930:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b932:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b936:	f043 0301 	orr.w	r3, r3, #1
 800b93a:	b2da      	uxtb	r2, r3
 800b93c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b93e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b942:	68ba      	ldr	r2, [r7, #8]
 800b944:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b946:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b948:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b94a:	699b      	ldr	r3, [r3, #24]
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d10a      	bne.n	800b966 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800b950:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b954:	f383 8811 	msr	BASEPRI, r3
 800b958:	f3bf 8f6f 	isb	sy
 800b95c:	f3bf 8f4f 	dsb	sy
 800b960:	617b      	str	r3, [r7, #20]
}
 800b962:	bf00      	nop
 800b964:	e7fe      	b.n	800b964 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b966:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b968:	699a      	ldr	r2, [r3, #24]
 800b96a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b96c:	18d1      	adds	r1, r2, r3
 800b96e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b970:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b972:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b974:	f7ff ff06 	bl	800b784 <prvInsertTimerInActiveList>
					break;
 800b978:	e015      	b.n	800b9a6 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b97a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b97c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b980:	f003 0302 	and.w	r3, r3, #2
 800b984:	2b00      	cmp	r3, #0
 800b986:	d103      	bne.n	800b990 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800b988:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b98a:	f000 fbe1 	bl	800c150 <vPortFree>
 800b98e:	e00a      	b.n	800b9a6 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b990:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b992:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b996:	f023 0301 	bic.w	r3, r3, #1
 800b99a:	b2da      	uxtb	r2, r3
 800b99c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b99e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800b9a2:	e000      	b.n	800b9a6 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800b9a4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b9a6:	4b08      	ldr	r3, [pc, #32]	; (800b9c8 <prvProcessReceivedCommands+0x1c0>)
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	1d39      	adds	r1, r7, #4
 800b9ac:	2200      	movs	r2, #0
 800b9ae:	4618      	mov	r0, r3
 800b9b0:	f7fe fbec 	bl	800a18c <xQueueReceive>
 800b9b4:	4603      	mov	r3, r0
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	f47f af2a 	bne.w	800b810 <prvProcessReceivedCommands+0x8>
	}
}
 800b9bc:	bf00      	nop
 800b9be:	bf00      	nop
 800b9c0:	3730      	adds	r7, #48	; 0x30
 800b9c2:	46bd      	mov	sp, r7
 800b9c4:	bd80      	pop	{r7, pc}
 800b9c6:	bf00      	nop
 800b9c8:	24000d50 	.word	0x24000d50

0800b9cc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800b9cc:	b580      	push	{r7, lr}
 800b9ce:	b088      	sub	sp, #32
 800b9d0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b9d2:	e048      	b.n	800ba66 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b9d4:	4b2d      	ldr	r3, [pc, #180]	; (800ba8c <prvSwitchTimerLists+0xc0>)
 800b9d6:	681b      	ldr	r3, [r3, #0]
 800b9d8:	68db      	ldr	r3, [r3, #12]
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b9de:	4b2b      	ldr	r3, [pc, #172]	; (800ba8c <prvSwitchTimerLists+0xc0>)
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	68db      	ldr	r3, [r3, #12]
 800b9e4:	68db      	ldr	r3, [r3, #12]
 800b9e6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b9e8:	68fb      	ldr	r3, [r7, #12]
 800b9ea:	3304      	adds	r3, #4
 800b9ec:	4618      	mov	r0, r3
 800b9ee:	f7fe f905 	bl	8009bfc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b9f2:	68fb      	ldr	r3, [r7, #12]
 800b9f4:	6a1b      	ldr	r3, [r3, #32]
 800b9f6:	68f8      	ldr	r0, [r7, #12]
 800b9f8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ba00:	f003 0304 	and.w	r3, r3, #4
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d02e      	beq.n	800ba66 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ba08:	68fb      	ldr	r3, [r7, #12]
 800ba0a:	699b      	ldr	r3, [r3, #24]
 800ba0c:	693a      	ldr	r2, [r7, #16]
 800ba0e:	4413      	add	r3, r2
 800ba10:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ba12:	68ba      	ldr	r2, [r7, #8]
 800ba14:	693b      	ldr	r3, [r7, #16]
 800ba16:	429a      	cmp	r2, r3
 800ba18:	d90e      	bls.n	800ba38 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	68ba      	ldr	r2, [r7, #8]
 800ba1e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ba20:	68fb      	ldr	r3, [r7, #12]
 800ba22:	68fa      	ldr	r2, [r7, #12]
 800ba24:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ba26:	4b19      	ldr	r3, [pc, #100]	; (800ba8c <prvSwitchTimerLists+0xc0>)
 800ba28:	681a      	ldr	r2, [r3, #0]
 800ba2a:	68fb      	ldr	r3, [r7, #12]
 800ba2c:	3304      	adds	r3, #4
 800ba2e:	4619      	mov	r1, r3
 800ba30:	4610      	mov	r0, r2
 800ba32:	f7fe f8aa 	bl	8009b8a <vListInsert>
 800ba36:	e016      	b.n	800ba66 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ba38:	2300      	movs	r3, #0
 800ba3a:	9300      	str	r3, [sp, #0]
 800ba3c:	2300      	movs	r3, #0
 800ba3e:	693a      	ldr	r2, [r7, #16]
 800ba40:	2100      	movs	r1, #0
 800ba42:	68f8      	ldr	r0, [r7, #12]
 800ba44:	f7ff fd60 	bl	800b508 <xTimerGenericCommand>
 800ba48:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d10a      	bne.n	800ba66 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800ba50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba54:	f383 8811 	msr	BASEPRI, r3
 800ba58:	f3bf 8f6f 	isb	sy
 800ba5c:	f3bf 8f4f 	dsb	sy
 800ba60:	603b      	str	r3, [r7, #0]
}
 800ba62:	bf00      	nop
 800ba64:	e7fe      	b.n	800ba64 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ba66:	4b09      	ldr	r3, [pc, #36]	; (800ba8c <prvSwitchTimerLists+0xc0>)
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	d1b1      	bne.n	800b9d4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800ba70:	4b06      	ldr	r3, [pc, #24]	; (800ba8c <prvSwitchTimerLists+0xc0>)
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800ba76:	4b06      	ldr	r3, [pc, #24]	; (800ba90 <prvSwitchTimerLists+0xc4>)
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	4a04      	ldr	r2, [pc, #16]	; (800ba8c <prvSwitchTimerLists+0xc0>)
 800ba7c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800ba7e:	4a04      	ldr	r2, [pc, #16]	; (800ba90 <prvSwitchTimerLists+0xc4>)
 800ba80:	697b      	ldr	r3, [r7, #20]
 800ba82:	6013      	str	r3, [r2, #0]
}
 800ba84:	bf00      	nop
 800ba86:	3718      	adds	r7, #24
 800ba88:	46bd      	mov	sp, r7
 800ba8a:	bd80      	pop	{r7, pc}
 800ba8c:	24000d48 	.word	0x24000d48
 800ba90:	24000d4c 	.word	0x24000d4c

0800ba94 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800ba94:	b580      	push	{r7, lr}
 800ba96:	b082      	sub	sp, #8
 800ba98:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800ba9a:	f000 f96b 	bl	800bd74 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800ba9e:	4b15      	ldr	r3, [pc, #84]	; (800baf4 <prvCheckForValidListAndQueue+0x60>)
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d120      	bne.n	800bae8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800baa6:	4814      	ldr	r0, [pc, #80]	; (800baf8 <prvCheckForValidListAndQueue+0x64>)
 800baa8:	f7fe f81e 	bl	8009ae8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800baac:	4813      	ldr	r0, [pc, #76]	; (800bafc <prvCheckForValidListAndQueue+0x68>)
 800baae:	f7fe f81b 	bl	8009ae8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800bab2:	4b13      	ldr	r3, [pc, #76]	; (800bb00 <prvCheckForValidListAndQueue+0x6c>)
 800bab4:	4a10      	ldr	r2, [pc, #64]	; (800baf8 <prvCheckForValidListAndQueue+0x64>)
 800bab6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800bab8:	4b12      	ldr	r3, [pc, #72]	; (800bb04 <prvCheckForValidListAndQueue+0x70>)
 800baba:	4a10      	ldr	r2, [pc, #64]	; (800bafc <prvCheckForValidListAndQueue+0x68>)
 800babc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800babe:	2300      	movs	r3, #0
 800bac0:	9300      	str	r3, [sp, #0]
 800bac2:	4b11      	ldr	r3, [pc, #68]	; (800bb08 <prvCheckForValidListAndQueue+0x74>)
 800bac4:	4a11      	ldr	r2, [pc, #68]	; (800bb0c <prvCheckForValidListAndQueue+0x78>)
 800bac6:	2110      	movs	r1, #16
 800bac8:	200a      	movs	r0, #10
 800baca:	f7fe f929 	bl	8009d20 <xQueueGenericCreateStatic>
 800bace:	4603      	mov	r3, r0
 800bad0:	4a08      	ldr	r2, [pc, #32]	; (800baf4 <prvCheckForValidListAndQueue+0x60>)
 800bad2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800bad4:	4b07      	ldr	r3, [pc, #28]	; (800baf4 <prvCheckForValidListAndQueue+0x60>)
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d005      	beq.n	800bae8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800badc:	4b05      	ldr	r3, [pc, #20]	; (800baf4 <prvCheckForValidListAndQueue+0x60>)
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	490b      	ldr	r1, [pc, #44]	; (800bb10 <prvCheckForValidListAndQueue+0x7c>)
 800bae2:	4618      	mov	r0, r3
 800bae4:	f7fe fd42 	bl	800a56c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800bae8:	f000 f974 	bl	800bdd4 <vPortExitCritical>
}
 800baec:	bf00      	nop
 800baee:	46bd      	mov	sp, r7
 800baf0:	bd80      	pop	{r7, pc}
 800baf2:	bf00      	nop
 800baf4:	24000d50 	.word	0x24000d50
 800baf8:	24000d20 	.word	0x24000d20
 800bafc:	24000d34 	.word	0x24000d34
 800bb00:	24000d48 	.word	0x24000d48
 800bb04:	24000d4c 	.word	0x24000d4c
 800bb08:	24000dfc 	.word	0x24000dfc
 800bb0c:	24000d5c 	.word	0x24000d5c
 800bb10:	0800c628 	.word	0x0800c628

0800bb14 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800bb14:	b480      	push	{r7}
 800bb16:	b085      	sub	sp, #20
 800bb18:	af00      	add	r7, sp, #0
 800bb1a:	60f8      	str	r0, [r7, #12]
 800bb1c:	60b9      	str	r1, [r7, #8]
 800bb1e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	3b04      	subs	r3, #4
 800bb24:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800bb26:	68fb      	ldr	r3, [r7, #12]
 800bb28:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800bb2c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	3b04      	subs	r3, #4
 800bb32:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800bb34:	68bb      	ldr	r3, [r7, #8]
 800bb36:	f023 0201 	bic.w	r2, r3, #1
 800bb3a:	68fb      	ldr	r3, [r7, #12]
 800bb3c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bb3e:	68fb      	ldr	r3, [r7, #12]
 800bb40:	3b04      	subs	r3, #4
 800bb42:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800bb44:	4a0c      	ldr	r2, [pc, #48]	; (800bb78 <pxPortInitialiseStack+0x64>)
 800bb46:	68fb      	ldr	r3, [r7, #12]
 800bb48:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800bb4a:	68fb      	ldr	r3, [r7, #12]
 800bb4c:	3b14      	subs	r3, #20
 800bb4e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800bb50:	687a      	ldr	r2, [r7, #4]
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800bb56:	68fb      	ldr	r3, [r7, #12]
 800bb58:	3b04      	subs	r3, #4
 800bb5a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800bb5c:	68fb      	ldr	r3, [r7, #12]
 800bb5e:	f06f 0202 	mvn.w	r2, #2
 800bb62:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800bb64:	68fb      	ldr	r3, [r7, #12]
 800bb66:	3b20      	subs	r3, #32
 800bb68:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800bb6a:	68fb      	ldr	r3, [r7, #12]
}
 800bb6c:	4618      	mov	r0, r3
 800bb6e:	3714      	adds	r7, #20
 800bb70:	46bd      	mov	sp, r7
 800bb72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb76:	4770      	bx	lr
 800bb78:	0800bb7d 	.word	0x0800bb7d

0800bb7c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800bb7c:	b480      	push	{r7}
 800bb7e:	b085      	sub	sp, #20
 800bb80:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800bb82:	2300      	movs	r3, #0
 800bb84:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800bb86:	4b12      	ldr	r3, [pc, #72]	; (800bbd0 <prvTaskExitError+0x54>)
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb8e:	d00a      	beq.n	800bba6 <prvTaskExitError+0x2a>
	__asm volatile
 800bb90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb94:	f383 8811 	msr	BASEPRI, r3
 800bb98:	f3bf 8f6f 	isb	sy
 800bb9c:	f3bf 8f4f 	dsb	sy
 800bba0:	60fb      	str	r3, [r7, #12]
}
 800bba2:	bf00      	nop
 800bba4:	e7fe      	b.n	800bba4 <prvTaskExitError+0x28>
	__asm volatile
 800bba6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbaa:	f383 8811 	msr	BASEPRI, r3
 800bbae:	f3bf 8f6f 	isb	sy
 800bbb2:	f3bf 8f4f 	dsb	sy
 800bbb6:	60bb      	str	r3, [r7, #8]
}
 800bbb8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800bbba:	bf00      	nop
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d0fc      	beq.n	800bbbc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800bbc2:	bf00      	nop
 800bbc4:	bf00      	nop
 800bbc6:	3714      	adds	r7, #20
 800bbc8:	46bd      	mov	sp, r7
 800bbca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbce:	4770      	bx	lr
 800bbd0:	24000010 	.word	0x24000010
	...

0800bbe0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800bbe0:	4b07      	ldr	r3, [pc, #28]	; (800bc00 <pxCurrentTCBConst2>)
 800bbe2:	6819      	ldr	r1, [r3, #0]
 800bbe4:	6808      	ldr	r0, [r1, #0]
 800bbe6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbea:	f380 8809 	msr	PSP, r0
 800bbee:	f3bf 8f6f 	isb	sy
 800bbf2:	f04f 0000 	mov.w	r0, #0
 800bbf6:	f380 8811 	msr	BASEPRI, r0
 800bbfa:	4770      	bx	lr
 800bbfc:	f3af 8000 	nop.w

0800bc00 <pxCurrentTCBConst2>:
 800bc00:	24000820 	.word	0x24000820
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800bc04:	bf00      	nop
 800bc06:	bf00      	nop

0800bc08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800bc08:	4808      	ldr	r0, [pc, #32]	; (800bc2c <prvPortStartFirstTask+0x24>)
 800bc0a:	6800      	ldr	r0, [r0, #0]
 800bc0c:	6800      	ldr	r0, [r0, #0]
 800bc0e:	f380 8808 	msr	MSP, r0
 800bc12:	f04f 0000 	mov.w	r0, #0
 800bc16:	f380 8814 	msr	CONTROL, r0
 800bc1a:	b662      	cpsie	i
 800bc1c:	b661      	cpsie	f
 800bc1e:	f3bf 8f4f 	dsb	sy
 800bc22:	f3bf 8f6f 	isb	sy
 800bc26:	df00      	svc	0
 800bc28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800bc2a:	bf00      	nop
 800bc2c:	e000ed08 	.word	0xe000ed08

0800bc30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800bc30:	b580      	push	{r7, lr}
 800bc32:	b086      	sub	sp, #24
 800bc34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800bc36:	4b46      	ldr	r3, [pc, #280]	; (800bd50 <xPortStartScheduler+0x120>)
 800bc38:	681b      	ldr	r3, [r3, #0]
 800bc3a:	4a46      	ldr	r2, [pc, #280]	; (800bd54 <xPortStartScheduler+0x124>)
 800bc3c:	4293      	cmp	r3, r2
 800bc3e:	d10a      	bne.n	800bc56 <xPortStartScheduler+0x26>
	__asm volatile
 800bc40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc44:	f383 8811 	msr	BASEPRI, r3
 800bc48:	f3bf 8f6f 	isb	sy
 800bc4c:	f3bf 8f4f 	dsb	sy
 800bc50:	613b      	str	r3, [r7, #16]
}
 800bc52:	bf00      	nop
 800bc54:	e7fe      	b.n	800bc54 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800bc56:	4b3e      	ldr	r3, [pc, #248]	; (800bd50 <xPortStartScheduler+0x120>)
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	4a3f      	ldr	r2, [pc, #252]	; (800bd58 <xPortStartScheduler+0x128>)
 800bc5c:	4293      	cmp	r3, r2
 800bc5e:	d10a      	bne.n	800bc76 <xPortStartScheduler+0x46>
	__asm volatile
 800bc60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc64:	f383 8811 	msr	BASEPRI, r3
 800bc68:	f3bf 8f6f 	isb	sy
 800bc6c:	f3bf 8f4f 	dsb	sy
 800bc70:	60fb      	str	r3, [r7, #12]
}
 800bc72:	bf00      	nop
 800bc74:	e7fe      	b.n	800bc74 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800bc76:	4b39      	ldr	r3, [pc, #228]	; (800bd5c <xPortStartScheduler+0x12c>)
 800bc78:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800bc7a:	697b      	ldr	r3, [r7, #20]
 800bc7c:	781b      	ldrb	r3, [r3, #0]
 800bc7e:	b2db      	uxtb	r3, r3
 800bc80:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800bc82:	697b      	ldr	r3, [r7, #20]
 800bc84:	22ff      	movs	r2, #255	; 0xff
 800bc86:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800bc88:	697b      	ldr	r3, [r7, #20]
 800bc8a:	781b      	ldrb	r3, [r3, #0]
 800bc8c:	b2db      	uxtb	r3, r3
 800bc8e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800bc90:	78fb      	ldrb	r3, [r7, #3]
 800bc92:	b2db      	uxtb	r3, r3
 800bc94:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800bc98:	b2da      	uxtb	r2, r3
 800bc9a:	4b31      	ldr	r3, [pc, #196]	; (800bd60 <xPortStartScheduler+0x130>)
 800bc9c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800bc9e:	4b31      	ldr	r3, [pc, #196]	; (800bd64 <xPortStartScheduler+0x134>)
 800bca0:	2207      	movs	r2, #7
 800bca2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bca4:	e009      	b.n	800bcba <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800bca6:	4b2f      	ldr	r3, [pc, #188]	; (800bd64 <xPortStartScheduler+0x134>)
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	3b01      	subs	r3, #1
 800bcac:	4a2d      	ldr	r2, [pc, #180]	; (800bd64 <xPortStartScheduler+0x134>)
 800bcae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800bcb0:	78fb      	ldrb	r3, [r7, #3]
 800bcb2:	b2db      	uxtb	r3, r3
 800bcb4:	005b      	lsls	r3, r3, #1
 800bcb6:	b2db      	uxtb	r3, r3
 800bcb8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bcba:	78fb      	ldrb	r3, [r7, #3]
 800bcbc:	b2db      	uxtb	r3, r3
 800bcbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bcc2:	2b80      	cmp	r3, #128	; 0x80
 800bcc4:	d0ef      	beq.n	800bca6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800bcc6:	4b27      	ldr	r3, [pc, #156]	; (800bd64 <xPortStartScheduler+0x134>)
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	f1c3 0307 	rsb	r3, r3, #7
 800bcce:	2b04      	cmp	r3, #4
 800bcd0:	d00a      	beq.n	800bce8 <xPortStartScheduler+0xb8>
	__asm volatile
 800bcd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcd6:	f383 8811 	msr	BASEPRI, r3
 800bcda:	f3bf 8f6f 	isb	sy
 800bcde:	f3bf 8f4f 	dsb	sy
 800bce2:	60bb      	str	r3, [r7, #8]
}
 800bce4:	bf00      	nop
 800bce6:	e7fe      	b.n	800bce6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800bce8:	4b1e      	ldr	r3, [pc, #120]	; (800bd64 <xPortStartScheduler+0x134>)
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	021b      	lsls	r3, r3, #8
 800bcee:	4a1d      	ldr	r2, [pc, #116]	; (800bd64 <xPortStartScheduler+0x134>)
 800bcf0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800bcf2:	4b1c      	ldr	r3, [pc, #112]	; (800bd64 <xPortStartScheduler+0x134>)
 800bcf4:	681b      	ldr	r3, [r3, #0]
 800bcf6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800bcfa:	4a1a      	ldr	r2, [pc, #104]	; (800bd64 <xPortStartScheduler+0x134>)
 800bcfc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	b2da      	uxtb	r2, r3
 800bd02:	697b      	ldr	r3, [r7, #20]
 800bd04:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800bd06:	4b18      	ldr	r3, [pc, #96]	; (800bd68 <xPortStartScheduler+0x138>)
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	4a17      	ldr	r2, [pc, #92]	; (800bd68 <xPortStartScheduler+0x138>)
 800bd0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800bd10:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800bd12:	4b15      	ldr	r3, [pc, #84]	; (800bd68 <xPortStartScheduler+0x138>)
 800bd14:	681b      	ldr	r3, [r3, #0]
 800bd16:	4a14      	ldr	r2, [pc, #80]	; (800bd68 <xPortStartScheduler+0x138>)
 800bd18:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800bd1c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800bd1e:	f000 f8dd 	bl	800bedc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800bd22:	4b12      	ldr	r3, [pc, #72]	; (800bd6c <xPortStartScheduler+0x13c>)
 800bd24:	2200      	movs	r2, #0
 800bd26:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800bd28:	f000 f8fc 	bl	800bf24 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800bd2c:	4b10      	ldr	r3, [pc, #64]	; (800bd70 <xPortStartScheduler+0x140>)
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	4a0f      	ldr	r2, [pc, #60]	; (800bd70 <xPortStartScheduler+0x140>)
 800bd32:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800bd36:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800bd38:	f7ff ff66 	bl	800bc08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800bd3c:	f7ff f846 	bl	800adcc <vTaskSwitchContext>
	prvTaskExitError();
 800bd40:	f7ff ff1c 	bl	800bb7c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800bd44:	2300      	movs	r3, #0
}
 800bd46:	4618      	mov	r0, r3
 800bd48:	3718      	adds	r7, #24
 800bd4a:	46bd      	mov	sp, r7
 800bd4c:	bd80      	pop	{r7, pc}
 800bd4e:	bf00      	nop
 800bd50:	e000ed00 	.word	0xe000ed00
 800bd54:	410fc271 	.word	0x410fc271
 800bd58:	410fc270 	.word	0x410fc270
 800bd5c:	e000e400 	.word	0xe000e400
 800bd60:	24000e4c 	.word	0x24000e4c
 800bd64:	24000e50 	.word	0x24000e50
 800bd68:	e000ed20 	.word	0xe000ed20
 800bd6c:	24000010 	.word	0x24000010
 800bd70:	e000ef34 	.word	0xe000ef34

0800bd74 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800bd74:	b480      	push	{r7}
 800bd76:	b083      	sub	sp, #12
 800bd78:	af00      	add	r7, sp, #0
	__asm volatile
 800bd7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd7e:	f383 8811 	msr	BASEPRI, r3
 800bd82:	f3bf 8f6f 	isb	sy
 800bd86:	f3bf 8f4f 	dsb	sy
 800bd8a:	607b      	str	r3, [r7, #4]
}
 800bd8c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800bd8e:	4b0f      	ldr	r3, [pc, #60]	; (800bdcc <vPortEnterCritical+0x58>)
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	3301      	adds	r3, #1
 800bd94:	4a0d      	ldr	r2, [pc, #52]	; (800bdcc <vPortEnterCritical+0x58>)
 800bd96:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800bd98:	4b0c      	ldr	r3, [pc, #48]	; (800bdcc <vPortEnterCritical+0x58>)
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	2b01      	cmp	r3, #1
 800bd9e:	d10f      	bne.n	800bdc0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800bda0:	4b0b      	ldr	r3, [pc, #44]	; (800bdd0 <vPortEnterCritical+0x5c>)
 800bda2:	681b      	ldr	r3, [r3, #0]
 800bda4:	b2db      	uxtb	r3, r3
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	d00a      	beq.n	800bdc0 <vPortEnterCritical+0x4c>
	__asm volatile
 800bdaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdae:	f383 8811 	msr	BASEPRI, r3
 800bdb2:	f3bf 8f6f 	isb	sy
 800bdb6:	f3bf 8f4f 	dsb	sy
 800bdba:	603b      	str	r3, [r7, #0]
}
 800bdbc:	bf00      	nop
 800bdbe:	e7fe      	b.n	800bdbe <vPortEnterCritical+0x4a>
	}
}
 800bdc0:	bf00      	nop
 800bdc2:	370c      	adds	r7, #12
 800bdc4:	46bd      	mov	sp, r7
 800bdc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdca:	4770      	bx	lr
 800bdcc:	24000010 	.word	0x24000010
 800bdd0:	e000ed04 	.word	0xe000ed04

0800bdd4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800bdd4:	b480      	push	{r7}
 800bdd6:	b083      	sub	sp, #12
 800bdd8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800bdda:	4b12      	ldr	r3, [pc, #72]	; (800be24 <vPortExitCritical+0x50>)
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	d10a      	bne.n	800bdf8 <vPortExitCritical+0x24>
	__asm volatile
 800bde2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bde6:	f383 8811 	msr	BASEPRI, r3
 800bdea:	f3bf 8f6f 	isb	sy
 800bdee:	f3bf 8f4f 	dsb	sy
 800bdf2:	607b      	str	r3, [r7, #4]
}
 800bdf4:	bf00      	nop
 800bdf6:	e7fe      	b.n	800bdf6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800bdf8:	4b0a      	ldr	r3, [pc, #40]	; (800be24 <vPortExitCritical+0x50>)
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	3b01      	subs	r3, #1
 800bdfe:	4a09      	ldr	r2, [pc, #36]	; (800be24 <vPortExitCritical+0x50>)
 800be00:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800be02:	4b08      	ldr	r3, [pc, #32]	; (800be24 <vPortExitCritical+0x50>)
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	2b00      	cmp	r3, #0
 800be08:	d105      	bne.n	800be16 <vPortExitCritical+0x42>
 800be0a:	2300      	movs	r3, #0
 800be0c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800be0e:	683b      	ldr	r3, [r7, #0]
 800be10:	f383 8811 	msr	BASEPRI, r3
}
 800be14:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800be16:	bf00      	nop
 800be18:	370c      	adds	r7, #12
 800be1a:	46bd      	mov	sp, r7
 800be1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be20:	4770      	bx	lr
 800be22:	bf00      	nop
 800be24:	24000010 	.word	0x24000010
	...

0800be30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800be30:	f3ef 8009 	mrs	r0, PSP
 800be34:	f3bf 8f6f 	isb	sy
 800be38:	4b15      	ldr	r3, [pc, #84]	; (800be90 <pxCurrentTCBConst>)
 800be3a:	681a      	ldr	r2, [r3, #0]
 800be3c:	f01e 0f10 	tst.w	lr, #16
 800be40:	bf08      	it	eq
 800be42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800be46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be4a:	6010      	str	r0, [r2, #0]
 800be4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800be50:	f04f 0050 	mov.w	r0, #80	; 0x50
 800be54:	f380 8811 	msr	BASEPRI, r0
 800be58:	f3bf 8f4f 	dsb	sy
 800be5c:	f3bf 8f6f 	isb	sy
 800be60:	f7fe ffb4 	bl	800adcc <vTaskSwitchContext>
 800be64:	f04f 0000 	mov.w	r0, #0
 800be68:	f380 8811 	msr	BASEPRI, r0
 800be6c:	bc09      	pop	{r0, r3}
 800be6e:	6819      	ldr	r1, [r3, #0]
 800be70:	6808      	ldr	r0, [r1, #0]
 800be72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be76:	f01e 0f10 	tst.w	lr, #16
 800be7a:	bf08      	it	eq
 800be7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800be80:	f380 8809 	msr	PSP, r0
 800be84:	f3bf 8f6f 	isb	sy
 800be88:	4770      	bx	lr
 800be8a:	bf00      	nop
 800be8c:	f3af 8000 	nop.w

0800be90 <pxCurrentTCBConst>:
 800be90:	24000820 	.word	0x24000820
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800be94:	bf00      	nop
 800be96:	bf00      	nop

0800be98 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800be98:	b580      	push	{r7, lr}
 800be9a:	b082      	sub	sp, #8
 800be9c:	af00      	add	r7, sp, #0
	__asm volatile
 800be9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bea2:	f383 8811 	msr	BASEPRI, r3
 800bea6:	f3bf 8f6f 	isb	sy
 800beaa:	f3bf 8f4f 	dsb	sy
 800beae:	607b      	str	r3, [r7, #4]
}
 800beb0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800beb2:	f7fe fed1 	bl	800ac58 <xTaskIncrementTick>
 800beb6:	4603      	mov	r3, r0
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d003      	beq.n	800bec4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800bebc:	4b06      	ldr	r3, [pc, #24]	; (800bed8 <xPortSysTickHandler+0x40>)
 800bebe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bec2:	601a      	str	r2, [r3, #0]
 800bec4:	2300      	movs	r3, #0
 800bec6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bec8:	683b      	ldr	r3, [r7, #0]
 800beca:	f383 8811 	msr	BASEPRI, r3
}
 800bece:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800bed0:	bf00      	nop
 800bed2:	3708      	adds	r7, #8
 800bed4:	46bd      	mov	sp, r7
 800bed6:	bd80      	pop	{r7, pc}
 800bed8:	e000ed04 	.word	0xe000ed04

0800bedc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800bedc:	b480      	push	{r7}
 800bede:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800bee0:	4b0b      	ldr	r3, [pc, #44]	; (800bf10 <vPortSetupTimerInterrupt+0x34>)
 800bee2:	2200      	movs	r2, #0
 800bee4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800bee6:	4b0b      	ldr	r3, [pc, #44]	; (800bf14 <vPortSetupTimerInterrupt+0x38>)
 800bee8:	2200      	movs	r2, #0
 800beea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800beec:	4b0a      	ldr	r3, [pc, #40]	; (800bf18 <vPortSetupTimerInterrupt+0x3c>)
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	4a0a      	ldr	r2, [pc, #40]	; (800bf1c <vPortSetupTimerInterrupt+0x40>)
 800bef2:	fba2 2303 	umull	r2, r3, r2, r3
 800bef6:	099b      	lsrs	r3, r3, #6
 800bef8:	4a09      	ldr	r2, [pc, #36]	; (800bf20 <vPortSetupTimerInterrupt+0x44>)
 800befa:	3b01      	subs	r3, #1
 800befc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800befe:	4b04      	ldr	r3, [pc, #16]	; (800bf10 <vPortSetupTimerInterrupt+0x34>)
 800bf00:	2207      	movs	r2, #7
 800bf02:	601a      	str	r2, [r3, #0]
}
 800bf04:	bf00      	nop
 800bf06:	46bd      	mov	sp, r7
 800bf08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf0c:	4770      	bx	lr
 800bf0e:	bf00      	nop
 800bf10:	e000e010 	.word	0xe000e010
 800bf14:	e000e018 	.word	0xe000e018
 800bf18:	24000000 	.word	0x24000000
 800bf1c:	10624dd3 	.word	0x10624dd3
 800bf20:	e000e014 	.word	0xe000e014

0800bf24 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800bf24:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800bf34 <vPortEnableVFP+0x10>
 800bf28:	6801      	ldr	r1, [r0, #0]
 800bf2a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800bf2e:	6001      	str	r1, [r0, #0]
 800bf30:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800bf32:	bf00      	nop
 800bf34:	e000ed88 	.word	0xe000ed88

0800bf38 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800bf38:	b480      	push	{r7}
 800bf3a:	b085      	sub	sp, #20
 800bf3c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800bf3e:	f3ef 8305 	mrs	r3, IPSR
 800bf42:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800bf44:	68fb      	ldr	r3, [r7, #12]
 800bf46:	2b0f      	cmp	r3, #15
 800bf48:	d914      	bls.n	800bf74 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800bf4a:	4a17      	ldr	r2, [pc, #92]	; (800bfa8 <vPortValidateInterruptPriority+0x70>)
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	4413      	add	r3, r2
 800bf50:	781b      	ldrb	r3, [r3, #0]
 800bf52:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800bf54:	4b15      	ldr	r3, [pc, #84]	; (800bfac <vPortValidateInterruptPriority+0x74>)
 800bf56:	781b      	ldrb	r3, [r3, #0]
 800bf58:	7afa      	ldrb	r2, [r7, #11]
 800bf5a:	429a      	cmp	r2, r3
 800bf5c:	d20a      	bcs.n	800bf74 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800bf5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf62:	f383 8811 	msr	BASEPRI, r3
 800bf66:	f3bf 8f6f 	isb	sy
 800bf6a:	f3bf 8f4f 	dsb	sy
 800bf6e:	607b      	str	r3, [r7, #4]
}
 800bf70:	bf00      	nop
 800bf72:	e7fe      	b.n	800bf72 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800bf74:	4b0e      	ldr	r3, [pc, #56]	; (800bfb0 <vPortValidateInterruptPriority+0x78>)
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800bf7c:	4b0d      	ldr	r3, [pc, #52]	; (800bfb4 <vPortValidateInterruptPriority+0x7c>)
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	429a      	cmp	r2, r3
 800bf82:	d90a      	bls.n	800bf9a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800bf84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf88:	f383 8811 	msr	BASEPRI, r3
 800bf8c:	f3bf 8f6f 	isb	sy
 800bf90:	f3bf 8f4f 	dsb	sy
 800bf94:	603b      	str	r3, [r7, #0]
}
 800bf96:	bf00      	nop
 800bf98:	e7fe      	b.n	800bf98 <vPortValidateInterruptPriority+0x60>
	}
 800bf9a:	bf00      	nop
 800bf9c:	3714      	adds	r7, #20
 800bf9e:	46bd      	mov	sp, r7
 800bfa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfa4:	4770      	bx	lr
 800bfa6:	bf00      	nop
 800bfa8:	e000e3f0 	.word	0xe000e3f0
 800bfac:	24000e4c 	.word	0x24000e4c
 800bfb0:	e000ed0c 	.word	0xe000ed0c
 800bfb4:	24000e50 	.word	0x24000e50

0800bfb8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800bfb8:	b580      	push	{r7, lr}
 800bfba:	b08a      	sub	sp, #40	; 0x28
 800bfbc:	af00      	add	r7, sp, #0
 800bfbe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800bfc0:	2300      	movs	r3, #0
 800bfc2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800bfc4:	f7fe fd8c 	bl	800aae0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800bfc8:	4b5b      	ldr	r3, [pc, #364]	; (800c138 <pvPortMalloc+0x180>)
 800bfca:	681b      	ldr	r3, [r3, #0]
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d101      	bne.n	800bfd4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800bfd0:	f000 f920 	bl	800c214 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800bfd4:	4b59      	ldr	r3, [pc, #356]	; (800c13c <pvPortMalloc+0x184>)
 800bfd6:	681a      	ldr	r2, [r3, #0]
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	4013      	ands	r3, r2
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	f040 8093 	bne.w	800c108 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d01d      	beq.n	800c024 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800bfe8:	2208      	movs	r2, #8
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	4413      	add	r3, r2
 800bfee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	f003 0307 	and.w	r3, r3, #7
 800bff6:	2b00      	cmp	r3, #0
 800bff8:	d014      	beq.n	800c024 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	f023 0307 	bic.w	r3, r3, #7
 800c000:	3308      	adds	r3, #8
 800c002:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	f003 0307 	and.w	r3, r3, #7
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	d00a      	beq.n	800c024 <pvPortMalloc+0x6c>
	__asm volatile
 800c00e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c012:	f383 8811 	msr	BASEPRI, r3
 800c016:	f3bf 8f6f 	isb	sy
 800c01a:	f3bf 8f4f 	dsb	sy
 800c01e:	617b      	str	r3, [r7, #20]
}
 800c020:	bf00      	nop
 800c022:	e7fe      	b.n	800c022 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	2b00      	cmp	r3, #0
 800c028:	d06e      	beq.n	800c108 <pvPortMalloc+0x150>
 800c02a:	4b45      	ldr	r3, [pc, #276]	; (800c140 <pvPortMalloc+0x188>)
 800c02c:	681b      	ldr	r3, [r3, #0]
 800c02e:	687a      	ldr	r2, [r7, #4]
 800c030:	429a      	cmp	r2, r3
 800c032:	d869      	bhi.n	800c108 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c034:	4b43      	ldr	r3, [pc, #268]	; (800c144 <pvPortMalloc+0x18c>)
 800c036:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c038:	4b42      	ldr	r3, [pc, #264]	; (800c144 <pvPortMalloc+0x18c>)
 800c03a:	681b      	ldr	r3, [r3, #0]
 800c03c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c03e:	e004      	b.n	800c04a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800c040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c042:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c046:	681b      	ldr	r3, [r3, #0]
 800c048:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c04a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c04c:	685b      	ldr	r3, [r3, #4]
 800c04e:	687a      	ldr	r2, [r7, #4]
 800c050:	429a      	cmp	r2, r3
 800c052:	d903      	bls.n	800c05c <pvPortMalloc+0xa4>
 800c054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c056:	681b      	ldr	r3, [r3, #0]
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d1f1      	bne.n	800c040 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c05c:	4b36      	ldr	r3, [pc, #216]	; (800c138 <pvPortMalloc+0x180>)
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c062:	429a      	cmp	r2, r3
 800c064:	d050      	beq.n	800c108 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c066:	6a3b      	ldr	r3, [r7, #32]
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	2208      	movs	r2, #8
 800c06c:	4413      	add	r3, r2
 800c06e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c072:	681a      	ldr	r2, [r3, #0]
 800c074:	6a3b      	ldr	r3, [r7, #32]
 800c076:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c07a:	685a      	ldr	r2, [r3, #4]
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	1ad2      	subs	r2, r2, r3
 800c080:	2308      	movs	r3, #8
 800c082:	005b      	lsls	r3, r3, #1
 800c084:	429a      	cmp	r2, r3
 800c086:	d91f      	bls.n	800c0c8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c088:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	4413      	add	r3, r2
 800c08e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c090:	69bb      	ldr	r3, [r7, #24]
 800c092:	f003 0307 	and.w	r3, r3, #7
 800c096:	2b00      	cmp	r3, #0
 800c098:	d00a      	beq.n	800c0b0 <pvPortMalloc+0xf8>
	__asm volatile
 800c09a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c09e:	f383 8811 	msr	BASEPRI, r3
 800c0a2:	f3bf 8f6f 	isb	sy
 800c0a6:	f3bf 8f4f 	dsb	sy
 800c0aa:	613b      	str	r3, [r7, #16]
}
 800c0ac:	bf00      	nop
 800c0ae:	e7fe      	b.n	800c0ae <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c0b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0b2:	685a      	ldr	r2, [r3, #4]
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	1ad2      	subs	r2, r2, r3
 800c0b8:	69bb      	ldr	r3, [r7, #24]
 800c0ba:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c0bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0be:	687a      	ldr	r2, [r7, #4]
 800c0c0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c0c2:	69b8      	ldr	r0, [r7, #24]
 800c0c4:	f000 f908 	bl	800c2d8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c0c8:	4b1d      	ldr	r3, [pc, #116]	; (800c140 <pvPortMalloc+0x188>)
 800c0ca:	681a      	ldr	r2, [r3, #0]
 800c0cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0ce:	685b      	ldr	r3, [r3, #4]
 800c0d0:	1ad3      	subs	r3, r2, r3
 800c0d2:	4a1b      	ldr	r2, [pc, #108]	; (800c140 <pvPortMalloc+0x188>)
 800c0d4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c0d6:	4b1a      	ldr	r3, [pc, #104]	; (800c140 <pvPortMalloc+0x188>)
 800c0d8:	681a      	ldr	r2, [r3, #0]
 800c0da:	4b1b      	ldr	r3, [pc, #108]	; (800c148 <pvPortMalloc+0x190>)
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	429a      	cmp	r2, r3
 800c0e0:	d203      	bcs.n	800c0ea <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c0e2:	4b17      	ldr	r3, [pc, #92]	; (800c140 <pvPortMalloc+0x188>)
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	4a18      	ldr	r2, [pc, #96]	; (800c148 <pvPortMalloc+0x190>)
 800c0e8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c0ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0ec:	685a      	ldr	r2, [r3, #4]
 800c0ee:	4b13      	ldr	r3, [pc, #76]	; (800c13c <pvPortMalloc+0x184>)
 800c0f0:	681b      	ldr	r3, [r3, #0]
 800c0f2:	431a      	orrs	r2, r3
 800c0f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0f6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c0f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0fa:	2200      	movs	r2, #0
 800c0fc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c0fe:	4b13      	ldr	r3, [pc, #76]	; (800c14c <pvPortMalloc+0x194>)
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	3301      	adds	r3, #1
 800c104:	4a11      	ldr	r2, [pc, #68]	; (800c14c <pvPortMalloc+0x194>)
 800c106:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c108:	f7fe fcf8 	bl	800aafc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c10c:	69fb      	ldr	r3, [r7, #28]
 800c10e:	f003 0307 	and.w	r3, r3, #7
 800c112:	2b00      	cmp	r3, #0
 800c114:	d00a      	beq.n	800c12c <pvPortMalloc+0x174>
	__asm volatile
 800c116:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c11a:	f383 8811 	msr	BASEPRI, r3
 800c11e:	f3bf 8f6f 	isb	sy
 800c122:	f3bf 8f4f 	dsb	sy
 800c126:	60fb      	str	r3, [r7, #12]
}
 800c128:	bf00      	nop
 800c12a:	e7fe      	b.n	800c12a <pvPortMalloc+0x172>
	return pvReturn;
 800c12c:	69fb      	ldr	r3, [r7, #28]
}
 800c12e:	4618      	mov	r0, r3
 800c130:	3728      	adds	r7, #40	; 0x28
 800c132:	46bd      	mov	sp, r7
 800c134:	bd80      	pop	{r7, pc}
 800c136:	bf00      	nop
 800c138:	24004a5c 	.word	0x24004a5c
 800c13c:	24004a70 	.word	0x24004a70
 800c140:	24004a60 	.word	0x24004a60
 800c144:	24004a54 	.word	0x24004a54
 800c148:	24004a64 	.word	0x24004a64
 800c14c:	24004a68 	.word	0x24004a68

0800c150 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c150:	b580      	push	{r7, lr}
 800c152:	b086      	sub	sp, #24
 800c154:	af00      	add	r7, sp, #0
 800c156:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	2b00      	cmp	r3, #0
 800c160:	d04d      	beq.n	800c1fe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c162:	2308      	movs	r3, #8
 800c164:	425b      	negs	r3, r3
 800c166:	697a      	ldr	r2, [r7, #20]
 800c168:	4413      	add	r3, r2
 800c16a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c16c:	697b      	ldr	r3, [r7, #20]
 800c16e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c170:	693b      	ldr	r3, [r7, #16]
 800c172:	685a      	ldr	r2, [r3, #4]
 800c174:	4b24      	ldr	r3, [pc, #144]	; (800c208 <vPortFree+0xb8>)
 800c176:	681b      	ldr	r3, [r3, #0]
 800c178:	4013      	ands	r3, r2
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	d10a      	bne.n	800c194 <vPortFree+0x44>
	__asm volatile
 800c17e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c182:	f383 8811 	msr	BASEPRI, r3
 800c186:	f3bf 8f6f 	isb	sy
 800c18a:	f3bf 8f4f 	dsb	sy
 800c18e:	60fb      	str	r3, [r7, #12]
}
 800c190:	bf00      	nop
 800c192:	e7fe      	b.n	800c192 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c194:	693b      	ldr	r3, [r7, #16]
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d00a      	beq.n	800c1b2 <vPortFree+0x62>
	__asm volatile
 800c19c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1a0:	f383 8811 	msr	BASEPRI, r3
 800c1a4:	f3bf 8f6f 	isb	sy
 800c1a8:	f3bf 8f4f 	dsb	sy
 800c1ac:	60bb      	str	r3, [r7, #8]
}
 800c1ae:	bf00      	nop
 800c1b0:	e7fe      	b.n	800c1b0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c1b2:	693b      	ldr	r3, [r7, #16]
 800c1b4:	685a      	ldr	r2, [r3, #4]
 800c1b6:	4b14      	ldr	r3, [pc, #80]	; (800c208 <vPortFree+0xb8>)
 800c1b8:	681b      	ldr	r3, [r3, #0]
 800c1ba:	4013      	ands	r3, r2
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d01e      	beq.n	800c1fe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c1c0:	693b      	ldr	r3, [r7, #16]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d11a      	bne.n	800c1fe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c1c8:	693b      	ldr	r3, [r7, #16]
 800c1ca:	685a      	ldr	r2, [r3, #4]
 800c1cc:	4b0e      	ldr	r3, [pc, #56]	; (800c208 <vPortFree+0xb8>)
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	43db      	mvns	r3, r3
 800c1d2:	401a      	ands	r2, r3
 800c1d4:	693b      	ldr	r3, [r7, #16]
 800c1d6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c1d8:	f7fe fc82 	bl	800aae0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c1dc:	693b      	ldr	r3, [r7, #16]
 800c1de:	685a      	ldr	r2, [r3, #4]
 800c1e0:	4b0a      	ldr	r3, [pc, #40]	; (800c20c <vPortFree+0xbc>)
 800c1e2:	681b      	ldr	r3, [r3, #0]
 800c1e4:	4413      	add	r3, r2
 800c1e6:	4a09      	ldr	r2, [pc, #36]	; (800c20c <vPortFree+0xbc>)
 800c1e8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c1ea:	6938      	ldr	r0, [r7, #16]
 800c1ec:	f000 f874 	bl	800c2d8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c1f0:	4b07      	ldr	r3, [pc, #28]	; (800c210 <vPortFree+0xc0>)
 800c1f2:	681b      	ldr	r3, [r3, #0]
 800c1f4:	3301      	adds	r3, #1
 800c1f6:	4a06      	ldr	r2, [pc, #24]	; (800c210 <vPortFree+0xc0>)
 800c1f8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c1fa:	f7fe fc7f 	bl	800aafc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c1fe:	bf00      	nop
 800c200:	3718      	adds	r7, #24
 800c202:	46bd      	mov	sp, r7
 800c204:	bd80      	pop	{r7, pc}
 800c206:	bf00      	nop
 800c208:	24004a70 	.word	0x24004a70
 800c20c:	24004a60 	.word	0x24004a60
 800c210:	24004a6c 	.word	0x24004a6c

0800c214 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c214:	b480      	push	{r7}
 800c216:	b085      	sub	sp, #20
 800c218:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c21a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800c21e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c220:	4b27      	ldr	r3, [pc, #156]	; (800c2c0 <prvHeapInit+0xac>)
 800c222:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	f003 0307 	and.w	r3, r3, #7
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	d00c      	beq.n	800c248 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c22e:	68fb      	ldr	r3, [r7, #12]
 800c230:	3307      	adds	r3, #7
 800c232:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c234:	68fb      	ldr	r3, [r7, #12]
 800c236:	f023 0307 	bic.w	r3, r3, #7
 800c23a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c23c:	68ba      	ldr	r2, [r7, #8]
 800c23e:	68fb      	ldr	r3, [r7, #12]
 800c240:	1ad3      	subs	r3, r2, r3
 800c242:	4a1f      	ldr	r2, [pc, #124]	; (800c2c0 <prvHeapInit+0xac>)
 800c244:	4413      	add	r3, r2
 800c246:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c24c:	4a1d      	ldr	r2, [pc, #116]	; (800c2c4 <prvHeapInit+0xb0>)
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c252:	4b1c      	ldr	r3, [pc, #112]	; (800c2c4 <prvHeapInit+0xb0>)
 800c254:	2200      	movs	r2, #0
 800c256:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	68ba      	ldr	r2, [r7, #8]
 800c25c:	4413      	add	r3, r2
 800c25e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c260:	2208      	movs	r2, #8
 800c262:	68fb      	ldr	r3, [r7, #12]
 800c264:	1a9b      	subs	r3, r3, r2
 800c266:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c268:	68fb      	ldr	r3, [r7, #12]
 800c26a:	f023 0307 	bic.w	r3, r3, #7
 800c26e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	4a15      	ldr	r2, [pc, #84]	; (800c2c8 <prvHeapInit+0xb4>)
 800c274:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c276:	4b14      	ldr	r3, [pc, #80]	; (800c2c8 <prvHeapInit+0xb4>)
 800c278:	681b      	ldr	r3, [r3, #0]
 800c27a:	2200      	movs	r2, #0
 800c27c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c27e:	4b12      	ldr	r3, [pc, #72]	; (800c2c8 <prvHeapInit+0xb4>)
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	2200      	movs	r2, #0
 800c284:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c28a:	683b      	ldr	r3, [r7, #0]
 800c28c:	68fa      	ldr	r2, [r7, #12]
 800c28e:	1ad2      	subs	r2, r2, r3
 800c290:	683b      	ldr	r3, [r7, #0]
 800c292:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c294:	4b0c      	ldr	r3, [pc, #48]	; (800c2c8 <prvHeapInit+0xb4>)
 800c296:	681a      	ldr	r2, [r3, #0]
 800c298:	683b      	ldr	r3, [r7, #0]
 800c29a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c29c:	683b      	ldr	r3, [r7, #0]
 800c29e:	685b      	ldr	r3, [r3, #4]
 800c2a0:	4a0a      	ldr	r2, [pc, #40]	; (800c2cc <prvHeapInit+0xb8>)
 800c2a2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c2a4:	683b      	ldr	r3, [r7, #0]
 800c2a6:	685b      	ldr	r3, [r3, #4]
 800c2a8:	4a09      	ldr	r2, [pc, #36]	; (800c2d0 <prvHeapInit+0xbc>)
 800c2aa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c2ac:	4b09      	ldr	r3, [pc, #36]	; (800c2d4 <prvHeapInit+0xc0>)
 800c2ae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800c2b2:	601a      	str	r2, [r3, #0]
}
 800c2b4:	bf00      	nop
 800c2b6:	3714      	adds	r7, #20
 800c2b8:	46bd      	mov	sp, r7
 800c2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2be:	4770      	bx	lr
 800c2c0:	24000e54 	.word	0x24000e54
 800c2c4:	24004a54 	.word	0x24004a54
 800c2c8:	24004a5c 	.word	0x24004a5c
 800c2cc:	24004a64 	.word	0x24004a64
 800c2d0:	24004a60 	.word	0x24004a60
 800c2d4:	24004a70 	.word	0x24004a70

0800c2d8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c2d8:	b480      	push	{r7}
 800c2da:	b085      	sub	sp, #20
 800c2dc:	af00      	add	r7, sp, #0
 800c2de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c2e0:	4b28      	ldr	r3, [pc, #160]	; (800c384 <prvInsertBlockIntoFreeList+0xac>)
 800c2e2:	60fb      	str	r3, [r7, #12]
 800c2e4:	e002      	b.n	800c2ec <prvInsertBlockIntoFreeList+0x14>
 800c2e6:	68fb      	ldr	r3, [r7, #12]
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	60fb      	str	r3, [r7, #12]
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	687a      	ldr	r2, [r7, #4]
 800c2f2:	429a      	cmp	r2, r3
 800c2f4:	d8f7      	bhi.n	800c2e6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c2fa:	68fb      	ldr	r3, [r7, #12]
 800c2fc:	685b      	ldr	r3, [r3, #4]
 800c2fe:	68ba      	ldr	r2, [r7, #8]
 800c300:	4413      	add	r3, r2
 800c302:	687a      	ldr	r2, [r7, #4]
 800c304:	429a      	cmp	r2, r3
 800c306:	d108      	bne.n	800c31a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c308:	68fb      	ldr	r3, [r7, #12]
 800c30a:	685a      	ldr	r2, [r3, #4]
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	685b      	ldr	r3, [r3, #4]
 800c310:	441a      	add	r2, r3
 800c312:	68fb      	ldr	r3, [r7, #12]
 800c314:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	685b      	ldr	r3, [r3, #4]
 800c322:	68ba      	ldr	r2, [r7, #8]
 800c324:	441a      	add	r2, r3
 800c326:	68fb      	ldr	r3, [r7, #12]
 800c328:	681b      	ldr	r3, [r3, #0]
 800c32a:	429a      	cmp	r2, r3
 800c32c:	d118      	bne.n	800c360 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c32e:	68fb      	ldr	r3, [r7, #12]
 800c330:	681a      	ldr	r2, [r3, #0]
 800c332:	4b15      	ldr	r3, [pc, #84]	; (800c388 <prvInsertBlockIntoFreeList+0xb0>)
 800c334:	681b      	ldr	r3, [r3, #0]
 800c336:	429a      	cmp	r2, r3
 800c338:	d00d      	beq.n	800c356 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	685a      	ldr	r2, [r3, #4]
 800c33e:	68fb      	ldr	r3, [r7, #12]
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	685b      	ldr	r3, [r3, #4]
 800c344:	441a      	add	r2, r3
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c34a:	68fb      	ldr	r3, [r7, #12]
 800c34c:	681b      	ldr	r3, [r3, #0]
 800c34e:	681a      	ldr	r2, [r3, #0]
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	601a      	str	r2, [r3, #0]
 800c354:	e008      	b.n	800c368 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c356:	4b0c      	ldr	r3, [pc, #48]	; (800c388 <prvInsertBlockIntoFreeList+0xb0>)
 800c358:	681a      	ldr	r2, [r3, #0]
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	601a      	str	r2, [r3, #0]
 800c35e:	e003      	b.n	800c368 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c360:	68fb      	ldr	r3, [r7, #12]
 800c362:	681a      	ldr	r2, [r3, #0]
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c368:	68fa      	ldr	r2, [r7, #12]
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	429a      	cmp	r2, r3
 800c36e:	d002      	beq.n	800c376 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	687a      	ldr	r2, [r7, #4]
 800c374:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c376:	bf00      	nop
 800c378:	3714      	adds	r7, #20
 800c37a:	46bd      	mov	sp, r7
 800c37c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c380:	4770      	bx	lr
 800c382:	bf00      	nop
 800c384:	24004a54 	.word	0x24004a54
 800c388:	24004a5c 	.word	0x24004a5c

0800c38c <__libc_init_array>:
 800c38c:	b570      	push	{r4, r5, r6, lr}
 800c38e:	4d0d      	ldr	r5, [pc, #52]	; (800c3c4 <__libc_init_array+0x38>)
 800c390:	4c0d      	ldr	r4, [pc, #52]	; (800c3c8 <__libc_init_array+0x3c>)
 800c392:	1b64      	subs	r4, r4, r5
 800c394:	10a4      	asrs	r4, r4, #2
 800c396:	2600      	movs	r6, #0
 800c398:	42a6      	cmp	r6, r4
 800c39a:	d109      	bne.n	800c3b0 <__libc_init_array+0x24>
 800c39c:	4d0b      	ldr	r5, [pc, #44]	; (800c3cc <__libc_init_array+0x40>)
 800c39e:	4c0c      	ldr	r4, [pc, #48]	; (800c3d0 <__libc_init_array+0x44>)
 800c3a0:	f000 f8f6 	bl	800c590 <_init>
 800c3a4:	1b64      	subs	r4, r4, r5
 800c3a6:	10a4      	asrs	r4, r4, #2
 800c3a8:	2600      	movs	r6, #0
 800c3aa:	42a6      	cmp	r6, r4
 800c3ac:	d105      	bne.n	800c3ba <__libc_init_array+0x2e>
 800c3ae:	bd70      	pop	{r4, r5, r6, pc}
 800c3b0:	f855 3b04 	ldr.w	r3, [r5], #4
 800c3b4:	4798      	blx	r3
 800c3b6:	3601      	adds	r6, #1
 800c3b8:	e7ee      	b.n	800c398 <__libc_init_array+0xc>
 800c3ba:	f855 3b04 	ldr.w	r3, [r5], #4
 800c3be:	4798      	blx	r3
 800c3c0:	3601      	adds	r6, #1
 800c3c2:	e7f2      	b.n	800c3aa <__libc_init_array+0x1e>
 800c3c4:	0800c74c 	.word	0x0800c74c
 800c3c8:	0800c74c 	.word	0x0800c74c
 800c3cc:	0800c74c 	.word	0x0800c74c
 800c3d0:	0800c750 	.word	0x0800c750

0800c3d4 <__retarget_lock_acquire_recursive>:
 800c3d4:	4770      	bx	lr

0800c3d6 <__retarget_lock_release_recursive>:
 800c3d6:	4770      	bx	lr

0800c3d8 <memcpy>:
 800c3d8:	440a      	add	r2, r1
 800c3da:	4291      	cmp	r1, r2
 800c3dc:	f100 33ff 	add.w	r3, r0, #4294967295
 800c3e0:	d100      	bne.n	800c3e4 <memcpy+0xc>
 800c3e2:	4770      	bx	lr
 800c3e4:	b510      	push	{r4, lr}
 800c3e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c3ea:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c3ee:	4291      	cmp	r1, r2
 800c3f0:	d1f9      	bne.n	800c3e6 <memcpy+0xe>
 800c3f2:	bd10      	pop	{r4, pc}

0800c3f4 <memset>:
 800c3f4:	4402      	add	r2, r0
 800c3f6:	4603      	mov	r3, r0
 800c3f8:	4293      	cmp	r3, r2
 800c3fa:	d100      	bne.n	800c3fe <memset+0xa>
 800c3fc:	4770      	bx	lr
 800c3fe:	f803 1b01 	strb.w	r1, [r3], #1
 800c402:	e7f9      	b.n	800c3f8 <memset+0x4>

0800c404 <cleanup_glue>:
 800c404:	b538      	push	{r3, r4, r5, lr}
 800c406:	460c      	mov	r4, r1
 800c408:	6809      	ldr	r1, [r1, #0]
 800c40a:	4605      	mov	r5, r0
 800c40c:	b109      	cbz	r1, 800c412 <cleanup_glue+0xe>
 800c40e:	f7ff fff9 	bl	800c404 <cleanup_glue>
 800c412:	4621      	mov	r1, r4
 800c414:	4628      	mov	r0, r5
 800c416:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c41a:	f000 b869 	b.w	800c4f0 <_free_r>
	...

0800c420 <_reclaim_reent>:
 800c420:	4b2c      	ldr	r3, [pc, #176]	; (800c4d4 <_reclaim_reent+0xb4>)
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	4283      	cmp	r3, r0
 800c426:	b570      	push	{r4, r5, r6, lr}
 800c428:	4604      	mov	r4, r0
 800c42a:	d051      	beq.n	800c4d0 <_reclaim_reent+0xb0>
 800c42c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800c42e:	b143      	cbz	r3, 800c442 <_reclaim_reent+0x22>
 800c430:	68db      	ldr	r3, [r3, #12]
 800c432:	2b00      	cmp	r3, #0
 800c434:	d14a      	bne.n	800c4cc <_reclaim_reent+0xac>
 800c436:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c438:	6819      	ldr	r1, [r3, #0]
 800c43a:	b111      	cbz	r1, 800c442 <_reclaim_reent+0x22>
 800c43c:	4620      	mov	r0, r4
 800c43e:	f000 f857 	bl	800c4f0 <_free_r>
 800c442:	6961      	ldr	r1, [r4, #20]
 800c444:	b111      	cbz	r1, 800c44c <_reclaim_reent+0x2c>
 800c446:	4620      	mov	r0, r4
 800c448:	f000 f852 	bl	800c4f0 <_free_r>
 800c44c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800c44e:	b111      	cbz	r1, 800c456 <_reclaim_reent+0x36>
 800c450:	4620      	mov	r0, r4
 800c452:	f000 f84d 	bl	800c4f0 <_free_r>
 800c456:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800c458:	b111      	cbz	r1, 800c460 <_reclaim_reent+0x40>
 800c45a:	4620      	mov	r0, r4
 800c45c:	f000 f848 	bl	800c4f0 <_free_r>
 800c460:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800c462:	b111      	cbz	r1, 800c46a <_reclaim_reent+0x4a>
 800c464:	4620      	mov	r0, r4
 800c466:	f000 f843 	bl	800c4f0 <_free_r>
 800c46a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800c46c:	b111      	cbz	r1, 800c474 <_reclaim_reent+0x54>
 800c46e:	4620      	mov	r0, r4
 800c470:	f000 f83e 	bl	800c4f0 <_free_r>
 800c474:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800c476:	b111      	cbz	r1, 800c47e <_reclaim_reent+0x5e>
 800c478:	4620      	mov	r0, r4
 800c47a:	f000 f839 	bl	800c4f0 <_free_r>
 800c47e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800c480:	b111      	cbz	r1, 800c488 <_reclaim_reent+0x68>
 800c482:	4620      	mov	r0, r4
 800c484:	f000 f834 	bl	800c4f0 <_free_r>
 800c488:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c48a:	b111      	cbz	r1, 800c492 <_reclaim_reent+0x72>
 800c48c:	4620      	mov	r0, r4
 800c48e:	f000 f82f 	bl	800c4f0 <_free_r>
 800c492:	69a3      	ldr	r3, [r4, #24]
 800c494:	b1e3      	cbz	r3, 800c4d0 <_reclaim_reent+0xb0>
 800c496:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800c498:	4620      	mov	r0, r4
 800c49a:	4798      	blx	r3
 800c49c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800c49e:	b1b9      	cbz	r1, 800c4d0 <_reclaim_reent+0xb0>
 800c4a0:	4620      	mov	r0, r4
 800c4a2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c4a6:	f7ff bfad 	b.w	800c404 <cleanup_glue>
 800c4aa:	5949      	ldr	r1, [r1, r5]
 800c4ac:	b941      	cbnz	r1, 800c4c0 <_reclaim_reent+0xa0>
 800c4ae:	3504      	adds	r5, #4
 800c4b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c4b2:	2d80      	cmp	r5, #128	; 0x80
 800c4b4:	68d9      	ldr	r1, [r3, #12]
 800c4b6:	d1f8      	bne.n	800c4aa <_reclaim_reent+0x8a>
 800c4b8:	4620      	mov	r0, r4
 800c4ba:	f000 f819 	bl	800c4f0 <_free_r>
 800c4be:	e7ba      	b.n	800c436 <_reclaim_reent+0x16>
 800c4c0:	680e      	ldr	r6, [r1, #0]
 800c4c2:	4620      	mov	r0, r4
 800c4c4:	f000 f814 	bl	800c4f0 <_free_r>
 800c4c8:	4631      	mov	r1, r6
 800c4ca:	e7ef      	b.n	800c4ac <_reclaim_reent+0x8c>
 800c4cc:	2500      	movs	r5, #0
 800c4ce:	e7ef      	b.n	800c4b0 <_reclaim_reent+0x90>
 800c4d0:	bd70      	pop	{r4, r5, r6, pc}
 800c4d2:	bf00      	nop
 800c4d4:	24000014 	.word	0x24000014

0800c4d8 <__malloc_lock>:
 800c4d8:	4801      	ldr	r0, [pc, #4]	; (800c4e0 <__malloc_lock+0x8>)
 800c4da:	f7ff bf7b 	b.w	800c3d4 <__retarget_lock_acquire_recursive>
 800c4de:	bf00      	nop
 800c4e0:	24004dbc 	.word	0x24004dbc

0800c4e4 <__malloc_unlock>:
 800c4e4:	4801      	ldr	r0, [pc, #4]	; (800c4ec <__malloc_unlock+0x8>)
 800c4e6:	f7ff bf76 	b.w	800c3d6 <__retarget_lock_release_recursive>
 800c4ea:	bf00      	nop
 800c4ec:	24004dbc 	.word	0x24004dbc

0800c4f0 <_free_r>:
 800c4f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c4f2:	2900      	cmp	r1, #0
 800c4f4:	d048      	beq.n	800c588 <_free_r+0x98>
 800c4f6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c4fa:	9001      	str	r0, [sp, #4]
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	f1a1 0404 	sub.w	r4, r1, #4
 800c502:	bfb8      	it	lt
 800c504:	18e4      	addlt	r4, r4, r3
 800c506:	f7ff ffe7 	bl	800c4d8 <__malloc_lock>
 800c50a:	4a20      	ldr	r2, [pc, #128]	; (800c58c <_free_r+0x9c>)
 800c50c:	9801      	ldr	r0, [sp, #4]
 800c50e:	6813      	ldr	r3, [r2, #0]
 800c510:	4615      	mov	r5, r2
 800c512:	b933      	cbnz	r3, 800c522 <_free_r+0x32>
 800c514:	6063      	str	r3, [r4, #4]
 800c516:	6014      	str	r4, [r2, #0]
 800c518:	b003      	add	sp, #12
 800c51a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c51e:	f7ff bfe1 	b.w	800c4e4 <__malloc_unlock>
 800c522:	42a3      	cmp	r3, r4
 800c524:	d90b      	bls.n	800c53e <_free_r+0x4e>
 800c526:	6821      	ldr	r1, [r4, #0]
 800c528:	1862      	adds	r2, r4, r1
 800c52a:	4293      	cmp	r3, r2
 800c52c:	bf04      	itt	eq
 800c52e:	681a      	ldreq	r2, [r3, #0]
 800c530:	685b      	ldreq	r3, [r3, #4]
 800c532:	6063      	str	r3, [r4, #4]
 800c534:	bf04      	itt	eq
 800c536:	1852      	addeq	r2, r2, r1
 800c538:	6022      	streq	r2, [r4, #0]
 800c53a:	602c      	str	r4, [r5, #0]
 800c53c:	e7ec      	b.n	800c518 <_free_r+0x28>
 800c53e:	461a      	mov	r2, r3
 800c540:	685b      	ldr	r3, [r3, #4]
 800c542:	b10b      	cbz	r3, 800c548 <_free_r+0x58>
 800c544:	42a3      	cmp	r3, r4
 800c546:	d9fa      	bls.n	800c53e <_free_r+0x4e>
 800c548:	6811      	ldr	r1, [r2, #0]
 800c54a:	1855      	adds	r5, r2, r1
 800c54c:	42a5      	cmp	r5, r4
 800c54e:	d10b      	bne.n	800c568 <_free_r+0x78>
 800c550:	6824      	ldr	r4, [r4, #0]
 800c552:	4421      	add	r1, r4
 800c554:	1854      	adds	r4, r2, r1
 800c556:	42a3      	cmp	r3, r4
 800c558:	6011      	str	r1, [r2, #0]
 800c55a:	d1dd      	bne.n	800c518 <_free_r+0x28>
 800c55c:	681c      	ldr	r4, [r3, #0]
 800c55e:	685b      	ldr	r3, [r3, #4]
 800c560:	6053      	str	r3, [r2, #4]
 800c562:	4421      	add	r1, r4
 800c564:	6011      	str	r1, [r2, #0]
 800c566:	e7d7      	b.n	800c518 <_free_r+0x28>
 800c568:	d902      	bls.n	800c570 <_free_r+0x80>
 800c56a:	230c      	movs	r3, #12
 800c56c:	6003      	str	r3, [r0, #0]
 800c56e:	e7d3      	b.n	800c518 <_free_r+0x28>
 800c570:	6825      	ldr	r5, [r4, #0]
 800c572:	1961      	adds	r1, r4, r5
 800c574:	428b      	cmp	r3, r1
 800c576:	bf04      	itt	eq
 800c578:	6819      	ldreq	r1, [r3, #0]
 800c57a:	685b      	ldreq	r3, [r3, #4]
 800c57c:	6063      	str	r3, [r4, #4]
 800c57e:	bf04      	itt	eq
 800c580:	1949      	addeq	r1, r1, r5
 800c582:	6021      	streq	r1, [r4, #0]
 800c584:	6054      	str	r4, [r2, #4]
 800c586:	e7c7      	b.n	800c518 <_free_r+0x28>
 800c588:	b003      	add	sp, #12
 800c58a:	bd30      	pop	{r4, r5, pc}
 800c58c:	24004a74 	.word	0x24004a74

0800c590 <_init>:
 800c590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c592:	bf00      	nop
 800c594:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c596:	bc08      	pop	{r3}
 800c598:	469e      	mov	lr, r3
 800c59a:	4770      	bx	lr

0800c59c <_fini>:
 800c59c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c59e:	bf00      	nop
 800c5a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c5a2:	bc08      	pop	{r3}
 800c5a4:	469e      	mov	lr, r3
 800c5a6:	4770      	bx	lr
