{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720116765046 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720116765046 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  4 15:12:44 2024 " "Processing started: Thu Jul  4 15:12:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720116765046 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720116765046 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off thumb -c thumb " "Command: quartus_map --read_settings_files=on --write_settings_files=off thumb -c thumb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720116765047 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720116765472 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720116765472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alu_1 " "Found design unit 1: alu-alu_1" {  } { { "alu.vhd" "" { Text "/home/miguelaguena/Documents/thumb/alu.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720116776903 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/miguelaguena/Documents/thumb/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720116776903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720116776903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_1_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_1_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_1_bit-alu_1_bit_1 " "Found design unit 1: alu_1_bit-alu_1_bit_1" {  } { { "alu_1_bit.vhd" "" { Text "/home/miguelaguena/Documents/thumb/alu_1_bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720116776904 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_1_bit " "Found entity 1: alu_1_bit" {  } { { "alu_1_bit.vhd" "" { Text "/home/miguelaguena/Documents/thumb/alu_1_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720116776904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720116776904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thumb_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file thumb_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 thumb_cpu-thumbv1 " "Found design unit 1: thumb_cpu-thumbv1" {  } { { "thumb_cpu.vhd" "" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720116776905 ""} { "Info" "ISGN_ENTITY_NAME" "1 thumb_cpu " "Found entity 1: thumb_cpu" {  } { { "thumb_cpu.vhd" "" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720116776905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720116776905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-ram_1 " "Found design unit 1: ram-ram_1" {  } { { "ram.vhd" "" { Text "/home/miguelaguena/Documents/thumb/ram.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720116776906 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "/home/miguelaguena/Documents/thumb/ram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720116776906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720116776906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_d-comportamental " "Found design unit 1: register_d-comportamental" {  } { { "register_d.vhd" "" { Text "/home/miguelaguena/Documents/thumb/register_d.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720116776906 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_d " "Found entity 1: register_d" {  } { { "register_d.vhd" "" { Text "/home/miguelaguena/Documents/thumb/register_d.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720116776906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720116776906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-regfile_1 " "Found design unit 1: regfile-regfile_1" {  } { { "regfile.vhd" "" { Text "/home/miguelaguena/Documents/thumb/regfile.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720116776907 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "/home/miguelaguena/Documents/thumb/regfile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720116776907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720116776907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-rom_1 " "Found design unit 1: rom-rom_1" {  } { { "rom.vhd" "" { Text "/home/miguelaguena/Documents/thumb/rom.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720116776907 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "/home/miguelaguena/Documents/thumb/rom.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720116776907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720116776907 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "thumb_cpu " "Elaborating entity \"thumb_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720116776968 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_address thumb_cpu.vhd(25) " "VHDL Signal Declaration warning at thumb_cpu.vhd(25): used implicit default value for signal \"data_address\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "thumb_cpu.vhd" "" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720116776975 "|thumb_cpu"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_number_2 thumb_cpu.vhd(81) " "VHDL Signal Declaration warning at thumb_cpu.vhd(81): used explicit default value for signal \"s_number_2\" because signal was never assigned a value" {  } { { "thumb_cpu.vhd" "" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu.vhd" 81 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1720116776975 "|thumb_cpu"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_op_sum thumb_cpu.vhd(82) " "VHDL Signal Declaration warning at thumb_cpu.vhd(82): used explicit default value for signal \"s_op_sum\" because signal was never assigned a value" {  } { { "thumb_cpu.vhd" "" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu.vhd" 82 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1720116776976 "|thumb_cpu"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_processor_stall thumb_cpu.vhd(87) " "VHDL Signal Declaration warning at thumb_cpu.vhd(87): used explicit default value for signal \"s_processor_stall\" because signal was never assigned a value" {  } { { "thumb_cpu.vhd" "" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu.vhd" 87 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1720116776976 "|thumb_cpu"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_lp_reg thumb_cpu.vhd(93) " "VHDL Signal Declaration warning at thumb_cpu.vhd(93): used explicit default value for signal \"s_lp_reg\" because signal was never assigned a value" {  } { { "thumb_cpu.vhd" "" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu.vhd" 93 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1720116776976 "|thumb_cpu"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_signal_1 thumb_cpu.vhd(101) " "VHDL Signal Declaration warning at thumb_cpu.vhd(101): used explicit default value for signal \"s_signal_1\" because signal was never assigned a value" {  } { { "thumb_cpu.vhd" "" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu.vhd" 101 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1720116776977 "|thumb_cpu"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_signal_0 thumb_cpu.vhd(102) " "VHDL Signal Declaration warning at thumb_cpu.vhd(102): used explicit default value for signal \"s_signal_0\" because signal was never assigned a value" {  } { { "thumb_cpu.vhd" "" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu.vhd" 102 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1720116776977 "|thumb_cpu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_rr2_wb thumb_cpu.vhd(134) " "VHDL Signal Declaration warning at thumb_cpu.vhd(134): used implicit default value for signal \"s_rr2_wb\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "thumb_cpu.vhd" "" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu.vhd" 134 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720116776978 "|thumb_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_regWrite_wb thumb_cpu.vhd(135) " "Verilog HDL or VHDL warning at thumb_cpu.vhd(135): object \"s_regWrite_wb\" assigned a value but never read" {  } { { "thumb_cpu.vhd" "" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720116776978 "|thumb_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_data_address thumb_cpu.vhd(138) " "Verilog HDL or VHDL warning at thumb_cpu.vhd(138): object \"s_data_address\" assigned a value but never read" {  } { { "thumb_cpu.vhd" "" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu.vhd" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720116776978 "|thumb_cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ADDER2 " "Elaborating entity \"alu\" for hierarchy \"alu:ADDER2\"" {  } { { "thumb_cpu.vhd" "ADDER2" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720116776999 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zero_aux alu.vhd(36) " "VHDL Signal Declaration warning at alu.vhd(36): used explicit default value for signal \"zero_aux\" because signal was never assigned a value" {  } { { "alu.vhd" "" { Text "/home/miguelaguena/Documents/thumb/alu.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1720116777000 "|thumb_cpu|alu:ADDER2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_1_bit alu:ADDER2\|alu_1_bit:\\ALUS:15:LAST:ALU_LAST " "Elaborating entity \"alu_1_bit\" for hierarchy \"alu:ADDER2\|alu_1_bit:\\ALUS:15:LAST:ALU_LAST\"" {  } { { "alu.vhd" "\\ALUS:15:LAST:ALU_LAST" { Text "/home/miguelaguena/Documents/thumb/alu.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720116777001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:REGS " "Elaborating entity \"regfile\" for hierarchy \"regfile:REGS\"" {  } { { "thumb_cpu.vhd" "REGS" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720116777005 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "qPC regfile.vhd(21) " "VHDL Signal Declaration warning at regfile.vhd(21): used implicit default value for signal \"qPC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "regfile.vhd" "" { Text "/home/miguelaguena/Documents/thumb/regfile.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720116777007 "|thumb_cpu|regfile:REGS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_d register_d:REG_IF_EX " "Elaborating entity \"register_d\" for hierarchy \"register_d:REG_IF_EX\"" {  } { { "thumb_cpu.vhd" "REG_IF_EX" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720116777008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_d register_d:REG_EX_WB " "Elaborating entity \"register_d\" for hierarchy \"register_d:REG_EX_WB\"" {  } { { "thumb_cpu.vhd" "REG_EX_WB" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720116777013 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_ex_wb_out\[6\] Equal16 " "Net \"s_ex_wb_out\[6\]\", which fans out to \"Equal16\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register_d:REG_EX_WB\|Q\[6\] " "Net is fed by \"register_d:REG_EX_WB\|Q\[6\]\"" {  } { { "register_d.vhd" "Q\[6\]" { Text "/home/miguelaguena/Documents/thumb/register_d.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1720116777095 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register_d:REG_EX_WB\|Q\[25\] " "Net is fed by \"register_d:REG_EX_WB\|Q\[25\]\"" {  } { { "register_d.vhd" "Q\[25\]" { Text "/home/miguelaguena/Documents/thumb/register_d.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1720116777095 ""}  } { { "thumb_cpu.vhd" "s_ex_wb_out\[6\]" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu.vhd" 109 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "Equal16" { Text "/opt/intelFPGA_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1813 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1720116777095 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_ex_wb_out\[5\] Equal16 " "Net \"s_ex_wb_out\[5\]\", which fans out to \"Equal16\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register_d:REG_EX_WB\|Q\[5\] " "Net is fed by \"register_d:REG_EX_WB\|Q\[5\]\"" {  } { { "register_d.vhd" "Q\[5\]" { Text "/home/miguelaguena/Documents/thumb/register_d.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1720116777095 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register_d:REG_EX_WB\|Q\[24\] " "Net is fed by \"register_d:REG_EX_WB\|Q\[24\]\"" {  } { { "register_d.vhd" "Q\[24\]" { Text "/home/miguelaguena/Documents/thumb/register_d.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1720116777095 ""}  } { { "thumb_cpu.vhd" "s_ex_wb_out\[5\]" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu.vhd" 109 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "Equal16" { Text "/opt/intelFPGA_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1813 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1720116777095 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "s_ex_wb_out\[4\] Equal16 " "Net \"s_ex_wb_out\[4\]\", which fans out to \"Equal16\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register_d:REG_EX_WB\|Q\[4\] " "Net is fed by \"register_d:REG_EX_WB\|Q\[4\]\"" {  } { { "register_d.vhd" "Q\[4\]" { Text "/home/miguelaguena/Documents/thumb/register_d.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1720116777095 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register_d:REG_EX_WB\|Q\[23\] " "Net is fed by \"register_d:REG_EX_WB\|Q\[23\]\"" {  } { { "register_d.vhd" "Q\[23\]" { Text "/home/miguelaguena/Documents/thumb/register_d.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1720116777095 ""}  } { { "thumb_cpu.vhd" "s_ex_wb_out\[4\]" { Text "/home/miguelaguena/Documents/thumb/thumb_cpu.vhd" 109 -1 0 } } { "synopsys/ieee/syn_arit.vhd" "Equal16" { Text "/opt/intelFPGA_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1813 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1720116777095 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "478 " "Peak virtual memory: 478 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720116777200 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul  4 15:12:57 2024 " "Processing ended: Thu Jul  4 15:12:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720116777200 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720116777200 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720116777200 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720116777200 ""}
