<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>embARC: uDMA</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 50px;">
  <td id="projectlogo"><img alt="Logo" src="embARC_Logo.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectnumber">2017.12</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#files">Files</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#enumval-members">Enumerator</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">uDMA<div class="ingroups"><a class="el" href="group___a_r_c___h_a_l.html">ARC HAL</a> &raquo; <a class="el" href="group___a_r_c___h_a_l___m_i_s_c.html">Internal Components</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>uDMA related definitions and functions  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="files"></a>
Files</h2></td></tr>
<tr class="memitem:arc__udma_8c"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__udma_8c.html">arc_udma.c</a></td></tr>
<tr class="memdesc:arc__udma_8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">API implementation for DMA Controller for ARC. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:arc__udma_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__udma_8h.html">arc_udma.h</a></td></tr>
<tr class="memdesc:arc__udma_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">header file of ARC uDMA driver <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:arc__udma__config_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__udma__config_8h.html">arc_udma_config.h</a></td></tr>
<tr class="memdesc:arc__udma__config_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurations of uDMA controller. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__dma__ctrl__field.html">_dma_ctrl_field</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union__dma__ctrl.html">_dma_ctrl</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel control register union.  <a href="union__dma__ctrl.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__dma__desc.html">_dma_desc</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA descriptor (DMA channel registers)  <a href="struct__dma__desc.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__dma__channel.html">_dma_channel</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel transfer structure.  <a href="struct__dma__channel.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct__dma__state.html">_dma_state</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA state to maintain uDMA resources.  <a href="struct__dma__state.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gabb765ea635f6d2ee428dbab44e30c7c7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb765ea635f6d2ee428dbab44e30c7c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMAC_LOCK</b>()</td></tr>
<tr class="separator:gabb765ea635f6d2ee428dbab44e30c7c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f84e8fb55f87517f2935876bd38527b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2f84e8fb55f87517f2935876bd38527b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMAC_UNLOCK</b>()</td></tr>
<tr class="separator:ga2f84e8fb55f87517f2935876bd38527b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c3e06daa947a44bab966b2f0f34aff4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4c3e06daa947a44bab966b2f0f34aff4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_DCACHE_FLUSH_MLINES</b>(addr,  size)&#160;&#160;&#160;<a class="el" href="arc__cache_8h.html#a22809d879f9791c65001e86ff559434c">dcache_flush_mlines</a>((uint32_t)(addr), (uint32_t)(size))</td></tr>
<tr class="separator:ga4c3e06daa947a44bab966b2f0f34aff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec1509d88af981e060a059d0f5554d0c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaec1509d88af981e060a059d0f5554d0c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_MEMORY_FENCE</b>()&#160;&#160;&#160;<a class="el" href="group___a_r_c___h_a_l___b_u_i_l_t_i_n.html#gae036cd29e75a50a6e98090522cbb3968">_arc_sync</a>()</td></tr>
<tr class="separator:gaec1509d88af981e060a059d0f5554d0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4232393d3d52c0cedfedf119e07b4d85"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4232393d3d52c0cedfedf119e07b4d85"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_ISR</b>(vector,  func)&#160;&#160;&#160;void func(void* ptr)</td></tr>
<tr class="separator:ga4232393d3d52c0cedfedf119e07b4d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e0a8ae89976b159f7da6f566806399d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>_ENABLE_INT</b>(vector,  sensitivity,  enable)</td></tr>
<tr class="separator:ga8e0a8ae89976b159f7da6f566806399d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5ddbba4d9d5f0381f992ce460cdc173"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac5ddbba4d9d5f0381f992ce460cdc173"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_INT_LEVEL_SENS</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gac5ddbba4d9d5f0381f992ce460cdc173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae92cabbe10bf184a7cf88640a4f0646a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>_SETVECTI_PRIOR</b>(vector,  handler,  prior)</td></tr>
<tr class="separator:gae92cabbe10bf184a7cf88640a4f0646a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga373a63440e363c118467735b04be349a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga373a63440e363c118467735b04be349a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_OK_VECTOR</b>(channel)&#160;&#160;&#160;((channel)+<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga8e05b31d51dbe30264e2467c9d1650c9">DMA_IRQ_NUM_START</a>)</td></tr>
<tr class="separator:ga373a63440e363c118467735b04be349a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga866d76e37a45411c2e95074f20981bdd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga866d76e37a45411c2e95074f20981bdd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INT_ERR_VECTOR</b>(channel)&#160;&#160;&#160;((channel)+<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga8e05b31d51dbe30264e2467c9d1650c9">DMA_IRQ_NUM_START</a>+1)</td></tr>
<tr class="separator:ga866d76e37a45411c2e95074f20981bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5318932542e1186f45774c43f7f18819"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga5318932542e1186f45774c43f7f18819">DMA_ADD_IRQ_PROC</a>(ofs,  priority)</td></tr>
<tr class="memdesc:ga5318932542e1186f45774c43f7f18819"><td class="mdescLeft">&#160;</td><td class="mdescRight">Install uDMA interrupt service, set interrupt as level sensitive, and enable interrupt.  <a href="#ga5318932542e1186f45774c43f7f18819">More...</a><br /></td></tr>
<tr class="separator:ga5318932542e1186f45774c43f7f18819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33e5192848954a63f872b0c7df80367a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga33e5192848954a63f872b0c7df80367a">DMA_ALL_CHANNEL_NUM</a>&#160;&#160;&#160;<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga4642d85e06eb3f65bed393a77bfd2bba">CORE_DMAC_CHANNELS</a></td></tr>
<tr class="separator:ga33e5192848954a63f872b0c7df80367a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga662e5971b9271b6855045bb9dbf1a654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga662e5971b9271b6855045bb9dbf1a654">DMA_REGISTER_CHANNEL_NUM</a>&#160;&#160;&#160;<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga339a7d94d2ede2dc39f219b47fd0a03a">CORE_DMAC_REGISTERS</a></td></tr>
<tr class="separator:ga662e5971b9271b6855045bb9dbf1a654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e656f95a8cb87b02d8a79853210ee0a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1e656f95a8cb87b02d8a79853210ee0a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ALL_CHANNEL_MASK</b>&#160;&#160;&#160;0xFFFF</td></tr>
<tr class="separator:ga1e656f95a8cb87b02d8a79853210ee0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b5573ef57629c751ae39c5f12de6f7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga3b5573ef57629c751ae39c5f12de6f7d">DMACTRLx_OP_OFS</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:ga3b5573ef57629c751ae39c5f12de6f7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2899e234bca37fbfcff7beb307416e80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga2899e234bca37fbfcff7beb307416e80">DMACTRLx_R_OFS</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:ga2899e234bca37fbfcff7beb307416e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga086b211216c85d46ca879d01a4ed1e98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga086b211216c85d46ca879d01a4ed1e98">DMACTRLx_DTT_OFS</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="separator:ga086b211216c85d46ca879d01a4ed1e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad49f849bd52d48d3f2b53ea5130251c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gad49f849bd52d48d3f2b53ea5130251c2">DMACTRLx_DWINC_OFS</a>&#160;&#160;&#160;(5)</td></tr>
<tr class="separator:gad49f849bd52d48d3f2b53ea5130251c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93a80795d8f15775272ce151207655a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga93a80795d8f15775272ce151207655a8">DMACTRLx_SIZE_OFS</a>&#160;&#160;&#160;(8)</td></tr>
<tr class="separator:ga93a80795d8f15775272ce151207655a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c0257c0859578c2754b424f9ed6561c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga8c0257c0859578c2754b424f9ed6561c">DMACTRLx_ARB_OFS</a>&#160;&#160;&#160;(21)</td></tr>
<tr class="separator:ga8c0257c0859578c2754b424f9ed6561c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31a279ac20de678a5d95139520d61482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga31a279ac20de678a5d95139520d61482">DMACTRLx_INT_OFS</a>&#160;&#160;&#160;(29)</td></tr>
<tr class="separator:ga31a279ac20de678a5d95139520d61482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade1850d1b521cc9dd20a7aaf0bb9c1fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gade1850d1b521cc9dd20a7aaf0bb9c1fb">DMACTRLx_AM_OFS</a>&#160;&#160;&#160;(30)</td></tr>
<tr class="separator:gade1850d1b521cc9dd20a7aaf0bb9c1fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41d979f2c6d3f1b38eb1b9e06702d6b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga41d979f2c6d3f1b38eb1b9e06702d6b3">DMACTRLx_OP</a>(x)&#160;&#160;&#160;((x)&lt;&lt;<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga3b5573ef57629c751ae39c5f12de6f7d">DMACTRLx_OP_OFS</a>)</td></tr>
<tr class="separator:ga41d979f2c6d3f1b38eb1b9e06702d6b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52e6e61880941be08bfbb3de211e0229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga52e6e61880941be08bfbb3de211e0229">DMACTRLx_R</a>(x)&#160;&#160;&#160;((x)&lt;&lt;<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga2899e234bca37fbfcff7beb307416e80">DMACTRLx_R_OFS</a>)</td></tr>
<tr class="separator:ga52e6e61880941be08bfbb3de211e0229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf6a1f73d4a4ecff800fa48f715f9cbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gacf6a1f73d4a4ecff800fa48f715f9cbc">DMACTRLx_DTT</a>(x)&#160;&#160;&#160;((x)&lt;&lt;<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga086b211216c85d46ca879d01a4ed1e98">DMACTRLx_DTT_OFS</a>)</td></tr>
<tr class="separator:gacf6a1f73d4a4ecff800fa48f715f9cbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37fcc916a26f83883a7fee1caaa0cde0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga37fcc916a26f83883a7fee1caaa0cde0">DMACTRLx_DWINC</a>(x)&#160;&#160;&#160;((x)&lt;&lt;<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gad49f849bd52d48d3f2b53ea5130251c2">DMACTRLx_DWINC_OFS</a>)</td></tr>
<tr class="separator:ga37fcc916a26f83883a7fee1caaa0cde0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2f590aac7504e3960cf3607c973f664"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gac2f590aac7504e3960cf3607c973f664">DMACTRLx_SIZE</a>(x)&#160;&#160;&#160;((x)&lt;&lt;<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga93a80795d8f15775272ce151207655a8">DMACTRLx_SIZE_OFS</a>)</td></tr>
<tr class="separator:gac2f590aac7504e3960cf3607c973f664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46a9c1990f09d7b7640534e5b396575a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga46a9c1990f09d7b7640534e5b396575a">DMACTRLx_ARB</a>(x)&#160;&#160;&#160;((x)&lt;&lt;<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga8c0257c0859578c2754b424f9ed6561c">DMACTRLx_ARB_OFS</a>)</td></tr>
<tr class="separator:ga46a9c1990f09d7b7640534e5b396575a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7b8fd9be8515f3be65b4809b66235f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gad7b8fd9be8515f3be65b4809b66235f3">DMACTRLx_INT</a>(x)&#160;&#160;&#160;((x)&lt;&lt;<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga31a279ac20de678a5d95139520d61482">DMACTRLx_INT_OFS</a>)</td></tr>
<tr class="separator:gad7b8fd9be8515f3be65b4809b66235f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f6826c4c867b294c7744ae7ca10e1e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga6f6826c4c867b294c7744ae7ca10e1e0">DMACTRLx_AM</a>(x)&#160;&#160;&#160;((x)&lt;&lt;<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gade1850d1b521cc9dd20a7aaf0bb9c1fb">DMACTRLx_AM_OFS</a>)</td></tr>
<tr class="separator:ga6f6826c4c867b294c7744ae7ca10e1e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae24b57a3add49e83da7ca8726b611ab4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gae24b57a3add49e83da7ca8726b611ab4">DMACTRLx_OP_MASK</a>&#160;&#160;&#160;<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga41d979f2c6d3f1b38eb1b9e06702d6b3">DMACTRLx_OP</a>(0x3)</td></tr>
<tr class="separator:gae24b57a3add49e83da7ca8726b611ab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab75c4448785d187e51cffe9fe3348f12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gab75c4448785d187e51cffe9fe3348f12">DMACTRLx_R_MASK</a>&#160;&#160;&#160;<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga52e6e61880941be08bfbb3de211e0229">DMACTRLx_R</a>(0x1)</td></tr>
<tr class="separator:gab75c4448785d187e51cffe9fe3348f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad31a9e4496940638ae397b4e98eb524b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gad31a9e4496940638ae397b4e98eb524b">DMACTRLx_DTT_MASK</a>&#160;&#160;&#160;<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gacf6a1f73d4a4ecff800fa48f715f9cbc">DMACTRLx_DTT</a>(0x3)</td></tr>
<tr class="separator:gad31a9e4496940638ae397b4e98eb524b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaae12efddb5d280847bfe8cec54dce80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gaaae12efddb5d280847bfe8cec54dce80">DMACTRLx_DWINC_MASK</a>&#160;&#160;&#160;<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga37fcc916a26f83883a7fee1caaa0cde0">DMACTRLx_DWINC</a>(0x7)</td></tr>
<tr class="separator:gaaae12efddb5d280847bfe8cec54dce80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0b85ea535b49f78caedc2c15c1bb743"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gaf0b85ea535b49f78caedc2c15c1bb743">DMACTRLx_SIZE_MASK</a>&#160;&#160;&#160;<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gac2f590aac7504e3960cf3607c973f664">DMACTRLx_SIZE</a>(0x1FFF)</td></tr>
<tr class="separator:gaf0b85ea535b49f78caedc2c15c1bb743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea8174d2d67026a0e77aa8b6b00cd5f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gaea8174d2d67026a0e77aa8b6b00cd5f2">DMACTRLx_ARB_MASK</a>&#160;&#160;&#160;<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga46a9c1990f09d7b7640534e5b396575a">DMACTRLx_ARB</a>(0xFF)</td></tr>
<tr class="separator:gaea8174d2d67026a0e77aa8b6b00cd5f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53d0a9711055e401c57d3d654b020879"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga53d0a9711055e401c57d3d654b020879">DMACTRLx_INT_MASK</a>&#160;&#160;&#160;<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gad7b8fd9be8515f3be65b4809b66235f3">DMACTRLx_INT</a>(0x1)</td></tr>
<tr class="separator:ga53d0a9711055e401c57d3d654b020879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf58c8da68a90d064668776f6c5cb7347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gaf58c8da68a90d064668776f6c5cb7347">DMACTRLx_AM_MASK</a>&#160;&#160;&#160;<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga6f6826c4c867b294c7744ae7ca10e1e0">DMACTRLx_AM</a>(0x3)</td></tr>
<tr class="separator:gaf58c8da68a90d064668776f6c5cb7347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ec5fe68d27f31d10ef534096fd08145"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga1ec5fe68d27f31d10ef534096fd08145">DMACHANNEL</a>(x)&#160;&#160;&#160;(0x1&lt;&lt;(x))</td></tr>
<tr class="separator:ga1ec5fe68d27f31d10ef534096fd08145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bfc90842e558ba607b22779febaa55e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5bfc90842e558ba607b22779febaa55e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga5bfc90842e558ba607b22779febaa55e">DMA_MEMORY_CHANNEL_NUM</a>&#160;&#160;&#160;((<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga33e5192848954a63f872b0c7df80367a">DMA_ALL_CHANNEL_NUM</a>) - (<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga662e5971b9271b6855045bb9dbf1a654">DMA_REGISTER_CHANNEL_NUM</a>))</td></tr>
<tr class="memdesc:ga5bfc90842e558ba607b22779febaa55e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of Memory based DMA Channel. <br /></td></tr>
<tr class="separator:ga5bfc90842e558ba607b22779febaa55e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa05397c67f1ca927f140e195108d7334"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa05397c67f1ca927f140e195108d7334"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gaa05397c67f1ca927f140e195108d7334">DMA_CHECK_REGISTER</a>(channel)&#160;&#160;&#160;(channel &gt;= (<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga5bfc90842e558ba607b22779febaa55e">DMA_MEMORY_CHANNEL_NUM</a>))</td></tr>
<tr class="memdesc:gaa05397c67f1ca927f140e195108d7334"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether channel have register interface. <br /></td></tr>
<tr class="separator:gaa05397c67f1ca927f140e195108d7334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga953064c2f0d009a5077daa2433a639e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga953064c2f0d009a5077daa2433a639e3">DMA_CTRL_SET_OP</a>(ctrl,  val)&#160;&#160;&#160;(ctrl)-&gt;bits.op = val;</td></tr>
<tr class="memdesc:ga953064c2f0d009a5077daa2433a639e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set dma_ctrl_t structure ctrl bit field - OP.  <a href="#ga953064c2f0d009a5077daa2433a639e3">More...</a><br /></td></tr>
<tr class="separator:ga953064c2f0d009a5077daa2433a639e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae16af2522ce8a6ecba90d692fcf0af91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gae16af2522ce8a6ecba90d692fcf0af91">DMA_CTRL_SET_RT</a>(ctrl,  val)&#160;&#160;&#160;(ctrl)-&gt;bits.rt = val;</td></tr>
<tr class="memdesc:gae16af2522ce8a6ecba90d692fcf0af91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set dma_ctrl_t structure ctrl bit field - RT.  <a href="#gae16af2522ce8a6ecba90d692fcf0af91">More...</a><br /></td></tr>
<tr class="separator:gae16af2522ce8a6ecba90d692fcf0af91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27adf242d61f7b91b638bbc4ad95fd7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga27adf242d61f7b91b638bbc4ad95fd7e">DMA_CTRL_SET_DTT</a>(ctrl,  val)&#160;&#160;&#160;(ctrl)-&gt;bits.dtt = val;</td></tr>
<tr class="memdesc:ga27adf242d61f7b91b638bbc4ad95fd7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set dma_ctrl_t structure ctrl bit field - DTT.  <a href="#ga27adf242d61f7b91b638bbc4ad95fd7e">More...</a><br /></td></tr>
<tr class="separator:ga27adf242d61f7b91b638bbc4ad95fd7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a69004fd86b7cb4f58337bf9b946989"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga4a69004fd86b7cb4f58337bf9b946989">DMA_CTRL_SET_DWINC</a>(ctrl,  val)&#160;&#160;&#160;(ctrl)-&gt;bits.dwinc = val;</td></tr>
<tr class="memdesc:ga4a69004fd86b7cb4f58337bf9b946989"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set dma_ctrl_t structure ctrl bit field - DW/INC.  <a href="#ga4a69004fd86b7cb4f58337bf9b946989">More...</a><br /></td></tr>
<tr class="separator:ga4a69004fd86b7cb4f58337bf9b946989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40c309561706031ad808577793a4fdd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga40c309561706031ad808577793a4fdd7">DMA_CTRL_BLKSZ</a>(x)&#160;&#160;&#160;(x-1)</td></tr>
<tr class="memdesc:ga40c309561706031ad808577793a4fdd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calculate right size.  <a href="#ga40c309561706031ad808577793a4fdd7">More...</a><br /></td></tr>
<tr class="separator:ga40c309561706031ad808577793a4fdd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32ba6fdd3f7b0d710ac4f8453bf0a186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga32ba6fdd3f7b0d710ac4f8453bf0a186">DMA_CTRL_SET_BLKSZ</a>(ctrl,  val)&#160;&#160;&#160;(ctrl)-&gt;bits.blksz = val;</td></tr>
<tr class="memdesc:ga32ba6fdd3f7b0d710ac4f8453bf0a186"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set dma_ctrl_t structure ctrl bit field - BLOCKSIZE.  <a href="#ga32ba6fdd3f7b0d710ac4f8453bf0a186">More...</a><br /></td></tr>
<tr class="separator:ga32ba6fdd3f7b0d710ac4f8453bf0a186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37aa2e14b2c8884f4b81d76c301e7c04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga37aa2e14b2c8884f4b81d76c301e7c04">DMA_CTRL_SET_ARB</a>(ctrl,  val)&#160;&#160;&#160;(ctrl)-&gt;bits.arb = val;</td></tr>
<tr class="memdesc:ga37aa2e14b2c8884f4b81d76c301e7c04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set dma_ctrl_t structure ctrl bit field - ARB.  <a href="#ga37aa2e14b2c8884f4b81d76c301e7c04">More...</a><br /></td></tr>
<tr class="separator:ga37aa2e14b2c8884f4b81d76c301e7c04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade35d9b6153a6be05277b5d13841c91e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gade35d9b6153a6be05277b5d13841c91e">DMA_CTRL_SET_INT</a>(ctrl,  val)&#160;&#160;&#160;(ctrl)-&gt;bits.intm = val;</td></tr>
<tr class="memdesc:gade35d9b6153a6be05277b5d13841c91e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set dma_ctrl_t structure ctrl bit field - I.  <a href="#gade35d9b6153a6be05277b5d13841c91e">More...</a><br /></td></tr>
<tr class="separator:gade35d9b6153a6be05277b5d13841c91e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3149b76bdf33d26240875f72a7954182"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga3149b76bdf33d26240875f72a7954182">DMA_CTRL_SET_AM</a>(ctrl,  val)&#160;&#160;&#160;(ctrl)-&gt;bits.am = val;</td></tr>
<tr class="memdesc:ga3149b76bdf33d26240875f72a7954182"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set dma_ctrl_t structure ctrl bit field - AM.  <a href="#ga3149b76bdf33d26240875f72a7954182">More...</a><br /></td></tr>
<tr class="separator:ga3149b76bdf33d26240875f72a7954182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d1ae1072b84f3974de1105e8b03fdbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga3d1ae1072b84f3974de1105e8b03fdbb">DMA_CTRL_SET_VALUE</a>(ctrl,  val)&#160;&#160;&#160;(ctrl)-&gt;value = val;</td></tr>
<tr class="memdesc:ga3d1ae1072b84f3974de1105e8b03fdbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set dma_ctrl_t structure ctrl value.  <a href="#ga3d1ae1072b84f3974de1105e8b03fdbb">More...</a><br /></td></tr>
<tr class="separator:ga3d1ae1072b84f3974de1105e8b03fdbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6e87d0c5d43b4f136169f619243fe5a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf6e87d0c5d43b4f136169f619243fe5a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gaf6e87d0c5d43b4f136169f619243fe5a">DMA_MULTI_IRQ</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gaf6e87d0c5d43b4f136169f619243fe5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiple interrupts for DMA. <br /></td></tr>
<tr class="separator:gaf6e87d0c5d43b4f136169f619243fe5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4642d85e06eb3f65bed393a77bfd2bba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4642d85e06eb3f65bed393a77bfd2bba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga4642d85e06eb3f65bed393a77bfd2bba">CORE_DMAC_CHANNELS</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga4642d85e06eb3f65bed393a77bfd2bba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total channel number of DMA. <br /></td></tr>
<tr class="separator:ga4642d85e06eb3f65bed393a77bfd2bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga339a7d94d2ede2dc39f219b47fd0a03a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga339a7d94d2ede2dc39f219b47fd0a03a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga339a7d94d2ede2dc39f219b47fd0a03a">CORE_DMAC_REGISTERS</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga339a7d94d2ede2dc39f219b47fd0a03a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total register based channel number of DMA. <br /></td></tr>
<tr class="separator:ga339a7d94d2ede2dc39f219b47fd0a03a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e05b31d51dbe30264e2467c9d1650c9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8e05b31d51dbe30264e2467c9d1650c9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga8e05b31d51dbe30264e2467c9d1650c9">DMA_IRQ_NUM_START</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:ga8e05b31d51dbe30264e2467c9d1650c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA IRQ start vector. <br /></td></tr>
<tr class="separator:ga8e05b31d51dbe30264e2467c9d1650c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf16c6e745771a011277aabd659759eed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf16c6e745771a011277aabd659759eed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gaf16c6e745771a011277aabd659759eed">DMA_IRQ_PRIO</a>&#160;&#160;&#160;(<a class="el" href="group___a_r_c___h_a_l___e_x_c_e_p_t_i_o_n___i_n_t_e_r_r_u_p_t.html#gaabc533409696b211335240a4140ae844">INT_PRI_MIN</a>)</td></tr>
<tr class="memdesc:gaf16c6e745771a011277aabd659759eed"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA IRQ priority. <br /></td></tr>
<tr class="separator:gaf16c6e745771a011277aabd659759eed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6d576ffb70ae165ab3cf26f1a5c24b0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae6d576ffb70ae165ab3cf26f1a5c24b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gae6d576ffb70ae165ab3cf26f1a5c24b0">CORE_DMAC_INTERNAL_VERSION</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gae6d576ffb70ae165ab3cf26f1a5c24b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Version of the DMA controller. <br /></td></tr>
<tr class="separator:gae6d576ffb70ae165ab3cf26f1a5c24b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga5f18d1bfb8133a90f49570f6212b9316"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5f18d1bfb8133a90f49570f6212b9316"></a>
typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga5f18d1bfb8133a90f49570f6212b9316">dma_callback_t</a>) (void *param)</td></tr>
<tr class="memdesc:ga5f18d1bfb8133a90f49570f6212b9316"><td class="mdescLeft">&#160;</td><td class="mdescRight">callback function for dma transfer, param should be current dma channel transfer structure dma_channel_t <br /></td></tr>
<tr class="separator:ga5f18d1bfb8133a90f49570f6212b9316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9f686f29367668129d1562f3fea0a8b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae9f686f29367668129d1562f3fea0a8b"></a>
typedef struct <a class="el" href="struct__dma__ctrl__field.html">_dma_ctrl_field</a>&#160;</td><td class="memItemRight" valign="bottom"><b>dma_ctrl_field_t</b></td></tr>
<tr class="separator:gae9f686f29367668129d1562f3fea0a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32ace06fabbad31be8e5248550434dbf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga32ace06fabbad31be8e5248550434dbf"></a>
typedef union <a class="el" href="union__dma__ctrl.html">_dma_ctrl</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga32ace06fabbad31be8e5248550434dbf">dma_ctrl_t</a></td></tr>
<tr class="memdesc:ga32ace06fabbad31be8e5248550434dbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel control register union. <br /></td></tr>
<tr class="separator:ga32ace06fabbad31be8e5248550434dbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2b60a27d68acd095c27cab358a2ce9d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae2b60a27d68acd095c27cab358a2ce9d"></a>
typedef enum <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga276d4cc1d756d731dfb6ff5af7553056">_dma_status</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gae2b60a27d68acd095c27cab358a2ce9d">dma_status_t</a></td></tr>
<tr class="memdesc:gae2b60a27d68acd095c27cab358a2ce9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA working status enumeration. <br /></td></tr>
<tr class="separator:gae2b60a27d68acd095c27cab358a2ce9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ab1406bf196a260bfc24ec6f004eb38"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4ab1406bf196a260bfc24ec6f004eb38"></a>
typedef enum <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga498dee7f1d3792d2ddd59a0ab1a4931f">_dma_channel_type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga4ab1406bf196a260bfc24ec6f004eb38">dma_channel_type_t</a></td></tr>
<tr class="memdesc:ga4ab1406bf196a260bfc24ec6f004eb38"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel type enumeration. <br /></td></tr>
<tr class="separator:ga4ab1406bf196a260bfc24ec6f004eb38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87fac76863c6c941e6363236dde6f58e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga87fac76863c6c941e6363236dde6f58e"></a>
typedef enum <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gafd16b7227cfdebb996c941d293ddd600">_dma_request_source</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga87fac76863c6c941e6363236dde6f58e">dma_request_source_t</a></td></tr>
<tr class="memdesc:ga87fac76863c6c941e6363236dde6f58e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel request or trigger source enumeration. <br /></td></tr>
<tr class="separator:ga87fac76863c6c941e6363236dde6f58e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70e62b9d60cf124ecc6427a59cf5e43a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga70e62b9d60cf124ecc6427a59cf5e43a"></a>
typedef struct <a class="el" href="struct__dma__desc.html">_dma_desc</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga70e62b9d60cf124ecc6427a59cf5e43a">dma_desc_t</a></td></tr>
<tr class="memdesc:ga70e62b9d60cf124ecc6427a59cf5e43a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA descriptor (DMA channel registers) <br /></td></tr>
<tr class="separator:ga70e62b9d60cf124ecc6427a59cf5e43a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d1854ef6ca92f26e35a4e869f8a157f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0d1854ef6ca92f26e35a4e869f8a157f"></a>
typedef struct <a class="el" href="struct__dma__channel.html">_dma_channel</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga0d1854ef6ca92f26e35a4e869f8a157f">dma_channel_t</a></td></tr>
<tr class="memdesc:ga0d1854ef6ca92f26e35a4e869f8a157f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel transfer structure. <br /></td></tr>
<tr class="separator:ga0d1854ef6ca92f26e35a4e869f8a157f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8430596640eb5771ef5a44e913a65420"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8430596640eb5771ef5a44e913a65420"></a>
typedef enum <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gad971167f35029882a24e9f29bed2e522">_dma_ctrl_op</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga8430596640eb5771ef5a44e913a65420">dma_ctrl_op_t</a></td></tr>
<tr class="memdesc:ga8430596640eb5771ef5a44e913a65420"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel control bit field enumeration - DMA Operation (OP) <br /></td></tr>
<tr class="separator:ga8430596640eb5771ef5a44e913a65420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb82abb7da6ae9e38c45c19287b40616"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeb82abb7da6ae9e38c45c19287b40616"></a>
typedef enum <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gaae2ba81fe06b6e3c25a58309fe2cfb91">_dma_ctrl_rt</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gaeb82abb7da6ae9e38c45c19287b40616">dma_ctrl_rt_t</a></td></tr>
<tr class="memdesc:gaeb82abb7da6ae9e38c45c19287b40616"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel control bit field enumeration - Request Type (RT) <br /></td></tr>
<tr class="separator:gaeb82abb7da6ae9e38c45c19287b40616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29d38d8f435f4344d564522569e531b8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga29d38d8f435f4344d564522569e531b8"></a>
typedef enum <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gadadfb0518af231314689edd493b4f841">_dma_ctrl_dtt</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga29d38d8f435f4344d564522569e531b8">dma_ctrl_dtt_t</a></td></tr>
<tr class="memdesc:ga29d38d8f435f4344d564522569e531b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel control bit field enumeration - Data Transfer Type (DTT) <br /></td></tr>
<tr class="separator:ga29d38d8f435f4344d564522569e531b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9148d68057bfa06c9e32c1f17c651e68"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9148d68057bfa06c9e32c1f17c651e68"></a>
typedef enum <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga1f177e8a3c0fc8a0e765bb0c687655a9">_dma_ctrl_dwinc</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga9148d68057bfa06c9e32c1f17c651e68">dma_ctrl_dwinc_t</a></td></tr>
<tr class="memdesc:ga9148d68057bfa06c9e32c1f17c651e68"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel control bit field enumeration - Data Width/Increment (DW/INC) <br /></td></tr>
<tr class="separator:ga9148d68057bfa06c9e32c1f17c651e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12b792a0d4ebffe66828afe49993541b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga12b792a0d4ebffe66828afe49993541b"></a>
typedef enum <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gafdab70dc8716fc49745f38ddfc1df066">_dma_ctrl_int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga12b792a0d4ebffe66828afe49993541b">dma_ctrl_int_t</a></td></tr>
<tr class="memdesc:ga12b792a0d4ebffe66828afe49993541b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel control bit field enumeration - Internal/External Interrupt enable (INT) <br /></td></tr>
<tr class="separator:ga12b792a0d4ebffe66828afe49993541b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fbf02a7ca3a2839df910e6599700085"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0fbf02a7ca3a2839df910e6599700085"></a>
typedef enum <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gab14325a2538ebe990ccdde4c92e586d3">_dma_ctrl_am</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga0fbf02a7ca3a2839df910e6599700085">dma_ctrl_am_t</a></td></tr>
<tr class="memdesc:ga0fbf02a7ca3a2839df910e6599700085"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel control bit field enumeration - Address update Mode (AM) <br /></td></tr>
<tr class="separator:ga0fbf02a7ca3a2839df910e6599700085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga810d6c59a45aa2f16572989a2a13a82b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga810d6c59a45aa2f16572989a2a13a82b"></a>
typedef enum <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga71b0bab3c4b4272add6ba11dd273d05b">_dma_chn_prio</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga810d6c59a45aa2f16572989a2a13a82b">dma_chn_prio_t</a></td></tr>
<tr class="memdesc:ga810d6c59a45aa2f16572989a2a13a82b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel priority enumeration. <br /></td></tr>
<tr class="separator:ga810d6c59a45aa2f16572989a2a13a82b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5a20874bcce56e9dfa0554ffa808322"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf5a20874bcce56e9dfa0554ffa808322"></a>
typedef struct <a class="el" href="struct__dma__state.html">_dma_state</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gaf5a20874bcce56e9dfa0554ffa808322">dma_state_t</a></td></tr>
<tr class="memdesc:gaf5a20874bcce56e9dfa0554ffa808322"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA state to maintain uDMA resources. <br /></td></tr>
<tr class="separator:gaf5a20874bcce56e9dfa0554ffa808322"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga276d4cc1d756d731dfb6ff5af7553056"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga276d4cc1d756d731dfb6ff5af7553056">_dma_status</a> { <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gga276d4cc1d756d731dfb6ff5af7553056a5082e131014907719b0264eb16203d9c">DMA_IDLE</a> = 0, 
<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gga276d4cc1d756d731dfb6ff5af7553056a864f3936f41533a2fef44a17fa1acaa2">DMA_BUSY</a> = 1, 
<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gga276d4cc1d756d731dfb6ff5af7553056a84120fbc33c1119fb0eedb999cf7b44d">DMA_ERROR</a> = 2, 
<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gga276d4cc1d756d731dfb6ff5af7553056a0361aca9c7e29d7ac9c9966d7eb54610">DMA_STOP</a> = 3
 }<tr class="memdesc:ga276d4cc1d756d731dfb6ff5af7553056"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA working status enumeration.  <a href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga276d4cc1d756d731dfb6ff5af7553056">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga276d4cc1d756d731dfb6ff5af7553056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga498dee7f1d3792d2ddd59a0ab1a4931f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga498dee7f1d3792d2ddd59a0ab1a4931f">_dma_channel_type</a> { <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gga498dee7f1d3792d2ddd59a0ab1a4931faddf5388cd546689a825b0194475f4ecc">DMA_CHN_ANY</a> = -1, 
<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gga498dee7f1d3792d2ddd59a0ab1a4931fa08d397f51a21ff82f2bffdba52e5ba66">DMA_CHN_INVALID</a> = -2
 }<tr class="memdesc:ga498dee7f1d3792d2ddd59a0ab1a4931f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel type enumeration.  <a href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga498dee7f1d3792d2ddd59a0ab1a4931f">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga498dee7f1d3792d2ddd59a0ab1a4931f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd16b7227cfdebb996c941d293ddd600"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gafd16b7227cfdebb996c941d293ddd600">_dma_request_source</a> { <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ggafd16b7227cfdebb996c941d293ddd600ac98b4dde779ecc897d800db2889a56b0">DMA_REQ_SOFT</a> = 0, 
<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ggafd16b7227cfdebb996c941d293ddd600a0c2c7554242837a2803f9dc357ba1110">DMA_REQ_PERIPHERAL</a> = 1
 }<tr class="memdesc:gafd16b7227cfdebb996c941d293ddd600"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel request or trigger source enumeration.  <a href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gafd16b7227cfdebb996c941d293ddd600">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gafd16b7227cfdebb996c941d293ddd600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad971167f35029882a24e9f29bed2e522"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gad971167f35029882a24e9f29bed2e522">_dma_ctrl_op</a> { <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ggad971167f35029882a24e9f29bed2e522a28add57512b5213c49f615f66a5ba357">DMA_INVALID_TRANSFER</a> = 0, 
<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ggad971167f35029882a24e9f29bed2e522ae0b2ace77cc98900e9a40c0e35722f21">DMA_SINGLE_TRANSFER</a> = 1, 
<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ggad971167f35029882a24e9f29bed2e522a409e96a3476db327e7b6fb46ee1eb77c">DMA_AUTO_LINKED_TRANSFER</a> = 2, 
<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ggad971167f35029882a24e9f29bed2e522a7e0d2f434646943029bc014d0ad470c1">DMA_MANUAL_LINKED_TRANSFER</a> = 3
 }<tr class="memdesc:gad971167f35029882a24e9f29bed2e522"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel control bit field enumeration - DMA Operation (OP)  <a href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gad971167f35029882a24e9f29bed2e522">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gad971167f35029882a24e9f29bed2e522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae2ba81fe06b6e3c25a58309fe2cfb91"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gaae2ba81fe06b6e3c25a58309fe2cfb91">_dma_ctrl_rt</a> { <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ggaae2ba81fe06b6e3c25a58309fe2cfb91a0ed188477aa87eae06f62eea636f1462">DMA_AUTO_REQUEST</a> = 0, 
<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ggaae2ba81fe06b6e3c25a58309fe2cfb91ad082880c165df9bebb9e859191f98c10">DMA_MANUAL_REQUEST</a> = 1
 }<tr class="memdesc:gaae2ba81fe06b6e3c25a58309fe2cfb91"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel control bit field enumeration - Request Type (RT)  <a href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gaae2ba81fe06b6e3c25a58309fe2cfb91">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gaae2ba81fe06b6e3c25a58309fe2cfb91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadadfb0518af231314689edd493b4f841"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gadadfb0518af231314689edd493b4f841">_dma_ctrl_dtt</a> { <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ggadadfb0518af231314689edd493b4f841a339b6191c55ddcc8418b38aa0ede78e2">DMA_MEM2MEM</a> = 0, 
<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ggadadfb0518af231314689edd493b4f841af46701d8d98bd89d65fb424a029955b4">DMA_MEM2AUX</a> = 1, 
<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ggadadfb0518af231314689edd493b4f841a817545529fce53aa86be1c111bd9a5c9">DMA_AUX2MEM</a> = 2, 
<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ggadadfb0518af231314689edd493b4f841a8c288da8f29320b08126d930189aa805">DMA_AUX2AUX</a> = 3
 }<tr class="memdesc:gadadfb0518af231314689edd493b4f841"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel control bit field enumeration - Data Transfer Type (DTT)  <a href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gadadfb0518af231314689edd493b4f841">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gadadfb0518af231314689edd493b4f841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f177e8a3c0fc8a0e765bb0c687655a9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga1f177e8a3c0fc8a0e765bb0c687655a9">_dma_ctrl_dwinc</a> { <br />
&#160;&#160;<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gga1f177e8a3c0fc8a0e765bb0c687655a9af6038ac5cdc71c7759b6ac662b00224a">DMA_DW1INC1</a> = 0, 
<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gga1f177e8a3c0fc8a0e765bb0c687655a9a8a182a05b5fc4a2ae46a2d94b88f77f1">DMA_DW1INC2</a> = 1, 
<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gga1f177e8a3c0fc8a0e765bb0c687655a9a9b4f3f2211ecbee3f4db62862c04f151">DMA_DW1INC4</a> = 2, 
<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gga1f177e8a3c0fc8a0e765bb0c687655a9a69a4b89f42c2827718124f837da37612">DMA_DW2INC2</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gga1f177e8a3c0fc8a0e765bb0c687655a9acd4d2086fb027c440338f90b4e633e7c">DMA_DW2INC4</a> = 4, 
<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gga1f177e8a3c0fc8a0e765bb0c687655a9a37db937d2a65fcd583ea608a9b41c680">DMA_DW4INC4</a> = 5, 
<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gga1f177e8a3c0fc8a0e765bb0c687655a9ad82e3d41f288677a2ef645f7ae3f0e8c">DMA_DWINC_CLR</a> = 6, 
<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gga1f177e8a3c0fc8a0e765bb0c687655a9ae13ed33e6357aa0b91c311537df60831">DMA_DW8INC8</a> = 7
<br />
 }<tr class="memdesc:ga1f177e8a3c0fc8a0e765bb0c687655a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel control bit field enumeration - Data Width/Increment (DW/INC)  <a href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga1f177e8a3c0fc8a0e765bb0c687655a9">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga1f177e8a3c0fc8a0e765bb0c687655a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdab70dc8716fc49745f38ddfc1df066"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gafdab70dc8716fc49745f38ddfc1df066">_dma_ctrl_int</a> { <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ggafdab70dc8716fc49745f38ddfc1df066ab4cd86155031538e4c2e855e99e67b6e">DMA_INT_DISABLE</a> = 0, 
<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ggafdab70dc8716fc49745f38ddfc1df066a5eba5fdaf8dc6d06a0f39c7f26f5edf0">DMA_INT_ENABLE</a> = 1
 }<tr class="memdesc:gafdab70dc8716fc49745f38ddfc1df066"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel control bit field enumeration - Internal/External Interrupt enable (INT)  <a href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gafdab70dc8716fc49745f38ddfc1df066">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gafdab70dc8716fc49745f38ddfc1df066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab14325a2538ebe990ccdde4c92e586d3"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gab14325a2538ebe990ccdde4c92e586d3">_dma_ctrl_am</a> { <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ggab14325a2538ebe990ccdde4c92e586d3abbbb6c231515dec2aa566f5806bfc265">DMA_AM_SRCNOT_DSTNOT</a> = 0, 
<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ggab14325a2538ebe990ccdde4c92e586d3a607efac1f9e60075c29e336e0a3c7446">DMA_AM_SRCINC_DSTNOT</a> = 1, 
<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ggab14325a2538ebe990ccdde4c92e586d3a69584af0032ea042fdd8cb255c661584">DMA_AM_SRCNOT_DSTINC</a> = 2, 
<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ggab14325a2538ebe990ccdde4c92e586d3a22d76671c5f492fa9350378691cf0ca3">DMA_AM_SRCINC_DSTINC</a> = 3
 }<tr class="memdesc:gab14325a2538ebe990ccdde4c92e586d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel control bit field enumeration - Address update Mode (AM)  <a href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gab14325a2538ebe990ccdde4c92e586d3">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gab14325a2538ebe990ccdde4c92e586d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71b0bab3c4b4272add6ba11dd273d05b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga71b0bab3c4b4272add6ba11dd273d05b">_dma_chn_prio</a> { <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gga71b0bab3c4b4272add6ba11dd273d05ba43a0de233e024dfe63e1708455c892c7">DMA_CHN_NORM_PRIO</a> = 0, 
<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gga71b0bab3c4b4272add6ba11dd273d05baa7f4c1c5da47ceff1443afebf43c9b9b">DMA_CHN_HIGH_PRIO</a> = 1
 }<tr class="memdesc:ga71b0bab3c4b4272add6ba11dd273d05b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel priority enumeration.  <a href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga71b0bab3c4b4272add6ba11dd273d05b">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga71b0bab3c4b4272add6ba11dd273d05b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga41f4b63838fb703cd9089ce4b5b9ab9e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga41f4b63838fb703cd9089ce4b5b9ab9e">_ISR</a> (0, _dmac_interrupt_completed)</td></tr>
<tr class="memdesc:ga41f4b63838fb703cd9089ce4b5b9ab9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt about DMA transaction completion.  <a href="#ga41f4b63838fb703cd9089ce4b5b9ab9e">More...</a><br /></td></tr>
<tr class="separator:ga41f4b63838fb703cd9089ce4b5b9ab9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade0915c4d62aa821ce9a5cdf7f6137d5"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gade0915c4d62aa821ce9a5cdf7f6137d5">_ISR</a> (0, _dmac_interrupt_error)</td></tr>
<tr class="memdesc:gade0915c4d62aa821ce9a5cdf7f6137d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt about DMA transaction completion with error.  <a href="#gade0915c4d62aa821ce9a5cdf7f6137d5">More...</a><br /></td></tr>
<tr class="separator:gade0915c4d62aa821ce9a5cdf7f6137d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07489a748a11c6890ac6557323bd4f0a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga07489a748a11c6890ac6557323bd4f0a"></a>
static __inline__ void&#160;</td><td class="memItemRight" valign="bottom"><b>_dmac_enable</b> (void)</td></tr>
<tr class="separator:ga07489a748a11c6890ac6557323bd4f0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67036f8014c06c5613781a4f68534be2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga67036f8014c06c5613781a4f68534be2"></a>
static __inline__ void&#160;</td><td class="memItemRight" valign="bottom"><b>_dmac_disable</b> (void)</td></tr>
<tr class="separator:ga67036f8014c06c5613781a4f68534be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ffe317d4e4630eda57296a7c71c34dc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7ffe317d4e4630eda57296a7c71c34dc"></a>
static __inline__ void&#160;</td><td class="memItemRight" valign="bottom"><b>_dmac_enable_channel</b> (uint32_t channel)</td></tr>
<tr class="separator:ga7ffe317d4e4630eda57296a7c71c34dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac23bd17f2962dc192586d61040743607"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac23bd17f2962dc192586d61040743607"></a>
static __inline__ void&#160;</td><td class="memItemRight" valign="bottom"><b>_dmac_enable_channels</b> (uint32_t mask)</td></tr>
<tr class="separator:gac23bd17f2962dc192586d61040743607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab441229f06429c1b48ee93798dba835"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaab441229f06429c1b48ee93798dba835"></a>
static __inline__ void&#160;</td><td class="memItemRight" valign="bottom"><b>_dmac_enable_all_channels</b> (void)</td></tr>
<tr class="separator:gaab441229f06429c1b48ee93798dba835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf49854d359ba386fcec2f58cd2a8ee27"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf49854d359ba386fcec2f58cd2a8ee27"></a>
static __inline__ void&#160;</td><td class="memItemRight" valign="bottom"><b>_dmac_disable_channel</b> (uint32_t channel)</td></tr>
<tr class="separator:gaf49854d359ba386fcec2f58cd2a8ee27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf381b78a59b23e3702b67f9979a276d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadf381b78a59b23e3702b67f9979a276d"></a>
static __inline__ void&#160;</td><td class="memItemRight" valign="bottom"><b>_dmac_disable_channels</b> (uint32_t mask)</td></tr>
<tr class="separator:gadf381b78a59b23e3702b67f9979a276d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8d7f567e0a97de1bd64203cb03694ff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac8d7f567e0a97de1bd64203cb03694ff"></a>
static __inline__ void&#160;</td><td class="memItemRight" valign="bottom"><b>_dmac_disable_all_channels</b> (void)</td></tr>
<tr class="separator:gac8d7f567e0a97de1bd64203cb03694ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc71c653114d429cd191fbac6a9d84a1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabc71c653114d429cd191fbac6a9d84a1"></a>
static __inline__ void&#160;</td><td class="memItemRight" valign="bottom"><b>_dmac_reset_channel</b> (uint32_t channel)</td></tr>
<tr class="separator:gabc71c653114d429cd191fbac6a9d84a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cd60a3783381fd56da30c8a05097de4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5cd60a3783381fd56da30c8a05097de4"></a>
static __inline__ void&#160;</td><td class="memItemRight" valign="bottom"><b>_dmac_reset_channels</b> (uint32_t mask)</td></tr>
<tr class="separator:ga5cd60a3783381fd56da30c8a05097de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea2fdac3c7a4f7d47e91fe4dd5bc6039"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaea2fdac3c7a4f7d47e91fe4dd5bc6039"></a>
static __inline__ void&#160;</td><td class="memItemRight" valign="bottom"><b>_dmac_reset_all_channels</b> (void)</td></tr>
<tr class="separator:gaea2fdac3c7a4f7d47e91fe4dd5bc6039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf68d5fd917054abb7879a0c4f6e757c9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf68d5fd917054abb7879a0c4f6e757c9"></a>
static __inline__ uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>_dmac_reset_status</b> (void)</td></tr>
<tr class="separator:gaf68d5fd917054abb7879a0c4f6e757c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga408ecd9302515ba71b5cff1358d67332"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga408ecd9302515ba71b5cff1358d67332"></a>
static __inline__ void&#160;</td><td class="memItemRight" valign="bottom"><b>_dmac_set_hp_channels</b> (uint32_t mask)</td></tr>
<tr class="separator:ga408ecd9302515ba71b5cff1358d67332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2188913ff8bc242763941257444d05de"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2188913ff8bc242763941257444d05de"></a>
static __inline__ void&#160;</td><td class="memItemRight" valign="bottom"><b>_dmac_set_np_channels</b> (uint32_t mask)</td></tr>
<tr class="separator:ga2188913ff8bc242763941257444d05de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9747d69537739a338d8d85f49ab17e4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac9747d69537739a338d8d85f49ab17e4"></a>
static __inline__ void&#160;</td><td class="memItemRight" valign="bottom"><b>_dmac_start_trigger</b> (uint32_t channel)</td></tr>
<tr class="separator:gac9747d69537739a338d8d85f49ab17e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga697a7e7fbf6defbaecd87faa0c9e3a1f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga697a7e7fbf6defbaecd87faa0c9e3a1f"></a>
static __inline__ void&#160;</td><td class="memItemRight" valign="bottom"><b>_dmac_start_trigger_mask</b> (uint32_t mask)</td></tr>
<tr class="separator:ga697a7e7fbf6defbaecd87faa0c9e3a1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fdba2d131a23bacb3fafb382534ad23"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7fdba2d131a23bacb3fafb382534ad23"></a>
static __inline__ void&#160;</td><td class="memItemRight" valign="bottom"><b>_dmac_irq_clear</b> (uint32_t channel)</td></tr>
<tr class="separator:ga7fdba2d131a23bacb3fafb382534ad23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81c576cf5ecdba7379b3be4fc975aa46"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga81c576cf5ecdba7379b3be4fc975aa46"></a>
static __inline__ void&#160;</td><td class="memItemRight" valign="bottom"><b>_dmac_irq_clear_all</b> (void)</td></tr>
<tr class="separator:ga81c576cf5ecdba7379b3be4fc975aa46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f564bcaa5487abcfdbab6ef9932cd95"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0f564bcaa5487abcfdbab6ef9932cd95"></a>
static __inline__ uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>_dmac_irq_status</b> (void)</td></tr>
<tr class="separator:ga0f564bcaa5487abcfdbab6ef9932cd95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf21b2bb8f353766be70927e24bbe2b6b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf21b2bb8f353766be70927e24bbe2b6b"></a>
static __inline__ uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>_dmac_channel_status</b> (void)</td></tr>
<tr class="separator:gaf21b2bb8f353766be70927e24bbe2b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f9ef49584fb9082ff4ff0642ece1105"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0f9ef49584fb9082ff4ff0642ece1105"></a>
static __inline__ uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>_dmac_complete_status</b> (void)</td></tr>
<tr class="separator:ga0f9ef49584fb9082ff4ff0642ece1105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff5a1411709846fda673d46849af0f36"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaff5a1411709846fda673d46849af0f36"></a>
static __inline__ void&#160;</td><td class="memItemRight" valign="bottom"><b>_dmac_clear_error</b> (uint32_t channel)</td></tr>
<tr class="separator:gaff5a1411709846fda673d46849af0f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80c2be4065097d5d826fa5564b4158d9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga80c2be4065097d5d826fa5564b4158d9"></a>
static __inline__ void&#160;</td><td class="memItemRight" valign="bottom"><b>_dmac_clear_all_error</b> (void)</td></tr>
<tr class="separator:ga80c2be4065097d5d826fa5564b4158d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b04318ce5c5f1470d3a6b8c507c299b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9b04318ce5c5f1470d3a6b8c507c299b"></a>
static <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gae2b60a27d68acd095c27cab358a2ce9d">dma_status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>_dmac_wait_channel</b> (uint32_t channel)</td></tr>
<tr class="separator:ga9b04318ce5c5f1470d3a6b8c507c299b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8079bf9c76e15776c7a5692fbaa061e8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8079bf9c76e15776c7a5692fbaa061e8"></a>
static <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gae2b60a27d68acd095c27cab358a2ce9d">dma_status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>_dmac_wait_mask</b> (uint32_t mask)</td></tr>
<tr class="separator:ga8079bf9c76e15776c7a5692fbaa061e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f0329150e0881d60094533bc5b14371"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7f0329150e0881d60094533bc5b14371"></a>
static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>_dmac_memory_addr_gap</b> (uint32_t dmac_mode)</td></tr>
<tr class="separator:ga7f0329150e0881d60094533bc5b14371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc0ba2a7ff3b725959b6b6b0944ad28c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadc0ba2a7ff3b725959b6b6b0944ad28c"></a>
static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>_dmac_aux_addr_gap</b> (uint32_t dmac_mode)</td></tr>
<tr class="separator:gadc0ba2a7ff3b725959b6b6b0944ad28c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab49146b04c89b236ad9daa92541f4736"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab49146b04c89b236ad9daa92541f4736"></a>
static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>_dmac_calc_dst_endaddr</b> (uint32_t dst_addr, uint32_t dmac_mode)</td></tr>
<tr class="separator:gab49146b04c89b236ad9daa92541f4736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga592e1b4036f3b406facb4172ab8a4a85"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga592e1b4036f3b406facb4172ab8a4a85"></a>
static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>_dmac_calc_src_endaddr</b> (uint32_t src_addr, uint32_t dmac_mode)</td></tr>
<tr class="separator:ga592e1b4036f3b406facb4172ab8a4a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e5a116e5732c21a47701469e5459f4a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0e5a116e5732c21a47701469e5459f4a"></a>
static void&#160;</td><td class="memItemRight" valign="bottom"><b>_dmac_set_desc</b> (<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga70e62b9d60cf124ecc6427a59cf5e43a">dma_desc_t</a> *desc, void *source, void *dest, uint32_t size, uint32_t dmac_mode)</td></tr>
<tr class="separator:ga0e5a116e5732c21a47701469e5459f4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefe7e7a8777f5393198f364735e788fc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaefe7e7a8777f5393198f364735e788fc"></a>
static void&#160;</td><td class="memItemRight" valign="bottom"><b>_dmac_fill_descriptor</b> (uint32_t channel, <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga70e62b9d60cf124ecc6427a59cf5e43a">dma_desc_t</a> *desc)</td></tr>
<tr class="separator:gaefe7e7a8777f5393198f364735e788fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae06eefba765e595748af588b8d4a0fef"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gae06eefba765e595748af588b8d4a0fef">dmac_init</a> (<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gaf5a20874bcce56e9dfa0554ffa808322">dma_state_t</a> *state)</td></tr>
<tr class="memdesc:gae06eefba765e595748af588b8d4a0fef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Init uDMA controller with a valid dma_state_t structure.  <a href="#gae06eefba765e595748af588b8d4a0fef">More...</a><br /></td></tr>
<tr class="separator:gae06eefba765e595748af588b8d4a0fef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa077df81d09f99dc06f9f09746bee81a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa077df81d09f99dc06f9f09746bee81a"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gaa077df81d09f99dc06f9f09746bee81a">dmac_close</a> (void)</td></tr>
<tr class="memdesc:gaa077df81d09f99dc06f9f09746bee81a"><td class="mdescLeft">&#160;</td><td class="mdescRight">De-init uDMA controller. <br /></td></tr>
<tr class="separator:gaa077df81d09f99dc06f9f09746bee81a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e2f3e09ce52ab0b4491dcc7dbfc354a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga8e2f3e09ce52ab0b4491dcc7dbfc354a">dmac_config_desc</a> (<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga70e62b9d60cf124ecc6427a59cf5e43a">dma_desc_t</a> *desc, void *src, void *dst, uint32_t size, <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga32ace06fabbad31be8e5248550434dbf">dma_ctrl_t</a> *ctrl)</td></tr>
<tr class="memdesc:ga8e2f3e09ce52ab0b4491dcc7dbfc354a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure uDMA descriptor with source/destination address, transfer size in bytes and ctrl mode.  <a href="#ga8e2f3e09ce52ab0b4491dcc7dbfc354a">More...</a><br /></td></tr>
<tr class="separator:ga8e2f3e09ce52ab0b4491dcc7dbfc354a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51f97eff40bff94fd6643a90b6b9d73e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga51f97eff40bff94fd6643a90b6b9d73e">dmac_desc_add_linked</a> (<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga70e62b9d60cf124ecc6427a59cf5e43a">dma_desc_t</a> *head, <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga70e62b9d60cf124ecc6427a59cf5e43a">dma_desc_t</a> *next)</td></tr>
<tr class="memdesc:ga51f97eff40bff94fd6643a90b6b9d73e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add linked descriptor for uDMA, head -&gt; next.  <a href="#ga51f97eff40bff94fd6643a90b6b9d73e">More...</a><br /></td></tr>
<tr class="separator:ga51f97eff40bff94fd6643a90b6b9d73e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa984f158247d9697415e110803b88d89"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gaa984f158247d9697415e110803b88d89">dmac_init_channel</a> (<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga0d1854ef6ca92f26e35a4e869f8a157f">dma_channel_t</a> *dma_chn)</td></tr>
<tr class="memdesc:gaa984f158247d9697415e110803b88d89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Init a dma_channel_t structure - dma_chn with initial value.  <a href="#gaa984f158247d9697415e110803b88d89">More...</a><br /></td></tr>
<tr class="separator:gaa984f158247d9697415e110803b88d89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f154bbe1f60e53ef950cfd83463bfd6"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga6f154bbe1f60e53ef950cfd83463bfd6">dmac_config_channel</a> (<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga0d1854ef6ca92f26e35a4e869f8a157f">dma_channel_t</a> *dma_chn, <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga70e62b9d60cf124ecc6427a59cf5e43a">dma_desc_t</a> *desc)</td></tr>
<tr class="memdesc:ga6f154bbe1f60e53ef950cfd83463bfd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure uDMA channel with uDMA descriptor.  <a href="#ga6f154bbe1f60e53ef950cfd83463bfd6">More...</a><br /></td></tr>
<tr class="separator:ga6f154bbe1f60e53ef950cfd83463bfd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82db73d6adf25015d1e699bfdbc4577c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga82db73d6adf25015d1e699bfdbc4577c"></a>
static void&#160;</td><td class="memItemRight" valign="bottom"><b>dma_claim_channel</b> (int32_t channel, <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga0d1854ef6ca92f26e35a4e869f8a157f">dma_channel_t</a> *dma_chn, <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga87fac76863c6c941e6363236dde6f58e">dma_request_source_t</a> source)</td></tr>
<tr class="separator:ga82db73d6adf25015d1e699bfdbc4577c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaff2446b924c369ec11cd71a6aa0f185"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gaaff2446b924c369ec11cd71a6aa0f185">dmac_reserve_channel</a> (int32_t channel, <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga0d1854ef6ca92f26e35a4e869f8a157f">dma_channel_t</a> *dma_chn, <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga87fac76863c6c941e6363236dde6f58e">dma_request_source_t</a> source)</td></tr>
<tr class="memdesc:gaaff2446b924c369ec11cd71a6aa0f185"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserve a DMA channel, and bind it with dma_chn, and set the dma trigger source.  <a href="#gaaff2446b924c369ec11cd71a6aa0f185">More...</a><br /></td></tr>
<tr class="separator:gaaff2446b924c369ec11cd71a6aa0f185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25537e98368a2a3223312aa3a2720db0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga25537e98368a2a3223312aa3a2720db0"></a>
static void&#160;</td><td class="memItemRight" valign="bottom"><b>dmac_process_desc</b> (<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga70e62b9d60cf124ecc6427a59cf5e43a">dma_desc_t</a> *desc, uint32_t <a class="el" href="group___b_o_a_r_d___h_s_d_k___i_n_t_e_r_r_u_p_t.html#gab709d97aa7dcc618975fc7e8d5860c7f">int_enable</a>)</td></tr>
<tr class="separator:ga25537e98368a2a3223312aa3a2720db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8def3178273523539defa6f8b832b1a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gaa8def3178273523539defa6f8b832b1a">dmac_start_channel</a> (<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga0d1854ef6ca92f26e35a4e869f8a157f">dma_channel_t</a> *dma_chn, <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga5f18d1bfb8133a90f49570f6212b9316">dma_callback_t</a> callback, uint32_t priority)</td></tr>
<tr class="memdesc:gaa8def3178273523539defa6f8b832b1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start uDMA transfer for dma_chn, and set callback and transfer priority.  <a href="#gaa8def3178273523539defa6f8b832b1a">More...</a><br /></td></tr>
<tr class="separator:gaa8def3178273523539defa6f8b832b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga327765a1898fb1689b29cfb206aabba9"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga327765a1898fb1689b29cfb206aabba9">dmac_stop_channel</a> (<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga0d1854ef6ca92f26e35a4e869f8a157f">dma_channel_t</a> *dma_chn)</td></tr>
<tr class="memdesc:ga327765a1898fb1689b29cfb206aabba9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop uDMA transfer for dma_chn.  <a href="#ga327765a1898fb1689b29cfb206aabba9">More...</a><br /></td></tr>
<tr class="separator:ga327765a1898fb1689b29cfb206aabba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb0b911e1d6f13309597253cdd6e07d6"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gafb0b911e1d6f13309597253cdd6e07d6">dmac_clear_channel</a> (<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga0d1854ef6ca92f26e35a4e869f8a157f">dma_channel_t</a> *dma_chn)</td></tr>
<tr class="memdesc:gafb0b911e1d6f13309597253cdd6e07d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear channel transfer status and set it to DMA_IDLE.  <a href="#gafb0b911e1d6f13309597253cdd6e07d6">More...</a><br /></td></tr>
<tr class="separator:gafb0b911e1d6f13309597253cdd6e07d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2daa51afce8f5eefce45288a8181672b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga2daa51afce8f5eefce45288a8181672b">dmac_release_channel</a> (<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga0d1854ef6ca92f26e35a4e869f8a157f">dma_channel_t</a> *dma_chn)</td></tr>
<tr class="memdesc:ga2daa51afce8f5eefce45288a8181672b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release the channel used by dma_chn.  <a href="#ga2daa51afce8f5eefce45288a8181672b">More...</a><br /></td></tr>
<tr class="separator:ga2daa51afce8f5eefce45288a8181672b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ee0fc0dcd0134c3243918961b6b1684"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga2ee0fc0dcd0134c3243918961b6b1684">dmac_wait_channel</a> (<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga0d1854ef6ca92f26e35a4e869f8a157f">dma_channel_t</a> *dma_chn)</td></tr>
<tr class="memdesc:ga2ee0fc0dcd0134c3243918961b6b1684"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait until channel transfer is done.  <a href="#ga2ee0fc0dcd0134c3243918961b6b1684">More...</a><br /></td></tr>
<tr class="separator:ga2ee0fc0dcd0134c3243918961b6b1684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cdbefc94c44553c2e42d016d6cfb54f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga5cdbefc94c44553c2e42d016d6cfb54f">dmac_check_channel</a> (<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga0d1854ef6ca92f26e35a4e869f8a157f">dma_channel_t</a> *dma_chn)</td></tr>
<tr class="memdesc:ga5cdbefc94c44553c2e42d016d6cfb54f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check channel transfer status.  <a href="#ga5cdbefc94c44553c2e42d016d6cfb54f">More...</a><br /></td></tr>
<tr class="separator:ga5cdbefc94c44553c2e42d016d6cfb54f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf63639047b5c5ac983d069448fa5f268"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf63639047b5c5ac983d069448fa5f268"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>_dmac_interrupt_completed_channel</b> (uint32_t channel)</td></tr>
<tr class="separator:gaf63639047b5c5ac983d069448fa5f268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd2c7de8dc04e045c98ab75abcf3bc0c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafd2c7de8dc04e045c98ab75abcf3bc0c"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>_dmac_interrupt_error_channel</b> (uint32_t channel)</td></tr>
<tr class="separator:gafd2c7de8dc04e045c98ab75abcf3bc0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b4182e637f7a7a13ff4485d0041563a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga8b4182e637f7a7a13ff4485d0041563a">_dma_state::__attribute__</a> ((aligned(32))) volatile uint32_t mem_dma_ptrs[<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga33e5192848954a63f872b0c7df80367a">DMA_ALL_CHANNEL_NUM</a>]</td></tr>
<tr class="separator:ga8b4182e637f7a7a13ff4485d0041563a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gacb5c9c1f9c1c3851e7ed8c016248dd9d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacb5c9c1f9c1c3851e7ed8c016248dd9d"></a>
static <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gaf5a20874bcce56e9dfa0554ffa808322">dma_state_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gacb5c9c1f9c1c3851e7ed8c016248dd9d">g_dmac</a> = NULL</td></tr>
<tr class="memdesc:gacb5c9c1f9c1c3851e7ed8c016248dd9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Uncomment this macro to enable uDMA driver check errors. <br /></td></tr>
<tr class="separator:gacb5c9c1f9c1c3851e7ed8c016248dd9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ad189cf64f5a1eceaeaf77e2d721c4b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga4ad189cf64f5a1eceaeaf77e2d721c4b">_dma_ctrl_field::op</a>: 2</td></tr>
<tr class="separator:ga4ad189cf64f5a1eceaeaf77e2d721c4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac22c2e1bf4943aceb69fe59428a85213"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gac22c2e1bf4943aceb69fe59428a85213">_dma_ctrl_field::rt</a>: 1</td></tr>
<tr class="separator:gac22c2e1bf4943aceb69fe59428a85213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad977ffa3ad510db567b7dbe0d3eeda53"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gad977ffa3ad510db567b7dbe0d3eeda53">_dma_ctrl_field::dtt</a>: 2</td></tr>
<tr class="separator:gad977ffa3ad510db567b7dbe0d3eeda53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d60860fc8a55afb30c11ec3fed5de4a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga6d60860fc8a55afb30c11ec3fed5de4a">_dma_ctrl_field::dwinc</a>: 3</td></tr>
<tr class="separator:ga6d60860fc8a55afb30c11ec3fed5de4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dd2892eb63fb14df9d934f88436b3e9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga4dd2892eb63fb14df9d934f88436b3e9">_dma_ctrl_field::blksz</a>: 13</td></tr>
<tr class="separator:ga4dd2892eb63fb14df9d934f88436b3e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e815ebda1e4e09c57c6fe4d4d215ade"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga5e815ebda1e4e09c57c6fe4d4d215ade">_dma_ctrl_field::arb</a>: 8</td></tr>
<tr class="separator:ga5e815ebda1e4e09c57c6fe4d4d215ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4785e8104f00583dc9d6893bc44a207"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gac4785e8104f00583dc9d6893bc44a207">_dma_ctrl_field::intm</a>: 1</td></tr>
<tr class="separator:gac4785e8104f00583dc9d6893bc44a207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9b8075715fad1e75ed2aa0702b1551f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gaf9b8075715fad1e75ed2aa0702b1551f">_dma_ctrl_field::am</a>: 2</td></tr>
<tr class="separator:gaf9b8075715fad1e75ed2aa0702b1551f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3935a488705887e8d090e9c0397c7f48"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct__dma__ctrl__field.html">dma_ctrl_field_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga3935a488705887e8d090e9c0397c7f48">_dma_ctrl::bits</a></td></tr>
<tr class="separator:ga3935a488705887e8d090e9c0397c7f48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c274621c4d7d5f6d7fbcd99b7056d23"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga6c274621c4d7d5f6d7fbcd99b7056d23">_dma_ctrl::value</a></td></tr>
<tr class="separator:ga6c274621c4d7d5f6d7fbcd99b7056d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga898b97bcd1d5d4a378e8d496347f2ffd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga898b97bcd1d5d4a378e8d496347f2ffd">_dma_desc::DMACTRLx</a></td></tr>
<tr class="separator:ga898b97bcd1d5d4a378e8d496347f2ffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b19414cce5a065824026f6614160b42"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga5b19414cce5a065824026f6614160b42">_dma_desc::DMASARx</a></td></tr>
<tr class="separator:ga5b19414cce5a065824026f6614160b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga682ace52688f8a2091503012e50509de"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga682ace52688f8a2091503012e50509de">_dma_desc::DMADARx</a></td></tr>
<tr class="separator:ga682ace52688f8a2091503012e50509de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e783899fc429d24c481c3e6868c6f1f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga3e783899fc429d24c481c3e6868c6f1f">_dma_desc::DMALLPx</a></td></tr>
<tr class="separator:ga3e783899fc429d24c481c3e6868c6f1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga338a87a56ac20b3fb6eb55d0fbc8bd31"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga338a87a56ac20b3fb6eb55d0fbc8bd31">_dma_channel::channel</a></td></tr>
<tr class="separator:ga338a87a56ac20b3fb6eb55d0fbc8bd31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga688a9c3b711eb4369ff862a047da14a4"><td class="memItemLeft" align="right" valign="top">int16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga688a9c3b711eb4369ff862a047da14a4">_dma_channel::priority</a></td></tr>
<tr class="separator:ga688a9c3b711eb4369ff862a047da14a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d6086ff0e7edaf006d0f8b6d6310f1"><td class="memItemLeft" align="right" valign="top">int16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gaa7d6086ff0e7edaf006d0f8b6d6310f1">_dma_channel::int_enable</a></td></tr>
<tr class="separator:gaa7d6086ff0e7edaf006d0f8b6d6310f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54a126800987121aef7c38a0b04434d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga87fac76863c6c941e6363236dde6f58e">dma_request_source_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga54a126800987121aef7c38a0b04434d6">_dma_channel::source</a></td></tr>
<tr class="separator:ga54a126800987121aef7c38a0b04434d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafacb52388c1247e781414892c1751d7f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga70e62b9d60cf124ecc6427a59cf5e43a">dma_desc_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gafacb52388c1247e781414892c1751d7f">_dma_channel::desc</a></td></tr>
<tr class="separator:gafacb52388c1247e781414892c1751d7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a272ca9971c523015ed6751e7cb9c4c"><td class="memItemLeft" align="right" valign="top">volatile <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gae2b60a27d68acd095c27cab358a2ce9d">dma_status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga4a272ca9971c523015ed6751e7cb9c4c">_dma_channel::status</a></td></tr>
<tr class="separator:ga4a272ca9971c523015ed6751e7cb9c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga565ea94beec1957ba58e486d05d95f8a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga5f18d1bfb8133a90f49570f6212b9316">dma_callback_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga565ea94beec1957ba58e486d05d95f8a">_dma_channel::callback</a></td></tr>
<tr class="separator:ga565ea94beec1957ba58e486d05d95f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64ac6b5df0bf7289323feebfa9bfd702"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga64ac6b5df0bf7289323feebfa9bfd702"></a>
volatile <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga0d1854ef6ca92f26e35a4e869f8a157f">dma_channel_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><b>_dma_state::dma_chns</b> [<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga33e5192848954a63f872b0c7df80367a">DMA_ALL_CHANNEL_NUM</a>]</td></tr>
<tr class="separator:ga64ac6b5df0bf7289323feebfa9bfd702"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>uDMA related definitions and functions </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga8e0a8ae89976b159f7da6f566806399d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ENABLE_INT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">vector, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">sensitivity, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">enable&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                       <a class="code" href="arc__exception_8c.html#afb4ee7c403bef57f56452190d13e93ec">\</a></div><div class="line"><a class="code" href="arc__exception_8c.html#afb4ee7c403bef57f56452190d13e93ec">	int_level_config</a>(vector, sensitivity);         <span class="comment">/*IRQ_TRIGGER*/</span> \</div><div class="line">        if (enable) { <a class="code" href="arc__exception_8c.html#ab709d97aa7dcc618975fc7e8d5860c7f">int_enable</a>(vector); } <span class="keywordflow">else</span> { <a class="code" href="arc__exception_8c.html#aa06cd81d78d066c1cdc46dde7dabeb57">int_disable</a>(vector); }<span class="comment">/*IRQ_ENABLE*/</span> \</div><div class="line">}</div><div class="ttc" id="arc__exception_8c_html_aa06cd81d78d066c1cdc46dde7dabeb57"><div class="ttname"><a href="arc__exception_8c.html#aa06cd81d78d066c1cdc46dde7dabeb57">int_disable</a></div><div class="ttdeci">int32_t int_disable(const uint32_t intno)</div><div class="ttdoc">disable the specific interrupt </div><div class="ttdef"><b>Definition:</b> <a href="arc__exception_8c_source.html#l00279">arc_exception.c:279</a></div></div>
<div class="ttc" id="arc__exception_8c_html_ab709d97aa7dcc618975fc7e8d5860c7f"><div class="ttname"><a href="arc__exception_8c.html#ab709d97aa7dcc618975fc7e8d5860c7f">int_enable</a></div><div class="ttdeci">int32_t int_enable(const uint32_t intno)</div><div class="ttdoc">enable the specific int </div><div class="ttdef"><b>Definition:</b> <a href="arc__exception_8c_source.html#l00294">arc_exception.c:294</a></div></div>
<div class="ttc" id="arc__exception_8c_html_afb4ee7c403bef57f56452190d13e93ec"><div class="ttname"><a href="arc__exception_8c.html#afb4ee7c403bef57f56452190d13e93ec">int_level_config</a></div><div class="ttdeci">int32_t int_level_config(const uint32_t intno, const uint32_t level)</div><div class="ttdoc">config the interrupt level triggered or pulse triggered </div><div class="ttdef"><b>Definition:</b> <a href="arc__exception_8c_source.html#l00441">arc_exception.c:441</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="arc__udma_8c_source.html#l00062">62</a> of file <a class="el" href="arc__udma_8c_source.html">arc_udma.c</a>.</p>

</div>
</div>
<a class="anchor" id="gae92cabbe10bf184a7cf88640a4f0646a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SETVECTI_PRIOR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">vector, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">handler, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">prior&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{       <a class="code" href="group___a_r_c___h_a_l___e_x_c_e_p_t_i_o_n___i_n_t_e_r_r_u_p_t.html#ga92d3c2a8a703078234357e7bce5a5c48">\</a></div><div class="line"><a class="code" href="group___a_r_c___h_a_l___e_x_c_e_p_t_i_o_n___i_n_t_e_r_r_u_p_t.html#ga92d3c2a8a703078234357e7bce5a5c48">	int_handler_install</a>(vector, handler);  <a class="code" href="arc__exception_8c.html#ab670f0f6729ebec51cc2de8f98c74a40">\</a></div><div class="line"><a class="code" href="arc__exception_8c.html#ab670f0f6729ebec51cc2de8f98c74a40">	int_pri_set</a>(vector, prior);            \</div><div class="line">}</div><div class="ttc" id="arc__exception_8c_html_ab670f0f6729ebec51cc2de8f98c74a40"><div class="ttname"><a href="arc__exception_8c.html#ab670f0f6729ebec51cc2de8f98c74a40">int_pri_set</a></div><div class="ttdeci">int32_t int_pri_set(const uint32_t intno, int32_t intpri)</div><div class="ttdoc">set interrupt priority </div><div class="ttdef"><b>Definition:</b> <a href="arc__exception_8c_source.html#l00371">arc_exception.c:371</a></div></div>
<div class="ttc" id="group___a_r_c___h_a_l___e_x_c_e_p_t_i_o_n___i_n_t_e_r_r_u_p_t_html_ga92d3c2a8a703078234357e7bce5a5c48"><div class="ttname"><a href="group___a_r_c___h_a_l___e_x_c_e_p_t_i_o_n___i_n_t_e_r_r_u_p_t.html#ga92d3c2a8a703078234357e7bce5a5c48">int_handler_install</a></div><div class="ttdeci">int32_t int_handler_install(const uint32_t intno, INT_HANDLER handler)</div><div class="ttdoc">install an interrupt handler </div><div class="ttdef"><b>Definition:</b> <a href="arc__exception_8c_source.html#l00493">arc_exception.c:493</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="arc__udma_8c_source.html#l00069">69</a> of file <a class="el" href="arc__udma_8c_source.html">arc_udma.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga5318932542e1186f45774c43f7f18819"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ADD_IRQ_PROC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ofs, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">priority&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">{                       \</div><div class="line">        _ENABLE_INT(DMA_INT_OK_VECTOR(ofs),  _INT_LEVEL_SENS, 1);       \</div><div class="line">        _ENABLE_INT(DMA_INT_ERR_VECTOR(ofs), _INT_LEVEL_SENS, 1);       \</div><div class="line">        _SETVECTI_PRIOR(DMA_INT_OK_VECTOR(ofs),  _dmac_interrupt_completed, priority);  \</div><div class="line">        _SETVECTI_PRIOR(DMA_INT_ERR_VECTOR(ofs), _dmac_interrupt_error, priority);      \</div><div class="line">}</div></div><!-- fragment -->
<p>Install uDMA interrupt service, set interrupt as level sensitive, and enable interrupt. </p>

<p>Definition at line <a class="el" href="arc__udma_8c_source.html#l00088">88</a> of file <a class="el" href="arc__udma_8c_source.html">arc_udma.c</a>.</p>

<p>Referenced by <a class="el" href="arc__udma_8c_source.html#l00501">dmac_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ga33e5192848954a63f872b0c7df80367a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ALL_CHANNEL_NUM&#160;&#160;&#160;<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga4642d85e06eb3f65bed393a77bfd2bba">CORE_DMAC_CHANNELS</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; Number of all DMA channels Number of all aux-register based DMA channels </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00063">63</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

<p>Referenced by <a class="el" href="arc__udma_8c_source.html#l00963">_ISR()</a>, <a class="el" href="arc__udma_8c_source.html#l00909">dmac_check_channel()</a>, <a class="el" href="arc__udma_8c_source.html#l00829">dmac_clear_channel()</a>, <a class="el" href="arc__udma_8c_source.html#l00856">dmac_release_channel()</a>, <a class="el" href="arc__udma_8c_source.html#l00659">dmac_reserve_channel()</a>, <a class="el" href="arc__udma_8c_source.html#l00739">dmac_start_channel()</a>, <a class="el" href="arc__udma_8c_source.html#l00803">dmac_stop_channel()</a>, and <a class="el" href="arc__udma_8c_source.html#l00883">dmac_wait_channel()</a>.</p>

</div>
</div>
<a class="anchor" id="ga40c309561706031ad808577793a4fdd7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_BLKSZ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(x-1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Calculate right size. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>transfer size </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">(x-1)</td><td>value after calculation </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00298">298</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3149b76bdf33d26240875f72a7954182"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_SET_AM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ctrl, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(ctrl)-&gt;bits.am = val;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set dma_ctrl_t structure ctrl bit field - AM. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctrl</td><td>This should be dma_ctrl_t structure, and not NULL </td></tr>
    <tr><td class="paramname">val</td><td>set value </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00322">322</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

<p>Referenced by <a class="el" href="baremetal_2arc__feature_2udma_2main_8c_source.html#l00100">perf_end()</a>.</p>

</div>
</div>
<a class="anchor" id="ga37aa2e14b2c8884f4b81d76c301e7c04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_SET_ARB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ctrl, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(ctrl)-&gt;bits.arb = val;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set dma_ctrl_t structure ctrl bit field - ARB. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctrl</td><td>This should be dma_ctrl_t structure, and not NULL </td></tr>
    <tr><td class="paramname">val</td><td>set value </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00310">310</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

<p>Referenced by <a class="el" href="baremetal_2arc__feature_2udma_2main_8c_source.html#l00100">perf_end()</a>.</p>

</div>
</div>
<a class="anchor" id="ga32ba6fdd3f7b0d710ac4f8453bf0a186"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_SET_BLKSZ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ctrl, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(ctrl)-&gt;bits.blksz = val;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set dma_ctrl_t structure ctrl bit field - BLOCKSIZE. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctrl</td><td>This should be dma_ctrl_t structure, and not NULL </td></tr>
    <tr><td class="paramname">val</td><td>set value </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00304">304</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga27adf242d61f7b91b638bbc4ad95fd7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_SET_DTT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ctrl, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(ctrl)-&gt;bits.dtt = val;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set dma_ctrl_t structure ctrl bit field - DTT. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctrl</td><td>This should be dma_ctrl_t structure, and not NULL </td></tr>
    <tr><td class="paramname">val</td><td>set value </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00286">286</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

<p>Referenced by <a class="el" href="baremetal_2arc__feature_2udma_2main_8c_source.html#l00100">perf_end()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4a69004fd86b7cb4f58337bf9b946989"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_SET_DWINC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ctrl, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(ctrl)-&gt;bits.dwinc = val;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set dma_ctrl_t structure ctrl bit field - DW/INC. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctrl</td><td>This should be dma_ctrl_t structure, and not NULL </td></tr>
    <tr><td class="paramname">val</td><td>set value </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00292">292</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

<p>Referenced by <a class="el" href="baremetal_2arc__feature_2udma_2main_8c_source.html#l00100">perf_end()</a>.</p>

</div>
</div>
<a class="anchor" id="gade35d9b6153a6be05277b5d13841c91e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_SET_INT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ctrl, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(ctrl)-&gt;bits.intm = val;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set dma_ctrl_t structure ctrl bit field - I. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctrl</td><td>This should be dma_ctrl_t structure, and not NULL </td></tr>
    <tr><td class="paramname">val</td><td>set value </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00316">316</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

<p>Referenced by <a class="el" href="baremetal_2arc__feature_2udma_2main_8c_source.html#l00100">perf_end()</a>.</p>

</div>
</div>
<a class="anchor" id="ga953064c2f0d009a5077daa2433a639e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_SET_OP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ctrl, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(ctrl)-&gt;bits.op = val;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set dma_ctrl_t structure ctrl bit field - OP. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctrl</td><td>This should be dma_ctrl_t structure, and not NULL </td></tr>
    <tr><td class="paramname">val</td><td>set value </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00274">274</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

<p>Referenced by <a class="el" href="baremetal_2arc__feature_2udma_2main_8c_source.html#l00100">perf_end()</a>.</p>

</div>
</div>
<a class="anchor" id="gae16af2522ce8a6ecba90d692fcf0af91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_SET_RT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ctrl, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(ctrl)-&gt;bits.rt = val;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set dma_ctrl_t structure ctrl bit field - RT. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctrl</td><td>This should be dma_ctrl_t structure, and not NULL </td></tr>
    <tr><td class="paramname">val</td><td>set value </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00280">280</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

<p>Referenced by <a class="el" href="baremetal_2arc__feature_2udma_2main_8c_source.html#l00100">perf_end()</a>.</p>

</div>
</div>
<a class="anchor" id="ga3d1ae1072b84f3974de1105e8b03fdbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CTRL_SET_VALUE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ctrl, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(ctrl)-&gt;value = val;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set dma_ctrl_t structure ctrl value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ctrl</td><td>This should be dma_ctrl_t structure, and not NULL </td></tr>
    <tr><td class="paramname">val</td><td>set value </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00329">329</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga662e5971b9271b6855045bb9dbf1a654"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_REGISTER_CHANNEL_NUM&#160;&#160;&#160;<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga339a7d94d2ede2dc39f219b47fd0a03a">CORE_DMAC_REGISTERS</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask of all DMA channels at the most </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00067">67</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1ec5fe68d27f31d10ef534096fd08145"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACHANNEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x1&lt;&lt;(x))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel number to Bit </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00100">100</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

<p>Referenced by <a class="el" href="arc__udma_8c_source.html#l00739">dmac_start_channel()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6f6826c4c867b294c7744ae7ca10e1e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACTRLx_AM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x)&lt;&lt;<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gade1850d1b521cc9dd20a7aaf0bb9c1fb">DMACTRLx_AM_OFS</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit field value: bit 30,31 </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00089">89</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf58c8da68a90d064668776f6c5cb7347"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACTRLx_AM_MASK&#160;&#160;&#160;<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga6f6826c4c867b294c7744ae7ca10e1e0">DMACTRLx_AM</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit field mask: bit 30,31 </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00098">98</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gade1850d1b521cc9dd20a7aaf0bb9c1fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACTRLx_AM_OFS&#160;&#160;&#160;(30)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit field offset: bit 30,31 </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00080">80</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga46a9c1990f09d7b7640534e5b396575a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACTRLx_ARB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x)&lt;&lt;<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga8c0257c0859578c2754b424f9ed6561c">DMACTRLx_ARB_OFS</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit field value: bit 21..28 </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00087">87</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaea8174d2d67026a0e77aa8b6b00cd5f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACTRLx_ARB_MASK&#160;&#160;&#160;<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga46a9c1990f09d7b7640534e5b396575a">DMACTRLx_ARB</a>(0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit field mask: bit 21..28 </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00096">96</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8c0257c0859578c2754b424f9ed6561c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACTRLx_ARB_OFS&#160;&#160;&#160;(21)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit field offset: bit 21..28 </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00078">78</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacf6a1f73d4a4ecff800fa48f715f9cbc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACTRLx_DTT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x)&lt;&lt;<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga086b211216c85d46ca879d01a4ed1e98">DMACTRLx_DTT_OFS</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit field value: bit 3,4 </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00084">84</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad31a9e4496940638ae397b4e98eb524b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACTRLx_DTT_MASK&#160;&#160;&#160;<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gacf6a1f73d4a4ecff800fa48f715f9cbc">DMACTRLx_DTT</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit field mask: bit 3,4 </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00093">93</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga086b211216c85d46ca879d01a4ed1e98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACTRLx_DTT_OFS&#160;&#160;&#160;(3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit field offset: bit 3,4 </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00075">75</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga37fcc916a26f83883a7fee1caaa0cde0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACTRLx_DWINC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x)&lt;&lt;<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gad49f849bd52d48d3f2b53ea5130251c2">DMACTRLx_DWINC_OFS</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit field value: bit 5,6,7 </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00085">85</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaae12efddb5d280847bfe8cec54dce80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACTRLx_DWINC_MASK&#160;&#160;&#160;<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga37fcc916a26f83883a7fee1caaa0cde0">DMACTRLx_DWINC</a>(0x7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit field mask: bit 5,6,7 </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00094">94</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad49f849bd52d48d3f2b53ea5130251c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACTRLx_DWINC_OFS&#160;&#160;&#160;(5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit field offset: bit 5,6,7 </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00076">76</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad7b8fd9be8515f3be65b4809b66235f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACTRLx_INT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x)&lt;&lt;<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga31a279ac20de678a5d95139520d61482">DMACTRLx_INT_OFS</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit field value: bit 29 </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00088">88</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

<p>Referenced by <a class="el" href="arc__udma_8c_source.html#l00659">dmac_reserve_channel()</a>.</p>

</div>
</div>
<a class="anchor" id="ga53d0a9711055e401c57d3d654b020879"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACTRLx_INT_MASK&#160;&#160;&#160;<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gad7b8fd9be8515f3be65b4809b66235f3">DMACTRLx_INT</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit field mask: bit 29 </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00097">97</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

<p>Referenced by <a class="el" href="arc__udma_8c_source.html#l00659">dmac_reserve_channel()</a>.</p>

</div>
</div>
<a class="anchor" id="ga31a279ac20de678a5d95139520d61482"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACTRLx_INT_OFS&#160;&#160;&#160;(29)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit field offset: bit 29 </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00079">79</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga41d979f2c6d3f1b38eb1b9e06702d6b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACTRLx_OP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x)&lt;&lt;<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga3b5573ef57629c751ae39c5f12de6f7d">DMACTRLx_OP_OFS</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit field value: bit 0,1 </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00082">82</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

<p>Referenced by <a class="el" href="arc__udma_8c_source.html#l00659">dmac_reserve_channel()</a>.</p>

</div>
</div>
<a class="anchor" id="gae24b57a3add49e83da7ca8726b611ab4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACTRLx_OP_MASK&#160;&#160;&#160;<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga41d979f2c6d3f1b38eb1b9e06702d6b3">DMACTRLx_OP</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit field mask: bit 0,1 </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00091">91</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

<p>Referenced by <a class="el" href="arc__udma_8c_source.html#l00659">dmac_reserve_channel()</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b5573ef57629c751ae39c5f12de6f7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACTRLx_OP_OFS&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit field offset: bit 0,1 </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00073">73</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

<p>Referenced by <a class="el" href="arc__udma_8c_source.html#l00659">dmac_reserve_channel()</a>.</p>

</div>
</div>
<a class="anchor" id="ga52e6e61880941be08bfbb3de211e0229"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACTRLx_R</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x)&lt;&lt;<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga2899e234bca37fbfcff7beb307416e80">DMACTRLx_R_OFS</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit field value: bit 2 </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00083">83</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab75c4448785d187e51cffe9fe3348f12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACTRLx_R_MASK&#160;&#160;&#160;<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga52e6e61880941be08bfbb3de211e0229">DMACTRLx_R</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit field mask: bit 2 </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00092">92</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2899e234bca37fbfcff7beb307416e80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACTRLx_R_OFS&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit field offset: bit 2 </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00074">74</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac2f590aac7504e3960cf3607c973f664"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACTRLx_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x)&lt;&lt;<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga93a80795d8f15775272ce151207655a8">DMACTRLx_SIZE_OFS</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit field value: bit 8..20 </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00086">86</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf0b85ea535b49f78caedc2c15c1bb743"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACTRLx_SIZE_MASK&#160;&#160;&#160;<a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gac2f590aac7504e3960cf3607c973f664">DMACTRLx_SIZE</a>(0x1FFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit field mask: bit 8..20 </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00095">95</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga93a80795d8f15775272ce151207655a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACTRLx_SIZE_OFS&#160;&#160;&#160;(8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>bit field offset: bit 8..20 </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00077">77</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="ga498dee7f1d3792d2ddd59a0ab1a4931f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga498dee7f1d3792d2ddd59a0ab1a4931f">_dma_channel_type</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA channel type enumeration. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga498dee7f1d3792d2ddd59a0ab1a4931faddf5388cd546689a825b0194475f4ecc"></a>DMA_CHN_ANY&#160;</td><td class="fielddoc">
<p>Any channel, request one </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga498dee7f1d3792d2ddd59a0ab1a4931fa08d397f51a21ff82f2bffdba52e5ba66"></a>DMA_CHN_INVALID&#160;</td><td class="fielddoc">
<p>Invalid channel </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00131">131</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga71b0bab3c4b4272add6ba11dd273d05b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga71b0bab3c4b4272add6ba11dd273d05b">_dma_chn_prio</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA channel priority enumeration. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga71b0bab3c4b4272add6ba11dd273d05ba43a0de233e024dfe63e1708455c892c7"></a>DMA_CHN_NORM_PRIO&#160;</td><td class="fielddoc">
<p>High priority </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga71b0bab3c4b4272add6ba11dd273d05baa7f4c1c5da47ceff1443afebf43c9b9b"></a>DMA_CHN_HIGH_PRIO&#160;</td><td class="fielddoc">
<p>Normal priority </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00211">211</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab14325a2538ebe990ccdde4c92e586d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gab14325a2538ebe990ccdde4c92e586d3">_dma_ctrl_am</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA channel control bit field enumeration - Address update Mode (AM) </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggab14325a2538ebe990ccdde4c92e586d3abbbb6c231515dec2aa566f5806bfc265"></a>DMA_AM_SRCNOT_DSTNOT&#160;</td><td class="fielddoc">
<p>No Source or Destination Address increment </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggab14325a2538ebe990ccdde4c92e586d3a607efac1f9e60075c29e336e0a3c7446"></a>DMA_AM_SRCINC_DSTNOT&#160;</td><td class="fielddoc">
<p>Source Address incremented, Destination Address not incremented </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggab14325a2538ebe990ccdde4c92e586d3a69584af0032ea042fdd8cb255c661584"></a>DMA_AM_SRCNOT_DSTINC&#160;</td><td class="fielddoc">
<p>Source Address not incremented, Destination Address incremented </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggab14325a2538ebe990ccdde4c92e586d3a22d76671c5f492fa9350378691cf0ca3"></a>DMA_AM_SRCINC_DSTINC&#160;</td><td class="fielddoc">
<p>Source Address and Destination Address incremented </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00203">203</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadadfb0518af231314689edd493b4f841"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gadadfb0518af231314689edd493b4f841">_dma_ctrl_dtt</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA channel control bit field enumeration - Data Transfer Type (DTT) </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggadadfb0518af231314689edd493b4f841a339b6191c55ddcc8418b38aa0ede78e2"></a>DMA_MEM2MEM&#160;</td><td class="fielddoc">
<p>Memory to Memory </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggadadfb0518af231314689edd493b4f841af46701d8d98bd89d65fb424a029955b4"></a>DMA_MEM2AUX&#160;</td><td class="fielddoc">
<p>Memory to Auxiliary </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggadadfb0518af231314689edd493b4f841a817545529fce53aa86be1c111bd9a5c9"></a>DMA_AUX2MEM&#160;</td><td class="fielddoc">
<p>Auxiliary to Memory </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggadadfb0518af231314689edd493b4f841a8c288da8f29320b08126d930189aa805"></a>DMA_AUX2AUX&#160;</td><td class="fielddoc">
<p>Auxiliary to Auxiliary </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00177">177</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1f177e8a3c0fc8a0e765bb0c687655a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga1f177e8a3c0fc8a0e765bb0c687655a9">_dma_ctrl_dwinc</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA channel control bit field enumeration - Data Width/Increment (DW/INC) </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga1f177e8a3c0fc8a0e765bb0c687655a9af6038ac5cdc71c7759b6ac662b00224a"></a>DMA_DW1INC1&#160;</td><td class="fielddoc">
<p>dw=byte, inc=byte </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1f177e8a3c0fc8a0e765bb0c687655a9a8a182a05b5fc4a2ae46a2d94b88f77f1"></a>DMA_DW1INC2&#160;</td><td class="fielddoc">
<p>dw=byte, inc=half-word </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1f177e8a3c0fc8a0e765bb0c687655a9a9b4f3f2211ecbee3f4db62862c04f151"></a>DMA_DW1INC4&#160;</td><td class="fielddoc">
<p>dw=byte, inc=word </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1f177e8a3c0fc8a0e765bb0c687655a9a69a4b89f42c2827718124f837da37612"></a>DMA_DW2INC2&#160;</td><td class="fielddoc">
<p>dw=half-word, inc=half-word </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1f177e8a3c0fc8a0e765bb0c687655a9acd4d2086fb027c440338f90b4e633e7c"></a>DMA_DW2INC4&#160;</td><td class="fielddoc">
<p>dw=half-word, inc=word </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1f177e8a3c0fc8a0e765bb0c687655a9a37db937d2a65fcd583ea608a9b41c680"></a>DMA_DW4INC4&#160;</td><td class="fielddoc">
<p>dw=word, inc=word </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1f177e8a3c0fc8a0e765bb0c687655a9ad82e3d41f288677a2ef645f7ae3f0e8c"></a>DMA_DWINC_CLR&#160;</td><td class="fielddoc">
<p>clear mode (dw=word, inc=word) </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1f177e8a3c0fc8a0e765bb0c687655a9ae13ed33e6357aa0b91c311537df60831"></a>DMA_DW8INC8&#160;</td><td class="fielddoc">
<p>dw=double-word, inc=double-word(Only supported in HS) </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00185">185</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafdab70dc8716fc49745f38ddfc1df066"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gafdab70dc8716fc49745f38ddfc1df066">_dma_ctrl_int</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA channel control bit field enumeration - Internal/External Interrupt enable (INT) </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggafdab70dc8716fc49745f38ddfc1df066ab4cd86155031538e4c2e855e99e67b6e"></a>DMA_INT_DISABLE&#160;</td><td class="fielddoc">
<p>Interrupt disabled, no interrupt raised is on completion of a data transfer </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggafdab70dc8716fc49745f38ddfc1df066a5eba5fdaf8dc6d06a0f39c7f26f5edf0"></a>DMA_INT_ENABLE&#160;</td><td class="fielddoc">
<p>Interrupt enabled, a level interrupt raised on completion of a data transfer </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00197">197</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad971167f35029882a24e9f29bed2e522"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gad971167f35029882a24e9f29bed2e522">_dma_ctrl_op</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA channel control bit field enumeration - DMA Operation (OP) </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggad971167f35029882a24e9f29bed2e522a28add57512b5213c49f615f66a5ba357"></a>DMA_INVALID_TRANSFER&#160;</td><td class="fielddoc">
<p>Invalid channel </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggad971167f35029882a24e9f29bed2e522ae0b2ace77cc98900e9a40c0e35722f21"></a>DMA_SINGLE_TRANSFER&#160;</td><td class="fielddoc">
<p>Single Block </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggad971167f35029882a24e9f29bed2e522a409e96a3476db327e7b6fb46ee1eb77c"></a>DMA_AUTO_LINKED_TRANSFER&#160;</td><td class="fielddoc">
<p>Link-List (Auto-Request) </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggad971167f35029882a24e9f29bed2e522a7e0d2f434646943029bc014d0ad470c1"></a>DMA_MANUAL_LINKED_TRANSFER&#160;</td><td class="fielddoc">
<p>Link-List (Manual-Request) </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00163">163</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaae2ba81fe06b6e3c25a58309fe2cfb91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gaae2ba81fe06b6e3c25a58309fe2cfb91">_dma_ctrl_rt</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA channel control bit field enumeration - Request Type (RT) </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggaae2ba81fe06b6e3c25a58309fe2cfb91a0ed188477aa87eae06f62eea636f1462"></a>DMA_AUTO_REQUEST&#160;</td><td class="fielddoc">
<p>Auto-request following channel arbitration </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaae2ba81fe06b6e3c25a58309fe2cfb91ad082880c165df9bebb9e859191f98c10"></a>DMA_MANUAL_REQUEST&#160;</td><td class="fielddoc">
<p>Manual-request following channel arbitration </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00171">171</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafd16b7227cfdebb996c941d293ddd600"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gafd16b7227cfdebb996c941d293ddd600">_dma_request_source</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA channel request or trigger source enumeration. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggafd16b7227cfdebb996c941d293ddd600ac98b4dde779ecc897d800db2889a56b0"></a>DMA_REQ_SOFT&#160;</td><td class="fielddoc">
<p>Software trigger </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggafd16b7227cfdebb996c941d293ddd600a0c2c7554242837a2803f9dc357ba1110"></a>DMA_REQ_PERIPHERAL&#160;</td><td class="fielddoc">
<p>Peripheral trigger </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00137">137</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga276d4cc1d756d731dfb6ff5af7553056"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga276d4cc1d756d731dfb6ff5af7553056">_dma_status</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA working status enumeration. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga276d4cc1d756d731dfb6ff5af7553056a5082e131014907719b0264eb16203d9c"></a>DMA_IDLE&#160;</td><td class="fielddoc">
<p>Current DMA status is IDLE </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga276d4cc1d756d731dfb6ff5af7553056a864f3936f41533a2fef44a17fa1acaa2"></a>DMA_BUSY&#160;</td><td class="fielddoc">
<p>Current DMA status is busy, in transfer </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga276d4cc1d756d731dfb6ff5af7553056a84120fbc33c1119fb0eedb999cf7b44d"></a>DMA_ERROR&#160;</td><td class="fielddoc">
<p>Current DMA status is error, in transfer error </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga276d4cc1d756d731dfb6ff5af7553056a0361aca9c7e29d7ac9c9966d7eb54610"></a>DMA_STOP&#160;</td><td class="fielddoc">
<p>Current DMA is stop by user </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00123">123</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga8b4182e637f7a7a13ff4485d0041563a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">_dma_state::__attribute__ </td>
          <td>(</td>
          <td class="paramtype">(aligned(32))&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> volatile</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>All uDMA channel resources </p>

</div>
</div>
<a class="anchor" id="ga41f4b63838fb703cd9089ce4b5b9ab9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">_ISR </td>
          <td>(</td>
          <td class="paramtype">0&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">_dmac_interrupt_completed&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt about DMA transaction completion. </p>
<p>Sets the the "complete" status for completed DMA transaction and ! starts next transaction from queue. Reset DMA completion IRQ flags </p>

<p>Definition at line <a class="el" href="arc__udma_8c_source.html#l00963">963</a> of file <a class="el" href="arc__udma_8c_source.html">arc_udma.c</a>.</p>

<p>References <a class="el" href="arc__udma_8h_source.html#l00063">DMA_ALL_CHANNEL_NUM</a>.</p>

<p>Referenced by <a class="el" href="arc__udma_8c_source.html#l00976">_ISR()</a>.</p>

</div>
</div>
<a class="anchor" id="gade0915c4d62aa821ce9a5cdf7f6137d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">_ISR </td>
          <td>(</td>
          <td class="paramtype">0&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">_dmac_interrupt_error&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt about DMA transaction completion with error. </p>
<p>Sets the the "complete with error" status for completed DMA transaction ! Reset the DMA channel. </p>

<p>Definition at line <a class="el" href="arc__udma_8c_source.html#l00976">976</a> of file <a class="el" href="arc__udma_8c_source.html">arc_udma.c</a>.</p>

<p>References <a class="el" href="arc__udma_8c_source.html#l00963">_ISR()</a>, and <a class="el" href="arc__udma_8h_source.html#l00063">DMA_ALL_CHANNEL_NUM</a>.</p>

</div>
</div>
<a class="anchor" id="ga5cdbefc94c44553c2e42d016d6cfb54f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t dmac_check_channel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga0d1854ef6ca92f26e35a4e869f8a157f">dma_channel_t</a> *&#160;</td>
          <td class="paramname"><em>dma_chn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check channel transfer status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dma_chn</td><td>uDMA channel structure, should not be NULL</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">-1</td><td>dma_chn is NULL or dma_chn-&gt;desc is NULL or channel of dma_chn is not a valid one </td></tr>
    <tr><td class="paramname">DMA_BUSY</td><td>Still in transfer state </td></tr>
    <tr><td class="paramname">DMA_IDLE</td><td>Transfer is done without error </td></tr>
    <tr><td class="paramname">DMA_ERROR</td><td>Transfer is done with error </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="arc__udma_8c_source.html#l00909">909</a> of file <a class="el" href="arc__udma_8c_source.html">arc_udma.c</a>.</p>

<p>References <a class="el" href="arc__udma_8h_source.html#l00159">_dma_channel::callback</a>, <a class="el" href="arc__udma_8h_source.html#l00153">_dma_channel::channel</a>, <a class="el" href="arc__udma_8h_source.html#l00157">_dma_channel::desc</a>, <a class="el" href="arc__udma_8h_source.html#l00063">DMA_ALL_CHANNEL_NUM</a>, <a class="el" href="arc__udma_8h_source.html#l00126">DMA_ERROR</a>, <a class="el" href="arc__udma_8h_source.html#l00124">DMA_IDLE</a>, <a class="el" href="arc__udma_8h_source.html#l00198">DMA_INT_DISABLE</a>, <a class="el" href="arc__udma_8h_source.html#l00155">_dma_channel::int_enable</a>, and <a class="el" href="arc__udma_8h_source.html#l00158">_dma_channel::status</a>.</p>

</div>
</div>
<a class="anchor" id="gafb0b911e1d6f13309597253cdd6e07d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t dmac_clear_channel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga0d1854ef6ca92f26e35a4e869f8a157f">dma_channel_t</a> *&#160;</td>
          <td class="paramname"><em>dma_chn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear channel transfer status and set it to DMA_IDLE. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dma_chn</td><td>uDMA channel structure, should not be NULL</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">-1</td><td>dma_chn is NULL or dma_chn-&gt;desc is NULL or channel of dma_chn is not a valid one </td></tr>
    <tr><td class="paramname">0</td><td>OK </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="arc__udma_8c_source.html#l00829">829</a> of file <a class="el" href="arc__udma_8c_source.html">arc_udma.c</a>.</p>

<p>References <a class="el" href="arc__udma_8h_source.html#l00153">_dma_channel::channel</a>, <a class="el" href="arc__udma_8h_source.html#l00157">_dma_channel::desc</a>, <a class="el" href="arc__udma_8h_source.html#l00063">DMA_ALL_CHANNEL_NUM</a>, <a class="el" href="arc__udma_8h_source.html#l00124">DMA_IDLE</a>, and <a class="el" href="arc__udma_8h_source.html#l00158">_dma_channel::status</a>.</p>

</div>
</div>
<a class="anchor" id="ga6f154bbe1f60e53ef950cfd83463bfd6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t dmac_config_channel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga0d1854ef6ca92f26e35a4e869f8a157f">dma_channel_t</a> *&#160;</td>
          <td class="paramname"><em>dma_chn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga70e62b9d60cf124ecc6427a59cf5e43a">dma_desc_t</a> *&#160;</td>
          <td class="paramname"><em>desc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure uDMA channel with uDMA descriptor. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dma_chn</td><td>uDMA channel structure, should not be NULL </td></tr>
    <tr><td class="paramname">desc</td><td>uDMA descriptor</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">-1</td><td>dma_chn is NULL </td></tr>
    <tr><td class="paramname">0</td><td>OK </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="arc__udma_8c_source.html#l00638">638</a> of file <a class="el" href="arc__udma_8c_source.html">arc_udma.c</a>.</p>

<p>References <a class="el" href="arc__udma_8h_source.html#l00159">_dma_channel::callback</a>, <a class="el" href="arc__udma_8h_source.html#l00153">_dma_channel::channel</a>, <a class="el" href="arc__udma_8h_source.html#l00157">_dma_channel::desc</a>, <a class="el" href="arc__udma_8h_source.html#l00124">DMA_IDLE</a>, <a class="el" href="arc__udma_8h_source.html#l00156">_dma_channel::source</a>, and <a class="el" href="arc__udma_8h_source.html#l00158">_dma_channel::status</a>.</p>

<p>Referenced by <a class="el" href="baremetal_2arc__feature_2udma_2main_8c_source.html#l00100">perf_end()</a>.</p>

</div>
</div>
<a class="anchor" id="ga8e2f3e09ce52ab0b4491dcc7dbfc354a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t dmac_config_desc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga70e62b9d60cf124ecc6427a59cf5e43a">dma_desc_t</a> *&#160;</td>
          <td class="paramname"><em>desc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga32ace06fabbad31be8e5248550434dbf">dma_ctrl_t</a> *&#160;</td>
          <td class="paramname"><em>ctrl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure uDMA descriptor with source/destination address, transfer size in bytes and ctrl mode. </p>
<p>Note: The DMALLPx of desc will be set to NULL in this function, and DMACTRLx of desc will be set with right transfer size</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir"></td><td class="paramname">desc</td><td>uDMA descriptor, this should not be NULL </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">src</td><td>source address </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">dst</td><td>destination address </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">size</td><td>actual transfer size in bytes </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">ctrl</td><td>DMA channel control value</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">-1</td><td>desc is NULL </td></tr>
    <tr><td class="paramname">0</td><td>OK </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="arc__udma_8c_source.html#l00600">600</a> of file <a class="el" href="arc__udma_8c_source.html">arc_udma.c</a>.</p>

<p>References <a class="el" href="arc__udma_8h_source.html#l00119">_dma_ctrl::value</a>.</p>

<p>Referenced by <a class="el" href="baremetal_2arc__feature_2udma_2main_8c_source.html#l00100">perf_end()</a>.</p>

</div>
</div>
<a class="anchor" id="ga51f97eff40bff94fd6643a90b6b9d73e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t dmac_desc_add_linked </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga70e62b9d60cf124ecc6427a59cf5e43a">dma_desc_t</a> *&#160;</td>
          <td class="paramname"><em>head</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga70e62b9d60cf124ecc6427a59cf5e43a">dma_desc_t</a> *&#160;</td>
          <td class="paramname"><em>next</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Add linked descriptor for uDMA, head -&gt; next. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">head</td><td>head uDMA descriptor, should not be NULL </td></tr>
    <tr><td class="paramname">next</td><td>next uDMA descriptor, could be NULL</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">-1</td><td>head is NULL </td></tr>
    <tr><td class="paramname">0</td><td>OK </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="arc__udma_8c_source.html#l00614">614</a> of file <a class="el" href="arc__udma_8c_source.html">arc_udma.c</a>.</p>

<p>References <a class="el" href="arc__udma_8h_source.html#l00148">_dma_desc::DMALLPx</a>.</p>

<p>Referenced by <a class="el" href="baremetal_2arc__feature_2udma_2main_8c_source.html#l00100">perf_end()</a>.</p>

</div>
</div>
<a class="anchor" id="gae06eefba765e595748af588b8d4a0fef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t dmac_init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gaf5a20874bcce56e9dfa0554ffa808322">dma_state_t</a> *&#160;</td>
          <td class="paramname"><em>state</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Init uDMA controller with a valid dma_state_t structure. </p>
<p>If you want to use this uDMA driver, you need to call the dmac_init function with a valid state, dmac will init the valid state. If initialized successfully, you can use the other uDMA APIs.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">state</td><td>DMA state structure, this should not be NULL</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">-1</td><td>state is NULL </td></tr>
    <tr><td class="paramname">0</td><td>Init successfully </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="arc__udma_8c_source.html#l00501">501</a> of file <a class="el" href="arc__udma_8c_source.html">arc_udma.c</a>.</p>

<p>References <a class="el" href="arc__udma_8c_source.html#l00088">DMA_ADD_IRQ_PROC</a>, and <a class="el" href="arc__udma__config_8h_source.html#l00070">DMA_IRQ_PRIO</a>.</p>

<p>Referenced by <a class="el" href="baremetal_2arc__feature_2udma_2main_8c_source.html#l00100">perf_end()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa984f158247d9697415e110803b88d89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t dmac_init_channel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga0d1854ef6ca92f26e35a4e869f8a157f">dma_channel_t</a> *&#160;</td>
          <td class="paramname"><em>dma_chn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Init a dma_channel_t structure - dma_chn with initial value. </p>
<p>Note: Channel will be set to DMA_CHN_INVALID</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dma_chn</td><td>uDMA channel structure, should not be NULL</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">-1</td><td>dma_chn is NULL </td></tr>
    <tr><td class="paramname">0</td><td>OK </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="arc__udma_8c_source.html#l00623">623</a> of file <a class="el" href="arc__udma_8c_source.html">arc_udma.c</a>.</p>

<p>References <a class="el" href="arc__udma_8h_source.html#l00159">_dma_channel::callback</a>, <a class="el" href="arc__udma_8h_source.html#l00153">_dma_channel::channel</a>, <a class="el" href="arc__udma_8h_source.html#l00157">_dma_channel::desc</a>, <a class="el" href="arc__udma_8h_source.html#l00133">DMA_CHN_INVALID</a>, <a class="el" href="arc__udma_8h_source.html#l00124">DMA_IDLE</a>, <a class="el" href="arc__udma_8h_source.html#l00138">DMA_REQ_SOFT</a>, <a class="el" href="arc__udma_8h_source.html#l00156">_dma_channel::source</a>, and <a class="el" href="arc__udma_8h_source.html#l00158">_dma_channel::status</a>.</p>

<p>Referenced by <a class="el" href="baremetal_2arc__feature_2udma_2main_8c_source.html#l00100">perf_end()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2daa51afce8f5eefce45288a8181672b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t dmac_release_channel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga0d1854ef6ca92f26e35a4e869f8a157f">dma_channel_t</a> *&#160;</td>
          <td class="paramname"><em>dma_chn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Release the channel used by dma_chn. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dma_chn</td><td>uDMA channel structure, should not be NULL</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">-1</td><td>dma_chn is NULL or dma_chn-&gt;desc is NULL or channel of dma_chn is not a valid one </td></tr>
    <tr><td class="paramname">0</td><td>OK </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="arc__udma_8c_source.html#l00856">856</a> of file <a class="el" href="arc__udma_8c_source.html">arc_udma.c</a>.</p>

<p>References <a class="el" href="arc__udma_8h_source.html#l00153">_dma_channel::channel</a>, <a class="el" href="arc__udma_8h_source.html#l00157">_dma_channel::desc</a>, <a class="el" href="arc__udma_8h_source.html#l00063">DMA_ALL_CHANNEL_NUM</a>, and <a class="el" href="arc__udma_8h_source.html#l00133">DMA_CHN_INVALID</a>.</p>

<p>Referenced by <a class="el" href="baremetal_2arc__feature_2udma_2main_8c_source.html#l00100">perf_end()</a>.</p>

</div>
</div>
<a class="anchor" id="gaaff2446b924c369ec11cd71a6aa0f185"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t dmac_reserve_channel </td>
          <td>(</td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga0d1854ef6ca92f26e35a4e869f8a157f">dma_channel_t</a> *&#160;</td>
          <td class="paramname"><em>dma_chn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga87fac76863c6c941e6363236dde6f58e">dma_request_source_t</a>&#160;</td>
          <td class="paramname"><em>source</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserve a DMA channel, and bind it with dma_chn, and set the dma trigger source. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>This can be DMA_CHN_ANY or any valid channel id. For DMA_CHN_ANY, it will try to peek an available channel. For any valid channel id, it will try to reserve that channel. </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">dma_chn</td><td>uDMA channel structure, should not be NULL </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">source</td><td>DMA trigger source, this can be any value in dma_request_source_t enum</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">DMA_CHN_INVALID</td><td>dma_chn is NULL, or channel is not a valid one, or there is no channel available now </td></tr>
    <tr><td class="paramname">0-DMA_ALL_CHANNEL_NUM</td><td>the channel id that reserved </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="arc__udma_8c_source.html#l00659">659</a> of file <a class="el" href="arc__udma_8c_source.html">arc_udma.c</a>.</p>

<p>References <a class="el" href="arc__udma_8h_source.html#l00063">DMA_ALL_CHANNEL_NUM</a>, <a class="el" href="arc__udma_8h_source.html#l00166">DMA_AUTO_LINKED_TRANSFER</a>, <a class="el" href="arc__udma_8h_source.html#l00228">DMA_CHECK_REGISTER</a>, <a class="el" href="arc__udma_8h_source.html#l00132">DMA_CHN_ANY</a>, <a class="el" href="arc__udma_8h_source.html#l00133">DMA_CHN_INVALID</a>, <a class="el" href="arc__udma_8h_source.html#l00167">DMA_MANUAL_LINKED_TRANSFER</a>, <a class="el" href="arc__udma_8h_source.html#l00165">DMA_SINGLE_TRANSFER</a>, <a class="el" href="arc__udma_8h_source.html#l00145">_dma_desc::DMACTRLx</a>, <a class="el" href="arc__udma_8h_source.html#l00088">DMACTRLx_INT</a>, <a class="el" href="arc__udma_8h_source.html#l00097">DMACTRLx_INT_MASK</a>, <a class="el" href="arc__udma_8h_source.html#l00082">DMACTRLx_OP</a>, <a class="el" href="arc__udma_8h_source.html#l00091">DMACTRLx_OP_MASK</a>, <a class="el" href="arc__udma_8h_source.html#l00073">DMACTRLx_OP_OFS</a>, <a class="el" href="arc__udma_8h_source.html#l00148">_dma_desc::DMALLPx</a>, and <a class="el" href="arc__exception_8c_source.html#l00294">int_enable()</a>.</p>

<p>Referenced by <a class="el" href="baremetal_2arc__feature_2udma_2main_8c_source.html#l00100">perf_end()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa8def3178273523539defa6f8b832b1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t dmac_start_channel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga0d1854ef6ca92f26e35a4e869f8a157f">dma_channel_t</a> *&#160;</td>
          <td class="paramname"><em>dma_chn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga5f18d1bfb8133a90f49570f6212b9316">dma_callback_t</a>&#160;</td>
          <td class="paramname"><em>callback</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>priority</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start uDMA transfer for dma_chn, and set callback and transfer priority. </p>
<p>Note: When callback is NULL, then all INT field in DMA descriptor will be set to interrupt disable, otherwise it will be set to interrupt enable.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir"></td><td class="paramname">dma_chn</td><td>uDMA channel structure, should not be NULL </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">callback</td><td>callback function, when DMA transfer is done, it will be called with parameter which value is dma_chn </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">priority</td><td>uDMA transfer priority</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">-1</td><td>dma_chn is NULL or dma_chn-&gt;desc is NULL or channel of dma_chn is not a valid one or dma_chn is still in transfer </td></tr>
    <tr><td class="paramname">-2</td><td>When channel is a aux-based channel, the dma descriptor should not be a linked list. </td></tr>
    <tr><td class="paramname">0</td><td>OK </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="arc__udma_8c_source.html#l00739">739</a> of file <a class="el" href="arc__udma_8c_source.html">arc_udma.c</a>.</p>

<p>References <a class="el" href="arc__udma_8h_source.html#l00159">_dma_channel::callback</a>, <a class="el" href="arc__udma_8h_source.html#l00153">_dma_channel::channel</a>, <a class="el" href="arc__udma_8h_source.html#l00157">_dma_channel::desc</a>, <a class="el" href="arc__udma_8h_source.html#l00063">DMA_ALL_CHANNEL_NUM</a>, <a class="el" href="arc__udma_8h_source.html#l00125">DMA_BUSY</a>, <a class="el" href="arc__udma_8h_source.html#l00213">DMA_CHN_HIGH_PRIO</a>, <a class="el" href="arc__udma_8h_source.html#l00198">DMA_INT_DISABLE</a>, <a class="el" href="arc__udma_8h_source.html#l00199">DMA_INT_ENABLE</a>, <a class="el" href="arc__udma_8h_source.html#l00138">DMA_REQ_SOFT</a>, <a class="el" href="arc__udma_8h_source.html#l00100">DMACHANNEL</a>, <a class="el" href="arc__udma_8h_source.html#l00155">_dma_channel::int_enable</a>, <a class="el" href="arc__udma_8h_source.html#l00154">_dma_channel::priority</a>, <a class="el" href="arc__udma_8h_source.html#l00156">_dma_channel::source</a>, and <a class="el" href="arc__udma_8h_source.html#l00158">_dma_channel::status</a>.</p>

<p>Referenced by <a class="el" href="baremetal_2arc__feature_2udma_2main_8c_source.html#l00100">perf_end()</a>.</p>

</div>
</div>
<a class="anchor" id="ga327765a1898fb1689b29cfb206aabba9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t dmac_stop_channel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga0d1854ef6ca92f26e35a4e869f8a157f">dma_channel_t</a> *&#160;</td>
          <td class="paramname"><em>dma_chn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stop uDMA transfer for dma_chn. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dma_chn</td><td>uDMA channel structure, should not be NULL</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">-1</td><td>dma_chn is NULL or dma_chn-&gt;desc is NULL or channel of dma_chn is not a valid one</td></tr>
    <tr><td class="paramname">0</td><td>OK </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="arc__udma_8c_source.html#l00803">803</a> of file <a class="el" href="arc__udma_8c_source.html">arc_udma.c</a>.</p>

<p>References <a class="el" href="arc__udma_8h_source.html#l00153">_dma_channel::channel</a>, <a class="el" href="arc__udma_8h_source.html#l00157">_dma_channel::desc</a>, <a class="el" href="arc__udma_8h_source.html#l00063">DMA_ALL_CHANNEL_NUM</a>, <a class="el" href="arc__udma_8h_source.html#l00125">DMA_BUSY</a>, <a class="el" href="arc__udma_8h_source.html#l00127">DMA_STOP</a>, and <a class="el" href="arc__udma_8h_source.html#l00158">_dma_channel::status</a>.</p>

</div>
</div>
<a class="anchor" id="ga2ee0fc0dcd0134c3243918961b6b1684"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t dmac_wait_channel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga0d1854ef6ca92f26e35a4e869f8a157f">dma_channel_t</a> *&#160;</td>
          <td class="paramname"><em>dma_chn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wait until channel transfer is done. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">dma_chn</td><td>uDMA channel structure, should not be NULL</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">-1</td><td>dma_chn is NULL or dma_chn-&gt;desc is NULL or channel of dma_chn is not a valid one </td></tr>
    <tr><td class="paramname">DMA_IDLE</td><td>Transfer is done without error </td></tr>
    <tr><td class="paramname">DMA_ERROR</td><td>Transfer is done with error </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="arc__udma_8c_source.html#l00883">883</a> of file <a class="el" href="arc__udma_8c_source.html">arc_udma.c</a>.</p>

<p>References <a class="el" href="arc__udma_8h_source.html#l00153">_dma_channel::channel</a>, <a class="el" href="arc__udma_8h_source.html#l00157">_dma_channel::desc</a>, <a class="el" href="arc__udma_8h_source.html#l00063">DMA_ALL_CHANNEL_NUM</a>, <a class="el" href="arc__udma_8h_source.html#l00125">DMA_BUSY</a>, <a class="el" href="arc__udma_8h_source.html#l00198">DMA_INT_DISABLE</a>, <a class="el" href="arc__udma_8h_source.html#l00155">_dma_channel::int_enable</a>, and <a class="el" href="arc__udma_8h_source.html#l00158">_dma_channel::status</a>.</p>

<p>Referenced by <a class="el" href="baremetal_2arc__feature_2udma_2main_8c_source.html#l00100">perf_end()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="gaf9b8075715fad1e75ed2aa0702b1551f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _dma_ctrl_field::am</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>address mode field </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00113">113</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5e815ebda1e4e09c57c6fe4d4d215ade"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _dma_ctrl_field::arb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>arbitration size </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00111">111</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3935a488705887e8d090e9c0397c7f48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct__dma__ctrl__field.html">dma_ctrl_field_t</a> _dma_ctrl::bits</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>control register in bits format </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00118">118</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4dd2892eb63fb14df9d934f88436b3e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _dma_ctrl_field::blksz</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>data transfer in bytes field </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00110">110</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga565ea94beec1957ba58e486d05d95f8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga5f18d1bfb8133a90f49570f6212b9316">dma_callback_t</a> _dma_channel::callback</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA transfer callback </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00159">159</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

<p>Referenced by <a class="el" href="arc__udma_8c_source.html#l00909">dmac_check_channel()</a>, <a class="el" href="arc__udma_8c_source.html#l00638">dmac_config_channel()</a>, <a class="el" href="arc__udma_8c_source.html#l00623">dmac_init_channel()</a>, and <a class="el" href="arc__udma_8c_source.html#l00739">dmac_start_channel()</a>.</p>

</div>
</div>
<a class="anchor" id="ga338a87a56ac20b3fb6eb55d0fbc8bd31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t _dma_channel::channel</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel ID binded to this transfer </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00153">153</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

<p>Referenced by <a class="el" href="arc__udma_8c_source.html#l00909">dmac_check_channel()</a>, <a class="el" href="arc__udma_8c_source.html#l00829">dmac_clear_channel()</a>, <a class="el" href="arc__udma_8c_source.html#l00638">dmac_config_channel()</a>, <a class="el" href="arc__udma_8c_source.html#l00623">dmac_init_channel()</a>, <a class="el" href="arc__udma_8c_source.html#l00856">dmac_release_channel()</a>, <a class="el" href="arc__udma_8c_source.html#l00739">dmac_start_channel()</a>, <a class="el" href="arc__udma_8c_source.html#l00803">dmac_stop_channel()</a>, and <a class="el" href="arc__udma_8c_source.html#l00883">dmac_wait_channel()</a>.</p>

</div>
</div>
<a class="anchor" id="gafacb52388c1247e781414892c1751d7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga70e62b9d60cf124ecc6427a59cf5e43a">dma_desc_t</a>* _dma_channel::desc</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA transfer descriptor for this transfer </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00157">157</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

<p>Referenced by <a class="el" href="arc__udma_8c_source.html#l00909">dmac_check_channel()</a>, <a class="el" href="arc__udma_8c_source.html#l00829">dmac_clear_channel()</a>, <a class="el" href="arc__udma_8c_source.html#l00638">dmac_config_channel()</a>, <a class="el" href="arc__udma_8c_source.html#l00623">dmac_init_channel()</a>, <a class="el" href="arc__udma_8c_source.html#l00856">dmac_release_channel()</a>, <a class="el" href="arc__udma_8c_source.html#l00739">dmac_start_channel()</a>, <a class="el" href="arc__udma_8c_source.html#l00803">dmac_stop_channel()</a>, and <a class="el" href="arc__udma_8c_source.html#l00883">dmac_wait_channel()</a>.</p>

</div>
</div>
<a class="anchor" id="ga898b97bcd1d5d4a378e8d496347f2ffd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _dma_desc::DMACTRLx</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel control register </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00145">145</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

<p>Referenced by <a class="el" href="arc__udma_8c_source.html#l00659">dmac_reserve_channel()</a>.</p>

</div>
</div>
<a class="anchor" id="ga682ace52688f8a2091503012e50509de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _dma_desc::DMADARx</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel end destination address register </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00147">147</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3e783899fc429d24c481c3e6868c6f1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _dma_desc::DMALLPx</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel link-list pointer (for chaining/linking separate DMA transfers only) </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00148">148</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

<p>Referenced by <a class="el" href="arc__udma_8c_source.html#l00614">dmac_desc_add_linked()</a>, and <a class="el" href="arc__udma_8c_source.html#l00659">dmac_reserve_channel()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5b19414cce5a065824026f6614160b42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _dma_desc::DMASARx</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA channel end source address register </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00146">146</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad977ffa3ad510db567b7dbe0d3eeda53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _dma_ctrl_field::dtt</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>source and destination target types field </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00108">108</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6d60860fc8a55afb30c11ec3fed5de4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _dma_ctrl_field::dwinc</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>data width and address increment field </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00109">109</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa7d6086ff0e7edaf006d0f8b6d6310f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int16_t _dma_channel::int_enable</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt enable status </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00155">155</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

<p>Referenced by <a class="el" href="arc__udma_8c_source.html#l00909">dmac_check_channel()</a>, <a class="el" href="arc__udma_8c_source.html#l00739">dmac_start_channel()</a>, and <a class="el" href="arc__udma_8c_source.html#l00883">dmac_wait_channel()</a>.</p>

</div>
</div>
<a class="anchor" id="gac4785e8104f00583dc9d6893bc44a207"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _dma_ctrl_field::intm</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>interrupt mode bit </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00112">112</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4ad189cf64f5a1eceaeaf77e2d721c4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _dma_ctrl_field::op</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>operation field </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00106">106</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga688a9c3b711eb4369ff862a047da14a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int16_t _dma_channel::priority</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transfer priority </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00154">154</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

<p>Referenced by <a class="el" href="arc__udma_8c_source.html#l00739">dmac_start_channel()</a>.</p>

</div>
</div>
<a class="anchor" id="gac22c2e1bf4943aceb69fe59428a85213"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _dma_ctrl_field::rt</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>request type field </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00107">107</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga54a126800987121aef7c38a0b04434d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#ga87fac76863c6c941e6363236dde6f58e">dma_request_source_t</a> _dma_channel::source</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA request or trigger source for this transfer </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00156">156</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

<p>Referenced by <a class="el" href="arc__udma_8c_source.html#l00638">dmac_config_channel()</a>, <a class="el" href="arc__udma_8c_source.html#l00623">dmac_init_channel()</a>, and <a class="el" href="arc__udma_8c_source.html#l00739">dmac_start_channel()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4a272ca9971c523015ed6751e7cb9c4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile <a class="el" href="group___a_r_c___h_a_l___m_i_s_c___u_d_m_a.html#gae2b60a27d68acd095c27cab358a2ce9d">dma_status_t</a> _dma_channel::status</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA transfer status of this transfer </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00158">158</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

<p>Referenced by <a class="el" href="arc__udma_8c_source.html#l00909">dmac_check_channel()</a>, <a class="el" href="arc__udma_8c_source.html#l00829">dmac_clear_channel()</a>, <a class="el" href="arc__udma_8c_source.html#l00638">dmac_config_channel()</a>, <a class="el" href="arc__udma_8c_source.html#l00623">dmac_init_channel()</a>, <a class="el" href="arc__udma_8c_source.html#l00739">dmac_start_channel()</a>, <a class="el" href="arc__udma_8c_source.html#l00803">dmac_stop_channel()</a>, and <a class="el" href="arc__udma_8c_source.html#l00883">dmac_wait_channel()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6c274621c4d7d5f6d7fbcd99b7056d23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t _dma_ctrl::value</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>control register in word format </p>

<p>Definition at line <a class="el" href="arc__udma_8h_source.html#l00119">119</a> of file <a class="el" href="arc__udma_8h_source.html">arc_udma.h</a>.</p>

<p>Referenced by <a class="el" href="arc__udma_8c_source.html#l00600">dmac_config_desc()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Fri Apr 27 2018 04:04:52 for embARC by
    <a href="http://www.synopsys.com">
    <img class="footer" src="pic/snps_logo.png" alt="snps_logo"/></a>. All Rights Reserved. </li>
  </ul>
</div>
</body>
</html>
