read_verilog ../top.v
proc
tee -o result.log sat -set-init-undef -set-init-def middle
