#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Thu Apr 22 18:56:28 2021
# Process ID: 14168
# Current directory: D:/School/HDL in Digital System Design/Project/verilog/FinalProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28848 D:\School\HDL in Digital System Design\Project\verilog\FinalProject\FinalProject.xpr
# Log file: D:/School/HDL in Digital System Design/Project/verilog/FinalProject/vivado.log
# Journal file: D:/School/HDL in Digital System Design/Project/verilog/FinalProject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
add_files -norecurse {{D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim/glbl.v}}
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat

Coefficient Size Table 2:  x
Run Length Table 2: x

Coefficient Size Table 2:  x
Run Length Table 2: x

Coefficient Size Table 2:  x
Run Length Table 2: x
State: RESET

Coefficient Size Table 2:  x
Run Length Table 2: x

Coefficient Size Table 2:  x
Run Length Table 2: x

Coefficient Size Table 2:  x
Run Length Table 2: x
State: RESET

Coefficient Size Table 2:  x
Run Length Table 2: x

Coefficient Size Table 2:  x
Run Length Table 2: x
State: RESET

Coefficient Size Table 2:  x
Run Length Table 2: x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1027.242 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: top
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1378.918 ; gain = 250.410
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/School/HDL in Digital System Design/Project/verilog/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'table2' [D:/School/HDL in Digital System Design/Project/verilog/table2.v:12]
WARNING: [Synth 8-6104] Input port 'coeff_size_v1' has an internal driver [D:/School/HDL in Digital System Design/Project/verilog/table2.v:75]
WARNING: [Synth 8-6104] Input port 'run_length_v1' has an internal driver [D:/School/HDL in Digital System Design/Project/verilog/table2.v:76]
INFO: [Synth 8-6155] done synthesizing module 'table2' (1#1) [D:/School/HDL in Digital System Design/Project/verilog/table2.v:12]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/School/HDL in Digital System Design/Project/verilog/regfile.v:21]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (2#1) [D:/School/HDL in Digital System Design/Project/verilog/regfile.v:21]
INFO: [Synth 8-6157] synthesizing module 'datapath' [D:/School/HDL in Digital System Design/Project/verilog/datapath.v:23]
WARNING: [Synth 8-567] referenced signal 'bits_s1' should be on the sensitivity list [D:/School/HDL in Digital System Design/Project/verilog/datapath.v:134]
WARNING: [Synth 8-567] referenced signal 'base_s2' should be on the sensitivity list [D:/School/HDL in Digital System Design/Project/verilog/datapath.v:134]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (3#1) [D:/School/HDL in Digital System Design/Project/verilog/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [D:/School/HDL in Digital System Design/Project/verilog/control.v:21]
INFO: [Synth 8-251] 
Coefficient Size Table 2: x [D:/School/HDL in Digital System Design/Project/verilog/control.v:318]
INFO: [Synth 8-251] Run Length Table 2: x [D:/School/HDL in Digital System Design/Project/verilog/control.v:319]
WARNING: [Synth 8-567] referenced signal 'match_s1' should be on the sensitivity list [D:/School/HDL in Digital System Design/Project/verilog/control.v:286]
WARNING: [Synth 8-567] referenced signal 'reset_sr_s1' should be on the sensitivity list [D:/School/HDL in Digital System Design/Project/verilog/control.v:286]
WARNING: [Synth 8-567] referenced signal 'valid_s1' should be on the sensitivity list [D:/School/HDL in Digital System Design/Project/verilog/control.v:286]
WARNING: [Synth 8-567] referenced signal 'coeff_size_s2' should be on the sensitivity list [D:/School/HDL in Digital System Design/Project/verilog/control.v:286]
WARNING: [Synth 8-567] referenced signal 'run_length_s2' should be on the sensitivity list [D:/School/HDL in Digital System Design/Project/verilog/control.v:286]
WARNING: [Synth 8-567] referenced signal 'position_s1' should be on the sensitivity list [D:/School/HDL in Digital System Design/Project/verilog/control.v:286]
WARNING: [Synth 8-567] referenced signal 'coeff_size_s1' should be on the sensitivity list [D:/School/HDL in Digital System Design/Project/verilog/control.v:286]
INFO: [Synth 8-6155] done synthesizing module 'control' (4#1) [D:/School/HDL in Digital System Design/Project/verilog/control.v:21]
INFO: [Synth 8-6157] synthesizing module 'clkgen' [D:/School/HDL in Digital System Design/Project/verilog/clkgen.v:2]
WARNING: [Synth 8-85] always block has no event control specified [D:/School/HDL in Digital System Design/Project/verilog/clkgen.v:17]
INFO: [Synth 8-6155] done synthesizing module 'clkgen' (5#1) [D:/School/HDL in Digital System Design/Project/verilog/clkgen.v:2]
INFO: [Synth 8-6157] synthesizing module 'stimulus' [D:/School/HDL in Digital System Design/Project/verilog/stimulus.v:37]
INFO: [Synth 8-251] table1.dat [D:/School/HDL in Digital System Design/Project/verilog/stimulus.v:111]
INFO: [Synth 8-3876] $readmem data file 'table1.dat' is read successfully [D:/School/HDL in Digital System Design/Project/verilog/stimulus.v:113]
INFO: [Synth 8-251] table2.dat [D:/School/HDL in Digital System Design/Project/verilog/stimulus.v:115]
INFO: [Synth 8-3876] $readmem data file 'table2.dat' is read successfully [D:/School/HDL in Digital System Design/Project/verilog/stimulus.v:116]
INFO: [Synth 8-251] test1.dat [D:/School/HDL in Digital System Design/Project/verilog/stimulus.v:118]
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [D:/School/HDL in Digital System Design/Project/verilog/stimulus.v:119]
INFO: [Synth 8-226] default block is never used [D:/School/HDL in Digital System Design/Project/verilog/stimulus.v:152]
INFO: [Synth 8-6155] done synthesizing module 'stimulus' (6#1) [D:/School/HDL in Digital System Design/Project/verilog/stimulus.v:37]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/School/HDL in Digital System Design/Project/verilog/top.v:65]
INFO: [Synth 8-6157] synthesizing module 'writeoutput' [D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v:9]
WARNING: [Synth 8-639] system function call 'fopen' not supported [D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v:31]
WARNING: [Synth 8-567] referenced signal 'new_block_s2' should be on the sensitivity list [D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v:37]
INFO: [Synth 8-6155] done synthesizing module 'writeoutput' (7#1) [D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [D:/School/HDL in Digital System Design/Project/verilog/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1455.426 ; gain = 326.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1455.426 ; gain = 326.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1455.426 ; gain = 326.918
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1455.426 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1555.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 1703.059 ; gain = 574.551
27 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1703.059 ; gain = 675.816
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
Bitstream: x
Bitstream: x
Bitstream: x
Bitstream: x
Bitstream: x
Bitstream: x
State: RESET
Bitstream: 0
Bitstream: 0
Bitstream: 0
Bitstream: 0
State: RESET
Bitstream: 0
Bitstream: 0
Bitstream: 0
Bitstream: 0
State: RESET
Bitstream: 0
Bitstream: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1752.750 ; gain = 40.176
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
Base:  x
Base:  x
Base:  x
Base:  x
Base:  x
Base:  x
State: RESET
Base:  x
Base:  x
Base:  z
Base:  z
State: RESET
Base:  z
Base:  z
Base:  z
Base:  z
State: RESET
Base:  z
Base:  z
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1765.938 ; gain = 11.051
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
Base:  x
Base:  x
Base:  x
Base:  x
Base:  x
Base:  x
State: RESET
Base:  x
Base:  x
Base:  z
Base:  z
State: RESET
Base:  z
Base:  z
Base:  z
Base:  z
State: RESET
Base:  z
Base:  z
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1783.348 ; gain = 8.641
launch_runs synth_1 -jobs 10
[Thu Apr 22 19:14:37 2021] Launched synth_1...
Run output will be captured here: D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Thu Apr 22 19:15:22 2021] Launched impl_1...
Run output will be captured here: D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
Base:  x
Base:  x
Base:  x
Base:  x
Base:  x
Base:  x
State: RESET
Base:  x
Base:  x
Base:  z
Base:  z
State: RESET
Base:  z
Base:  z
Base:  z
Base:  z
State: RESET
Base:  z
Base:  z
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1795.473 ; gain = 12.125
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
Base:  x
Base:  x
Base:  x
Base:  x
Base:  x
Base:  x
State: RESET
Base:  x
Base:  x
Base:  z
Base:  z
State: RESET
Base:  z
Base:  z
Base:  z
Base:  z
State: RESET
Base:  z
Base:  z
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1839.449 ; gain = 0.996
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
Base:  x
Base:  x
Base:  x
Base:  x
Base:  x
Base:  x
State: RESET
Base:  x
Base:  x
Base:  z
Base:  z
State: RESET
Base:  z
Base:  z
Base:  z
Base:  z
State: RESET
Base:  z
Base:  z
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1839.695 ; gain = 0.246
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
State: RESET

State: 24
Base:  x

State: 30
Base:  x

State: 30
Base:  z

State: 30
Base:  z

State: 30
State: RESET
Base:  z

State: 30
Base:  z

State: 30
Base:  z

State: 30
Base:  z

State: 30
State: RESET
Base:  z

State: 30
Base:  z

State: 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1839.695 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
State: RESET

State: 24
Base:  x

State: 30
Base:  x

State: 30
Base:  z

State: 30
Base:  z

State: 30
State: RESET
Base:  z

State: 30
Base:  z

State: 30
Base:  z

State: 30
Base:  z

State: 30
State: RESET
Base:  z

State: 30
Base:  z

State: 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1840.559 ; gain = 0.863
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
State: RESET

State: 24
Base:  x

State: 30
Base:  x

State: 30
Base:  z

State: 30
Base:  z

State: 30
State: RESET
Base:  z

State: 30
Base:  z

State: 30
Base:  z

State: 30
Base:  z

State: 30
State: RESET
Base:  z

State: 30
Base:  z

State: 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1841.477 ; gain = 0.918
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
ERROR: [VRFC 10-4982] syntax error near ':' [D:/School/HDL in Digital System Design/Project/verilog/control.v:307]
ERROR: [VRFC 10-554] default case should appear only once [D:/School/HDL in Digital System Design/Project/verilog/control.v:325]
ERROR: [VRFC 10-2865] module 'control' ignored due to previous errors [D:/School/HDL in Digital System Design/Project/verilog/control.v:21]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
State: RESET

State: 24
Base:  x

State: 24
Base:  x

State: 24
Base:  z

State: 24
Base:  z

State: 24
State: RESET
Base:  z

State: 24
Base:  z

State: 24
Base:  z

State: 24
Base:  z

State: 24
State: RESET
Base:  z

State: 24
Base:  z

State: 24
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1846.211 ; gain = 4.734
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
State: RESET

State: 24
Base:  x

State: 24
Base:  x

State: 24
Base:  z

State: 24
Base:  z

State: 24
State: RESET
Base:  z

State: 24
Base:  z

State: 24
Base:  z

State: 24
Base:  z

State: 24
State: RESET
Base:  z

State: 24
Base:  z

State: 24
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1852.758 ; gain = 4.488
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
Base:  x

State: 24
Base:  x

State: 24
Base:  x

State: 24
Base:  x

State: 24
Base:  x

State: 24
Base:  x

State: 24
State: RESET

State: 24
Base:  x

State: 24
Base:  x

State: 24
Base:  x

State: 24
Base:  x

State: 24
State: RESET
Base:  x

State: 24
Base:  x

State: 24
Base:  z

State: 24
Base:  z

State: 24
State: RESET
Base:  z

State: 24
Base:  z

State: 24
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1866.129 ; gain = 9.207
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
ERROR: [XSIM 43-4287] "D:/School/HDL in Digital System Design/Project/verilog/top.v" Line 72. Undefined system task '$gr_waves'
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
 x
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
 x
Base:  x

State:  8
 x
Base:  x

State:  8
Base:  x

State:  8
State: RESET

State: 24
Base:  x

State: 30
 x
Base:  x

State: 30
 z
Base:  z

State: 30
Base:  z

State: 30
State: RESET
Base:  z

State: 30
 z
Base:  z

State: 30
 z
Base:  z

State: 30
Base:  z

State: 30
State: RESET
Base:  z

State: 30
 z
Base:  z

State: 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1870.336 ; gain = 4.207
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
 x
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
 x
Base:  x

State:  8
 x
Base:  x

State:  8
Base:  x

State:  8
State: RESET

State: 24
Base:  x

State: 30
 x
Base:  x

State: 30
 x
Base:  x

State: 30
Base:  x

State: 30
State: RESET
Base:  x

State: 30
 x
Base:  x

State: 30
 x
Base:  x

State: 30
Base:  x

State: 30
State: RESET
Base:  x

State: 30
 x
Base:  x

State: 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1876.492 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
 x
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
 x
Base:  x

State:  8
 x
Base:  x

State:  8
Base:  x

State:  8
State: RESET

State: 24
Base:  x

State: 30
 x
Base:  x

State: 30
 x
Base:  x

State: 30
Base:  x

State: 30
State: RESET
Base:  x

State: 30
 x
Base:  x

State: 30
 x
Base:  x

State: 30
Base:  x

State: 30
State: RESET
Base:  x

State: 30
 x
Base:  x

State: 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1899.562 ; gain = 5.707
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
 x
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
 x
Base:  x

State:  8
 x
Base:  x

State:  8
Base:  x

State:  8
State: RESET

State: 24
Base:  x

State: 30
 x
Base:  x

State: 30
 z
Base:  z

State: 30
Base:  z

State: 30
State: RESET
Base:  z

State: 30
 z
Base:  z

State: 30
 z
Base:  z

State: 30
Base:  z

State: 30
State: RESET
Base:  z

State: 30
 z
Base:  z

State: 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1910.594 ; gain = 8.070
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
 x
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
 x
Base:  x

State:  8
 x
Base:  x

State:  8
Base:  x

State:  8
State: RESET

State: 24
Base:  x

State: 30
 x
Base:  x

State: 30
 x
Base:  x

State: 30
Base:  x

State: 30
State: RESET
Base:  x

State: 30
 x
Base:  x

State: 30
 x
Base:  x

State: 30
Base:  x

State: 30
State: RESET
Base:  x

State: 30
 x
Base:  x

State: 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1912.590 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
 x
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
 x
Base:  x

State:  8
 x
Base:  x

State:  8
Base:  x

State:  8
State: RESET

State: 24
Base:  x

State: 30
 x
Base:  x

State: 30
 x
Base:  x

State: 30
Base:  x

State: 30
State: RESET
Base:  x

State: 30
 x
Base:  x

State: 30
 x
Base:  x

State: 30
Base:  x

State: 30
State: RESET
Base:  x

State: 30
 z
Base:  z

State: 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1919.512 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
 x
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
 x
Base:  x

State:  8
 x
Base:  x

State:  8
Base:  x

State:  8
State: RESET

State: 24
Base:  x

State: 30
 x
Base:  x

State: 30
 x
Base:  x

State: 30
Base:  x

State: 30
State: RESET
Base:  x

State: 30
 x
Base:  x

State: 30
 x
Base:  x

State: 30
Base:  x

State: 30
State: RESET
Base:  x

State: 30
 z
Base:  z

State: 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1935.820 ; gain = 6.715
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
 x
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
 x
Base:  x

State:  8
 x
Base:  x

State:  8
Base:  x

State:  8
State: RESET

State: 24
Base:  z

State: 30
 z
Base:  z

State: 30
 x
Base:  x

State: 30
Base:  x

State: 30
State: RESET
Base:  x

State: 30
 x
Base:  x

State: 30
 x
Base:  x

State: 30
Base:  x

State: 30
State: RESET
Base:  x

State: 30
 x
Base:  x

State: 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1935.820 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
  x
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
  X
Base:  x

State:  8
  X
Base:  x

State:  8
Base:  x

State:  8
State: RESET

State: 24
Base:  z

State: 30
  X
Base:  z

State: 30
  1
Base:  x

State: 30
Base:  x

State: 30
State: RESET
Base:  x

State: 30
  1
Base:  x

State: 30
  1
Base:  x

State: 30
Base:  x

State: 30
State: RESET
Base:  x

State: 30
  1
Base:  x

State: 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1961.930 ; gain = 17.016
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
Base:  x

State:  8
  X




Base:  x

State:  8
  X




Base:  x

State:  8
  X




Base:  x

State:  8
  X




Base:  x

State:  8
  X




Base:  x

State:  8
State: RESET
  X





State: 24
Base:  z

State: 30
  X




Base:  z

State: 30
  0




  1




Base:  x

State: 30
Base:  x

State: 30
State: RESET
Base:  x

State: 30
Base:  x

State: 30
Base:  x

State: 30
Base:  x

State: 30
State: RESET
Base:  x

State: 30
Base:  x

State: 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1970.145 ; gain = 8.215
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
Base:  x

State:  8
wordnum_s1:   X

Base:  x

State:  8
wordnum_s1:   X

Base:  x

State:  8
wordnum_s1:   X

Base:  x

State:  8
wordnum_s1:   X

Base:  x

State:  8
wordnum_s1:   X

Base:  x

State:  8
State: RESET
wordnum_s1:   X


State: 24
Base:  z

State: 30
wordnum_s1:   X

Base:  z

State: 30
wordnum_s1:   0

wordnum_s1:   1

Base:  x

State: 30
Base:  x

State: 30
State: RESET
Base:  x

State: 30
Base:  x

State: 30
Base:  x

State: 30
Base:  x

State: 30
State: RESET
Base:  x

State: 30
Base:  x

State: 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1970.145 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
wordnum_s1:   1

Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
State: RESET

State: 24
Base:  x

State: 30
Base:  x

State: 30
wordnum_s1:   2

Base:  x

State: 30
wordnum_s1:   4

Base:  x

State: 30
State: RESET
wordnum_s1:   8

Base:  x

State: 30
wordnum_s1:  16

Base:  x

State: 30
wordnum_s1:  32

Base:  x

State: 30
wordnum_s1:  64

Base:  x

State: 30
State: RESET
wordnum_s1: 128

Base:  x

State: 30
wordnum_s1:   0

Base:  z

State: 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2005.941 ; gain = 5.934
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
State: RESET

State: 24
Base:  x

State: 30
Base:  x

State: 30
wordnum_s1:   X

Base:  z

State: 30
wordnum_s1:   X

Base:  z

State: 30
State: RESET
wordnum_s1:   X

Base:  z

State: 30
wordnum_s1:   X

Base:  z

State: 30
wordnum_s1:   X

Base:  z

State: 30
wordnum_s1:   X

Base:  z

State: 30
State: RESET
wordnum_s1:   X

Base:  z

State: 30
wordnum_s1:   0

Base:  z

State: 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2013.984 ; gain = 8.043
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
wordnum_s1:   1

Base:  x

State:  8
Base:  x

State:  8
wordnum_s1:   2

Base:  x

State:  8
Base:  x

State:  8
wordnum_s1:   4

Base:  x

State:  8
Base:  x

State:  8
State: RESET
wordnum_s1:   8


State: 24
Base:  x

State: 30
Base:  x

State: 30
wordnum_s1:  16

wordnum_s1:  32

Base:  x

State: 30
Base:  x

State: 30
State: RESET
wordnum_s1:  64

Base:  x

State: 30
Base:  x

State: 30
wordnum_s1: 128

Base:  x

State: 30
Base:  x

State: 30
State: RESET
wordnum_s1:   0

Base:  z

State: 30
Base:  z

State: 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2022.793 ; gain = 8.809
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
Base:  x

State:  8
Base:  x

State:  8
wordnum_s1:   X

Base:  x

State:  8
Base:  x

State:  8
wordnum_s1:   X

Base:  x

State:  8
Base:  x

State:  8
State: RESET
wordnum_s1:   X


State: 24
Base:  z

State: 30
Base:  z

State: 30
wordnum_s1:   X

wordnum_s1:   X

Base:  z

State: 30
Base:  z

State: 30
State: RESET
wordnum_s1:   X

Base:  z

State: 30
Base:  z

State: 30
wordnum_s1:   X

Base:  z

State: 30
Base:  z

State: 30
State: RESET
wordnum_s1:   0

Base:  z

State: 30
Base:  z

State: 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2024.422 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
wordnum_s1:   1

Base:  x

State:  8
Base:  x

State:  8
wordnum_s1:   2

Base:  x

State:  8
Base:  x

State:  8
wordnum_s1:   4

Base:  x

State:  8
Base:  x

State:  8
State: RESET
wordnum_s1:   8


State: 24
Base:  x

State: 30
Base:  x

State: 30
wordnum_s1:  16

wordnum_s1:  32

Base:  x

State: 30
Base:  x

State: 30
State: RESET
wordnum_s1:  64

Base:  x

State: 30
Base:  x

State: 30
wordnum_s1: 128

Base:  x

State: 30
Base:  x

State: 30
State: RESET
wordnum_s1:   0

Base:  z

State: 30
Base:  z

State: 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2043.633 ; gain = 19.211
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
wordnum_s1:   1

Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
State: RESET

State: 24
Base:  x

State: 30
Base:  x

State: 30
wordnum_s1:   2

Base:  x

State: 30
wordnum_s1:   4

Base:  x

State: 30
State: RESET
wordnum_s1:   8

Base:  x

State: 30
wordnum_s1:  16

Base:  x

State: 30
wordnum_s1:  32

Base:  x

State: 30
wordnum_s1:  64

Base:  x

State: 30
State: RESET
wordnum_s1: 128

Base:  x

State: 30
wordnum_s1:   0

Base:  z

State: 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2046.941 ; gain = 3.309
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
ERROR: [VRFC 10-2561] illegal value for time literal 5ns, must be 1, 10 or 100. [D:/School/HDL in Digital System Design/Project/verilog/stimulus.v:1]
ERROR: [VRFC 10-632] error in timescale or timeprecision statement. <timeprecision> must be at least as precise as <timeunit> [D:/School/HDL in Digital System Design/Project/verilog/stimulus.v:1]
INFO: [VRFC 10-311] analyzing module stimulus
ERROR: [VRFC 10-2865] module 'stimulus' ignored due to previous errors [D:/School/HDL in Digital System Design/Project/verilog/stimulus.v:38]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" Line 21. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" Line 23. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/School/HDL in Digital System Design/Project/verilog/control.v" Line 21. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" Line 2. Module clkgen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" Line 21. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" Line 23. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/School/HDL in Digital System Design/Project/verilog/control.v" Line 21. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" Line 2. Module clkgen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
wordnum_s1:   1

Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
State: RESET

State: 24
Base:  x

State: 30
Base:  x

State: 30
wordnum_s1:   2

Base:  x

State: 30
wordnum_s1:   4

Base:  x

State: 30
State: RESET
wordnum_s1:   8

Base:  x

State: 30
wordnum_s1:  16

Base:  x

State: 30
wordnum_s1:  32

Base:  x

State: 30
wordnum_s1:  64

Base:  x

State: 30
State: RESET
wordnum_s1: 128

Base:  x

State: 30
wordnum_s1:   0

Base:  z

State: 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2060.793 ; gain = 13.852
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" Line 21. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" Line 23. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/School/HDL in Digital System Design/Project/verilog/control.v" Line 21. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" Line 2. Module clkgen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" Line 21. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" Line 23. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/School/HDL in Digital System Design/Project/verilog/control.v" Line 21. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" Line 2. Module clkgen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
wordnum_s1:   1

Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
State: RESET

State: 24
Base:  x

State: 30
Base:  x

State: 30
wordnum_s1:   2

Base:  x

State: 30
wordnum_s1:   4

Base:  x

State: 30
State: RESET
wordnum_s1:   8

Base:  x

State: 30
wordnum_s1:  16

Base:  x

State: 30
wordnum_s1:  32

Base:  x

State: 30
wordnum_s1:  64

Base:  x

State: 30
State: RESET
wordnum_s1: 128

Base:  x

State: 30
wordnum_s1:   0

Base:  z

State: 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2068.215 ; gain = 7.371
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/stimulus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/writeoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/School/HDL in Digital System Design/Project/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2651ab951145a2af1c40af251f325d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.table2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.clkgen
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.writeoutput
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Reading in Table 1: Maxcode, Base:table1.dat
Reading in Table 2: Address(n-1), Run-length(n), Size(n):table2.dat
Reading in image: test1.dat
wordnum_s1:   1

Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
Base:  x

State:  8
State: RESET

State: 24
Base:  x

State: 30
Base:  x

State: 30
wordnum_s1:   2

Base:  x

State: 30
wordnum_s1:   4

Base:  x

State: 30
State: RESET
wordnum_s1:   8

Base:  x

State: 30
wordnum_s1:  16

Base:  x

State: 30
wordnum_s1:  32

Base:  x

State: 30
wordnum_s1:  64

Base:  x

State: 30
State: RESET
wordnum_s1: 128

Base:  x

State: 30
wordnum_s1:   0

Base:  z

State: 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2085.062 ; gain = 16.848
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.srcs/sim_1/new/regfile_stimulus.v} w ]
add_files -fileset sim_1 {{D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.srcs/sim_1/new/regfile_stimulus.v}}
update_compile_order -fileset sim_1
set_property top regfile_stimulus [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 22 20:51:39 2021...
