# system info avlm_avls_1x1_tb on 2022.03.16.11:45:06
system_info:
name,value
DEVICE,5CSEBA6U23I7
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1647398705
#
#
# Files generated for avlm_avls_1x1_tb on 2022.03.16.11:45:06
files:
filepath,kind,attributes,module,is_top
avlm_avls_1x1/testbench/avlm_avls_1x1_tb/simulation/avlm_avls_1x1_tb.vhd,VHDL,,avlm_avls_1x1_tb,true
avlm_avls_1x1/testbench/avlm_avls_1x1_tb/simulation/submodules/avlm_avls_1x1.vhd,VHDL,,avlm_avls_1x1,false
avlm_avls_1x1/testbench/avlm_avls_1x1_tb/simulation/submodules/altera_avalon_clock_source.vhd,VHDL,,altera_avalon_clock_source,false
avlm_avls_1x1/testbench/avlm_avls_1x1_tb/simulation/submodules/altera_conduit_bfm_vhdl_pkg.vhd,VHDL,,altera_conduit_bfm,false
avlm_avls_1x1/testbench/avlm_avls_1x1_tb/simulation/submodules/altera_conduit_bfm.vhd,VHDL,,altera_conduit_bfm,false
avlm_avls_1x1/testbench/avlm_avls_1x1_tb/simulation/submodules/altera_conduit_bfm_0002_vhdl_pkg.vhd,VHDL,,altera_conduit_bfm_0002,false
avlm_avls_1x1/testbench/avlm_avls_1x1_tb/simulation/submodules/altera_conduit_bfm_0002.vhd,VHDL,,altera_conduit_bfm_0002,false
avlm_avls_1x1/testbench/avlm_avls_1x1_tb/simulation/submodules/altera_conduit_bfm_0003_vhdl_pkg.vhd,VHDL,,altera_conduit_bfm_0003,false
avlm_avls_1x1/testbench/avlm_avls_1x1_tb/simulation/submodules/altera_conduit_bfm_0003.vhd,VHDL,,altera_conduit_bfm_0003,false
avlm_avls_1x1/testbench/avlm_avls_1x1_tb/simulation/submodules/altera_conduit_bfm_0004_vhdl_pkg.vhd,VHDL,,altera_conduit_bfm_0004,false
avlm_avls_1x1/testbench/avlm_avls_1x1_tb/simulation/submodules/altera_conduit_bfm_0004.vhd,VHDL,,altera_conduit_bfm_0004,false
avlm_avls_1x1/testbench/avlm_avls_1x1_tb/simulation/submodules/altera_conduit_bfm_0005_vhdl_pkg.vhd,VHDL,,altera_conduit_bfm_0005,false
avlm_avls_1x1/testbench/avlm_avls_1x1_tb/simulation/submodules/altera_conduit_bfm_0005.vhd,VHDL,,altera_conduit_bfm_0005,false
avlm_avls_1x1/testbench/avlm_avls_1x1_tb/simulation/submodules/altera_conduit_bfm_0006_vhdl_pkg.vhd,VHDL,,altera_conduit_bfm_0006,false
avlm_avls_1x1/testbench/avlm_avls_1x1_tb/simulation/submodules/altera_conduit_bfm_0006.vhd,VHDL,,altera_conduit_bfm_0006,false
avlm_avls_1x1/testbench/avlm_avls_1x1_tb/simulation/submodules/altera_avalon_reset_source.vhd,VHDL,,altera_avalon_reset_source,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
avlm_avls_1x1_tb.avlm_avls_1x1_inst,avlm_avls_1x1
avlm_avls_1x1_tb.avlm_avls_1x1_inst.new_component_0,avlm_avls_1x1_new_component_0
avlm_avls_1x1_tb.avlm_avls_1x1_inst.slave_0,altera_avalon_mm_slave_bfm_vhdl
avlm_avls_1x1_tb.avlm_avls_1x1_inst.mm_interconnect_0,avlm_avls_1x1_mm_interconnect_0
avlm_avls_1x1_tb.avlm_avls_1x1_inst_clk_bfm,altera_avalon_clock_source
avlm_avls_1x1_tb.avlm_avls_1x1_inst_new_component_0_data_in_bfm,altera_conduit_bfm
avlm_avls_1x1_tb.avlm_avls_1x1_inst_new_component_0_dbg_data_in_bfm,altera_conduit_bfm_0002
avlm_avls_1x1_tb.avlm_avls_1x1_inst_new_component_0_dbg_write_data_bfm,altera_conduit_bfm_0002
avlm_avls_1x1_tb.avlm_avls_1x1_inst_new_component_0_dbg_input_en_bfm,altera_conduit_bfm_0003
avlm_avls_1x1_tb.avlm_avls_1x1_inst_new_component_0_dbg_output_en_bfm,altera_conduit_bfm_0003
avlm_avls_1x1_tb.avlm_avls_1x1_inst_new_component_0_dbg_write_to_bfm,altera_conduit_bfm_0004
avlm_avls_1x1_tb.avlm_avls_1x1_inst_new_component_0_input_en_bfm,altera_conduit_bfm_0005
avlm_avls_1x1_tb.avlm_avls_1x1_inst_new_component_0_output_en_bfm,altera_conduit_bfm_0005
avlm_avls_1x1_tb.avlm_avls_1x1_inst_new_component_0_write_to_bfm,altera_conduit_bfm_0006
avlm_avls_1x1_tb.avlm_avls_1x1_inst_reset_bfm,altera_avalon_reset_source
