{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1758054180245 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1758054180246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 16 14:22:59 2025 " "Processing started: Tue Sep 16 14:22:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1758054180246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758054180246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758054180246 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1758054180705 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1758054180706 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.v " "Entity \"Mux\" obtained from \"Mux.v\" instead of from Quartus Prime megafunction library" {  } { { "Mux.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1758054187464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758054187465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758054187465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 2 2 " "Found 2 design units, including 2 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "regfile.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/regfile.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758054187477 ""} { "Info" "ISGN_ENTITY_NAME" "2 RegBank " "Found entity 2: RegBank" {  } { { "regfile.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/regfile.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758054187477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758054187477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_hex " "Found entity 1: seven_seg_hex" {  } { { "seven_seg_hex.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/seven_seg_hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758054187486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758054187486 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r1 R1 cpu.v(11) " "Verilog HDL Declaration information at cpu.v(11): object \"r1\" differs only in case from object \"R1\" in the same scope" {  } { { "cpu.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/cpu.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758054187488 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r2 R2 cpu.v(11) " "Verilog HDL Declaration information at cpu.v(11): object \"r2\" differs only in case from object \"R2\" in the same scope" {  } { { "cpu.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/cpu.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758054187488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758054187489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758054187489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/ALU_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758054187501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758054187501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758054187512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758054187512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_test2.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_test2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_test2 " "Found entity 1: FSM_test2" {  } { { "FSM_test2.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/FSM_test2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758054187513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758054187513 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk cpu.v(35) " "Verilog HDL Implicit Net warning at cpu.v(35): created implicit net for \"clk\"" {  } { { "cpu.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/cpu.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758054187514 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "R0e FSM_test2.v(77) " "Verilog HDL Procedural Assignment error at FSM_test2.v(77): object \"R0e\" on left-hand side of assignment must have a variable data type" {  } { { "FSM_test2.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/FSM_test2.v" 77 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1758054187516 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "R1e FSM_test2.v(77) " "Verilog HDL Procedural Assignment error at FSM_test2.v(77): object \"R1e\" on left-hand side of assignment must have a variable data type" {  } { { "FSM_test2.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/FSM_test2.v" 77 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1758054187516 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "R3e FSM_test2.v(77) " "Verilog HDL Procedural Assignment error at FSM_test2.v(77): object \"R3e\" on left-hand side of assignment must have a variable data type" {  } { { "FSM_test2.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/FSM_test2.v" 77 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1758054187517 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "R4e FSM_test2.v(77) " "Verilog HDL Procedural Assignment error at FSM_test2.v(77): object \"R4e\" on left-hand side of assignment must have a variable data type" {  } { { "FSM_test2.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/FSM_test2.v" 77 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1758054187517 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "R5e FSM_test2.v(77) " "Verilog HDL Procedural Assignment error at FSM_test2.v(77): object \"R5e\" on left-hand side of assignment must have a variable data type" {  } { { "FSM_test2.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/FSM_test2.v" 77 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1758054187517 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "R6e FSM_test2.v(77) " "Verilog HDL Procedural Assignment error at FSM_test2.v(77): object \"R6e\" on left-hand side of assignment must have a variable data type" {  } { { "FSM_test2.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/FSM_test2.v" 77 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1758054187517 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "R7e FSM_test2.v(77) " "Verilog HDL Procedural Assignment error at FSM_test2.v(77): object \"R7e\" on left-hand side of assignment must have a variable data type" {  } { { "FSM_test2.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/FSM_test2.v" 77 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1758054187517 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "R16e FSM_test2.v(77) " "Verilog HDL Procedural Assignment error at FSM_test2.v(77): object \"R16e\" on left-hand side of assignment must have a variable data type" {  } { { "FSM_test2.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/FSM_test2.v" 77 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1758054187517 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "opcode FSM_test2.v(78) " "Verilog HDL Procedural Assignment error at FSM_test2.v(78): object \"opcode\" on left-hand side of assignment must have a variable data type" {  } { { "FSM_test2.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/FSM_test2.v" 78 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1758054187517 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "FlagEn FSM_test2.v(78) " "Verilog HDL Procedural Assignment error at FSM_test2.v(78): object \"FlagEn\" on left-hand side of assignment must have a variable data type" {  } { { "FSM_test2.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/FSM_test2.v" 78 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1758054187517 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Rsrc FSM_test2.v(79) " "Verilog HDL Procedural Assignment error at FSM_test2.v(79): object \"Rsrc\" on left-hand side of assignment must have a variable data type" {  } { { "FSM_test2.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/FSM_test2.v" 79 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1758054187517 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Rdes FSM_test2.v(79) " "Verilog HDL error at FSM_test2.v(79): object \"Rdes\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "FSM_test2.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/FSM_test2.v" 79 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1758054187517 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "RorI FSM_test2.v(79) " "Verilog HDL Procedural Assignment error at FSM_test2.v(79): object \"RorI\" on left-hand side of assignment must have a variable data type" {  } { { "FSM_test2.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/FSM_test2.v" 79 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1758054187517 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "R0e FSM_test2.v(84) " "Verilog HDL Procedural Assignment error at FSM_test2.v(84): object \"R0e\" on left-hand side of assignment must have a variable data type" {  } { { "FSM_test2.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/FSM_test2.v" 84 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1758054187517 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "R1e FSM_test2.v(84) " "Verilog HDL Procedural Assignment error at FSM_test2.v(84): object \"R1e\" on left-hand side of assignment must have a variable data type" {  } { { "FSM_test2.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/FSM_test2.v" 84 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1758054187517 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "R3e FSM_test2.v(84) " "Verilog HDL Procedural Assignment error at FSM_test2.v(84): object \"R3e\" on left-hand side of assignment must have a variable data type" {  } { { "FSM_test2.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/FSM_test2.v" 84 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1758054187517 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "R4e FSM_test2.v(84) " "Verilog HDL Procedural Assignment error at FSM_test2.v(84): object \"R4e\" on left-hand side of assignment must have a variable data type" {  } { { "FSM_test2.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/FSM_test2.v" 84 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1758054187517 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "R5e FSM_test2.v(84) " "Verilog HDL Procedural Assignment error at FSM_test2.v(84): object \"R5e\" on left-hand side of assignment must have a variable data type" {  } { { "FSM_test2.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/FSM_test2.v" 84 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1758054187517 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "R6e FSM_test2.v(84) " "Verilog HDL Procedural Assignment error at FSM_test2.v(84): object \"R6e\" on left-hand side of assignment must have a variable data type" {  } { { "FSM_test2.v" "" { Text "C:/ECE/ECE 3710/GFlipFlops/CPU/FSM_test2.v" 84 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1758054187517 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ECE/ECE 3710/GFlipFlops/CPU/output_files/cpu.map.smsg " "Generated suppressed messages file C:/ECE/ECE 3710/GFlipFlops/CPU/output_files/cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758054187567 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1758054187634 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 16 14:23:07 2025 " "Processing ended: Tue Sep 16 14:23:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1758054187634 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1758054187634 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1758054187634 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1758054187634 ""}
