
---------- Begin Simulation Statistics ----------
final_tick                               118348491000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 446108                       # Simulator instruction rate (inst/s)
host_mem_usage                                 685292                       # Number of bytes of host memory used
host_op_rate                                   451027                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   224.16                       # Real time elapsed on the host
host_tick_rate                              527961317                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101102729                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.118348                       # Number of seconds simulated
sim_ticks                                118348491000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.214945                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4086542                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4852514                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 19                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            352132                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5102203                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             102862                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          676259                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           573397                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6509375                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  312158                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        37626                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101102729                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.183485                       # CPI: cycles per instruction
system.cpu.discardedOps                        978983                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48960770                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40611529                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6267782                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2618408                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.844962                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        118348491                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55115655     54.51%     54.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            267609      0.26%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            259630      0.26%     55.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            161456      0.16%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           483618      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33524      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38167638     37.75%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6379046      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101102729                       # Class of committed instruction
system.cpu.tickCycles                       115730083                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          647                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3690                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1470                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        59378                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          388                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       119294                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            388                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 118348491000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1160                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          164                       # Transaction distribution
system.membus.trans_dist::CleanEvict              477                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1889                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1889                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1160                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       411264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  411264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3049                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3049    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3049                       # Request fanout histogram
system.membus.respLayer1.occupancy           28576500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             5002000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 118348491000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             22501                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        54680                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          782                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4945                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            37415                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           37415                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1256                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        21245                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3294                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       175916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                179210                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       260864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     14486528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               14747392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1029                       # Total snoops (count)
system.tol2bus.snoopTraffic                     20992                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            60945                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.030487                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.171923                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  59087     96.95%     96.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1858      3.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              60945                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          340486000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         293306993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6281998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 118348491000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  452                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                56406                       # number of demand (read+write) hits
system.l2.demand_hits::total                    56858                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 452                       # number of overall hits
system.l2.overall_hits::.cpu.data               56406                       # number of overall hits
system.l2.overall_hits::total                   56858                       # number of overall hits
system.l2.demand_misses::.cpu.inst                804                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2254                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3058                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               804                       # number of overall misses
system.l2.overall_misses::.cpu.data              2254                       # number of overall misses
system.l2.overall_misses::total                  3058                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     83964000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    241165000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        325129000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     83964000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    241165000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       325129000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1256                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            58660                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                59916                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1256                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           58660                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               59916                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.640127                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.038425                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.051038                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.640127                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.038425                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.051038                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 104432.835821                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106994.232476                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106320.797907                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 104432.835821                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106994.232476                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106320.797907                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 164                       # number of writebacks
system.l2.writebacks::total                       164                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           802                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2247                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3049                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          802                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2247                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3049                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     67798000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    195656000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    263454000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     67798000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    195656000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    263454000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.638535                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.038305                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.050888                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.638535                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.038305                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.050888                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84536.159601                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 87074.321317                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86406.690718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84536.159601                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 87074.321317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86406.690718                       # average overall mshr miss latency
system.l2.replacements                           1029                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        54516                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            54516                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        54516                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        54516                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          772                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              772                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          772                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          772                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             35526                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 35526                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1889                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1889                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    202613000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     202613000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         37415                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             37415                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.050488                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.050488                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107259.396506                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107259.396506                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1889                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1889                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    164833000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    164833000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.050488                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.050488                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87259.396506                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87259.396506                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            452                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                452                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          804                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              804                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     83964000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     83964000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1256                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1256                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.640127                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.640127                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 104432.835821                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104432.835821                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          802                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          802                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     67798000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     67798000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.638535                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.638535                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84536.159601                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84536.159601                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         20880                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             20880                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          365                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             365                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     38552000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     38552000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        21245                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         21245                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.017181                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.017181                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 105621.917808                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105621.917808                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          358                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          358                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     30823000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     30823000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.016851                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.016851                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86097.765363                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86097.765363                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 118348491000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2002.299295                       # Cycle average of tags in use
system.l2.tags.total_refs                      117815                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3064                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     38.451371                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       7.166418                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       191.739413                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1803.393463                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003499                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.093623                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.880563                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977685                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2035                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2029                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.993652                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    474360                       # Number of tag accesses
system.l2.tags.data_accesses                   474360                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 118348491000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         102656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         287616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             390272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       102656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        102656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        20992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           20992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             802                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2247                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3049                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          164                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                164                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            867404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2430246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               3297651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       867404                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           867404                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         177374                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               177374                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         177374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           867404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2430246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              3475025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       314.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1604.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4428.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.150097096250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           16                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           16                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               39602                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                276                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3049                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        164                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6098                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      328                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     66                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    14                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               50                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     86001000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   30160000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               199101000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14257.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33007.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4587                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     231                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6098                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  328                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1503                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    269.157685                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   191.867593                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   281.235416                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            8      0.53%      0.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1077     71.66%     72.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           94      6.25%     78.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           69      4.59%     83.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           58      3.86%     86.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           27      1.80%     88.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           19      1.26%     89.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           12      0.80%     90.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          139      9.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1503                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           16                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            376                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     80.619404                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    923.767720                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             9     56.25%     56.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2     12.50%     68.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      6.25%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2     12.50%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      6.25%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      6.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            16                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.062500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.046911                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.771902                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1      6.25%      6.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               13     81.25%     87.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      6.25%     93.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      6.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            16                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 386048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4224                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   18496                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  390272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                20992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         3.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      3.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  115943045000                       # Total gap between requests
system.mem_ctrls.avgGap                   36085603.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       102656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       283392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18496                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 867404.384564565378                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2394555.246167017147                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 156284.206445859978                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1604                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4494                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          328                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     49237000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    149864000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1894328354250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30696.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33347.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 5775391323.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              5283600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2808300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            21762720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             772560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9341913360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2486754390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      43351711680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        55211006610                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        466.512130                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 112680114500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3951740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1716636500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              5447820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2895585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            21305760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             736020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9341913360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2492066790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      43347238080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        55211603415                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        466.517173                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 112668699250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3951740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1728051750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    118348491000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 118348491000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     15213346                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15213346                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     15213346                       # number of overall hits
system.cpu.icache.overall_hits::total        15213346                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1256                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1256                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1256                       # number of overall misses
system.cpu.icache.overall_misses::total          1256                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    100111000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    100111000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    100111000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    100111000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     15214602                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15214602                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     15214602                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15214602                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000083                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000083                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000083                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000083                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79706.210191                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79706.210191                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79706.210191                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79706.210191                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          782                       # number of writebacks
system.cpu.icache.writebacks::total               782                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1256                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1256                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1256                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1256                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     97599000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     97599000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     97599000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     97599000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000083                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000083                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000083                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000083                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77706.210191                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77706.210191                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77706.210191                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77706.210191                       # average overall mshr miss latency
system.cpu.icache.replacements                    782                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     15213346                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15213346                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1256                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1256                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    100111000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    100111000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     15214602                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15214602                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000083                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000083                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79706.210191                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79706.210191                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1256                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1256                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     97599000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     97599000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000083                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000083                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77706.210191                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77706.210191                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 118348491000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           473.524727                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15214602                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1256                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12113.536624                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   473.524727                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.924853                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.924853                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          474                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          472                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          30430460                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         30430460                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 118348491000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 118348491000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 118348491000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43833813                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43833813                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43842400                       # number of overall hits
system.cpu.dcache.overall_hits::total        43842400                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        62082                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          62082                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        62209                       # number of overall misses
system.cpu.dcache.overall_misses::total         62209                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1907446000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1907446000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1907446000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1907446000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43895895                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43895895                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43904609                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43904609                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001414                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001414                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001417                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001417                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 30724.622274                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30724.622274                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30661.897796                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30661.897796                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        54516                       # number of writebacks
system.cpu.dcache.writebacks::total             54516                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         3515                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3515                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3515                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3515                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        58567                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        58567                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        58659                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        58659                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1610847000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1610847000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1616973000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1616973000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001334                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001334                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001336                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001336                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 27504.345451                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27504.345451                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 27565.642101                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27565.642101                       # average overall mshr miss latency
system.cpu.dcache.replacements                  58596                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37553383                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37553383                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21696                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21696                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    605577000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    605577000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37575079                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37575079                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000577                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000577                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 27911.919248                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27911.919248                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          544                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          544                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        21152                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21152                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    545837000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    545837000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000563                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000563                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25805.455749                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25805.455749                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6280430                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6280430                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        40386                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        40386                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1301869000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1301869000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6320816                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6320816                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006389                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006389                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 32235.650968                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 32235.650968                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2971                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2971                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        37415                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        37415                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1065010000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1065010000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005919                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005919                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 28464.786850                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28464.786850                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8587                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8587                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          127                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          127                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8714                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8714                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.014574                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.014574                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           92                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           92                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      6126000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      6126000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.010558                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.010558                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 66586.956522                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 66586.956522                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 118348491000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.993662                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43901391                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             58660                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            748.404211                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    63.993662                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999901                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999901                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         175678424                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        175678424                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 118348491000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 118348491000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
