Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jul 11 15:48:52 2024
| Host         : LAPTOP-Q89KUD17 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file i2s_demo_top_level_timing_summary_routed.rpt -pb i2s_demo_top_level_timing_summary_routed.pb -rpx i2s_demo_top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : i2s_demo_top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2215)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16202)
5. checking no_input_delay (3)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2215)
---------------------------
 There are 131 register/latch pins with no clock driven by root clock pin: bram_inst/output_clock_reg/Q (HIGH)

 There are 2084 register/latch pins with no clock driven by root clock pin: i2s_inst/i2s_transceiver_0/lrck_int_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16202)
----------------------------------------------------
 There are 16202 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.884        0.000                      0                  309        0.152        0.000                      0                  309        3.000        0.000                       0                   183  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
i2s_inst/i2s_clock/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0             {0.000 40.667}     81.333          12.295          
  clkfbout_clk_wiz_0             {0.000 5.000}      10.000          100.000         
sys_clk_pin                      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i2s_inst/i2s_clock/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                  74.335        0.000                      0                  194        0.168        0.000                      0                  194       40.167        0.000                       0                   116  
  clkfbout_clk_wiz_0                                                                                                                                                               7.845        0.000                       0                     3  
sys_clk_pin                            5.884        0.000                      0                  115        0.152        0.000                      0                  115        4.500        0.000                       0                    63  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  clk_out1_clk_wiz_0  
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i2s_inst/i2s_clock/inst/clk_in1
  To Clock:  i2s_inst/i2s_clock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i2s_inst/i2s_clock/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i2s_inst/i2s_clock/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       74.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.335ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0 rise@81.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.664ns  (logic 2.658ns (39.884%)  route 4.006ns (60.116%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 82.827 - 81.333 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          1.598     1.598    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.622     1.622    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y61         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDCE (Prop_fdce_C_Q)         0.456     2.078 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]/Q
                         net (fo=4, routed)           0.674     2.752    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.408 r  i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.408    i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry_i_4_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.522 r  i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.522    i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry_i_9_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.761 f  i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry__0_i_10/O[2]
                         net (fo=3, routed)           1.431     5.192    i2s_inst/i2s_transceiver_0/lrck_cnt0[11]
    SLICE_X64Y65         LUT2 (Prop_lut2_I1_O)        0.302     5.494 r  i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.494    i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__0_i_3_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.027 r  i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.027    i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__0_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.144 r  i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.144    i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__1_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.261 r  i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__2/CO[3]
                         net (fo=1, routed)           0.712     6.973    i2s_inst/i2s_transceiver_0/r_data_rx_int2
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.097 r  i2s_inst/i2s_transceiver_0/l_data_rx_int[23]_i_1/O
                         net (fo=24, routed)          1.190     8.286    i2s_inst/i2s_transceiver_0/l_data_rx_int_0
    SLICE_X61Y77         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.333    81.333 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    81.333 r  clk_bufg/O
                         net (fo=63, routed)          1.479    82.813    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    79.666 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    81.242    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    81.333 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.494    82.827    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y77         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[10]/C
                         clock pessimism              0.078    82.905    
                         clock uncertainty           -0.079    82.827    
    SLICE_X61Y77         FDCE (Setup_fdce_C_CE)      -0.205    82.622    i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[10]
  -------------------------------------------------------------------
                         required time                         82.622    
                         arrival time                          -8.286    
  -------------------------------------------------------------------
                         slack                                 74.335    

Slack (MET) :             74.335ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0 rise@81.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.664ns  (logic 2.658ns (39.884%)  route 4.006ns (60.116%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 82.827 - 81.333 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          1.598     1.598    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.622     1.622    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y61         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDCE (Prop_fdce_C_Q)         0.456     2.078 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]/Q
                         net (fo=4, routed)           0.674     2.752    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.408 r  i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.408    i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry_i_4_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.522 r  i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.522    i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry_i_9_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.761 f  i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry__0_i_10/O[2]
                         net (fo=3, routed)           1.431     5.192    i2s_inst/i2s_transceiver_0/lrck_cnt0[11]
    SLICE_X64Y65         LUT2 (Prop_lut2_I1_O)        0.302     5.494 r  i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.494    i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__0_i_3_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.027 r  i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.027    i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__0_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.144 r  i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.144    i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__1_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.261 r  i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__2/CO[3]
                         net (fo=1, routed)           0.712     6.973    i2s_inst/i2s_transceiver_0/r_data_rx_int2
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.097 r  i2s_inst/i2s_transceiver_0/l_data_rx_int[23]_i_1/O
                         net (fo=24, routed)          1.190     8.286    i2s_inst/i2s_transceiver_0/l_data_rx_int_0
    SLICE_X61Y77         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.333    81.333 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    81.333 r  clk_bufg/O
                         net (fo=63, routed)          1.479    82.813    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    79.666 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    81.242    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    81.333 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.494    82.827    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y77         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[11]/C
                         clock pessimism              0.078    82.905    
                         clock uncertainty           -0.079    82.827    
    SLICE_X61Y77         FDCE (Setup_fdce_C_CE)      -0.205    82.622    i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[11]
  -------------------------------------------------------------------
                         required time                         82.622    
                         arrival time                          -8.286    
  -------------------------------------------------------------------
                         slack                                 74.335    

Slack (MET) :             74.335ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0 rise@81.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.664ns  (logic 2.658ns (39.884%)  route 4.006ns (60.116%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 82.827 - 81.333 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          1.598     1.598    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.622     1.622    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y61         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDCE (Prop_fdce_C_Q)         0.456     2.078 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]/Q
                         net (fo=4, routed)           0.674     2.752    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.408 r  i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.408    i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry_i_4_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.522 r  i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.522    i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry_i_9_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.761 f  i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry__0_i_10/O[2]
                         net (fo=3, routed)           1.431     5.192    i2s_inst/i2s_transceiver_0/lrck_cnt0[11]
    SLICE_X64Y65         LUT2 (Prop_lut2_I1_O)        0.302     5.494 r  i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.494    i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__0_i_3_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.027 r  i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.027    i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__0_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.144 r  i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.144    i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__1_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.261 r  i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__2/CO[3]
                         net (fo=1, routed)           0.712     6.973    i2s_inst/i2s_transceiver_0/r_data_rx_int2
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.097 r  i2s_inst/i2s_transceiver_0/l_data_rx_int[23]_i_1/O
                         net (fo=24, routed)          1.190     8.286    i2s_inst/i2s_transceiver_0/l_data_rx_int_0
    SLICE_X61Y77         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.333    81.333 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    81.333 r  clk_bufg/O
                         net (fo=63, routed)          1.479    82.813    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    79.666 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    81.242    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    81.333 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.494    82.827    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y77         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[16]/C
                         clock pessimism              0.078    82.905    
                         clock uncertainty           -0.079    82.827    
    SLICE_X61Y77         FDCE (Setup_fdce_C_CE)      -0.205    82.622    i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[16]
  -------------------------------------------------------------------
                         required time                         82.622    
                         arrival time                          -8.286    
  -------------------------------------------------------------------
                         slack                                 74.335    

Slack (MET) :             74.335ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0 rise@81.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.664ns  (logic 2.658ns (39.884%)  route 4.006ns (60.116%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 82.827 - 81.333 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          1.598     1.598    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.622     1.622    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y61         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDCE (Prop_fdce_C_Q)         0.456     2.078 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]/Q
                         net (fo=4, routed)           0.674     2.752    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.408 r  i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.408    i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry_i_4_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.522 r  i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.522    i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry_i_9_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.761 f  i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry__0_i_10/O[2]
                         net (fo=3, routed)           1.431     5.192    i2s_inst/i2s_transceiver_0/lrck_cnt0[11]
    SLICE_X64Y65         LUT2 (Prop_lut2_I1_O)        0.302     5.494 r  i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.494    i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__0_i_3_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.027 r  i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.027    i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__0_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.144 r  i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.144    i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__1_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.261 r  i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__2/CO[3]
                         net (fo=1, routed)           0.712     6.973    i2s_inst/i2s_transceiver_0/r_data_rx_int2
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.097 r  i2s_inst/i2s_transceiver_0/l_data_rx_int[23]_i_1/O
                         net (fo=24, routed)          1.190     8.286    i2s_inst/i2s_transceiver_0/l_data_rx_int_0
    SLICE_X61Y77         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.333    81.333 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    81.333 r  clk_bufg/O
                         net (fo=63, routed)          1.479    82.813    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    79.666 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    81.242    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    81.333 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.494    82.827    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y77         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[17]/C
                         clock pessimism              0.078    82.905    
                         clock uncertainty           -0.079    82.827    
    SLICE_X61Y77         FDCE (Setup_fdce_C_CE)      -0.205    82.622    i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[17]
  -------------------------------------------------------------------
                         required time                         82.622    
                         arrival time                          -8.286    
  -------------------------------------------------------------------
                         slack                                 74.335    

Slack (MET) :             74.335ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0 rise@81.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.664ns  (logic 2.658ns (39.884%)  route 4.006ns (60.116%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 82.827 - 81.333 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          1.598     1.598    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.622     1.622    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y61         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDCE (Prop_fdce_C_Q)         0.456     2.078 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]/Q
                         net (fo=4, routed)           0.674     2.752    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.408 r  i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.408    i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry_i_4_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.522 r  i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.522    i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry_i_9_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.761 f  i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry__0_i_10/O[2]
                         net (fo=3, routed)           1.431     5.192    i2s_inst/i2s_transceiver_0/lrck_cnt0[11]
    SLICE_X64Y65         LUT2 (Prop_lut2_I1_O)        0.302     5.494 r  i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.494    i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__0_i_3_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.027 r  i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.027    i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__0_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.144 r  i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.144    i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__1_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.261 r  i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__2/CO[3]
                         net (fo=1, routed)           0.712     6.973    i2s_inst/i2s_transceiver_0/r_data_rx_int2
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.097 r  i2s_inst/i2s_transceiver_0/l_data_rx_int[23]_i_1/O
                         net (fo=24, routed)          1.190     8.286    i2s_inst/i2s_transceiver_0/l_data_rx_int_0
    SLICE_X61Y77         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.333    81.333 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    81.333 r  clk_bufg/O
                         net (fo=63, routed)          1.479    82.813    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    79.666 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    81.242    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    81.333 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.494    82.827    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y77         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[18]/C
                         clock pessimism              0.078    82.905    
                         clock uncertainty           -0.079    82.827    
    SLICE_X61Y77         FDCE (Setup_fdce_C_CE)      -0.205    82.622    i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[18]
  -------------------------------------------------------------------
                         required time                         82.622    
                         arrival time                          -8.286    
  -------------------------------------------------------------------
                         slack                                 74.335    

Slack (MET) :             74.335ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0 rise@81.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.664ns  (logic 2.658ns (39.884%)  route 4.006ns (60.116%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 82.827 - 81.333 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          1.598     1.598    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.622     1.622    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y61         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDCE (Prop_fdce_C_Q)         0.456     2.078 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]/Q
                         net (fo=4, routed)           0.674     2.752    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.408 r  i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.408    i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry_i_4_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.522 r  i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.522    i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry_i_9_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.761 f  i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry__0_i_10/O[2]
                         net (fo=3, routed)           1.431     5.192    i2s_inst/i2s_transceiver_0/lrck_cnt0[11]
    SLICE_X64Y65         LUT2 (Prop_lut2_I1_O)        0.302     5.494 r  i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.494    i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__0_i_3_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.027 r  i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.027    i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__0_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.144 r  i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.144    i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__1_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.261 r  i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__2/CO[3]
                         net (fo=1, routed)           0.712     6.973    i2s_inst/i2s_transceiver_0/r_data_rx_int2
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.097 r  i2s_inst/i2s_transceiver_0/l_data_rx_int[23]_i_1/O
                         net (fo=24, routed)          1.190     8.286    i2s_inst/i2s_transceiver_0/l_data_rx_int_0
    SLICE_X61Y77         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.333    81.333 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    81.333 r  clk_bufg/O
                         net (fo=63, routed)          1.479    82.813    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    79.666 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    81.242    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    81.333 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.494    82.827    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y77         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[9]/C
                         clock pessimism              0.078    82.905    
                         clock uncertainty           -0.079    82.827    
    SLICE_X61Y77         FDCE (Setup_fdce_C_CE)      -0.205    82.622    i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[9]
  -------------------------------------------------------------------
                         required time                         82.622    
                         arrival time                          -8.286    
  -------------------------------------------------------------------
                         slack                                 74.335    

Slack (MET) :             74.382ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0 rise@81.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.658ns  (logic 2.658ns (39.921%)  route 4.000ns (60.079%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 82.831 - 81.333 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          1.598     1.598    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.622     1.622    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y61         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDCE (Prop_fdce_C_Q)         0.456     2.078 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]/Q
                         net (fo=4, routed)           0.674     2.752    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.408 r  i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.408    i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry_i_4_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.522 r  i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.522    i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry_i_9_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.761 f  i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry__0_i_10/O[2]
                         net (fo=3, routed)           1.431     5.192    i2s_inst/i2s_transceiver_0/lrck_cnt0[11]
    SLICE_X64Y65         LUT2 (Prop_lut2_I1_O)        0.302     5.494 r  i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.494    i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__0_i_3_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.027 r  i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.027    i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__0_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.144 r  i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.144    i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__1_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.261 r  i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__2/CO[3]
                         net (fo=1, routed)           0.712     6.973    i2s_inst/i2s_transceiver_0/r_data_rx_int2
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.097 r  i2s_inst/i2s_transceiver_0/l_data_rx_int[23]_i_1/O
                         net (fo=24, routed)          1.183     8.280    i2s_inst/i2s_transceiver_0/l_data_rx_int_0
    SLICE_X60Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.333    81.333 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    81.333 r  clk_bufg/O
                         net (fo=63, routed)          1.479    82.813    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    79.666 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    81.242    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    81.333 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.498    82.831    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X60Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[0]/C
                         clock pessimism              0.078    82.909    
                         clock uncertainty           -0.079    82.831    
    SLICE_X60Y81         FDCE (Setup_fdce_C_CE)      -0.169    82.662    i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[0]
  -------------------------------------------------------------------
                         required time                         82.662    
                         arrival time                          -8.280    
  -------------------------------------------------------------------
                         slack                                 74.382    

Slack (MET) :             74.382ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0 rise@81.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.658ns  (logic 2.658ns (39.921%)  route 4.000ns (60.079%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 82.831 - 81.333 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          1.598     1.598    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.622     1.622    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y61         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDCE (Prop_fdce_C_Q)         0.456     2.078 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]/Q
                         net (fo=4, routed)           0.674     2.752    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.408 r  i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.408    i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry_i_4_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.522 r  i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.522    i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry_i_9_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.761 f  i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry__0_i_10/O[2]
                         net (fo=3, routed)           1.431     5.192    i2s_inst/i2s_transceiver_0/lrck_cnt0[11]
    SLICE_X64Y65         LUT2 (Prop_lut2_I1_O)        0.302     5.494 r  i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.494    i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__0_i_3_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.027 r  i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.027    i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__0_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.144 r  i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.144    i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__1_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.261 r  i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__2/CO[3]
                         net (fo=1, routed)           0.712     6.973    i2s_inst/i2s_transceiver_0/r_data_rx_int2
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.097 r  i2s_inst/i2s_transceiver_0/l_data_rx_int[23]_i_1/O
                         net (fo=24, routed)          1.183     8.280    i2s_inst/i2s_transceiver_0/l_data_rx_int_0
    SLICE_X60Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.333    81.333 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    81.333 r  clk_bufg/O
                         net (fo=63, routed)          1.479    82.813    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    79.666 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    81.242    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    81.333 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.498    82.831    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X60Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[13]/C
                         clock pessimism              0.078    82.909    
                         clock uncertainty           -0.079    82.831    
    SLICE_X60Y81         FDCE (Setup_fdce_C_CE)      -0.169    82.662    i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[13]
  -------------------------------------------------------------------
                         required time                         82.662    
                         arrival time                          -8.280    
  -------------------------------------------------------------------
                         slack                                 74.382    

Slack (MET) :             74.382ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0 rise@81.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.658ns  (logic 2.658ns (39.921%)  route 4.000ns (60.079%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 82.831 - 81.333 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          1.598     1.598    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.622     1.622    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y61         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDCE (Prop_fdce_C_Q)         0.456     2.078 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]/Q
                         net (fo=4, routed)           0.674     2.752    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.408 r  i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.408    i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry_i_4_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.522 r  i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.522    i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry_i_9_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.761 f  i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry__0_i_10/O[2]
                         net (fo=3, routed)           1.431     5.192    i2s_inst/i2s_transceiver_0/lrck_cnt0[11]
    SLICE_X64Y65         LUT2 (Prop_lut2_I1_O)        0.302     5.494 r  i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.494    i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__0_i_3_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.027 r  i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.027    i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__0_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.144 r  i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.144    i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__1_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.261 r  i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__2/CO[3]
                         net (fo=1, routed)           0.712     6.973    i2s_inst/i2s_transceiver_0/r_data_rx_int2
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.097 r  i2s_inst/i2s_transceiver_0/l_data_rx_int[23]_i_1/O
                         net (fo=24, routed)          1.183     8.280    i2s_inst/i2s_transceiver_0/l_data_rx_int_0
    SLICE_X60Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.333    81.333 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    81.333 r  clk_bufg/O
                         net (fo=63, routed)          1.479    82.813    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    79.666 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    81.242    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    81.333 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.498    82.831    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X60Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[14]/C
                         clock pessimism              0.078    82.909    
                         clock uncertainty           -0.079    82.831    
    SLICE_X60Y81         FDCE (Setup_fdce_C_CE)      -0.169    82.662    i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[14]
  -------------------------------------------------------------------
                         required time                         82.662    
                         arrival time                          -8.280    
  -------------------------------------------------------------------
                         slack                                 74.382    

Slack (MET) :             74.382ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0 rise@81.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.658ns  (logic 2.658ns (39.921%)  route 4.000ns (60.079%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 82.831 - 81.333 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          1.598     1.598    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.622     1.622    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y61         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDCE (Prop_fdce_C_Q)         0.456     2.078 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]/Q
                         net (fo=4, routed)           0.674     2.752    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]
    SLICE_X62Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.408 r  i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.408    i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry_i_4_n_0
    SLICE_X62Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.522 r  i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.522    i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry_i_9_n_0
    SLICE_X62Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.761 f  i2s_inst/i2s_transceiver_0/r_data_rx_int3_carry__0_i_10/O[2]
                         net (fo=3, routed)           1.431     5.192    i2s_inst/i2s_transceiver_0/lrck_cnt0[11]
    SLICE_X64Y65         LUT2 (Prop_lut2_I1_O)        0.302     5.494 r  i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.494    i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__0_i_3_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.027 r  i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.027    i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__0_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.144 r  i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.144    i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__1_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.261 r  i2s_inst/i2s_transceiver_0/r_data_rx_int2_carry__2/CO[3]
                         net (fo=1, routed)           0.712     6.973    i2s_inst/i2s_transceiver_0/r_data_rx_int2
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.097 r  i2s_inst/i2s_transceiver_0/l_data_rx_int[23]_i_1/O
                         net (fo=24, routed)          1.183     8.280    i2s_inst/i2s_transceiver_0/l_data_rx_int_0
    SLICE_X60Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.333    81.333 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    81.333 r  clk_bufg/O
                         net (fo=63, routed)          1.479    82.813    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    79.666 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    81.242    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    81.333 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.498    82.831    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X60Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[1]/C
                         clock pessimism              0.078    82.909    
                         clock uncertainty           -0.079    82.831    
    SLICE_X60Y81         FDCE (Setup_fdce_C_CE)      -0.169    82.662    i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[1]
  -------------------------------------------------------------------
                         required time                         82.662    
                         arrival time                          -8.280    
  -------------------------------------------------------------------
                         slack                                 74.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          0.554     0.554    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.585     0.585    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X60Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y81         FDCE (Prop_fdce_C_Q)         0.164     0.749 r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[1]/Q
                         net (fo=2, routed)           0.068     0.817    i2s_inst/i2s_transceiver_0/l_data_rx_int[1]
    SLICE_X60Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          0.822     0.822    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.853     0.853    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X60Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[2]/C
                         clock pessimism             -0.268     0.585    
    SLICE_X60Y81         FDCE (Hold_fdce_C_D)         0.064     0.649    i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/l_data_rx_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          0.554     0.554    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.582     0.582    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y77         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDCE (Prop_fdce_C_Q)         0.141     0.723 r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[16]/Q
                         net (fo=2, routed)           0.122     0.845    i2s_inst/i2s_transceiver_0/l_data_rx_int[16]
    SLICE_X60Y76         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          0.822     0.822    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.846     0.846    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X60Y76         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[16]/C
                         clock pessimism             -0.254     0.593    
    SLICE_X60Y76         FDCE (Hold_fdce_C_D)         0.063     0.656    i2s_inst/i2s_transceiver_0/l_data_rx_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/l_data_rx_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          0.554     0.554    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.582     0.582    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y77         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDCE (Prop_fdce_C_Q)         0.141     0.723 r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[17]/Q
                         net (fo=2, routed)           0.122     0.845    i2s_inst/i2s_transceiver_0/l_data_rx_int[17]
    SLICE_X60Y76         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          0.822     0.822    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.846     0.846    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X60Y76         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[17]/C
                         clock pessimism             -0.254     0.593    
    SLICE_X60Y76         FDCE (Hold_fdce_C_D)         0.063     0.656    i2s_inst/i2s_transceiver_0/l_data_rx_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.080%)  route 0.118ns (41.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          0.554     0.554    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.584     0.584    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X60Y80         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDCE (Prop_fdce_C_Q)         0.164     0.748 r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[3]/Q
                         net (fo=2, routed)           0.118     0.866    i2s_inst/i2s_transceiver_0/l_data_rx_int[3]
    SLICE_X60Y79         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          0.822     0.822    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.850     0.850    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X60Y79         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[4]/C
                         clock pessimism             -0.254     0.597    
    SLICE_X60Y79         FDCE (Hold_fdce_C_D)         0.076     0.673    i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/l_data_rx_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.143%)  route 0.118ns (41.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          0.554     0.554    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.585     0.585    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X60Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y81         FDCE (Prop_fdce_C_Q)         0.164     0.749 r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[13]/Q
                         net (fo=2, routed)           0.118     0.867    i2s_inst/i2s_transceiver_0/l_data_rx_int[13]
    SLICE_X58Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          0.822     0.822    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.853     0.853    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X58Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[13]/C
                         clock pessimism             -0.254     0.599    
    SLICE_X58Y81         FDCE (Hold_fdce_C_D)         0.070     0.669    i2s_inst/i2s_transceiver_0/l_data_rx_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/l_data_rx_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.143%)  route 0.118ns (41.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          0.554     0.554    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.583     0.583    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X60Y79         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDCE (Prop_fdce_C_Q)         0.164     0.747 r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[19]/Q
                         net (fo=2, routed)           0.118     0.865    i2s_inst/i2s_transceiver_0/l_data_rx_int[19]
    SLICE_X58Y79         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          0.822     0.822    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.850     0.850    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X58Y79         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[19]/C
                         clock pessimism             -0.254     0.597    
    SLICE_X58Y79         FDCE (Hold_fdce_C_D)         0.070     0.667    i2s_inst/i2s_transceiver_0/l_data_rx_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/l_data_rx_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.691%)  route 0.125ns (43.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          0.554     0.554    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.583     0.583    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X60Y79         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDCE (Prop_fdce_C_Q)         0.164     0.747 r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[20]/Q
                         net (fo=2, routed)           0.125     0.872    i2s_inst/i2s_transceiver_0/l_data_rx_int[20]
    SLICE_X61Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          0.822     0.822    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.853     0.853    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[20]/C
                         clock pessimism             -0.254     0.599    
    SLICE_X61Y81         FDCE (Hold_fdce_C_D)         0.070     0.669    i2s_inst/i2s_transceiver_0/l_data_rx_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          0.554     0.554    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.582     0.582    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y77         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDCE (Prop_fdce_C_Q)         0.141     0.723 r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[10]/Q
                         net (fo=2, routed)           0.116     0.839    i2s_inst/i2s_transceiver_0/l_data_rx_int[10]
    SLICE_X61Y77         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          0.822     0.822    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.849     0.849    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y77         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[11]/C
                         clock pessimism             -0.267     0.582    
    SLICE_X61Y77         FDCE (Hold_fdce_C_D)         0.047     0.629    i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/l_data_rx_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.044%)  route 0.179ns (55.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          0.554     0.554    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.582     0.582    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y77         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDCE (Prop_fdce_C_Q)         0.141     0.723 r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[10]/Q
                         net (fo=2, routed)           0.179     0.902    i2s_inst/i2s_transceiver_0/l_data_rx_int[10]
    SLICE_X62Y77         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          0.822     0.822    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.850     0.850    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y77         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[10]/C
                         clock pessimism             -0.234     0.617    
    SLICE_X62Y77         FDCE (Hold_fdce_C_D)         0.070     0.687    i2s_inst/i2s_transceiver_0/l_data_rx_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/l_data_rx_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.148ns (59.033%)  route 0.103ns (40.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          0.554     0.554    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.585     0.585    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X60Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y81         FDCE (Prop_fdce_C_Q)         0.148     0.733 r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[23]/Q
                         net (fo=1, routed)           0.103     0.835    i2s_inst/i2s_transceiver_0/l_data_rx_int[23]
    SLICE_X59Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          0.822     0.822    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.853     0.853    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X59Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[23]/C
                         clock pessimism             -0.254     0.599    
    SLICE_X59Y81         FDCE (Hold_fdce_C_D)         0.019     0.618    i2s_inst/i2s_transceiver_0/l_data_rx_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.618    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 40.667 }
Period(ns):         81.333
Sources:            { i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         81.333      79.178     BUFGCTRL_X0Y1   i2s_inst/i2s_clock/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         81.333      80.084     PLLE2_ADV_X1Y0  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         81.333      80.333     SLICE_X60Y81    i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         81.333      80.333     SLICE_X61Y77    i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         81.333      80.333     SLICE_X61Y77    i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         81.333      80.333     SLICE_X60Y80    i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         81.333      80.333     SLICE_X60Y81    i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         81.333      80.333     SLICE_X60Y81    i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         81.333      80.333     SLICE_X60Y79    i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[15]/C
Min Period        n/a     FDCE/C             n/a            1.000         81.333      80.333     SLICE_X61Y77    i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       81.333      78.667     PLLE2_ADV_X1Y0  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X60Y81    i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X60Y81    i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X61Y77    i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X61Y77    i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X61Y77    i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[11]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X61Y77    i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X60Y80    i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[12]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X60Y80    i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[12]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X60Y81    i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[13]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X60Y81    i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[13]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X60Y81    i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X60Y81    i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X61Y77    i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X61Y77    i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X61Y77    i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[11]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X61Y77    i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X60Y80    i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[12]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X60Y80    i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X60Y81    i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[13]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X60Y81    i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   i2s_inst/i2s_clock/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 bram_inst/clock_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_inst/clock_divider_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.470ns  (logic 1.653ns (47.639%)  route 1.817ns (52.361%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_bufg/O
                         net (fo=63, routed)          1.564     5.085    bram_inst/CLK
    SLICE_X36Y42         FDRE                                         r  bram_inst/clock_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  bram_inst/clock_divider_reg[3]/Q
                         net (fo=3, routed)           0.823     6.365    bram_inst/clock_divider_reg[3]
    SLICE_X37Y44         LUT2 (Prop_lut2_I1_O)        0.124     6.489 r  bram_inst/clock_divider1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.489    bram_inst/clock_divider1_carry_i_7_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.021 r  bram_inst/clock_divider1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.021    bram_inst/clock_divider1_carry_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.135 r  bram_inst/clock_divider1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.135    bram_inst/clock_divider1_carry__0_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  bram_inst/clock_divider1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.249    bram_inst/clock_divider1_carry__1_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.562 r  bram_inst/clock_divider1_carry__2/O[3]
                         net (fo=33, routed)          0.993     8.555    bram_inst/clear
    SLICE_X36Y42         FDRE                                         r  bram_inst/clock_divider_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_bufg/O
                         net (fo=63, routed)          1.444    14.785    bram_inst/CLK
    SLICE_X36Y42         FDRE                                         r  bram_inst/clock_divider_reg[0]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X36Y42         FDRE (Setup_fdre_C_R)       -0.611    14.439    bram_inst/clock_divider_reg[0]
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 bram_inst/clock_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_inst/clock_divider_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.470ns  (logic 1.653ns (47.639%)  route 1.817ns (52.361%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_bufg/O
                         net (fo=63, routed)          1.564     5.085    bram_inst/CLK
    SLICE_X36Y42         FDRE                                         r  bram_inst/clock_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  bram_inst/clock_divider_reg[3]/Q
                         net (fo=3, routed)           0.823     6.365    bram_inst/clock_divider_reg[3]
    SLICE_X37Y44         LUT2 (Prop_lut2_I1_O)        0.124     6.489 r  bram_inst/clock_divider1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.489    bram_inst/clock_divider1_carry_i_7_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.021 r  bram_inst/clock_divider1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.021    bram_inst/clock_divider1_carry_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.135 r  bram_inst/clock_divider1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.135    bram_inst/clock_divider1_carry__0_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  bram_inst/clock_divider1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.249    bram_inst/clock_divider1_carry__1_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.562 r  bram_inst/clock_divider1_carry__2/O[3]
                         net (fo=33, routed)          0.993     8.555    bram_inst/clear
    SLICE_X36Y42         FDRE                                         r  bram_inst/clock_divider_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_bufg/O
                         net (fo=63, routed)          1.444    14.785    bram_inst/CLK
    SLICE_X36Y42         FDRE                                         r  bram_inst/clock_divider_reg[1]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X36Y42         FDRE (Setup_fdre_C_R)       -0.611    14.439    bram_inst/clock_divider_reg[1]
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 bram_inst/clock_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_inst/clock_divider_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.470ns  (logic 1.653ns (47.639%)  route 1.817ns (52.361%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_bufg/O
                         net (fo=63, routed)          1.564     5.085    bram_inst/CLK
    SLICE_X36Y42         FDRE                                         r  bram_inst/clock_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  bram_inst/clock_divider_reg[3]/Q
                         net (fo=3, routed)           0.823     6.365    bram_inst/clock_divider_reg[3]
    SLICE_X37Y44         LUT2 (Prop_lut2_I1_O)        0.124     6.489 r  bram_inst/clock_divider1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.489    bram_inst/clock_divider1_carry_i_7_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.021 r  bram_inst/clock_divider1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.021    bram_inst/clock_divider1_carry_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.135 r  bram_inst/clock_divider1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.135    bram_inst/clock_divider1_carry__0_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  bram_inst/clock_divider1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.249    bram_inst/clock_divider1_carry__1_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.562 r  bram_inst/clock_divider1_carry__2/O[3]
                         net (fo=33, routed)          0.993     8.555    bram_inst/clear
    SLICE_X36Y42         FDRE                                         r  bram_inst/clock_divider_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_bufg/O
                         net (fo=63, routed)          1.444    14.785    bram_inst/CLK
    SLICE_X36Y42         FDRE                                         r  bram_inst/clock_divider_reg[2]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X36Y42         FDRE (Setup_fdre_C_R)       -0.611    14.439    bram_inst/clock_divider_reg[2]
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 bram_inst/clock_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_inst/clock_divider_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.470ns  (logic 1.653ns (47.639%)  route 1.817ns (52.361%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_bufg/O
                         net (fo=63, routed)          1.564     5.085    bram_inst/CLK
    SLICE_X36Y42         FDRE                                         r  bram_inst/clock_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  bram_inst/clock_divider_reg[3]/Q
                         net (fo=3, routed)           0.823     6.365    bram_inst/clock_divider_reg[3]
    SLICE_X37Y44         LUT2 (Prop_lut2_I1_O)        0.124     6.489 r  bram_inst/clock_divider1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.489    bram_inst/clock_divider1_carry_i_7_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.021 r  bram_inst/clock_divider1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.021    bram_inst/clock_divider1_carry_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.135 r  bram_inst/clock_divider1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.135    bram_inst/clock_divider1_carry__0_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  bram_inst/clock_divider1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.249    bram_inst/clock_divider1_carry__1_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.562 r  bram_inst/clock_divider1_carry__2/O[3]
                         net (fo=33, routed)          0.993     8.555    bram_inst/clear
    SLICE_X36Y42         FDRE                                         r  bram_inst/clock_divider_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_bufg/O
                         net (fo=63, routed)          1.444    14.785    bram_inst/CLK
    SLICE_X36Y42         FDRE                                         r  bram_inst/clock_divider_reg[3]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X36Y42         FDRE (Setup_fdre_C_R)       -0.611    14.439    bram_inst/clock_divider_reg[3]
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 bram_inst/clock_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_inst/clock_divider_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 1.653ns (48.938%)  route 1.725ns (51.062%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_bufg/O
                         net (fo=63, routed)          1.564     5.085    bram_inst/CLK
    SLICE_X36Y42         FDRE                                         r  bram_inst/clock_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  bram_inst/clock_divider_reg[3]/Q
                         net (fo=3, routed)           0.823     6.365    bram_inst/clock_divider_reg[3]
    SLICE_X37Y44         LUT2 (Prop_lut2_I1_O)        0.124     6.489 r  bram_inst/clock_divider1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.489    bram_inst/clock_divider1_carry_i_7_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.021 r  bram_inst/clock_divider1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.021    bram_inst/clock_divider1_carry_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.135 r  bram_inst/clock_divider1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.135    bram_inst/clock_divider1_carry__0_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  bram_inst/clock_divider1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.249    bram_inst/clock_divider1_carry__1_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.562 r  bram_inst/clock_divider1_carry__2/O[3]
                         net (fo=33, routed)          0.901     8.463    bram_inst/clear
    SLICE_X36Y43         FDRE                                         r  bram_inst/clock_divider_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_bufg/O
                         net (fo=63, routed)          1.445    14.786    bram_inst/CLK
    SLICE_X36Y43         FDRE                                         r  bram_inst/clock_divider_reg[4]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.611    14.415    bram_inst/clock_divider_reg[4]
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                          -8.463    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 bram_inst/clock_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_inst/clock_divider_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 1.653ns (48.938%)  route 1.725ns (51.062%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_bufg/O
                         net (fo=63, routed)          1.564     5.085    bram_inst/CLK
    SLICE_X36Y42         FDRE                                         r  bram_inst/clock_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  bram_inst/clock_divider_reg[3]/Q
                         net (fo=3, routed)           0.823     6.365    bram_inst/clock_divider_reg[3]
    SLICE_X37Y44         LUT2 (Prop_lut2_I1_O)        0.124     6.489 r  bram_inst/clock_divider1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.489    bram_inst/clock_divider1_carry_i_7_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.021 r  bram_inst/clock_divider1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.021    bram_inst/clock_divider1_carry_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.135 r  bram_inst/clock_divider1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.135    bram_inst/clock_divider1_carry__0_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  bram_inst/clock_divider1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.249    bram_inst/clock_divider1_carry__1_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.562 r  bram_inst/clock_divider1_carry__2/O[3]
                         net (fo=33, routed)          0.901     8.463    bram_inst/clear
    SLICE_X36Y43         FDRE                                         r  bram_inst/clock_divider_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_bufg/O
                         net (fo=63, routed)          1.445    14.786    bram_inst/CLK
    SLICE_X36Y43         FDRE                                         r  bram_inst/clock_divider_reg[5]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.611    14.415    bram_inst/clock_divider_reg[5]
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                          -8.463    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 bram_inst/clock_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_inst/clock_divider_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 1.653ns (48.938%)  route 1.725ns (51.062%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_bufg/O
                         net (fo=63, routed)          1.564     5.085    bram_inst/CLK
    SLICE_X36Y42         FDRE                                         r  bram_inst/clock_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  bram_inst/clock_divider_reg[3]/Q
                         net (fo=3, routed)           0.823     6.365    bram_inst/clock_divider_reg[3]
    SLICE_X37Y44         LUT2 (Prop_lut2_I1_O)        0.124     6.489 r  bram_inst/clock_divider1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.489    bram_inst/clock_divider1_carry_i_7_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.021 r  bram_inst/clock_divider1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.021    bram_inst/clock_divider1_carry_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.135 r  bram_inst/clock_divider1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.135    bram_inst/clock_divider1_carry__0_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  bram_inst/clock_divider1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.249    bram_inst/clock_divider1_carry__1_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.562 r  bram_inst/clock_divider1_carry__2/O[3]
                         net (fo=33, routed)          0.901     8.463    bram_inst/clear
    SLICE_X36Y43         FDRE                                         r  bram_inst/clock_divider_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_bufg/O
                         net (fo=63, routed)          1.445    14.786    bram_inst/CLK
    SLICE_X36Y43         FDRE                                         r  bram_inst/clock_divider_reg[6]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.611    14.415    bram_inst/clock_divider_reg[6]
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                          -8.463    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 bram_inst/clock_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_inst/clock_divider_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 1.653ns (48.938%)  route 1.725ns (51.062%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_bufg/O
                         net (fo=63, routed)          1.564     5.085    bram_inst/CLK
    SLICE_X36Y42         FDRE                                         r  bram_inst/clock_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  bram_inst/clock_divider_reg[3]/Q
                         net (fo=3, routed)           0.823     6.365    bram_inst/clock_divider_reg[3]
    SLICE_X37Y44         LUT2 (Prop_lut2_I1_O)        0.124     6.489 r  bram_inst/clock_divider1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.489    bram_inst/clock_divider1_carry_i_7_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.021 r  bram_inst/clock_divider1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.021    bram_inst/clock_divider1_carry_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.135 r  bram_inst/clock_divider1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.135    bram_inst/clock_divider1_carry__0_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  bram_inst/clock_divider1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.249    bram_inst/clock_divider1_carry__1_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.562 r  bram_inst/clock_divider1_carry__2/O[3]
                         net (fo=33, routed)          0.901     8.463    bram_inst/clear
    SLICE_X36Y43         FDRE                                         r  bram_inst/clock_divider_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_bufg/O
                         net (fo=63, routed)          1.445    14.786    bram_inst/CLK
    SLICE_X36Y43         FDRE                                         r  bram_inst/clock_divider_reg[7]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.611    14.415    bram_inst/clock_divider_reg[7]
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                          -8.463    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 bram_inst/clock_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_inst/clock_divider_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 1.653ns (49.658%)  route 1.676ns (50.342%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_bufg/O
                         net (fo=63, routed)          1.564     5.085    bram_inst/CLK
    SLICE_X36Y42         FDRE                                         r  bram_inst/clock_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  bram_inst/clock_divider_reg[3]/Q
                         net (fo=3, routed)           0.823     6.365    bram_inst/clock_divider_reg[3]
    SLICE_X37Y44         LUT2 (Prop_lut2_I1_O)        0.124     6.489 r  bram_inst/clock_divider1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.489    bram_inst/clock_divider1_carry_i_7_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.021 r  bram_inst/clock_divider1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.021    bram_inst/clock_divider1_carry_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.135 r  bram_inst/clock_divider1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.135    bram_inst/clock_divider1_carry__0_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  bram_inst/clock_divider1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.249    bram_inst/clock_divider1_carry__1_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.562 r  bram_inst/clock_divider1_carry__2/O[3]
                         net (fo=33, routed)          0.852     8.414    bram_inst/clear
    SLICE_X36Y44         FDRE                                         r  bram_inst/clock_divider_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_bufg/O
                         net (fo=63, routed)          1.445    14.786    bram_inst/CLK
    SLICE_X36Y44         FDRE                                         r  bram_inst/clock_divider_reg[10]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDRE (Setup_fdre_C_R)       -0.611    14.415    bram_inst/clock_divider_reg[10]
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                  6.001    

Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 bram_inst/clock_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_inst/clock_divider_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 1.653ns (49.658%)  route 1.676ns (50.342%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_bufg/O
                         net (fo=63, routed)          1.564     5.085    bram_inst/CLK
    SLICE_X36Y42         FDRE                                         r  bram_inst/clock_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  bram_inst/clock_divider_reg[3]/Q
                         net (fo=3, routed)           0.823     6.365    bram_inst/clock_divider_reg[3]
    SLICE_X37Y44         LUT2 (Prop_lut2_I1_O)        0.124     6.489 r  bram_inst/clock_divider1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.489    bram_inst/clock_divider1_carry_i_7_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.021 r  bram_inst/clock_divider1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.021    bram_inst/clock_divider1_carry_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.135 r  bram_inst/clock_divider1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.135    bram_inst/clock_divider1_carry__0_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  bram_inst/clock_divider1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.249    bram_inst/clock_divider1_carry__1_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.562 r  bram_inst/clock_divider1_carry__2/O[3]
                         net (fo=33, routed)          0.852     8.414    bram_inst/clear
    SLICE_X36Y44         FDRE                                         r  bram_inst/clock_divider_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_bufg/O
                         net (fo=63, routed)          1.445    14.786    bram_inst/CLK
    SLICE_X36Y44         FDRE                                         r  bram_inst/clock_divider_reg[11]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDRE (Setup_fdre_C_R)       -0.611    14.415    bram_inst/clock_divider_reg[11]
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                  6.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart_tx_inst/FSM_onehot_r_SM_Main_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/o_TX_Active_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.506%)  route 0.071ns (27.494%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_bufg/O
                         net (fo=63, routed)          0.558     1.441    uart_tx_inst/CLK
    SLICE_X37Y87         FDRE                                         r  uart_tx_inst/FSM_onehot_r_SM_Main_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  uart_tx_inst/FSM_onehot_r_SM_Main_reg[4]/Q
                         net (fo=2, routed)           0.071     1.653    uart_tx_inst/FSM_onehot_r_SM_Main_reg_n_0_[4]
    SLICE_X36Y87         LUT4 (Prop_lut4_I2_O)        0.045     1.698 r  uart_tx_inst/o_TX_Active_i_1/O
                         net (fo=1, routed)           0.000     1.698    uart_tx_inst/o_TX_Active_i_1_n_0
    SLICE_X36Y87         FDRE                                         r  uart_tx_inst/o_TX_Active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_bufg/O
                         net (fo=63, routed)          0.825     1.953    uart_tx_inst/CLK
    SLICE_X36Y87         FDRE                                         r  uart_tx_inst/o_TX_Active_reg/C
                         clock pessimism             -0.499     1.454    
    SLICE_X36Y87         FDRE (Hold_fdre_C_D)         0.092     1.546    uart_tx_inst/o_TX_Active_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 uart_tx_inst/r_Bit_Index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/r_Bit_Index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.741%)  route 0.085ns (27.259%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_bufg/O
                         net (fo=63, routed)          0.557     1.440    uart_tx_inst/CLK
    SLICE_X37Y85         FDRE                                         r  uart_tx_inst/r_Bit_Index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.128     1.568 r  uart_tx_inst/r_Bit_Index_reg[1]/Q
                         net (fo=6, routed)           0.085     1.653    uart_tx_inst/r_Bit_Index_reg_n_0_[1]
    SLICE_X37Y85         LUT6 (Prop_lut6_I4_O)        0.099     1.752 r  uart_tx_inst/r_Bit_Index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.752    uart_tx_inst/r_Bit_Index[2]_i_1_n_0
    SLICE_X37Y85         FDRE                                         r  uart_tx_inst/r_Bit_Index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_bufg/O
                         net (fo=63, routed)          0.824     1.952    uart_tx_inst/CLK
    SLICE_X37Y85         FDRE                                         r  uart_tx_inst/r_Bit_Index_reg[2]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X37Y85         FDRE (Hold_fdre_C_D)         0.092     1.532    uart_tx_inst/r_Bit_Index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 uart_tx_inst/r_Clk_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/r_Clk_Count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.396%)  route 0.091ns (28.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_bufg/O
                         net (fo=63, routed)          0.560     1.443    uart_tx_inst/CLK
    SLICE_X36Y91         FDRE                                         r  uart_tx_inst/r_Clk_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  uart_tx_inst/r_Clk_Count_reg[8]/Q
                         net (fo=3, routed)           0.091     1.662    uart_tx_inst/r_Clk_Count_reg[8]
    SLICE_X36Y91         LUT6 (Prop_lut6_I1_O)        0.099     1.761 r  uart_tx_inst/r_Clk_Count[9]_i_2/O
                         net (fo=1, routed)           0.000     1.761    uart_tx_inst/r_Clk_Count[9]
    SLICE_X36Y91         FDRE                                         r  uart_tx_inst/r_Clk_Count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_bufg/O
                         net (fo=63, routed)          0.828     1.956    uart_tx_inst/CLK
    SLICE_X36Y91         FDRE                                         r  uart_tx_inst/r_Clk_Count_reg[9]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X36Y91         FDRE (Hold_fdre_C_D)         0.092     1.535    uart_tx_inst/r_Clk_Count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 uart_tx_inst/FSM_onehot_r_SM_Main_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/o_TX_Serial_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.279%)  route 0.150ns (44.721%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_bufg/O
                         net (fo=63, routed)          0.558     1.441    uart_tx_inst/CLK
    SLICE_X37Y87         FDRE                                         r  uart_tx_inst/FSM_onehot_r_SM_Main_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  uart_tx_inst/FSM_onehot_r_SM_Main_reg[2]/Q
                         net (fo=8, routed)           0.150     1.733    uart_tx_inst/FSM_onehot_r_SM_Main_reg_n_0_[2]
    SLICE_X37Y86         LUT6 (Prop_lut6_I1_O)        0.045     1.778 r  uart_tx_inst/o_TX_Serial_i_2/O
                         net (fo=1, routed)           0.000     1.778    uart_tx_inst/o_TX_Serial_i_2_n_0
    SLICE_X37Y86         FDRE                                         r  uart_tx_inst/o_TX_Serial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_bufg/O
                         net (fo=63, routed)          0.824     1.952    uart_tx_inst/CLK
    SLICE_X37Y86         FDRE                                         r  uart_tx_inst/o_TX_Serial_reg/C
                         clock pessimism             -0.497     1.455    
    SLICE_X37Y86         FDRE (Hold_fdre_C_D)         0.091     1.546    uart_tx_inst/o_TX_Serial_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 bram_inst/output_clock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_inst/output_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_bufg/O
                         net (fo=63, routed)          0.562     1.445    bram_inst/CLK
    SLICE_X35Y46         FDRE                                         r  bram_inst/output_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  bram_inst/output_clock_reg/Q
                         net (fo=2, routed)           0.168     1.754    bram_inst/output_clock_reg_0
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.799 r  bram_inst/output_clock_i_1/O
                         net (fo=1, routed)           0.000     1.799    bram_inst/output_clock_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  bram_inst/output_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_bufg/O
                         net (fo=63, routed)          0.831     1.958    bram_inst/CLK
    SLICE_X35Y46         FDRE                                         r  bram_inst/output_clock_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091     1.536    bram_inst/output_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 uart_tx_inst/r_Clk_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/r_Clk_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.226ns (62.238%)  route 0.137ns (37.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_bufg/O
                         net (fo=63, routed)          0.561     1.444    uart_tx_inst/CLK
    SLICE_X36Y93         FDRE                                         r  uart_tx_inst/r_Clk_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.128     1.572 r  uart_tx_inst/r_Clk_Count_reg[3]/Q
                         net (fo=5, routed)           0.137     1.709    uart_tx_inst/r_Clk_Count_reg[3]
    SLICE_X36Y93         LUT6 (Prop_lut6_I1_O)        0.098     1.807 r  uart_tx_inst/r_Clk_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.807    uart_tx_inst/r_Clk_Count[4]
    SLICE_X36Y93         FDRE                                         r  uart_tx_inst/r_Clk_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_bufg/O
                         net (fo=63, routed)          0.829     1.957    uart_tx_inst/CLK
    SLICE_X36Y93         FDRE                                         r  uart_tx_inst/r_Clk_Count_reg[4]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X36Y93         FDRE (Hold_fdre_C_D)         0.092     1.536    uart_tx_inst/r_Clk_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 uart_tx_inst/r_Bit_Index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/FSM_onehot_r_SM_Main_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.227ns (59.502%)  route 0.154ns (40.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_bufg/O
                         net (fo=63, routed)          0.557     1.440    uart_tx_inst/CLK
    SLICE_X37Y85         FDRE                                         r  uart_tx_inst/r_Bit_Index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.128     1.568 r  uart_tx_inst/r_Bit_Index_reg[1]/Q
                         net (fo=6, routed)           0.154     1.723    uart_tx_inst/r_Bit_Index_reg_n_0_[1]
    SLICE_X37Y87         LUT6 (Prop_lut6_I1_O)        0.099     1.822 r  uart_tx_inst/FSM_onehot_r_SM_Main[3]_i_1/O
                         net (fo=1, routed)           0.000     1.822    uart_tx_inst/FSM_onehot_r_SM_Main[3]_i_1_n_0
    SLICE_X37Y87         FDRE                                         r  uart_tx_inst/FSM_onehot_r_SM_Main_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_bufg/O
                         net (fo=63, routed)          0.825     1.953    uart_tx_inst/CLK
    SLICE_X37Y87         FDRE                                         r  uart_tx_inst/FSM_onehot_r_SM_Main_reg[3]/C
                         clock pessimism             -0.497     1.456    
    SLICE_X37Y87         FDRE (Hold_fdre_C_D)         0.091     1.547    uart_tx_inst/FSM_onehot_r_SM_Main_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 uart_tx_inst/FSM_onehot_r_SM_Main_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/FSM_onehot_r_SM_Main_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.484%)  route 0.182ns (49.516%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_bufg/O
                         net (fo=63, routed)          0.558     1.441    uart_tx_inst/CLK
    SLICE_X37Y87         FDRE                                         r  uart_tx_inst/FSM_onehot_r_SM_Main_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  uart_tx_inst/FSM_onehot_r_SM_Main_reg[3]/Q
                         net (fo=5, routed)           0.182     1.765    uart_tx_inst/FSM_onehot_r_SM_Main_reg_n_0_[3]
    SLICE_X37Y87         LUT2 (Prop_lut2_I0_O)        0.045     1.810 r  uart_tx_inst/FSM_onehot_r_SM_Main[4]_i_1/O
                         net (fo=1, routed)           0.000     1.810    uart_tx_inst/FSM_onehot_r_SM_Main[4]_i_1_n_0
    SLICE_X37Y87         FDRE                                         r  uart_tx_inst/FSM_onehot_r_SM_Main_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_bufg/O
                         net (fo=63, routed)          0.825     1.953    uart_tx_inst/CLK
    SLICE_X37Y87         FDRE                                         r  uart_tx_inst/FSM_onehot_r_SM_Main_reg[4]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X37Y87         FDRE (Hold_fdre_C_D)         0.092     1.533    uart_tx_inst/FSM_onehot_r_SM_Main_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 bram_inst/clock_divider_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_inst/clock_divider_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_bufg/O
                         net (fo=63, routed)          0.563     1.446    bram_inst/CLK
    SLICE_X36Y45         FDRE                                         r  bram_inst/clock_divider_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  bram_inst/clock_divider_reg[14]/Q
                         net (fo=2, routed)           0.133     1.720    bram_inst/clock_divider_reg[14]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  bram_inst/clock_divider_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    bram_inst/clock_divider_reg[12]_i_1_n_5
    SLICE_X36Y45         FDRE                                         r  bram_inst/clock_divider_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_bufg/O
                         net (fo=63, routed)          0.832     1.959    bram_inst/CLK
    SLICE_X36Y45         FDRE                                         r  bram_inst/clock_divider_reg[14]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    bram_inst/clock_divider_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 bram_inst/clock_divider_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_inst/clock_divider_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_bufg/O
                         net (fo=63, routed)          0.563     1.446    bram_inst/CLK
    SLICE_X36Y46         FDRE                                         r  bram_inst/clock_divider_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  bram_inst/clock_divider_reg[18]/Q
                         net (fo=2, routed)           0.133     1.720    bram_inst/clock_divider_reg[18]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  bram_inst/clock_divider_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    bram_inst/clock_divider_reg[16]_i_1_n_5
    SLICE_X36Y46         FDRE                                         r  bram_inst/clock_divider_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_bufg/O
                         net (fo=63, routed)          0.832     1.959    bram_inst/CLK
    SLICE_X36Y46         FDRE                                         r  bram_inst/clock_divider_reg[18]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    bram_inst/clock_divider_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3  clk_bufg/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y87   uart_tx_start_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y42   bram_inst/clock_divider_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   bram_inst/clock_divider_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   bram_inst/clock_divider_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   bram_inst/clock_divider_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   bram_inst/clock_divider_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   bram_inst/clock_divider_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   bram_inst/clock_divider_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   bram_inst/clock_divider_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y87   uart_tx_start_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y87   uart_tx_start_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   bram_inst/clock_divider_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   bram_inst/clock_divider_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   bram_inst/clock_divider_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   bram_inst/clock_divider_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   bram_inst/clock_divider_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   bram_inst/clock_divider_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   bram_inst/clock_divider_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   bram_inst/clock_divider_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y87   uart_tx_start_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y87   uart_tx_start_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   bram_inst/clock_divider_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y42   bram_inst/clock_divider_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   bram_inst/clock_divider_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   bram_inst/clock_divider_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   bram_inst/clock_divider_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   bram_inst/clock_divider_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   bram_inst/clock_divider_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   bram_inst/clock_divider_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         14630 Endpoints
Min Delay         14630 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n2
                            (input port)
  Destination:            bram_inst/read_ptr_reg_rep[1]_rep__1/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.507ns  (logic 1.585ns (15.088%)  route 8.922ns (84.912%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset_n2 (IN)
                         net (fo=0)                   0.000     0.000    reset_n2
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  reset_n2_IBUF_inst/O
                         net (fo=6, routed)           3.639     5.101    bram_inst/reset_n2_IBUF
    SLICE_X40Y71         LUT2 (Prop_lut2_I0_O)        0.124     5.225 r  bram_inst/read_ptr_rep[11]_i_1/O
                         net (fo=119, routed)         5.282    10.507    bram_inst/read_ptr0
    SLICE_X53Y78         FDRE                                         r  bram_inst/read_ptr_reg_rep[1]_rep__1/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n2
                            (input port)
  Destination:            bram_inst/read_ptr_reg_rep[3]_rep__1/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.507ns  (logic 1.585ns (15.088%)  route 8.922ns (84.912%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset_n2 (IN)
                         net (fo=0)                   0.000     0.000    reset_n2
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  reset_n2_IBUF_inst/O
                         net (fo=6, routed)           3.639     5.101    bram_inst/reset_n2_IBUF
    SLICE_X40Y71         LUT2 (Prop_lut2_I0_O)        0.124     5.225 r  bram_inst/read_ptr_rep[11]_i_1/O
                         net (fo=119, routed)         5.282    10.507    bram_inst/read_ptr0
    SLICE_X53Y78         FDRE                                         r  bram_inst/read_ptr_reg_rep[3]_rep__1/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n2
                            (input port)
  Destination:            bram_inst/read_ptr_reg_rep[2]_rep__2/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.504ns  (logic 1.585ns (15.093%)  route 8.918ns (84.907%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset_n2 (IN)
                         net (fo=0)                   0.000     0.000    reset_n2
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  reset_n2_IBUF_inst/O
                         net (fo=6, routed)           3.639     5.101    bram_inst/reset_n2_IBUF
    SLICE_X40Y71         LUT2 (Prop_lut2_I0_O)        0.124     5.225 r  bram_inst/read_ptr_rep[11]_i_1/O
                         net (fo=119, routed)         5.279    10.504    bram_inst/read_ptr0
    SLICE_X53Y74         FDRE                                         r  bram_inst/read_ptr_reg_rep[2]_rep__2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n2
                            (input port)
  Destination:            bram_inst/read_ptr_reg_rep[0]_rep__0/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.359ns  (logic 1.585ns (15.304%)  route 8.774ns (84.696%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset_n2 (IN)
                         net (fo=0)                   0.000     0.000    reset_n2
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  reset_n2_IBUF_inst/O
                         net (fo=6, routed)           3.639     5.101    bram_inst/reset_n2_IBUF
    SLICE_X40Y71         LUT2 (Prop_lut2_I0_O)        0.124     5.225 r  bram_inst/read_ptr_rep[11]_i_1/O
                         net (fo=119, routed)         5.134    10.359    bram_inst/read_ptr0
    SLICE_X58Y73         FDRE                                         r  bram_inst/read_ptr_reg_rep[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n2
                            (input port)
  Destination:            bram_inst/read_ptr_reg_rep[2]_rep/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.336ns  (logic 1.585ns (15.338%)  route 8.751ns (84.662%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset_n2 (IN)
                         net (fo=0)                   0.000     0.000    reset_n2
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  reset_n2_IBUF_inst/O
                         net (fo=6, routed)           3.639     5.101    bram_inst/reset_n2_IBUF
    SLICE_X40Y71         LUT2 (Prop_lut2_I0_O)        0.124     5.225 r  bram_inst/read_ptr_rep[11]_i_1/O
                         net (fo=119, routed)         5.111    10.336    bram_inst/read_ptr0
    SLICE_X55Y74         FDRE                                         r  bram_inst/read_ptr_reg_rep[2]_rep/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n2
                            (input port)
  Destination:            bram_inst/read_ptr_reg_rep[2]_rep__0/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.336ns  (logic 1.585ns (15.338%)  route 8.751ns (84.662%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset_n2 (IN)
                         net (fo=0)                   0.000     0.000    reset_n2
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  reset_n2_IBUF_inst/O
                         net (fo=6, routed)           3.639     5.101    bram_inst/reset_n2_IBUF
    SLICE_X40Y71         LUT2 (Prop_lut2_I0_O)        0.124     5.225 r  bram_inst/read_ptr_rep[11]_i_1/O
                         net (fo=119, routed)         5.111    10.336    bram_inst/read_ptr0
    SLICE_X55Y74         FDRE                                         r  bram_inst/read_ptr_reg_rep[2]_rep__0/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_inst/read_ptr_reg_rep[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bram_inst/o_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.195ns  (logic 1.266ns (12.418%)  route 8.929ns (87.582%))
  Logic Levels:           5  (FDRE=1 LUT6=2 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE                         0.000     0.000 r  bram_inst/read_ptr_reg_rep[8]/C
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bram_inst/read_ptr_reg_rep[8]/Q
                         net (fo=144, routed)         6.910     7.366    bram_inst/read_ptr[8]
    SLICE_X33Y53         MUXF7 (Prop_muxf7_S_O)       0.276     7.642 r  bram_inst/o_data_reg[4]_i_34/O
                         net (fo=1, routed)           0.000     7.642    bram_inst/o_data_reg[4]_i_34_n_0
    SLICE_X33Y53         MUXF8 (Prop_muxf8_I1_O)      0.094     7.736 r  bram_inst/o_data_reg[4]_i_13/O
                         net (fo=1, routed)           1.585     9.322    bram_inst/o_data_reg[4]_i_13_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I0_O)        0.316     9.638 r  bram_inst/o_data[4]_i_4/O
                         net (fo=1, routed)           0.433    10.071    bram_inst/o_data[4]_i_4_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I4_O)        0.124    10.195 r  bram_inst/o_data[4]_i_1/O
                         net (fo=1, routed)           0.000    10.195    bram_inst/o_data[4]_i_1_n_0
    SLICE_X43Y72         FDRE                                         r  bram_inst/o_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_inst/read_ptr_reg_rep[0]_rep__1/C
                            (rising edge-triggered cell FDRE)
  Destination:            bram_inst/o_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.193ns  (logic 1.455ns (14.274%)  route 8.738ns (85.726%))
  Logic Levels:           7  (FDRE=1 LUT6=3 MUXF7=1 MUXF8=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDRE                         0.000     0.000 r  bram_inst/read_ptr_reg_rep[0]_rep__1/C
    SLICE_X49Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bram_inst/read_ptr_reg_rep[0]_rep__1/Q
                         net (fo=96, routed)          4.810     5.266    bram_inst/ram_reg_1920_1983_3_5/ADDRC0
    SLICE_X50Y89         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.390 r  bram_inst/ram_reg_1920_1983_3_5/RAMC/O
                         net (fo=1, routed)           1.261     6.651    bram_inst/ram_reg_1920_1983_3_5_n_2
    SLICE_X51Y88         LUT6 (Prop_lut6_I1_O)        0.124     6.775 r  bram_inst/o_data[5]_i_68/O
                         net (fo=1, routed)           0.000     6.775    bram_inst/o_data[5]_i_68_n_0
    SLICE_X51Y88         MUXF7 (Prop_muxf7_I1_O)      0.217     6.992 r  bram_inst/o_data_reg[5]_i_30/O
                         net (fo=1, routed)           0.000     6.992    bram_inst/o_data_reg[5]_i_30_n_0
    SLICE_X51Y88         MUXF8 (Prop_muxf8_I1_O)      0.094     7.086 r  bram_inst/o_data_reg[5]_i_11/O
                         net (fo=1, routed)           1.417     8.503    bram_inst/o_data_reg[5]_i_11_n_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I3_O)        0.316     8.819 r  bram_inst/o_data[5]_i_3/O
                         net (fo=1, routed)           1.250    10.069    bram_inst/o_data[5]_i_3_n_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I2_O)        0.124    10.193 r  bram_inst/o_data[5]_i_1/O
                         net (fo=1, routed)           0.000    10.193    bram_inst/o_data[5]_i_1_n_0
    SLICE_X41Y73         FDRE                                         r  bram_inst/o_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n2
                            (input port)
  Destination:            bram_inst/read_ptr_reg_rep[0]_rep__1/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.995ns  (logic 1.585ns (15.861%)  route 8.410ns (84.139%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset_n2 (IN)
                         net (fo=0)                   0.000     0.000    reset_n2
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  reset_n2_IBUF_inst/O
                         net (fo=6, routed)           3.639     5.101    bram_inst/reset_n2_IBUF
    SLICE_X40Y71         LUT2 (Prop_lut2_I0_O)        0.124     5.225 r  bram_inst/read_ptr_rep[11]_i_1/O
                         net (fo=119, routed)         4.771     9.995    bram_inst/read_ptr0
    SLICE_X49Y77         FDRE                                         r  bram_inst/read_ptr_reg_rep[0]_rep__1/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n2
                            (input port)
  Destination:            bram_inst/read_ptr_reg_rep[0]_rep__2/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.972ns  (logic 1.585ns (15.898%)  route 8.387ns (84.102%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  reset_n2 (IN)
                         net (fo=0)                   0.000     0.000    reset_n2
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  reset_n2_IBUF_inst/O
                         net (fo=6, routed)           3.639     5.101    bram_inst/reset_n2_IBUF
    SLICE_X40Y71         LUT2 (Prop_lut2_I0_O)        0.124     5.225 r  bram_inst/read_ptr_rep[11]_i_1/O
                         net (fo=119, routed)         4.747     9.972    bram_inst/read_ptr0
    SLICE_X55Y73         FDRE                                         r  bram_inst/read_ptr_reg_rep[0]_rep__2/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bram_inst/write_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bram_inst/ram_reg_448_511_12_14/RAMA/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.141ns (64.865%)  route 0.076ns (35.135%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE                         0.000     0.000 r  bram_inst/write_ptr_reg[5]/C
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bram_inst/write_ptr_reg[5]/Q
                         net (fo=640, routed)         0.076     0.217    bram_inst/ram_reg_448_511_12_14/ADDRD5
    SLICE_X42Y69         RAMD64E                                      r  bram_inst/ram_reg_448_511_12_14/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_inst/write_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bram_inst/ram_reg_448_511_12_14/RAMB/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.141ns (64.865%)  route 0.076ns (35.135%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE                         0.000     0.000 r  bram_inst/write_ptr_reg[5]/C
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bram_inst/write_ptr_reg[5]/Q
                         net (fo=640, routed)         0.076     0.217    bram_inst/ram_reg_448_511_12_14/ADDRD5
    SLICE_X42Y69         RAMD64E                                      r  bram_inst/ram_reg_448_511_12_14/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_inst/write_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bram_inst/ram_reg_448_511_12_14/RAMC/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.141ns (64.865%)  route 0.076ns (35.135%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE                         0.000     0.000 r  bram_inst/write_ptr_reg[5]/C
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bram_inst/write_ptr_reg[5]/Q
                         net (fo=640, routed)         0.076     0.217    bram_inst/ram_reg_448_511_12_14/ADDRD5
    SLICE_X42Y69         RAMD64E                                      r  bram_inst/ram_reg_448_511_12_14/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_inst/write_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bram_inst/ram_reg_448_511_12_14/RAMD/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.141ns (64.865%)  route 0.076ns (35.135%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE                         0.000     0.000 r  bram_inst/write_ptr_reg[5]/C
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bram_inst/write_ptr_reg[5]/Q
                         net (fo=640, routed)         0.076     0.217    bram_inst/ram_reg_448_511_12_14/ADDRD5
    SLICE_X42Y69         RAMD64E                                      r  bram_inst/ram_reg_448_511_12_14/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_inst/write_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bram_inst/ram_reg_192_255_12_14/RAMA/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.141ns (49.949%)  route 0.141ns (50.051%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE                         0.000     0.000 r  bram_inst/write_ptr_reg[5]/C
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bram_inst/write_ptr_reg[5]/Q
                         net (fo=640, routed)         0.141     0.282    bram_inst/ram_reg_192_255_12_14/ADDRD5
    SLICE_X42Y70         RAMD64E                                      r  bram_inst/ram_reg_192_255_12_14/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_inst/write_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bram_inst/ram_reg_192_255_12_14/RAMB/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.141ns (49.949%)  route 0.141ns (50.051%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE                         0.000     0.000 r  bram_inst/write_ptr_reg[5]/C
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bram_inst/write_ptr_reg[5]/Q
                         net (fo=640, routed)         0.141     0.282    bram_inst/ram_reg_192_255_12_14/ADDRD5
    SLICE_X42Y70         RAMD64E                                      r  bram_inst/ram_reg_192_255_12_14/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_inst/write_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bram_inst/ram_reg_192_255_12_14/RAMC/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.141ns (49.949%)  route 0.141ns (50.051%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE                         0.000     0.000 r  bram_inst/write_ptr_reg[5]/C
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bram_inst/write_ptr_reg[5]/Q
                         net (fo=640, routed)         0.141     0.282    bram_inst/ram_reg_192_255_12_14/ADDRD5
    SLICE_X42Y70         RAMD64E                                      r  bram_inst/ram_reg_192_255_12_14/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_inst/write_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bram_inst/ram_reg_192_255_12_14/RAMD/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.141ns (49.949%)  route 0.141ns (50.051%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE                         0.000     0.000 r  bram_inst/write_ptr_reg[5]/C
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bram_inst/write_ptr_reg[5]/Q
                         net (fo=640, routed)         0.141     0.282    bram_inst/ram_reg_192_255_12_14/ADDRD5
    SLICE_X42Y70         RAMD64E                                      r  bram_inst/ram_reg_192_255_12_14/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_inst/write_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bram_inst/ram_reg_512_575_18_20/RAMA/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.585%)  route 0.149ns (51.415%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE                         0.000     0.000 r  bram_inst/write_ptr_reg[5]/C
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bram_inst/write_ptr_reg[5]/Q
                         net (fo=640, routed)         0.149     0.290    bram_inst/ram_reg_512_575_18_20/ADDRD5
    SLICE_X42Y68         RAMD64E                                      r  bram_inst/ram_reg_512_575_18_20/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_inst/write_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bram_inst/ram_reg_512_575_18_20/RAMB/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.585%)  route 0.149ns (51.415%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE                         0.000     0.000 r  bram_inst/write_ptr_reg[5]/C
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bram_inst/write_ptr_reg[5]/Q
                         net (fo=640, routed)         0.149     0.290    bram_inst/ram_reg_512_575_18_20/ADDRD5
    SLICE_X42Y68         RAMD64E                                      r  bram_inst/ram_reg_512_575_18_20/RAMB/WADR5
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay          3623 Endpoints
Min Delay          3623 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.186ns  (logic 3.601ns (43.985%)  route 4.585ns (56.014%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     40.667    40.667 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.667 f  clk_bufg/O
                         net (fo=63, routed)          1.598    42.265    i2s_inst/i2s_clock/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    38.915 f  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    40.571    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    40.667 f  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         2.930    43.596    mclk_OBUF
    H1                   OBUF (Prop_obuf_I_O)         3.505    47.101 f  mclk_OBUF_inst/O
                         net (fo=0)                   0.000    47.101    mclk
    H1                                                                f  mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s_inst/i2s_transceiver_0/l_data_rx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            bram_inst/ram_reg_3008_3071_12_14/RAMA/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.232ns  (logic 0.828ns (6.769%)  route 11.404ns (93.231%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          1.598     1.598    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.613     1.613    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X59Y80         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDCE (Prop_fdce_C_Q)         0.456     2.069 r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[3]/Q
                         net (fo=65, routed)          4.871     6.940    i2s_inst/i2s_transceiver_0/Q[3]
    SLICE_X48Y74         LUT6 (Prop_lut6_I4_O)        0.124     7.064 r  i2s_inst/i2s_transceiver_0/write_ptr[0]_i_3/O
                         net (fo=2, routed)           0.873     7.937    i2s_inst/i2s_transceiver_0/write_ptr[0]_i_3_n_0
    SLICE_X49Y74         LUT4 (Prop_lut4_I0_O)        0.124     8.061 r  i2s_inst/i2s_transceiver_0/write_ptr[0]_i_1/O
                         net (fo=96, routed)          0.665     8.726    bram_inst/p_0_in0_in
    SLICE_X46Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.850 r  bram_inst/ram_reg_3008_3071_0_2_i_1/O
                         net (fo=32, routed)          4.995    13.845    bram_inst/ram_reg_3008_3071_12_14/WE
    SLICE_X38Y53         RAMD64E                                      r  bram_inst/ram_reg_3008_3071_12_14/RAMA/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s_inst/i2s_transceiver_0/l_data_rx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            bram_inst/ram_reg_3008_3071_12_14/RAMB/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.232ns  (logic 0.828ns (6.769%)  route 11.404ns (93.231%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          1.598     1.598    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.613     1.613    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X59Y80         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDCE (Prop_fdce_C_Q)         0.456     2.069 r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[3]/Q
                         net (fo=65, routed)          4.871     6.940    i2s_inst/i2s_transceiver_0/Q[3]
    SLICE_X48Y74         LUT6 (Prop_lut6_I4_O)        0.124     7.064 r  i2s_inst/i2s_transceiver_0/write_ptr[0]_i_3/O
                         net (fo=2, routed)           0.873     7.937    i2s_inst/i2s_transceiver_0/write_ptr[0]_i_3_n_0
    SLICE_X49Y74         LUT4 (Prop_lut4_I0_O)        0.124     8.061 r  i2s_inst/i2s_transceiver_0/write_ptr[0]_i_1/O
                         net (fo=96, routed)          0.665     8.726    bram_inst/p_0_in0_in
    SLICE_X46Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.850 r  bram_inst/ram_reg_3008_3071_0_2_i_1/O
                         net (fo=32, routed)          4.995    13.845    bram_inst/ram_reg_3008_3071_12_14/WE
    SLICE_X38Y53         RAMD64E                                      r  bram_inst/ram_reg_3008_3071_12_14/RAMB/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s_inst/i2s_transceiver_0/l_data_rx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            bram_inst/ram_reg_3008_3071_12_14/RAMC/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.232ns  (logic 0.828ns (6.769%)  route 11.404ns (93.231%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          1.598     1.598    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.613     1.613    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X59Y80         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDCE (Prop_fdce_C_Q)         0.456     2.069 r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[3]/Q
                         net (fo=65, routed)          4.871     6.940    i2s_inst/i2s_transceiver_0/Q[3]
    SLICE_X48Y74         LUT6 (Prop_lut6_I4_O)        0.124     7.064 r  i2s_inst/i2s_transceiver_0/write_ptr[0]_i_3/O
                         net (fo=2, routed)           0.873     7.937    i2s_inst/i2s_transceiver_0/write_ptr[0]_i_3_n_0
    SLICE_X49Y74         LUT4 (Prop_lut4_I0_O)        0.124     8.061 r  i2s_inst/i2s_transceiver_0/write_ptr[0]_i_1/O
                         net (fo=96, routed)          0.665     8.726    bram_inst/p_0_in0_in
    SLICE_X46Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.850 r  bram_inst/ram_reg_3008_3071_0_2_i_1/O
                         net (fo=32, routed)          4.995    13.845    bram_inst/ram_reg_3008_3071_12_14/WE
    SLICE_X38Y53         RAMD64E                                      r  bram_inst/ram_reg_3008_3071_12_14/RAMC/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s_inst/i2s_transceiver_0/l_data_rx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            bram_inst/ram_reg_3008_3071_12_14/RAMD/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.232ns  (logic 0.828ns (6.769%)  route 11.404ns (93.231%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          1.598     1.598    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.613     1.613    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X59Y80         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDCE (Prop_fdce_C_Q)         0.456     2.069 r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[3]/Q
                         net (fo=65, routed)          4.871     6.940    i2s_inst/i2s_transceiver_0/Q[3]
    SLICE_X48Y74         LUT6 (Prop_lut6_I4_O)        0.124     7.064 r  i2s_inst/i2s_transceiver_0/write_ptr[0]_i_3/O
                         net (fo=2, routed)           0.873     7.937    i2s_inst/i2s_transceiver_0/write_ptr[0]_i_3_n_0
    SLICE_X49Y74         LUT4 (Prop_lut4_I0_O)        0.124     8.061 r  i2s_inst/i2s_transceiver_0/write_ptr[0]_i_1/O
                         net (fo=96, routed)          0.665     8.726    bram_inst/p_0_in0_in
    SLICE_X46Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.850 r  bram_inst/ram_reg_3008_3071_0_2_i_1/O
                         net (fo=32, routed)          4.995    13.845    bram_inst/ram_reg_3008_3071_12_14/WE
    SLICE_X38Y53         RAMD64E                                      r  bram_inst/ram_reg_3008_3071_12_14/RAMD/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s_inst/i2s_transceiver_0/l_data_rx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            bram_inst/ram_reg_3648_3711_15_17/RAMA/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.189ns  (logic 0.828ns (6.793%)  route 11.361ns (93.207%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          1.598     1.598    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.613     1.613    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X59Y80         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDCE (Prop_fdce_C_Q)         0.456     2.069 r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[3]/Q
                         net (fo=65, routed)          4.871     6.940    i2s_inst/i2s_transceiver_0/Q[3]
    SLICE_X48Y74         LUT6 (Prop_lut6_I4_O)        0.124     7.064 r  i2s_inst/i2s_transceiver_0/write_ptr[0]_i_3/O
                         net (fo=2, routed)           0.873     7.937    i2s_inst/i2s_transceiver_0/write_ptr[0]_i_3_n_0
    SLICE_X49Y74         LUT4 (Prop_lut4_I0_O)        0.124     8.061 r  i2s_inst/i2s_transceiver_0/write_ptr[0]_i_1/O
                         net (fo=96, routed)          1.826     9.887    bram_inst/p_0_in0_in
    SLICE_X44Y67         LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  bram_inst/ram_reg_3648_3711_0_2_i_1/O
                         net (fo=32, routed)          3.791    13.802    bram_inst/ram_reg_3648_3711_15_17/WE
    SLICE_X38Y38         RAMD64E                                      r  bram_inst/ram_reg_3648_3711_15_17/RAMA/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s_inst/i2s_transceiver_0/l_data_rx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            bram_inst/ram_reg_3648_3711_15_17/RAMB/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.189ns  (logic 0.828ns (6.793%)  route 11.361ns (93.207%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          1.598     1.598    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.613     1.613    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X59Y80         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDCE (Prop_fdce_C_Q)         0.456     2.069 r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[3]/Q
                         net (fo=65, routed)          4.871     6.940    i2s_inst/i2s_transceiver_0/Q[3]
    SLICE_X48Y74         LUT6 (Prop_lut6_I4_O)        0.124     7.064 r  i2s_inst/i2s_transceiver_0/write_ptr[0]_i_3/O
                         net (fo=2, routed)           0.873     7.937    i2s_inst/i2s_transceiver_0/write_ptr[0]_i_3_n_0
    SLICE_X49Y74         LUT4 (Prop_lut4_I0_O)        0.124     8.061 r  i2s_inst/i2s_transceiver_0/write_ptr[0]_i_1/O
                         net (fo=96, routed)          1.826     9.887    bram_inst/p_0_in0_in
    SLICE_X44Y67         LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  bram_inst/ram_reg_3648_3711_0_2_i_1/O
                         net (fo=32, routed)          3.791    13.802    bram_inst/ram_reg_3648_3711_15_17/WE
    SLICE_X38Y38         RAMD64E                                      r  bram_inst/ram_reg_3648_3711_15_17/RAMB/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s_inst/i2s_transceiver_0/l_data_rx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            bram_inst/ram_reg_3648_3711_15_17/RAMC/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.189ns  (logic 0.828ns (6.793%)  route 11.361ns (93.207%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          1.598     1.598    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.613     1.613    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X59Y80         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDCE (Prop_fdce_C_Q)         0.456     2.069 r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[3]/Q
                         net (fo=65, routed)          4.871     6.940    i2s_inst/i2s_transceiver_0/Q[3]
    SLICE_X48Y74         LUT6 (Prop_lut6_I4_O)        0.124     7.064 r  i2s_inst/i2s_transceiver_0/write_ptr[0]_i_3/O
                         net (fo=2, routed)           0.873     7.937    i2s_inst/i2s_transceiver_0/write_ptr[0]_i_3_n_0
    SLICE_X49Y74         LUT4 (Prop_lut4_I0_O)        0.124     8.061 r  i2s_inst/i2s_transceiver_0/write_ptr[0]_i_1/O
                         net (fo=96, routed)          1.826     9.887    bram_inst/p_0_in0_in
    SLICE_X44Y67         LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  bram_inst/ram_reg_3648_3711_0_2_i_1/O
                         net (fo=32, routed)          3.791    13.802    bram_inst/ram_reg_3648_3711_15_17/WE
    SLICE_X38Y38         RAMD64E                                      r  bram_inst/ram_reg_3648_3711_15_17/RAMC/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s_inst/i2s_transceiver_0/l_data_rx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            bram_inst/ram_reg_3648_3711_15_17/RAMD/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.189ns  (logic 0.828ns (6.793%)  route 11.361ns (93.207%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          1.598     1.598    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.613     1.613    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X59Y80         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDCE (Prop_fdce_C_Q)         0.456     2.069 r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[3]/Q
                         net (fo=65, routed)          4.871     6.940    i2s_inst/i2s_transceiver_0/Q[3]
    SLICE_X48Y74         LUT6 (Prop_lut6_I4_O)        0.124     7.064 r  i2s_inst/i2s_transceiver_0/write_ptr[0]_i_3/O
                         net (fo=2, routed)           0.873     7.937    i2s_inst/i2s_transceiver_0/write_ptr[0]_i_3_n_0
    SLICE_X49Y74         LUT4 (Prop_lut4_I0_O)        0.124     8.061 r  i2s_inst/i2s_transceiver_0/write_ptr[0]_i_1/O
                         net (fo=96, routed)          1.826     9.887    bram_inst/p_0_in0_in
    SLICE_X44Y67         LUT6 (Prop_lut6_I1_O)        0.124    10.011 r  bram_inst/ram_reg_3648_3711_0_2_i_1/O
                         net (fo=32, routed)          3.791    13.802    bram_inst/ram_reg_3648_3711_15_17/WE
    SLICE_X38Y38         RAMD64E                                      r  bram_inst/ram_reg_3648_3711_15_17/RAMD/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s_inst/i2s_transceiver_0/l_data_rx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            bram_inst/ram_reg_3456_3519_21_23/RAMA/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.179ns  (logic 0.828ns (6.799%)  route 11.351ns (93.201%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          1.598     1.598    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.613     1.613    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X59Y80         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDCE (Prop_fdce_C_Q)         0.456     2.069 r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[3]/Q
                         net (fo=65, routed)          4.871     6.940    i2s_inst/i2s_transceiver_0/Q[3]
    SLICE_X48Y74         LUT6 (Prop_lut6_I4_O)        0.124     7.064 r  i2s_inst/i2s_transceiver_0/write_ptr[0]_i_3/O
                         net (fo=2, routed)           0.873     7.937    i2s_inst/i2s_transceiver_0/write_ptr[0]_i_3_n_0
    SLICE_X49Y74         LUT4 (Prop_lut4_I0_O)        0.124     8.061 r  i2s_inst/i2s_transceiver_0/write_ptr[0]_i_1/O
                         net (fo=96, routed)          1.924     9.986    bram_inst/p_0_in0_in
    SLICE_X44Y66         LUT6 (Prop_lut6_I1_O)        0.124    10.110 r  bram_inst/ram_reg_3456_3519_0_2_i_1/O
                         net (fo=32, routed)          3.683    13.792    bram_inst/ram_reg_3456_3519_21_23/WE
    SLICE_X34Y40         RAMD64E                                      r  bram_inst/ram_reg_3456_3519_21_23/RAMA/WE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2s_inst/i2s_transceiver_0/l_data_rx_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            bram_inst/ram_reg_1472_1535_9_11/RAMB/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.425%)  route 0.144ns (50.575%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          0.554     0.554    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.583     0.583    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y77         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDCE (Prop_fdce_C_Q)         0.141     0.724 r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[10]/Q
                         net (fo=65, routed)          0.144     0.868    bram_inst/ram_reg_1472_1535_9_11/DIB
    SLICE_X60Y77         RAMD64E                                      r  bram_inst/ram_reg_1472_1535_9_11/RAMB/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s_inst/i2s_transceiver_0/l_data_rx_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            bram_inst/ram_reg_1088_1151_9_11/RAMA/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.141ns (42.065%)  route 0.194ns (57.935%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          0.554     0.554    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.583     0.583    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y77         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDCE (Prop_fdce_C_Q)         0.141     0.724 r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[9]/Q
                         net (fo=65, routed)          0.194     0.918    bram_inst/ram_reg_1088_1151_9_11/DIA
    SLICE_X60Y78         RAMD64E                                      r  bram_inst/ram_reg_1088_1151_9_11/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s_inst/i2s_transceiver_0/l_data_rx_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            bram_inst/ram_reg_1088_1151_9_11/RAMB/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.141ns (41.330%)  route 0.200ns (58.670%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          0.554     0.554    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.583     0.583    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y77         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDCE (Prop_fdce_C_Q)         0.141     0.724 r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[10]/Q
                         net (fo=65, routed)          0.200     0.924    bram_inst/ram_reg_1088_1151_9_11/DIB
    SLICE_X60Y78         RAMD64E                                      r  bram_inst/ram_reg_1088_1151_9_11/RAMB/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s_inst/i2s_transceiver_0/l_data_rx_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            bram_inst/ram_reg_1472_1535_9_11/RAMA/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.141ns (41.157%)  route 0.202ns (58.843%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          0.554     0.554    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.583     0.583    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y77         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDCE (Prop_fdce_C_Q)         0.141     0.724 r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[9]/Q
                         net (fo=65, routed)          0.202     0.925    bram_inst/ram_reg_1472_1535_9_11/DIA
    SLICE_X60Y77         RAMD64E                                      r  bram_inst/ram_reg_1472_1535_9_11/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s_inst/i2s_transceiver_0/l_data_rx_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            bram_inst/ram_reg_1088_1151_9_11/RAMC/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.164ns (45.750%)  route 0.194ns (54.250%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          0.554     0.554    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.580     0.580    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X60Y76         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDCE (Prop_fdce_C_Q)         0.164     0.744 r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[11]/Q
                         net (fo=65, routed)          0.194     0.938    bram_inst/ram_reg_1088_1151_9_11/DIC
    SLICE_X60Y78         RAMD64E                                      r  bram_inst/ram_reg_1088_1151_9_11/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s_inst/i2s_transceiver_0/l_data_rx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            bram_inst/ram_reg_3008_3071_3_5/RAMB/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.141ns (37.757%)  route 0.232ns (62.243%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          0.554     0.554    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.583     0.583    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X58Y79         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDCE (Prop_fdce_C_Q)         0.141     0.724 r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[4]/Q
                         net (fo=65, routed)          0.232     0.956    bram_inst/ram_reg_3008_3071_3_5/DIB
    SLICE_X64Y76         RAMD64E                                      r  bram_inst/ram_reg_3008_3071_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s_inst/i2s_transceiver_0/l_data_rx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            bram_inst/ram_reg_2048_2111_3_5/RAMB/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.141ns (36.182%)  route 0.249ns (63.818%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          0.554     0.554    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.583     0.583    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X58Y79         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDCE (Prop_fdce_C_Q)         0.141     0.724 r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[4]/Q
                         net (fo=65, routed)          0.249     0.972    bram_inst/ram_reg_2048_2111_3_5/DIB
    SLICE_X60Y75         RAMD64E                                      r  bram_inst/ram_reg_2048_2111_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s_inst/i2s_transceiver_0/l_data_rx_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            bram_inst/ram_reg_3008_3071_3_5/RAMC/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.141ns (35.270%)  route 0.259ns (64.730%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          0.554     0.554    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.583     0.583    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X59Y79         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDCE (Prop_fdce_C_Q)         0.141     0.724 r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[5]/Q
                         net (fo=65, routed)          0.259     0.982    bram_inst/ram_reg_3008_3071_3_5/DIC
    SLICE_X64Y76         RAMD64E                                      r  bram_inst/ram_reg_3008_3071_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s_inst/i2s_transceiver_0/l_data_rx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            bram_inst/ram_reg_2048_2111_3_5/RAMA/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.141ns (34.376%)  route 0.269ns (65.624%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          0.554     0.554    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.584     0.584    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X59Y80         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDCE (Prop_fdce_C_Q)         0.141     0.725 r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[3]/Q
                         net (fo=65, routed)          0.269     0.994    bram_inst/ram_reg_2048_2111_3_5/DIA
    SLICE_X60Y75         RAMD64E                                      r  bram_inst/ram_reg_2048_2111_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s_inst/i2s_transceiver_0/l_data_rx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            bram_inst/ram_reg_2880_2943_3_5/RAMB/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.141ns (34.047%)  route 0.273ns (65.953%))
  Logic Levels:           0  
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          0.554     0.554    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.583     0.583    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X58Y79         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDCE (Prop_fdce_C_Q)         0.141     0.724 r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[4]/Q
                         net (fo=65, routed)          0.273     0.997    bram_inst/ram_reg_2880_2943_3_5/DIB
    SLICE_X64Y74         RAMD64E                                      r  bram_inst/ram_reg_2880_2943_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.350ns  (logic 0.096ns (2.866%)  route 3.254ns (97.134%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     5.000 f  clk_bufg/O
                         net (fo=63, routed)          1.598     6.598    i2s_inst/i2s_clock/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.350     3.249 f  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.655     4.904    i2s_inst/i2s_clock/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     5.000 f  i2s_inst/i2s_clock/inst/clkf_buf/O
                         net (fo=1, routed)           1.598     6.598    i2s_inst/i2s_clock/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.081ns  (logic 0.026ns (2.406%)  route 1.054ns (97.594%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          0.554     0.554    i2s_inst/i2s_clock/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.081    -0.527 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.501    -0.026    i2s_inst/i2s_clock/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  i2s_inst/i2s_clock/inst/clkf_buf/O
                         net (fo=1, routed)           0.554     0.554    i2s_inst/i2s_clock/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_inst/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_serial
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.088ns  (logic 3.974ns (56.065%)  route 3.114ns (43.935%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_bufg/O
                         net (fo=63, routed)          1.548     5.069    uart_tx_inst/CLK
    SLICE_X37Y86         FDRE                                         r  uart_tx_inst/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  uart_tx_inst/o_TX_Serial_reg/Q
                         net (fo=1, routed)           3.114     8.639    uart_tx_serial_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    12.157 r  uart_tx_serial_OBUF_inst/O
                         net (fo=0)                   0.000    12.157    uart_tx_serial
    A18                                                               r  uart_tx_serial (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_inst/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_serial
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.338ns  (logic 1.360ns (58.164%)  route 0.978ns (41.836%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_bufg/O
                         net (fo=63, routed)          0.557     1.440    uart_tx_inst/CLK
    SLICE_X37Y86         FDRE                                         r  uart_tx_inst/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  uart_tx_inst/o_TX_Serial_reg/Q
                         net (fo=1, routed)           0.978     2.559    uart_tx_serial_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     3.778 r  uart_tx_serial_OBUF_inst/O
                         net (fo=0)                   0.000     3.778    uart_tx_serial
    A18                                                               r  uart_tx_serial (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           115 Endpoints
Min Delay           115 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/l_data_rx_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.525ns  (logic 1.577ns (14.982%)  route 8.948ns (85.018%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_ibuf/O
                         net (fo=2, routed)           4.747     6.200    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X61Y59         LUT1 (Prop_lut1_I0_O)        0.124     6.324 f  i2s_inst/i2s_transceiver_0/sclk_int_i_3/O
                         net (fo=114, routed)         4.201    10.525    i2s_inst/i2s_transceiver_0/sclk_int_i_3_n_0
    SLICE_X59Y80         FDCE                                         f  i2s_inst/i2s_transceiver_0/l_data_rx_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          1.479     1.479    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    -1.667 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -0.091    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.497     1.497    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X59Y80         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[12]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/l_data_rx_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.525ns  (logic 1.577ns (14.982%)  route 8.948ns (85.018%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_ibuf/O
                         net (fo=2, routed)           4.747     6.200    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X61Y59         LUT1 (Prop_lut1_I0_O)        0.124     6.324 f  i2s_inst/i2s_transceiver_0/sclk_int_i_3/O
                         net (fo=114, routed)         4.201    10.525    i2s_inst/i2s_transceiver_0/sclk_int_i_3_n_0
    SLICE_X59Y80         FDCE                                         f  i2s_inst/i2s_transceiver_0/l_data_rx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          1.479     1.479    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    -1.667 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -0.091    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.497     1.497    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X59Y80         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/l_data_rx_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.525ns  (logic 1.577ns (14.982%)  route 8.948ns (85.018%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_ibuf/O
                         net (fo=2, routed)           4.747     6.200    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X61Y59         LUT1 (Prop_lut1_I0_O)        0.124     6.324 f  i2s_inst/i2s_transceiver_0/sclk_int_i_3/O
                         net (fo=114, routed)         4.201    10.525    i2s_inst/i2s_transceiver_0/sclk_int_i_3_n_0
    SLICE_X59Y80         FDCE                                         f  i2s_inst/i2s_transceiver_0/l_data_rx_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          1.479     1.479    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    -1.667 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -0.091    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.497     1.497    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X59Y80         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.420ns  (logic 1.577ns (15.132%)  route 8.844ns (84.868%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_ibuf/O
                         net (fo=2, routed)           4.747     6.200    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X61Y59         LUT1 (Prop_lut1_I0_O)        0.124     6.324 f  i2s_inst/i2s_transceiver_0/sclk_int_i_3/O
                         net (fo=114, routed)         4.097    10.420    i2s_inst/i2s_transceiver_0/sclk_int_i_3_n_0
    SLICE_X60Y81         FDCE                                         f  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          1.479     1.479    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    -1.667 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -0.091    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.498     1.498    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X60Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.420ns  (logic 1.577ns (15.132%)  route 8.844ns (84.868%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_ibuf/O
                         net (fo=2, routed)           4.747     6.200    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X61Y59         LUT1 (Prop_lut1_I0_O)        0.124     6.324 f  i2s_inst/i2s_transceiver_0/sclk_int_i_3/O
                         net (fo=114, routed)         4.097    10.420    i2s_inst/i2s_transceiver_0/sclk_int_i_3_n_0
    SLICE_X60Y81         FDCE                                         f  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          1.479     1.479    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    -1.667 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -0.091    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.498     1.498    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X60Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[13]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.420ns  (logic 1.577ns (15.132%)  route 8.844ns (84.868%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_ibuf/O
                         net (fo=2, routed)           4.747     6.200    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X61Y59         LUT1 (Prop_lut1_I0_O)        0.124     6.324 f  i2s_inst/i2s_transceiver_0/sclk_int_i_3/O
                         net (fo=114, routed)         4.097    10.420    i2s_inst/i2s_transceiver_0/sclk_int_i_3_n_0
    SLICE_X60Y81         FDCE                                         f  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          1.479     1.479    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    -1.667 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -0.091    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.498     1.498    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X60Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[14]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.420ns  (logic 1.577ns (15.132%)  route 8.844ns (84.868%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_ibuf/O
                         net (fo=2, routed)           4.747     6.200    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X61Y59         LUT1 (Prop_lut1_I0_O)        0.124     6.324 f  i2s_inst/i2s_transceiver_0/sclk_int_i_3/O
                         net (fo=114, routed)         4.097    10.420    i2s_inst/i2s_transceiver_0/sclk_int_i_3_n_0
    SLICE_X60Y81         FDCE                                         f  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          1.479     1.479    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    -1.667 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -0.091    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.498     1.498    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X60Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.420ns  (logic 1.577ns (15.132%)  route 8.844ns (84.868%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_ibuf/O
                         net (fo=2, routed)           4.747     6.200    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X61Y59         LUT1 (Prop_lut1_I0_O)        0.124     6.324 f  i2s_inst/i2s_transceiver_0/sclk_int_i_3/O
                         net (fo=114, routed)         4.097    10.420    i2s_inst/i2s_transceiver_0/sclk_int_i_3_n_0
    SLICE_X60Y81         FDCE                                         f  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          1.479     1.479    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    -1.667 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -0.091    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.498     1.498    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X60Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[21]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.420ns  (logic 1.577ns (15.132%)  route 8.844ns (84.868%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_ibuf/O
                         net (fo=2, routed)           4.747     6.200    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X61Y59         LUT1 (Prop_lut1_I0_O)        0.124     6.324 f  i2s_inst/i2s_transceiver_0/sclk_int_i_3/O
                         net (fo=114, routed)         4.097    10.420    i2s_inst/i2s_transceiver_0/sclk_int_i_3_n_0
    SLICE_X60Y81         FDCE                                         f  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          1.479     1.479    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    -1.667 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -0.091    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.498     1.498    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X60Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[22]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.420ns  (logic 1.577ns (15.132%)  route 8.844ns (84.868%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_ibuf/O
                         net (fo=2, routed)           4.747     6.200    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X61Y59         LUT1 (Prop_lut1_I0_O)        0.124     6.324 f  i2s_inst/i2s_transceiver_0/sclk_int_i_3/O
                         net (fo=114, routed)         4.097    10.420    i2s_inst/i2s_transceiver_0/sclk_int_i_3_n_0
    SLICE_X60Y81         FDCE                                         f  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          1.479     1.479    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    -1.667 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -0.091    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.498     1.498    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X60Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sd_rx
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.827ns  (logic 0.220ns (26.639%)  route 0.607ns (73.361%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G3                                                0.000     0.000 r  sd_rx (IN)
                         net (fo=0)                   0.000     0.000    sd_rx
    G3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sd_rx_IBUF_inst/O
                         net (fo=1, routed)           0.607     0.827    i2s_inst/i2s_transceiver_0/D[0]
    SLICE_X60Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          0.822     0.822    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.853     0.853    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X60Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/l_data_rx_int_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.768ns  (logic 0.266ns (9.610%)  route 2.502ns (90.390%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_n_ibuf/O
                         net (fo=2, routed)           2.259     2.480    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X61Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.525 f  i2s_inst/i2s_transceiver_0/sclk_int_i_3/O
                         net (fo=114, routed)         0.243     2.768    i2s_inst/i2s_transceiver_0/sclk_int_i_3_n_0
    SLICE_X61Y61         FDCE                                         f  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          0.822     0.822    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.860     0.860    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y61         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.768ns  (logic 0.266ns (9.610%)  route 2.502ns (90.390%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_n_ibuf/O
                         net (fo=2, routed)           2.259     2.480    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X61Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.525 f  i2s_inst/i2s_transceiver_0/sclk_int_i_3/O
                         net (fo=114, routed)         0.243     2.768    i2s_inst/i2s_transceiver_0/sclk_int_i_3_n_0
    SLICE_X61Y61         FDCE                                         f  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          0.822     0.822    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.860     0.860    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y61         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.768ns  (logic 0.266ns (9.610%)  route 2.502ns (90.390%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_n_ibuf/O
                         net (fo=2, routed)           2.259     2.480    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X61Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.525 f  i2s_inst/i2s_transceiver_0/sclk_int_i_3/O
                         net (fo=114, routed)         0.243     2.768    i2s_inst/i2s_transceiver_0/sclk_int_i_3_n_0
    SLICE_X61Y61         FDCE                                         f  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          0.822     0.822    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.860     0.860    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y61         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.768ns  (logic 0.266ns (9.610%)  route 2.502ns (90.390%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_n_ibuf/O
                         net (fo=2, routed)           2.259     2.480    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X61Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.525 f  i2s_inst/i2s_transceiver_0/sclk_int_i_3/O
                         net (fo=114, routed)         0.243     2.768    i2s_inst/i2s_transceiver_0/sclk_int_i_3_n_0
    SLICE_X61Y61         FDCE                                         f  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          0.822     0.822    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.860     0.860    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y61         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.823ns  (logic 0.266ns (9.421%)  route 2.557ns (90.579%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_n_ibuf/O
                         net (fo=2, routed)           2.259     2.480    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X61Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.525 f  i2s_inst/i2s_transceiver_0/sclk_int_i_3/O
                         net (fo=114, routed)         0.298     2.823    i2s_inst/i2s_transceiver_0/sclk_int_i_3_n_0
    SLICE_X61Y62         FDCE                                         f  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          0.822     0.822    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.858     0.858    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y62         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.823ns  (logic 0.266ns (9.421%)  route 2.557ns (90.579%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_n_ibuf/O
                         net (fo=2, routed)           2.259     2.480    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X61Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.525 f  i2s_inst/i2s_transceiver_0/sclk_int_i_3/O
                         net (fo=114, routed)         0.298     2.823    i2s_inst/i2s_transceiver_0/sclk_int_i_3_n_0
    SLICE_X61Y62         FDCE                                         f  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          0.822     0.822    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.858     0.858    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y62         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.823ns  (logic 0.266ns (9.421%)  route 2.557ns (90.579%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_n_ibuf/O
                         net (fo=2, routed)           2.259     2.480    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X61Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.525 f  i2s_inst/i2s_transceiver_0/sclk_int_i_3/O
                         net (fo=114, routed)         0.298     2.823    i2s_inst/i2s_transceiver_0/sclk_int_i_3_n_0
    SLICE_X61Y62         FDCE                                         f  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          0.822     0.822    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.858     0.858    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y62         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.823ns  (logic 0.266ns (9.421%)  route 2.557ns (90.579%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_n_ibuf/O
                         net (fo=2, routed)           2.259     2.480    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X61Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.525 f  i2s_inst/i2s_transceiver_0/sclk_int_i_3/O
                         net (fo=114, routed)         0.298     2.823    i2s_inst/i2s_transceiver_0/sclk_int_i_3_n_0
    SLICE_X61Y62         FDCE                                         f  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          0.822     0.822    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.858     0.858    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y62         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.015ns  (logic 0.266ns (8.820%)  route 2.749ns (91.180%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_n_ibuf/O
                         net (fo=2, routed)           2.259     2.480    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X61Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.525 f  i2s_inst/i2s_transceiver_0/sclk_int_i_3/O
                         net (fo=114, routed)         0.490     3.015    i2s_inst/i2s_transceiver_0/sclk_int_i_3_n_0
    SLICE_X61Y63         FDCE                                         f  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  clk_bufg/O
                         net (fo=63, routed)          0.822     0.822    i2s_inst/i2s_clock/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.856     0.856    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y63         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[10]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bram_inst/o_data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx_inst/r_TX_Data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.495ns  (logic 0.456ns (30.504%)  route 1.039ns (69.496%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE                         0.000     0.000 r  bram_inst/o_data_reg[4]/C
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bram_inst/o_data_reg[4]/Q
                         net (fo=1, routed)           1.039     1.495    uart_tx_inst/D[4]
    SLICE_X37Y83         FDRE                                         r  uart_tx_inst/r_TX_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_bufg/O
                         net (fo=63, routed)          1.428     4.769    uart_tx_inst/CLK
    SLICE_X37Y83         FDRE                                         r  uart_tx_inst/r_TX_Data_reg[4]/C

Slack:                    inf
  Source:                 bram_inst/o_data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx_inst/r_TX_Data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.489ns  (logic 0.456ns (30.629%)  route 1.033ns (69.371%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDRE                         0.000     0.000 r  bram_inst/o_data_reg[7]/C
    SLICE_X41Y71         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bram_inst/o_data_reg[7]/Q
                         net (fo=1, routed)           1.033     1.489    uart_tx_inst/D[7]
    SLICE_X36Y83         FDRE                                         r  uart_tx_inst/r_TX_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_bufg/O
                         net (fo=63, routed)          1.428     4.769    uart_tx_inst/CLK
    SLICE_X36Y83         FDRE                                         r  uart_tx_inst/r_TX_Data_reg[7]/C

Slack:                    inf
  Source:                 bram_inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx_inst/r_TX_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.486ns  (logic 0.456ns (30.690%)  route 1.030ns (69.310%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDRE                         0.000     0.000 r  bram_inst/o_data_reg[1]/C
    SLICE_X41Y71         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bram_inst/o_data_reg[1]/Q
                         net (fo=1, routed)           1.030     1.486    uart_tx_inst/D[1]
    SLICE_X36Y83         FDRE                                         r  uart_tx_inst/r_TX_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_bufg/O
                         net (fo=63, routed)          1.428     4.769    uart_tx_inst/CLK
    SLICE_X36Y83         FDRE                                         r  uart_tx_inst/r_TX_Data_reg[1]/C

Slack:                    inf
  Source:                 bram_inst/o_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx_inst/r_TX_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.431ns  (logic 0.456ns (31.864%)  route 0.975ns (68.136%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDRE                         0.000     0.000 r  bram_inst/o_data_reg[3]/C
    SLICE_X45Y71         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bram_inst/o_data_reg[3]/Q
                         net (fo=1, routed)           0.975     1.431    uart_tx_inst/D[3]
    SLICE_X37Y83         FDRE                                         r  uart_tx_inst/r_TX_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_bufg/O
                         net (fo=63, routed)          1.428     4.769    uart_tx_inst/CLK
    SLICE_X37Y83         FDRE                                         r  uart_tx_inst/r_TX_Data_reg[3]/C

Slack:                    inf
  Source:                 bram_inst/o_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx_inst/r_TX_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.400ns  (logic 0.456ns (32.578%)  route 0.944ns (67.422%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE                         0.000     0.000 r  bram_inst/o_data_reg[0]/C
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bram_inst/o_data_reg[0]/Q
                         net (fo=1, routed)           0.944     1.400    uart_tx_inst/D[0]
    SLICE_X36Y83         FDRE                                         r  uart_tx_inst/r_TX_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_bufg/O
                         net (fo=63, routed)          1.428     4.769    uart_tx_inst/CLK
    SLICE_X36Y83         FDRE                                         r  uart_tx_inst/r_TX_Data_reg[0]/C

Slack:                    inf
  Source:                 bram_inst/o_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx_inst/r_TX_Data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.390ns  (logic 0.456ns (32.815%)  route 0.934ns (67.185%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDRE                         0.000     0.000 r  bram_inst/o_data_reg[2]/C
    SLICE_X45Y71         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bram_inst/o_data_reg[2]/Q
                         net (fo=1, routed)           0.934     1.390    uart_tx_inst/D[2]
    SLICE_X36Y83         FDRE                                         r  uart_tx_inst/r_TX_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_bufg/O
                         net (fo=63, routed)          1.428     4.769    uart_tx_inst/CLK
    SLICE_X36Y83         FDRE                                         r  uart_tx_inst/r_TX_Data_reg[2]/C

Slack:                    inf
  Source:                 bram_inst/o_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx_inst/r_TX_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.342ns  (logic 0.456ns (33.983%)  route 0.886ns (66.017%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE                         0.000     0.000 r  bram_inst/o_data_reg[5]/C
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bram_inst/o_data_reg[5]/Q
                         net (fo=1, routed)           0.886     1.342    uart_tx_inst/D[5]
    SLICE_X37Y83         FDRE                                         r  uart_tx_inst/r_TX_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_bufg/O
                         net (fo=63, routed)          1.428     4.769    uart_tx_inst/CLK
    SLICE_X37Y83         FDRE                                         r  uart_tx_inst/r_TX_Data_reg[5]/C

Slack:                    inf
  Source:                 bram_inst/o_data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx_inst/r_TX_Data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.341ns  (logic 0.456ns (33.993%)  route 0.885ns (66.007%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE                         0.000     0.000 r  bram_inst/o_data_reg[6]/C
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bram_inst/o_data_reg[6]/Q
                         net (fo=1, routed)           0.885     1.341    uart_tx_inst/D[6]
    SLICE_X37Y83         FDRE                                         r  uart_tx_inst/r_TX_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_bufg/O
                         net (fo=63, routed)          1.428     4.769    uart_tx_inst/CLK
    SLICE_X37Y83         FDRE                                         r  uart_tx_inst/r_TX_Data_reg[6]/C

Slack:                    inf
  Source:                 bram_inst/data_ready_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_start_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.234ns  (logic 0.580ns (47.005%)  route 0.654ns (52.995%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE                         0.000     0.000 r  bram_inst/data_ready_reg/C
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  bram_inst/data_ready_reg/Q
                         net (fo=1, routed)           0.654     1.110    bram_inst/data_ready
    SLICE_X36Y87         LUT2 (Prop_lut2_I0_O)        0.124     1.234 r  bram_inst/uart_tx_start_i_1/O
                         net (fo=1, routed)           0.000     1.234    bram_inst_n_2
    SLICE_X36Y87         FDRE                                         r  uart_tx_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_bufg/O
                         net (fo=63, routed)          1.431     4.772    clk_buf
    SLICE_X36Y87         FDRE                                         r  uart_tx_start_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bram_inst/data_ready_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_start_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.401%)  route 0.233ns (55.599%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE                         0.000     0.000 r  bram_inst/data_ready_reg/C
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bram_inst/data_ready_reg/Q
                         net (fo=1, routed)           0.233     0.374    bram_inst/data_ready
    SLICE_X36Y87         LUT2 (Prop_lut2_I0_O)        0.045     0.419 r  bram_inst/uart_tx_start_i_1/O
                         net (fo=1, routed)           0.000     0.419    bram_inst_n_2
    SLICE_X36Y87         FDRE                                         r  uart_tx_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_bufg/O
                         net (fo=63, routed)          0.825     1.953    clk_buf
    SLICE_X36Y87         FDRE                                         r  uart_tx_start_reg/C

Slack:                    inf
  Source:                 bram_inst/o_data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx_inst/r_TX_Data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.657%)  route 0.334ns (70.343%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE                         0.000     0.000 r  bram_inst/o_data_reg[6]/C
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bram_inst/o_data_reg[6]/Q
                         net (fo=1, routed)           0.334     0.475    uart_tx_inst/D[6]
    SLICE_X37Y83         FDRE                                         r  uart_tx_inst/r_TX_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_bufg/O
                         net (fo=63, routed)          0.822     1.950    uart_tx_inst/CLK
    SLICE_X37Y83         FDRE                                         r  uart_tx_inst/r_TX_Data_reg[6]/C

Slack:                    inf
  Source:                 bram_inst/o_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx_inst/r_TX_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.632%)  route 0.335ns (70.368%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE                         0.000     0.000 r  bram_inst/o_data_reg[5]/C
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bram_inst/o_data_reg[5]/Q
                         net (fo=1, routed)           0.335     0.476    uart_tx_inst/D[5]
    SLICE_X37Y83         FDRE                                         r  uart_tx_inst/r_TX_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_bufg/O
                         net (fo=63, routed)          0.822     1.950    uart_tx_inst/CLK
    SLICE_X37Y83         FDRE                                         r  uart_tx_inst/r_TX_Data_reg[5]/C

Slack:                    inf
  Source:                 bram_inst/o_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx_inst/r_TX_Data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.519ns  (logic 0.141ns (27.189%)  route 0.378ns (72.811%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDRE                         0.000     0.000 r  bram_inst/o_data_reg[2]/C
    SLICE_X45Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bram_inst/o_data_reg[2]/Q
                         net (fo=1, routed)           0.378     0.519    uart_tx_inst/D[2]
    SLICE_X36Y83         FDRE                                         r  uart_tx_inst/r_TX_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_bufg/O
                         net (fo=63, routed)          0.822     1.950    uart_tx_inst/CLK
    SLICE_X36Y83         FDRE                                         r  uart_tx_inst/r_TX_Data_reg[2]/C

Slack:                    inf
  Source:                 bram_inst/o_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx_inst/r_TX_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.528ns  (logic 0.141ns (26.719%)  route 0.387ns (73.281%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE                         0.000     0.000 r  bram_inst/o_data_reg[0]/C
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bram_inst/o_data_reg[0]/Q
                         net (fo=1, routed)           0.387     0.528    uart_tx_inst/D[0]
    SLICE_X36Y83         FDRE                                         r  uart_tx_inst/r_TX_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_bufg/O
                         net (fo=63, routed)          0.822     1.950    uart_tx_inst/CLK
    SLICE_X36Y83         FDRE                                         r  uart_tx_inst/r_TX_Data_reg[0]/C

Slack:                    inf
  Source:                 bram_inst/o_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx_inst/r_TX_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.536ns  (logic 0.141ns (26.302%)  route 0.395ns (73.698%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDRE                         0.000     0.000 r  bram_inst/o_data_reg[3]/C
    SLICE_X45Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bram_inst/o_data_reg[3]/Q
                         net (fo=1, routed)           0.395     0.536    uart_tx_inst/D[3]
    SLICE_X37Y83         FDRE                                         r  uart_tx_inst/r_TX_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_bufg/O
                         net (fo=63, routed)          0.822     1.950    uart_tx_inst/CLK
    SLICE_X37Y83         FDRE                                         r  uart_tx_inst/r_TX_Data_reg[3]/C

Slack:                    inf
  Source:                 bram_inst/o_data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx_inst/r_TX_Data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.141ns (25.924%)  route 0.403ns (74.076%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE                         0.000     0.000 r  bram_inst/o_data_reg[4]/C
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bram_inst/o_data_reg[4]/Q
                         net (fo=1, routed)           0.403     0.544    uart_tx_inst/D[4]
    SLICE_X37Y83         FDRE                                         r  uart_tx_inst/r_TX_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_bufg/O
                         net (fo=63, routed)          0.822     1.950    uart_tx_inst/CLK
    SLICE_X37Y83         FDRE                                         r  uart_tx_inst/r_TX_Data_reg[4]/C

Slack:                    inf
  Source:                 bram_inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx_inst/r_TX_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.551ns  (logic 0.141ns (25.597%)  route 0.410ns (74.403%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDRE                         0.000     0.000 r  bram_inst/o_data_reg[1]/C
    SLICE_X41Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bram_inst/o_data_reg[1]/Q
                         net (fo=1, routed)           0.410     0.551    uart_tx_inst/D[1]
    SLICE_X36Y83         FDRE                                         r  uart_tx_inst/r_TX_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_bufg/O
                         net (fo=63, routed)          0.822     1.950    uart_tx_inst/CLK
    SLICE_X36Y83         FDRE                                         r  uart_tx_inst/r_TX_Data_reg[1]/C

Slack:                    inf
  Source:                 bram_inst/o_data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx_inst/r_TX_Data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.556ns  (logic 0.141ns (25.370%)  route 0.415ns (74.630%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDRE                         0.000     0.000 r  bram_inst/o_data_reg[7]/C
    SLICE_X41Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bram_inst/o_data_reg[7]/Q
                         net (fo=1, routed)           0.415     0.556    uart_tx_inst/D[7]
    SLICE_X36Y83         FDRE                                         r  uart_tx_inst/r_TX_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_bufg/O
                         net (fo=63, routed)          0.822     1.950    uart_tx_inst/CLK
    SLICE_X36Y83         FDRE                                         r  uart_tx_inst/r_TX_Data_reg[7]/C





