
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.50
 Yosys 0.18+10 (git sha1 7a7a25778, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Tue May 31 17:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv rom_ctrl_pkg.sv jtag_pkg.sv sha3_pkg.sv top_pkg.sv tlul_pkg.sv ast_pkg.sv entropy_src_pkg.sv edn_pkg.sv keymgr_reg_pkg.sv keymgr_pkg.sv kmac_pkg.sv kmac_reg_pkg.sv lc_ctrl_pkg.sv lc_ctrl_state_pkg.sv otp_ctrl_reg_pkg.sv otp_ctrl_pkg.sv flash_ctrl_reg_pkg.sv flash_ctrl_pkg.sv flash_phy_pkg.sv keccak_2share.sv keccak_round.sv kmac.sv kmac_app.sv kmac_core.sv kmac_entropy.sv kmac_errchk.sv kmac_msgfifo.sv kmac_reg_top.sv kmac_staterd.sv prim_alert_sender.sv prim_arbiter_fixed.sv prim_buf.sv prim_count.sv prim_diff_decode.sv prim_dom_and_2share.sv prim_double_lfsr.sv prim_edn_req.sv prim_fifo_sync.sv prim_flop.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_intr_hw.sv prim_lfsr.sv prim_packer.sv prim_packer_fifo.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_slicer.sv prim_sparse_fsm_flop.sv prim_subreg.sv prim_subreg_arb.sv prim_subreg_ext.sv prim_subreg_shadow.sv prim_sync_reqack.sv sha3.sv sha3pad.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_fifo_sync.sv tlul_err_resp.sv tlul_rsp_intg_gen.sv tlul_socket_1n.sv

yosys> verific -sv prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv rom_ctrl_pkg.sv jtag_pkg.sv sha3_pkg.sv top_pkg.sv tlul_pkg.sv ast_pkg.sv entropy_src_pkg.sv edn_pkg.sv keymgr_reg_pkg.sv keymgr_pkg.sv kmac_pkg.sv kmac_reg_pkg.sv lc_ctrl_pkg.sv lc_ctrl_state_pkg.sv otp_ctrl_reg_pkg.sv otp_ctrl_pkg.sv flash_ctrl_reg_pkg.sv flash_ctrl_pkg.sv flash_phy_pkg.sv keccak_2share.sv keccak_round.sv kmac.sv kmac_app.sv kmac_core.sv kmac_entropy.sv kmac_errchk.sv kmac_msgfifo.sv kmac_reg_top.sv kmac_staterd.sv prim_alert_sender.sv prim_arbiter_fixed.sv prim_buf.sv prim_count.sv prim_diff_decode.sv prim_dom_and_2share.sv prim_double_lfsr.sv prim_edn_req.sv prim_fifo_sync.sv prim_flop.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_intr_hw.sv prim_lfsr.sv prim_packer.sv prim_packer_fifo.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_slicer.sv prim_sparse_fsm_flop.sv prim_subreg.sv prim_subreg_arb.sv prim_subreg_ext.sv prim_subreg_shadow.sv prim_sync_reqack.sv sha3.sv sha3pad.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_fifo_sync.sv tlul_err_resp.sv tlul_rsp_intg_gen.sv tlul_socket_1n.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Tue May 31 17:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:19: parameter 'ALERT_TX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:22: parameter 'ALERT_RX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_cipher_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:23: parameter 'PRINCE_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:28: parameter 'PRINCE_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:33: parameter 'PRINCE_SHIFT_ROWS64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:38: parameter 'PRINCE_SHIFT_ROWS64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:44: parameter 'PRINCE_ROUND_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:58: parameter 'PRINCE_ALPHA_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:61: parameter 'PRINCE_SHIFT_ROWS_CONST0' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:62: parameter 'PRINCE_SHIFT_ROWS_CONST1' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:63: parameter 'PRINCE_SHIFT_ROWS_CONST2' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:64: parameter 'PRINCE_SHIFT_ROWS_CONST3' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:141: parameter 'PRESENT_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:146: parameter 'PRESENT_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:153: parameter 'PRESENT_PERM32' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:162: parameter 'PRESENT_PERM32_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:172: parameter 'PRESENT_PERM64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:189: parameter 'PRESENT_PERM64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:19: parameter 'MuBi4Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:148: parameter 'MuBi8Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:277: parameter 'MuBi12Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:406: parameter 'MuBi16Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_1p_pkg.sv:18: parameter 'RAM_1P_CFG_DEFAULT' declared inside package 'prim_ram_1p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:81: parameter 'Secded2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:82: parameter 'Secded2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:90: parameter 'Secded2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:91: parameter 'Secded2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:99: parameter 'Secded3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:100: parameter 'Secded3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:108: parameter 'Secded6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:109: parameter 'Secded6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:117: parameter 'Secded7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:118: parameter 'Secded7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:126: parameter 'SecdedHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:127: parameter 'SecdedHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:135: parameter 'SecdedHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:136: parameter 'SecdedHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:144: parameter 'SecdedHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:145: parameter 'SecdedHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:153: parameter 'SecdedHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:154: parameter 'SecdedHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:162: parameter 'SecdedInv2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:163: parameter 'SecdedInv2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:171: parameter 'SecdedInv2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:172: parameter 'SecdedInv2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:180: parameter 'SecdedInv3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:181: parameter 'SecdedInv3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:189: parameter 'SecdedInv6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:190: parameter 'SecdedInv6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:198: parameter 'SecdedInv7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:199: parameter 'SecdedInv7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:207: parameter 'SecdedInvHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:208: parameter 'SecdedInvHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:216: parameter 'SecdedInvHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:217: parameter 'SecdedInvHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:225: parameter 'SecdedInvHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:226: parameter 'SecdedInvHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:234: parameter 'SecdedInvHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:235: parameter 'SecdedInvHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_util_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:10: parameter 'NumWkups' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:11: parameter 'NumRstReqs' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:162: parameter 'PWRMGR_INTR_STATE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:163: parameter 'PWRMGR_INTR_ENABLE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:164: parameter 'PWRMGR_INTR_TEST_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:165: parameter 'PWRMGR_CTRL_CFG_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:166: parameter 'PWRMGR_CONTROL_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:167: parameter 'PWRMGR_CFG_CDC_SYNC_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:168: parameter 'PWRMGR_WAKEUP_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:169: parameter 'PWRMGR_WAKEUP_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:170: parameter 'PWRMGR_WAKE_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:171: parameter 'PWRMGR_RESET_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:172: parameter 'PWRMGR_RESET_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:173: parameter 'PWRMGR_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:174: parameter 'PWRMGR_ESCALATE_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:175: parameter 'PWRMGR_WAKE_INFO_CAPTURE_DIS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:176: parameter 'PWRMGR_WAKE_INFO_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:199: parameter 'PWRMGR_PERMIT' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:11: parameter 'ALWAYS_ON_DOMAIN' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:14: parameter 'PowerDomains' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:25: parameter 'NumSwRstReq' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:28: parameter 'HwResetWidth' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:29: parameter 'TotalResetWidth' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:30: parameter 'ResetMainPwrIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:31: parameter 'ResetEscIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:32: parameter 'ResetSwReqIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:54: parameter 'PWR_AST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:62: parameter 'PWR_AST_RSP_SYNC_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:93: parameter 'PWR_RST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:124: parameter 'PWR_OTP_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:141: parameter 'PWR_LC_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:150: parameter 'PWR_FLASH_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:160: parameter 'PWR_CPU_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:165: parameter 'WAKEUPS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:166: parameter 'RSTREQS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'rom_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] rom_ctrl_pkg.sv:8: parameter 'AlertFatal' declared inside package 'rom_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] rom_ctrl_pkg.sv:15: parameter 'PWRMGR_DATA_DEFAULT' declared inside package 'rom_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'jtag_pkg.sv'
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:15: parameter 'JTAG_REQ_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:22: parameter 'JTAG_RSP_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'sha3_pkg.sv'
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:13: parameter 'StateW' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:17: parameter 'FnWidth' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:18: parameter 'CsWidth' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:25: parameter 'MaxFnEncodeSize' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:26: parameter 'MaxCsEncodeSize' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:28: parameter 'NSRegisterSizePre' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:31: parameter 'NSRegisterSize' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:37: parameter 'PrefixSize' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:40: parameter 'PrefixIndexW' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:52: parameter 'MsgWidth' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:53: parameter 'MsgStrbW' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:85: parameter 'KeccakRate' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:93: parameter 'MaxBlockSize' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:95: parameter 'KeccakEntries' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:96: parameter 'KeccakMsgAddrW' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] sha3_pkg.sv:98: parameter 'KeccakCountW' declared inside package 'sha3_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'top_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_pkg.sv'
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:14: parameter 'ArbiterImpl' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:27: parameter 'H2DCmdMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:28: parameter 'H2DCmdIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:29: parameter 'H2DCmdFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:30: parameter 'D2HRspMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:31: parameter 'D2HRspIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:32: parameter 'D2HRspFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:33: parameter 'DataMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:34: parameter 'DataIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:35: parameter 'DataFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:44: parameter 'TL_A_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:84: parameter 'TL_D_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ast_pkg.sv'
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:15: parameter 'NumAlerts' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:16: parameter 'NumIoRails' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:17: parameter 'AsSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:18: parameter 'CgSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:19: parameter 'GdSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:20: parameter 'TsHiSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:21: parameter 'TsLoSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:22: parameter 'FlaSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:23: parameter 'OtpSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:24: parameter 'Ot0Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:25: parameter 'Ot1Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:26: parameter 'Ot2Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:27: parameter 'Ot3Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:28: parameter 'Ot4Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:29: parameter 'Ot5Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:31: parameter 'Lc2HcTrCyc' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:32: parameter 'Hc2LcTrCyc' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:34: parameter 'EntropyStreams' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:35: parameter 'AdcChannels' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:36: parameter 'AdcDataWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:37: parameter 'UsbCalibWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:38: parameter 'Ast2PadOutWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:39: parameter 'Pad2AstInWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:43: parameter 'LfsrWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:46: parameter 'RndCnstLfsrSeedDefault' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:47: parameter 'RndCnstLfsrPermDefault' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:95: parameter 'AST_RST_DEFAULT' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'entropy_src_pkg.sv'
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:13: parameter 'RNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:14: parameter 'CSRNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:15: parameter 'FIPS_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:28: parameter 'ENTROPY_SRC_HW_IF_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:29: parameter 'ENTROPY_SRC_HW_IF_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:42: parameter 'ENTROPY_SRC_RNG_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:43: parameter 'ENTROPY_SRC_RNG_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:62: parameter 'ENTROPY_SRC_XHT_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:63: parameter 'ENTROPY_SRC_XHT_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:12: parameter 'ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:13: parameter 'FIPS_ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:26: parameter 'EDN_REQ_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:27: parameter 'EDN_RSP_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:30: parameter 'EDN_MODE_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'keymgr_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:10: parameter 'NumSaltReg' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:11: parameter 'NumSwBindingReg' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:12: parameter 'NumOutReg' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:13: parameter 'NumKeyVersion' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:14: parameter 'NumAlerts' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:17: parameter 'BlockAw' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:283: parameter 'KEYMGR_INTR_STATE_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:284: parameter 'KEYMGR_INTR_ENABLE_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:285: parameter 'KEYMGR_INTR_TEST_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:286: parameter 'KEYMGR_ALERT_TEST_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:287: parameter 'KEYMGR_CFG_REGWEN_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:288: parameter 'KEYMGR_START_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:289: parameter 'KEYMGR_CONTROL_SHADOWED_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:290: parameter 'KEYMGR_SIDELOAD_CLEAR_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:291: parameter 'KEYMGR_RESEED_INTERVAL_REGWEN_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:292: parameter 'KEYMGR_RESEED_INTERVAL_SHADOWED_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:293: parameter 'KEYMGR_SW_BINDING_REGWEN_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:294: parameter 'KEYMGR_SEALING_SW_BINDING_0_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:295: parameter 'KEYMGR_SEALING_SW_BINDING_1_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:296: parameter 'KEYMGR_SEALING_SW_BINDING_2_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:297: parameter 'KEYMGR_SEALING_SW_BINDING_3_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:298: parameter 'KEYMGR_SEALING_SW_BINDING_4_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:299: parameter 'KEYMGR_SEALING_SW_BINDING_5_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:300: parameter 'KEYMGR_SEALING_SW_BINDING_6_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:301: parameter 'KEYMGR_SEALING_SW_BINDING_7_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:302: parameter 'KEYMGR_ATTEST_SW_BINDING_0_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:303: parameter 'KEYMGR_ATTEST_SW_BINDING_1_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:304: parameter 'KEYMGR_ATTEST_SW_BINDING_2_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:305: parameter 'KEYMGR_ATTEST_SW_BINDING_3_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:306: parameter 'KEYMGR_ATTEST_SW_BINDING_4_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:307: parameter 'KEYMGR_ATTEST_SW_BINDING_5_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:308: parameter 'KEYMGR_ATTEST_SW_BINDING_6_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:309: parameter 'KEYMGR_ATTEST_SW_BINDING_7_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:310: parameter 'KEYMGR_SALT_0_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:311: parameter 'KEYMGR_SALT_1_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:312: parameter 'KEYMGR_SALT_2_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:313: parameter 'KEYMGR_SALT_3_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:314: parameter 'KEYMGR_SALT_4_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:315: parameter 'KEYMGR_SALT_5_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:316: parameter 'KEYMGR_SALT_6_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:317: parameter 'KEYMGR_SALT_7_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:318: parameter 'KEYMGR_KEY_VERSION_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:319: parameter 'KEYMGR_MAX_CREATOR_KEY_VER_REGWEN_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:320: parameter 'KEYMGR_MAX_CREATOR_KEY_VER_SHADOWED_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:321: parameter 'KEYMGR_MAX_OWNER_INT_KEY_VER_REGWEN_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:322: parameter 'KEYMGR_MAX_OWNER_INT_KEY_VER_SHADOWED_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:323: parameter 'KEYMGR_MAX_OWNER_KEY_VER_REGWEN_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:324: parameter 'KEYMGR_MAX_OWNER_KEY_VER_SHADOWED_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:325: parameter 'KEYMGR_SW_SHARE0_OUTPUT_0_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:326: parameter 'KEYMGR_SW_SHARE0_OUTPUT_1_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:327: parameter 'KEYMGR_SW_SHARE0_OUTPUT_2_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:328: parameter 'KEYMGR_SW_SHARE0_OUTPUT_3_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:329: parameter 'KEYMGR_SW_SHARE0_OUTPUT_4_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:330: parameter 'KEYMGR_SW_SHARE0_OUTPUT_5_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:331: parameter 'KEYMGR_SW_SHARE0_OUTPUT_6_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:332: parameter 'KEYMGR_SW_SHARE0_OUTPUT_7_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:333: parameter 'KEYMGR_SW_SHARE1_OUTPUT_0_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:334: parameter 'KEYMGR_SW_SHARE1_OUTPUT_1_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:335: parameter 'KEYMGR_SW_SHARE1_OUTPUT_2_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:336: parameter 'KEYMGR_SW_SHARE1_OUTPUT_3_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:337: parameter 'KEYMGR_SW_SHARE1_OUTPUT_4_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:338: parameter 'KEYMGR_SW_SHARE1_OUTPUT_5_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:339: parameter 'KEYMGR_SW_SHARE1_OUTPUT_6_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:340: parameter 'KEYMGR_SW_SHARE1_OUTPUT_7_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:341: parameter 'KEYMGR_WORKING_STATE_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:342: parameter 'KEYMGR_OP_STATUS_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:343: parameter 'KEYMGR_ERR_CODE_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:344: parameter 'KEYMGR_FAULT_STATUS_OFFSET' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:347: parameter 'KEYMGR_INTR_TEST_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:348: parameter 'KEYMGR_INTR_TEST_OP_DONE_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:349: parameter 'KEYMGR_ALERT_TEST_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:350: parameter 'KEYMGR_ALERT_TEST_FATAL_FAULT_ERR_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:351: parameter 'KEYMGR_ALERT_TEST_RECOV_OPERATION_ERR_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:352: parameter 'KEYMGR_CFG_REGWEN_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:353: parameter 'KEYMGR_CFG_REGWEN_EN_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:354: parameter 'KEYMGR_SW_BINDING_REGWEN_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:355: parameter 'KEYMGR_SW_BINDING_REGWEN_EN_RESVAL' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_reg_pkg.sv:424: parameter 'KEYMGR_PERMIT' declared inside package 'keymgr_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'keymgr_pkg.sv'
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:10: parameter 'KeyWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:11: parameter 'CDIs' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:12: parameter 'CdiWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:13: parameter 'OtbnKeyWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:14: parameter 'DigestWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:15: parameter 'KmacDataIfWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:16: parameter 'KeyMgrStages' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:17: parameter 'SwBindingWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:18: parameter 'SaltWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:19: parameter 'Shares' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:20: parameter 'EdnWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:23: parameter 'HealthStateWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:24: parameter 'DevIdWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:25: parameter 'MaxWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:30: parameter 'RndCnstRevisionSeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:32: parameter 'RndCnstCreatorIdentitySeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:34: parameter 'RndCnstOwnerIntIdentitySeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:36: parameter 'RndCnstOwnerIdentitySeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:38: parameter 'RndCnstSoftOutputSeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:40: parameter 'RndCnstHardOutputSeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:45: parameter 'RndCnstNoneSeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:47: parameter 'RndCnstAesSeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:49: parameter 'RndCnstKmacSeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:51: parameter 'RndCnstOtbnSeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:57: parameter 'LfsrWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:60: parameter 'RndCnstLfsrSeedDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:61: parameter 'RndCnstLfsrPermDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:67: parameter 'RandWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:69: parameter 'RndCnstRandPermDefault' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:75: parameter 'AdvDataWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:76: parameter 'IdDataWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:78: parameter 'GenDataWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:79: parameter 'StageWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:85: parameter 'KDFMaxWidth' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:224: parameter 'HW_KEY_REQ_DEFAULT' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] keymgr_pkg.sv:229: parameter 'OTBN_KEY_REQ_DEFAULT' declared inside package 'keymgr_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'kmac_pkg.sv'
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:8: parameter 'MsgWidth' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:9: parameter 'MsgStrbW' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:28: parameter 'RegIntfWidth' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:29: parameter 'RegLatency' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:30: parameter 'Sha3Latency' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:33: parameter 'BufferCycles' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:34: parameter 'BufferSizeBits' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:37: parameter 'MsgFifoDepth' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:38: parameter 'MsgFifoDepthW' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:40: parameter 'MsgWindowWidth' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:41: parameter 'MsgWindowDepth' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:46: parameter 'MaxKeyLen' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:50: parameter 'MaxEncodedKeyLenW' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:51: parameter 'MaxEncodedKeyLenByte' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:52: parameter 'MaxEncodedKeyLenSize' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:56: parameter 'MaxEncodedKeyW' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:83: parameter 'TimerPrescalerW' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:84: parameter 'EdnWaitTimerW' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:94: parameter 'EntropyLfsrW' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:96: parameter 'RndCnstLfsrPermDefault' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:112: parameter 'NumAppIntf' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:130: parameter 'EncodedStringEmpty' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:131: parameter 'EncodedStringKMAC' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:132: parameter 'NSPrefixW' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:150: parameter 'AppCfg' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:191: parameter 'AppDigestW' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:192: parameter 'AppKeyW' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:214: parameter 'APP_REQ_DEFAULT' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_pkg.sv:220: parameter 'APP_RSP_DEFAULT' declared inside package 'kmac_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'kmac_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:10: parameter 'NumWordsKey' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:11: parameter 'NumWordsPrefix' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:12: parameter 'HashCntW' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:13: parameter 'NumAlerts' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:16: parameter 'BlockAw' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:279: parameter 'KMAC_INTR_STATE_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:280: parameter 'KMAC_INTR_ENABLE_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:281: parameter 'KMAC_INTR_TEST_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:282: parameter 'KMAC_ALERT_TEST_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:283: parameter 'KMAC_CFG_REGWEN_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:284: parameter 'KMAC_CFG_SHADOWED_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:285: parameter 'KMAC_CMD_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:286: parameter 'KMAC_STATUS_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:287: parameter 'KMAC_ENTROPY_PERIOD_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:288: parameter 'KMAC_ENTROPY_REFRESH_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:289: parameter 'KMAC_ENTROPY_SEED_LOWER_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:290: parameter 'KMAC_ENTROPY_SEED_UPPER_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:291: parameter 'KMAC_KEY_SHARE0_0_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:292: parameter 'KMAC_KEY_SHARE0_1_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:293: parameter 'KMAC_KEY_SHARE0_2_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:294: parameter 'KMAC_KEY_SHARE0_3_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:295: parameter 'KMAC_KEY_SHARE0_4_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:296: parameter 'KMAC_KEY_SHARE0_5_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:297: parameter 'KMAC_KEY_SHARE0_6_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:298: parameter 'KMAC_KEY_SHARE0_7_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:299: parameter 'KMAC_KEY_SHARE0_8_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:300: parameter 'KMAC_KEY_SHARE0_9_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:301: parameter 'KMAC_KEY_SHARE0_10_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:302: parameter 'KMAC_KEY_SHARE0_11_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:303: parameter 'KMAC_KEY_SHARE0_12_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:304: parameter 'KMAC_KEY_SHARE0_13_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:305: parameter 'KMAC_KEY_SHARE0_14_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:306: parameter 'KMAC_KEY_SHARE0_15_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:307: parameter 'KMAC_KEY_SHARE1_0_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:308: parameter 'KMAC_KEY_SHARE1_1_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:309: parameter 'KMAC_KEY_SHARE1_2_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:310: parameter 'KMAC_KEY_SHARE1_3_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:311: parameter 'KMAC_KEY_SHARE1_4_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:312: parameter 'KMAC_KEY_SHARE1_5_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:313: parameter 'KMAC_KEY_SHARE1_6_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:314: parameter 'KMAC_KEY_SHARE1_7_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:315: parameter 'KMAC_KEY_SHARE1_8_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:316: parameter 'KMAC_KEY_SHARE1_9_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:317: parameter 'KMAC_KEY_SHARE1_10_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:318: parameter 'KMAC_KEY_SHARE1_11_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:319: parameter 'KMAC_KEY_SHARE1_12_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:320: parameter 'KMAC_KEY_SHARE1_13_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:321: parameter 'KMAC_KEY_SHARE1_14_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:322: parameter 'KMAC_KEY_SHARE1_15_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:323: parameter 'KMAC_KEY_LEN_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:324: parameter 'KMAC_PREFIX_0_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:325: parameter 'KMAC_PREFIX_1_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:326: parameter 'KMAC_PREFIX_2_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:327: parameter 'KMAC_PREFIX_3_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:328: parameter 'KMAC_PREFIX_4_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:329: parameter 'KMAC_PREFIX_5_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:330: parameter 'KMAC_PREFIX_6_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:331: parameter 'KMAC_PREFIX_7_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:332: parameter 'KMAC_PREFIX_8_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:333: parameter 'KMAC_PREFIX_9_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:334: parameter 'KMAC_PREFIX_10_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:335: parameter 'KMAC_ERR_CODE_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:338: parameter 'KMAC_INTR_TEST_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:339: parameter 'KMAC_INTR_TEST_KMAC_DONE_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:340: parameter 'KMAC_INTR_TEST_FIFO_EMPTY_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:341: parameter 'KMAC_INTR_TEST_KMAC_ERR_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:342: parameter 'KMAC_ALERT_TEST_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:343: parameter 'KMAC_ALERT_TEST_FATAL_FAULT_ERR_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:344: parameter 'KMAC_ALERT_TEST_RECOV_OPERATION_ERR_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:345: parameter 'KMAC_CFG_REGWEN_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:346: parameter 'KMAC_CFG_REGWEN_EN_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:347: parameter 'KMAC_CMD_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:348: parameter 'KMAC_STATUS_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:349: parameter 'KMAC_STATUS_SHA3_IDLE_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:350: parameter 'KMAC_STATUS_FIFO_EMPTY_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:351: parameter 'KMAC_STATUS_ALERT_FATAL_FAULT_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:352: parameter 'KMAC_STATUS_ALERT_RECOV_CTRL_UPDATE_ERR_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:353: parameter 'KMAC_KEY_SHARE0_0_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:354: parameter 'KMAC_KEY_SHARE0_1_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:355: parameter 'KMAC_KEY_SHARE0_2_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:356: parameter 'KMAC_KEY_SHARE0_3_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:357: parameter 'KMAC_KEY_SHARE0_4_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:358: parameter 'KMAC_KEY_SHARE0_5_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:359: parameter 'KMAC_KEY_SHARE0_6_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:360: parameter 'KMAC_KEY_SHARE0_7_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:361: parameter 'KMAC_KEY_SHARE0_8_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:362: parameter 'KMAC_KEY_SHARE0_9_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:363: parameter 'KMAC_KEY_SHARE0_10_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:364: parameter 'KMAC_KEY_SHARE0_11_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:365: parameter 'KMAC_KEY_SHARE0_12_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:366: parameter 'KMAC_KEY_SHARE0_13_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:367: parameter 'KMAC_KEY_SHARE0_14_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:368: parameter 'KMAC_KEY_SHARE0_15_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:369: parameter 'KMAC_KEY_SHARE1_0_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:370: parameter 'KMAC_KEY_SHARE1_1_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:371: parameter 'KMAC_KEY_SHARE1_2_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:372: parameter 'KMAC_KEY_SHARE1_3_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:373: parameter 'KMAC_KEY_SHARE1_4_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:374: parameter 'KMAC_KEY_SHARE1_5_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:375: parameter 'KMAC_KEY_SHARE1_6_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:376: parameter 'KMAC_KEY_SHARE1_7_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:377: parameter 'KMAC_KEY_SHARE1_8_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:378: parameter 'KMAC_KEY_SHARE1_9_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:379: parameter 'KMAC_KEY_SHARE1_10_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:380: parameter 'KMAC_KEY_SHARE1_11_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:381: parameter 'KMAC_KEY_SHARE1_12_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:382: parameter 'KMAC_KEY_SHARE1_13_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:383: parameter 'KMAC_KEY_SHARE1_14_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:384: parameter 'KMAC_KEY_SHARE1_15_RESVAL' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:387: parameter 'KMAC_STATE_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:388: parameter 'KMAC_STATE_SIZE' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:389: parameter 'KMAC_MSG_FIFO_OFFSET' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:390: parameter 'KMAC_MSG_FIFO_SIZE' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] kmac_reg_pkg.sv:454: parameter 'KMAC_PERMIT' declared inside package 'kmac_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:13: parameter 'A0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:14: parameter 'A1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:15: parameter 'A2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:16: parameter 'A3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:17: parameter 'A4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:18: parameter 'A5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:19: parameter 'A6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:20: parameter 'A7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:21: parameter 'A8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:22: parameter 'A9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:23: parameter 'A10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:24: parameter 'A11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:26: parameter 'B0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:27: parameter 'B1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:28: parameter 'B2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:29: parameter 'B3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:30: parameter 'B4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:31: parameter 'B5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:32: parameter 'B6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:33: parameter 'B7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:34: parameter 'B8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:35: parameter 'B9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:36: parameter 'B10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:37: parameter 'B11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:40: parameter 'C0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:41: parameter 'C1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:42: parameter 'C2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:43: parameter 'C3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:44: parameter 'C4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:45: parameter 'C5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:46: parameter 'C6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:47: parameter 'C7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:48: parameter 'C8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:49: parameter 'C9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:50: parameter 'C10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:51: parameter 'C11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:52: parameter 'C12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:53: parameter 'C13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:54: parameter 'C14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:55: parameter 'C15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:57: parameter 'D0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:58: parameter 'D1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:59: parameter 'D2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:60: parameter 'D3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:61: parameter 'D4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:62: parameter 'D5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:63: parameter 'D6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:64: parameter 'D7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:65: parameter 'D8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:66: parameter 'D9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:67: parameter 'D10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:68: parameter 'D11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:69: parameter 'D12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:70: parameter 'D13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:71: parameter 'D14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:72: parameter 'D15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:75: parameter 'E0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:76: parameter 'F0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:82: parameter 'LcValueWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:83: parameter 'LcTokenWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:84: parameter 'NumLcStateValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:85: parameter 'LcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:86: parameter 'NumLcCountValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:87: parameter 'LcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:88: parameter 'NumLcStates' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:89: parameter 'DecLcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:90: parameter 'DecLcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:91: parameter 'LcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:92: parameter 'DecLcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:172: parameter 'NumTokens' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:173: parameter 'TokenIdxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:191: parameter 'TxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:199: parameter 'LC_TX_DEFAULT' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:201: parameter 'RmaSeedWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:204: parameter 'LcKeymgrDivWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:263: parameter 'TransTokenIdxMatrix' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_state_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:19: parameter 'LcValueWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:21: parameter 'NumLcStateValues' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:22: parameter 'LcStateWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:23: parameter 'NumLcStates' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:24: parameter 'DecLcStateWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:26: parameter 'DecLcStateNumRep' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:27: parameter 'ExtDecLcStateWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:29: parameter 'NumLcCountValues' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:30: parameter 'LcCountWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:31: parameter 'NumLcCountStates' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:32: parameter 'DecLcCountWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:37: parameter 'NumLcIdStates' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:38: parameter 'DecLcIdStateWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:40: parameter 'DecLcIdStateNumRep' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:41: parameter 'ExtDecLcIdStateWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:91: parameter 'A0' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:92: parameter 'B0' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:94: parameter 'A1' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:95: parameter 'B1' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:97: parameter 'A2' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:98: parameter 'B2' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:100: parameter 'A3' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:101: parameter 'B3' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:103: parameter 'A4' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:104: parameter 'B4' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:106: parameter 'A5' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:107: parameter 'B5' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:109: parameter 'A6' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:110: parameter 'B6' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:112: parameter 'A7' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:113: parameter 'B7' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:115: parameter 'A8' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:116: parameter 'B8' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:118: parameter 'A9' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:119: parameter 'B9' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:121: parameter 'A10' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:122: parameter 'B10' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:124: parameter 'A11' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:125: parameter 'B11' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:127: parameter 'A12' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:128: parameter 'B12' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:130: parameter 'A13' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:131: parameter 'B13' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:133: parameter 'A14' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:134: parameter 'B14' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:136: parameter 'A15' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:137: parameter 'B15' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:139: parameter 'A16' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:140: parameter 'B16' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:142: parameter 'A17' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:143: parameter 'B17' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:145: parameter 'A18' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:146: parameter 'B18' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:148: parameter 'A19' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:149: parameter 'B19' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:154: parameter 'C0' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:155: parameter 'D0' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:157: parameter 'C1' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:158: parameter 'D1' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:160: parameter 'C2' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:161: parameter 'D2' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:163: parameter 'C3' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:164: parameter 'D3' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:166: parameter 'C4' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:167: parameter 'D4' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:169: parameter 'C5' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:170: parameter 'D5' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:172: parameter 'C6' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:173: parameter 'D6' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:175: parameter 'C7' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:176: parameter 'D7' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:178: parameter 'C8' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:179: parameter 'D8' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:181: parameter 'C9' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:182: parameter 'D9' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:184: parameter 'C10' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:185: parameter 'D10' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:187: parameter 'C11' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:188: parameter 'D11' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:190: parameter 'C12' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:191: parameter 'D12' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:193: parameter 'C13' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:194: parameter 'D13' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:196: parameter 'C14' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:197: parameter 'D14' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:199: parameter 'C15' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:200: parameter 'D15' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:202: parameter 'C16' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:203: parameter 'D16' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:205: parameter 'C17' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:206: parameter 'D17' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:208: parameter 'C18' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:209: parameter 'D18' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:211: parameter 'C19' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:212: parameter 'D19' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:214: parameter 'C20' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:215: parameter 'D20' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:217: parameter 'C21' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:218: parameter 'D21' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:220: parameter 'C22' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:221: parameter 'D22' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:223: parameter 'C23' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:224: parameter 'D23' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:227: parameter 'ZRO' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:335: parameter 'LcTokenWidth' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:338: parameter 'AllZeroToken' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:341: parameter 'RndCnstRawUnlockToken' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:344: parameter 'AllZeroTokenHashed' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_state_pkg.sv:347: parameter 'RndCnstRawUnlockTokenHashed' declared inside package 'lc_ctrl_state_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'otp_ctrl_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:10: parameter 'NumSramKeyReqSlots' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:11: parameter 'OtpByteAddrWidth' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:12: parameter 'NumErrorEntries' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:13: parameter 'NumDaiWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:14: parameter 'NumDigestWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:15: parameter 'NumSwCfgWindowWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:16: parameter 'NumDebugWindowWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:17: parameter 'NumPart' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:18: parameter 'VendorTestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:19: parameter 'VendorTestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:20: parameter 'ScratchOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:21: parameter 'ScratchSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:22: parameter 'VendorTestDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:23: parameter 'VendorTestDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:24: parameter 'CreatorSwCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:25: parameter 'CreatorSwCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:26: parameter 'CreatorSwCfgAstCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:27: parameter 'CreatorSwCfgAstCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:28: parameter 'CreatorSwCfgAstInitEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:29: parameter 'CreatorSwCfgAstInitEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:30: parameter 'CreatorSwCfgRomExtSkuOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:31: parameter 'CreatorSwCfgRomExtSkuSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:32: parameter 'CreatorSwCfgUseSwRsaVerifyOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:33: parameter 'CreatorSwCfgUseSwRsaVerifySize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:34: parameter 'CreatorSwCfgKeyIsValidOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:35: parameter 'CreatorSwCfgKeyIsValidSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:36: parameter 'CreatorSwCfgFlashDataDefaultCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:37: parameter 'CreatorSwCfgFlashDataDefaultCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:38: parameter 'CreatorSwCfgFlashInfoBootDataCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:39: parameter 'CreatorSwCfgFlashInfoBootDataCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:40: parameter 'CreatorSwCfgRngEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:41: parameter 'CreatorSwCfgRngEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:42: parameter 'CreatorSwCfgDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:43: parameter 'CreatorSwCfgDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:44: parameter 'OwnerSwCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:45: parameter 'OwnerSwCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:46: parameter 'RomErrorReportingOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:47: parameter 'RomErrorReportingSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:48: parameter 'RomBootstrapEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:49: parameter 'RomBootstrapEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:50: parameter 'RomFaultResponseOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:51: parameter 'RomFaultResponseSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:52: parameter 'RomAlertClassEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:53: parameter 'RomAlertClassEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:54: parameter 'RomAlertEscalationOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:55: parameter 'RomAlertEscalationSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:56: parameter 'RomAlertClassificationOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:57: parameter 'RomAlertClassificationSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:58: parameter 'RomLocalAlertClassificationOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:59: parameter 'RomLocalAlertClassificationSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:60: parameter 'RomAlertAccumThreshOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:61: parameter 'RomAlertAccumThreshSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:62: parameter 'RomAlertTimeoutCyclesOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:63: parameter 'RomAlertTimeoutCyclesSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:64: parameter 'RomAlertPhaseCyclesOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:65: parameter 'RomAlertPhaseCyclesSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:66: parameter 'OwnerSwCfgDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:67: parameter 'OwnerSwCfgDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:68: parameter 'HwCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:69: parameter 'HwCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:70: parameter 'DeviceIdOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:71: parameter 'DeviceIdSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:72: parameter 'ManufStateOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:73: parameter 'ManufStateSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:74: parameter 'EnSramIfetchOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:75: parameter 'EnSramIfetchSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:76: parameter 'EnCsrngSwAppReadOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:77: parameter 'EnCsrngSwAppReadSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:78: parameter 'EnEntropySrcFwReadOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:79: parameter 'EnEntropySrcFwReadSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:80: parameter 'EnEntropySrcFwOverOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:81: parameter 'EnEntropySrcFwOverSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:82: parameter 'HwCfgDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:83: parameter 'HwCfgDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:84: parameter 'Secret0Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:85: parameter 'Secret0Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:86: parameter 'TestUnlockTokenOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:87: parameter 'TestUnlockTokenSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:88: parameter 'TestExitTokenOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:89: parameter 'TestExitTokenSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:90: parameter 'Secret0DigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:91: parameter 'Secret0DigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:92: parameter 'Secret1Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:93: parameter 'Secret1Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:94: parameter 'FlashAddrKeySeedOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:95: parameter 'FlashAddrKeySeedSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:96: parameter 'FlashDataKeySeedOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:97: parameter 'FlashDataKeySeedSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:98: parameter 'SramDataKeySeedOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:99: parameter 'SramDataKeySeedSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:100: parameter 'Secret1DigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:101: parameter 'Secret1DigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:102: parameter 'Secret2Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:103: parameter 'Secret2Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:104: parameter 'RmaTokenOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:105: parameter 'RmaTokenSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:106: parameter 'CreatorRootKeyShare0Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:107: parameter 'CreatorRootKeyShare0Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:108: parameter 'CreatorRootKeyShare1Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:109: parameter 'CreatorRootKeyShare1Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:110: parameter 'Secret2DigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:111: parameter 'Secret2DigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:112: parameter 'LifeCycleOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:113: parameter 'LifeCycleSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:114: parameter 'LcTransitionCntOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:115: parameter 'LcTransitionCntSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:116: parameter 'LcStateOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:117: parameter 'LcStateSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:118: parameter 'NumAlerts' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:121: parameter 'CoreAw' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:122: parameter 'PrimAw' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:370: parameter 'OTP_CTRL_INTR_STATE_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:371: parameter 'OTP_CTRL_INTR_ENABLE_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:372: parameter 'OTP_CTRL_INTR_TEST_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:373: parameter 'OTP_CTRL_ALERT_TEST_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:374: parameter 'OTP_CTRL_STATUS_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:375: parameter 'OTP_CTRL_ERR_CODE_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:376: parameter 'OTP_CTRL_DIRECT_ACCESS_REGWEN_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:377: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:378: parameter 'OTP_CTRL_DIRECT_ACCESS_ADDRESS_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:379: parameter 'OTP_CTRL_DIRECT_ACCESS_WDATA_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:380: parameter 'OTP_CTRL_DIRECT_ACCESS_WDATA_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:381: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:382: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:383: parameter 'OTP_CTRL_CHECK_TRIGGER_REGWEN_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:384: parameter 'OTP_CTRL_CHECK_TRIGGER_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:385: parameter 'OTP_CTRL_CHECK_REGWEN_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:386: parameter 'OTP_CTRL_CHECK_TIMEOUT_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:387: parameter 'OTP_CTRL_INTEGRITY_CHECK_PERIOD_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:388: parameter 'OTP_CTRL_CONSISTENCY_CHECK_PERIOD_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:389: parameter 'OTP_CTRL_VENDOR_TEST_READ_LOCK_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:390: parameter 'OTP_CTRL_CREATOR_SW_CFG_READ_LOCK_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:391: parameter 'OTP_CTRL_OWNER_SW_CFG_READ_LOCK_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:392: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:393: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:394: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:395: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:396: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:397: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:398: parameter 'OTP_CTRL_HW_CFG_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:399: parameter 'OTP_CTRL_HW_CFG_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:400: parameter 'OTP_CTRL_SECRET0_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:401: parameter 'OTP_CTRL_SECRET0_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:402: parameter 'OTP_CTRL_SECRET1_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:403: parameter 'OTP_CTRL_SECRET1_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:404: parameter 'OTP_CTRL_SECRET2_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:405: parameter 'OTP_CTRL_SECRET2_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:408: parameter 'OTP_CTRL_INTR_TEST_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:409: parameter 'OTP_CTRL_INTR_TEST_OTP_OPERATION_DONE_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:410: parameter 'OTP_CTRL_INTR_TEST_OTP_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:411: parameter 'OTP_CTRL_ALERT_TEST_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:412: parameter 'OTP_CTRL_ALERT_TEST_FATAL_MACRO_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:413: parameter 'OTP_CTRL_ALERT_TEST_FATAL_CHECK_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:414: parameter 'OTP_CTRL_ALERT_TEST_FATAL_BUS_INTEG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:415: parameter 'OTP_CTRL_STATUS_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:416: parameter 'OTP_CTRL_STATUS_VENDOR_TEST_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:417: parameter 'OTP_CTRL_STATUS_CREATOR_SW_CFG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:418: parameter 'OTP_CTRL_STATUS_OWNER_SW_CFG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:419: parameter 'OTP_CTRL_STATUS_HW_CFG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:420: parameter 'OTP_CTRL_STATUS_SECRET0_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:421: parameter 'OTP_CTRL_STATUS_SECRET1_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:422: parameter 'OTP_CTRL_STATUS_SECRET2_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:423: parameter 'OTP_CTRL_STATUS_LIFE_CYCLE_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:424: parameter 'OTP_CTRL_STATUS_DAI_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:425: parameter 'OTP_CTRL_STATUS_LCI_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:426: parameter 'OTP_CTRL_STATUS_TIMEOUT_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:427: parameter 'OTP_CTRL_STATUS_LFSR_FSM_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:428: parameter 'OTP_CTRL_STATUS_SCRAMBLING_FSM_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:429: parameter 'OTP_CTRL_STATUS_KEY_DERIV_FSM_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:430: parameter 'OTP_CTRL_STATUS_BUS_INTEG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:431: parameter 'OTP_CTRL_STATUS_DAI_IDLE_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:432: parameter 'OTP_CTRL_STATUS_CHECK_PENDING_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:433: parameter 'OTP_CTRL_ERR_CODE_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:434: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:435: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:436: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_2_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:437: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_3_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:438: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_4_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:439: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_5_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:440: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_6_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:441: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_7_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:442: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_8_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:443: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_9_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:444: parameter 'OTP_CTRL_DIRECT_ACCESS_REGWEN_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:445: parameter 'OTP_CTRL_DIRECT_ACCESS_REGWEN_DIRECT_ACCESS_REGWEN_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:446: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:447: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_RD_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:448: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_WR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:449: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_DIGEST_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:450: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:451: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_0_DIRECT_ACCESS_RDATA_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:452: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:453: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_1_DIRECT_ACCESS_RDATA_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:454: parameter 'OTP_CTRL_CHECK_TRIGGER_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:455: parameter 'OTP_CTRL_CHECK_TRIGGER_INTEGRITY_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:456: parameter 'OTP_CTRL_CHECK_TRIGGER_CONSISTENCY_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:457: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:458: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_0_VENDOR_TEST_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:459: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:460: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_1_VENDOR_TEST_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:461: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:462: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_CREATOR_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:463: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:464: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_CREATOR_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:465: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:466: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_0_OWNER_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:467: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:468: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_1_OWNER_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:469: parameter 'OTP_CTRL_HW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:470: parameter 'OTP_CTRL_HW_CFG_DIGEST_0_HW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:471: parameter 'OTP_CTRL_HW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:472: parameter 'OTP_CTRL_HW_CFG_DIGEST_1_HW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:473: parameter 'OTP_CTRL_SECRET0_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:474: parameter 'OTP_CTRL_SECRET0_DIGEST_0_SECRET0_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:475: parameter 'OTP_CTRL_SECRET0_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:476: parameter 'OTP_CTRL_SECRET0_DIGEST_1_SECRET0_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:477: parameter 'OTP_CTRL_SECRET1_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:478: parameter 'OTP_CTRL_SECRET1_DIGEST_0_SECRET1_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:479: parameter 'OTP_CTRL_SECRET1_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:480: parameter 'OTP_CTRL_SECRET1_DIGEST_1_SECRET1_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:481: parameter 'OTP_CTRL_SECRET2_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:482: parameter 'OTP_CTRL_SECRET2_DIGEST_0_SECRET2_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:483: parameter 'OTP_CTRL_SECRET2_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:484: parameter 'OTP_CTRL_SECRET2_DIGEST_1_SECRET2_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:487: parameter 'OTP_CTRL_SW_CFG_WINDOW_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:488: parameter 'OTP_CTRL_SW_CFG_WINDOW_SIZE' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:531: parameter 'OTP_CTRL_CORE_PERMIT' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'otp_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:17: parameter 'OtpTestCtrlWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:18: parameter 'OtpTestStatusWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:19: parameter 'OtpTestVectWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:22: parameter 'EdnDataWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:24: parameter 'NumPartWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:26: parameter 'SwWindowAddrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:29: parameter 'LfsrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:32: parameter 'LfsrUsageThreshold' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:42: parameter 'DaiCmdWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:49: parameter 'DeviceIdWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:52: parameter 'ManufStateWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:60: parameter 'OtpWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:61: parameter 'OtpAddrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:62: parameter 'OtpDepth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:63: parameter 'OtpSizeWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:64: parameter 'OtpErrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:65: parameter 'OtpPwrSeqWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:66: parameter 'OtpIfWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:68: parameter 'OtpAddrShift' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:85: parameter 'ScrmblKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:86: parameter 'ScrmblBlockWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:88: parameter 'NumPresentRounds' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:89: parameter 'ScrmblBlockHalfWords' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:133: parameter 'OTP_LC_DATA_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:180: parameter 'FlashKeySeedWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:181: parameter 'SramKeySeedWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:182: parameter 'KeyMgrKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:183: parameter 'FlashKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:184: parameter 'SramKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:185: parameter 'SramNonceWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:186: parameter 'OtbnKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:187: parameter 'OtbnNonceWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:200: parameter 'OTP_KEYMGR_KEY_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:229: parameter 'FLASH_OTP_KEY_RSP_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:245: parameter 'SRAM_OTP_KEY_RSP_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'flash_ctrl_reg_pkg.sv'
VERIFIC-WARNING [VERI-2271] flash_ctrl_reg_pkg.sv:23: overflow of 32-bit signed integer 2724870391; using -1570096905 instead
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:10: parameter 'RegNumBanks' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:11: parameter 'RegPagesPerBank' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:12: parameter 'RegBusPgmResBytes' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:13: parameter 'RegPageWidth' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:14: parameter 'RegBankWidth' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:15: parameter 'NumRegions' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:16: parameter 'NumInfos0' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:17: parameter 'NumInfos1' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:18: parameter 'NumInfos2' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:19: parameter 'WordsPerPage' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:20: parameter 'BytesPerWord' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:21: parameter 'BytesPerPage' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:22: parameter 'BytesPerBank' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:23: parameter 'ExecEn' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:24: parameter 'NumAlerts' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:27: parameter 'CoreAw' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:28: parameter 'PrimAw' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:29: parameter 'MemAw' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:776: parameter 'FLASH_CTRL_INTR_STATE_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:777: parameter 'FLASH_CTRL_INTR_ENABLE_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:778: parameter 'FLASH_CTRL_INTR_TEST_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:779: parameter 'FLASH_CTRL_ALERT_TEST_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:780: parameter 'FLASH_CTRL_DIS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:781: parameter 'FLASH_CTRL_EXEC_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:782: parameter 'FLASH_CTRL_INIT_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:783: parameter 'FLASH_CTRL_CTRL_REGWEN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:784: parameter 'FLASH_CTRL_CONTROL_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:785: parameter 'FLASH_CTRL_ADDR_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:786: parameter 'FLASH_CTRL_PROG_TYPE_EN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:787: parameter 'FLASH_CTRL_ERASE_SUSPEND_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:788: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:789: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:790: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:791: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:792: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:793: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:794: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:795: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:796: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:797: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:798: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:799: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:800: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:801: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:802: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:803: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:804: parameter 'FLASH_CTRL_DEFAULT_REGION_SHADOWED_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:805: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:806: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:807: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:808: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:809: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:810: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:811: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:812: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:813: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_8_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:814: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_9_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:815: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:816: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:817: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:818: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:819: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:820: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:821: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:822: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:823: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_8_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:824: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_9_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:825: parameter 'FLASH_CTRL_BANK0_INFO1_REGWEN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:826: parameter 'FLASH_CTRL_BANK0_INFO1_PAGE_CFG_SHADOWED_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:827: parameter 'FLASH_CTRL_BANK0_INFO2_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:828: parameter 'FLASH_CTRL_BANK0_INFO2_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:829: parameter 'FLASH_CTRL_BANK0_INFO2_PAGE_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:830: parameter 'FLASH_CTRL_BANK0_INFO2_PAGE_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:831: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:832: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:833: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:834: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:835: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:836: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:837: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:838: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:839: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_8_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:840: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_9_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:841: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:842: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:843: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:844: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:845: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:846: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:847: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:848: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:849: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_8_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:850: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_9_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:851: parameter 'FLASH_CTRL_BANK1_INFO1_REGWEN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:852: parameter 'FLASH_CTRL_BANK1_INFO1_PAGE_CFG_SHADOWED_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:853: parameter 'FLASH_CTRL_BANK1_INFO2_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:854: parameter 'FLASH_CTRL_BANK1_INFO2_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:855: parameter 'FLASH_CTRL_BANK1_INFO2_PAGE_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:856: parameter 'FLASH_CTRL_BANK1_INFO2_PAGE_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:857: parameter 'FLASH_CTRL_BANK_CFG_REGWEN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:858: parameter 'FLASH_CTRL_MP_BANK_CFG_SHADOWED_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:859: parameter 'FLASH_CTRL_OP_STATUS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:860: parameter 'FLASH_CTRL_STATUS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:861: parameter 'FLASH_CTRL_ERR_CODE_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:862: parameter 'FLASH_CTRL_FAULT_STATUS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:863: parameter 'FLASH_CTRL_ERR_ADDR_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:864: parameter 'FLASH_CTRL_ECC_SINGLE_ERR_CNT_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:865: parameter 'FLASH_CTRL_ECC_SINGLE_ERR_ADDR_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:866: parameter 'FLASH_CTRL_ECC_SINGLE_ERR_ADDR_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:867: parameter 'FLASH_CTRL_PHY_ALERT_CFG_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:868: parameter 'FLASH_CTRL_PHY_STATUS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:869: parameter 'FLASH_CTRL_SCRATCH_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:870: parameter 'FLASH_CTRL_FIFO_LVL_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:871: parameter 'FLASH_CTRL_FIFO_RST_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:874: parameter 'FLASH_CTRL_INTR_TEST_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:875: parameter 'FLASH_CTRL_INTR_TEST_PROG_EMPTY_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:876: parameter 'FLASH_CTRL_INTR_TEST_PROG_LVL_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:877: parameter 'FLASH_CTRL_INTR_TEST_RD_FULL_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:878: parameter 'FLASH_CTRL_INTR_TEST_RD_LVL_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:879: parameter 'FLASH_CTRL_INTR_TEST_OP_DONE_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:880: parameter 'FLASH_CTRL_INTR_TEST_CORR_ERR_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:881: parameter 'FLASH_CTRL_ALERT_TEST_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:882: parameter 'FLASH_CTRL_ALERT_TEST_RECOV_ERR_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:883: parameter 'FLASH_CTRL_ALERT_TEST_FATAL_ERR_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:884: parameter 'FLASH_CTRL_CTRL_REGWEN_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:885: parameter 'FLASH_CTRL_CTRL_REGWEN_EN_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:888: parameter 'FLASH_CTRL_PROG_FIFO_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:889: parameter 'FLASH_CTRL_PROG_FIFO_SIZE' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:890: parameter 'FLASH_CTRL_RD_FIFO_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:891: parameter 'FLASH_CTRL_RD_FIFO_SIZE' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:994: parameter 'FLASH_CTRL_CORE_PERMIT' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'flash_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:11: parameter 'NumBanks' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:12: parameter 'PagesPerBank' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:13: parameter 'BusPgmResBytes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:16: parameter 'DataWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:17: parameter 'MetaDataWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:18: parameter 'InfoTypes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:23: parameter 'InfoTypeSize' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:28: parameter 'InfosPerBank' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:33: parameter 'WordsPerPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:34: parameter 'BusWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:35: parameter 'MpRegions' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:36: parameter 'FifoDepth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:37: parameter 'InfoTypesWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:40: parameter 'DataByteWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:41: parameter 'BankW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:42: parameter 'InfoPageW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:43: parameter 'PageW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:44: parameter 'WordW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:45: parameter 'AddrW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:46: parameter 'BankAddrW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:47: parameter 'AllPagesW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:51: parameter 'BusBytes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:52: parameter 'BusByteWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:53: parameter 'WidthMultiple' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:55: parameter 'BusPgmRes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:56: parameter 'BusPgmResWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:57: parameter 'BusWordsPerPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:58: parameter 'BusWordW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:59: parameter 'BusAddrW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:60: parameter 'BusAddrByteW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:61: parameter 'BusBankAddrW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:62: parameter 'PhyAddrStart' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:66: parameter 'FifoDepthW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:69: parameter 'DataPartitionEndAddr' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:75: parameter 'InfoPartitionEndAddr' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:87: parameter 'SeedWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:88: parameter 'KeyWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:89: parameter 'EdnWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:95: parameter 'LfsrWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:98: parameter 'RndCnstLfsrSeedDefault' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:99: parameter 'RndCnstLfsrPermDefault' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:207: parameter 'NumSeeds' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:208: parameter 'SeedBank' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:209: parameter 'SeedInfoSel' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:210: parameter 'CreatorSeedIdx' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:211: parameter 'OwnerSeedIdx' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:212: parameter 'CreatorInfoPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:213: parameter 'OwnerInfoPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:214: parameter 'IsolatedInfoPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:217: parameter 'SeedInfoPageSel' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:230: parameter 'IsolatedPageSel' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:236: parameter 'HwInfoRules' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:237: parameter 'HwDataRules' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:239: parameter 'CfgAllowRead' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:249: parameter 'CfgAllowReadProgErase' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:259: parameter 'HwInfoPageAttr' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:291: parameter 'HwDataAttr' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:312: parameter 'RndCnstAddrKeyDefault' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:314: parameter 'RndCnstDataKeyDefault' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:334: parameter 'ProgTypes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:392: parameter 'FLASH_REQ_DEFAULT' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:438: parameter 'FLASH_RSP_DEFAULT' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:463: parameter 'WipeEntries' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:464: parameter 'RmaWipeEntries' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:512: parameter 'KEYMGR_FLASH_DEFAULT' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'flash_phy_pkg.sv'
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:11: parameter 'NumBanks' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:12: parameter 'InfosPerBank' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:13: parameter 'PagesPerBank' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:14: parameter 'WordsPerPage' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:15: parameter 'BankW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:16: parameter 'PageW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:17: parameter 'WordW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:18: parameter 'BankAddrW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:19: parameter 'DataWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:20: parameter 'EccWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:21: parameter 'MetaDataWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:22: parameter 'WidthMultiple' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:23: parameter 'NumBuf' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:24: parameter 'RspOrderDepth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:26: parameter 'PlainIntgWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:27: parameter 'PlainDataWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:29: parameter 'FullDataWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:30: parameter 'InfoTypes' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:31: parameter 'InfoTypesWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:34: parameter 'BusWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:35: parameter 'BusBankAddrW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:36: parameter 'BusWordW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:37: parameter 'ProgTypes' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:40: parameter 'AddrBitsRemain' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:44: parameter 'LsbAddrBit' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:45: parameter 'WordSelW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:49: parameter 'KeySize' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:50: parameter 'GfMultCycles' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:52: parameter 'CipherCycles' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:76: parameter 'RspOrderFifoWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'keccak_2share.sv'
VERIFIC-WARNING [VERI-1199] keccak_2share.sv:288: parameter 'ThetaIndexX1' becomes localparam in 'keccak_2share' with formal parameter declaration list
VERIFIC-WARNING [VERI-1199] keccak_2share.sv:289: parameter 'ThetaIndexX2' becomes localparam in 'keccak_2share' with formal parameter declaration list
VERIFIC-WARNING [VERI-1199] keccak_2share.sv:373: parameter 'ChiIndexX1' becomes localparam in 'keccak_2share' with formal parameter declaration list
VERIFIC-WARNING [VERI-1199] keccak_2share.sv:374: parameter 'ChiIndexX2' becomes localparam in 'keccak_2share' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'keccak_round.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'kmac.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'kmac_app.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'kmac_core.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'kmac_entropy.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'kmac_errchk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'kmac_msgfifo.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'kmac_reg_top.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'kmac_staterd.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_sender.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_arbiter_fixed.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_buf.sv'
VERIFIC-WARNING [VERI-1199] prim_buf.sv:24: parameter 'Impl' becomes localparam in 'prim_buf' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_diff_decode.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_dom_and_2share.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_double_lfsr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_edn_req.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop.sv'
VERIFIC-WARNING [VERI-1199] prim_flop.sv:30: parameter 'Impl' becomes localparam in 'prim_flop' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_intr_hw.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lfsr.sv'
VERIFIC-WARNING [VERI-1818] prim_lfsr.sv:31: initial value of parameter 'StatePerm' is omitted
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_packer.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_packer_fifo.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_slicer.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sparse_fsm_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_arb.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_ext.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_shadow.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sync_reqack.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'sha3.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'sha3pad.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_reg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_sram.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_cmd_intg_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err_resp.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_rsp_intg_gen.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_socket_1n.sv'

yosys> synth_rs -top kmac -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.59

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top kmac

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-WARNING [VERI-1927] tlul_fifo_sync.sv:57: port 'depth' remains unconnected for this instance
VERIFIC-WARNING [VERI-1927] tlul_fifo_sync.sv:89: port 'depth' remains unconnected for this instance
VERIFIC-INFO [VERI-1018] kmac.sv:8: compiling module 'kmac'
VERIFIC-INFO [VERI-1018] prim_intr_hw.sv:10: compiling module 'prim_intr_hw'
VERIFIC-INFO [VERI-1018] prim_sparse_fsm_flop.sv:6: compiling module 'prim_sparse_fsm_flop(StateEnumT=kmac_st_e_kmac,Width=6,ResetValue=6'b01000)'
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop(Width=6,ResetValue=6'b01000)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=6,ResetValue=6'b01000)'
VERIFIC-INFO [VERI-1018] kmac_core.sv:8: compiling module 'kmac_core(EnMasking=1'b1)'
VERIFIC-INFO [VERI-1018] prim_sparse_fsm_flop.sv:6: compiling module 'prim_sparse_fsm_flop(StateEnumT=kmac_st_e_kmac_core(EnMasking=1'b1),Width=5,ResetValue=5'b01100)'
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop(Width=5,ResetValue=5'b01100)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=5,ResetValue=5'b01100)'
VERIFIC-INFO [VERI-1018] prim_slicer.sv:9: compiling module 'prim_slicer(InW=552,OutW=64,IndexW=5)'
VERIFIC-INFO [VERI-1018] prim_count.sv:36: compiling module 'prim_count(Width=5,OutSelDnCnt=1'b0,CntStyle=DupCnt_prim_count_pkg)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf(Width=5)'
VERIFIC-INFO [VERI-1018] prim_generic_buf.sv:6: compiling module 'prim_generic_buf'
VERIFIC-WARNING [VERI-1330] prim_count.sv:98: actual bit length 5 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] prim_count.sv:99: actual bit length 5 differs from formal bit length 1 for port 'out_o'
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop(Width=5,ResetValue=5'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=5,ResetValue=5'b0)'
VERIFIC-WARNING [VERI-1330] prim_count.sv:98: actual bit length 5 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] prim_count.sv:99: actual bit length 5 differs from formal bit length 1 for port 'out_o'
VERIFIC-INFO [VERI-1018] sha3.sv:10: compiling module 'sha3(EnMasking=1'b1,ReuseShare=1'b0)'
VERIFIC-INFO [VERI-1018] prim_sparse_fsm_flop.sv:6: compiling module 'prim_sparse_fsm_flop(StateEnumT=sha3_st_sparse_e_sha3_pkg,Width=6,ResetValue=6'b101100)'
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop(Width=6,ResetValue=6'b101100)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=6,ResetValue=6'b101100)'
VERIFIC-INFO [VERI-1018] sha3pad.sv:8: compiling module 'sha3pad(EnMasking=1)'
VERIFIC-INFO [VERI-2571] sha3pad.sv:503: extracting RAM for identifier 'funcpad_merged'
VERIFIC-INFO [VERI-1018] prim_slicer.sv:9: compiling module 'prim_slicer(InW=368,OutW=64,IndexW=5)'
VERIFIC-INFO [VERI-1018] keccak_round.sv:9: compiling module 'keccak_round(EnMasking=1'b1)'
VERIFIC-INFO [VERI-1018] prim_sparse_fsm_flop.sv:6: compiling module 'prim_sparse_fsm_flop(StateEnumT=keccak_st_e_keccak_round(EnMasking=1'b1),Width=6,ResetValue=6'b100010)'
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop(Width=6,ResetValue=6'b100010)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=6,ResetValue=6'b100010)'
VERIFIC-INFO [VERI-1018] keccak_2share.sv:8: compiling module 'keccak_2share(EnMasking=1'b1)'
VERIFIC-INFO [VERI-1018] prim_dom_and_2share.sv:27: compiling module 'prim_dom_and_2share(DW=320)'
VERIFIC-INFO [VERI-1018] prim_count.sv:36: compiling module 'prim_count(Width=5,OutSelDnCnt=1'b0,CntStyle=CrossCnt_prim_count_pkg)'
VERIFIC-WARNING [VERI-1330] prim_count.sv:98: actual bit length 5 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] prim_count.sv:99: actual bit length 5 differs from formal bit length 1 for port 'out_o'
VERIFIC-INFO [VERI-1018] tlul_adapter_sram.sv:13: compiling module 'tlul_adapter_sram(SramAw=9,ErrOnRead=1'b1)'
VERIFIC-INFO [VERI-1018] tlul_err.sv:7: compiling module 'tlul_err'
VERIFIC-WARNING [VERI-1209] tlul_err.sv:44: expression size 32 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101,Pass=1'b0,Depth=32'b01)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b0101,Pass=1'b0,Depth=32'b01)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b0100001,Depth=32'b01)'
VERIFIC-INFO [VERI-1018] kmac_app.sv:8: compiling module 'kmac_app(EnMasking=1'b1)'
VERIFIC-INFO [VERI-1018] prim_arbiter_fixed.sv:15: compiling module 'prim_arbiter_fixed(N=3,DW=1,EnDataPort=1'b0)'
VERIFIC-INFO [VERI-1018] prim_sparse_fsm_flop.sv:6: compiling module 'prim_sparse_fsm_flop(StateEnumT=st_e_kmac_app(EnMasking=1'b1),Width=10,ResetValue=10'b1011011010)'
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop(Width=10,ResetValue=10'b1011011010)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=10,ResetValue=10'b1011011010)'
VERIFIC-INFO [VERI-1018] kmac_msgfifo.sv:10: compiling module 'kmac_msgfifo(MsgDepth=10)'
VERIFIC-INFO [VERI-1018] prim_packer.sv:8: compiling module 'prim_packer(InW=64,OutW=64,HintByteData=1)'
VERIFIC-WARNING [VERI-1209] prim_packer.sv:66: expression size 32 truncated to fit in target size 8
VERIFIC-WARNING [VERI-1209] prim_packer.sv:68: expression size 32 truncated to fit in target size 8
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01001000,Depth=32'b01010)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] kmac_staterd.sv:8: compiling module 'kmac_staterd(EnMasking=1'b1)'
VERIFIC-INFO [VERI-1018] tlul_adapter_sram.sv:13: compiling module 'tlul_adapter_sram(SramAw=7,ErrOnWrite=1'b1)'
VERIFIC-INFO [VERI-1018] prim_slicer.sv:9: compiling module 'prim_slicer(InW=1600,OutW=32,IndexW=6)'
VERIFIC-INFO [VERI-1018] kmac_errchk.sv:44: compiling module 'kmac_errchk'
VERIFIC-INFO [VERI-1018] prim_sparse_fsm_flop.sv:6: compiling module 'prim_sparse_fsm_flop(StateEnumT=st_e_kmac_errchk,Width=6,ResetValue=6'b01101)'
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop(Width=6,ResetValue=6'b01101)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=6,ResetValue=6'b01101)'
VERIFIC-INFO [VERI-1018] prim_edn_req.sv:15: compiling module 'prim_edn_req(OutWidth=64)'
VERIFIC-INFO [VERI-1018] prim_sync_reqack.sv:26: compiling module 'prim_sync_reqack'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_packer_fifo.sv:43: compiling module 'prim_packer_fifo(OutW=64)'
VERIFIC-WARNING [VERI-1209] prim_packer_fifo.sv:96: expression size 3 truncated to fit in target size 2
VERIFIC-INFO [VERI-1018] kmac_entropy.sv:8: compiling module 'kmac_entropy(RndCnstLfsrPerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011)'
VERIFIC-INFO [VERI-1018] prim_double_lfsr.sv:9: compiling module 'prim_double_lfsr(LfsrDw=32'b01000000,EntropyDw=32'b01000000,StateOutDw=32'b01000000,StatePermEn=1'b1,StatePerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011,NonLinearOut=1'b1)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf(Width=32'b010000010)'
VERIFIC-WARNING [VERI-1330] prim_double_lfsr.sv:48: actual bit length 130 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] prim_double_lfsr.sv:49: actual bit length 130 differs from formal bit length 1 for port 'out_o'
VERIFIC-INFO [VERI-1018] prim_lfsr.sv:28: compiling module 'prim_lfsr(StatePerm=-1890659541,LfsrDw=32'b01000000,EntropyDw=32'b01000000,StateOutDw=32'b01000000,DefaultSeed=64'b01,CustomCoeffs=64'b0)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf(Width=32'b01000000)'
VERIFIC-WARNING [VERI-1330] prim_double_lfsr.sv:78: actual bit length 64 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] prim_double_lfsr.sv:79: actual bit length 64 differs from formal bit length 1 for port 'out_o'
VERIFIC-WARNING [VERI-1330] prim_double_lfsr.sv:48: actual bit length 130 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] prim_double_lfsr.sv:49: actual bit length 130 differs from formal bit length 1 for port 'out_o'
VERIFIC-WARNING [VERI-1330] prim_double_lfsr.sv:78: actual bit length 64 differs from formal bit length 1 for port 'in_i'
VERIFIC-WARNING [VERI-1330] prim_double_lfsr.sv:79: actual bit length 64 differs from formal bit length 1 for port 'out_o'
VERIFIC-INFO [VERI-1018] prim_sparse_fsm_flop.sv:6: compiling module 'prim_sparse_fsm_flop(StateEnumT=rand_st_e_kmac_entropy(RndCnstLfsrPerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011),Width=10,ResetValue=10'b1101110011)'
VERIFIC-INFO [VERI-1018] prim_flop.sv:16: compiling module 'prim_flop(Width=10,ResetValue=10'b1101110011)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(Width=10,ResetValue=10'b1101110011)'
VERIFIC-INFO [VERI-1018] kmac_reg_top.sv:8: compiling module 'kmac_reg_top'
VERIFIC-INFO [VERI-1018] tlul_cmd_intg_chk.sv:3: compiling module 'tlul_cmd_intg_chk'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_dec.sv:7: compiling module 'prim_secded_inv_64_57_dec'
VERIFIC-INFO [VERI-1018] tlul_data_integ_dec.sv:10: compiling module 'tlul_data_integ_dec'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_dec.sv:7: compiling module 'prim_secded_inv_39_32_dec'
VERIFIC-INFO [VERI-1018] tlul_rsp_intg_gen.sv:9: compiling module 'tlul_rsp_intg_gen'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_enc.sv:7: compiling module 'prim_secded_inv_64_57_enc'
VERIFIC-INFO [VERI-1018] tlul_data_integ_enc.sv:10: compiling module 'tlul_data_integ_enc'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_enc.sv:7: compiling module 'prim_secded_inv_39_32_enc'
VERIFIC-INFO [VERI-1018] tlul_socket_1n.sv:35: compiling module 'tlul_socket_1n(N=32'b011,DReqPass=3'b111,DRspPass=3'b111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=12'b0,DRspDepth=12'b0)'
VERIFIC-INFO [VERI-1018] tlul_fifo_sync.sv:9: compiling module 'tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101101,Depth=32'b0)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01000001,Depth=32'b0)'
VERIFIC-INFO [VERI-1018] tlul_fifo_sync.sv:9: compiling module 'tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101100,Depth=32'b0)'
VERIFIC-INFO [VERI-1018] tlul_err_resp.sv:6: compiling module 'tlul_err_resp'
VERIFIC-INFO [VERI-1018] tlul_adapter_reg.sv:10: compiling module 'tlul_adapter_reg(RegAw=12)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01)'
VERIFIC-INFO [VERI-1018] prim_subreg_shadow.sv:8: compiling module 'prim_subreg_shadow(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_arb.sv:3: compiling module 'prim_subreg_arb(DW=1,SWACCESS=SwAccessRW_prim_subreg_pkg)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1)'
VERIFIC-INFO [VERI-1018] prim_subreg_shadow.sv:8: compiling module 'prim_subreg_shadow(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_arb.sv:3: compiling module 'prim_subreg_arb(DW=3,SWACCESS=SwAccessRW_prim_subreg_pkg)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b111)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_shadow.sv:8: compiling module 'prim_subreg_shadow(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_arb.sv:3: compiling module 'prim_subreg_arb(DW=2,SWACCESS=SwAccessRW_prim_subreg_pkg)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b11)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b0100)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b0101)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=10,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=10'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=10,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=10'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=3,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=3'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0)'
VERIFIC-INFO [VERI-1018] prim_alert_sender.sv:32: compiling module 'prim_alert_sender(IsFatal=0)'
VERIFIC-INFO [VERI-1018] prim_diff_decode.sv:19: compiling module 'prim_diff_decode(AsyncOn=1'b1)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf'
VERIFIC-INFO [VERI-1018] prim_alert_sender.sv:32: compiling module 'prim_alert_sender(IsFatal=1)'
Importing module kmac.
Importing module kmac_app(EnMasking=1'b1).
Importing module kmac_core(EnMasking=1'b1).
Importing module kmac_entropy(RndCnstLfsrPerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011).
Importing module kmac_errchk.
Importing module kmac_msgfifo(MsgDepth=10).
Importing module kmac_reg_top.
Importing module kmac_staterd(EnMasking=1'b1).
Importing module prim_alert_sender(IsFatal=0).
Importing module prim_alert_sender(IsFatal=1).
Importing module prim_arbiter_fixed(N=3,DW=1,EnDataPort=1'b0).
Importing module prim_buf.
Importing module prim_count(Width=5,OutSelDnCnt=1'b0,CntStyle=DupCnt_prim_count_pkg).
Importing module prim_buf(Width=5).
Importing module prim_diff_decode(AsyncOn=1'b1).
Importing module prim_double_lfsr(LfsrDw=32'b01000000,EntropyDw=32'b01000000,StateOutDw=32'b01000000,StatePermEn=1'b1,StatePerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011,NonLinearOut=1'b1).
Importing module prim_buf(Width=32'b01000000).
Importing module prim_buf(Width=32'b010000010).
Importing module prim_edn_req(OutWidth=64).
Importing module prim_fifo_sync(Width=32'b01001000,Depth=32'b01010).
Importing module prim_flop(Width=5,ResetValue=5'b0).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_buf.
Importing module prim_generic_flop(Width=5,ResetValue=5'b0).
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_generic_flop(ResetValue=1'b0).
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_flop(ResetValue=1'b1).
Importing module prim_intr_hw.
Importing module prim_lfsr(StatePerm=-1890659541,LfsrDw=32'b01000000,EntropyDw=32'b01000000,StateOutDw=32'b01000000,DefaultSeed=64'b01,CustomCoeffs=64'b0).
Importing module prim_packer(InW=64,OutW=64,HintByteData=1).
Importing module prim_packer_fifo(OutW=64).
Importing module prim_slicer(InW=1600,OutW=32,IndexW=6).
Importing module prim_slicer(InW=552,OutW=64,IndexW=5).
Importing module prim_sparse_fsm_flop(StateEnumT=kmac_st_e_kmac,Width=6,ResetValue=6'b01000).
Importing module prim_flop(Width=6,ResetValue=6'b01000).
Importing module prim_generic_flop(Width=6,ResetValue=6'b01000).
Importing module prim_sparse_fsm_flop(StateEnumT=kmac_st_e_kmac_core(EnMasking=1'b1),Width=5,ResetValue=5'b01100).
Importing module prim_flop(Width=5,ResetValue=5'b01100).
Importing module prim_generic_flop(Width=5,ResetValue=5'b01100).
Importing module prim_sparse_fsm_flop(StateEnumT=rand_st_e_kmac_entropy(RndCnstLfsrPerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011),Width=10,ResetValue=10'b1101110011).
Importing module prim_flop(Width=10,ResetValue=10'b1101110011).
Importing module prim_generic_flop(Width=10,ResetValue=10'b1101110011).
Importing module prim_sparse_fsm_flop(StateEnumT=st_e_kmac_app(EnMasking=1'b1),Width=10,ResetValue=10'b1011011010).
Importing module prim_flop(Width=10,ResetValue=10'b1011011010).
Importing module prim_generic_flop(Width=10,ResetValue=10'b1011011010).
Importing module prim_sparse_fsm_flop(StateEnumT=st_e_kmac_errchk,Width=6,ResetValue=6'b01101).
Importing module prim_flop(Width=6,ResetValue=6'b01101).
Importing module prim_generic_flop(Width=6,ResetValue=6'b01101).
Importing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=10,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=10'b0).
Importing module prim_subreg(DW=10,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=10'b0).
Importing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
Importing module prim_subreg(DW=3,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=3'b0).
Importing module prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0).
Importing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
Importing module prim_subreg_ext.
Importing module prim_subreg_ext(DW=32'b01).
Importing module prim_subreg_ext(DW=32'b0100).
Importing module prim_subreg_ext(DW=32'b0101).
Importing module prim_subreg_shadow(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1).
Importing module prim_subreg_arb(DW=1,SWACCESS=SwAccessRW_prim_subreg_pkg).
Importing module prim_subreg_shadow(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0).
Importing module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0).
Importing module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b11).
Importing module prim_subreg_arb(DW=2,SWACCESS=SwAccessRW_prim_subreg_pkg).
Importing module prim_subreg_shadow(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
Importing module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
Importing module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b111).
Importing module prim_subreg_arb(DW=3,SWACCESS=SwAccessRW_prim_subreg_pkg).
Importing module prim_sync_reqack.
Importing module prim_flop_2sync(Width=1).
Importing module sha3(EnMasking=1'b1,ReuseShare=1'b0).
Importing module keccak_round(EnMasking=1'b1).
Importing module keccak_2share(EnMasking=1'b1).
Importing module prim_count(Width=5,OutSelDnCnt=1'b0,CntStyle=CrossCnt_prim_count_pkg).
Importing module prim_dom_and_2share(DW=320).
Importing module prim_sparse_fsm_flop(StateEnumT=keccak_st_e_keccak_round(EnMasking=1'b1),Width=6,ResetValue=6'b100010).
Importing module prim_flop(Width=6,ResetValue=6'b100010).
Importing module prim_generic_flop(Width=6,ResetValue=6'b100010).
Importing module prim_sparse_fsm_flop(StateEnumT=sha3_st_sparse_e_sha3_pkg,Width=6,ResetValue=6'b101100).
Importing module prim_flop(Width=6,ResetValue=6'b101100).
Importing module prim_generic_flop(Width=6,ResetValue=6'b101100).
Importing module sha3pad(EnMasking=1).
Importing module prim_slicer(InW=368,OutW=64,IndexW=5).
Importing module tlul_adapter_reg(RegAw=12).
Importing module tlul_adapter_sram(SramAw=7,ErrOnWrite=1'b1).
Importing module prim_fifo_sync(Width=32'b0100001,Depth=32'b01).
Importing module prim_fifo_sync(Width=32'b0101,Pass=1'b0,Depth=32'b01).
Importing module prim_fifo_sync(Width=32'b01101,Pass=1'b0,Depth=32'b01).
Importing module tlul_adapter_sram(SramAw=9,ErrOnRead=1'b1).
Importing module tlul_cmd_intg_chk.
Importing module prim_secded_inv_64_57_dec.
Importing module tlul_data_integ_dec.
Importing module prim_secded_inv_39_32_dec.
Importing module tlul_err.
Importing module tlul_rsp_intg_gen.
Importing module prim_secded_inv_64_57_enc.
Importing module tlul_data_integ_enc.
Importing module prim_secded_inv_39_32_enc.
Importing module tlul_socket_1n(N=32'b011,DReqPass=3'b111,DRspPass=3'b111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=12'b0,DRspDepth=12'b0).
Importing module tlul_err_resp.
Importing module tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0).
Importing module prim_fifo_sync(Width=32'b01000001,Depth=32'b0).
Importing module prim_fifo_sync(Width=32'b01101100,Depth=32'b0).
Importing module tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010).
Importing module prim_fifo_sync(Width=32'b01101101,Depth=32'b0).

3.3.1. Analyzing design hierarchy..
Top module:  \kmac
Used module:     \prim_alert_sender(IsFatal=1)
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                     \prim_generic_flop(ResetValue=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \prim_alert_sender(IsFatal=0)
Used module:     \kmac_reg_top
Used module:         \prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg(DW=3,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=3'b0)
Used module:         \prim_subreg_ext
Used module:         \prim_subreg(DW=10,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=10'b0)
Used module:         \prim_subreg(DW=10,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=10'b0)
Used module:         \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg_ext(DW=32'b0101)
Used module:         \prim_subreg_ext(DW=32'b0100)
Used module:         \prim_subreg_shadow(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:             \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:             \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1)
Used module:             \prim_subreg_arb(DW=1,SWACCESS=SwAccessRW_prim_subreg_pkg)
Used module:         \prim_subreg_shadow(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0)
Used module:             \prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0)
Used module:             \prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b11)
Used module:             \prim_subreg_arb(DW=2,SWACCESS=SwAccessRW_prim_subreg_pkg)
Used module:         \prim_subreg_shadow(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)
Used module:             \prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)
Used module:             \prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b111)
Used module:             \prim_subreg_arb(DW=3,SWACCESS=SwAccessRW_prim_subreg_pkg)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \tlul_adapter_reg(RegAw=12)
Used module:             \tlul_err
Used module:         \tlul_socket_1n(N=32'b011,DReqPass=3'b111,DRspPass=3'b111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=12'b0,DRspDepth=12'b0)
Used module:             \tlul_err_resp
Used module:             \tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01000001,Depth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01101100,Depth=32'b0)
Used module:             \tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010)
Used module:                 \prim_fifo_sync(Width=32'b01101101,Depth=32'b0)
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Used module:     \kmac_entropy(RndCnstLfsrPerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011)
Used module:         \prim_sparse_fsm_flop(StateEnumT=rand_st_e_kmac_entropy(RndCnstLfsrPerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011),Width=10,ResetValue=10'b1101110011)
Used module:             \prim_flop(Width=10,ResetValue=10'b1101110011)
Used module:                 \prim_generic_flop(Width=10,ResetValue=10'b1101110011)
Used module:         \prim_double_lfsr(LfsrDw=32'b01000000,EntropyDw=32'b01000000,StateOutDw=32'b01000000,StatePermEn=1'b1,StatePerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011,NonLinearOut=1'b1)
Used module:             \prim_buf(Width=32'b01000000)
Used module:             \prim_lfsr(StatePerm=-1890659541,LfsrDw=32'b01000000,EntropyDw=32'b01000000,StateOutDw=32'b01000000,DefaultSeed=64'b01,CustomCoeffs=64'b0)
Used module:             \prim_buf(Width=32'b010000010)
Used module:     \prim_edn_req(OutWidth=64)
Used module:         \prim_packer_fifo(OutW=64)
Used module:         \prim_sync_reqack
Used module:             \prim_flop_2sync(Width=1)
Used module:     \kmac_errchk
Used module:         \prim_sparse_fsm_flop(StateEnumT=st_e_kmac_errchk,Width=6,ResetValue=6'b01101)
Used module:             \prim_flop(Width=6,ResetValue=6'b01101)
Used module:                 \prim_generic_flop(Width=6,ResetValue=6'b01101)
Used module:     \kmac_staterd(EnMasking=1'b1)
Used module:         \prim_slicer(InW=1600,OutW=32,IndexW=6)
Used module:         \tlul_adapter_sram(SramAw=7,ErrOnWrite=1'b1)
Used module:             \prim_fifo_sync(Width=32'b0100001,Depth=32'b01)
Used module:             \prim_fifo_sync(Width=32'b0101,Pass=1'b0,Depth=32'b01)
Used module:             \prim_fifo_sync(Width=32'b01101,Pass=1'b0,Depth=32'b01)
Used module:     \kmac_msgfifo(MsgDepth=10)
Used module:         \prim_fifo_sync(Width=32'b01001000,Depth=32'b01010)
Used module:         \prim_packer(InW=64,OutW=64,HintByteData=1)
Used module:     \kmac_app(EnMasking=1'b1)
Used module:         \prim_sparse_fsm_flop(StateEnumT=st_e_kmac_app(EnMasking=1'b1),Width=10,ResetValue=10'b1011011010)
Used module:             \prim_flop(Width=10,ResetValue=10'b1011011010)
Used module:                 \prim_generic_flop(Width=10,ResetValue=10'b1011011010)
Used module:         \prim_arbiter_fixed(N=3,DW=1,EnDataPort=1'b0)
Used module:     \tlul_adapter_sram(SramAw=9,ErrOnRead=1'b1)
Used module:     \sha3(EnMasking=1'b1,ReuseShare=1'b0)
Used module:         \keccak_round(EnMasking=1'b1)
Used module:             \prim_count(Width=5,OutSelDnCnt=1'b0,CntStyle=CrossCnt_prim_count_pkg)
Used module:                 \prim_flop(Width=5,ResetValue=5'b0)
Used module:                     \prim_generic_flop(Width=5,ResetValue=5'b0)
Used module:                 \prim_buf(Width=5)
Used module:             \keccak_2share(EnMasking=1'b1)
Used module:                 \prim_dom_and_2share(DW=320)
Used module:             \prim_sparse_fsm_flop(StateEnumT=keccak_st_e_keccak_round(EnMasking=1'b1),Width=6,ResetValue=6'b100010)
Used module:                 \prim_flop(Width=6,ResetValue=6'b100010)
Used module:                     \prim_generic_flop(Width=6,ResetValue=6'b100010)
Used module:         \sha3pad(EnMasking=1)
Used module:             \prim_slicer(InW=368,OutW=64,IndexW=5)
Used module:         \prim_sparse_fsm_flop(StateEnumT=sha3_st_sparse_e_sha3_pkg,Width=6,ResetValue=6'b101100)
Used module:             \prim_flop(Width=6,ResetValue=6'b101100)
Used module:                 \prim_generic_flop(Width=6,ResetValue=6'b101100)
Used module:     \kmac_core(EnMasking=1'b1)
Used module:         \prim_count(Width=5,OutSelDnCnt=1'b0,CntStyle=DupCnt_prim_count_pkg)
Used module:         \prim_slicer(InW=552,OutW=64,IndexW=5)
Used module:         \prim_sparse_fsm_flop(StateEnumT=kmac_st_e_kmac_core(EnMasking=1'b1),Width=5,ResetValue=5'b01100)
Used module:             \prim_flop(Width=5,ResetValue=5'b01100)
Used module:                 \prim_generic_flop(Width=5,ResetValue=5'b01100)
Used module:     \prim_sparse_fsm_flop(StateEnumT=kmac_st_e_kmac,Width=6,ResetValue=6'b01000)
Used module:         \prim_flop(Width=6,ResetValue=6'b01000)
Used module:             \prim_generic_flop(Width=6,ResetValue=6'b01000)
Used module:     \prim_intr_hw

3.3.2. Analyzing design hierarchy..
Top module:  \kmac
Used module:     \prim_alert_sender(IsFatal=1)
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                     \prim_generic_flop(ResetValue=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \prim_alert_sender(IsFatal=0)
Used module:     \kmac_reg_top
Used module:         \prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg(DW=3,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=3'b0)
Used module:         \prim_subreg_ext
Used module:         \prim_subreg(DW=10,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=10'b0)
Used module:         \prim_subreg(DW=10,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=10'b0)
Used module:         \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg_ext(DW=32'b0101)
Used module:         \prim_subreg_ext(DW=32'b0100)
Used module:         \prim_subreg_shadow(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:             \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:             \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1)
Used module:             \prim_subreg_arb(DW=1,SWACCESS=SwAccessRW_prim_subreg_pkg)
Used module:         \prim_subreg_shadow(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0)
Used module:             \prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0)
Used module:             \prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b11)
Used module:             \prim_subreg_arb(DW=2,SWACCESS=SwAccessRW_prim_subreg_pkg)
Used module:         \prim_subreg_shadow(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)
Used module:             \prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)
Used module:             \prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b111)
Used module:             \prim_subreg_arb(DW=3,SWACCESS=SwAccessRW_prim_subreg_pkg)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \tlul_adapter_reg(RegAw=12)
Used module:             \tlul_err
Used module:         \tlul_socket_1n(N=32'b011,DReqPass=3'b111,DRspPass=3'b111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=12'b0,DRspDepth=12'b0)
Used module:             \tlul_err_resp
Used module:             \tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01000001,Depth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01101100,Depth=32'b0)
Used module:             \tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010)
Used module:                 \prim_fifo_sync(Width=32'b01101101,Depth=32'b0)
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Used module:     \kmac_entropy(RndCnstLfsrPerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011)
Used module:         \prim_sparse_fsm_flop(StateEnumT=rand_st_e_kmac_entropy(RndCnstLfsrPerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011),Width=10,ResetValue=10'b1101110011)
Used module:             \prim_flop(Width=10,ResetValue=10'b1101110011)
Used module:                 \prim_generic_flop(Width=10,ResetValue=10'b1101110011)
Used module:         \prim_double_lfsr(LfsrDw=32'b01000000,EntropyDw=32'b01000000,StateOutDw=32'b01000000,StatePermEn=1'b1,StatePerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011,NonLinearOut=1'b1)
Used module:             \prim_buf(Width=32'b01000000)
Used module:             \prim_lfsr(StatePerm=-1890659541,LfsrDw=32'b01000000,EntropyDw=32'b01000000,StateOutDw=32'b01000000,DefaultSeed=64'b01,CustomCoeffs=64'b0)
Used module:             \prim_buf(Width=32'b010000010)
Used module:     \prim_edn_req(OutWidth=64)
Used module:         \prim_packer_fifo(OutW=64)
Used module:         \prim_sync_reqack
Used module:             \prim_flop_2sync(Width=1)
Used module:     \kmac_errchk
Used module:         \prim_sparse_fsm_flop(StateEnumT=st_e_kmac_errchk,Width=6,ResetValue=6'b01101)
Used module:             \prim_flop(Width=6,ResetValue=6'b01101)
Used module:                 \prim_generic_flop(Width=6,ResetValue=6'b01101)
Used module:     \kmac_staterd(EnMasking=1'b1)
Used module:         \prim_slicer(InW=1600,OutW=32,IndexW=6)
Used module:         \tlul_adapter_sram(SramAw=7,ErrOnWrite=1'b1)
Used module:             \prim_fifo_sync(Width=32'b0100001,Depth=32'b01)
Used module:             \prim_fifo_sync(Width=32'b0101,Pass=1'b0,Depth=32'b01)
Used module:             \prim_fifo_sync(Width=32'b01101,Pass=1'b0,Depth=32'b01)
Used module:     \kmac_msgfifo(MsgDepth=10)
Used module:         \prim_fifo_sync(Width=32'b01001000,Depth=32'b01010)
Used module:         \prim_packer(InW=64,OutW=64,HintByteData=1)
Used module:     \kmac_app(EnMasking=1'b1)
Used module:         \prim_sparse_fsm_flop(StateEnumT=st_e_kmac_app(EnMasking=1'b1),Width=10,ResetValue=10'b1011011010)
Used module:             \prim_flop(Width=10,ResetValue=10'b1011011010)
Used module:                 \prim_generic_flop(Width=10,ResetValue=10'b1011011010)
Used module:         \prim_arbiter_fixed(N=3,DW=1,EnDataPort=1'b0)
Used module:     \tlul_adapter_sram(SramAw=9,ErrOnRead=1'b1)
Used module:     \sha3(EnMasking=1'b1,ReuseShare=1'b0)
Used module:         \keccak_round(EnMasking=1'b1)
Used module:             \prim_count(Width=5,OutSelDnCnt=1'b0,CntStyle=CrossCnt_prim_count_pkg)
Used module:                 \prim_flop(Width=5,ResetValue=5'b0)
Used module:                     \prim_generic_flop(Width=5,ResetValue=5'b0)
Used module:                 \prim_buf(Width=5)
Used module:             \keccak_2share(EnMasking=1'b1)
Used module:                 \prim_dom_and_2share(DW=320)
Used module:             \prim_sparse_fsm_flop(StateEnumT=keccak_st_e_keccak_round(EnMasking=1'b1),Width=6,ResetValue=6'b100010)
Used module:                 \prim_flop(Width=6,ResetValue=6'b100010)
Used module:                     \prim_generic_flop(Width=6,ResetValue=6'b100010)
Used module:         \sha3pad(EnMasking=1)
Used module:             \prim_slicer(InW=368,OutW=64,IndexW=5)
Used module:         \prim_sparse_fsm_flop(StateEnumT=sha3_st_sparse_e_sha3_pkg,Width=6,ResetValue=6'b101100)
Used module:             \prim_flop(Width=6,ResetValue=6'b101100)
Used module:                 \prim_generic_flop(Width=6,ResetValue=6'b101100)
Used module:     \kmac_core(EnMasking=1'b1)
Used module:         \prim_count(Width=5,OutSelDnCnt=1'b0,CntStyle=DupCnt_prim_count_pkg)
Used module:         \prim_slicer(InW=552,OutW=64,IndexW=5)
Used module:         \prim_sparse_fsm_flop(StateEnumT=kmac_st_e_kmac_core(EnMasking=1'b1),Width=5,ResetValue=5'b01100)
Used module:             \prim_flop(Width=5,ResetValue=5'b01100)
Used module:                 \prim_generic_flop(Width=5,ResetValue=5'b01100)
Used module:     \prim_sparse_fsm_flop(StateEnumT=kmac_st_e_kmac,Width=6,ResetValue=6'b01000)
Used module:         \prim_flop(Width=6,ResetValue=6'b01000)
Used module:             \prim_generic_flop(Width=6,ResetValue=6'b01000)
Used module:     \prim_intr_hw
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_fifo_sync(Width=32'b01101101,Depth=32'b0).
Optimizing module tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010).
Optimizing module prim_fifo_sync(Width=32'b01101100,Depth=32'b0).
Optimizing module prim_fifo_sync(Width=32'b01000001,Depth=32'b0).
Optimizing module tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0).
Optimizing module tlul_err_resp.
<suppressed ~10 debug messages>
Optimizing module tlul_socket_1n(N=32'b011,DReqPass=3'b111,DRspPass=3'b111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=12'b0,DRspDepth=12'b0).
<suppressed ~8 debug messages>
Optimizing module prim_secded_inv_39_32_enc.
Optimizing module tlul_data_integ_enc.
Optimizing module prim_secded_inv_64_57_enc.
Optimizing module tlul_rsp_intg_gen.
Optimizing module tlul_err.
<suppressed ~1 debug messages>
Optimizing module prim_secded_inv_39_32_dec.
Optimizing module tlul_data_integ_dec.
Optimizing module prim_secded_inv_64_57_dec.
Optimizing module tlul_cmd_intg_chk.
<suppressed ~1 debug messages>
Optimizing module tlul_adapter_sram(SramAw=9,ErrOnRead=1'b1).
<suppressed ~2 debug messages>
Optimizing module prim_fifo_sync(Width=32'b01101,Pass=1'b0,Depth=32'b01).
<suppressed ~3 debug messages>
Optimizing module prim_fifo_sync(Width=32'b0101,Pass=1'b0,Depth=32'b01).
<suppressed ~3 debug messages>
Optimizing module prim_fifo_sync(Width=32'b0100001,Depth=32'b01).
<suppressed ~3 debug messages>
Optimizing module tlul_adapter_sram(SramAw=7,ErrOnWrite=1'b1).
<suppressed ~2 debug messages>
Optimizing module tlul_adapter_reg(RegAw=12).
<suppressed ~11 debug messages>
Optimizing module prim_slicer(InW=368,OutW=64,IndexW=5).
Optimizing module sha3pad(EnMasking=1).
<suppressed ~13 debug messages>
Optimizing module prim_generic_flop(Width=6,ResetValue=6'b101100).
<suppressed ~2 debug messages>
Optimizing module prim_flop(Width=6,ResetValue=6'b101100).
Optimizing module prim_sparse_fsm_flop(StateEnumT=sha3_st_sparse_e_sha3_pkg,Width=6,ResetValue=6'b101100).
Optimizing module prim_generic_flop(Width=6,ResetValue=6'b100010).
<suppressed ~2 debug messages>
Optimizing module prim_flop(Width=6,ResetValue=6'b100010).
Optimizing module prim_sparse_fsm_flop(StateEnumT=keccak_st_e_keccak_round(EnMasking=1'b1),Width=6,ResetValue=6'b100010).
Optimizing module prim_dom_and_2share(DW=320).
<suppressed ~3 debug messages>
Optimizing module prim_count(Width=5,OutSelDnCnt=1'b0,CntStyle=CrossCnt_prim_count_pkg).
<suppressed ~4 debug messages>
Optimizing module keccak_2share(EnMasking=1'b1).
Optimizing module keccak_round(EnMasking=1'b1).
<suppressed ~5 debug messages>
Optimizing module sha3(EnMasking=1'b1,ReuseShare=1'b0).
<suppressed ~3 debug messages>
Optimizing module prim_flop_2sync(Width=1).
Optimizing module prim_sync_reqack.
<suppressed ~4 debug messages>
Optimizing module prim_subreg_arb(DW=3,SWACCESS=SwAccessRW_prim_subreg_pkg).
Optimizing module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b111).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg_shadow(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
<suppressed ~1 debug messages>
Optimizing module prim_subreg_arb(DW=2,SWACCESS=SwAccessRW_prim_subreg_pkg).
Optimizing module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b11).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg_shadow(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0).
<suppressed ~1 debug messages>
Optimizing module prim_subreg_arb(DW=1,SWACCESS=SwAccessRW_prim_subreg_pkg).
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1).
<suppressed ~2 debug messages>
Optimizing module prim_subreg_shadow(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~1 debug messages>
Optimizing module prim_subreg_ext(DW=32'b0101).
Optimizing module prim_subreg_ext(DW=32'b0100).
Optimizing module prim_subreg_ext(DW=32'b01).
Optimizing module prim_subreg_ext.
Optimizing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=3,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=3'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=10,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=10'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=10,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=10'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_generic_flop(Width=6,ResetValue=6'b01101).
<suppressed ~2 debug messages>
Optimizing module prim_flop(Width=6,ResetValue=6'b01101).
Optimizing module prim_sparse_fsm_flop(StateEnumT=st_e_kmac_errchk,Width=6,ResetValue=6'b01101).
Optimizing module prim_generic_flop(Width=10,ResetValue=10'b1011011010).
<suppressed ~2 debug messages>
Optimizing module prim_flop(Width=10,ResetValue=10'b1011011010).
Optimizing module prim_sparse_fsm_flop(StateEnumT=st_e_kmac_app(EnMasking=1'b1),Width=10,ResetValue=10'b1011011010).
Optimizing module prim_generic_flop(Width=10,ResetValue=10'b1101110011).
<suppressed ~2 debug messages>
Optimizing module prim_flop(Width=10,ResetValue=10'b1101110011).
Optimizing module prim_sparse_fsm_flop(StateEnumT=rand_st_e_kmac_entropy(RndCnstLfsrPerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011),Width=10,ResetValue=10'b1101110011).
Optimizing module prim_generic_flop(Width=5,ResetValue=5'b01100).
<suppressed ~2 debug messages>
Optimizing module prim_flop(Width=5,ResetValue=5'b01100).
Optimizing module prim_sparse_fsm_flop(StateEnumT=kmac_st_e_kmac_core(EnMasking=1'b1),Width=5,ResetValue=5'b01100).
Optimizing module prim_generic_flop(Width=6,ResetValue=6'b01000).
<suppressed ~2 debug messages>
Optimizing module prim_flop(Width=6,ResetValue=6'b01000).
Optimizing module prim_sparse_fsm_flop(StateEnumT=kmac_st_e_kmac,Width=6,ResetValue=6'b01000).
Optimizing module prim_slicer(InW=552,OutW=64,IndexW=5).
Optimizing module prim_slicer(InW=1600,OutW=32,IndexW=6).
Optimizing module prim_packer_fifo(OutW=64).
<suppressed ~4 debug messages>
Optimizing module prim_packer(InW=64,OutW=64,HintByteData=1).
<suppressed ~7 debug messages>
Optimizing module prim_lfsr(StatePerm=-1890659541,LfsrDw=32'b01000000,EntropyDw=32'b01000000,StateOutDw=32'b01000000,DefaultSeed=64'b01,CustomCoeffs=64'b0).
<suppressed ~3 debug messages>
Optimizing module prim_intr_hw.
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop(ResetValue=1'b1).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_generic_flop(ResetValue=1'b0).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_generic_flop(Width=5,ResetValue=5'b0).
<suppressed ~2 debug messages>
Optimizing module prim_generic_buf.
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_flop(Width=5,ResetValue=5'b0).
Optimizing module prim_fifo_sync(Width=32'b01001000,Depth=32'b01010).
<suppressed ~3 debug messages>
Optimizing module prim_edn_req(OutWidth=64).
Optimizing module prim_buf(Width=32'b010000010).
Optimizing module prim_buf(Width=32'b01000000).
Optimizing module prim_double_lfsr(LfsrDw=32'b01000000,EntropyDw=32'b01000000,StateOutDw=32'b01000000,StatePermEn=1'b1,StatePerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011,NonLinearOut=1'b1).
<suppressed ~6 debug messages>
Optimizing module prim_diff_decode(AsyncOn=1'b1).
<suppressed ~5 debug messages>
Optimizing module prim_buf(Width=5).
Optimizing module prim_count(Width=5,OutSelDnCnt=1'b0,CntStyle=DupCnt_prim_count_pkg).
<suppressed ~3 debug messages>
Optimizing module prim_buf.
Optimizing module prim_arbiter_fixed(N=3,DW=1,EnDataPort=1'b0).
<suppressed ~10 debug messages>
Optimizing module prim_alert_sender(IsFatal=1).
<suppressed ~7 debug messages>
Optimizing module prim_alert_sender(IsFatal=0).
<suppressed ~7 debug messages>
Optimizing module kmac_staterd(EnMasking=1'b1).
<suppressed ~4 debug messages>
Optimizing module kmac_reg_top.
<suppressed ~4 debug messages>
Optimizing module kmac_msgfifo(MsgDepth=10).
<suppressed ~2 debug messages>
Optimizing module kmac_errchk.
<suppressed ~11 debug messages>
Optimizing module kmac_entropy(RndCnstLfsrPerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011).
<suppressed ~21 debug messages>
Optimizing module kmac_core(EnMasking=1'b1).
<suppressed ~4 debug messages>
Optimizing module kmac_app(EnMasking=1'b1).
<suppressed ~16 debug messages>
Optimizing module kmac.
<suppressed ~10 debug messages>

yosys> bmuxmap

3.5. Executing BMUXMAP pass.

yosys> demuxmap

3.6. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.7. Executing FLATTEN pass (flatten design).
Deleting now unused module keccak_2share(EnMasking=1'b1).
Deleting now unused module keccak_round(EnMasking=1'b1).
Deleting now unused module kmac_app(EnMasking=1'b1).
Deleting now unused module kmac_core(EnMasking=1'b1).
Deleting now unused module kmac_entropy(RndCnstLfsrPerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011).
Deleting now unused module kmac_errchk.
Deleting now unused module kmac_msgfifo(MsgDepth=10).
Deleting now unused module kmac_reg_top.
Deleting now unused module kmac_staterd(EnMasking=1'b1).
Deleting now unused module prim_alert_sender(IsFatal=0).
Deleting now unused module prim_alert_sender(IsFatal=1).
Deleting now unused module prim_arbiter_fixed(N=3,DW=1,EnDataPort=1'b0).
Deleting now unused module prim_buf.
Deleting now unused module prim_buf(Width=32'b01000000).
Deleting now unused module prim_buf(Width=32'b010000010).
Deleting now unused module prim_buf(Width=5).
Deleting now unused module prim_count(Width=5,OutSelDnCnt=1'b0,CntStyle=CrossCnt_prim_count_pkg).
Deleting now unused module prim_count(Width=5,OutSelDnCnt=1'b0,CntStyle=DupCnt_prim_count_pkg).
Deleting now unused module prim_diff_decode(AsyncOn=1'b1).
Deleting now unused module prim_dom_and_2share(DW=320).
Deleting now unused module prim_double_lfsr(LfsrDw=32'b01000000,EntropyDw=32'b01000000,StateOutDw=32'b01000000,StatePermEn=1'b1,StatePerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011,NonLinearOut=1'b1).
Deleting now unused module prim_edn_req(OutWidth=64).
Deleting now unused module prim_fifo_sync(Width=32'b01000001,Depth=32'b0).
Deleting now unused module prim_fifo_sync(Width=32'b0100001,Depth=32'b01).
Deleting now unused module prim_fifo_sync(Width=32'b01001000,Depth=32'b01010).
Deleting now unused module prim_fifo_sync(Width=32'b0101,Pass=1'b0,Depth=32'b01).
Deleting now unused module prim_fifo_sync(Width=32'b01101,Pass=1'b0,Depth=32'b01).
Deleting now unused module prim_fifo_sync(Width=32'b01101100,Depth=32'b0).
Deleting now unused module prim_fifo_sync(Width=32'b01101101,Depth=32'b0).
Deleting now unused module prim_flop(Width=10,ResetValue=10'b1011011010).
Deleting now unused module prim_flop(Width=10,ResetValue=10'b1101110011).
Deleting now unused module prim_flop(Width=5,ResetValue=5'b0).
Deleting now unused module prim_flop(Width=5,ResetValue=5'b01100).
Deleting now unused module prim_flop(Width=6,ResetValue=6'b01000).
Deleting now unused module prim_flop(Width=6,ResetValue=6'b01101).
Deleting now unused module prim_flop(Width=6,ResetValue=6'b100010).
Deleting now unused module prim_flop(Width=6,ResetValue=6'b101100).
Deleting now unused module prim_flop_2sync(Width=1).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_generic_buf.
Deleting now unused module prim_generic_flop(ResetValue=1'b0).
Deleting now unused module prim_generic_flop(ResetValue=1'b1).
Deleting now unused module prim_generic_flop(Width=10,ResetValue=10'b1011011010).
Deleting now unused module prim_generic_flop(Width=10,ResetValue=10'b1101110011).
Deleting now unused module prim_generic_flop(Width=5,ResetValue=5'b0).
Deleting now unused module prim_generic_flop(Width=5,ResetValue=5'b01100).
Deleting now unused module prim_generic_flop(Width=6,ResetValue=6'b01000).
Deleting now unused module prim_generic_flop(Width=6,ResetValue=6'b01101).
Deleting now unused module prim_generic_flop(Width=6,ResetValue=6'b100010).
Deleting now unused module prim_generic_flop(Width=6,ResetValue=6'b101100).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_intr_hw.
Deleting now unused module prim_lfsr(StatePerm=-1890659541,LfsrDw=32'b01000000,EntropyDw=32'b01000000,StateOutDw=32'b01000000,DefaultSeed=64'b01,CustomCoeffs=64'b0).
Deleting now unused module prim_packer(InW=64,OutW=64,HintByteData=1).
Deleting now unused module prim_packer_fifo(OutW=64).
Deleting now unused module prim_secded_inv_39_32_dec.
Deleting now unused module prim_secded_inv_39_32_enc.
Deleting now unused module prim_secded_inv_64_57_dec.
Deleting now unused module prim_secded_inv_64_57_enc.
Deleting now unused module prim_slicer(InW=1600,OutW=32,IndexW=6).
Deleting now unused module prim_slicer(InW=368,OutW=64,IndexW=5).
Deleting now unused module prim_slicer(InW=552,OutW=64,IndexW=5).
Deleting now unused module prim_sparse_fsm_flop(StateEnumT=keccak_st_e_keccak_round(EnMasking=1'b1),Width=6,ResetValue=6'b100010).
Deleting now unused module prim_sparse_fsm_flop(StateEnumT=kmac_st_e_kmac,Width=6,ResetValue=6'b01000).
Deleting now unused module prim_sparse_fsm_flop(StateEnumT=kmac_st_e_kmac_core(EnMasking=1'b1),Width=5,ResetValue=5'b01100).
Deleting now unused module prim_sparse_fsm_flop(StateEnumT=rand_st_e_kmac_entropy(RndCnstLfsrPerm=384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011),Width=10,ResetValue=10'b1101110011).
Deleting now unused module prim_sparse_fsm_flop(StateEnumT=sha3_st_sparse_e_sha3_pkg,Width=6,ResetValue=6'b101100).
Deleting now unused module prim_sparse_fsm_flop(StateEnumT=st_e_kmac_app(EnMasking=1'b1),Width=10,ResetValue=10'b1011011010).
Deleting now unused module prim_sparse_fsm_flop(StateEnumT=st_e_kmac_errchk,Width=6,ResetValue=6'b01101).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=10,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=10'b0).
Deleting now unused module prim_subreg(DW=10,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=10'b0).
Deleting now unused module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
Deleting now unused module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0).
Deleting now unused module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b11).
Deleting now unused module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
Deleting now unused module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b111).
Deleting now unused module prim_subreg(DW=3,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=3'b0).
Deleting now unused module prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0).
Deleting now unused module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
Deleting now unused module prim_subreg_arb(DW=1,SWACCESS=SwAccessRW_prim_subreg_pkg).
Deleting now unused module prim_subreg_arb(DW=2,SWACCESS=SwAccessRW_prim_subreg_pkg).
Deleting now unused module prim_subreg_arb(DW=3,SWACCESS=SwAccessRW_prim_subreg_pkg).
Deleting now unused module prim_subreg_ext.
Deleting now unused module prim_subreg_ext(DW=32'b01).
Deleting now unused module prim_subreg_ext(DW=32'b0100).
Deleting now unused module prim_subreg_ext(DW=32'b0101).
Deleting now unused module prim_subreg_shadow(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg_shadow(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0).
Deleting now unused module prim_subreg_shadow(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
Deleting now unused module prim_sync_reqack.
Deleting now unused module sha3(EnMasking=1'b1,ReuseShare=1'b0).
Deleting now unused module sha3pad(EnMasking=1).
Deleting now unused module tlul_adapter_reg(RegAw=12).
Deleting now unused module tlul_adapter_sram(SramAw=7,ErrOnWrite=1'b1).
Deleting now unused module tlul_adapter_sram(SramAw=9,ErrOnRead=1'b1).
Deleting now unused module tlul_cmd_intg_chk.
Deleting now unused module tlul_data_integ_dec.
Deleting now unused module tlul_data_integ_enc.
Deleting now unused module tlul_err.
Deleting now unused module tlul_err_resp.
Deleting now unused module tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0).
Deleting now unused module tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010).
Deleting now unused module tlul_rsp_intg_gen.
Deleting now unused module tlul_socket_1n(N=32'b011,DReqPass=3'b111,DRspPass=3'b111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=12'b0,DRspDepth=12'b0).
<suppressed ~218 debug messages>

yosys> bmuxmap

3.8. Executing BMUXMAP pass.

yosys> demuxmap

3.9. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic

3.10. Executing TRIBUF pass.

yosys> deminout

3.11. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~291 debug messages>

yosys> opt_clean

3.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 518 unused cells and 80448 unused wires.
<suppressed ~6572 debug messages>

yosys> check

3.14. Executing CHECK pass (checking for obvious problems).
Checking module kmac...
Found and reported 0 problems.

yosys> opt -nodffe -nosdff

3.15. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~154 debug messages>

yosys> opt_merge -nomux

3.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~201 debug messages>
Removed a total of 67 cells.

yosys> opt_muxtree

3.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\gen_entropy.u_edn_req.\u_prim_sync_reqack.$verific$i11$prim_sync_reqack.sv:94$46936: \gen_entropy.u_edn_req.u_prim_sync_reqack.src_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\gen_entropy.u_edn_req.\u_prim_sync_reqack.$verific$i8$prim_sync_reqack.sv:85$46934: \gen_entropy.u_edn_req.u_prim_sync_reqack.src_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\gen_entropy.u_edn_req.\u_prim_sync_reqack.$verific$i21$prim_sync_reqack.sv:124$46945: \gen_entropy.u_edn_req.u_prim_sync_reqack.dst_fsm_cs -> 1'1
      Replacing known input bits on port A of cell $flatten\gen_entropy.u_edn_req.\u_prim_sync_reqack.$verific$i19$prim_sync_reqack.sv:115$46944: \gen_entropy.u_edn_req.u_prim_sync_reqack.dst_fsm_cs -> 1'0
      Replacing known input bits on port B of cell $flatten\u_app_intf.$verific$select_2649$kmac_app.sv:722$28104: { \u_app_intf.mux_err[valid] \u_app_intf.mux_err[code] \u_app_intf.mux_err[info] \u_app_intf.fsm_err[valid] 7'0000000 \u_app_intf.fsm_err[code] [0] 22'0000000000000000000000 \u_app_intf.fsm_err[info] [1:0] 33'000000000000000000000000000000000 } -> { 1'1 \u_app_intf.mux_err[code] \u_app_intf.mux_err[info] \u_app_intf.fsm_err[valid] 7'0000000 \u_app_intf.fsm_err[code] [0] 22'0000000000000000000000 \u_app_intf.fsm_err[info] [1:0] 33'000000000000000000000000000000000 }
      Replacing known input bits on port A of cell $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$mux_22$prim_alert_sender.sv:142$44213: \gen_alert_tx[0].u_prim_alert_sender.state_q -> 3'000
      Replacing known input bits on port B of cell $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$auto$bmuxmap.cc:60:execute$88747: \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q -> 2'11
      Replacing known input bits on port B of cell $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:60:execute$88747: \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q -> 2'11
      Replacing known input bits on port A of cell $flatten\gen_alert_tx[1].u_prim_alert_sender.$verific$mux_22$prim_alert_sender.sv:142$44320: \gen_alert_tx[1].u_prim_alert_sender.state_q -> 3'000
      Replacing known input bits on port B of cell $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ack.$auto$bmuxmap.cc:60:execute$88747: \gen_alert_tx[1].u_prim_alert_sender.i_decode_ack.gen_async.state_q -> 2'11
      Replacing known input bits on port B of cell $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:60:execute$88747: \gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.state_q -> 2'11
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88885.
    dead port 1/2 on $mux $flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88889.
    dead port 1/2 on $mux $flatten\u_tlul_adapter_msgfifo.$auto$bmuxmap.cc:60:execute$88478.
    dead port 2/2 on $mux $flatten\u_tlul_adapter_msgfifo.$auto$bmuxmap.cc:60:execute$88478.
    dead port 1/2 on $mux $flatten\u_tlul_adapter_msgfifo.\u_rspfifo.$verific$mux_34$prim_fifo_sync.sv:88$84441.
    dead port 2/2 on $mux $flatten\u_tlul_adapter_msgfifo.\u_rspfifo.$verific$mux_34$prim_fifo_sync.sv:88$84441.
    dead port 1/2 on $mux $flatten\u_tlul_adapter_msgfifo.\u_sramreqfifo.$verific$mux_48$prim_fifo_sync.sv:102$84537.
    dead port 2/2 on $mux $flatten\u_tlul_adapter_msgfifo.\u_sramreqfifo.$verific$mux_48$prim_fifo_sync.sv:102$84537.
Removed 8 multiplexer ports.
<suppressed ~291 debug messages>

yosys> opt_reduce

3.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
    New ctrl vector for $pmux cell $flatten\gen_entropy.u_entropy.$verific$Select_538$kmac_entropy.sv:602$32020: { $flatten\gen_entropy.u_entropy.$verific$n4224$31606 $flatten\gen_entropy.u_entropy.$verific$n4225$31607 $flatten\gen_entropy.u_entropy.$verific$n4226$31608 $flatten\gen_entropy.u_entropy.$verific$n4227$31609 }
    New ctrl vector for $pmux cell $flatten\gen_entropy.u_entropy.$verific$Select_542$kmac_entropy.sv:602$32024: { $flatten\gen_entropy.u_entropy.$verific$n4224$31606 $flatten\gen_entropy.u_entropy.$verific$n4225$31607 }
    New ctrl vector for $pmux cell $flatten\gen_entropy.u_entropy.$verific$Select_544$kmac_entropy.sv:602$32026: { $flatten\gen_entropy.u_entropy.$verific$n4224$31606 $flatten\gen_entropy.u_entropy.$verific$n4228$31610 $flatten\gen_entropy.u_entropy.$verific$n4231$31613 }
    New ctrl vector for $pmux cell $flatten\gen_entropy.u_entropy.$verific$Select_550$kmac_entropy.sv:602$32032: { $flatten\gen_entropy.u_entropy.$verific$n4225$31607 $flatten\gen_entropy.u_entropy.$verific$n4226$31608 $flatten\gen_entropy.u_entropy.$verific$n4227$31609 }
    New ctrl vector for $pmux cell $flatten\gen_entropy.u_entropy.$verific$select_540$kmac_entropy.sv:602$32022: { $flatten\gen_entropy.u_entropy.$verific$n4224$31606 $flatten\gen_entropy.u_entropy.$verific$n4225$31607 $flatten\gen_entropy.u_entropy.$verific$n4226$31608 $flatten\gen_entropy.u_entropy.$verific$n4227$31609 $flatten\gen_entropy.u_entropy.$verific$n4228$31610 $auto$opt_reduce.cc:134:opt_pmux$88968 $flatten\gen_entropy.u_entropy.$verific$n4231$31613 $flatten\gen_entropy.u_entropy.$verific$n4232$31614 }
    New ctrl vector for $pmux cell $flatten\gen_entropy.u_entropy.$verific$select_625$kmac_entropy.sv:602$32045: { $flatten\gen_entropy.u_entropy.$verific$n4229$31611 $flatten\gen_entropy.u_entropy.$verific$n4230$31612 }
    New ctrl vector for $pmux cell $flatten\u_app_intf.$verific$Select_2408$kmac_app.sv:507$27997: { $flatten\u_app_intf.$verific$n4924$27728 $flatten\u_app_intf.$verific$n4927$27731 }
    New ctrl vector for $pmux cell $flatten\u_app_intf.$verific$Select_2525$kmac_app.sv:571$28022: { $flatten\u_app_intf.$verific$n5496$27785 $flatten\u_app_intf.$verific$n5497$27786 $flatten\u_app_intf.$verific$n5498$27787 }
    New ctrl vector for $pmux cell $flatten\u_app_intf.$verific$select_2405$kmac_app.sv:507$27994: { $flatten\u_app_intf.$verific$n4919$27723 $flatten\u_app_intf.$verific$n4920$27724 $flatten\u_app_intf.$verific$n4923$27727 $flatten\u_app_intf.$verific$n4924$27728 $flatten\u_app_intf.$verific$n4925$27729 }
    New ctrl vector for $pmux cell $flatten\u_app_intf.$verific$select_2406$kmac_app.sv:507$27995: { $flatten\u_app_intf.$verific$n4921$27725 $flatten\u_app_intf.$verific$n4922$27726 $flatten\u_app_intf.$verific$n4925$27729 }
    New ctrl vector for $pmux cell $flatten\u_app_intf.$verific$select_2526$kmac_app.sv:571$28023: { $flatten\u_app_intf.$verific$n5496$27785 $flatten\u_app_intf.$verific$n5497$27786 $flatten\u_app_intf.$verific$n5498$27787 }
    New ctrl vector for $pmux cell $flatten\u_app_intf.$verific$select_2528$kmac_app.sv:571$28024: { $flatten\u_app_intf.$verific$n5496$27785 $flatten\u_app_intf.$verific$n5497$27786 $flatten\u_app_intf.$verific$n5498$27787 }
    New ctrl vector for $pmux cell $flatten\u_app_intf.$verific$select_2595$kmac_app.sv:685$28064: { $auto$opt_reduce.cc:134:opt_pmux$88972 $auto$opt_reduce.cc:134:opt_pmux$88970 }
    New ctrl vector for $pmux cell $flatten\u_app_intf.$verific$select_2649$kmac_app.sv:722$28104: { \u_app_intf.mux_err[valid] $flatten\u_app_intf.$verific$n19504$27814 }
    New ctrl vector for $pmux cell $flatten\u_errchk.$verific$Select_30$kmac_errchk.sv:194$32140: { $flatten\u_errchk.$verific$n25$32065 $flatten\u_errchk.$verific$n26$32066 $flatten\u_errchk.$verific$n28$32068 $auto$opt_reduce.cc:134:opt_pmux$88974 }
    New ctrl vector for $pmux cell $flatten\u_errchk.$verific$select_180$kmac_errchk.sv:284$32182: { \u_errchk.err_swsequence $flatten\u_errchk.$verific$n122$32094 }
    New ctrl vector for $pmux cell $flatten\u_errchk.$verific$select_76$kmac_errchk.sv:239$32170: { $flatten\u_errchk.$verific$n26$32066 $flatten\u_errchk.$verific$n27$32067 $flatten\u_errchk.$verific$n28$32068 $flatten\u_errchk.$verific$n29$32069 $flatten\u_errchk.$verific$n30$32070 }
    New ctrl vector for $pmux cell $flatten\u_kmac_core.\gen_key_slicer[0].u_key_slicer.$verific$select_5$prim_slicer.sv:26$46048: $flatten\u_kmac_core.\gen_key_slicer[0].u_key_slicer.$verific$n2053$46043 [8:0]
    New ctrl vector for $pmux cell $flatten\u_kmac_core.\gen_key_slicer[1].u_key_slicer.$verific$select_5$prim_slicer.sv:26$46048: $flatten\u_kmac_core.\gen_key_slicer[0].u_key_slicer.$verific$n2053$46043 [8:0]
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_23$kmac_reg_top.sv:132$34170: { $flatten\u_reg.$verific$n1007$32676 $flatten\u_reg.$verific$n1008$32677 }
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_957$kmac_reg_top.sv:2665$40540: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n7434$33001 $flatten\u_reg.$verific$n7443$33010 $flatten\u_reg.$verific$n7446$33013 $flatten\u_reg.$verific$n7452$33019 $flatten\u_reg.$verific$n7455$33022 $flatten\u_reg.$verific$n7458$33025 $flatten\u_reg.$verific$n7461$33028 $flatten\u_reg.$verific$n7464$33031 $flatten\u_reg.$verific$n7566$33133 $flatten\u_reg.$verific$n7569$33136 $flatten\u_reg.$verific$n7572$33139 $flatten\u_reg.$verific$n7575$33142 $flatten\u_reg.$verific$n7578$33145 $flatten\u_reg.$verific$n7581$33148 $flatten\u_reg.$verific$n7584$33151 $flatten\u_reg.$verific$n7587$33154 $flatten\u_reg.$verific$n7590$33157 $flatten\u_reg.$verific$n7593$33160 $flatten\u_reg.$verific$n7596$33163 $flatten\u_reg.$verific$n7599$33166 $flatten\u_reg.$verific$n7601$33168 }
    New ctrl vector for $pmux cell $flatten\u_sha3.$verific$select_118$sha3.sv:365$47098: { $flatten\u_sha3.$verific$n3312$46981 $flatten\u_sha3.$verific$n3313$46982 $flatten\u_sha3.$verific$n3314$46983 $auto$opt_reduce.cc:134:opt_pmux$88976 }
    New ctrl vector for $pmux cell $flatten\u_sha3.$verific$select_37$sha3_pkg.sv:178$47041: { $flatten\u_sha3.$verific$n3313$46982 $flatten\u_sha3.$verific$n3314$46983 $flatten\u_sha3.$verific$n3235$46976 $flatten\u_sha3.$verific$n3236$46977 $flatten\u_sha3.$verific$n3317$46984 }
    New ctrl vector for $pmux cell $flatten\u_sha3.$verific$select_64$sha3.sv:284$47072: { $flatten\u_sha3.$verific$n3314$46983 $auto$opt_reduce.cc:134:opt_pmux$88978 }
    New ctrl vector for $pmux cell $flatten\u_sha3.$verific$select_73$sha3.sv:297$47083: $flatten\u_sha3.$verific$n6538$46986
    New ctrl vector for $pmux cell $flatten\u_sha3.\u_keccak.$verific$Select_35$keccak_round.sv:309$52973: { \u_sha3.u_pad.keccak_ready_i $flatten\u_sha3.\u_keccak.$verific$n91$52692 }
    New ctrl vector for $pmux cell $flatten\u_sha3.\u_pad.$verific$Select_131$sha3pad.sv:561$83664: { $flatten\u_sha3.\u_pad.$verific$n1464$83023 $flatten\u_sha3.\u_pad.$verific$n1611$83034 }
    New ctrl vector for $pmux cell $flatten\u_sha3.\u_pad.$verific$select_116$sha3pad.sv:548$83656: { $flatten\u_sha3.\u_pad.$verific$n1464$83023 $flatten\u_sha3.\u_pad.$verific$n1465$83024 $flatten\u_sha3.\u_pad.$verific$n1466$83025 $flatten\u_sha3.\u_pad.$verific$n1467$83026 }
    New ctrl vector for $pmux cell $flatten\u_sha3.\u_pad.$verific$select_666$sha3pad.sv:666$83753: { $flatten\u_sha3.\u_pad.$verific$n2948$83101 $flatten\u_sha3.\u_pad.$verific$n2949$83102 $flatten\u_sha3.\u_pad.$verific$n2950$83103 $flatten\u_sha3.\u_pad.$verific$n2951$83104 $flatten\u_sha3.\u_pad.$verific$n2952$83105 $flatten\u_sha3.\u_pad.$verific$n2953$83106 $flatten\u_sha3.\u_pad.$verific$n2954$83107 $flatten\u_sha3.\u_pad.$verific$n2955$83108 }
    New ctrl vector for $pmux cell $flatten\u_sha3.\u_pad.\u_prefix_slicer.$verific$select_5$prim_slicer.sv:26$83761: $flatten\u_sha3.\u_pad.\u_prefix_slicer.$verific$n2053$83756 [5:0]
    New ctrl vector for $pmux cell $flatten\u_staterd.\gen_slicer[0].u_state_slice.$verific$select_5$prim_slicer.sv:26$46040: $flatten\u_staterd.\gen_slicer[0].u_state_slice.$verific$n2053$46035 [49:0]
    New ctrl vector for $pmux cell $flatten\u_staterd.\gen_slicer[1].u_state_slice.$verific$select_5$prim_slicer.sv:26$46040: $flatten\u_staterd.\gen_slicer[0].u_state_slice.$verific$n2053$46035 [49:0]
    New ctrl vector for $pmux cell $verific$select_3330$kmac.sv:600$168: { \u_app_intf.error_o.valid $verific$n6176$26 $verific$n6179$29 $verific$n6182$32 }
  Optimizing cells in module \kmac.
Performed a total of 33 changes.

yosys> opt_merge

3.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~153 debug messages>
Removed a total of 51 cells.

yosys> opt_dff -nodffe -nosdff

3.15.6. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($aldff) from module kmac.
Changing const-value async load to async reset on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($aldff) from module kmac.
Changing const-value async load to async reset on $verific$msgfifo_empty_q_reg$kmac.sv:545$281 ($aldff) from module kmac.
Changing const-value async load to async reset on $verific$idle_o_reg$kmac.sv:506$264 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45256 ($aldff) from module kmac.
Removing never-active async load on $flatten\u_tlul_adapter_msgfifo.\u_sramreqfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$84548 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_tlul_adapter_msgfifo.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$84534 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_tlul_adapter_msgfifo.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$84540 ($aldff) from module kmac.
Removing never-active async load on $flatten\u_tlul_adapter_msgfifo.\u_rspfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$84458 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_tlul_adapter_msgfifo.\u_rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$84444 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_tlul_adapter_msgfifo.\u_rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$84450 ($aldff) from module kmac.
Removing never-active async load on $flatten\u_tlul_adapter_msgfifo.\u_reqfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$84634 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_tlul_adapter_msgfifo.\u_reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$84620 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_tlul_adapter_msgfifo.\u_reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$84626 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45273 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$44577 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45273 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$44578 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ack.$verific$level_q_reg$prim_diff_decode.sv:172$44579 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_edn_req.\u_prim_sync_reqack.\ack_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45256 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_edn_req.\u_prim_sync_reqack.\ack_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45256 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$44576 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$44577 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_edn_req.\u_prim_sync_reqack.$verific$src_req_q_reg$prim_sync_reqack.sv:139$46954 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_edn_req.\u_prim_sync_reqack.$verific$src_fsm_cs_reg$prim_sync_reqack.sv:139$46953 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$44578 ($aldff) from module kmac.
Removing never-active async load on $flatten\u_staterd.\u_tlul_adapter.\u_sramreqfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$84548 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_staterd.\u_tlul_adapter.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$84534 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_staterd.\u_tlul_adapter.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$84540 ($aldff) from module kmac.
Removing never-active async load on $flatten\u_staterd.\u_tlul_adapter.\u_rspfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$84458 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_staterd.\u_tlul_adapter.\u_rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$84444 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_staterd.\u_tlul_adapter.\u_rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$84450 ($aldff) from module kmac.
Removing never-active async load on $flatten\u_staterd.\u_tlul_adapter.\u_reqfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$84634 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_staterd.\u_tlul_adapter.\u_reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$84620 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_staterd.\u_tlul_adapter.\u_reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$84626 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$44355 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.$verific$ping_set_q_reg$prim_alert_sender.sv:235$44359 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.$verific$alert_set_q_reg$prim_alert_sender.sv:235$44358 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45256 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$44576 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_edn_req.\u_prim_sync_reqack.\req_sync.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45256 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_edn_req.\u_prim_sync_reqack.\req_sync.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45256 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_staterd.$verific$tlram_rvalid_reg$kmac_staterd.sv:93$40867 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_staterd.$verific$tlram_rdata_reg$kmac_staterd.sv:82$40862 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$46088 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$83003 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_pad.$verific$st_reg$sha3pad.sv:241$83170 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_pad.$verific$sent_message_reg$sha3pad.sv:160$83149 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_pad.$verific$process_latched_reg$sha3pad.sv:230$83167 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_pad.$verific$msg_strb_reg$sha3pad.sv:626$83677 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_pad.$verific$msg_buf_reg$sha3pad.sv:626$83676 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_pad.$verific$absorbed_o_reg$sha3pad.sv:257$83175 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_edn_req.\u_prim_sync_reqack.$verific$dst_fsm_cs_reg$prim_sync_reqack.sv:148$46958 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_edn_req.\u_prim_sync_reqack.$verific$dst_ack_q_reg$prim_sync_reqack.sv:148$46959 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_edn_req.\u_prim_packer_fifo.$verific$depth_q_reg$prim_packer_fifo.sv:82$46010 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45256 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45256 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45273 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45273 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$82964 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.\u_round_count.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.\u_round_count.$verific$max_val_reg$prim_count.sv:82$82842 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.\u_round_count.$verific$gen_cross_cnt_hardening.down_cnt_reg$prim_count.sv:127$82871 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[4].u_dom.$verific$t1_q_reg$prim_dom_and_2share.sv:78$82917 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[4].u_dom.$verific$t0_q_reg$prim_dom_and_2share.sv:78$82916 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[3].u_dom.$verific$t1_q_reg$prim_dom_and_2share.sv:78$82917 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[3].u_dom.$verific$t0_q_reg$prim_dom_and_2share.sv:78$82916 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[2].u_dom.$verific$t1_q_reg$prim_dom_and_2share.sv:78$82917 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[2].u_dom.$verific$t0_q_reg$prim_dom_and_2share.sv:78$82916 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[1].u_dom.$verific$t1_q_reg$prim_dom_and_2share.sv:78$82917 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[1].u_dom.$verific$t0_q_reg$prim_dom_and_2share.sv:78$82916 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[0].u_dom.$verific$t1_q_reg$prim_dom_and_2share.sv:78$82917 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[0].u_dom.$verific$t0_q_reg$prim_dom_and_2share.sv:78$82916 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.\u_keccak.$verific$complete_o_reg$keccak_round.sv:407$61153 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.$verific$processing_reg$sha3.sv:170$47031 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_sha3.$verific$absorbed_o_reg$sha3.sv:160$47025 ($aldff) from module kmac.
Removing never-active async load on $flatten\u_reg.\u_socket.\err_resp.$verific$err_source_reg$tlul_err_resp.sv:34$87681 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.\err_resp.$verific$err_size_reg$tlul_err_resp.sv:34$87680 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.\err_resp.$verific$err_rsp_pending_reg$tlul_err_resp.sv:57$87702 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.\err_resp.$verific$err_req_pending_reg$tlul_err_resp.sv:34$87679 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.$verific$num_req_outstanding_reg$tlul_socket_1n.sv:111$86315 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.$verific$dev_select_outstanding_reg$tlul_socket_1n.sv:111$86316 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$83841 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$83840 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$83839 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$83849 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$83829 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$83850 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45256 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45256 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45273 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45273 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_key_len.$verific$q_reg$prim_subreg.sv:72$46381 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_kmac_err.$verific$q_reg[0]$prim_subreg.sv:72$46305 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_kmac_done.$verific$q_reg[0]$prim_subreg.sv:72$46305 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_fifo_empty.$verific$q_reg[0]$prim_subreg.sv:72$46305 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_kmac_err.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_kmac_done.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_fifo_empty.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_err_code.$verific$q_reg$prim_subreg.sv:72$46400 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_entropy_seed_lower.$verific$qe_reg$prim_subreg.sv:67$46415 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_entropy_refresh_threshold.$verific$q_reg$prim_subreg.sv:72$46343 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_entropy_refresh_hash_cnt.$verific$q_reg$prim_subreg.sv:72$46324 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_entropy_period_prescaler.$verific$q_reg$prim_subreg.sv:72$46343 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_state_endianness.\staged_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_state_endianness.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_state_endianness.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_state_endianness.$verific$phase_q_reg$prim_subreg_shadow.sv:97$46484 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$44576 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$44577 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_sideload.\staged_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_sideload.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_sideload.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$44578 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_sideload.$verific$phase_q_reg$prim_subreg_shadow.sv:97$46484 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_pq_reg$prim_alert_sender.sv:235$44249 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_set_q_reg$prim_alert_sender.sv:235$44251 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_msg_endianness.\staged_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_msg_endianness.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_msg_endianness.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_msg_endianness.$verific$phase_q_reg$prim_subreg_shadow.sv:97$46484 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_nq_reg$prim_alert_sender.sv:235$44250 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_mode.\staged_reg.$verific$q_reg$prim_subreg.sv:72$46717 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45256 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_mode.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$46717 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45256 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_mode.\committed_reg.$verific$q_reg$prim_subreg.sv:72$46696 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_mode.$verific$phase_q_reg$prim_subreg_shadow.sv:97$46615 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45273 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$45273 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_kstrength.\staged_reg.$verific$q_reg$prim_subreg.sv:72$46891 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_kstrength.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$46891 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$level_q_reg$prim_diff_decode.sv:172$44579 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_kstrength.\committed_reg.$verific$q_reg$prim_subreg.sv:72$46870 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_kstrength.$verific$phase_q_reg$prim_subreg_shadow.sv:97$46779 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_kmac_en.\staged_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_kmac_en.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_kmac_en.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_kmac_en.$verific$phase_q_reg$prim_subreg_shadow.sv:97$46484 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_err_processed.\staged_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$44578 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_err_processed.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$44577 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_err_processed.\committed_reg.$verific$qe_reg$prim_subreg.sv:67$46285 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_err_processed.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$44576 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_err_processed.$verific$phase_q_reg$prim_subreg_shadow.sv:97$46484 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.$verific$alert_pq_reg$prim_alert_sender.sv:235$44356 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[1].u_prim_alert_sender.$verific$alert_nq_reg$prim_alert_sender.sv:235$44357 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_entropy_ready.\staged_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_entropy_ready.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_entropy_ready.\committed_reg.$verific$qe_reg$prim_subreg.sv:67$46285 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_entropy_ready.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_entropy_ready.$verific$phase_q_reg$prim_subreg_shadow.sv:97$46484 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_entropy_mode.\staged_reg.$verific$q_reg$prim_subreg.sv:72$46717 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_entropy_mode.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$46717 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$ping_set_q_reg$prim_alert_sender.sv:235$44252 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_entropy_mode.\committed_reg.$verific$q_reg$prim_subreg.sv:72$46696 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$44248 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_entropy_mode.$verific$phase_q_reg$prim_subreg_shadow.sv:97$46615 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_entropy_fast_process.\staged_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_entropy_fast_process.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_entropy_fast_process.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_cfg_shadowed_entropy_fast_process.$verific$phase_q_reg$prim_subreg_shadow.sv:97$46484 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_reg.$verific$intg_err_q_reg$kmac_reg_top.sv:67$33318 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_msgfifo.\u_packer.$verific$stored_mask_reg$prim_packer.sv:148$45964 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_msgfifo.\u_packer.$verific$stored_data_reg$prim_packer.sv:148$45963 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_msgfifo.\u_packer.$verific$pos_reg$prim_packer.sv:80$45874 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_msgfifo.\u_packer.$verific$flush_st_reg$prim_packer.sv:164$45967 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_msgfifo.\u_msgfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$45185 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_msgfifo.\u_msgfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$45192 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_msgfifo.$verific$flush_st_reg$kmac_msgfifo.sv:170$32660 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_kmac_core.\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$46123 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_kmac_core.\u_key_index_count.\gen_cnts[1].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_kmac_core.\u_key_index_count.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_kmac_core.$verific$process_latched_reg$kmac_core.sv:263$30276 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_errchk.\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$46272 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_errchk.$verific$sw_cmd_o_reg$kmac_errchk.sv:201$32146 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_app_intf.\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$46233 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_app_intf.$verific$sha3_mode_o_reg$kmac_app.sv:709$28086 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_app_intf.$verific$kmac_en_o_reg$kmac_app.sv:709$28085 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_app_intf.$verific$keccak_strength_o_reg$kmac_app.sv:709$28087 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_app_intf.$verific$fsm_digest_done_q_reg$kmac_app.sv:337$27936 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\u_app_intf.$verific$app_id_reg$kmac_app.sv:291$27916 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\intr_kmac_err.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$45293 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\intr_kmac_done.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$45293 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\intr_fifo_empty.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$45293 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_entropy.\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$46178 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_entropy.$verific$timer_value_reg$kmac_entropy.sv:221$31688 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_entropy.$verific$timer_expired_reg$kmac_entropy.sv:233$31696 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_entropy.$verific$threshold_hit_q_reg$kmac_entropy.sv:279$31726 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_entropy.$verific$storage_idx_reg$kmac_entropy.sv:348$31951 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_entropy.$verific$rand_valid_o_reg$kmac_entropy.sv:367$31958 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_entropy.$verific$prescaler_cnt_reg$kmac_entropy.sv:246$31706 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_entropy.$verific$hash_progress_q_reg$kmac_entropy.sv:259$31709 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_entropy.$verific$hash_cnt_o_reg$kmac_entropy.sv:271$31719 ($aldff) from module kmac.
Changing const-value async load to async reset on $flatten\gen_entropy.u_entropy.$verific$entropy_storage_reg$kmac_entropy.sv:335$31942 ($aldff) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_kmac_core.\u_key_index_count.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($adff) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_kmac_core.\u_key_index_count.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($adff) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_kmac_core.\u_key_index_count.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($adff) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_kmac_core.\u_key_index_count.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($adff) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_kmac_core.\u_key_index_count.\gen_cnts[1].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($adff) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_kmac_core.\u_key_index_count.\gen_cnts[1].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($adff) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_kmac_core.\u_key_index_count.\gen_cnts[1].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($adff) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_kmac_core.\u_key_index_count.\gen_cnts[1].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($adff) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_sha3.\u_keccak.\u_round_count.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($adff) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_sha3.\u_keccak.\u_round_count.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($adff) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_sha3.\u_keccak.\u_round_count.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($adff) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_sha3.\u_keccak.\u_round_count.\gen_cnts[0].u_cnt_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$45239 ($adff) from module kmac.

yosys> opt_clean

3.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 178 unused cells and 442 unused wires.
<suppressed ~269 debug messages>

yosys> opt_expr

3.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~17 debug messages>

3.15.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88679.
    dead port 2/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88679.
    dead port 1/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88680.
    dead port 2/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88680.
    dead port 1/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88681.
    dead port 2/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88681.
    dead port 1/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88682.
    dead port 2/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88682.
    dead port 1/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88683.
    dead port 2/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88683.
    dead port 1/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88684.
    dead port 2/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88684.
    dead port 1/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88685.
    dead port 2/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88685.
    dead port 1/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88686.
    dead port 2/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88686.
    dead port 1/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88687.
    dead port 2/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88687.
    dead port 1/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88688.
    dead port 2/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88688.
    dead port 1/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88689.
    dead port 2/2 on $mux $flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88689.
Removed 22 multiplexer ports.
<suppressed ~286 debug messages>

yosys> opt_reduce

3.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.15.13. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_tlul_adapter_msgfifo.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$84540 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_tlul_adapter_msgfifo.\u_rspfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$84458 ($dff) from module kmac (removing D path).
Handling D = Q on $flatten\u_tlul_adapter_msgfifo.\u_rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$84444 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_key_len.$verific$q_reg$prim_subreg.sv:72$46381 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_kmac_err.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_kmac_done.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_fifo_empty.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_entropy_refresh_threshold.$verific$q_reg$prim_subreg.sv:72$46343 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_entropy_period_prescaler.$verific$q_reg$prim_subreg.sv:72$46343 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_state_endianness.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_state_endianness.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_sideload.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_sideload.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_msg_endianness.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_msg_endianness.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_mode.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$46717 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_mode.\committed_reg.$verific$q_reg$prim_subreg.sv:72$46696 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_kstrength.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$46891 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_kstrength.\committed_reg.$verific$q_reg$prim_subreg.sv:72$46870 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_kmac_en.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_kmac_en.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_err_processed.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_err_processed.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_entropy_ready.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_entropy_ready.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_entropy_mode.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$46717 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_entropy_mode.\committed_reg.$verific$q_reg$prim_subreg.sv:72$46696 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_entropy_fast_process.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_cfg_shadowed_entropy_fast_process.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($adff) from module kmac (removing D path).
Handling D = Q on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($adff) from module kmac (removing D path).
Setting constant 1-bit at position 0 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 32 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 33 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 34 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 35 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 36 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 37 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 38 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 39 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 40 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 41 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 42 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 43 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 44 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 45 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 46 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 47 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 48 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 49 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 50 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 51 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 52 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 53 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 54 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 55 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 56 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 57 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 58 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 59 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 60 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 61 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 62 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 63 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[0].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 1-bit at position 0 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 32 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 33 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 34 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 35 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 36 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 37 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 38 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 39 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 40 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 41 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 42 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 43 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 44 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 45 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 46 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 47 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 48 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 49 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 50 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 51 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 52 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 53 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 54 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 55 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 56 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 57 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 58 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 59 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 60 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 61 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 62 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 63 on $flatten\gen_entropy.u_entropy.\u_lfsr.\gen_double_lfsr[1].u_prim_lfsr.$verific$lfsr_q_reg$prim_lfsr.sv:364$45327 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_entropy_fast_process.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($dlatch) from module kmac.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_entropy_fast_process.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_entropy_mode.\committed_reg.$verific$q_reg$prim_subreg.sv:72$46696 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_cfg_shadowed_entropy_mode.\committed_reg.$verific$q_reg$prim_subreg.sv:72$46696 ($dlatch) from module kmac.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_entropy_mode.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$46717 ($dlatch) from module kmac.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_cfg_shadowed_entropy_mode.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$46717 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_entropy_ready.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($dlatch) from module kmac.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_entropy_ready.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_err_processed.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($dlatch) from module kmac.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_err_processed.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_kmac_en.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($dlatch) from module kmac.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_kmac_en.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_kstrength.\committed_reg.$verific$q_reg$prim_subreg.sv:72$46870 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_cfg_shadowed_kstrength.\committed_reg.$verific$q_reg$prim_subreg.sv:72$46870 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_cfg_shadowed_kstrength.\committed_reg.$verific$q_reg$prim_subreg.sv:72$46870 ($dlatch) from module kmac.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_kstrength.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$46891 ($dlatch) from module kmac.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_cfg_shadowed_kstrength.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$46891 ($dlatch) from module kmac.
Setting constant 1-bit at position 2 on $flatten\u_reg.\u_cfg_shadowed_kstrength.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$46891 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_mode.\committed_reg.$verific$q_reg$prim_subreg.sv:72$46696 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_cfg_shadowed_mode.\committed_reg.$verific$q_reg$prim_subreg.sv:72$46696 ($dlatch) from module kmac.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_mode.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$46717 ($dlatch) from module kmac.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_cfg_shadowed_mode.\shadow_reg.$verific$q_reg$prim_subreg.sv:72$46717 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_msg_endianness.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($dlatch) from module kmac.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_msg_endianness.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_sideload.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($dlatch) from module kmac.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_sideload.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_state_endianness.\committed_reg.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($dlatch) from module kmac.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_cfg_shadowed_state_endianness.\shadow_reg.$verific$q_reg[0]$prim_subreg.sv:72$46557 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_entropy_period_prescaler.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_entropy_period_prescaler.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_entropy_period_prescaler.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_entropy_period_prescaler.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_entropy_period_prescaler.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_entropy_period_prescaler.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_entropy_period_prescaler.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_entropy_period_prescaler.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_entropy_period_prescaler.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_entropy_period_prescaler.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_entropy_period_wait_timer.$verific$q_reg$prim_subreg.sv:72$46362 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_entropy_refresh_threshold.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_entropy_refresh_threshold.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_entropy_refresh_threshold.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_entropy_refresh_threshold.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_entropy_refresh_threshold.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_entropy_refresh_threshold.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_entropy_refresh_threshold.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_entropy_refresh_threshold.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_entropy_refresh_threshold.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_entropy_refresh_threshold.$verific$q_reg$prim_subreg.sv:72$46343 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_entropy_seed_lower.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_entropy_seed_upper.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_fifo_empty.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_kmac_done.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_kmac_err.$verific$q_reg[0]$prim_subreg.sv:72$46288 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_key_len.$verific$q_reg$prim_subreg.sv:72$46381 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_key_len.$verific$q_reg$prim_subreg.sv:72$46381 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_key_len.$verific$q_reg$prim_subreg.sv:72$46381 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_prefix_0.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_prefix_1.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_prefix_10.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_prefix_2.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_prefix_3.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_prefix_4.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_prefix_5.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_prefix_6.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_prefix_7.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_prefix_8.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_prefix_9.$verific$q_reg$prim_subreg.sv:72$46419 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_tlul_adapter_msgfifo.\u_rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$84444 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_tlul_adapter_msgfifo.\u_rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$84444 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_sha3.\u_keccak.$verific$complete_o_reg$keccak_round.sv:407$61153 ($adff) from module kmac.
Setting constant 0-bit at position 0 on $flatten\u_tlul_adapter_msgfifo.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$84540 ($dlatch) from module kmac.
Setting constant 0-bit at position 1 on $flatten\u_tlul_adapter_msgfifo.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$84540 ($dlatch) from module kmac.

yosys> opt_clean

3.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~96 debug messages>

3.15.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.15.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~284 debug messages>

yosys> opt_reduce

3.15.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
    New ctrl vector for $pmux cell $flatten\gen_entropy.u_entropy.$verific$Select_538$kmac_entropy.sv:602$32020: { $flatten\gen_entropy.u_entropy.$verific$n4225$31607 $flatten\gen_entropy.u_entropy.$verific$n4226$31608 $flatten\gen_entropy.u_entropy.$verific$n4227$31609 }
    New ctrl vector for $pmux cell $flatten\gen_entropy.u_entropy.$verific$Select_542$kmac_entropy.sv:602$32024: $flatten\gen_entropy.u_entropy.$verific$n4225$31607
    New ctrl vector for $pmux cell $flatten\gen_entropy.u_entropy.$verific$Select_544$kmac_entropy.sv:602$32026: { $flatten\gen_entropy.u_entropy.$verific$n4228$31610 $auto$opt_reduce.cc:134:opt_pmux$88983 }
    New ctrl vector for $pmux cell $flatten\gen_entropy.u_entropy.$verific$select_625$kmac_entropy.sv:602$32045: $flatten\gen_entropy.u_entropy.$verific$n4229$31611
    New ctrl vector for $pmux cell $flatten\u_app_intf.$verific$Select_2408$kmac_app.sv:507$27997: $flatten\u_app_intf.$verific$n4924$27728
    New ctrl vector for $pmux cell $flatten\u_app_intf.$verific$select_2595$kmac_app.sv:685$28064: $auto$opt_reduce.cc:134:opt_pmux$88972
    New ctrl vector for $pmux cell $flatten\u_errchk.$verific$select_172$kmac_errchk.sv:351$32216: { $flatten\u_errchk.$verific$n25$32065 $flatten\u_errchk.$verific$n26$32066 $flatten\u_errchk.$verific$n27$32067 $flatten\u_errchk.$verific$n28$32068 $auto$opt_reduce.cc:134:opt_pmux$88985 }
    New ctrl vector for $pmux cell $flatten\u_errchk.$verific$select_180$kmac_errchk.sv:284$32182: \u_errchk.err_swsequence
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_957$kmac_reg_top.sv:2665$40540: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n7443$33010 $flatten\u_reg.$verific$n7452$33019 $flatten\u_reg.$verific$n7458$33025 $flatten\u_reg.$verific$n7599$33166 $flatten\u_reg.$verific$n7601$33168 }
  Optimizing cells in module \kmac.
Performed a total of 9 changes.

yosys> opt_merge

3.15.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

yosys> opt_dff -nodffe -nosdff

3.15.20. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_sha3.\u_keccak.\u_round_count.$verific$max_val_reg$prim_count.sv:82$82842 ($adff) from module kmac (removing D path).
Setting constant 1-bit at position 0 on $flatten\u_sha3.\u_keccak.\u_round_count.$verific$max_val_reg$prim_count.sv:82$82842 ($dlatch) from module kmac.
Setting constant 1-bit at position 1 on $flatten\u_sha3.\u_keccak.\u_round_count.$verific$max_val_reg$prim_count.sv:82$82842 ($dlatch) from module kmac.
Setting constant 1-bit at position 2 on $flatten\u_sha3.\u_keccak.\u_round_count.$verific$max_val_reg$prim_count.sv:82$82842 ($dlatch) from module kmac.
Setting constant 1-bit at position 3 on $flatten\u_sha3.\u_keccak.\u_round_count.$verific$max_val_reg$prim_count.sv:82$82842 ($dlatch) from module kmac.
Setting constant 1-bit at position 4 on $flatten\u_sha3.\u_keccak.\u_round_count.$verific$max_val_reg$prim_count.sv:82$82842 ($dlatch) from module kmac.
Setting constant 0-bit at position 0 on $flatten\intr_fifo_empty.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$45293 ($adff) from module kmac.

yosys> opt_clean

3.15.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 52 unused cells and 180 unused wires.
<suppressed ~115 debug messages>

yosys> opt_expr

3.15.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~3 debug messages>

3.15.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.15.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~280 debug messages>

yosys> opt_reduce

3.15.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.15.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.15.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_sha3.$verific$absorbed_o_reg$sha3.sv:160$47025 ($adff) from module kmac.

yosys> opt_clean

3.15.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.15.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~22 debug messages>

3.15.30. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.15.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~269 debug messages>

yosys> opt_reduce

3.15.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
    New ctrl vector for $pmux cell $flatten\u_app_intf.$verific$select_2405$kmac_app.sv:507$27994: { $flatten\u_app_intf.$verific$n4919$27723 $flatten\u_app_intf.$verific$n4920$27724 $flatten\u_app_intf.$verific$n4923$27727 $flatten\u_app_intf.$verific$n4925$27729 }
    New ctrl vector for $pmux cell $flatten\u_errchk.$verific$select_172$kmac_errchk.sv:351$32216: { $flatten\u_errchk.$verific$n25$32065 $flatten\u_errchk.$verific$n26$32066 $flatten\u_errchk.$verific$n28$32068 $auto$opt_reduce.cc:134:opt_pmux$88987 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$88986: { $flatten\u_errchk.$verific$n30$32070 $flatten\u_errchk.$verific$n29$32069 $flatten\u_errchk.$verific$n27$32067 }
  Optimizing cells in module \kmac.
Performed a total of 3 changes.

yosys> opt_merge

3.15.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.15.34. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.15.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 1 unused cells and 13 unused wires.
<suppressed ~2 debug messages>

yosys> opt_expr

3.15.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

3.15.37. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.15.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~269 debug messages>

yosys> opt_reduce

3.15.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.15.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.15.41. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.15.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..

yosys> opt_expr

3.15.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

3.15.44. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.16. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.16.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking kmac.u_app_intf.app_id as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking kmac.u_app_intf.keccak_strength_o as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register kmac.u_errchk.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o.
Not marking kmac.u_reg.u_socket.dev_select_outstanding as FSM state register:
    Users of register don't seem to benefit from recoding.

yosys> fsm_extract

3.16.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_errchk.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o' from module `\kmac'.
  found $adff cell for state register: $flatten\u_errchk.\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$46272
  root of input selection tree: \u_errchk.st_d
  found reset state: 6'001101 (from async reset)
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$88987
  found ctrl input: $flatten\u_errchk.$verific$n28$32068
  found ctrl input: $flatten\u_errchk.$verific$n26$32066
  found ctrl input: $flatten\u_errchk.$verific$n25$32065
  found state code: 6'000000
  found ctrl input: $flatten\u_errchk.$verific$n17$32060
  found ctrl input: $flatten\u_errchk.$verific$n18$32061
  found state code: 6'111100
  found ctrl input: $flatten\u_errchk.$verific$n10$32056
  found state code: 6'010110
  found ctrl input: $flatten\u_errchk.$verific$n226$32103
  found state code: 6'110001
  found ctrl output: $flatten\u_errchk.$verific$n25$32065
  found ctrl output: $flatten\u_errchk.$verific$n26$32066
  found ctrl output: $flatten\u_errchk.$verific$n27$32067
  found ctrl output: $flatten\u_errchk.$verific$n28$32068
  found ctrl output: $flatten\u_errchk.$verific$n29$32069
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$88987 $flatten\u_errchk.$verific$n226$32103 $flatten\u_errchk.$verific$n18$32061 $flatten\u_errchk.$verific$n17$32060 $flatten\u_errchk.$verific$n10$32056 }
  ctrl outputs: { \u_errchk.st_d $flatten\u_errchk.$verific$n29$32069 $flatten\u_errchk.$verific$n28$32068 $flatten\u_errchk.$verific$n27$32067 $flatten\u_errchk.$verific$n26$32066 $flatten\u_errchk.$verific$n25$32065 }
  transition:   6'000000 5'----- ->   6'000000 11'00000000000
  transition:   6'111100 5'----- ->   6'111100 11'11110010000
  transition:   6'010110 5'----- ->   6'010110 11'01011000100
  transition:   6'110001 5'----0 ->   6'110001 11'11000100010
  transition:   6'110001 5'----1 ->   6'010110 11'01011000010
  transition:   6'001101 5'-0--- ->   6'001101 11'00110100001
  transition:   6'001101 5'-1--- ->   6'110001 11'11000100001

yosys> fsm_opt

3.16.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_errchk.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o$88988' from module `\kmac'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$88987.
  Removing unused input signal $flatten\u_errchk.$verific$n18$32061.
  Removing unused input signal $flatten\u_errchk.$verific$n17$32060.

yosys> opt_clean

3.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 12 unused cells and 16 unused wires.
<suppressed ~17 debug messages>

yosys> fsm_opt

3.16.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_errchk.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o$88988' from module `\kmac'.

yosys> fsm_recode -encoding binary

3.16.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_errchk.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o$88988' from module `\kmac' using `auto' encoding:
  mapping auto encoding to `binary` for this FSM.
  000000 -> 001
  111100 -> 010
  010110 -> 011
  110001 -> 100
  001101 -> 000

yosys> fsm_info

3.16.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_errchk.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o$88988' from module `kmac':
-------------------------------------

  Information on FSM $fsm$\u_errchk.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o$88988 (\u_errchk.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o):

  Number of input signals:    2
  Number of output signals:  11
  Number of state bits:       3

  Input signals:
    0: $flatten\u_errchk.$verific$n10$32056
    1: $flatten\u_errchk.$verific$n226$32103

  Output signals:
    0: $flatten\u_errchk.$verific$n25$32065
    1: $flatten\u_errchk.$verific$n26$32066
    2: $flatten\u_errchk.$verific$n27$32067
    3: $flatten\u_errchk.$verific$n28$32068
    4: $flatten\u_errchk.$verific$n29$32069
    5: \u_errchk.st_d [0]
    6: \u_errchk.st_d [1]
    7: \u_errchk.st_d [2]
    8: \u_errchk.st_d [3]
    9: \u_errchk.st_d [4]
   10: \u_errchk.st_d [5]

  State encoding:
    0:      3'001
    1:      3'010
    2:      3'011
    3:      3'100
    4:      3'000  <RESET STATE>

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'--   ->     0 11'00000000000
      1:     1 2'--   ->     1 11'11110010000
      2:     2 2'--   ->     2 11'01011000100
      3:     3 2'-1   ->     2 11'01011000010
      4:     3 2'-0   ->     3 11'11000100010
      5:     4 2'1-   ->     3 11'11000100001
      6:     4 2'0-   ->     4 11'00110100001

-------------------------------------

yosys> fsm_map

3.16.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_errchk.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o$88988' from module `\kmac'.

yosys> opt -sat -nosdff

3.17. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~13 debug messages>

yosys> opt_merge -nomux

3.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~39 debug messages>
Removed a total of 13 cells.

yosys> opt_muxtree

3.17.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/5 on $pmux $flatten\u_errchk.$verific$Select_30$kmac_errchk.sv:194$32140.
    dead port 3/6 on $pmux $flatten\u_errchk.$verific$select_76$kmac_errchk.sv:239$32170.
Removed 2 multiplexer ports.
<suppressed ~269 debug messages>

yosys> opt_reduce

3.17.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
    New input vector for $reduce_or cell $flatten\u_errchk.$verific$reduce_nor_29$kmac_errchk.sv:194$32138: $auto$fsm_map.cc:194:map_fsm$88997 [4:1]
  Optimizing cells in module \kmac.
Performed a total of 1 changes.

yosys> opt_merge

3.17.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_dff -sat -nosdff

3.17.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [511:480]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [479:448]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [447:416]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [415:384]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [383:352]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [351:320]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [319:288]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [287:256]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [255:224]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [223:192]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [191:160]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [159:128]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [127:96]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [95:64]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [63:32]).
Adding EN signal on $verific$sw_key_data[1]_reg$kmac.sv:461$210 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[1] [31:0]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [511:480]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [479:448]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [447:416]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [415:384]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [383:352]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [351:320]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [319:288]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [287:256]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [255:224]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [223:192]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [191:160]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [159:128]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [127:96]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [95:64]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [63:32]).
Adding EN signal on $verific$sw_key_data[0]_reg$kmac.sv:448$176 ($adff) from module kmac (D = \tl_i.a_data, Q = \sw_key_data[0] [31:0]).
Adding EN signal on $flatten\u_tlul_adapter_msgfifo.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$84534 ($adff) from module kmac (D = $flatten\u_tlul_adapter_msgfifo.\u_sramreqfifo.$verific$n50$84490, Q = \u_tlul_adapter_msgfifo.u_sramreqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_tlul_adapter_msgfifo.\u_rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$84450 ($adff) from module kmac (D = $flatten\u_tlul_adapter_msgfifo.\u_rspfifo.$verific$n83$84405, Q = \u_tlul_adapter_msgfifo.u_rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_tlul_adapter_msgfifo.\u_reqfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$84634 ($dff) from module kmac (D = { 1'0 \u_staterd.u_tlul_adapter.reqfifo_wdata[op] [0] \u_tlul_adapter_msgfifo.error_internal \tl_i.a_size \tl_i.a_source }, Q = \u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $flatten\u_tlul_adapter_msgfifo.\u_reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$84620 ($adff) from module kmac (D = $flatten\u_tlul_adapter_msgfifo.\u_reqfifo.$verific$n50$84576, Q = \u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_tlul_adapter_msgfifo.\u_reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$84626 ($adff) from module kmac (D = $flatten\u_tlul_adapter_msgfifo.\u_reqfifo.$verific$n83$84582, Q = \u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_staterd.\u_tlul_adapter.\u_sramreqfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$84548 ($dff) from module kmac (D = { \tl_i.a_mask 1'0 }, Q = \u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $flatten\u_staterd.\u_tlul_adapter.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$84534 ($adff) from module kmac (D = $flatten\u_staterd.\u_tlul_adapter.\u_sramreqfifo.$verific$n50$84490, Q = \u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_staterd.\u_tlul_adapter.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$84540 ($adff) from module kmac (D = $flatten\u_staterd.\u_tlul_adapter.\u_sramreqfifo.$verific$n83$84496, Q = \u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_staterd.\u_tlul_adapter.\u_rspfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$84458 ($dff) from module kmac (D = { \u_staterd.u_tlul_adapter.rdata_tlword 1'0 }, Q = \u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $flatten\u_staterd.\u_tlul_adapter.\u_rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$84444 ($adff) from module kmac (D = $flatten\u_staterd.\u_tlul_adapter.\u_rspfifo.$verific$n50$84399, Q = \u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_staterd.\u_tlul_adapter.\u_rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$84450 ($adff) from module kmac (D = $flatten\u_staterd.\u_tlul_adapter.\u_rspfifo.$verific$n83$84405, Q = \u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_staterd.\u_tlul_adapter.\u_reqfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$84634 ($dff) from module kmac (D = { 1'0 \u_staterd.u_tlul_adapter.reqfifo_wdata[op] [0] \u_staterd.u_tlul_adapter.error_internal \tl_i.a_size \tl_i.a_source }, Q = \u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $flatten\u_staterd.\u_tlul_adapter.\u_reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$84620 ($adff) from module kmac (D = $flatten\u_staterd.\u_tlul_adapter.\u_reqfifo.$verific$n50$84576, Q = \u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_staterd.\u_tlul_adapter.\u_reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$84626 ($adff) from module kmac (D = $flatten\u_staterd.\u_tlul_adapter.\u_reqfifo.$verific$n83$84582, Q = \u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_staterd.$verific$tlram_rdata_reg$kmac_staterd.sv:82$40862 ($adff) from module kmac (D = \u_staterd.tlram_rdata_endian, Q = \u_staterd.tlram_rdata).
Adding EN signal on $flatten\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$46088 ($adff) from module kmac (D = \kmac_st_d, Q = \u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o).
Adding EN signal on $flatten\u_sha3.\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$83003 ($adff) from module kmac (D = \u_sha3.st_d, Q = \u_sha3.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o).
Adding EN signal on $flatten\u_sha3.\u_pad.$verific$sent_message_reg$sha3pad.sv:160$83149 ($adff) from module kmac (D = $flatten\u_sha3.\u_pad.$verific$n44$83114, Q = \u_sha3.u_pad.sent_message).
Adding EN signal on $flatten\u_sha3.\u_pad.$verific$process_latched_reg$sha3pad.sv:230$83167 ($adff) from module kmac (D = $flatten\u_sha3.\u_pad.$verific$n89$83015, Q = \u_sha3.u_pad.process_latched).
Adding EN signal on $flatten\u_sha3.\u_pad.$verific$msg_strb_reg$sha3pad.sv:626$83677 ($adff) from module kmac (D = $flatten\u_sha3.\u_pad.$verific$n2257$83138, Q = \u_sha3.u_pad.msg_strb).
Adding EN signal on $flatten\u_sha3.\u_pad.$verific$msg_buf_reg$sha3pad.sv:626$83676 ($adff) from module kmac (D = $flatten\u_sha3.\u_pad.$verific$n2144$83137, Q = { \u_sha3.u_pad.msg_buf[0] \u_sha3.u_pad.msg_buf[1] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$82964 ($adff) from module kmac (D = \u_sha3.u_keccak.keccak_st_d, Q = \u_sha3.u_keccak.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o).
Adding EN signal on $flatten\u_sha3.\u_keccak.\u_round_count.$verific$gen_cross_cnt_hardening.down_cnt_reg$prim_count.sv:127$82871 ($adff) from module kmac (D = $flatten\u_sha3.\u_keccak.\u_round_count.$verific$n112$82826, Q = \u_sha3.u_keccak.u_round_count.gen_cross_cnt_hardening.down_cnt).
Adding EN signal on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[4].u_dom.$verific$t1_q_reg$prim_dom_and_2share.sv:78$82917 ($adff) from module kmac (D = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[4].u_dom.t1_d, Q = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[4].u_dom.t1_q).
Adding EN signal on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[4].u_dom.$verific$t0_q_reg$prim_dom_and_2share.sv:78$82916 ($adff) from module kmac (D = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[4].u_dom.t0_d, Q = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[4].u_dom.t0_q).
Adding EN signal on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[3].u_dom.$verific$t1_q_reg$prim_dom_and_2share.sv:78$82917 ($adff) from module kmac (D = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[3].u_dom.t1_d, Q = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[3].u_dom.t1_q).
Adding EN signal on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[3].u_dom.$verific$t0_q_reg$prim_dom_and_2share.sv:78$82916 ($adff) from module kmac (D = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[3].u_dom.t0_d, Q = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[3].u_dom.t0_q).
Adding EN signal on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[2].u_dom.$verific$t1_q_reg$prim_dom_and_2share.sv:78$82917 ($adff) from module kmac (D = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[2].u_dom.t1_d, Q = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[2].u_dom.t1_q).
Adding EN signal on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[2].u_dom.$verific$t0_q_reg$prim_dom_and_2share.sv:78$82916 ($adff) from module kmac (D = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[2].u_dom.t0_d, Q = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[2].u_dom.t0_q).
Adding EN signal on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[1].u_dom.$verific$t1_q_reg$prim_dom_and_2share.sv:78$82917 ($adff) from module kmac (D = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[1].u_dom.t1_d, Q = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[1].u_dom.t1_q).
Adding EN signal on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[1].u_dom.$verific$t0_q_reg$prim_dom_and_2share.sv:78$82916 ($adff) from module kmac (D = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[1].u_dom.t0_d, Q = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[1].u_dom.t0_q).
Adding EN signal on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[0].u_dom.$verific$t1_q_reg$prim_dom_and_2share.sv:78$82917 ($adff) from module kmac (D = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[0].u_dom.t1_d, Q = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[0].u_dom.t1_q).
Adding EN signal on $flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[0].u_dom.$verific$t0_q_reg$prim_dom_and_2share.sv:78$82916 ($adff) from module kmac (D = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[0].u_dom.t0_d, Q = \u_sha3.u_keccak.u_keccak_p.g_2share_chi.g_chi_w[0].u_dom.t0_q).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [3199:3136] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1599:1536] }, Q = { \u_sha3.u_keccak.storage[0] [1599:1536] \u_sha3.u_keccak.storage[1] [1599:1536] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [3135:3072] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1535:1472] }, Q = { \u_sha3.u_keccak.storage[0] [1535:1472] \u_sha3.u_keccak.storage[1] [1535:1472] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [3071:3008] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1471:1408] }, Q = { \u_sha3.u_keccak.storage[0] [1471:1408] \u_sha3.u_keccak.storage[1] [1471:1408] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [3007:2944] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1407:1344] }, Q = { \u_sha3.u_keccak.storage[0] [1407:1344] \u_sha3.u_keccak.storage[1] [1407:1344] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2943:2880] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1343:1280] }, Q = { \u_sha3.u_keccak.storage[0] [1343:1280] \u_sha3.u_keccak.storage[1] [1343:1280] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2879:2816] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1279:1216] }, Q = { \u_sha3.u_keccak.storage[0] [1279:1216] \u_sha3.u_keccak.storage[1] [1279:1216] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2815:2752] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1215:1152] }, Q = { \u_sha3.u_keccak.storage[0] [1215:1152] \u_sha3.u_keccak.storage[1] [1215:1152] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2751:2688] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1151:1088] }, Q = { \u_sha3.u_keccak.storage[0] [1151:1088] \u_sha3.u_keccak.storage[1] [1151:1088] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2687:2624] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1087:1024] }, Q = { \u_sha3.u_keccak.storage[0] [1087:1024] \u_sha3.u_keccak.storage[1] [1087:1024] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2623:2560] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1023:960] }, Q = { \u_sha3.u_keccak.storage[0] [1023:960] \u_sha3.u_keccak.storage[1] [1023:960] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2559:2496] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [959:896] }, Q = { \u_sha3.u_keccak.storage[0] [959:896] \u_sha3.u_keccak.storage[1] [959:896] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2495:2432] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [895:832] }, Q = { \u_sha3.u_keccak.storage[0] [895:832] \u_sha3.u_keccak.storage[1] [895:832] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2431:2368] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [831:768] }, Q = { \u_sha3.u_keccak.storage[0] [831:768] \u_sha3.u_keccak.storage[1] [831:768] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2367:2304] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [767:704] }, Q = { \u_sha3.u_keccak.storage[0] [767:704] \u_sha3.u_keccak.storage[1] [767:704] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2303:2240] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [703:640] }, Q = { \u_sha3.u_keccak.storage[0] [703:640] \u_sha3.u_keccak.storage[1] [703:640] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2239:2176] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [639:576] }, Q = { \u_sha3.u_keccak.storage[0] [639:576] \u_sha3.u_keccak.storage[1] [639:576] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2175:2112] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [575:512] }, Q = { \u_sha3.u_keccak.storage[0] [575:512] \u_sha3.u_keccak.storage[1] [575:512] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2111:2048] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [511:448] }, Q = { \u_sha3.u_keccak.storage[0] [511:448] \u_sha3.u_keccak.storage[1] [511:448] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [2047:1984] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [447:384] }, Q = { \u_sha3.u_keccak.storage[0] [447:384] \u_sha3.u_keccak.storage[1] [447:384] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1983:1920] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [383:320] }, Q = { \u_sha3.u_keccak.storage[0] [383:320] \u_sha3.u_keccak.storage[1] [383:320] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1919:1856] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [319:256] }, Q = { \u_sha3.u_keccak.storage[0] [319:256] \u_sha3.u_keccak.storage[1] [319:256] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1855:1792] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [255:192] }, Q = { \u_sha3.u_keccak.storage[0] [255:192] \u_sha3.u_keccak.storage[1] [255:192] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1791:1728] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [191:128] }, Q = { \u_sha3.u_keccak.storage[0] [191:128] \u_sha3.u_keccak.storage[1] [191:128] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1727:1664] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [127:64] }, Q = { \u_sha3.u_keccak.storage[0] [127:64] \u_sha3.u_keccak.storage[1] [127:64] }).
Adding EN signal on $flatten\u_sha3.\u_keccak.$verific$storage_reg$keccak_round.sv:329$52989 ($adff) from module kmac (D = { $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [1663:1600] $flatten\u_sha3.\u_keccak.$verific$n12915$52733 [63:0] }, Q = { \u_sha3.u_keccak.storage[0] [63:0] \u_sha3.u_keccak.storage[1] [63:0] }).
Adding EN signal on $flatten\u_sha3.$verific$processing_reg$sha3.sv:170$47031 ($adff) from module kmac (D = 1'1, Q = \u_sha3.processing).
Adding EN signal on $flatten\u_reg.\u_socket.\err_resp.$verific$err_source_reg$tlul_err_resp.sv:34$87681 ($dff) from module kmac (D = \tl_i.a_source, Q = \u_reg.u_socket.err_resp.err_source).
Adding EN signal on $flatten\u_reg.\u_socket.\err_resp.$verific$err_size_reg$tlul_err_resp.sv:34$87680 ($adff) from module kmac (D = \tl_i.a_size, Q = \u_reg.u_socket.err_resp.err_size).
Adding EN signal on $flatten\u_reg.\u_socket.\err_resp.$verific$err_req_pending_reg$tlul_err_resp.sv:34$87679 ($adff) from module kmac (D = $flatten\u_reg.\u_socket.\err_resp.$verific$n28$87650, Q = \u_reg.u_socket.err_resp.err_req_pending).
Adding EN signal on $flatten\u_reg.\u_socket.$verific$num_req_outstanding_reg$tlul_socket_1n.sv:111$86315 ($adff) from module kmac (D = $flatten\u_reg.\u_socket.$verific$n267$85935, Q = \u_reg.u_socket.num_req_outstanding).
Adding EN signal on $flatten\u_reg.\u_socket.$verific$dev_select_outstanding_reg$tlul_socket_1n.sv:111$86316 ($adff) from module kmac (D = \u_reg.reg_steer, Q = \u_reg.u_socket.dev_select_outstanding).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$83841 ($adff) from module kmac (D = { 2'00 \u_reg.u_reg_if.rd_req }, Q = \u_reg.u_reg_if.rspop).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$83840 ($adff) from module kmac (D = \tl_i.a_size, Q = \u_reg.u_reg_if.reqsz).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$83839 ($adff) from module kmac (D = \tl_i.a_source, Q = \u_reg.u_reg_if.reqid).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$83849 ($adff) from module kmac (D = $flatten\u_reg.\u_reg_if.$verific$n187$83799, Q = \u_reg.u_reg_if.rdata).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$83829 ($adff) from module kmac (D = $flatten\u_reg.\u_reg_if.$verific$n80$83779, Q = \u_reg.u_reg_if.outstanding).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$83850 ($adff) from module kmac (D = $flatten\u_reg.\u_reg_if.$verific$n253$83781, Q = \u_reg.u_reg_if.error).
Adding EN signal on $flatten\u_reg.\u_intr_state_kmac_err.$verific$q_reg[0]$prim_subreg.sv:72$46305 ($adff) from module kmac (D = \intr_kmac_err.hw2reg_intr_state_d_o, Q = \u_reg.u_intr_state_kmac_err.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_kmac_done.$verific$q_reg[0]$prim_subreg.sv:72$46305 ($adff) from module kmac (D = \intr_kmac_done.hw2reg_intr_state_d_o, Q = \u_reg.u_intr_state_kmac_done.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_fifo_empty.$verific$q_reg[0]$prim_subreg.sv:72$46305 ($adff) from module kmac (D = \intr_fifo_empty.hw2reg_intr_state_d_o, Q = \u_reg.u_intr_state_fifo_empty.q).
Adding EN signal on $flatten\u_reg.\u_err_code.$verific$q_reg$prim_subreg.sv:72$46400 ($adff) from module kmac (D = \hw2reg[err_code][d], Q = \u_reg.u_err_code.q).
Adding EN signal on $flatten\u_reg.$verific$intg_err_q_reg$kmac_reg_top.sv:67$33318 ($adff) from module kmac (D = 1'1, Q = \u_reg.intg_err_q).
Adding EN signal on $flatten\u_msgfifo.\u_packer.$verific$stored_mask_reg$prim_packer.sv:148$45964 ($adff) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6402$45713, Q = \u_msgfifo.u_packer.stored_mask).
Adding EN signal on $flatten\u_msgfifo.\u_packer.$verific$stored_data_reg$prim_packer.sv:148$45963 ($adff) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n6273$45712, Q = \u_msgfifo.u_packer.stored_data).
Adding EN signal on $flatten\u_msgfifo.\u_packer.$verific$pos_reg$prim_packer.sv:80$45874 ($adff) from module kmac (D = $flatten\u_msgfifo.\u_packer.$verific$n1259$45628, Q = \u_msgfifo.u_packer.pos).
Adding EN signal on $flatten\u_msgfifo.\u_msgfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$45185 ($adff) from module kmac (D = $flatten\u_msgfifo.\u_msgfifo.$verific$n105$45144, Q = \u_msgfifo.u_msgfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_msgfifo.\u_msgfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$45192 ($adff) from module kmac (D = $flatten\u_msgfifo.\u_msgfifo.$verific$n165$45150, Q = \u_msgfifo.u_msgfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_kmac_core.\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$46123 ($adff) from module kmac (D = \u_kmac_core.st_d, Q = \u_kmac_core.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o).
Adding EN signal on $flatten\u_kmac_core.$verific$process_latched_reg$kmac_core.sv:263$30276 ($adff) from module kmac (D = $flatten\u_kmac_core.$verific$n638$28126, Q = \u_kmac_core.process_latched).
Adding EN signal on $flatten\u_errchk.$verific$sw_cmd_o_reg$kmac_errchk.sv:201$32146 ($adff) from module kmac (D = \u_errchk.sw_cmd_i, Q = \u_errchk.sw_cmd_o).
Adding EN signal on $flatten\u_app_intf.\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$46233 ($adff) from module kmac (D = \u_app_intf.st_d, Q = \u_app_intf.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o).
Adding EN signal on $flatten\u_app_intf.$verific$sha3_mode_o_reg$kmac_app.sv:709$28086 ($adff) from module kmac (D = $flatten\u_app_intf.$verific$n19400$27878, Q = \u_app_intf.sha3_mode_o).
Adding EN signal on $flatten\u_app_intf.$verific$kmac_en_o_reg$kmac_app.sv:709$28085 ($adff) from module kmac (D = $flatten\u_app_intf.$verific$n19399$27806, Q = \u_app_intf.kmac_en_o).
Adding EN signal on $flatten\u_app_intf.$verific$keccak_strength_o_reg$kmac_app.sv:709$28087 ($adff) from module kmac (D = $flatten\u_app_intf.$verific$n19403$27879, Q = \u_app_intf.keccak_strength_o).
Adding EN signal on $flatten\u_app_intf.$verific$app_id_reg$kmac_app.sv:291$27916 ($adff) from module kmac (D = \u_app_intf.arb_idx, Q = \u_app_intf.app_id).
Adding EN signal on $flatten\gen_entropy.u_entropy.\u_state_regs.\u_state_flop.\gen_generic.u_impl_generic.$verific$q_o_reg$prim_generic_flop.sv:23$46178 ($adff) from module kmac (D = \gen_entropy.u_entropy.st_d, Q = \gen_entropy.u_entropy.u_state_regs.u_state_flop.gen_generic.u_impl_generic.q_o).
Adding EN signal on $flatten\gen_entropy.u_entropy.$verific$timer_value_reg$kmac_entropy.sv:221$31688 ($adff) from module kmac (D = $flatten\gen_entropy.u_entropy.$verific$n129$31630, Q = \gen_entropy.u_entropy.timer_value).
Adding EN signal on $flatten\gen_entropy.u_entropy.$verific$timer_expired_reg$kmac_entropy.sv:233$31696 ($adff) from module kmac (D = $flatten\gen_entropy.u_entropy.$verific$n189$31567, Q = \gen_entropy.u_entropy.timer_expired).
Adding EN signal on $flatten\gen_entropy.u_entropy.$verific$threshold_hit_q_reg$kmac_entropy.sv:279$31726 ($adff) from module kmac (D = 1'0, Q = \gen_entropy.u_entropy.threshold_hit_q).
Adding EN signal on $flatten\gen_entropy.u_entropy.$verific$storage_idx_reg$kmac_entropy.sv:348$31951 ($adff) from module kmac (D = $flatten\gen_entropy.u_entropy.$verific$n2425$31656, Q = \gen_entropy.u_entropy.storage_idx).
Adding EN signal on $flatten\gen_entropy.u_entropy.$verific$rand_valid_o_reg$kmac_entropy.sv:367$31958 ($adff) from module kmac (D = $flatten\gen_entropy.u_entropy.$verific$n4043$31588, Q = \gen_entropy.u_entropy.rand_valid_o).
Adding EN signal on $flatten\gen_entropy.u_entropy.$verific$prescaler_cnt_reg$kmac_entropy.sv:246$31706 ($adff) from module kmac (D = $flatten\gen_entropy.u_entropy.$verific$n273$31637, Q = \gen_entropy.u_entropy.prescaler_cnt).
Adding EN signal on $flatten\gen_entropy.u_entropy.$verific$hash_cnt_o_reg$kmac_entropy.sv:271$31719 ($adff) from module kmac (D = $flatten\gen_entropy.u_entropy.$verific$n368$31641, Q = \gen_entropy.u_entropy.hash_cnt_o).
Adding EN signal on $flatten\gen_entropy.u_entropy.$verific$entropy_storage_reg$kmac_entropy.sv:335$31942 ($adff) from module kmac (D = 64'0000000000000000000000000000000000000000000000000000000000000001, Q = \gen_entropy.u_entropy.entropy_storage [63:0]).
Adding EN signal on $flatten\gen_entropy.u_entropy.$verific$entropy_storage_reg$kmac_entropy.sv:335$31942 ($adff) from module kmac (D = 64'0000000000000000000000000000000000000000000000000000000000000001, Q = \gen_entropy.u_entropy.entropy_storage [127:64]).
Adding EN signal on $flatten\gen_entropy.u_entropy.$verific$entropy_storage_reg$kmac_entropy.sv:335$31942 ($adff) from module kmac (D = 64'0000000000000000000000000000000000000000000000000000000000000001, Q = \gen_entropy.u_entropy.entropy_storage [191:128]).
Adding EN signal on $flatten\gen_entropy.u_entropy.$verific$entropy_storage_reg$kmac_entropy.sv:335$31942 ($adff) from module kmac (D = 64'0000000000000000000000000000000000000000000000000000000000000001, Q = \gen_entropy.u_entropy.entropy_storage [255:192]).
Adding EN signal on $flatten\gen_entropy.u_entropy.$verific$entropy_storage_reg$kmac_entropy.sv:335$31942 ($adff) from module kmac (D = 64'0000000000000000000000000000000000000000000000000000000000000001, Q = \gen_entropy.u_entropy.entropy_storage [319:256]).
Adding EN signal on $flatten\gen_entropy.u_edn_req.\u_prim_packer_fifo.$verific$depth_q_reg$prim_packer_fifo.sv:82$46010 ($adff) from module kmac (D = \gen_entropy.u_edn_req.u_prim_packer_fifo.depth_d, Q = \gen_entropy.u_edn_req.u_prim_packer_fifo.depth_q).
Adding EN signal on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$44576 ($adff) from module kmac (D = \gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.state_d, Q = \gen_alert_tx[1].u_prim_alert_sender.i_decode_ping.gen_async.state_q).
Adding EN signal on $flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$44576 ($adff) from module kmac (D = \gen_alert_tx[1].u_prim_alert_sender.i_decode_ack.gen_async.state_d, Q = \gen_alert_tx[1].u_prim_alert_sender.i_decode_ack.gen_async.state_q).
Adding EN signal on $flatten\gen_alert_tx[1].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$44355 ($adff) from module kmac (D = \gen_alert_tx[1].u_prim_alert_sender.state_d, Q = \gen_alert_tx[1].u_prim_alert_sender.state_q).
Adding EN signal on $flatten\gen_alert_tx[1].u_prim_alert_sender.$verific$alert_set_q_reg$prim_alert_sender.sv:235$44358 ($adff) from module kmac (D = 1'0, Q = \gen_alert_tx[1].u_prim_alert_sender.alert_set_q).
Adding EN signal on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$44576 ($adff) from module kmac (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_d, Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q).
Adding EN signal on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$44576 ($adff) from module kmac (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_d, Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q).
Adding EN signal on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$44248 ($adff) from module kmac (D = \gen_alert_tx[0].u_prim_alert_sender.state_d, Q = \gen_alert_tx[0].u_prim_alert_sender.state_q).
Adding EN signal on $auto$ff.cc:262:slice$88981 ($adff) from module kmac (D = \u_sha3.u_keccak.u_round_count.gen_cross_cnt_hardening.unused_cnt [0], Q = \u_sha3.u_keccak.u_round_count.gen_cnts[0].u_cnt_flop.gen_generic.u_impl_generic.q_o [0]).
Adding EN signal on $auto$ff.cc:262:slice$88980 ($adff) from module kmac (D = \u_kmac_core.u_key_index_count.up_cnt_d[1] [0], Q = \u_kmac_core.u_key_index_count.gen_cnts[1].u_cnt_flop.gen_generic.u_impl_generic.q_o [0]).
Adding EN signal on $auto$ff.cc:262:slice$88979 ($adff) from module kmac (D = \u_kmac_core.u_key_index_count.up_cnt_d[0] [0], Q = \u_kmac_core.u_key_index_count.gen_cnts[0].u_cnt_flop.gen_generic.u_impl_generic.q_o [0]).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 36 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 37 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 38 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 39 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 40 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 41 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 42 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 43 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 44 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 45 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 46 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 47 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 48 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 49 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 50 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 51 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 52 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 53 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 54 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 55 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 56 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 57 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 58 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 59 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 60 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 61 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 62 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 63 on $auto$ff.cc:262:slice$89478 ($adffe) from module kmac.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 36 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 37 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 38 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 39 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 40 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 41 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 42 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 43 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 44 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 45 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 46 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 47 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 48 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 49 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 50 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 51 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 52 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 53 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 54 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 55 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 56 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 57 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 58 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 59 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 60 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 61 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 62 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 63 on $auto$ff.cc:262:slice$89475 ($adffe) from module kmac.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 36 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 37 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 38 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 39 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 40 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 41 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 42 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 43 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 44 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 45 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 46 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 47 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 48 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 49 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 50 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 51 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 52 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 53 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 54 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 55 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 56 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 57 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 58 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 59 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 60 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 61 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 62 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 63 on $auto$ff.cc:262:slice$89472 ($adffe) from module kmac.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 36 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 37 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 38 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 39 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 40 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 41 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 42 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 43 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 44 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 45 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 46 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 47 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 48 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 49 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 50 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 51 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 52 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 53 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 54 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 55 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 56 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 57 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 58 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 59 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 60 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 61 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 62 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 63 on $auto$ff.cc:262:slice$89469 ($adffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$89508 ($adffe) from module kmac.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 36 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 37 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 38 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 39 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 40 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 41 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 42 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 43 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 44 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 45 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 46 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 47 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 48 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 49 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 50 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 51 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 52 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 53 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 54 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 55 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 56 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 57 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 58 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 59 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 60 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 61 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 62 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 63 on $auto$ff.cc:262:slice$89481 ($adffe) from module kmac.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$89463 ($adffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$89452 ($adffe) from module kmac.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$89446 ($adffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$89439 ($adffe) from module kmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$89439 ($adffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$89414 ($adffe) from module kmac.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$89414 ($adffe) from module kmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$89414 ($adffe) from module kmac.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$89406 ($adffe) from module kmac.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$89406 ($adffe) from module kmac.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$89406 ($adffe) from module kmac.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$89406 ($adffe) from module kmac.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$89406 ($adffe) from module kmac.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$89406 ($adffe) from module kmac.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$89406 ($adffe) from module kmac.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$89406 ($adffe) from module kmac.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$89406 ($adffe) from module kmac.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$89395 ($adffe) from module kmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$89395 ($adffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$89384 ($adffe) from module kmac.

yosys> opt_clean

3.17.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 97 unused cells and 125 unused wires.
<suppressed ~106 debug messages>

yosys> opt_expr

3.17.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~83 debug messages>

3.17.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.17.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88879.
    dead port 2/2 on $mux $flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88879.
    dead port 1/2 on $mux $flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88924.
    dead port 2/2 on $mux $flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88924.
Removed 4 multiplexer ports.
<suppressed ~231 debug messages>

yosys> opt_reduce

3.17.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
    New input vector for $reduce_or cell $flatten\gen_entropy.u_entropy.$verific$reduce_or_10$kmac_entropy.sv:219$31681: \gen_entropy.u_entropy.timer_value [14:0]
  Optimizing cells in module \kmac.
Performed a total of 1 changes.

yosys> opt_merge

3.17.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~90 debug messages>
Removed a total of 30 cells.

yosys> opt_dff -sat -nosdff

3.17.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.17.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 0 unused cells and 47 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.17.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

3.17.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.17.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~231 debug messages>

yosys> opt_reduce

3.17.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.17.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_dff -sat -nosdff

3.17.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$89157 ($adffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$89158 ($adffe) from module kmac.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$89159 ($dffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$89160 ($adffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$89161 ($adffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$89162 ($dffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$89163 ($adffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$89164 ($adffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$89165 ($dffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$89166 ($adffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$89167 ($adffe) from module kmac.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$89168 ($dffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$89169 ($adffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$89170 ($adffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$89172 ($adffe) from module kmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 36 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 37 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 38 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 39 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 40 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 41 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 42 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 43 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 44 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 45 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 46 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 47 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 48 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 49 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 50 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 51 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 52 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 53 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 54 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.
Setting constant 0-bit at position 55 on $auto$ff.cc:262:slice$89187 ($adffe) from module kmac.

yosys> opt_clean

3.17.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..

yosys> opt_expr

3.17.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~16 debug messages>

3.17.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.17.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/7 on $pmux $verific$select_3289$kmac.sv:724$366.
    dead port 4/7 on $pmux $verific$select_3289$kmac.sv:724$366.
Removed 2 multiplexer ports.
<suppressed ~220 debug messages>

yosys> opt_reduce

3.17.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
    New input vector for $reduce_or cell $verific$reduce_nor_3288$kmac.sv:724$364: { $verific$n6320$47 $verific$n6318$45 $verific$n6317$44 }
  Optimizing cells in module \kmac.
Performed a total of 1 changes.

yosys> opt_merge

3.17.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_dff -sat -nosdff

3.17.27. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.17.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 10 unused cells and 25 unused wires.
<suppressed ~11 debug messages>

yosys> opt_expr

3.17.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

3.17.30. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.17.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~220 debug messages>

yosys> opt_reduce

3.17.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.17.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_dff -sat -nosdff

3.17.34. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.17.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..

yosys> opt_expr

3.17.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

3.17.37. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.18. Executing WREDUCE pass (reducing word size of cells).
Removed top 3 bits (of 4) from port B of cell kmac.$verific$equal_21$kmac.sv:389$154 ($eq).
Removed top 2 bits (of 4) from port B of cell kmac.$verific$equal_22$kmac.sv:393$155 ($eq).
Removed top 1 bits (of 4) from port B of cell kmac.$verific$equal_23$kmac.sv:397$156 ($eq).
Removed top 2 bits (of 3) from port B of cell kmac.$verific$equal_33$kmac.sv:419$164 ($eq).
Removed top 1 bits (of 3) from port B of cell kmac.$verific$equal_35$kmac.sv:420$166 ($eq).
Removed top 2 bits (of 5) from port B of cell kmac.$verific$equal_3283$kmac.sv:664$358 ($eq).
Removed top 1 bits (of 5) from port B of cell kmac.$verific$equal_3286$kmac.sv:696$361 ($eq).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89278 ($ne).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89341 ($ne).
Removed top 1 bits (of 2) from port B of cell kmac.$flatten\u_tlul_adapter_msgfifo.$verific$equal_9$tlul_adapter_sram.sv:115$84726 ($eq).
Removed top 1 bits (of 2) from port B of cell kmac.$flatten\u_tlul_adapter_msgfifo.$verific$not_equal_20$tlul_adapter_sram.sv:142$84736 ($ne).
Removed top 1 bits (of 13) from mux cell kmac.$flatten\u_tlul_adapter_msgfifo.\u_reqfifo.$verific$mux_64$prim_fifo_sync.sv:141$84637 ($mux).
Removed top 63 bits (of 64) from port A of cell kmac.$flatten\u_staterd.\gen_slicer[0].u_state_slice.$verific$Decoder_4$prim_slicer.sv:26$46039 ($shl).
Removed top 14 bits (of 64) from port Y of cell kmac.$flatten\u_staterd.\gen_slicer[0].u_state_slice.$verific$Decoder_4$prim_slicer.sv:26$46039 ($shl).
Removed top 1 bits (of 13) from mux cell kmac.$flatten\u_staterd.\u_tlul_adapter.\u_reqfifo.$verific$mux_64$prim_fifo_sync.sv:141$84637 ($mux).
Removed top 1 bits (of 2) from port A of cell kmac.$flatten\u_staterd.\u_tlul_adapter.$verific$not_equal_20$tlul_adapter_sram.sv:142$84067 ($ne).
Removed top 1 bits (of 2) from port B of cell kmac.$flatten\u_staterd.\u_tlul_adapter.$verific$not_equal_20$tlul_adapter_sram.sv:142$84067 ($ne).
Removed top 1 bits (of 2) from port A of cell kmac.$flatten\u_staterd.\u_tlul_adapter.$verific$equal_9$tlul_adapter_sram.sv:115$84057 ($eq).
Removed top 1 bits (of 2) from port B of cell kmac.$flatten\u_staterd.\u_tlul_adapter.$verific$equal_9$tlul_adapter_sram.sv:115$84057 ($eq).
Removed top 63 bits (of 320) from port B of cell kmac.$flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[4].u_dom.$verific$xor_9$prim_dom_and_2share.sv:57$82908 ($xor).
Removed top 1 bits (of 2) from port A of cell kmac.$flatten\u_sha3.\u_keccak.$verific$inv_3586$keccak_round.sv:260$61150 ($not).
Removed top 1 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_945$keccak_round.sv:347$53042 ($eq).
Removed top 1 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_877$keccak_round.sv:347$53038 ($eq).
Removed top 1 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_809$keccak_round.sv:347$53034 ($eq).
Removed top 1 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_741$keccak_round.sv:347$53030 ($eq).
Removed top 1 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_673$keccak_round.sv:347$53026 ($eq).
Removed top 1 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_605$keccak_round.sv:347$53022 ($eq).
Removed top 2 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_537$keccak_round.sv:347$53018 ($eq).
Removed top 2 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_469$keccak_round.sv:347$53014 ($eq).
Removed top 2 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_401$keccak_round.sv:347$53010 ($eq).
Removed top 2 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_333$keccak_round.sv:347$53006 ($eq).
Removed top 1 bits (of 6) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_29$keccak_round.sv:300$52965 ($eq).
Removed top 2 bits (of 6) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_28$keccak_round.sv:284$52964 ($eq).
Removed top 3 bits (of 6) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_27$keccak_round.sv:271$52963 ($eq).
Removed top 3 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_265$keccak_round.sv:347$53002 ($eq).
Removed top 1 bits (of 6) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_26$keccak_round.sv:263$52962 ($eq).
Removed top 3 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_197$keccak_round.sv:347$52998 ($eq).
Removed top 4 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_129$keccak_round.sv:347$52994 ($eq).
Removed top 1 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_1081$keccak_round.sv:347$53050 ($eq).
Removed top 1 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.$verific$equal_1013$keccak_round.sv:347$53046 ($eq).
Removed top 4 bits (of 5) from port A of cell kmac.$flatten\u_sha3.\u_keccak.\u_round_count.$verific$LessThan_15$prim_count.sv:92$82843 ($lt).
Removed top 4 bits (of 5) from port A of cell kmac.$flatten\u_sha3.\u_keccak.\u_round_count.$verific$LessThan_32$prim_count.sv:125$82864 ($lt).
Removed top 4 bits (of 5) from port A of cell kmac.$flatten\u_sha3.\u_keccak.\u_round_count.$verific$add_17$prim_count.sv:92$82845 ($add).
Removed top 4 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.\u_round_count.$verific$add_17$prim_count.sv:92$82845 ($add).
Removed top 5 bits (of 6) from port Y of cell kmac.$flatten\u_sha3.\u_keccak.\u_round_count.$verific$add_17$prim_count.sv:92$82845 ($add).
Removed top 4 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.\u_round_count.$verific$add_40$prim_count.sv:131$82872 ($add).
Removed top 4 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_keccak.\u_round_count.$verific$sub_34$prim_count.sv:126$82866 ($sub).
Removed top 63 bits (of 320) from port B of cell kmac.$flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[0].u_dom.$verific$xor_7$prim_dom_and_2share.sv:56$82906 ($xor).
Removed top 63 bits (of 320) from port B of cell kmac.$flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[1].u_dom.$verific$xor_7$prim_dom_and_2share.sv:56$82906 ($xor).
Removed top 63 bits (of 320) from port B of cell kmac.$flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[2].u_dom.$verific$xor_7$prim_dom_and_2share.sv:56$82906 ($xor).
Removed top 63 bits (of 320) from port B of cell kmac.$flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[3].u_dom.$verific$xor_7$prim_dom_and_2share.sv:56$82906 ($xor).
Removed top 63 bits (of 320) from port B of cell kmac.$flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[4].u_dom.$verific$xor_7$prim_dom_and_2share.sv:56$82906 ($xor).
Removed top 48 bits (of 64) from mux cell kmac.$flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:60:execute$88678 ($mux).
Removed top 48 bits (of 64) from port B of cell kmac.$flatten\u_sha3.\u_keccak.\u_keccak_p.$verific$xor_7904$keccak_2share.sv:433$69803 ($xor).
Removed top 63 bits (of 320) from port B of cell kmac.$flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[0].u_dom.$verific$xor_9$prim_dom_and_2share.sv:57$82908 ($xor).
Removed top 63 bits (of 320) from port B of cell kmac.$flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[1].u_dom.$verific$xor_9$prim_dom_and_2share.sv:57$82908 ($xor).
Removed top 63 bits (of 320) from port B of cell kmac.$flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[2].u_dom.$verific$xor_9$prim_dom_and_2share.sv:57$82908 ($xor).
Removed top 63 bits (of 320) from port B of cell kmac.$flatten\u_sha3.\u_keccak.\u_keccak_p.\g_2share_chi.g_chi_w[3].u_dom.$verific$xor_9$prim_dom_and_2share.sv:57$82908 ($xor).
Removed top 8 bits (of 128) from mux cell kmac.$flatten\u_sha3.\u_pad.$verific$select_666$sha3pad.sv:666$83753 ($pmux).
Removed top 1 bits (of 2) from port A of cell kmac.$flatten\u_sha3.\u_pad.$verific$inv_683$sha3pad.sv:437$83741 ($not).
Removed top 1 bits (of 7) from port B of cell kmac.$flatten\u_sha3.\u_pad.$verific$equal_663$sha3pad.sv:656$83748 ($eq).
Removed top 2 bits (of 7) from port B of cell kmac.$flatten\u_sha3.\u_pad.$verific$equal_662$sha3pad.sv:652$83747 ($eq).
Removed top 3 bits (of 7) from port B of cell kmac.$flatten\u_sha3.\u_pad.$verific$equal_661$sha3pad.sv:648$83746 ($eq).
Removed top 4 bits (of 7) from port B of cell kmac.$flatten\u_sha3.\u_pad.$verific$equal_660$sha3pad.sv:644$83745 ($eq).
Removed top 5 bits (of 7) from port B of cell kmac.$flatten\u_sha3.\u_pad.$verific$equal_659$sha3pad.sv:640$83744 ($eq).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_sha3.\u_pad.$verific$equal_658$sha3pad.sv:636$83743 ($eq).
Removed top 1 bits (of 3) from port B of cell kmac.$flatten\u_sha3.\u_pad.$verific$equal_113$sha3pad.sv:543$83651 ($eq).
Removed top 1 bits (of 3) from port B of cell kmac.$flatten\u_sha3.\u_pad.$verific$equal_112$sha3pad.sv:542$83650 ($eq).
Removed top 2 bits (of 3) from port B of cell kmac.$flatten\u_sha3.\u_pad.$verific$equal_111$sha3pad.sv:541$83649 ($eq).
Removed top 4 bits (of 5) from port B of cell kmac.$flatten\u_sha3.\u_pad.$verific$add_9$sha3pad.sv:160$83145 ($add).
Removed top 1 bits (of 4) from mux cell kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:60:execute$88651 ($mux).
Removed top 1 bits (of 4) from mux cell kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:60:execute$88650 ($mux).
Removed top 2 bits (of 4) from mux cell kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:60:execute$88649 ($mux).
Removed top 1 bits (of 3) from mux cell kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:60:execute$88575 ($mux).
Removed top 1 bits (of 3) from mux cell kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:60:execute$88574 ($mux).
Removed top 1 bits (of 3) from mux cell kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:60:execute$88573 ($mux).
Removed top 2 bits (of 5) from mux cell kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:60:execute$88482 ($mux).
Removed top 31 bits (of 32) from port A of cell kmac.$flatten\u_sha3.\u_pad.\u_prefix_slicer.$verific$Decoder_4$prim_slicer.sv:26$83760 ($shl).
Removed top 26 bits (of 32) from port Y of cell kmac.$flatten\u_sha3.\u_pad.\u_prefix_slicer.$verific$Decoder_4$prim_slicer.sv:26$83760 ($shl).
Removed top 2 bits (of 6) from port B of cell kmac.$flatten\u_sha3.$verific$equal_33$sha3_pkg.sv:174$47037 ($eq).
Removed top 1 bits (of 6) from port B of cell kmac.$flatten\u_sha3.$verific$equal_35$sha3_pkg.sv:176$47039 ($eq).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89257 ($ne).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89264 ($ne).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89271 ($ne).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89222 ($ne).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89229 ($ne).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89236 ($ne).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89243 ($ne).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89250 ($ne).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89285 ($ne).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89334 ($ne).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89376 ($ne).
Removed top 1 bits (of 5) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89527 ($ne).
Removed top 2 bits (of 5) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89525 ($ne).
Removed top 1 bits (of 3) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89520 ($ne).
Removed top 1 bits (of 3) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89513 ($ne).
Removed top 1 bits (of 5) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89505 ($ne).
Removed top 2 bits (of 5) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89503 ($ne).
Removed top 1 bits (of 3) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89498 ($ne).
Removed top 1 bits (of 3) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89491 ($ne).
Removed top 2 bits (of 3) from port B of cell kmac.$flatten\u_reg.\u_reg_if.$verific$equal_8$tlul_adapter_reg.sv:55$83809 ($eq).
Removed top 8 bits (of 9) from port B of cell kmac.$flatten\u_reg.\u_socket.$verific$sub_17$tlul_socket_1n.sv:110$86311 ($sub).
Removed top 1 bits (of 2) from port B of cell kmac.$flatten\u_reg.\u_socket.$verific$equal_85$tlul_socket_1n.sv:157$86370 ($eq).
Removed top 1 bits (of 2) from port B of cell kmac.$flatten\u_reg.\u_socket.$verific$equal_41$tlul_socket_1n.sv:126$86334 ($eq).
Removed top 8 bits (of 9) from port B of cell kmac.$flatten\u_reg.\u_socket.$verific$add_13$tlul_socket_1n.sv:106$86309 ($add).
Removed top 2 bits (of 3) from port B of cell kmac.$flatten\u_reg.\u_socket.\fifo_h.$verific$equal_3$tlul_fifo_sync.sv:74$88453 ($eq).
Removed top 1 bits (of 12) from port A of cell kmac.$flatten\u_reg.$verific$LessThan_18$kmac_reg_top.sv:124$34163 ($le).
Removed top 1 bits (of 12) from port B of cell kmac.$flatten\u_reg.$verific$LessThan_19$kmac_reg_top.sv:124$34164 ($le).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_100$kmac_reg_top.sv:2104$39967 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_102$kmac_reg_top.sv:2105$39968 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_104$kmac_reg_top.sv:2106$39969 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_106$kmac_reg_top.sv:2107$39970 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_108$kmac_reg_top.sv:2108$39971 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_110$kmac_reg_top.sv:2109$39972 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_112$kmac_reg_top.sv:2110$39973 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_114$kmac_reg_top.sv:2111$39974 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_116$kmac_reg_top.sv:2112$39975 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_118$kmac_reg_top.sv:2113$39976 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_120$kmac_reg_top.sv:2114$39977 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_122$kmac_reg_top.sv:2115$39978 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_124$kmac_reg_top.sv:2116$39979 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_126$kmac_reg_top.sv:2117$39980 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_128$kmac_reg_top.sv:2118$39981 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_130$kmac_reg_top.sv:2119$39982 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_132$kmac_reg_top.sv:2120$39983 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_134$kmac_reg_top.sv:2121$39984 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_136$kmac_reg_top.sv:2122$39985 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_138$kmac_reg_top.sv:2123$39986 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_140$kmac_reg_top.sv:2124$39987 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_142$kmac_reg_top.sv:2125$39988 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_144$kmac_reg_top.sv:2126$39989 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_146$kmac_reg_top.sv:2127$39990 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_148$kmac_reg_top.sv:2128$39991 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_150$kmac_reg_top.sv:2129$39992 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_152$kmac_reg_top.sv:2130$39993 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_154$kmac_reg_top.sv:2131$39994 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_156$kmac_reg_top.sv:2132$39995 ($eq).
Removed top 4 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_158$kmac_reg_top.sv:2133$39996 ($eq).
Removed top 9 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_48$kmac_reg_top.sv:2078$39941 ($eq).
Removed top 8 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_50$kmac_reg_top.sv:2079$39942 ($eq).
Removed top 8 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_52$kmac_reg_top.sv:2080$39943 ($eq).
Removed top 7 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_54$kmac_reg_top.sv:2081$39944 ($eq).
Removed top 7 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_56$kmac_reg_top.sv:2082$39945 ($eq).
Removed top 7 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_58$kmac_reg_top.sv:2083$39946 ($eq).
Removed top 7 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_60$kmac_reg_top.sv:2084$39947 ($eq).
Removed top 6 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_62$kmac_reg_top.sv:2085$39948 ($eq).
Removed top 6 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_64$kmac_reg_top.sv:2086$39949 ($eq).
Removed top 6 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_66$kmac_reg_top.sv:2087$39950 ($eq).
Removed top 6 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_68$kmac_reg_top.sv:2088$39951 ($eq).
Removed top 6 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_70$kmac_reg_top.sv:2089$39952 ($eq).
Removed top 6 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_72$kmac_reg_top.sv:2090$39953 ($eq).
Removed top 6 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_74$kmac_reg_top.sv:2091$39954 ($eq).
Removed top 6 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_76$kmac_reg_top.sv:2092$39955 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_78$kmac_reg_top.sv:2093$39956 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_80$kmac_reg_top.sv:2094$39957 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_82$kmac_reg_top.sv:2095$39958 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_84$kmac_reg_top.sv:2096$39959 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_86$kmac_reg_top.sv:2097$39960 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_88$kmac_reg_top.sv:2098$39961 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_90$kmac_reg_top.sv:2099$39962 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_92$kmac_reg_top.sv:2100$39963 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_94$kmac_reg_top.sv:2101$39964 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_96$kmac_reg_top.sv:2102$39965 ($eq).
Removed top 5 bits (of 10) from port B of cell kmac.$flatten\u_reg.$verific$equal_98$kmac_reg_top.sv:2103$39966 ($eq).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89327 ($ne).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89320 ($ne).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89313 ($ne).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89306 ($ne).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89299 ($ne).
Removed top 31 bits (of 32) from port A of cell kmac.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$85530 ($shl).
Removed top 28 bits (of 32) from port Y of cell kmac.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$85530 ($shl).
Removed top 4 bits (of 5) from port B of cell kmac.$flatten\u_msgfifo.\u_msgfifo.$verific$add_45$prim_fifo_sync.sv:101$45188 ($add).
Removed top 4 bits (of 5) from port B of cell kmac.$flatten\u_msgfifo.\u_msgfifo.$verific$add_31$prim_fifo_sync.sv:87$45180 ($add).
Removed top 1 bits (of 9) from port A of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$sub_151$prim_packer.sv:66$45861 ($sub).
Removed top 2 bits (of 9) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$sub_151$prim_packer.sv:66$45861 ($sub).
Removed top 64 bits (of 128) from port A of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$shift_right_305$prim_packer.sv:100$45946 ($shr).
Removed top 64 bits (of 128) from port A of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$shift_right_301$prim_packer.sv:99$45942 ($shr).
Removed top 64 bits (of 192) from port A of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$shift_left_306$prim_packer.sv:100$45947 ($shl).
Removed top 64 bits (of 192) from port A of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$shift_left_302$prim_packer.sv:99$45943 ($shl).
Removed top 64 bits (of 192) from port A of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$or_313$prim_packer.sv:105$45953 ($or).
Removed top 64 bits (of 192) from port A of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$or_311$prim_packer.sv:104$45951 ($or).
Removed top 24 bits (of 32) from mux cell kmac.$flatten\u_msgfifo.\u_packer.$verific$mux_157$prim_packer.sv:68$45866 ($mux).
Removed top 24 bits (of 32) from mux cell kmac.$flatten\u_msgfifo.\u_packer.$verific$mux_152$prim_packer.sv:66$45862 ($mux).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_97$prim_packer.sv:54$45810 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_95$prim_packer.sv:54$45808 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_93$prim_packer.sv:54$45806 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_91$prim_packer.sv:54$45804 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_89$prim_packer.sv:54$45802 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_87$prim_packer.sv:54$45800 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_85$prim_packer.sv:54$45798 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_83$prim_packer.sv:54$45796 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_81$prim_packer.sv:54$45794 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_79$prim_packer.sv:54$45792 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_77$prim_packer.sv:54$45790 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_75$prim_packer.sv:54$45788 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_73$prim_packer.sv:54$45786 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_71$prim_packer.sv:54$45784 ($add).
Removed top 1 bits (of 2) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_7$prim_packer.sv:54$45720 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_69$prim_packer.sv:54$45782 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_67$prim_packer.sv:54$45780 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_65$prim_packer.sv:54$45778 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_63$prim_packer.sv:54$45776 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_61$prim_packer.sv:54$45774 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_59$prim_packer.sv:54$45772 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_57$prim_packer.sv:54$45770 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_55$prim_packer.sv:54$45768 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_53$prim_packer.sv:54$45766 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_51$prim_packer.sv:54$45764 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_49$prim_packer.sv:54$45762 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_47$prim_packer.sv:54$45760 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_45$prim_packer.sv:54$45758 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_43$prim_packer.sv:54$45756 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_41$prim_packer.sv:54$45754 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_39$prim_packer.sv:54$45752 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_37$prim_packer.sv:54$45750 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_35$prim_packer.sv:54$45748 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_33$prim_packer.sv:54$45746 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_31$prim_packer.sv:54$45744 ($add).
Removed top 5 bits (of 6) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_29$prim_packer.sv:54$45742 ($add).
Removed top 4 bits (of 5) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_22$prim_packer.sv:54$45735 ($add).
Removed top 3 bits (of 4) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_16$prim_packer.sv:54$45729 ($add).
Removed top 1 bits (of 8) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_147$prim_packer.sv:62$45858 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_141$prim_packer.sv:54$45854 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_139$prim_packer.sv:54$45852 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_137$prim_packer.sv:54$45850 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_135$prim_packer.sv:54$45848 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_133$prim_packer.sv:54$45846 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_131$prim_packer.sv:54$45844 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_129$prim_packer.sv:54$45842 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_127$prim_packer.sv:54$45840 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_125$prim_packer.sv:54$45838 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_123$prim_packer.sv:54$45836 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_121$prim_packer.sv:54$45834 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_119$prim_packer.sv:54$45832 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_117$prim_packer.sv:54$45830 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_115$prim_packer.sv:54$45828 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_113$prim_packer.sv:54$45826 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_111$prim_packer.sv:54$45824 ($add).
Removed top 2 bits (of 3) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_11$prim_packer.sv:54$45724 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_109$prim_packer.sv:54$45822 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_107$prim_packer.sv:54$45820 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_105$prim_packer.sv:54$45818 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_103$prim_packer.sv:54$45816 ($add).
Removed top 6 bits (of 7) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$add_101$prim_packer.sv:54$45814 ($add).
Removed top 1 bits (of 8) from port A of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$LessThan_479$prim_packer.sv:208$45974 ($le).
Removed top 1 bits (of 8) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$LessThan_155$prim_packer.sv:68$45864 ($le).
Removed top 1 bits (of 8) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$LessThan_150$prim_packer.sv:66$45860 ($le).
Removed top 1 bits (of 9) from port A of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$sub_156$prim_packer.sv:68$45865 ($sub).
Removed top 2 bits (of 9) from port B of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$sub_156$prim_packer.sv:68$45865 ($sub).
Removed top 1 bits (of 9) from port Y of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$sub_156$prim_packer.sv:68$45865 ($sub).
Removed top 31 bits (of 32) from port A of cell kmac.$flatten\u_kmac_core.\gen_key_slicer[0].u_key_slicer.$verific$Decoder_4$prim_slicer.sv:26$46047 ($shl).
Removed top 4 bits (of 5) from port B of cell kmac.$flatten\u_kmac_core.\gen_key_slicer[0].u_key_slicer.$verific$Decoder_4$prim_slicer.sv:26$46047 ($shl).
Removed top 23 bits (of 32) from port Y of cell kmac.$flatten\u_kmac_core.\gen_key_slicer[0].u_key_slicer.$verific$Decoder_4$prim_slicer.sv:26$46047 ($shl).
Removed top 4 bits (of 5) from mux cell kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$mux_22$prim_count.sv:93$44470 ($mux).
Removed top 4 bits (of 5) from mux cell kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$mux_20$prim_count.sv:93$44468 ($mux).
Removed top 4 bits (of 5) from mux cell kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$mux_11$prim_count.sv:93$44449 ($mux).
Removed top 4 bits (of 5) from port A of cell kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$add_8$prim_count.sv:92$44446 ($add).
Removed top 4 bits (of 5) from port B of cell kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$add_8$prim_count.sv:92$44446 ($add).
Removed top 3 bits (of 5) from port Y of cell kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$add_8$prim_count.sv:92$44446 ($add).
Removed top 4 bits (of 5) from port A of cell kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$add_19$prim_count.sv:92$44467 ($add).
Removed top 4 bits (of 5) from port B of cell kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$add_19$prim_count.sv:92$44467 ($add).
Removed top 4 bits (of 5) from port Y of cell kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$add_19$prim_count.sv:92$44467 ($add).
Removed top 4 bits (of 5) from port A of cell kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$LessThan_6$prim_count.sv:92$44444 ($lt).
Removed top 4 bits (of 5) from port A of cell kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$LessThan_17$prim_count.sv:92$44465 ($lt).
Removed top 2 bits (of 5) from mux cell kmac.$flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88878 ($mux).
Removed top 1 bits (of 4) from mux cell kmac.$flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88883 ($mux).
Removed top 328 bits (of 536) from mux cell kmac.$flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88893 ($mux).
Removed top 128 bits (of 536) from mux cell kmac.$flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88894 ($mux).
Removed top 128 bits (of 536) from mux cell kmac.$flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88898 ($mux).
Removed top 328 bits (of 536) from mux cell kmac.$flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88903 ($mux).
Removed top 128 bits (of 536) from mux cell kmac.$flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88904 ($mux).
Removed top 128 bits (of 536) from mux cell kmac.$flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88908 ($mux).
Removed top 2 bits (of 16) from mux cell kmac.$flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88923 ($mux).
Removed top 1 bits (of 5) from port B of cell kmac.$flatten\u_kmac_core.$verific$equal_15$kmac_core.sv:181$30239 ($eq).
Removed top 1 bits (of 5) from port B of cell kmac.$flatten\u_kmac_core.$verific$equal_16$kmac_core.sv:191$30240 ($eq).
Removed top 4 bits (of 5) from port A of cell kmac.$flatten\u_kmac_core.$verific$equal_3243$kmac_core.sv:417$31554 ($eq).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89208 ($ne).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89215 ($ne).
Removed top 3 bits (of 4) from port B of cell kmac.$flatten\u_errchk.$verific$equal_4$kmac_errchk.sv:159$32120 ($eq).
Removed top 2 bits (of 4) from port B of cell kmac.$flatten\u_errchk.$verific$equal_9$kmac_errchk.sv:166$32123 ($eq).
Removed top 1 bits (of 2) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89457 ($ne).
Removed top 1 bits (of 3) from port B of cell kmac.$auto$fsm_map.cc:215:map_fsm$89000 ($eq).
Removed top 1 bits (of 3) from port B of cell kmac.$auto$fsm_map.cc:215:map_fsm$88999 ($eq).
Removed top 2 bits (of 3) from port B of cell kmac.$auto$fsm_map.cc:215:map_fsm$88998 ($eq).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89348 ($ne).
Removed top 1 bits (of 2) from mux cell kmac.$flatten\u_app_intf.\u_appid_arb.$verific$mux_20$prim_arbiter_fixed.sv:106$44392 ($mux).
Removed top 1 bits (of 3) from mux cell kmac.$flatten\u_app_intf.$auto$bmuxmap.cc:60:execute$88928 ($mux).
Removed top 3 bits (of 4) from port B of cell kmac.$flatten\u_app_intf.$verific$equal_2354$kmac_app.sv:391$27960 ($eq).
Removed top 3 bits (of 10) from port B of cell kmac.$flatten\u_app_intf.$verific$equal_2394$kmac_app.sv:400$27981 ($eq).
Removed top 3 bits (of 10) from port B of cell kmac.$flatten\u_app_intf.$verific$equal_2395$kmac_app.sv:417$27982 ($eq).
Removed top 2 bits (of 10) from port B of cell kmac.$flatten\u_app_intf.$verific$equal_2398$kmac_app.sv:447$27985 ($eq).
Removed top 1 bits (of 10) from port B of cell kmac.$flatten\u_app_intf.$verific$equal_2399$kmac_app.sv:459$27986 ($eq).
Removed top 1 bits (of 3) from port B of cell kmac.$flatten\u_app_intf.$verific$equal_2523$kmac_app.sv:558$28018 ($eq).
Removed top 1 bits (of 2) from port B of cell kmac.$flatten\u_app_intf.$verific$equal_2581$kmac_app.sv:668$28055 ($eq).
Removed top 1 bits (of 2) from port A of cell kmac.$flatten\u_app_intf.$verific$equal_779$kmac_app.sv:266$27899 ($eq).
Removed top 1 bits (of 3) from mux cell kmac.$flatten\u_app_intf.$verific$mux_2569$kmac_app.sv:649$28047 ($mux).
Removed top 265 bits (of 352) from mux cell kmac.$flatten\u_app_intf.$verific$mux_2582$kmac_app.sv:674$28056 ($mux).
Removed top 257 bits (of 352) from mux cell kmac.$flatten\u_app_intf.$verific$mux_2584$kmac_app.sv:674$28058 ($mux).
Removed top 1 bits (of 3) from mux cell kmac.$flatten\u_app_intf.$verific$mux_2624$kmac_app.sv:709$28081 ($mux).
Removed top 1 bits (of 3) from port B of cell kmac.$flatten\u_app_intf.$verific$not_equal_2531$kmac_app.sv:578$28027 ($ne).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89292 ($ne).
Removed top 257 bits (of 352) from mux cell kmac.$flatten\u_app_intf.$verific$select_2595$kmac_app.sv:685$28064 ($mux).
Removed top 2 bits (of 3) from port B of cell kmac.$flatten\gen_entropy.u_entropy.$verific$add_436$kmac_entropy.sv:347$31946 ($add).
Removed top 9 bits (of 10) from port B of cell kmac.$flatten\gen_entropy.u_entropy.$verific$add_63$kmac_entropy.sv:270$31715 ($add).
Removed top 2 bits (of 3) from port A of cell kmac.$flatten\gen_entropy.u_entropy.$verific$equal_161$kmac_entropy.sv:331$31933 ($eq).
Removed top 1 bits (of 3) from port A of cell kmac.$flatten\gen_entropy.u_entropy.$verific$equal_227$kmac_entropy.sv:331$31935 ($eq).
Removed top 1 bits (of 3) from port A of cell kmac.$flatten\gen_entropy.u_entropy.$verific$equal_293$kmac_entropy.sv:331$31937 ($eq).
Removed top 1 bits (of 10) from port B of cell kmac.$flatten\gen_entropy.u_entropy.$verific$equal_530$kmac_entropy.sv:501$32010 ($eq).
Removed top 6 bits (of 10) from port B of cell kmac.$flatten\gen_entropy.u_entropy.$verific$equal_533$kmac_entropy.sv:566$32013 ($eq).
Removed top 3 bits (of 10) from port B of cell kmac.$flatten\gen_entropy.u_entropy.$verific$equal_534$kmac_entropy.sv:575$32014 ($eq).
Removed cell kmac.$flatten\gen_entropy.u_entropy.$verific$hash_progress_q_reg$kmac_entropy.sv:259$31709 ($adff).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89369 ($ne).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89362 ($ne).
Removed top 1 bits (of 16) from mux cell kmac.$flatten\gen_entropy.u_entropy.$verific$mux_16$kmac_entropy.sv:221$31687 ($mux).
Removed top 1 bits (of 10) from mux cell kmac.$flatten\gen_entropy.u_entropy.$verific$mux_42$kmac_entropy.sv:246$31705 ($mux).
Removed top 1 bits (of 14) from mux cell kmac.$flatten\gen_entropy.u_entropy.$verific$mux_596$kmac_entropy.sv:602$32048 ($mux).
Removed top 2 bits (of 4) from port B of cell kmac.$auto$opt_dff.cc:195:make_patterns_logic$89355 ($ne).
Removed top 1 bits (of 16) from port A of cell kmac.$flatten\gen_entropy.u_entropy.$verific$sub_12$kmac_entropy.sv:220$31683 ($sub).
Removed top 15 bits (of 16) from port B of cell kmac.$flatten\gen_entropy.u_entropy.$verific$sub_12$kmac_entropy.sv:220$31683 ($sub).
Removed top 1 bits (of 10) from port A of cell kmac.$flatten\gen_entropy.u_entropy.$verific$sub_38$kmac_entropy.sv:245$31701 ($sub).
Removed top 9 bits (of 10) from port B of cell kmac.$flatten\gen_entropy.u_entropy.$verific$sub_38$kmac_entropy.sv:245$31701 ($sub).
Removed top 1 bits (of 3) from mux cell kmac.$flatten\gen_entropy.u_edn_req.\u_prim_packer_fifo.$verific$mux_22$prim_packer_fifo.sv:96$46022 ($mux).
Removed top 1 bits (of 3) from mux cell kmac.$flatten\gen_entropy.u_edn_req.\u_prim_packer_fifo.$verific$mux_21$prim_packer_fifo.sv:96$46021 ($mux).
Removed top 1 bits (of 2) from port B of cell kmac.$flatten\gen_entropy.u_edn_req.\u_prim_packer_fifo.$verific$add_20$prim_packer_fifo.sv:95$46020 ($add).
Removed top 1 bits (of 3) from port Y of cell kmac.$flatten\gen_entropy.u_edn_req.\u_prim_packer_fifo.$verific$add_20$prim_packer_fifo.sv:95$46020 ($add).
Removed top 1 bits (of 3) from mux cell kmac.$flatten\gen_alert_tx[1].u_prim_alert_sender.$verific$mux_22$prim_alert_sender.sv:142$44320 ($mux).
Removed top 1 bits (of 3) from mux cell kmac.$flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$mux_22$prim_alert_sender.sv:142$44213 ($mux).
Removed top 1 bits (of 9) from port Y of cell kmac.$flatten\u_msgfifo.\u_packer.$verific$sub_151$prim_packer.sv:66$45861 ($sub).
Removed top 4 bits (of 5) from mux cell kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$mux_9$prim_count.sv:93$44447 ($mux).
Removed top 1 bits (of 3) from mux cell kmac.$flatten\u_app_intf.$auto$bmuxmap.cc:60:execute$88931 ($mux).
Removed top 1 bits (of 3) from mux cell kmac.$flatten\u_app_intf.$verific$mux_2621$kmac_app.sv:709$28078 ($mux).
Removed top 1 bits (of 16) from mux cell kmac.$flatten\gen_entropy.u_entropy.$verific$mux_15$kmac_entropy.sv:221$31686 ($mux).
Removed top 1 bits (of 10) from mux cell kmac.$flatten\gen_entropy.u_entropy.$verific$mux_41$kmac_entropy.sv:246$31704 ($mux).
Removed top 1 bits (of 2) from port Y of cell kmac.$flatten\u_kmac_core.\u_key_index_count.$verific$add_8$prim_count.sv:92$44446 ($add).
Removed top 1 bits (of 3) from mux cell kmac.$flatten\u_app_intf.$auto$bmuxmap.cc:60:execute$88929 ($mux).
Removed top 1 bits (of 16) from mux cell kmac.$flatten\gen_entropy.u_entropy.$verific$mux_14$kmac_entropy.sv:221$31685 ($mux).
Removed top 1 bits (of 10) from mux cell kmac.$flatten\gen_entropy.u_entropy.$verific$mux_40$kmac_entropy.sv:246$31703 ($mux).
Removed top 1 bits (of 16) from port Y of cell kmac.$flatten\gen_entropy.u_entropy.$verific$sub_12$kmac_entropy.sv:220$31683 ($sub).
Removed top 1 bits (of 10) from port Y of cell kmac.$flatten\gen_entropy.u_entropy.$verific$sub_38$kmac_entropy.sv:245$31701 ($sub).
Removed top 2 bits (of 4) from wire kmac.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$88805.
Removed top 1 bits (of 2) from wire kmac.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$88810.
Removed top 1 bits (of 4) from wire kmac.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$88825.
Removed top 1 bits (of 4) from wire kmac.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$88835.
Removed top 1 bits (of 3) from wire kmac.$flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$n38$44177.
Removed top 1 bits (of 2) from wire kmac.$flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:58:execute$88730.
Removed top 1 bits (of 2) from wire kmac.$flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:58:execute$88735.
Removed top 2 bits (of 4) from wire kmac.$flatten\gen_alert_tx[1].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$88755.
Removed top 1 bits (of 4) from wire kmac.$flatten\gen_alert_tx[1].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$88775.
Removed top 1 bits (of 4) from wire kmac.$flatten\gen_alert_tx[1].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$88785.
Removed top 1 bits (of 3) from wire kmac.$flatten\gen_alert_tx[1].u_prim_alert_sender.$verific$n38$44284.
Removed top 1 bits (of 2) from wire kmac.$flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:58:execute$88730.
Removed top 1 bits (of 2) from wire kmac.$flatten\gen_alert_tx[1].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:58:execute$88735.
Removed top 1 bits (of 3) from wire kmac.$flatten\gen_entropy.u_edn_req.\u_prim_packer_fifo.$verific$n353$45998.
Removed top 1 bits (of 16) from wire kmac.$flatten\gen_entropy.u_entropy.$verific$n112$31629.
Removed top 1 bits (of 16) from wire kmac.$flatten\gen_entropy.u_entropy.$verific$n129$31630.
Removed top 1 bits (of 10) from wire kmac.$flatten\gen_entropy.u_entropy.$verific$n229$31633.
Removed top 1 bits (of 10) from wire kmac.$flatten\gen_entropy.u_entropy.$verific$n251$31635.
Removed top 1 bits (of 10) from wire kmac.$flatten\gen_entropy.u_entropy.$verific$n262$31636.
Removed top 1 bits (of 10) from wire kmac.$flatten\gen_entropy.u_entropy.$verific$n273$31637.
Removed top 6 bits (of 10) from wire kmac.$flatten\gen_entropy.u_entropy.$verific$n4099$31658.
Removed top 8 bits (of 9) from wire kmac.$flatten\gen_entropy.u_entropy.$verific$n4161$31662.
Removed top 6 bits (of 8) from wire kmac.$flatten\gen_entropy.u_entropy.$verific$n4175$31663.
Removed top 1 bits (of 16) from wire kmac.$flatten\gen_entropy.u_entropy.$verific$n61$31626.
Removed top 1 bits (of 16) from wire kmac.$flatten\gen_entropy.u_entropy.$verific$n95$31628.
Removed top 1 bits (of 6) from wire kmac.$flatten\u_app_intf.$auto$bmuxmap.cc:58:execute$88927.
Removed top 1 bits (of 3) from wire kmac.$flatten\u_app_intf.$auto$bmuxmap.cc:58:execute$88930.
Removed top 265 bits (of 352) from wire kmac.$flatten\u_app_intf.$verific$n17533$27864.
Removed top 257 bits (of 352) from wire kmac.$flatten\u_app_intf.$verific$n17887$27865.
Removed top 1 bits (of 2) from wire kmac.$flatten\u_app_intf.$verific$n19368$27872.
Removed top 1 bits (of 3) from wire kmac.$flatten\u_app_intf.$verific$n19395$27877.
Removed top 1 bits (of 3) from wire kmac.$flatten\u_app_intf.$verific$n19403$27879.
Removed top 9 bits (of 10) from wire kmac.$flatten\u_app_intf.$verific$n4805$27825.
Removed top 2 bits (of 8) from wire kmac.$flatten\u_app_intf.$verific$n4826$27826.
Removed top 7 bits (of 10) from wire kmac.$flatten\u_app_intf.$verific$n4856$27829.
Removed top 7 bits (of 10) from wire kmac.$flatten\u_app_intf.$verific$n4880$27832.
Removed top 8 bits (of 9) from wire kmac.$flatten\u_app_intf.$verific$n4893$27833.
Removed top 8 bits (of 16) from wire kmac.$flatten\u_kmac_core.$auto$bmuxmap.cc:58:execute$88882.
Removed top 4 bits (of 8) from wire kmac.$flatten\u_kmac_core.$auto$bmuxmap.cc:58:execute$88887.
Removed top 536 bits (of 2144) from wire kmac.$flatten\u_kmac_core.$auto$bmuxmap.cc:58:execute$88892.
Removed top 536 bits (of 2144) from wire kmac.$flatten\u_kmac_core.$auto$bmuxmap.cc:58:execute$88902.
Removed top 3 bits (of 6) from wire kmac.$flatten\u_kmac_core.$auto$bmuxmap.cc:58:execute$88912.
Removed top 1 bits (of 5) from wire kmac.$flatten\u_kmac_core.$verific$n23$30210.
Removed top 1 bits (of 3) from wire kmac.$flatten\u_kmac_core.$verific$n32$30211.
Removed top 142 bits (of 256) from wire kmac.$flatten\u_msgfifo.\u_packer.$auto$bmuxmap.cc:58:execute$88715.
Removed top 14 bits (of 256) from wire kmac.$flatten\u_msgfifo.\u_packer.$auto$bmuxmap.cc:58:execute$88720.
Removed top 30 bits (of 32) from wire kmac.$flatten\u_msgfifo.\u_packer.$verific$n1116$45619.
Removed top 1 bits (of 9) from wire kmac.$flatten\u_msgfifo.\u_packer.$verific$n1168$45622.
Removed top 30 bits (of 32) from wire kmac.$flatten\u_msgfifo.\u_packer.$verific$n1178$45623.
Removed top 1 bits (of 7) from wire kmac.$flatten\u_msgfifo.\u_packer.$verific$n118$45509.
Removed top 2 bits (of 8) from wire kmac.$flatten\u_msgfifo.\u_packer.$verific$n1259$45628.
Removed top 3 bits (of 4) from wire kmac.$flatten\u_reg.$verific$n4591$33176.
Removed top 2 bits (of 4) from wire kmac.$flatten\u_reg.$verific$n4627$33178.
Removed top 1 bits (of 4) from wire kmac.$flatten\u_reg.$verific$n4635$33179.
Removed top 3 bits (of 5) from wire kmac.$flatten\u_sha3.$verific$n3282$47001.
Removed top 5 bits (of 6) from wire kmac.$flatten\u_sha3.$verific$n3298$47003.
Removed top 3 bits (of 4) from wire kmac.$flatten\u_sha3.\u_keccak.$verific$n53$52727.
Removed top 2 bits (of 6) from wire kmac.$flatten\u_sha3.\u_keccak.$verific$n59$52728.
Removed top 1008 bits (of 1024) from wire kmac.$flatten\u_sha3.\u_keccak.\u_keccak_p.$auto$bmuxmap.cc:58:execute$88677.
Removed top 6 bits (of 8) from wire kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:58:execute$88496.
Removed top 3 bits (of 4) from wire kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:58:execute$88505.
Removed top 1 bits (of 2) from wire kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:58:execute$88510.
Removed top 5 bits (of 8) from wire kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:58:execute$88515.
Removed top 2 bits (of 4) from wire kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:58:execute$88524.
Removed top 4 bits (of 8) from wire kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:58:execute$88534.
Removed top 2 bits (of 4) from wire kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:58:execute$88543.
Removed top 1 bits (of 2) from wire kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:58:execute$88548.
Removed top 4 bits (of 8) from wire kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:58:execute$88553.
Removed top 2 bits (of 4) from wire kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:58:execute$88562.
Removed top 1 bits (of 2) from wire kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:58:execute$88567.
Removed top 12 bits (of 24) from wire kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:58:execute$88572.
Removed top 6 bits (of 12) from wire kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:58:execute$88581.
Removed top 3 bits (of 6) from wire kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:58:execute$88586.
Removed top 5 bits (of 8) from wire kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:58:execute$88610.
Removed top 2 bits (of 4) from wire kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:58:execute$88619.
Removed top 5 bits (of 8) from wire kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:58:execute$88629.
Removed top 2 bits (of 4) from wire kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:58:execute$88638.
Removed top 1 bits (of 2) from wire kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:58:execute$88643.
Removed top 12 bits (of 32) from wire kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:58:execute$88648.
Removed top 4 bits (of 16) from wire kmac.$flatten\u_sha3.\u_pad.$auto$bmuxmap.cc:58:execute$88657.
Removed top 1 bits (of 3) from wire kmac.$flatten\u_sha3.\u_pad.$verific$n139$83120.
Removed top 14 bits (of 64) from wire kmac.$flatten\u_staterd.\gen_slicer[0].u_state_slice.$verific$n2053$46035.
Removed top 1 bits (of 6) from wire kmac.$verific$n6244$96.
Removed top 1 bits (of 3) from wire kmac.app_keccak_strength.
Removed top 5 bits (of 8) from wire kmac.entropy_err[code].
Removed top 9 bits (of 24) from wire kmac.entropy_err[info].
Removed top 4 bits (of 8) from wire kmac.errchecker_err[code].
Removed top 5 bits (of 24) from wire kmac.errchecker_err[info].
Removed top 1 bits (of 3) from wire kmac.key_len.
Removed top 257 bits (of 352) from wire kmac.ns_prefix.
Removed top 63 bits (of 1600) from wire kmac.sha3_rand_data.
Removed top 2 bits (of 3) from wire kmac.tl_win_d2h[0][d_opcode].
Removed top 2 bits (of 3) from wire kmac.tl_win_d2h[1][d_opcode].

yosys> peepopt

3.19. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 0 unused cells and 98 unused wires.
<suppressed ~1 debug messages>

yosys> bmuxmap

3.21. Executing BMUXMAP pass.

yosys> demuxmap

3.22. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> alumacc

3.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module kmac:
  creating $macc model for $flatten\gen_entropy.u_edn_req.\u_prim_packer_fifo.$verific$add_20$prim_packer_fifo.sv:95$46020 ($add).
  creating $macc model for $flatten\gen_entropy.u_entropy.$verific$add_436$kmac_entropy.sv:347$31946 ($add).
  creating $macc model for $flatten\gen_entropy.u_entropy.$verific$add_63$kmac_entropy.sv:270$31715 ($add).
  creating $macc model for $flatten\gen_entropy.u_entropy.$verific$sub_12$kmac_entropy.sv:220$31683 ($sub).
  creating $macc model for $flatten\gen_entropy.u_entropy.$verific$sub_38$kmac_entropy.sv:245$31701 ($sub).
  creating $macc model for $flatten\u_kmac_core.\u_key_index_count.$verific$add_19$prim_count.sv:92$44467 ($add).
  creating $macc model for $flatten\u_kmac_core.\u_key_index_count.$verific$add_8$prim_count.sv:92$44446 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_msgfifo.$verific$add_11$prim_fifo_sync.sv:70$45164 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_msgfifo.$verific$add_31$prim_fifo_sync.sv:87$45180 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_msgfifo.$verific$add_45$prim_fifo_sync.sv:101$45188 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_msgfifo.$verific$sub_10$prim_fifo_sync.sv:70$45163 ($sub).
  creating $macc model for $flatten\u_msgfifo.\u_msgfifo.$verific$sub_9$prim_fifo_sync.sv:69$45162 ($sub).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_101$prim_packer.sv:54$45814 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_103$prim_packer.sv:54$45816 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_105$prim_packer.sv:54$45818 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_107$prim_packer.sv:54$45820 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_109$prim_packer.sv:54$45822 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_11$prim_packer.sv:54$45724 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_111$prim_packer.sv:54$45824 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_113$prim_packer.sv:54$45826 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_115$prim_packer.sv:54$45828 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_117$prim_packer.sv:54$45830 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_119$prim_packer.sv:54$45832 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_121$prim_packer.sv:54$45834 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_123$prim_packer.sv:54$45836 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_125$prim_packer.sv:54$45838 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_127$prim_packer.sv:54$45840 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_129$prim_packer.sv:54$45842 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_131$prim_packer.sv:54$45844 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_133$prim_packer.sv:54$45846 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_135$prim_packer.sv:54$45848 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_137$prim_packer.sv:54$45850 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_139$prim_packer.sv:54$45852 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_141$prim_packer.sv:54$45854 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_147$prim_packer.sv:62$45858 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_16$prim_packer.sv:54$45729 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_22$prim_packer.sv:54$45735 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_29$prim_packer.sv:54$45742 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_31$prim_packer.sv:54$45744 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_33$prim_packer.sv:54$45746 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_35$prim_packer.sv:54$45748 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_37$prim_packer.sv:54$45750 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_39$prim_packer.sv:54$45752 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_4$prim_packer.sv:54$45717 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_41$prim_packer.sv:54$45754 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_43$prim_packer.sv:54$45756 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_45$prim_packer.sv:54$45758 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_47$prim_packer.sv:54$45760 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_49$prim_packer.sv:54$45762 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_51$prim_packer.sv:54$45764 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_53$prim_packer.sv:54$45766 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_55$prim_packer.sv:54$45768 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_57$prim_packer.sv:54$45770 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_59$prim_packer.sv:54$45772 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_61$prim_packer.sv:54$45774 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_63$prim_packer.sv:54$45776 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_65$prim_packer.sv:54$45778 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_67$prim_packer.sv:54$45780 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_69$prim_packer.sv:54$45782 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_7$prim_packer.sv:54$45720 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_71$prim_packer.sv:54$45784 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_73$prim_packer.sv:54$45786 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_75$prim_packer.sv:54$45788 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_77$prim_packer.sv:54$45790 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_79$prim_packer.sv:54$45792 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_81$prim_packer.sv:54$45794 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_83$prim_packer.sv:54$45796 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_85$prim_packer.sv:54$45798 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_87$prim_packer.sv:54$45800 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_89$prim_packer.sv:54$45802 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_91$prim_packer.sv:54$45804 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_93$prim_packer.sv:54$45806 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_95$prim_packer.sv:54$45808 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_97$prim_packer.sv:54$45810 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812 ($add).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$sub_151$prim_packer.sv:66$45861 ($sub).
  creating $macc model for $flatten\u_msgfifo.\u_packer.$verific$sub_156$prim_packer.sv:68$45865 ($sub).
  creating $macc model for $flatten\u_reg.\u_socket.$verific$add_13$tlul_socket_1n.sv:106$86309 ($add).
  creating $macc model for $flatten\u_reg.\u_socket.$verific$sub_17$tlul_socket_1n.sv:110$86311 ($sub).
  creating $macc model for $flatten\u_sha3.\u_keccak.\u_round_count.$verific$add_17$prim_count.sv:92$82845 ($add).
  creating $macc model for $flatten\u_sha3.\u_keccak.\u_round_count.$verific$add_40$prim_count.sv:131$82872 ($add).
  creating $macc model for $flatten\u_sha3.\u_keccak.\u_round_count.$verific$sub_34$prim_count.sv:126$82866 ($sub).
  creating $macc model for $flatten\u_sha3.\u_pad.$verific$add_9$sha3pad.sv:160$83145 ($add).
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_97$prim_packer.sv:54$45810 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_95$prim_packer.sv:54$45808 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_93$prim_packer.sv:54$45806 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_91$prim_packer.sv:54$45804 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_89$prim_packer.sv:54$45802 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_87$prim_packer.sv:54$45800 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_85$prim_packer.sv:54$45798 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_83$prim_packer.sv:54$45796 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_81$prim_packer.sv:54$45794 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_79$prim_packer.sv:54$45792 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_77$prim_packer.sv:54$45790 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_75$prim_packer.sv:54$45788 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_73$prim_packer.sv:54$45786 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_71$prim_packer.sv:54$45784 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_69$prim_packer.sv:54$45782 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_67$prim_packer.sv:54$45780 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_65$prim_packer.sv:54$45778 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_63$prim_packer.sv:54$45776 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_61$prim_packer.sv:54$45774 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_59$prim_packer.sv:54$45772 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_57$prim_packer.sv:54$45770 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_55$prim_packer.sv:54$45768 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_53$prim_packer.sv:54$45766 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_51$prim_packer.sv:54$45764 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_49$prim_packer.sv:54$45762 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_47$prim_packer.sv:54$45760 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_45$prim_packer.sv:54$45758 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_43$prim_packer.sv:54$45756 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_41$prim_packer.sv:54$45754 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_39$prim_packer.sv:54$45752 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_37$prim_packer.sv:54$45750 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_35$prim_packer.sv:54$45748 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_33$prim_packer.sv:54$45746 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_31$prim_packer.sv:54$45744 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_29$prim_packer.sv:54$45742 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_22$prim_packer.sv:54$45735 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_16$prim_packer.sv:54$45729 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_11$prim_packer.sv:54$45724 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_7$prim_packer.sv:54$45720 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_4$prim_packer.sv:54$45717 into $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_141$prim_packer.sv:54$45854 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_139$prim_packer.sv:54$45852 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_137$prim_packer.sv:54$45850 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_135$prim_packer.sv:54$45848 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_133$prim_packer.sv:54$45846 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_131$prim_packer.sv:54$45844 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_129$prim_packer.sv:54$45842 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_127$prim_packer.sv:54$45840 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_125$prim_packer.sv:54$45838 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_123$prim_packer.sv:54$45836 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_121$prim_packer.sv:54$45834 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_119$prim_packer.sv:54$45832 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_117$prim_packer.sv:54$45830 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_115$prim_packer.sv:54$45828 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_113$prim_packer.sv:54$45826 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_111$prim_packer.sv:54$45824 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_109$prim_packer.sv:54$45822 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_107$prim_packer.sv:54$45820 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_105$prim_packer.sv:54$45818 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_103$prim_packer.sv:54$45816 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_101$prim_packer.sv:54$45814 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_99$prim_packer.sv:54$45812 into $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856.
  merging $macc model for $flatten\u_msgfifo.\u_msgfifo.$verific$sub_10$prim_fifo_sync.sv:70$45163 into $flatten\u_msgfifo.\u_msgfifo.$verific$add_11$prim_fifo_sync.sv:70$45164.
  merging $macc model for $flatten\u_msgfifo.\u_packer.$verific$add_143$prim_packer.sv:54$45856 into $flatten\u_msgfifo.\u_packer.$verific$add_147$prim_packer.sv:62$45858.
  creating $alu model for $macc $flatten\u_sha3.\u_keccak.\u_round_count.$verific$sub_34$prim_count.sv:126$82866.
  creating $alu model for $macc $flatten\u_msgfifo.\u_packer.$verific$sub_151$prim_packer.sv:66$45861.
  creating $alu model for $macc $flatten\u_msgfifo.\u_packer.$verific$sub_156$prim_packer.sv:68$45865.
  creating $alu model for $macc $flatten\u_reg.\u_socket.$verific$add_13$tlul_socket_1n.sv:106$86309.
  creating $alu model for $macc $flatten\u_reg.\u_socket.$verific$sub_17$tlul_socket_1n.sv:110$86311.
  creating $alu model for $macc $flatten\u_sha3.\u_keccak.\u_round_count.$verific$add_17$prim_count.sv:92$82845.
  creating $alu model for $macc $flatten\u_sha3.\u_keccak.\u_round_count.$verific$add_40$prim_count.sv:131$82872.
  creating $alu model for $macc $flatten\u_msgfifo.\u_msgfifo.$verific$sub_9$prim_fifo_sync.sv:69$45162.
  creating $alu model for $macc $flatten\u_sha3.\u_pad.$verific$add_9$sha3pad.sv:160$83145.
  creating $alu model for $macc $flatten\u_msgfifo.\u_msgfifo.$verific$add_45$prim_fifo_sync.sv:101$45188.
  creating $alu model for $macc $flatten\u_msgfifo.\u_msgfifo.$verific$add_31$prim_fifo_sync.sv:87$45180.
  creating $alu model for $macc $flatten\u_kmac_core.\u_key_index_count.$verific$add_8$prim_count.sv:92$44446.
  creating $alu model for $macc $flatten\u_kmac_core.\u_key_index_count.$verific$add_19$prim_count.sv:92$44467.
  creating $alu model for $macc $flatten\gen_entropy.u_entropy.$verific$sub_38$kmac_entropy.sv:245$31701.
  creating $alu model for $macc $flatten\gen_entropy.u_entropy.$verific$sub_12$kmac_entropy.sv:220$31683.
  creating $alu model for $macc $flatten\gen_entropy.u_entropy.$verific$add_63$kmac_entropy.sv:270$31715.
  creating $alu model for $macc $flatten\gen_entropy.u_entropy.$verific$add_436$kmac_entropy.sv:347$31946.
  creating $alu model for $macc $flatten\gen_entropy.u_edn_req.\u_prim_packer_fifo.$verific$add_20$prim_packer_fifo.sv:95$46020.
  creating $macc cell for $flatten\u_msgfifo.\u_msgfifo.$verific$add_11$prim_fifo_sync.sv:70$45164: $auto$alumacc.cc:365:replace_macc$89657
  creating $macc cell for $flatten\u_msgfifo.\u_packer.$verific$add_147$prim_packer.sv:62$45858: $auto$alumacc.cc:365:replace_macc$89658
  creating $alu model for $flatten\u_kmac_core.\u_key_index_count.$verific$LessThan_17$prim_count.sv:92$44465 ($lt): new $alu
  creating $alu model for $flatten\u_kmac_core.\u_key_index_count.$verific$LessThan_6$prim_count.sv:92$44444 ($lt): new $alu
  creating $alu model for $flatten\u_msgfifo.\u_packer.$verific$LessThan_150$prim_packer.sv:66$45860 ($le): new $alu
  creating $alu model for $flatten\u_msgfifo.\u_packer.$verific$LessThan_155$prim_packer.sv:68$45864 ($le): new $alu
  creating $alu model for $flatten\u_msgfifo.\u_packer.$verific$LessThan_479$prim_packer.sv:208$45974 ($le): merged with $flatten\u_msgfifo.\u_packer.$verific$LessThan_150$prim_packer.sv:66$45860.
  creating $alu model for $flatten\u_reg.$verific$LessThan_18$kmac_reg_top.sv:124$34163 ($le): new $alu
  creating $alu model for $flatten\u_reg.$verific$LessThan_19$kmac_reg_top.sv:124$34164 ($le): new $alu
  creating $alu model for $flatten\u_reg.$verific$LessThan_21$kmac_reg_top.sv:127$34166 ($le): new $alu
  creating $alu model for $flatten\u_sha3.\u_keccak.\u_round_count.$verific$LessThan_15$prim_count.sv:92$82843 ($lt): new $alu
  creating $alu model for $flatten\u_sha3.\u_keccak.\u_round_count.$verific$LessThan_32$prim_count.sv:125$82864 ($lt): new $alu
  creating $alu model for $flatten\u_sha3.\u_pad.$verific$LessThan_16$sha3pad.sv:167$83152 ($lt): new $alu
  creating $alu model for $flatten\u_sha3.\u_pad.$verific$equal_22$sha3pad.sv:196$83157 ($eq): merged with $flatten\u_sha3.\u_pad.$verific$LessThan_16$sha3pad.sv:167$83152.
  creating $alu cell for $flatten\u_sha3.\u_pad.$verific$LessThan_16$sha3pad.sv:167$83152, $flatten\u_sha3.\u_pad.$verific$equal_22$sha3pad.sv:196$83157: $auto$alumacc.cc:485:replace_alu$89669
  creating $alu cell for $flatten\u_sha3.\u_keccak.\u_round_count.$verific$LessThan_32$prim_count.sv:125$82864: $auto$alumacc.cc:485:replace_alu$89676
  creating $alu cell for $flatten\u_sha3.\u_keccak.\u_round_count.$verific$LessThan_15$prim_count.sv:92$82843: $auto$alumacc.cc:485:replace_alu$89681
  creating $alu cell for $flatten\u_reg.$verific$LessThan_21$kmac_reg_top.sv:127$34166: $auto$alumacc.cc:485:replace_alu$89686
  creating $alu cell for $flatten\u_reg.$verific$LessThan_19$kmac_reg_top.sv:124$34164: $auto$alumacc.cc:485:replace_alu$89699
  creating $alu cell for $flatten\u_reg.$verific$LessThan_18$kmac_reg_top.sv:124$34163: $auto$alumacc.cc:485:replace_alu$89712
  creating $alu cell for $flatten\u_msgfifo.\u_packer.$verific$LessThan_155$prim_packer.sv:68$45864: $auto$alumacc.cc:485:replace_alu$89721
  creating $alu cell for $flatten\u_msgfifo.\u_packer.$verific$LessThan_150$prim_packer.sv:66$45860, $flatten\u_msgfifo.\u_packer.$verific$LessThan_479$prim_packer.sv:208$45974: $auto$alumacc.cc:485:replace_alu$89734
  creating $alu cell for $flatten\u_kmac_core.\u_key_index_count.$verific$LessThan_6$prim_count.sv:92$44444: $auto$alumacc.cc:485:replace_alu$89749
  creating $alu cell for $flatten\u_kmac_core.\u_key_index_count.$verific$LessThan_17$prim_count.sv:92$44465: $auto$alumacc.cc:485:replace_alu$89754
  creating $alu cell for $flatten\gen_entropy.u_edn_req.\u_prim_packer_fifo.$verific$add_20$prim_packer_fifo.sv:95$46020: $auto$alumacc.cc:485:replace_alu$89759
  creating $alu cell for $flatten\gen_entropy.u_entropy.$verific$add_436$kmac_entropy.sv:347$31946: $auto$alumacc.cc:485:replace_alu$89762
  creating $alu cell for $flatten\gen_entropy.u_entropy.$verific$add_63$kmac_entropy.sv:270$31715: $auto$alumacc.cc:485:replace_alu$89765
  creating $alu cell for $flatten\gen_entropy.u_entropy.$verific$sub_12$kmac_entropy.sv:220$31683: $auto$alumacc.cc:485:replace_alu$89768
  creating $alu cell for $flatten\gen_entropy.u_entropy.$verific$sub_38$kmac_entropy.sv:245$31701: $auto$alumacc.cc:485:replace_alu$89771
  creating $alu cell for $flatten\u_kmac_core.\u_key_index_count.$verific$add_19$prim_count.sv:92$44467: $auto$alumacc.cc:485:replace_alu$89774
  creating $alu cell for $flatten\u_kmac_core.\u_key_index_count.$verific$add_8$prim_count.sv:92$44446: $auto$alumacc.cc:485:replace_alu$89777
  creating $alu cell for $flatten\u_msgfifo.\u_msgfifo.$verific$add_31$prim_fifo_sync.sv:87$45180: $auto$alumacc.cc:485:replace_alu$89780
  creating $alu cell for $flatten\u_msgfifo.\u_msgfifo.$verific$add_45$prim_fifo_sync.sv:101$45188: $auto$alumacc.cc:485:replace_alu$89783
  creating $alu cell for $flatten\u_sha3.\u_pad.$verific$add_9$sha3pad.sv:160$83145: $auto$alumacc.cc:485:replace_alu$89786
  creating $alu cell for $flatten\u_msgfifo.\u_msgfifo.$verific$sub_9$prim_fifo_sync.sv:69$45162: $auto$alumacc.cc:485:replace_alu$89789
  creating $alu cell for $flatten\u_sha3.\u_keccak.\u_round_count.$verific$add_40$prim_count.sv:131$82872: $auto$alumacc.cc:485:replace_alu$89792
  creating $alu cell for $flatten\u_sha3.\u_keccak.\u_round_count.$verific$add_17$prim_count.sv:92$82845: $auto$alumacc.cc:485:replace_alu$89795
  creating $alu cell for $flatten\u_reg.\u_socket.$verific$sub_17$tlul_socket_1n.sv:110$86311: $auto$alumacc.cc:485:replace_alu$89798
  creating $alu cell for $flatten\u_reg.\u_socket.$verific$add_13$tlul_socket_1n.sv:106$86309: $auto$alumacc.cc:485:replace_alu$89801
  creating $alu cell for $flatten\u_msgfifo.\u_packer.$verific$sub_156$prim_packer.sv:68$45865: $auto$alumacc.cc:485:replace_alu$89804
  creating $alu cell for $flatten\u_msgfifo.\u_packer.$verific$sub_151$prim_packer.sv:66$45861: $auto$alumacc.cc:485:replace_alu$89807
  creating $alu cell for $flatten\u_sha3.\u_keccak.\u_round_count.$verific$sub_34$prim_count.sv:126$82866: $auto$alumacc.cc:485:replace_alu$89810
  created 28 $alu and 2 $macc cells.

yosys> opt_expr

3.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~17 debug messages>

yosys> opt_merge -nomux

3.25. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.26. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88895.
    dead port 2/2 on $mux $flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88895.
    dead port 1/2 on $mux $flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88899.
    dead port 2/2 on $mux $flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88899.
    dead port 1/2 on $mux $flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88905.
    dead port 2/2 on $mux $flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88905.
    dead port 1/2 on $mux $flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88909.
    dead port 2/2 on $mux $flatten\u_kmac_core.$auto$bmuxmap.cc:60:execute$88909.
Removed 8 multiplexer ports.
<suppressed ~219 debug messages>

yosys> opt_reduce

3.27. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
    New input vector for $reduce_or cell $flatten\u_reg.$verific$reduce_nor_22$kmac_reg_top.sv:132$34168: { $auto$rtlil.cc:2369:Not$89696 $auto$rtlil.cc:2372:ReduceAnd$89692 $flatten\u_reg.$verific$n1006$32675 }
    New ctrl vector for $pmux cell $flatten\u_kmac_core.\gen_key_slicer[0].u_key_slicer.$verific$select_5$prim_slicer.sv:26$46048: $flatten\u_kmac_core.\gen_key_slicer[0].u_key_slicer.$verific$n2053$46043 [6:0]
    New ctrl vector for $pmux cell $flatten\u_kmac_core.\gen_key_slicer[1].u_key_slicer.$verific$select_5$prim_slicer.sv:26$46048: $flatten\u_kmac_core.\gen_key_slicer[0].u_key_slicer.$verific$n2053$46043 [6:0]
    New ctrl vector for $pmux cell $flatten\u_sha3.\u_pad.\u_prefix_slicer.$verific$select_5$prim_slicer.sv:26$83761: $flatten\u_sha3.\u_pad.\u_prefix_slicer.$verific$n2053$83756 [1:0]
  Optimizing cells in module \kmac.
Performed a total of 4 changes.

yosys> opt_merge

3.28. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_share

3.29. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe -nosdff

3.30. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.31. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 66 unused cells and 99 unused wires.
<suppressed ~68 debug messages>

yosys> opt_expr

3.32. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

yosys> opt_muxtree

3.33. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~220 debug messages>

yosys> opt_reduce

3.34. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.35. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_share

3.36. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe -nosdff

3.37. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.38. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..

yosys> opt_expr

3.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
MAX OPT ITERATION = 2

yosys> stat

3.40. Printing statistics.

=== kmac ===

   Number of wires:               6994
   Number of wire bits:         237258
   Number of public wires:        5176
   Number of public wire bits:  209904
   Number of memories:               1
   Number of memory bits:          720
   Number of processes:              0
   Number of cells:               2576
     $adff                          52
     $adffe                        136
     $alu                           27
     $and                          292
     $dffe                           5
     $eq                           181
     $logic_not                     16
     $macc                           2
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                          560
     $ne                            46
     $not                          153
     $or                           199
     $pmux                          33
     $reduce_and                    81
     $reduce_bool                   20
     $reduce_or                     43
     $reduce_xor                    30
     $shl                            6
     $shr                            2
     $xor                          690


yosys> memory -nomap

3.41. Executing MEMORY pass.

yosys> opt_mem

3.41.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.41.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.41.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing kmac.u_msgfifo.u_msgfifo.gen_normal_fifo.storage write port 0.

yosys> memory_bmux2rom

3.41.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.41.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\u_msgfifo.u_msgfifo.gen_normal_fifo.storage'[0] in module `\kmac': no output FF found.
Checking read port address `\u_msgfifo.u_msgfifo.gen_normal_fifo.storage'[0] in module `\kmac': address FF has async set and/or reset, not supported.

yosys> opt_clean

3.41.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..

yosys> memory_share

3.41.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.41.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.41.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..

yosys> memory_collect

3.41.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.42. Printing statistics.

=== kmac ===

   Number of wires:               6994
   Number of wire bits:         237258
   Number of public wires:        5176
   Number of public wire bits:  209904
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2575
     $adff                          52
     $adffe                        136
     $alu                           27
     $and                          292
     $dffe                           5
     $eq                           181
     $logic_not                     16
     $macc                           2
     $mem_v2                         1
     $mux                          560
     $ne                            46
     $not                          153
     $or                           199
     $pmux                          33
     $reduce_and                    81
     $reduce_bool                   20
     $reduce_or                     43
     $reduce_xor                    30
     $shl                            6
     $shr                            2
     $xor                          690


yosys> muxpack

3.43. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting kmac.$flatten\u_reg.\u_socket.$verific$i71$tlul_socket_1n.sv:146$86360 ... kmac.$flatten\u_reg.\u_socket.$verific$i77$tlul_socket_1n.sv:146$86364 to a pmux with 3 cases.
Converting kmac.$flatten\u_reg.\u_socket.$verific$mux_84$tlul_socket_1n.sv:157$86369 ... kmac.$flatten\u_reg.\u_socket.$verific$mux_90$tlul_socket_1n.sv:157$86375 to a pmux with 3 cases.
Converted 6 (p)mux cells into 2 pmux cells.
<suppressed ~476 debug messages>

yosys> opt_clean

3.44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

yosys> pmuxtree

3.45. Executing PMUXTREE pass.

yosys> muxpack

3.46. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$90561 ... kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$90563 to a pmux with 2 cases.
Converting kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$90255 ... kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$90257 to a pmux with 2 cases.
Converting kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$90233 ... kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$90235 to a pmux with 2 cases.
Converting kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$90191 ... kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$90193 to a pmux with 2 cases.
Converting kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$90151 ... kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$90153 to a pmux with 2 cases.
Converting kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$90021 ... kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$90023 to a pmux with 2 cases.
Converting kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$89935 ... kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$89937 to a pmux with 2 cases.
Converting kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$89917 ... kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$89919 to a pmux with 2 cases.
Converting kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$89913 ... kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$89915 to a pmux with 2 cases.
Converting kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$89905 ... kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$89907 to a pmux with 2 cases.
Converting kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$89845 ... kmac.$auto$pmuxtree.cc:65:recursive_mux_generator$89847 to a pmux with 2 cases.
Converted 22 (p)mux cells into 11 pmux cells.
<suppressed ~689 debug messages>

yosys> memory_map

3.47. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \u_msgfifo.u_msgfifo.gen_normal_fifo.storage in module \kmac:
  created 10 $dff cells and 0 static cells of width 72.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 10 write mux blocks.

yosys> stat

3.48. Printing statistics.

=== kmac ===

   Number of wires:               7469
   Number of wire bits:         248823
   Number of public wires:        5186
   Number of public wire bits:  210624
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2978
     $adff                          52
     $adffe                        136
     $alu                           27
     $and                          319
     $dff                           10
     $dffe                           5
     $eq                           189
     $logic_not                     16
     $macc                           2
     $mux                          795
     $ne                            46
     $not                          188
     $or                           234
     $pmux                          11
     $reduce_and                    81
     $reduce_bool                   20
     $reduce_or                    119
     $reduce_xor                    30
     $shl                            6
     $shr                            2
     $xor                          690


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.49. Executing TECHMAP pass (map to technology primitives).

3.49.1. Executing Verilog-2005 frontend: /home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.49.2. Executing Verilog-2005 frontend: /home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.49.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$70d30c21ff772b34d0d1da2801fbd781dc3c70e4\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:8e7c20eb5119b6f3fca5671cdfedf5dc9b0827b6$paramod$37a01b4445bc2c7e032615a504ad4fc34cccbec9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$cf6842707c68ab3c5a9f670ba678eb5c2451ae4c\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$ee3d784672cdb1cb32d9a801a3af776716f16b74\_90_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_90_alu for cells of type $alu.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_90_alu for cells of type $alu.
/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:80: Warning: Range [-1:-1] select out of bounds on signal `\C': Setting 1 LSB bits to undef.
/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:88: Warning: Range [-1:-1] select out of bounds on signal `\Y': Setting 1 LSB bits to undef.
/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:88: Warning: Range [-1:-1] select out of bounds on signal `\S': Setting 1 LSB bits to undef.
/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:88: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = $xor$/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:88$112475_Y
    new assignment: { } = { }.
/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:89: Warning: Range [-1:-1] select out of bounds on signal `\S': Setting 1 LSB bits to undef.
/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v:89: Warning: Range [-1:-1] select out of bounds on signal `\AA': Setting 1 LSB bits to undef.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod$78fbde73bca7bde944ff0e8753ccda25922d4d2a\_90_pmux for cells of type $pmux.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using template $paramod$constmap:c95b9286473844224769a8544d9151adaff5ed69$paramod$4127cf4962086c601332874d41dec31c3bc9a526\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$ed0bb9616228df1e6c226f91f8133e751815f1b1\_90_pmux for cells of type $pmux.
Using template $paramod$5fa769bd6f6ca230a24c9bbc0e120f15bcfea838\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_xor.
Using template $paramod$53700bbee849b2010ad0b60a61ccd204a10e24ca\_90_alu for cells of type $alu.
Using template $paramod$befd47b1c77b68561d11d0cb61a0fae29b79f34c\_90_alu for cells of type $alu.
Using template $paramod$dfca81329cbbac01700318224209a5f2318c7128\_90_alu for cells of type $alu.
Using template $paramod$bfd8bd45a9c0c072107dc68434451a8835814ae0\_90_alu for cells of type $alu.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper maccmap for cells of type $macc.
  add { \u_msgfifo.u_packer.pos [7:3] 3'000 } (8 bits, unsigned)
  add bits { \u_app_intf.kmac_mask_o [1] \u_app_intf.kmac_mask_o [2] \u_app_intf.kmac_mask_o [3] \u_app_intf.kmac_mask_o [4] \u_app_intf.kmac_mask_o [5] \u_app_intf.kmac_mask_o [6] \u_app_intf.kmac_mask_o [7] \u_app_intf.kmac_mask_o [8] \u_app_intf.kmac_mask_o [9] \u_app_intf.kmac_mask_o [10] \u_app_intf.kmac_mask_o [11] \u_app_intf.kmac_mask_o [12] \u_app_intf.kmac_mask_o [13] \u_app_intf.kmac_mask_o [14] \u_app_intf.kmac_mask_o [15] \u_app_intf.kmac_mask_o [16] \u_app_intf.kmac_mask_o [17] \u_app_intf.kmac_mask_o [18] \u_app_intf.kmac_mask_o [19] \u_app_intf.kmac_mask_o [20] \u_app_intf.kmac_mask_o [21] \u_app_intf.kmac_mask_o [22] \u_app_intf.kmac_mask_o [23] \u_app_intf.kmac_mask_o [24] \u_app_intf.kmac_mask_o [25] \u_app_intf.kmac_mask_o [26] \u_app_intf.kmac_mask_o [27] \u_app_intf.kmac_mask_o [28] \u_app_intf.kmac_mask_o [29] \u_app_intf.kmac_mask_o [30] \u_app_intf.kmac_mask_o [31] \u_app_intf.kmac_mask_o [32] \u_app_intf.kmac_mask_o [33] \u_app_intf.kmac_mask_o [34] \u_app_intf.kmac_mask_o [35] \u_app_intf.kmac_mask_o [36] \u_app_intf.kmac_mask_o [37] \u_app_intf.kmac_mask_o [38] \u_app_intf.kmac_mask_o [39] \u_app_intf.kmac_mask_o [40] \u_app_intf.kmac_mask_o [41] \u_app_intf.kmac_mask_o [42] \u_app_intf.kmac_mask_o [43] \u_app_intf.kmac_mask_o [44] \u_app_intf.kmac_mask_o [45] \u_app_intf.kmac_mask_o [46] \u_app_intf.kmac_mask_o [47] \u_app_intf.kmac_mask_o [48] \u_app_intf.kmac_mask_o [49] \u_app_intf.kmac_mask_o [50] \u_app_intf.kmac_mask_o [51] \u_app_intf.kmac_mask_o [52] \u_app_intf.kmac_mask_o [53] \u_app_intf.kmac_mask_o [54] \u_app_intf.kmac_mask_o [55] \u_app_intf.kmac_mask_o [56] \u_app_intf.kmac_mask_o [57] \u_app_intf.kmac_mask_o [58] \u_app_intf.kmac_mask_o [59] \u_app_intf.kmac_mask_o [60] \u_app_intf.kmac_mask_o [61] \u_app_intf.kmac_mask_o [62] \u_app_intf.kmac_mask_o [63] \u_app_intf.kmac_mask_o [0] } (64 bits)
  packed 31 (31) bits / 31 words into adder tree
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_90_alu for cells of type $alu.
Using template $paramod$constmap:43785fb457d3bdbde4fc09e152c4b91267db59eb$paramod$c4d7b04e5a91dff980ad451b5f1170958db4ddf8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:2711c9ec584cebb50b34ff302a9da740f3187828$paramod$8a318d55b42b0b1e22ab135d915de7d85fa1d46b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$5e23d2e0f07f5403e3d2c5b606bab0c16e4174c1\_90_alu for cells of type $alu.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
  add \u_msgfifo.u_msgfifo.gen_normal_fifo.fifo_wptr [3:0] (4 bits, unsigned)
  sub \u_msgfifo.u_msgfifo.gen_normal_fifo.fifo_rptr [3:0] (4 bits, unsigned)
  add 4'1010 (4 bits, unsigned)
Using template $paramod$constmap:fd4280a99bc64007a4c235ef2c5f12cf5c62b29a$paramod$27c2d3c6acfc4df3eb38f2aef850b42e2931b9d3\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$675ee3ed071b156aa661bdfa838b7e469d095ac0\_90_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000001 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001000 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000010 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000011 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000101 for cells of type $fa.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~13108 debug messages>

yosys> stat

3.50. Printing statistics.

=== kmac ===

   Number of wires:              11764
   Number of wire bits:         315108
   Number of public wires:        5186
   Number of public wire bits:  210624
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              92372
     $_AND_                       8534
     $_DFFE_PN0N_                    4
     $_DFFE_PN0P_                 7982
     $_DFFE_PN1P_                   27
     $_DFFE_PP_                     68
     $_DFF_PN0_                     51
     $_DFF_PN1_                     16
     $_DFF_P_                      720
     $_MUX_                      47913
     $_NOT_                       2203
     $_OR_                        2983
     $_XOR_                      21871


yosys> opt_expr

3.51. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~24395 debug messages>

yosys> opt_merge -nomux

3.52. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~7587 debug messages>
Removed a total of 2529 cells.

yosys> opt_muxtree

3.53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.54. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.55. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_share

3.56. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe -nosdff

3.57. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 2436 unused cells and 4259 unused wires.
<suppressed ~2449 debug messages>

yosys> opt_expr

3.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~72 debug messages>

yosys> opt_muxtree

3.60. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.61. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_share

3.63. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe -nosdff

3.64. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.65. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 0 unused cells and 47 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.66. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

yosys> opt_muxtree

3.67. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.68. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.69. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_share

3.70. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe -nosdff

3.71. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.72. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..

yosys> opt_expr

3.73. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
MAX OPT ITERATION = 3

yosys> opt -nodffe -fast -full -nosdff

3.74. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.74.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~14100 debug messages>

yosys> opt_merge

3.74.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

yosys> opt_dff -nodffe -nosdff

3.74.3. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$185793 ($_DFFE_PN0P_) from module kmac.

yosys> opt_clean

3.74.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 4 unused cells and 116 unused wires.
<suppressed ~5 debug messages>

3.74.5. Rerunning OPT passes. (Removed registers in this run.)

yosys> opt_expr -full

3.74.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~219 debug messages>

yosys> opt_merge

3.74.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_dff -nodffe -nosdff

3.74.8. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$161374 ($_DFF_PN0_) from module kmac.

yosys> opt_clean

3.74.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

3.74.10. Rerunning OPT passes. (Removed registers in this run.)

yosys> opt_expr -full

3.74.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~5 debug messages>

yosys> opt_merge

3.74.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

yosys> opt_dff -nodffe -nosdff

3.74.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.74.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..

3.74.15. Finished fast OPT passes.

yosys> techmap -map +/techmap.v

3.75. Executing TECHMAP pass (map to technology primitives).

3.75.1. Executing Verilog-2005 frontend: /home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.75.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt -nodffe -sat -nosdff

3.76. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.76.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

yosys> opt_merge -nomux

3.76.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.76.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.76.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.76.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -sat -nosdff

3.76.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.76.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..

yosys> opt_expr

3.76.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

3.76.9. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.77. Executing ABC pass (technology mapping using ABC).

3.77.1. Summary of detected clock domains:
  7 cells in clk=\clk_i, en=\u_kmac_core.process_o, arst=!\rst_ni, srst={ }
  1420 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89279, arst=!\rst_ni, srst={ }
  28 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89476, arst=!\rst_ni, srst={ }
  83 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89464, arst=!\rst_ni, srst={ }
  61 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89176, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=\u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  42 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89173, arst=!\rst_ni, srst={ }
  6661 cells in clk=\clk_i, en=\u_staterd.u_tlul_adapter.gnt_i, arst=!\rst_ni, srst={ }
  74 cells in clk=\clk_i, en=\u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  83 cells in clk=\clk_i, en=\u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=\u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=\u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  67 cells in clk=\clk_i, en=\u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=\u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  44 cells in clk=\clk_i, en=\u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  4 cells in clk=\clk_i, en=\u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=\u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=\u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  7 cells in clk=\clk_i, en=\u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  28 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89479, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=\u_tlul_adapter_msgfifo.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  1415 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89286, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=\u_sha3.u_keccak.inc_rnd_num, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89521, arst=!\rst_ni, srst={ }
  62 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89528, arst=!\rst_ni, srst={ }
  29 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89482, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89514, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89499, arst=!\rst_ni, srst={ }
  58 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89506, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_edn_i, en={ }, arst=!\rst_edn_ni, srst={ }
  27 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89492, arst=!\rst_ni, srst={ }
  67 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89450, arst=!\rst_ni, srst={ }
  107 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89447, arst=!\rst_ni, srst={ }
  29 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89458, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89461, arst=!\rst_ni, srst={ }
  1925 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89356, arst=!\rst_ni, srst={ }
  2437 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89363, arst=!\rst_ni, srst={ }
  2437 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89370, arst=!\rst_ni, srst={ }
  1283 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89377, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89485, arst=!\rst_ni, srst={ }
  73 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89155, arst=!\rst_ni, srst={ }
  72 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89152, arst=!\rst_ni, srst={ }
  72 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89149, arst=!\rst_ni, srst={ }
  31 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89434, arst=!\rst_ni, srst={ }
  181 cells in clk=\clk_i, en=\u_app_intf.set_appid, arst=!\rst_ni, srst={ }
  96 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89444, arst=!\rst_ni, srst={ }
  167 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89431, arst=!\rst_ni, srst={ }
  28 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89473, arst=!\rst_ni, srst={ }
  1291 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89300, arst=!\rst_ni, srst={ }
  35 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89470, arst=!\rst_ni, srst={ }
  1285 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89223, arst=!\rst_ni, srst={ }
  1285 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89216, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=\u_tlul_adapter_msgfifo.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89427, arst=!\rst_ni, srst={ }
  63 cells in clk=\clk_i, en=!\u_errchk.err_swsequence, arst=!\rst_ni, srst={ }
  335 cells in clk=\clk_i, en=\u_kmac_core.u_key_index_count.en_i, arst=!\rst_ni, srst={ }
  58 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89418, arst=!\rst_ni, srst={ }
  330 cells in clk=\clk_i, en=\intr_kmac_err.event_intr_i, arst=!\rst_ni, srst={ }
  41 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89424, arst=!\rst_ni, srst={ }
  547 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89421, arst=!\rst_ni, srst={ }
  5605 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89409, arst=!\rst_ni, srst={ }
  1286 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89307, arst=!\rst_ni, srst={ }
  1286 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89314, arst=!\rst_ni, srst={ }
  1285 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89321, arst=!\rst_ni, srst={ }
  1288 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89328, arst=!\rst_ni, srst={ }
  1286 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89335, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$flatten\u_reg.\u_socket.\err_resp.$verific$n11$87647, arst=!\rst_ni, srst={ }
  371 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89392, arst=!\rst_ni, srst={ }
  105 cells in clk=\clk_i, en=\u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\intr_kmac_err.new_event, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89400, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=\intr_kmac_done.new_event, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=\intr_fifo_empty.new_event, arst=!\rst_ni, srst={ }
  573 cells in clk=\clk_i, en=\u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  257 cells in clk=\clk_i, en=\u_reg.intg_err, arst=!\rst_ni, srst={ }
  1285 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89342, arst=!\rst_ni, srst={ }
  1287 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89258, arst=!\rst_ni, srst={ }
  1286 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89251, arst=!\rst_ni, srst={ }
  1286 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89244, arst=!\rst_ni, srst={ }
  1285 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89237, arst=!\rst_ni, srst={ }
  1286 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89230, arst=!\rst_ni, srst={ }
  1012 cells in clk=\clk_i, en={ }, arst={ }, srst={ }
  72 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89107, arst=!\rst_ni, srst={ }
  70 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89104, arst=!\rst_ni, srst={ }
  89 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89101, arst=!\rst_ni, srst={ }
  1286 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89272, arst=!\rst_ni, srst={ }
  1287 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89265, arst=!\rst_ni, srst={ }
  1286 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89293, arst=!\rst_ni, srst={ }
  49 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89179, arst=!\rst_ni, srst={ }
  37 cells in clk=\clk_i, en=$flatten\u_sha3.\u_keccak.\u_round_count.$verific$n111$82809, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89381, arst={ }, srst={ }
  61 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89191, arst=!\rst_ni, srst={ }
  467 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89185, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$89182, arst=!\rst_ni, srst={ }
  330 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  1287 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89209, arst=!\rst_ni, srst={ }
  2130 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$89349, arst=!\rst_ni, srst={ }
  14325 cells in clk=\clk_i, en=\gen_entropy.u_entropy.rand_valid_o, arst=!\rst_ni, srst={ }

3.77.2. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_kmac_core.process_o, asynchronously reset by !\rst_ni
Extracted 7 gates and 15 wires to a netlist network with 6 inputs and 4 outputs.

3.77.2.1. Executing ABC.

3.77.3. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89279, asynchronously reset by !\rst_ni
Extracted 1420 gates and 2073 wires to a netlist network with 652 inputs and 517 outputs.

3.77.3.1. Executing ABC.

3.77.4. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89476, asynchronously reset by !\rst_ni
Extracted 28 gates and 41 wires to a netlist network with 12 inputs and 16 outputs.

3.77.4.1. Executing ABC.

3.77.5. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$89464, asynchronously reset by !\rst_ni
Extracted 83 gates and 87 wires to a netlist network with 3 inputs and 3 outputs.

3.77.5.1. Executing ABC.

3.77.6. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$89176, asynchronously reset by !\rst_ni
Extracted 61 gates and 72 wires to a netlist network with 9 inputs and 19 outputs.

3.77.6.1. Executing ABC.

3.77.7. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 11 gates and 18 wires to a netlist network with 6 inputs and 8 outputs.

3.77.7.1. Executing ABC.

3.77.8. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$89173, asynchronously reset by !\rst_ni
Extracted 42 gates and 47 wires to a netlist network with 4 inputs and 2 outputs.

3.77.8.1. Executing ABC.

3.77.9. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_staterd.u_tlul_adapter.gnt_i, asynchronously reset by !\rst_ni
Extracted 6661 gates and 9877 wires to a netlist network with 3215 inputs and 34 outputs.

3.77.9.1. Executing ABC.

3.77.10. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 74 gates and 114 wires to a netlist network with 39 inputs and 36 outputs.

3.77.10.1. Executing ABC.

3.77.11. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 83 gates and 114 wires to a netlist network with 29 inputs and 20 outputs.

3.77.11.1. Executing ABC.

3.77.12. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$199694$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 3 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.77.12.1. Executing ABC.

3.77.13. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.77.13.1. Executing ABC.

3.77.14. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 67 gates and 102 wires to a netlist network with 35 inputs and 34 outputs.

3.77.14.1. Executing ABC.

3.77.15. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$199798$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 3 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.77.15.1. Executing ABC.

3.77.16. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 44 gates and 68 wires to a netlist network with 24 inputs and 19 outputs.

3.77.16.1. Executing ABC.

3.77.17. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$199903$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

3.77.17.1. Executing ABC.

3.77.18. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 3 outputs.

3.77.18.1. Executing ABC.

3.77.19. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$199960$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 4 outputs.

3.77.19.1. Executing ABC.

3.77.20. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 7 gates and 11 wires to a netlist network with 4 inputs and 6 outputs.

3.77.20.1. Executing ABC.

3.77.21. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89479, asynchronously reset by !\rst_ni
Extracted 28 gates and 41 wires to a netlist network with 12 inputs and 16 outputs.

3.77.21.1. Executing ABC.

3.77.22. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_tlul_adapter_msgfifo.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 8 gates and 12 wires to a netlist network with 3 inputs and 3 outputs.

3.77.22.1. Executing ABC.

3.77.23. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89286, asynchronously reset by !\rst_ni
Extracted 1415 gates and 2066 wires to a netlist network with 650 inputs and 514 outputs.

3.77.23.1. Executing ABC.

3.77.24. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_sha3.u_keccak.inc_rnd_num, asynchronously reset by !\rst_ni
Extracted 17 gates and 30 wires to a netlist network with 13 inputs and 9 outputs.

3.77.24.1. Executing ABC.

3.77.25. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89521, asynchronously reset by !\rst_ni
Extracted 20 gates and 26 wires to a netlist network with 5 inputs and 3 outputs.

3.77.25.1. Executing ABC.

3.77.26. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89528, asynchronously reset by !\rst_ni
Extracted 62 gates and 70 wires to a netlist network with 6 inputs and 6 outputs.

3.77.26.1. Executing ABC.

3.77.27. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89482, asynchronously reset by !\rst_ni
Extracted 29 gates and 43 wires to a netlist network with 13 inputs and 16 outputs.

3.77.27.1. Executing ABC.

3.77.28. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89514, asynchronously reset by !\rst_ni
Extracted 27 gates and 35 wires to a netlist network with 7 inputs and 4 outputs.

3.77.28.1. Executing ABC.

3.77.29. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89499, asynchronously reset by !\rst_ni
Extracted 20 gates and 26 wires to a netlist network with 5 inputs and 3 outputs.

3.77.29.1. Executing ABC.

3.77.30. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89506, asynchronously reset by !\rst_ni
Extracted 58 gates and 65 wires to a netlist network with 5 inputs and 5 outputs.

3.77.30.1. Executing ABC.

3.77.31. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_edn_i, asynchronously reset by !\rst_edn_ni
Extracted 8 gates and 11 wires to a netlist network with 2 inputs and 2 outputs.

3.77.31.1. Executing ABC.

3.77.32. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89492, asynchronously reset by !\rst_ni
Extracted 27 gates and 35 wires to a netlist network with 7 inputs and 4 outputs.

3.77.32.1. Executing ABC.

3.77.33. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$89450, asynchronously reset by !\rst_ni
Extracted 67 gates and 106 wires to a netlist network with 38 inputs and 22 outputs.

3.77.33.1. Executing ABC.

3.77.34. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$202169$auto$opt_dff.cc:194:make_patterns_logic$89447, asynchronously reset by !\rst_ni
Extracted 107 gates and 141 wires to a netlist network with 33 inputs and 56 outputs.

3.77.34.1. Executing ABC.

3.77.35. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89458, asynchronously reset by !\rst_ni
Extracted 29 gates and 37 wires to a netlist network with 7 inputs and 10 outputs.

3.77.35.1. Executing ABC.

3.77.36. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$89461, asynchronously reset by !\rst_ni
Extracted 17 gates and 32 wires to a netlist network with 13 inputs and 9 outputs.

3.77.36.1. Executing ABC.

3.77.37. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89356, asynchronously reset by !\rst_ni
Extracted 1925 gates and 3086 wires to a netlist network with 1160 inputs and 641 outputs.

3.77.37.1. Executing ABC.

3.77.38. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89363, asynchronously reset by !\rst_ni
Extracted 2437 gates and 4110 wires to a netlist network with 1672 inputs and 769 outputs.

3.77.38.1. Executing ABC.

3.77.39. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89370, asynchronously reset by !\rst_ni
Extracted 2437 gates and 4110 wires to a netlist network with 1672 inputs and 769 outputs.

3.77.39.1. Executing ABC.

3.77.40. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89377, asynchronously reset by !\rst_ni
Extracted 1283 gates and 1677 wires to a netlist network with 393 inputs and 385 outputs.

3.77.40.1. Executing ABC.

3.77.41. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$89485, asynchronously reset by !\rst_ni
Extracted 10 gates and 12 wires to a netlist network with 2 inputs and 2 outputs.

3.77.41.1. Executing ABC.

3.77.42. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89155, asynchronously reset by !\rst_ni
Extracted 73 gates and 146 wires to a netlist network with 73 inputs and 37 outputs.

3.77.42.1. Executing ABC.

3.77.43. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89152, asynchronously reset by !\rst_ni
Extracted 72 gates and 145 wires to a netlist network with 73 inputs and 36 outputs.

3.77.43.1. Executing ABC.

3.77.44. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89149, asynchronously reset by !\rst_ni
Extracted 72 gates and 145 wires to a netlist network with 73 inputs and 36 outputs.

3.77.44.1. Executing ABC.

3.77.45. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$89434, asynchronously reset by !\rst_ni
Extracted 31 gates and 44 wires to a netlist network with 12 inputs and 16 outputs.

3.77.45.1. Executing ABC.

3.77.46. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_app_intf.set_appid, asynchronously reset by !\rst_ni
Extracted 181 gates and 418 wires to a netlist network with 236 inputs and 92 outputs.

3.77.46.1. Executing ABC.

3.77.47. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$89444, asynchronously reset by !\rst_ni
Extracted 96 gates and 116 wires to a netlist network with 18 inputs and 30 outputs.

3.77.47.1. Executing ABC.

3.77.48. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$89431, asynchronously reset by !\rst_ni
Extracted 167 gates and 194 wires to a netlist network with 25 inputs and 47 outputs.

3.77.48.1. Executing ABC.

3.77.49. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89473, asynchronously reset by !\rst_ni
Extracted 28 gates and 41 wires to a netlist network with 12 inputs and 16 outputs.

3.77.49.1. Executing ABC.

3.77.50. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89300, asynchronously reset by !\rst_ni
Extracted 1291 gates and 1815 wires to a netlist network with 523 inputs and 390 outputs.

3.77.50.1. Executing ABC.

3.77.51. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89470, asynchronously reset by !\rst_ni
Extracted 35 gates and 56 wires to a netlist network with 19 inputs and 19 outputs.

3.77.51.1. Executing ABC.

3.77.52. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89223, asynchronously reset by !\rst_ni
Extracted 1285 gates and 1806 wires to a netlist network with 520 inputs and 385 outputs.

3.77.52.1. Executing ABC.

3.77.53. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89216, asynchronously reset by !\rst_ni
Extracted 1285 gates and 1806 wires to a netlist network with 520 inputs and 385 outputs.

3.77.53.1. Executing ABC.

3.77.54. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_tlul_adapter_msgfifo.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 11 gates and 17 wires to a netlist network with 6 inputs and 5 outputs.

3.77.54.1. Executing ABC.

3.77.55. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$89427, asynchronously reset by !\rst_ni
Extracted 6 gates and 9 wires to a netlist network with 3 inputs and 2 outputs.

3.77.55.1. Executing ABC.

3.77.56. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !\u_errchk.err_swsequence, asynchronously reset by !\rst_ni
Extracted 63 gates and 95 wires to a netlist network with 31 inputs and 31 outputs.

3.77.56.1. Executing ABC.

3.77.57. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_kmac_core.u_key_index_count.en_i, asynchronously reset by !\rst_ni
Extracted 335 gates and 538 wires to a netlist network with 201 inputs and 135 outputs.

3.77.57.1. Executing ABC.

3.77.58. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$89418, asynchronously reset by !\rst_ni
Extracted 58 gates and 71 wires to a netlist network with 13 inputs and 23 outputs.

3.77.58.1. Executing ABC.

3.77.59. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \intr_kmac_err.event_intr_i, asynchronously reset by !\rst_ni
Extracted 330 gates and 460 wires to a netlist network with 129 inputs and 44 outputs.

3.77.59.1. Executing ABC.

3.77.60. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$89424, asynchronously reset by !\rst_ni
Extracted 41 gates and 48 wires to a netlist network with 6 inputs and 6 outputs.

3.77.60.1. Executing ABC.

3.77.61. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$89421, asynchronously reset by !\rst_ni
Extracted 547 gates and 1133 wires to a netlist network with 585 inputs and 90 outputs.

3.77.61.1. Executing ABC.

3.77.62. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$89409, asynchronously reset by !\rst_ni
Extracted 5605 gates and 6383 wires to a netlist network with 777 inputs and 726 outputs.

3.77.62.1. Executing ABC.

3.77.63. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89307, asynchronously reset by !\rst_ni
Extracted 1286 gates and 1808 wires to a netlist network with 521 inputs and 385 outputs.

3.77.63.1. Executing ABC.

3.77.64. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89314, asynchronously reset by !\rst_ni
Extracted 1286 gates and 1808 wires to a netlist network with 521 inputs and 385 outputs.

3.77.64.1. Executing ABC.

3.77.65. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89321, asynchronously reset by !\rst_ni
Extracted 1285 gates and 1806 wires to a netlist network with 520 inputs and 385 outputs.

3.77.65.1. Executing ABC.

3.77.66. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89328, asynchronously reset by !\rst_ni
Extracted 1288 gates and 1811 wires to a netlist network with 522 inputs and 388 outputs.

3.77.66.1. Executing ABC.

3.77.67. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89335, asynchronously reset by !\rst_ni
Extracted 1286 gates and 1808 wires to a netlist network with 521 inputs and 386 outputs.

3.77.67.1. Executing ABC.

3.77.68. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $flatten\u_reg.\u_socket.\err_resp.$verific$n11$87647, asynchronously reset by !\rst_ni
Extracted 11 gates and 21 wires to a netlist network with 10 inputs and 5 outputs.

3.77.68.1. Executing ABC.

3.77.69. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89392, asynchronously reset by !\rst_ni
Extracted 371 gates and 473 wires to a netlist network with 101 inputs and 59 outputs.

3.77.69.1. Executing ABC.

3.77.70. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 105 gates and 128 wires to a netlist network with 22 inputs and 17 outputs.

3.77.70.1. Executing ABC.

3.77.71. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \intr_kmac_err.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 4 inputs and 2 outputs.

3.77.71.1. Executing ABC.

3.77.72. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$89400, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.77.72.1. Executing ABC.

3.77.73. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \intr_kmac_done.new_event, asynchronously reset by !\rst_ni
Extracted 11 gates and 21 wires to a netlist network with 9 inputs and 6 outputs.

3.77.73.1. Executing ABC.

3.77.74. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \intr_fifo_empty.new_event, asynchronously reset by !\rst_ni
Extracted 15 gates and 30 wires to a netlist network with 14 inputs and 8 outputs.

3.77.74.1. Executing ABC.

3.77.75. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 573 gates and 707 wires to a netlist network with 132 inputs and 81 outputs.

3.77.75.1. Executing ABC.

3.77.76. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 257 gates and 348 wires to a netlist network with 90 inputs and 2 outputs.

3.77.76.1. Executing ABC.

3.77.77. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89342, asynchronously reset by !\rst_ni
Extracted 1285 gates and 1806 wires to a netlist network with 520 inputs and 385 outputs.

3.77.77.1. Executing ABC.

3.77.78. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89258, asynchronously reset by !\rst_ni
Extracted 1287 gates and 1810 wires to a netlist network with 522 inputs and 387 outputs.

3.77.78.1. Executing ABC.

3.77.79. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89251, asynchronously reset by !\rst_ni
Extracted 1286 gates and 1808 wires to a netlist network with 521 inputs and 386 outputs.

3.77.79.1. Executing ABC.

3.77.80. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89244, asynchronously reset by !\rst_ni
Extracted 1286 gates and 1808 wires to a netlist network with 521 inputs and 386 outputs.

3.77.80.1. Executing ABC.

3.77.81. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89237, asynchronously reset by !\rst_ni
Extracted 1285 gates and 1806 wires to a netlist network with 520 inputs and 385 outputs.

3.77.81.1. Executing ABC.

3.77.82. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89230, asynchronously reset by !\rst_ni
Extracted 1286 gates and 1808 wires to a netlist network with 521 inputs and 386 outputs.

3.77.82.1. Executing ABC.

3.77.83. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 1012 gates and 1665 wires to a netlist network with 653 inputs and 720 outputs.

3.77.83.1. Executing ABC.

3.77.84. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89107, asynchronously reset by !\rst_ni
Extracted 72 gates and 145 wires to a netlist network with 73 inputs and 35 outputs.

3.77.84.1. Executing ABC.

3.77.85. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89104, asynchronously reset by !\rst_ni
Extracted 70 gates and 141 wires to a netlist network with 71 inputs and 34 outputs.

3.77.85.1. Executing ABC.

3.77.86. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89101, asynchronously reset by !\rst_ni
Extracted 89 gates and 170 wires to a netlist network with 79 inputs and 44 outputs.

3.77.86.1. Executing ABC.

3.77.87. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89272, asynchronously reset by !\rst_ni
Extracted 1286 gates and 1808 wires to a netlist network with 521 inputs and 385 outputs.

3.77.87.1. Executing ABC.

3.77.88. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89265, asynchronously reset by !\rst_ni
Extracted 1287 gates and 1810 wires to a netlist network with 522 inputs and 387 outputs.

3.77.88.1. Executing ABC.

3.77.89. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89293, asynchronously reset by !\rst_ni
Extracted 1286 gates and 1808 wires to a netlist network with 521 inputs and 385 outputs.

3.77.89.1. Executing ABC.

3.77.90. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$89179, asynchronously reset by !\rst_ni
Extracted 49 gates and 63 wires to a netlist network with 13 inputs and 16 outputs.

3.77.90.1. Executing ABC.

3.77.91. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $flatten\u_sha3.\u_keccak.\u_round_count.$verific$n111$82809, asynchronously reset by !\rst_ni
Extracted 37 gates and 39 wires to a netlist network with 2 inputs and 7 outputs.

3.77.91.1. Executing ABC.

3.77.92. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89381
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs.

3.77.92.1. Executing ABC.

3.77.93. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$89191, asynchronously reset by !\rst_ni
Extracted 61 gates and 77 wires to a netlist network with 14 inputs and 17 outputs.

3.77.93.1. Executing ABC.

3.77.94. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$89185, asynchronously reset by !\rst_ni
Extracted 467 gates and 593 wires to a netlist network with 125 inputs and 132 outputs.

3.77.94.1. Executing ABC.

3.77.95. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$89182, asynchronously reset by !\rst_ni
Extracted 14 gates and 27 wires to a netlist network with 11 inputs and 7 outputs.

3.77.95.1. Executing ABC.

3.77.96. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 330 gates and 459 wires to a netlist network with 127 inputs and 100 outputs.

3.77.96.1. Executing ABC.

3.77.97. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89209, asynchronously reset by !\rst_ni
Extracted 1287 gates and 1809 wires to a netlist network with 521 inputs and 387 outputs.

3.77.97.1. Executing ABC.

3.77.98. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$89349, asynchronously reset by !\rst_ni
Extracted 2130 gates and 2760 wires to a netlist network with 628 inputs and 525 outputs.

3.77.98.1. Executing ABC.

3.77.99. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$202357$lo0, asynchronously reset by !\rst_ni
Extracted 14325 gates and 17600 wires to a netlist network with 3275 inputs and 3200 outputs.

3.77.99.1. Executing ABC.

yosys> abc -dff

3.78. Executing ABC pass (technology mapping using ABC).

3.78.1. Summary of detected clock domains:
  22 cells in clk=\clk_i, en=$abc$215495$auto$opt_dff.cc:219:make_patterns_logic$89470, arst=!\rst_ni, srst={ }
  23 cells in clk=\clk_i, en=$abc$214175$auto$opt_dff.cc:219:make_patterns_logic$89473, arst=!\rst_ni, srst={ }
  86 cells in clk=\clk_i, en=$abc$213933$auto$opt_dff.cc:194:make_patterns_logic$89444, arst=!\rst_ni, srst={ }
  95 cells in clk=\clk_i, en=$abc$213753$u_app_intf.set_appid, arst=!\rst_ni, srst={ }
  72 cells in clk=\clk_i, en=$abc$213518$auto$opt_dff.cc:219:make_patterns_logic$89152, arst=!\rst_ni, srst={ }
  74 cells in clk=\clk_i, en=$abc$213413$auto$opt_dff.cc:219:make_patterns_logic$89155, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$213405$auto$opt_dff.cc:194:make_patterns_logic$89485, arst=!\rst_ni, srst={ }
  2531 cells in clk=\clk_i, en=$abc$208656$auto$opt_dff.cc:219:make_patterns_logic$89370, arst=!\rst_ni, srst={ }
  145 cells in clk=\clk_i, en=$abc$214026$auto$opt_dff.cc:194:make_patterns_logic$89431, arst=!\rst_ni, srst={ }
  22 cells in clk=\clk_i, en=$abc$193649$auto$opt_dff.cc:219:make_patterns_logic$89476, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$191707$u_kmac_core.process_o, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$218101$u_tlul_adapter_msgfifo.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  45 cells in clk=\clk_i, en=$abc$218684$auto$opt_dff.cc:194:make_patterns_logic$89418, arst=!\rst_ni, srst={ }
  259 cells in clk=\clk_i, en=$abc$218179$u_kmac_core.u_key_index_count.en_i, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$218112$auto$opt_dff.cc:194:make_patterns_logic$89427, arst=!\rst_ni, srst={ }
  51 cells in clk=\clk_i, en=!$abc$218118$u_errchk.err_swsequence, arst=!\rst_ni, srst={ }
  1286 cells in clk=\clk_i, en=$abc$215531$auto$opt_dff.cc:219:make_patterns_logic$89223, arst=!\rst_ni, srst={ }
  22 cells in clk=\clk_i, en=$abc$202357$auto$opt_dff.cc:194:make_patterns_logic$89461, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$202146$auto$opt_dff.cc:219:make_patterns_logic$89492, arst=!\rst_ni, srst={ }
  23 cells in clk=\clk_i, en=$abc$202029$auto$opt_dff.cc:219:make_patterns_logic$89482, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$200020$u_tlul_adapter_msgfifo.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$199981$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$199960$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=$abc$199903$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$199798$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  41 cells in clk=\clk_i, en=$abc$193748$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  2335 cells in clk=\clk_i, en=$abc$205195$auto$opt_dff.cc:219:make_patterns_logic$89363, arst=!\rst_ni, srst={ }
  2052 cells in clk=\clk_i, en=$abc$202374$auto$opt_dff.cc:219:make_patterns_logic$89356, arst=!\rst_ni, srst={ }
  37 cells in clk=\clk_i, en=$abc$202169$auto$opt_dff.cc:194:make_patterns_logic$89450, arst=!\rst_ni, srst={ }
  31 cells in clk=\clk_i, en=$abc$202096$auto$opt_dff.cc:219:make_patterns_logic$89506, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$202082$auto$opt_dff.cc:219:make_patterns_logic$89499, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$202059$auto$opt_dff.cc:219:make_patterns_logic$89514, arst=!\rst_ni, srst={ }
  36 cells in clk=\clk_i, en=$abc$201987$auto$opt_dff.cc:219:make_patterns_logic$89528, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$201973$auto$opt_dff.cc:219:make_patterns_logic$89521, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$201955$u_sha3.u_keccak.inc_rnd_num, arst=!\rst_ni, srst={ }
  23 cells in clk=\clk_i, en=$abc$199991$auto$opt_dff.cc:219:make_patterns_logic$89479, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$199792$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=$abc$199694$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$199621$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  24 cells in clk=\clk_i, en=$abc$193761$auto$opt_dff.cc:194:make_patterns_logic$89173, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=$abc$193717$auto$opt_dff.cc:194:make_patterns_logic$89176, arst=!\rst_ni, srst={ }
  88 cells in clk=\clk_i, en=$abc$199694$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  12 cells in clk=\clk_i, en=$abc$199960$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  334 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  39 cells in clk=\clk_i, en=$abc$199903$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  5822 cells in clk=\clk_i, en=$abc$245468$u_staterd.u_tlul_adapter.gnt_i, arst=!\rst_ni, srst={ }
  114 cells in clk=\clk_i, en=$abc$199798$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  39 cells in clk=\clk_i, en=$abc$193678$auto$opt_dff.cc:194:make_patterns_logic$89464, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=$abc$202332$auto$opt_dff.cc:219:make_patterns_logic$89458, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_edn_i, en={ }, arst=!\rst_edn_ni, srst={ }
  1799 cells in clk=\clk_i, en=$abc$200028$auto$opt_dff.cc:219:make_patterns_logic$89286, arst=!\rst_ni, srst={ }
  122 cells in clk=\clk_i, en=$abc$202169$auto$opt_dff.cc:194:make_patterns_logic$89447, arst=!\rst_ni, srst={ }
  1403 cells in clk=\clk_i, en=$abc$214204$auto$opt_dff.cc:219:make_patterns_logic$89300, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$230194$intr_kmac_err.new_event, arst=!\rst_ni, srst={ }
  22 cells in clk=\clk_i, en=$abc$230161$u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  563 cells in clk=\clk_i, en=$abc$218996$auto$opt_dff.cc:194:make_patterns_logic$89421, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$229708$flatten\u_reg.\u_socket.\err_resp.$verific$n11$87647, arst=!\rst_ni, srst={ }
  50 cells in clk=\clk_i, en=$abc$244904$auto$opt_dff.cc:194:make_patterns_logic$89179, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$230218$intr_fifo_empty.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$230200$auto$opt_dff.cc:194:make_patterns_logic$89400, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$230207$intr_kmac_done.new_event, arst=!\rst_ni, srst={ }
  351 cells in clk=\clk_i, en=$abc$230234$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$245455$auto$opt_dff.cc:194:make_patterns_logic$89182, arst=!\rst_ni, srst={ }
  69 cells in clk=\clk_i, en=$abc$240829$auto$opt_dff.cc:219:make_patterns_logic$89104, arst=!\rst_ni, srst={ }
  225 cells in clk=\clk_i, en=$abc$230619$u_reg.intg_err, arst=!\rst_ni, srst={ }
  30 cells in clk=\clk_i, en=$abc$218965$auto$opt_dff.cc:194:make_patterns_logic$89424, arst=!\rst_ni, srst={ }
  1288 cells in clk=\clk_i, en=$abc$223277$auto$opt_dff.cc:219:make_patterns_logic$89307, arst=!\rst_ni, srst={ }
  1289 cells in clk=\clk_i, en=$abc$224563$auto$opt_dff.cc:219:make_patterns_logic$89314, arst=!\rst_ni, srst={ }
  1317 cells in clk=\clk_i, en=$abc$225849$auto$opt_dff.cc:219:make_patterns_logic$89321, arst=!\rst_ni, srst={ }
  1297 cells in clk=\clk_i, en=$abc$227134$auto$opt_dff.cc:219:make_patterns_logic$89328, arst=!\rst_ni, srst={ }
  1340 cells in clk=\clk_i, en=$abc$230846$auto$opt_dff.cc:219:make_patterns_logic$89342, arst=!\rst_ni, srst={ }
  1285 cells in clk=\clk_i, en=$abc$232131$auto$opt_dff.cc:219:make_patterns_logic$89258, arst=!\rst_ni, srst={ }
  1285 cells in clk=\clk_i, en=$abc$233418$auto$opt_dff.cc:219:make_patterns_logic$89251, arst=!\rst_ni, srst={ }
  1402 cells in clk=\clk_i, en=$abc$234704$auto$opt_dff.cc:219:make_patterns_logic$89244, arst=!\rst_ni, srst={ }
  1285 cells in clk=\clk_i, en=$abc$235990$auto$opt_dff.cc:219:make_patterns_logic$89237, arst=!\rst_ni, srst={ }
  1504 cells in clk=\clk_i, en=$abc$237275$auto$opt_dff.cc:219:make_patterns_logic$89230, arst=!\rst_ni, srst={ }
  69 cells in clk=\clk_i, en=$abc$240725$auto$opt_dff.cc:219:make_patterns_logic$89107, arst=!\rst_ni, srst={ }
  32 cells in clk=\clk_i, en=$abc$213726$auto$opt_dff.cc:194:make_patterns_logic$89434, arst=!\rst_ni, srst={ }
  2372 cells in clk=\clk_i, en=$abc$212117$auto$opt_dff.cc:219:make_patterns_logic$89377, arst=!\rst_ni, srst={ }
  2171 cells in clk=\clk_i, en=$abc$247085$auto$opt_dff.cc:219:make_patterns_logic$89349, arst=!\rst_ni, srst={ }
  1302 cells in clk=\clk_i, en=$abc$216816$auto$opt_dff.cc:219:make_patterns_logic$89216, arst=!\rst_ni, srst={ }
  439 cells in clk=\clk_i, en=$abc$229721$auto$opt_dff.cc:219:make_patterns_logic$89392, arst=!\rst_ni, srst={ }
  261 cells in clk=\clk_i, en=$abc$218735$intr_kmac_err.event_intr_i, arst=!\rst_ni, srst={ }
  1308 cells in clk=\clk_i, en=$abc$228422$auto$opt_dff.cc:219:make_patterns_logic$89335, arst=!\rst_ni, srst={ }
  73 cells in clk=\clk_i, en=$abc$240931$auto$opt_dff.cc:219:make_patterns_logic$89101, arst=!\rst_ni, srst={ }
  62 cells in clk=\clk_i, en=$abc$244998$auto$opt_dff.cc:194:make_patterns_logic$89191, arst=!\rst_ni, srst={ }
  1799 cells in clk=\clk_i, en=$abc$191718$auto$opt_dff.cc:219:make_patterns_logic$89279, arst=!\rst_ni, srst={ }
  77 cells in clk=\clk_i, en=$abc$213622$auto$opt_dff.cc:219:make_patterns_logic$89149, arst=!\rst_ni, srst={ }
  490 cells in clk=\clk_i, en=$abc$245060$auto$opt_dff.cc:194:make_patterns_logic$89185, arst=!\rst_ni, srst={ }
  1560 cells in clk=\clk_i, en=$abc$245798$auto$opt_dff.cc:219:make_patterns_logic$89209, arst=!\rst_ni, srst={ }
  3284 cells in clk=\clk_i, en=$abc$220050$auto$opt_dff.cc:194:make_patterns_logic$89409, arst=!\rst_ni, srst={ }
  1444 cells in clk=\clk_i, en={ }, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$244972$auto$opt_dff.cc:219:make_patterns_logic$89381, arst={ }, srst={ }
  24 cells in clk=\clk_i, en=$abc$244947$flatten\u_sha3.\u_keccak.\u_round_count.$verific$n111$82809, arst=!\rst_ni, srst={ }
  1286 cells in clk=\clk_i, en=$abc$242331$auto$opt_dff.cc:219:make_patterns_logic$89265, arst=!\rst_ni, srst={ }
  1381 cells in clk=\clk_i, en=$abc$241045$auto$opt_dff.cc:219:make_patterns_logic$89272, arst=!\rst_ni, srst={ }
  1736 cells in clk=\clk_i, en=$abc$243618$auto$opt_dff.cc:219:make_patterns_logic$89293, arst=!\rst_ni, srst={ }
  12775 cells in clk=\clk_i, en=$abc$202357$lo0, arst=!\rst_ni, srst={ }

3.78.2. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$215495$auto$opt_dff.cc:219:make_patterns_logic$89470, asynchronously reset by !\rst_ni
Extracted 22 gates and 35 wires to a netlist network with 12 inputs and 11 outputs.

3.78.2.1. Executing ABC.

3.78.3. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$214175$auto$opt_dff.cc:219:make_patterns_logic$89473, asynchronously reset by !\rst_ni
Extracted 23 gates and 37 wires to a netlist network with 13 inputs and 11 outputs.

3.78.3.1. Executing ABC.

3.78.4. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$213933$auto$opt_dff.cc:194:make_patterns_logic$89444, asynchronously reset by !\rst_ni
Extracted 86 gates and 103 wires to a netlist network with 17 inputs and 24 outputs.

3.78.4.1. Executing ABC.

3.78.5. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$213753$u_app_intf.set_appid, asynchronously reset by !\rst_ni
Extracted 95 gates and 253 wires to a netlist network with 158 inputs and 86 outputs.

3.78.5.1. Executing ABC.

3.78.6. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$213518$auto$opt_dff.cc:219:make_patterns_logic$89152, asynchronously reset by !\rst_ni
Extracted 72 gates and 145 wires to a netlist network with 73 inputs and 37 outputs.

3.78.6.1. Executing ABC.

3.78.7. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$213413$auto$opt_dff.cc:219:make_patterns_logic$89155, asynchronously reset by !\rst_ni
Extracted 74 gates and 148 wires to a netlist network with 74 inputs and 39 outputs.

3.78.7.1. Executing ABC.

3.78.8. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$213405$auto$opt_dff.cc:194:make_patterns_logic$89485, asynchronously reset by !\rst_ni
Extracted 6 gates and 8 wires to a netlist network with 2 inputs and 2 outputs.

3.78.8.1. Executing ABC.

3.78.9. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$208656$auto$opt_dff.cc:219:make_patterns_logic$89370, asynchronously reset by !\rst_ni
Extracted 2531 gates and 3274 wires to a netlist network with 741 inputs and 518 outputs.

3.78.9.1. Executing ABC.

3.78.10. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$214026$auto$opt_dff.cc:194:make_patterns_logic$89431, asynchronously reset by !\rst_ni
Extracted 145 gates and 167 wires to a netlist network with 22 inputs and 39 outputs.

3.78.10.1. Executing ABC.

3.78.11. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$193649$auto$opt_dff.cc:219:make_patterns_logic$89476, asynchronously reset by !\rst_ni
Extracted 22 gates and 35 wires to a netlist network with 12 inputs and 11 outputs.

3.78.11.1. Executing ABC.

3.78.12. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$191707$u_kmac_core.process_o, asynchronously reset by !\rst_ni
Extracted 7 gates and 13 wires to a netlist network with 5 inputs and 4 outputs.

3.78.12.1. Executing ABC.

3.78.13. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$218101$u_tlul_adapter_msgfifo.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 6 outputs.

3.78.13.1. Executing ABC.

3.78.14. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$218684$auto$opt_dff.cc:194:make_patterns_logic$89418, asynchronously reset by !\rst_ni
Extracted 45 gates and 58 wires to a netlist network with 13 inputs and 25 outputs.

3.78.14.1. Executing ABC.

3.78.15. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$218179$u_kmac_core.u_key_index_count.en_i, asynchronously reset by !\rst_ni
Extracted 259 gates and 411 wires to a netlist network with 152 inputs and 134 outputs.

3.78.15.1. Executing ABC.

3.78.16. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$218112$auto$opt_dff.cc:194:make_patterns_logic$89427, asynchronously reset by !\rst_ni
Extracted 6 gates and 9 wires to a netlist network with 3 inputs and 3 outputs.

3.78.16.1. Executing ABC.

3.78.17. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$218118$u_errchk.err_swsequence, asynchronously reset by !\rst_ni
Extracted 51 gates and 80 wires to a netlist network with 29 inputs and 27 outputs.

3.78.17.1. Executing ABC.

3.78.18. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$215531$auto$opt_dff.cc:219:make_patterns_logic$89223, asynchronously reset by !\rst_ni
Extracted 1286 gates and 1808 wires to a netlist network with 520 inputs and 387 outputs.

3.78.18.1. Executing ABC.

3.78.19. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$202357$auto$opt_dff.cc:194:make_patterns_logic$89461, asynchronously reset by !\rst_ni
Extracted 22 gates and 39 wires to a netlist network with 17 inputs and 10 outputs.

3.78.19.1. Executing ABC.

3.78.20. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$202146$auto$opt_dff.cc:219:make_patterns_logic$89492, asynchronously reset by !\rst_ni
Extracted 16 gates and 20 wires to a netlist network with 4 inputs and 7 outputs.

3.78.20.1. Executing ABC.

3.78.21. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$202029$auto$opt_dff.cc:219:make_patterns_logic$89482, asynchronously reset by !\rst_ni
Extracted 23 gates and 37 wires to a netlist network with 13 inputs and 11 outputs.

3.78.21.1. Executing ABC.

3.78.22. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$200020$u_tlul_adapter_msgfifo.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 3 outputs.

3.78.22.1. Executing ABC.

3.78.23. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$199981$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 5 outputs.

3.78.23.1. Executing ABC.

3.78.24. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$199960$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

3.78.24.1. Executing ABC.

3.78.25. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$199903$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 3 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.78.25.1. Executing ABC.

3.78.26. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$199798$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

3.78.26.1. Executing ABC.

3.78.27. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$193748$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 41 gates and 78 wires to a netlist network with 37 inputs and 37 outputs.

3.78.27.1. Executing ABC.

3.78.28. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$205195$auto$opt_dff.cc:219:make_patterns_logic$89363, asynchronously reset by !\rst_ni
Extracted 2335 gates and 2882 wires to a netlist network with 545 inputs and 403 outputs.

3.78.28.1. Executing ABC.

3.78.29. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$202374$auto$opt_dff.cc:219:make_patterns_logic$89356, asynchronously reset by !\rst_ni
Extracted 2052 gates and 2572 wires to a netlist network with 518 inputs and 385 outputs.

3.78.29.1. Executing ABC.

3.78.30. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$202169$auto$opt_dff.cc:194:make_patterns_logic$89450, asynchronously reset by !\rst_ni
Extracted 37 gates and 68 wires to a netlist network with 31 inputs and 19 outputs.

3.78.30.1. Executing ABC.

3.78.31. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$202096$auto$opt_dff.cc:219:make_patterns_logic$89506, asynchronously reset by !\rst_ni
Extracted 31 gates and 38 wires to a netlist network with 7 inputs and 10 outputs.

3.78.31.1. Executing ABC.

3.78.32. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$202082$auto$opt_dff.cc:219:make_patterns_logic$89499, asynchronously reset by !\rst_ni
Extracted 11 gates and 14 wires to a netlist network with 3 inputs and 3 outputs.

3.78.32.1. Executing ABC.

3.78.33. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$202059$auto$opt_dff.cc:219:make_patterns_logic$89514, asynchronously reset by !\rst_ni
Extracted 16 gates and 20 wires to a netlist network with 4 inputs and 7 outputs.

3.78.33.1. Executing ABC.

3.78.34. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$201987$auto$opt_dff.cc:219:make_patterns_logic$89528, asynchronously reset by !\rst_ni
Extracted 36 gates and 43 wires to a netlist network with 7 inputs and 9 outputs.

3.78.34.1. Executing ABC.

3.78.35. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$201973$auto$opt_dff.cc:219:make_patterns_logic$89521, asynchronously reset by !\rst_ni
Extracted 11 gates and 14 wires to a netlist network with 3 inputs and 3 outputs.

3.78.35.1. Executing ABC.

3.78.36. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$201955$u_sha3.u_keccak.inc_rnd_num, asynchronously reset by !\rst_ni
Extracted 15 gates and 26 wires to a netlist network with 11 inputs and 10 outputs.

3.78.36.1. Executing ABC.

3.78.37. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$199991$auto$opt_dff.cc:219:make_patterns_logic$89479, asynchronously reset by !\rst_ni
Extracted 23 gates and 37 wires to a netlist network with 13 inputs and 12 outputs.

3.78.37.1. Executing ABC.

3.78.38. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$199792$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.78.38.1. Executing ABC.

3.78.39. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$199694$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 3 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.78.39.1. Executing ABC.

3.78.40. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$199621$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 6 outputs.

3.78.40.1. Executing ABC.

3.78.41. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$193761$auto$opt_dff.cc:194:make_patterns_logic$89173, asynchronously reset by !\rst_ni
Extracted 24 gates and 30 wires to a netlist network with 6 inputs and 5 outputs.

3.78.41.1. Executing ABC.

3.78.42. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$193717$auto$opt_dff.cc:194:make_patterns_logic$89176, asynchronously reset by !\rst_ni
Extracted 21 gates and 24 wires to a netlist network with 3 inputs and 9 outputs.

3.78.42.1. Executing ABC.

3.78.43. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$199694$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 88 gates and 120 wires to a netlist network with 32 inputs and 25 outputs.

3.78.43.1. Executing ABC.

3.78.44. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$199960$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 5 outputs.

3.78.44.1. Executing ABC.

3.78.45. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 334 gates and 472 wires to a netlist network with 137 inputs and 99 outputs.

3.78.45.1. Executing ABC.

3.78.46. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$199903$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 39 gates and 65 wires to a netlist network with 26 inputs and 19 outputs.

3.78.46.1. Executing ABC.

3.78.47. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$245468$u_staterd.u_tlul_adapter.gnt_i, asynchronously reset by !\rst_ni
Extracted 5822 gates and 8400 wires to a netlist network with 2577 inputs and 35 outputs.

3.78.47.1. Executing ABC.

3.78.48. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$199798$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 114 gates and 153 wires to a netlist network with 39 inputs and 33 outputs.

3.78.48.1. Executing ABC.

3.78.49. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$193678$auto$opt_dff.cc:194:make_patterns_logic$89464, asynchronously reset by !\rst_ni
Extracted 39 gates and 42 wires to a netlist network with 3 inputs and 4 outputs.

3.78.49.1. Executing ABC.

3.78.50. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$202332$auto$opt_dff.cc:219:make_patterns_logic$89458, asynchronously reset by !\rst_ni
Extracted 21 gates and 26 wires to a netlist network with 5 inputs and 8 outputs.

3.78.50.1. Executing ABC.

3.78.51. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_edn_i, asynchronously reset by !\rst_edn_ni
Extracted 7 gates and 9 wires to a netlist network with 2 inputs and 2 outputs.

3.78.51.1. Executing ABC.

3.78.52. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$200028$auto$opt_dff.cc:219:make_patterns_logic$89286, asynchronously reset by !\rst_ni
Extracted 1799 gates and 2321 wires to a netlist network with 520 inputs and 386 outputs.

3.78.52.1. Executing ABC.

3.78.53. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$202169$auto$opt_dff.cc:194:make_patterns_logic$89447, asynchronously reset by !\rst_ni
Extracted 122 gates and 154 wires to a netlist network with 32 inputs and 51 outputs.

3.78.53.1. Executing ABC.

3.78.54. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$214204$auto$opt_dff.cc:219:make_patterns_logic$89300, asynchronously reset by !\rst_ni
Extracted 1403 gates and 2042 wires to a netlist network with 637 inputs and 500 outputs.

3.78.54.1. Executing ABC.

3.78.55. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$230194$intr_kmac_err.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.78.55.1. Executing ABC.

3.78.56. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$230161$u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 22 gates and 36 wires to a netlist network with 13 inputs and 9 outputs.

3.78.56.1. Executing ABC.

3.78.57. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$218996$auto$opt_dff.cc:194:make_patterns_logic$89421, asynchronously reset by !\rst_ni
Extracted 563 gates and 1041 wires to a netlist network with 478 inputs and 239 outputs.

3.78.57.1. Executing ABC.

3.78.58. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$229708$flatten\u_reg.\u_socket.\err_resp.$verific$n11$87647, asynchronously reset by !\rst_ni
Extracted 7 gates and 14 wires to a netlist network with 6 inputs and 3 outputs.

3.78.58.1. Executing ABC.

3.78.59. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$244904$auto$opt_dff.cc:194:make_patterns_logic$89179, asynchronously reset by !\rst_ni
Extracted 50 gates and 68 wires to a netlist network with 18 inputs and 16 outputs.

3.78.59.1. Executing ABC.

3.78.60. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$230218$intr_fifo_empty.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.78.60.1. Executing ABC.

3.78.61. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$230200$auto$opt_dff.cc:194:make_patterns_logic$89400, asynchronously reset by !\rst_ni
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 3 outputs.

3.78.61.1. Executing ABC.

3.78.62. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$230207$intr_kmac_done.new_event, asynchronously reset by !\rst_ni
Extracted 16 gates and 28 wires to a netlist network with 12 inputs and 9 outputs.

3.78.62.1. Executing ABC.

3.78.63. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$230234$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 351 gates and 501 wires to a netlist network with 150 inputs and 67 outputs.

3.78.63.1. Executing ABC.

3.78.64. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$245455$auto$opt_dff.cc:194:make_patterns_logic$89182, asynchronously reset by !\rst_ni
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 4 outputs.

3.78.64.1. Executing ABC.

3.78.65. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$240829$auto$opt_dff.cc:219:make_patterns_logic$89104, asynchronously reset by !\rst_ni
Extracted 69 gates and 140 wires to a netlist network with 71 inputs and 34 outputs.

3.78.65.1. Executing ABC.

3.78.66. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$230619$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 225 gates and 316 wires to a netlist network with 90 inputs and 2 outputs.

3.78.66.1. Executing ABC.

3.78.67. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$218965$auto$opt_dff.cc:194:make_patterns_logic$89424, asynchronously reset by !\rst_ni
Extracted 30 gates and 36 wires to a netlist network with 6 inputs and 6 outputs.

3.78.67.1. Executing ABC.

3.78.68. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$223277$auto$opt_dff.cc:219:make_patterns_logic$89307, asynchronously reset by !\rst_ni
Extracted 1288 gates and 1812 wires to a netlist network with 522 inputs and 387 outputs.

3.78.68.1. Executing ABC.

3.78.69. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$224563$auto$opt_dff.cc:219:make_patterns_logic$89314, asynchronously reset by !\rst_ni
Extracted 1289 gates and 1814 wires to a netlist network with 523 inputs and 388 outputs.

3.78.69.1. Executing ABC.

3.78.70. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$225849$auto$opt_dff.cc:219:make_patterns_logic$89321, asynchronously reset by !\rst_ni
Extracted 1317 gates and 1860 wires to a netlist network with 541 inputs and 394 outputs.

3.78.70.1. Executing ABC.

3.78.71. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$227134$auto$opt_dff.cc:219:make_patterns_logic$89328, asynchronously reset by !\rst_ni
Extracted 1297 gates and 1828 wires to a netlist network with 529 inputs and 390 outputs.

3.78.71.1. Executing ABC.

3.78.72. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$230846$auto$opt_dff.cc:219:make_patterns_logic$89342, asynchronously reset by !\rst_ni
Extracted 1340 gates and 1916 wires to a netlist network with 574 inputs and 405 outputs.

3.78.72.1. Executing ABC.

3.78.73. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$232131$auto$opt_dff.cc:219:make_patterns_logic$89258, asynchronously reset by !\rst_ni
Extracted 1285 gates and 1806 wires to a netlist network with 519 inputs and 386 outputs.

3.78.73.1. Executing ABC.

3.78.74. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$233418$auto$opt_dff.cc:219:make_patterns_logic$89251, asynchronously reset by !\rst_ni
Extracted 1285 gates and 1806 wires to a netlist network with 519 inputs and 386 outputs.

3.78.74.1. Executing ABC.

3.78.75. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$234704$auto$opt_dff.cc:219:make_patterns_logic$89244, asynchronously reset by !\rst_ni
Extracted 1402 gates and 2033 wires to a netlist network with 629 inputs and 426 outputs.

3.78.75.1. Executing ABC.

3.78.76. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$235990$auto$opt_dff.cc:219:make_patterns_logic$89237, asynchronously reset by !\rst_ni
Extracted 1285 gates and 1806 wires to a netlist network with 519 inputs and 386 outputs.

3.78.76.1. Executing ABC.

3.78.77. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$237275$auto$opt_dff.cc:219:make_patterns_logic$89230, asynchronously reset by !\rst_ni
Extracted 1504 gates and 2243 wires to a netlist network with 737 inputs and 462 outputs.

3.78.77.1. Executing ABC.

3.78.78. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$240725$auto$opt_dff.cc:219:make_patterns_logic$89107, asynchronously reset by !\rst_ni
Extracted 69 gates and 140 wires to a netlist network with 71 inputs and 34 outputs.

3.78.78.1. Executing ABC.

3.78.79. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$213726$auto$opt_dff.cc:194:make_patterns_logic$89434, asynchronously reset by !\rst_ni
Extracted 32 gates and 57 wires to a netlist network with 25 inputs and 18 outputs.

3.78.79.1. Executing ABC.

3.78.80. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$212117$auto$opt_dff.cc:219:make_patterns_logic$89377, asynchronously reset by !\rst_ni
Extracted 2372 gates and 3723 wires to a netlist network with 1349 inputs and 719 outputs.

3.78.80.1. Executing ABC.

3.78.81. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$247085$auto$opt_dff.cc:219:make_patterns_logic$89349, asynchronously reset by !\rst_ni
Extracted 2171 gates and 3809 wires to a netlist network with 1638 inputs and 633 outputs.

3.78.81.1. Executing ABC.

3.78.82. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$216816$auto$opt_dff.cc:219:make_patterns_logic$89216, asynchronously reset by !\rst_ni
Extracted 1302 gates and 1836 wires to a netlist network with 532 inputs and 394 outputs.

3.78.82.1. Executing ABC.

3.78.83. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$229721$auto$opt_dff.cc:219:make_patterns_logic$89392, asynchronously reset by !\rst_ni
Extracted 439 gates and 540 wires to a netlist network with 101 inputs and 59 outputs.

3.78.83.1. Executing ABC.

3.78.84. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$218735$intr_kmac_err.event_intr_i, asynchronously reset by !\rst_ni
Extracted 261 gates and 380 wires to a netlist network with 117 inputs and 63 outputs.

3.78.84.1. Executing ABC.

3.78.85. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$228422$auto$opt_dff.cc:219:make_patterns_logic$89335, asynchronously reset by !\rst_ni
Extracted 1308 gates and 1849 wires to a netlist network with 539 inputs and 394 outputs.

3.78.85.1. Executing ABC.

3.78.86. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$240931$auto$opt_dff.cc:219:make_patterns_logic$89101, asynchronously reset by !\rst_ni
Extracted 73 gates and 147 wires to a netlist network with 74 inputs and 37 outputs.

3.78.86.1. Executing ABC.

3.78.87. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$244998$auto$opt_dff.cc:194:make_patterns_logic$89191, asynchronously reset by !\rst_ni
Extracted 62 gates and 73 wires to a netlist network with 10 inputs and 14 outputs.

3.78.87.1. Executing ABC.

3.78.88. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$191718$auto$opt_dff.cc:219:make_patterns_logic$89279, asynchronously reset by !\rst_ni
Extracted 1799 gates and 2322 wires to a netlist network with 521 inputs and 386 outputs.

3.78.88.1. Executing ABC.

3.78.89. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$213622$auto$opt_dff.cc:219:make_patterns_logic$89149, asynchronously reset by !\rst_ni
Extracted 77 gates and 153 wires to a netlist network with 76 inputs and 41 outputs.

3.78.89.1. Executing ABC.

3.78.90. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$245060$auto$opt_dff.cc:194:make_patterns_logic$89185, asynchronously reset by !\rst_ni
Extracted 490 gates and 652 wires to a netlist network with 162 inputs and 130 outputs.

3.78.90.1. Executing ABC.

3.78.91. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$245798$auto$opt_dff.cc:219:make_patterns_logic$89209, asynchronously reset by !\rst_ni
Extracted 1560 gates and 2206 wires to a netlist network with 644 inputs and 486 outputs.

3.78.91.1. Executing ABC.

3.78.92. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$220050$auto$opt_dff.cc:194:make_patterns_logic$89409, asynchronously reset by !\rst_ni
Extracted 3284 gates and 4110 wires to a netlist network with 826 inputs and 536 outputs.

3.78.92.1. Executing ABC.

3.78.93. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 1444 gates and 1907 wires to a netlist network with 463 inputs and 767 outputs.

3.78.93.1. Executing ABC.

3.78.94. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$244972$auto$opt_dff.cc:219:make_patterns_logic$89381
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 9 outputs.

3.78.94.1. Executing ABC.

3.78.95. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$244947$flatten\u_sha3.\u_keccak.\u_round_count.$verific$n111$82809, asynchronously reset by !\rst_ni
Extracted 24 gates and 26 wires to a netlist network with 2 inputs and 7 outputs.

3.78.95.1. Executing ABC.

3.78.96. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$242331$auto$opt_dff.cc:219:make_patterns_logic$89265, asynchronously reset by !\rst_ni
Extracted 1286 gates and 1808 wires to a netlist network with 520 inputs and 387 outputs.

3.78.96.1. Executing ABC.

3.78.97. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$241045$auto$opt_dff.cc:219:make_patterns_logic$89272, asynchronously reset by !\rst_ni
Extracted 1381 gates and 1948 wires to a netlist network with 565 inputs and 412 outputs.

3.78.97.1. Executing ABC.

3.78.98. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$243618$auto$opt_dff.cc:219:make_patterns_logic$89293, asynchronously reset by !\rst_ni
Extracted 1736 gates and 2603 wires to a netlist network with 865 inputs and 565 outputs.

3.78.98.1. Executing ABC.

3.78.99. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$265180$lo0, asynchronously reset by !\rst_ni
Extracted 12775 gates and 16025 wires to a netlist network with 3250 inputs and 3200 outputs.

3.78.99.1. Executing ABC.

yosys> abc -dff

3.79. Executing ABC pass (technology mapping using ABC).

3.79.1. Summary of detected clock domains:
  22 cells in clk=\clk_i, en=$abc$261474$abc$215495$auto$opt_dff.cc:219:make_patterns_logic$89470, arst=!\rst_ni, srst={ }
  23 cells in clk=\clk_i, en=$abc$261498$abc$214175$auto$opt_dff.cc:219:make_patterns_logic$89473, arst=!\rst_ni, srst={ }
  95 cells in clk=\clk_i, en=$abc$261609$abc$213753$u_app_intf.set_appid, arst=!\rst_ni, srst={ }
  69 cells in clk=\clk_i, en=$abc$261705$abc$213518$auto$opt_dff.cc:219:make_patterns_logic$89152, arst=!\rst_ni, srst={ }
  69 cells in clk=\clk_i, en=$abc$261810$abc$213413$auto$opt_dff.cc:219:make_patterns_logic$89155, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$261917$abc$213405$auto$opt_dff.cc:194:make_patterns_logic$89485, arst=!\rst_ni, srst={ }
  23 cells in clk=\clk_i, en=$abc$263611$abc$193649$auto$opt_dff.cc:219:make_patterns_logic$89476, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$263635$abc$191707$u_kmac_core.process_o, arst=!\rst_ni, srst={ }
  129 cells in clk=\clk_i, en=$abc$263478$abc$214026$auto$opt_dff.cc:194:make_patterns_logic$89431, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$263644$abc$218101$u_tlul_adapter_msgfifo.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  258 cells in clk=\clk_i, en=$abc$263702$abc$218179$u_kmac_core.u_key_index_count.en_i, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$263963$abc$218112$auto$opt_dff.cc:194:make_patterns_logic$89427, arst=!\rst_ni, srst={ }
  45 cells in clk=\clk_i, en=!$abc$263970$abc$218118$u_errchk.err_swsequence, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$265180$abc$202357$auto$opt_dff.cc:194:make_patterns_logic$89461, arst=!\rst_ni, srst={ }
  23 cells in clk=\clk_i, en=$abc$265223$abc$202029$auto$opt_dff.cc:219:make_patterns_logic$89482, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$265248$abc$200020$u_tlul_adapter_msgfifo.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$265257$abc$199981$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$268022$abc$199960$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$268384$abc$199903$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$273976$abc$199798$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  43 cells in clk=\clk_i, en=$abc$265281$abc$193748$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  1045 cells in clk=\clk_i, en=$abc$265323$abc$205195$auto$opt_dff.cc:219:make_patterns_logic$89363, arst=!\rst_ni, srst={ }
  48 cells in clk=\clk_i, en=$abc$267680$abc$202169$auto$opt_dff.cc:194:make_patterns_logic$89450, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$267751$abc$202082$auto$opt_dff.cc:219:make_patterns_logic$89499, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$267765$abc$202059$auto$opt_dff.cc:219:make_patterns_logic$89514, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$267820$abc$201973$auto$opt_dff.cc:219:make_patterns_logic$89521, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$267834$abc$201955$u_sha3.u_keccak.inc_rnd_num, arst=!\rst_ni, srst={ }
  23 cells in clk=\clk_i, en=$abc$267851$abc$199991$auto$opt_dff.cc:219:make_patterns_logic$89479, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$267876$abc$199792$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=$abc$267938$abc$199694$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$267887$abc$199621$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$267899$abc$193761$auto$opt_dff.cc:194:make_patterns_logic$89173, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$267920$abc$193717$auto$opt_dff.cc:194:make_patterns_logic$89176, arst=!\rst_ni, srst={ }
  46 cells in clk=\clk_i, en=$abc$263656$abc$218684$auto$opt_dff.cc:194:make_patterns_logic$89418, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$268022$abc$199960$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  88 cells in clk=\clk_i, en=$abc$261523$abc$213933$auto$opt_dff.cc:194:make_patterns_logic$89444, arst=!\rst_ni, srst={ }
  45 cells in clk=\clk_i, en=$abc$268384$abc$199903$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  5522 cells in clk=\clk_i, en=$abc$268434$abc$245468$u_staterd.u_tlul_adapter.gnt_i, arst=!\rst_ni, srst={ }
  56 cells in clk=\clk_i, en=$abc$267938$abc$199694$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  117 cells in clk=\clk_i, en=$abc$273976$abc$199798$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  38 cells in clk=\clk_i, en=$abc$267783$abc$201987$auto$opt_dff.cc:219:make_patterns_logic$89528, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$265205$abc$202146$auto$opt_dff.cc:219:make_patterns_logic$89492, arst=!\rst_ni, srst={ }
  34 cells in clk=\clk_i, en=$abc$267719$abc$202096$auto$opt_dff.cc:219:make_patterns_logic$89506, arst=!\rst_ni, srst={ }
  22 cells in clk=\clk_i, en=$abc$274148$abc$202332$auto$opt_dff.cc:219:make_patterns_logic$89458, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_edn_i, en={ }, arst=!\rst_edn_ni, srst={ }
  40 cells in clk=\clk_i, en=$abc$274108$abc$193678$auto$opt_dff.cc:194:make_patterns_logic$89464, arst=!\rst_ni, srst={ }
  99 cells in clk=\clk_i, en=$abc$275339$abc$202169$auto$opt_dff.cc:194:make_patterns_logic$89447, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$276732$abc$230194$intr_kmac_err.new_event, arst=!\rst_ni, srst={ }
  24 cells in clk=\clk_i, en=$abc$276738$abc$230161$u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$277400$abc$229708$flatten\u_reg.\u_socket.\err_resp.$verific$n11$87647, arst=!\rst_ni, srst={ }
  432 cells in clk=\clk_i, en=$abc$276763$abc$218996$auto$opt_dff.cc:194:make_patterns_logic$89421, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$277461$abc$230218$intr_fifo_empty.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$277467$abc$230200$auto$opt_dff.cc:194:make_patterns_logic$89400, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$277474$abc$230207$intr_kmac_done.new_event, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$308050$abc$244972$auto$opt_dff.cc:219:make_patterns_logic$89381, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$277851$abc$245455$auto$opt_dff.cc:194:make_patterns_logic$89182, arst=!\rst_ni, srst={ }
  49 cells in clk=\clk_i, en=$abc$277410$abc$244904$auto$opt_dff.cc:194:make_patterns_logic$89179, arst=!\rst_ni, srst={ }
  1078 cells in clk=\clk_i, en=$abc$275450$abc$214204$auto$opt_dff.cc:219:make_patterns_logic$89300, arst=!\rst_ni, srst={ }
  224 cells in clk=\clk_i, en=$abc$277961$abc$230619$u_reg.intg_err, arst=!\rst_ni, srst={ }
  29 cells in clk=\clk_i, en=$abc$278187$abc$218965$auto$opt_dff.cc:194:make_patterns_logic$89424, arst=!\rst_ni, srst={ }
  1068 cells in clk=\clk_i, en=$abc$278218$abc$223277$auto$opt_dff.cc:219:make_patterns_logic$89307, arst=!\rst_ni, srst={ }
  1170 cells in clk=\clk_i, en=$abc$279378$abc$224563$auto$opt_dff.cc:219:make_patterns_logic$89314, arst=!\rst_ni, srst={ }
  1249 cells in clk=\clk_i, en=$abc$280539$abc$225849$auto$opt_dff.cc:219:make_patterns_logic$89321, arst=!\rst_ni, srst={ }
  1254 cells in clk=\clk_i, en=$abc$281728$abc$227134$auto$opt_dff.cc:219:make_patterns_logic$89328, arst=!\rst_ni, srst={ }
  1328 cells in clk=\clk_i, en=$abc$282902$abc$230846$auto$opt_dff.cc:219:make_patterns_logic$89342, arst=!\rst_ni, srst={ }
  1161 cells in clk=\clk_i, en=$abc$284162$abc$232131$auto$opt_dff.cc:219:make_patterns_logic$89258, arst=!\rst_ni, srst={ }
  1138 cells in clk=\clk_i, en=$abc$285319$abc$233418$auto$opt_dff.cc:219:make_patterns_logic$89251, arst=!\rst_ni, srst={ }
  1479 cells in clk=\clk_i, en=$abc$286476$abc$234704$auto$opt_dff.cc:219:make_patterns_logic$89244, arst=!\rst_ni, srst={ }
  1535 cells in clk=\clk_i, en=$abc$287854$abc$235990$auto$opt_dff.cc:219:make_patterns_logic$89237, arst=!\rst_ni, srst={ }
  1284 cells in clk=\clk_i, en=$abc$289011$abc$237275$auto$opt_dff.cc:219:make_patterns_logic$89230, arst=!\rst_ni, srst={ }
  40 cells in clk=\clk_i, en=$abc$290645$abc$213726$auto$opt_dff.cc:194:make_patterns_logic$89434, arst=!\rst_ni, srst={ }
  1296 cells in clk=\clk_i, en=$abc$290681$abc$212117$auto$opt_dff.cc:219:make_patterns_logic$89377, arst=!\rst_ni, srst={ }
  1650 cells in clk=\clk_i, en=$abc$293059$abc$247085$auto$opt_dff.cc:219:make_patterns_logic$89349, arst=!\rst_ni, srst={ }
  1138 cells in clk=\clk_i, en=$abc$274181$abc$200028$auto$opt_dff.cc:219:make_patterns_logic$89286, arst=!\rst_ni, srst={ }
  440 cells in clk=\clk_i, en=$abc$296988$abc$229721$auto$opt_dff.cc:219:make_patterns_logic$89392, arst=!\rst_ni, srst={ }
  262 cells in clk=\clk_i, en=$abc$297429$abc$218735$intr_kmac_err.event_intr_i, arst=!\rst_ni, srst={ }
  1138 cells in clk=\clk_i, en=$abc$295814$abc$216816$auto$opt_dff.cc:219:make_patterns_logic$89216, arst=!\rst_ni, srst={ }
  24 cells in clk=\clk_i, en=$abc$308076$abc$244947$flatten\u_sha3.\u_keccak.\u_round_count.$verific$n111$82809, arst=!\rst_ni, srst={ }
  339 cells in clk=\clk_i, en=$abc$277491$abc$230234$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  72 cells in clk=\clk_i, en=$abc$298858$abc$240931$auto$opt_dff.cc:219:make_patterns_logic$89101, arst=!\rst_ni, srst={ }
  1259 cells in clk=\clk_i, en=$abc$308101$abc$242331$auto$opt_dff.cc:219:make_patterns_logic$89265, arst=!\rst_ni, srst={ }
  1275 cells in clk=\clk_i, en=$abc$297671$abc$228422$auto$opt_dff.cc:219:make_patterns_logic$89335, arst=!\rst_ni, srst={ }
  1111 cells in clk=\clk_i, en=$abc$264022$abc$215531$auto$opt_dff.cc:219:make_patterns_logic$89223, arst=!\rst_ni, srst={ }
  56 cells in clk=\clk_i, en=$abc$298964$abc$244998$auto$opt_dff.cc:194:make_patterns_logic$89191, arst=!\rst_ni, srst={ }
  1381 cells in clk=\clk_i, en=$abc$309259$abc$241045$auto$opt_dff.cc:219:make_patterns_logic$89272, arst=!\rst_ni, srst={ }
  72 cells in clk=\clk_i, en=$abc$300435$abc$213622$auto$opt_dff.cc:219:make_patterns_logic$89149, arst=!\rst_ni, srst={ }
  1280 cells in clk=\clk_i, en=$abc$310510$abc$243618$auto$opt_dff.cc:219:make_patterns_logic$89293, arst=!\rst_ni, srst={ }
  1067 cells in clk=\clk_i, en=$abc$266524$abc$202374$auto$opt_dff.cc:219:make_patterns_logic$89356, arst=!\rst_ni, srst={ }
  1380 cells in clk=\clk_i, en=$abc$299021$abc$191718$auto$opt_dff.cc:219:make_patterns_logic$89279, arst=!\rst_ni, srst={ }
  492 cells in clk=\clk_i, en=$abc$300544$abc$245060$auto$opt_dff.cc:194:make_patterns_logic$89185, arst=!\rst_ni, srst={ }
  315 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  1228 cells in clk=\clk_i, en=$abc$261925$abc$208656$auto$opt_dff.cc:219:make_patterns_logic$89370, arst=!\rst_ni, srst={ }
  1309 cells in clk=\clk_i, en=$abc$301037$abc$245798$auto$opt_dff.cc:219:make_patterns_logic$89209, arst=!\rst_ni, srst={ }
  72 cells in clk=\clk_i, en=$abc$277859$abc$240829$auto$opt_dff.cc:219:make_patterns_logic$89104, arst=!\rst_ni, srst={ }
  77 cells in clk=\clk_i, en=$abc$290543$abc$240725$auto$opt_dff.cc:219:make_patterns_logic$89107, arst=!\rst_ni, srst={ }
  1509 cells in clk=\clk_i, en={ }, arst={ }, srst={ }
  3426 cells in clk=\clk_i, en=$abc$302469$abc$220050$auto$opt_dff.cc:194:make_patterns_logic$89409, arst=!\rst_ni, srst={ }
  12750 cells in clk=\clk_i, en=$abc$265180$lo0, arst=!\rst_ni, srst={ }

3.79.2. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$261474$abc$215495$auto$opt_dff.cc:219:make_patterns_logic$89470, asynchronously reset by !\rst_ni
Extracted 22 gates and 35 wires to a netlist network with 12 inputs and 11 outputs.

3.79.2.1. Executing ABC.

3.79.3. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$261498$abc$214175$auto$opt_dff.cc:219:make_patterns_logic$89473, asynchronously reset by !\rst_ni
Extracted 23 gates and 37 wires to a netlist network with 13 inputs and 11 outputs.

3.79.3.1. Executing ABC.

3.79.4. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$261609$abc$213753$u_app_intf.set_appid, asynchronously reset by !\rst_ni
Extracted 95 gates and 253 wires to a netlist network with 158 inputs and 86 outputs.

3.79.4.1. Executing ABC.

3.79.5. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$261705$abc$213518$auto$opt_dff.cc:219:make_patterns_logic$89152, asynchronously reset by !\rst_ni
Extracted 69 gates and 140 wires to a netlist network with 71 inputs and 34 outputs.

3.79.5.1. Executing ABC.

3.79.6. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$261810$abc$213413$auto$opt_dff.cc:219:make_patterns_logic$89155, asynchronously reset by !\rst_ni
Extracted 69 gates and 140 wires to a netlist network with 71 inputs and 34 outputs.

3.79.6.1. Executing ABC.

3.79.7. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$261917$abc$213405$auto$opt_dff.cc:194:make_patterns_logic$89485, asynchronously reset by !\rst_ni
Extracted 6 gates and 8 wires to a netlist network with 2 inputs and 2 outputs.

3.79.7.1. Executing ABC.

3.79.8. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$263611$abc$193649$auto$opt_dff.cc:219:make_patterns_logic$89476, asynchronously reset by !\rst_ni
Extracted 23 gates and 37 wires to a netlist network with 13 inputs and 11 outputs.

3.79.8.1. Executing ABC.

3.79.9. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$263635$abc$191707$u_kmac_core.process_o, asynchronously reset by !\rst_ni
Extracted 7 gates and 13 wires to a netlist network with 5 inputs and 4 outputs.

3.79.9.1. Executing ABC.

3.79.10. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$263478$abc$214026$auto$opt_dff.cc:194:make_patterns_logic$89431, asynchronously reset by !\rst_ni
Extracted 129 gates and 152 wires to a netlist network with 23 inputs and 37 outputs.

3.79.10.1. Executing ABC.

3.79.11. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$263644$abc$218101$u_tlul_adapter_msgfifo.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 5 outputs.

3.79.11.1. Executing ABC.

3.79.12. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$263702$abc$218179$u_kmac_core.u_key_index_count.en_i, asynchronously reset by !\rst_ni
Extracted 258 gates and 410 wires to a netlist network with 152 inputs and 132 outputs.

3.79.12.1. Executing ABC.

3.79.13. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$263963$abc$218112$auto$opt_dff.cc:194:make_patterns_logic$89427, asynchronously reset by !\rst_ni
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 2 outputs.

3.79.13.1. Executing ABC.

3.79.14. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$263970$abc$218118$u_errchk.err_swsequence, asynchronously reset by !\rst_ni
Extracted 45 gates and 73 wires to a netlist network with 28 inputs and 24 outputs.

3.79.14.1. Executing ABC.

3.79.15. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$265180$abc$202357$auto$opt_dff.cc:194:make_patterns_logic$89461, asynchronously reset by !\rst_ni
Extracted 17 gates and 30 wires to a netlist network with 13 inputs and 8 outputs.

3.79.15.1. Executing ABC.

3.79.16. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$265223$abc$202029$auto$opt_dff.cc:219:make_patterns_logic$89482, asynchronously reset by !\rst_ni
Extracted 23 gates and 37 wires to a netlist network with 13 inputs and 11 outputs.

3.79.16.1. Executing ABC.

3.79.17. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$265248$abc$200020$u_tlul_adapter_msgfifo.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 3 outputs.

3.79.17.1. Executing ABC.

3.79.18. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$265257$abc$199981$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 5 outputs.

3.79.18.1. Executing ABC.

3.79.19. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$268022$abc$199960$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 8 gates and 14 wires to a netlist network with 6 inputs and 3 outputs.

3.79.19.1. Executing ABC.

3.79.20. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$268384$abc$199903$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 13 gates and 23 wires to a netlist network with 10 inputs and 9 outputs.

3.79.20.1. Executing ABC.

3.79.21. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$273976$abc$199798$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

3.79.21.1. Executing ABC.

3.79.22. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$265281$abc$193748$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 43 gates and 81 wires to a netlist network with 38 inputs and 39 outputs.

3.79.22.1. Executing ABC.

3.79.23. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$265323$abc$205195$auto$opt_dff.cc:219:make_patterns_logic$89363, asynchronously reset by !\rst_ni
Extracted 1045 gates and 1563 wires to a netlist network with 518 inputs and 257 outputs.

3.79.23.1. Executing ABC.

3.79.24. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$267680$abc$202169$auto$opt_dff.cc:194:make_patterns_logic$89450, asynchronously reset by !\rst_ni
Extracted 48 gates and 83 wires to a netlist network with 35 inputs and 23 outputs.

3.79.24.1. Executing ABC.

3.79.25. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$267751$abc$202082$auto$opt_dff.cc:219:make_patterns_logic$89499, asynchronously reset by !\rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 6 outputs.

3.79.25.1. Executing ABC.

3.79.26. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$267765$abc$202059$auto$opt_dff.cc:219:make_patterns_logic$89514, asynchronously reset by !\rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 7 outputs.

3.79.26.1. Executing ABC.

3.79.27. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$267820$abc$201973$auto$opt_dff.cc:219:make_patterns_logic$89521, asynchronously reset by !\rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 6 outputs.

3.79.27.1. Executing ABC.

3.79.28. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$267834$abc$201955$u_sha3.u_keccak.inc_rnd_num, asynchronously reset by !\rst_ni
Extracted 14 gates and 25 wires to a netlist network with 11 inputs and 9 outputs.

3.79.28.1. Executing ABC.

3.79.29. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$267851$abc$199991$auto$opt_dff.cc:219:make_patterns_logic$89479, asynchronously reset by !\rst_ni
Extracted 23 gates and 37 wires to a netlist network with 13 inputs and 12 outputs.

3.79.29.1. Executing ABC.

3.79.30. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$267876$abc$199792$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.79.30.1. Executing ABC.

3.79.31. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$267938$abc$199694$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 3 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.79.31.1. Executing ABC.

3.79.32. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$267887$abc$199621$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 8 gates and 14 wires to a netlist network with 6 inputs and 4 outputs.

3.79.32.1. Executing ABC.

3.79.33. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$267899$abc$193761$auto$opt_dff.cc:194:make_patterns_logic$89173, asynchronously reset by !\rst_ni
Extracted 15 gates and 18 wires to a netlist network with 3 inputs and 1 outputs.

3.79.33.1. Executing ABC.

3.79.34. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$267920$abc$193717$auto$opt_dff.cc:194:make_patterns_logic$89176, asynchronously reset by !\rst_ni
Extracted 17 gates and 19 wires to a netlist network with 2 inputs and 8 outputs.

3.79.34.1. Executing ABC.

3.79.35. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$263656$abc$218684$auto$opt_dff.cc:194:make_patterns_logic$89418, asynchronously reset by !\rst_ni
Extracted 46 gates and 58 wires to a netlist network with 12 inputs and 26 outputs.

3.79.35.1. Executing ABC.

3.79.36. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$326029$abc$268022$abc$199960$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 4 outputs.

3.79.36.1. Executing ABC.

3.79.37. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$261523$abc$213933$auto$opt_dff.cc:194:make_patterns_logic$89444, asynchronously reset by !\rst_ni
Extracted 88 gates and 105 wires to a netlist network with 17 inputs and 23 outputs.

3.79.37.1. Executing ABC.

3.79.38. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$326038$abc$268384$abc$199903$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 45 gates and 72 wires to a netlist network with 27 inputs and 18 outputs.

3.79.38.1. Executing ABC.

3.79.39. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$268434$abc$245468$u_staterd.u_tlul_adapter.gnt_i, asynchronously reset by !\rst_ni
Extracted 5522 gates and 5538 wires to a netlist network with 15 inputs and 35 outputs.

3.79.39.1. Executing ABC.

3.79.40. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$267938$abc$199694$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 56 gates and 86 wires to a netlist network with 30 inputs and 21 outputs.

3.79.40.1. Executing ABC.

3.79.41. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$273976$abc$199798$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 117 gates and 126 wires to a netlist network with 8 inputs and 33 outputs.

3.79.41.1. Executing ABC.

3.79.42. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$267783$abc$201987$auto$opt_dff.cc:219:make_patterns_logic$89528, asynchronously reset by !\rst_ni
Extracted 38 gates and 49 wires to a netlist network with 11 inputs and 9 outputs.

3.79.42.1. Executing ABC.

3.79.43. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$265205$abc$202146$auto$opt_dff.cc:219:make_patterns_logic$89492, asynchronously reset by !\rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 7 outputs.

3.79.43.1. Executing ABC.

3.79.44. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$267719$abc$202096$auto$opt_dff.cc:219:make_patterns_logic$89506, asynchronously reset by !\rst_ni
Extracted 34 gates and 44 wires to a netlist network with 10 inputs and 10 outputs.

3.79.44.1. Executing ABC.

3.79.45. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$274148$abc$202332$auto$opt_dff.cc:219:make_patterns_logic$89458, asynchronously reset by !\rst_ni
Extracted 22 gates and 27 wires to a netlist network with 5 inputs and 9 outputs.

3.79.45.1. Executing ABC.

3.79.46. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_edn_i, asynchronously reset by !\rst_edn_ni
Extracted 7 gates and 9 wires to a netlist network with 2 inputs and 2 outputs.

3.79.46.1. Executing ABC.

3.79.47. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$274108$abc$193678$auto$opt_dff.cc:194:make_patterns_logic$89464, asynchronously reset by !\rst_ni
Extracted 40 gates and 43 wires to a netlist network with 3 inputs and 4 outputs.

3.79.47.1. Executing ABC.

3.79.48. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$275339$abc$202169$auto$opt_dff.cc:194:make_patterns_logic$89447, asynchronously reset by !\rst_ni
Extracted 99 gates and 124 wires to a netlist network with 25 inputs and 42 outputs.

3.79.48.1. Executing ABC.

3.79.49. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$276732$abc$230194$intr_kmac_err.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.79.49.1. Executing ABC.

3.79.50. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$276738$abc$230161$u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 24 gates and 37 wires to a netlist network with 13 inputs and 9 outputs.

3.79.50.1. Executing ABC.

3.79.51. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$277400$abc$229708$flatten\u_reg.\u_socket.\err_resp.$verific$n11$87647, asynchronously reset by !\rst_ni
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 3 outputs.

3.79.51.1. Executing ABC.

3.79.52. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$276763$abc$218996$auto$opt_dff.cc:194:make_patterns_logic$89421, asynchronously reset by !\rst_ni
Extracted 432 gates and 841 wires to a netlist network with 409 inputs and 280 outputs.

3.79.52.1. Executing ABC.

3.79.53. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$277461$abc$230218$intr_fifo_empty.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.79.53.1. Executing ABC.

3.79.54. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$277467$abc$230200$auto$opt_dff.cc:194:make_patterns_logic$89400, asynchronously reset by !\rst_ni
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 3 outputs.

3.79.54.1. Executing ABC.

3.79.55. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$277474$abc$230207$intr_kmac_done.new_event, asynchronously reset by !\rst_ni
Extracted 15 gates and 28 wires to a netlist network with 13 inputs and 8 outputs.

3.79.55.1. Executing ABC.

3.79.56. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$308050$abc$244972$auto$opt_dff.cc:219:make_patterns_logic$89381
Extracted 14 gates and 30 wires to a netlist network with 16 inputs and 9 outputs.

3.79.56.1. Executing ABC.

3.79.57. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$277851$abc$245455$auto$opt_dff.cc:194:make_patterns_logic$89182, asynchronously reset by !\rst_ni
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 5 outputs.

3.79.57.1. Executing ABC.

3.79.58. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$277410$abc$244904$auto$opt_dff.cc:194:make_patterns_logic$89179, asynchronously reset by !\rst_ni
Extracted 49 gates and 67 wires to a netlist network with 18 inputs and 19 outputs.

3.79.58.1. Executing ABC.

3.79.59. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$275450$abc$214204$auto$opt_dff.cc:219:make_patterns_logic$89300, asynchronously reset by !\rst_ni
Extracted 1078 gates and 1637 wires to a netlist network with 559 inputs and 274 outputs.

3.79.59.1. Executing ABC.

3.79.60. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$277961$abc$230619$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 224 gates and 315 wires to a netlist network with 90 inputs and 2 outputs.

3.79.60.1. Executing ABC.

3.79.61. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$278187$abc$218965$auto$opt_dff.cc:194:make_patterns_logic$89424, asynchronously reset by !\rst_ni
Extracted 29 gates and 35 wires to a netlist network with 6 inputs and 5 outputs.

3.79.61.1. Executing ABC.

3.79.62. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$278218$abc$223277$auto$opt_dff.cc:219:make_patterns_logic$89307, asynchronously reset by !\rst_ni
Extracted 1068 gates and 1620 wires to a netlist network with 552 inputs and 272 outputs.

3.79.62.1. Executing ABC.

3.79.63. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$279378$abc$224563$auto$opt_dff.cc:219:make_patterns_logic$89314, asynchronously reset by !\rst_ni
Extracted 1170 gates and 1831 wires to a netlist network with 661 inputs and 315 outputs.

3.79.63.1. Executing ABC.

3.79.64. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$280539$abc$225849$auto$opt_dff.cc:219:make_patterns_logic$89321, asynchronously reset by !\rst_ni
Extracted 1249 gates and 1988 wires to a netlist network with 739 inputs and 340 outputs.

3.79.64.1. Executing ABC.

3.79.65. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$281728$abc$227134$auto$opt_dff.cc:219:make_patterns_logic$89328, asynchronously reset by !\rst_ni
Extracted 1254 gates and 1993 wires to a netlist network with 739 inputs and 337 outputs.

3.79.65.1. Executing ABC.

3.79.66. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$282902$abc$230846$auto$opt_dff.cc:219:make_patterns_logic$89342, asynchronously reset by !\rst_ni
Extracted 1328 gates and 2099 wires to a netlist network with 771 inputs and 350 outputs.

3.79.66.1. Executing ABC.

3.79.67. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$284162$abc$232131$auto$opt_dff.cc:219:make_patterns_logic$89258, asynchronously reset by !\rst_ni
Extracted 1161 gates and 1798 wires to a netlist network with 637 inputs and 311 outputs.

3.79.67.1. Executing ABC.

3.79.68. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$285319$abc$233418$auto$opt_dff.cc:219:make_patterns_logic$89251, asynchronously reset by !\rst_ni
Extracted 1138 gates and 1759 wires to a netlist network with 621 inputs and 300 outputs.

3.79.68.1. Executing ABC.

3.79.69. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$286476$abc$234704$auto$opt_dff.cc:219:make_patterns_logic$89244, asynchronously reset by !\rst_ni
Extracted 1479 gates and 2305 wires to a netlist network with 826 inputs and 389 outputs.

3.79.69.1. Executing ABC.

3.79.70. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$287854$abc$235990$auto$opt_dff.cc:219:make_patterns_logic$89237, asynchronously reset by !\rst_ni
Extracted 1535 gates and 2559 wires to a netlist network with 1024 inputs and 443 outputs.

3.79.70.1. Executing ABC.

3.79.71. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$289011$abc$237275$auto$opt_dff.cc:219:make_patterns_logic$89230, asynchronously reset by !\rst_ni
Extracted 1284 gates and 1903 wires to a netlist network with 619 inputs and 295 outputs.

3.79.71.1. Executing ABC.

3.79.72. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$290645$abc$213726$auto$opt_dff.cc:194:make_patterns_logic$89434, asynchronously reset by !\rst_ni
Extracted 40 gates and 71 wires to a netlist network with 31 inputs and 24 outputs.

3.79.72.1. Executing ABC.

3.79.73. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$290681$abc$212117$auto$opt_dff.cc:219:make_patterns_logic$89377, asynchronously reset by !\rst_ni
Extracted 1296 gates and 1692 wires to a netlist network with 396 inputs and 259 outputs.

3.79.73.1. Executing ABC.

3.79.74. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$293059$abc$247085$auto$opt_dff.cc:219:make_patterns_logic$89349, asynchronously reset by !\rst_ni
Extracted 1650 gates and 2184 wires to a netlist network with 534 inputs and 263 outputs.

3.79.74.1. Executing ABC.

3.79.75. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$274181$abc$200028$auto$opt_dff.cc:219:make_patterns_logic$89286, asynchronously reset by !\rst_ni
Extracted 1138 gates and 1755 wires to a netlist network with 617 inputs and 295 outputs.

3.79.75.1. Executing ABC.

3.79.76. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$296988$abc$229721$auto$opt_dff.cc:219:make_patterns_logic$89392, asynchronously reset by !\rst_ni
Extracted 440 gates and 541 wires to a netlist network with 101 inputs and 59 outputs.

3.79.76.1. Executing ABC.

3.79.77. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$297429$abc$218735$intr_kmac_err.event_intr_i, asynchronously reset by !\rst_ni
Extracted 262 gates and 362 wires to a netlist network with 100 inputs and 62 outputs.

3.79.77.1. Executing ABC.

3.79.78. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$295814$abc$216816$auto$opt_dff.cc:219:make_patterns_logic$89216, asynchronously reset by !\rst_ni
Extracted 1138 gates and 1735 wires to a netlist network with 597 inputs and 306 outputs.

3.79.78.1. Executing ABC.

3.79.79. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$308076$abc$244947$flatten\u_sha3.\u_keccak.\u_round_count.$verific$n111$82809, asynchronously reset by !\rst_ni
Extracted 24 gates and 26 wires to a netlist network with 2 inputs and 7 outputs.

3.79.79.1. Executing ABC.

3.79.80. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$277491$abc$230234$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 339 gates and 480 wires to a netlist network with 141 inputs and 53 outputs.

3.79.80.1. Executing ABC.

3.79.81. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$298858$abc$240931$auto$opt_dff.cc:219:make_patterns_logic$89101, asynchronously reset by !\rst_ni
Extracted 72 gates and 146 wires to a netlist network with 74 inputs and 36 outputs.

3.79.81.1. Executing ABC.

3.79.82. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$308101$abc$242331$auto$opt_dff.cc:219:make_patterns_logic$89265, asynchronously reset by !\rst_ni
Extracted 1259 gates and 1979 wires to a netlist network with 720 inputs and 376 outputs.

3.79.82.1. Executing ABC.

3.79.83. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$297671$abc$228422$auto$opt_dff.cc:219:make_patterns_logic$89335, asynchronously reset by !\rst_ni
Extracted 1275 gates and 2008 wires to a netlist network with 733 inputs and 340 outputs.

3.79.83.1. Executing ABC.

3.79.84. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$264022$abc$215531$auto$opt_dff.cc:219:make_patterns_logic$89223, asynchronously reset by !\rst_ni
Extracted 1111 gates and 1713 wires to a netlist network with 602 inputs and 289 outputs.

3.79.84.1. Executing ABC.

3.79.85. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$298964$abc$244998$auto$opt_dff.cc:194:make_patterns_logic$89191, asynchronously reset by !\rst_ni
Extracted 56 gates and 66 wires to a netlist network with 10 inputs and 14 outputs.

3.79.85.1. Executing ABC.

3.79.86. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$309259$abc$241045$auto$opt_dff.cc:219:make_patterns_logic$89272, asynchronously reset by !\rst_ni
Extracted 1381 gates and 2164 wires to a netlist network with 783 inputs and 405 outputs.

3.79.86.1. Executing ABC.

3.79.87. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$300435$abc$213622$auto$opt_dff.cc:219:make_patterns_logic$89149, asynchronously reset by !\rst_ni
Extracted 72 gates and 146 wires to a netlist network with 74 inputs and 37 outputs.

3.79.87.1. Executing ABC.

3.79.88. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$310510$abc$243618$auto$opt_dff.cc:219:make_patterns_logic$89293, asynchronously reset by !\rst_ni
Extracted 1280 gates and 1837 wires to a netlist network with 557 inputs and 272 outputs.

3.79.88.1. Executing ABC.

3.79.89. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$266524$abc$202374$auto$opt_dff.cc:219:make_patterns_logic$89356, asynchronously reset by !\rst_ni
Extracted 1067 gates and 1614 wires to a netlist network with 547 inputs and 274 outputs.

3.79.89.1. Executing ABC.

3.79.90. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$299021$abc$191718$auto$opt_dff.cc:219:make_patterns_logic$89279, asynchronously reset by !\rst_ni
Extracted 1380 gates and 1942 wires to a netlist network with 562 inputs and 288 outputs.

3.79.90.1. Executing ABC.

3.79.91. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$300544$abc$245060$auto$opt_dff.cc:194:make_patterns_logic$89185, asynchronously reset by !\rst_ni
Extracted 492 gates and 653 wires to a netlist network with 161 inputs and 129 outputs.

3.79.91.1. Executing ABC.

3.79.92. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 315 gates and 452 wires to a netlist network with 137 inputs and 94 outputs.

3.79.92.1. Executing ABC.

3.79.93. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$261925$abc$208656$auto$opt_dff.cc:219:make_patterns_logic$89370, asynchronously reset by !\rst_ni
Extracted 1228 gates and 1770 wires to a netlist network with 542 inputs and 266 outputs.

3.79.93.1. Executing ABC.

3.79.94. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$301037$abc$245798$auto$opt_dff.cc:219:make_patterns_logic$89209, asynchronously reset by !\rst_ni
Extracted 1309 gates and 2095 wires to a netlist network with 786 inputs and 374 outputs.

3.79.94.1. Executing ABC.

3.79.95. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$277859$abc$240829$auto$opt_dff.cc:219:make_patterns_logic$89104, asynchronously reset by !\rst_ni
Extracted 72 gates and 146 wires to a netlist network with 74 inputs and 37 outputs.

3.79.95.1. Executing ABC.

3.79.96. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$290543$abc$240725$auto$opt_dff.cc:219:make_patterns_logic$89107, asynchronously reset by !\rst_ni
Extracted 77 gates and 153 wires to a netlist network with 76 inputs and 42 outputs.

3.79.96.1. Executing ABC.

3.79.97. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 1509 gates and 1945 wires to a netlist network with 436 inputs and 772 outputs.

3.79.97.1. Executing ABC.

3.79.98. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$302469$abc$220050$auto$opt_dff.cc:194:make_patterns_logic$89409, asynchronously reset by !\rst_ni
Extracted 3426 gates and 4324 wires to a netlist network with 898 inputs and 510 outputs.

3.79.98.1. Executing ABC.

3.79.99. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$325967$lo0, asynchronously reset by !\rst_ni
Extracted 12750 gates and 16000 wires to a netlist network with 3250 inputs and 3200 outputs.

3.79.99.1. Executing ABC.

yosys> abc -dff

3.80. Executing ABC pass (technology mapping using ABC).

3.80.1. Summary of detected clock domains:
  22 cells in clk=\clk_i, en=$abc$325125$abc$261474$abc$215495$auto$opt_dff.cc:219:make_patterns_logic$89470, arst=!\rst_ni, srst={ }
  23 cells in clk=\clk_i, en=$abc$325149$abc$261498$abc$214175$auto$opt_dff.cc:219:make_patterns_logic$89473, arst=!\rst_ni, srst={ }
  95 cells in clk=\clk_i, en=$abc$325174$abc$261609$abc$213753$u_app_intf.set_appid, arst=!\rst_ni, srst={ }
  69 cells in clk=\clk_i, en=$abc$325270$abc$261705$abc$213518$auto$opt_dff.cc:219:make_patterns_logic$89152, arst=!\rst_ni, srst={ }
  23 cells in clk=\clk_i, en=$abc$325482$abc$263611$abc$193649$auto$opt_dff.cc:219:make_patterns_logic$89476, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$325474$abc$261917$abc$213405$auto$opt_dff.cc:194:make_patterns_logic$89485, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$325507$abc$263635$abc$191707$u_kmac_core.process_o, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$325646$abc$263644$abc$218101$u_tlul_adapter_msgfifo.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  259 cells in clk=\clk_i, en=$abc$325657$abc$263702$abc$218179$u_kmac_core.u_key_index_count.en_i, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$325916$abc$263963$abc$218112$auto$opt_dff.cc:194:make_patterns_logic$89427, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$325967$abc$265180$abc$202357$auto$opt_dff.cc:194:make_patterns_logic$89461, arst=!\rst_ni, srst={ }
  23 cells in clk=\clk_i, en=$abc$325986$abc$265223$abc$202029$auto$opt_dff.cc:219:make_patterns_logic$89482, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$326011$abc$265248$abc$200020$u_tlul_adapter_msgfifo.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$326020$abc$265257$abc$199981$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$326029$abc$268022$abc$199960$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$326038$abc$268384$abc$199903$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$327628$abc$273976$abc$199798$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  42 cells in clk=\clk_i, en=$abc$326058$abc$265281$abc$193748$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$327130$abc$267680$abc$202169$auto$opt_dff.cc:194:make_patterns_logic$89450, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$327183$abc$267751$abc$202082$auto$opt_dff.cc:219:make_patterns_logic$89499, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$327198$abc$267765$abc$202059$auto$opt_dff.cc:219:make_patterns_logic$89514, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$327213$abc$267820$abc$201973$auto$opt_dff.cc:219:make_patterns_logic$89521, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$327228$abc$267834$abc$201955$u_sha3.u_keccak.inc_rnd_num, arst=!\rst_ni, srst={ }
  26 cells in clk=\clk_i, en=$abc$327243$abc$267851$abc$199991$auto$opt_dff.cc:219:make_patterns_logic$89479, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$327268$abc$267876$abc$199792$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=$abc$327562$abc$267938$abc$199694$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$327279$abc$267887$abc$199621$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$327289$abc$267899$abc$193761$auto$opt_dff.cc:194:make_patterns_logic$89173, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$327305$abc$267920$abc$193717$auto$opt_dff.cc:194:make_patterns_logic$89176, arst=!\rst_ni, srst={ }
  42 cells in clk=\clk_i, en=$abc$327321$abc$263656$abc$218684$auto$opt_dff.cc:194:make_patterns_logic$89418, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$326029$abc$268022$abc$199960$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  84 cells in clk=\clk_i, en=$abc$327381$abc$261523$abc$213933$auto$opt_dff.cc:194:make_patterns_logic$89444, arst=!\rst_ni, srst={ }
  47 cells in clk=\clk_i, en=$abc$326038$abc$268384$abc$199903$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  59 cells in clk=\clk_i, en=$abc$327562$abc$267938$abc$199694$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  39 cells in clk=\clk_i, en=$abc$327662$abc$267783$abc$201987$auto$opt_dff.cc:219:make_patterns_logic$89528, arst=!\rst_ni, srst={ }
  44 cells in clk=\clk_i, en=!$abc$325922$abc$263970$abc$218118$u_errchk.err_swsequence, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$327701$abc$265205$abc$202146$auto$opt_dff.cc:219:make_patterns_logic$89492, arst=!\rst_ni, srst={ }
  37 cells in clk=\clk_i, en=$abc$327716$abc$267719$abc$202096$auto$opt_dff.cc:219:make_patterns_logic$89506, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=$abc$327751$abc$274148$abc$202332$auto$opt_dff.cc:219:make_patterns_logic$89458, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_edn_i, en={ }, arst=!\rst_edn_ni, srst={ }
  1300 cells in clk=\clk_i, en=$abc$352482$abc$264022$abc$215531$auto$opt_dff.cc:219:make_patterns_logic$89223, arst=!\rst_ni, srst={ }
  39 cells in clk=\clk_i, en=$abc$327783$abc$274108$abc$193678$auto$opt_dff.cc:194:make_patterns_logic$89464, arst=!\rst_ni, srst={ }
  130 cells in clk=\clk_i, en=$abc$325516$abc$263478$abc$214026$auto$opt_dff.cc:194:make_patterns_logic$89431, arst=!\rst_ni, srst={ }
  133 cells in clk=\clk_i, en=$abc$327824$abc$275339$abc$202169$auto$opt_dff.cc:194:make_patterns_logic$89447, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$327920$abc$276732$abc$230194$intr_kmac_err.new_event, arst=!\rst_ni, srst={ }
  24 cells in clk=\clk_i, en=$abc$327926$abc$276738$abc$230161$u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$327951$abc$277400$abc$229708$flatten\u_reg.\u_socket.\err_resp.$verific$n11$87647, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$328439$abc$277461$abc$230218$intr_fifo_empty.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$328445$abc$277467$abc$230200$auto$opt_dff.cc:194:make_patterns_logic$89400, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$328452$abc$277474$abc$230207$intr_kmac_done.new_event, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$328468$abc$308050$abc$244972$auto$opt_dff.cc:219:make_patterns_logic$89381, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$328494$abc$277851$abc$245455$auto$opt_dff.cc:194:make_patterns_logic$89182, arst=!\rst_ni, srst={ }
  48 cells in clk=\clk_i, en=$abc$328504$abc$277410$abc$244904$auto$opt_dff.cc:194:make_patterns_logic$89179, arst=!\rst_ni, srst={ }
  228 cells in clk=\clk_i, en=$abc$329663$abc$277961$abc$230619$u_reg.intg_err, arst=!\rst_ni, srst={ }
  30 cells in clk=\clk_i, en=$abc$329893$abc$278187$abc$218965$auto$opt_dff.cc:194:make_patterns_logic$89424, arst=!\rst_ni, srst={ }
  1172 cells in clk=\clk_i, en=$abc$329923$abc$278218$abc$223277$auto$opt_dff.cc:219:make_patterns_logic$89307, arst=!\rst_ni, srst={ }
  1418 cells in clk=\clk_i, en=$abc$331026$abc$279378$abc$224563$auto$opt_dff.cc:219:make_patterns_logic$89314, arst=!\rst_ni, srst={ }
  1357 cells in clk=\clk_i, en=$abc$332335$abc$280539$abc$225849$auto$opt_dff.cc:219:make_patterns_logic$89321, arst=!\rst_ni, srst={ }
  1313 cells in clk=\clk_i, en=$abc$333782$abc$281728$abc$227134$auto$opt_dff.cc:219:make_patterns_logic$89328, arst=!\rst_ni, srst={ }
  1422 cells in clk=\clk_i, en=$abc$335199$abc$282902$abc$230846$auto$opt_dff.cc:219:make_patterns_logic$89342, arst=!\rst_ni, srst={ }
  1150 cells in clk=\clk_i, en=$abc$336664$abc$284162$abc$232131$auto$opt_dff.cc:219:make_patterns_logic$89258, arst=!\rst_ni, srst={ }
  1434 cells in clk=\clk_i, en=$abc$337932$abc$285319$abc$233418$auto$opt_dff.cc:219:make_patterns_logic$89251, arst=!\rst_ni, srst={ }
  1516 cells in clk=\clk_i, en=$abc$339173$abc$286476$abc$234704$auto$opt_dff.cc:219:make_patterns_logic$89244, arst=!\rst_ni, srst={ }
  1225 cells in clk=\clk_i, en=$abc$353698$abc$309259$abc$241045$auto$opt_dff.cc:219:make_patterns_logic$89272, arst=!\rst_ni, srst={ }
  1459 cells in clk=\clk_i, en=$abc$340850$abc$287854$abc$235990$auto$opt_dff.cc:219:make_patterns_logic$89237, arst=!\rst_ni, srst={ }
  542 cells in clk=\clk_i, en=$abc$327961$abc$276763$abc$218996$auto$opt_dff.cc:194:make_patterns_logic$89421, arst=!\rst_ni, srst={ }
  39 cells in clk=\clk_i, en=$abc$344031$abc$290645$abc$213726$auto$opt_dff.cc:194:make_patterns_logic$89434, arst=!\rst_ni, srst={ }
  990 cells in clk=\clk_i, en=$abc$344074$abc$290681$abc$212117$auto$opt_dff.cc:219:make_patterns_logic$89377, arst=!\rst_ni, srst={ }
  57 cells in clk=\clk_i, en=$abc$353642$abc$298964$abc$244998$auto$opt_dff.cc:194:make_patterns_logic$89191, arst=!\rst_ni, srst={ }
  1277 cells in clk=\clk_i, en=$abc$344859$abc$293059$abc$247085$auto$opt_dff.cc:219:make_patterns_logic$89349, arst=!\rst_ni, srst={ }
  1321 cells in clk=\clk_i, en=$abc$351072$abc$297671$abc$228422$auto$opt_dff.cc:219:make_patterns_logic$89335, arst=!\rst_ni, srst={ }
  73 cells in clk=\clk_i, en=$abc$355207$abc$300435$abc$213622$auto$opt_dff.cc:219:make_patterns_logic$89149, arst=!\rst_ni, srst={ }
  442 cells in clk=\clk_i, en=$abc$347364$abc$296988$abc$229721$auto$opt_dff.cc:219:make_patterns_logic$89392, arst=!\rst_ni, srst={ }
  229 cells in clk=\clk_i, en=$abc$347808$abc$297429$abc$218735$intr_kmac_err.event_intr_i, arst=!\rst_ni, srst={ }
  1199 cells in clk=\clk_i, en=$abc$328554$abc$275450$abc$214204$auto$opt_dff.cc:219:make_patterns_logic$89300, arst=!\rst_ni, srst={ }
  1489 cells in clk=\clk_i, en=$abc$346152$abc$274181$abc$200028$auto$opt_dff.cc:219:make_patterns_logic$89286, arst=!\rst_ni, srst={ }
  492 cells in clk=\clk_i, en=$abc$358852$abc$300544$abc$245060$auto$opt_dff.cc:194:make_patterns_logic$89185, arst=!\rst_ni, srst={ }
  70 cells in clk=\clk_i, en=$abc$325372$abc$261810$abc$213413$auto$opt_dff.cc:219:make_patterns_logic$89155, arst=!\rst_ni, srst={ }
  1258 cells in clk=\clk_i, en=$abc$342806$abc$289011$abc$237275$auto$opt_dff.cc:219:make_patterns_logic$89230, arst=!\rst_ni, srst={ }
  71 cells in clk=\clk_i, en=$abc$362322$abc$290543$abc$240725$auto$opt_dff.cc:219:make_patterns_logic$89107, arst=!\rst_ni, srst={ }
  24 cells in clk=\clk_i, en=$abc$349217$abc$308076$abc$244947$flatten\u_sha3.\u_keccak.\u_round_count.$verific$n111$82809, arst=!\rst_ni, srst={ }
  1236 cells in clk=\clk_i, en=$abc$359678$abc$261925$abc$208656$auto$opt_dff.cc:219:make_patterns_logic$89370, arst=!\rst_ni, srst={ }
  336 cells in clk=\clk_i, en=$abc$349242$abc$277491$abc$230234$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  1201 cells in clk=\clk_i, en=$abc$348047$abc$295814$abc$216816$auto$opt_dff.cc:219:make_patterns_logic$89216, arst=!\rst_ni, srst={ }
  74 cells in clk=\clk_i, en=$abc$349581$abc$298858$abc$240931$auto$opt_dff.cc:219:make_patterns_logic$89101, arst=!\rst_ni, srst={ }
  1194 cells in clk=\clk_i, en=$abc$349686$abc$308101$abc$242331$auto$opt_dff.cc:219:make_patterns_logic$89265, arst=!\rst_ni, srst={ }
  1081 cells in clk=\clk_i, en=$abc$355312$abc$310510$abc$243618$auto$opt_dff.cc:219:make_patterns_logic$89293, arst=!\rst_ni, srst={ }
  1303 cells in clk=\clk_i, en=$abc$356403$abc$266524$abc$202374$auto$opt_dff.cc:219:make_patterns_logic$89356, arst=!\rst_ni, srst={ }
  3367 cells in clk=\clk_i, en=$abc$364646$abc$302469$abc$220050$auto$opt_dff.cc:194:make_patterns_logic$89409, arst=!\rst_ni, srst={ }
  77 cells in clk=\clk_i, en=$abc$362217$abc$277859$abc$240829$auto$opt_dff.cc:219:make_patterns_logic$89104, arst=!\rst_ni, srst={ }
  1504 cells in clk=\clk_i, en={ }, arst={ }, srst={ }
  1323 cells in clk=\clk_i, en=$abc$357471$abc$299021$abc$191718$auto$opt_dff.cc:219:make_patterns_logic$89279, arst=!\rst_ni, srst={ }
  1485 cells in clk=\clk_i, en=$abc$360739$abc$301037$abc$245798$auto$opt_dff.cc:219:make_patterns_logic$89209, arst=!\rst_ni, srst={ }
  302 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  1098 cells in clk=\clk_i, en=$abc$326102$abc$265323$abc$205195$auto$opt_dff.cc:219:make_patterns_logic$89363, arst=!\rst_ni, srst={ }
  12750 cells in clk=\clk_i, en=$abc$325967$lo0, arst=!\rst_ni, srst={ }

3.80.2. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$325125$abc$261474$abc$215495$auto$opt_dff.cc:219:make_patterns_logic$89470, asynchronously reset by !\rst_ni
Extracted 22 gates and 35 wires to a netlist network with 12 inputs and 11 outputs.

3.80.2.1. Executing ABC.

3.80.3. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$325149$abc$261498$abc$214175$auto$opt_dff.cc:219:make_patterns_logic$89473, asynchronously reset by !\rst_ni
Extracted 23 gates and 37 wires to a netlist network with 13 inputs and 11 outputs.

3.80.3.1. Executing ABC.

3.80.4. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$325174$abc$261609$abc$213753$u_app_intf.set_appid, asynchronously reset by !\rst_ni
Extracted 95 gates and 253 wires to a netlist network with 158 inputs and 86 outputs.

3.80.4.1. Executing ABC.

3.80.5. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$325270$abc$261705$abc$213518$auto$opt_dff.cc:219:make_patterns_logic$89152, asynchronously reset by !\rst_ni
Extracted 69 gates and 140 wires to a netlist network with 71 inputs and 34 outputs.

3.80.5.1. Executing ABC.

3.80.6. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$325482$abc$263611$abc$193649$auto$opt_dff.cc:219:make_patterns_logic$89476, asynchronously reset by !\rst_ni
Extracted 23 gates and 37 wires to a netlist network with 13 inputs and 11 outputs.

3.80.6.1. Executing ABC.

3.80.7. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$325474$abc$261917$abc$213405$auto$opt_dff.cc:194:make_patterns_logic$89485, asynchronously reset by !\rst_ni
Extracted 7 gates and 8 wires to a netlist network with 1 inputs and 3 outputs.

3.80.7.1. Executing ABC.

3.80.8. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$325507$abc$263635$abc$191707$u_kmac_core.process_o, asynchronously reset by !\rst_ni
Extracted 7 gates and 13 wires to a netlist network with 5 inputs and 4 outputs.

3.80.8.1. Executing ABC.

3.80.9. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$325646$abc$263644$abc$218101$u_tlul_adapter_msgfifo.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 17 wires to a netlist network with 7 inputs and 5 outputs.

3.80.9.1. Executing ABC.

3.80.10. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$325657$abc$263702$abc$218179$u_kmac_core.u_key_index_count.en_i, asynchronously reset by !\rst_ni
Extracted 259 gates and 411 wires to a netlist network with 152 inputs and 133 outputs.

3.80.10.1. Executing ABC.

3.80.11. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$325916$abc$263963$abc$218112$auto$opt_dff.cc:194:make_patterns_logic$89427, asynchronously reset by !\rst_ni
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 2 outputs.

3.80.11.1. Executing ABC.

3.80.12. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$325967$abc$265180$abc$202357$auto$opt_dff.cc:194:make_patterns_logic$89461, asynchronously reset by !\rst_ni
Extracted 17 gates and 30 wires to a netlist network with 13 inputs and 8 outputs.

3.80.12.1. Executing ABC.

3.80.13. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$325986$abc$265223$abc$202029$auto$opt_dff.cc:219:make_patterns_logic$89482, asynchronously reset by !\rst_ni
Extracted 23 gates and 37 wires to a netlist network with 13 inputs and 11 outputs.

3.80.13.1. Executing ABC.

3.80.14. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$326011$abc$265248$abc$200020$u_tlul_adapter_msgfifo.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 3 outputs.

3.80.14.1. Executing ABC.

3.80.15. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$326020$abc$265257$abc$199981$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 5 outputs.

3.80.15.1. Executing ABC.

3.80.16. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$326029$abc$268022$abc$199960$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

3.80.16.1. Executing ABC.

3.80.17. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$326038$abc$268384$abc$199903$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 6 outputs.

3.80.17.1. Executing ABC.

3.80.18. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$327628$abc$273976$abc$199798$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 2 outputs.

3.80.18.1. Executing ABC.

3.80.19. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$326058$abc$265281$abc$193748$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 42 gates and 48 wires to a netlist network with 5 inputs and 38 outputs.

3.80.19.1. Executing ABC.

3.80.20. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$327130$abc$267680$abc$202169$auto$opt_dff.cc:194:make_patterns_logic$89450, asynchronously reset by !\rst_ni
Extracted 13 gates and 26 wires to a netlist network with 13 inputs and 8 outputs.

3.80.20.1. Executing ABC.

3.80.21. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$327183$abc$267751$abc$202082$auto$opt_dff.cc:219:make_patterns_logic$89499, asynchronously reset by !\rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 6 outputs.

3.80.21.1. Executing ABC.

3.80.22. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$327198$abc$267765$abc$202059$auto$opt_dff.cc:219:make_patterns_logic$89514, asynchronously reset by !\rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 7 outputs.

3.80.22.1. Executing ABC.

3.80.23. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$327213$abc$267820$abc$201973$auto$opt_dff.cc:219:make_patterns_logic$89521, asynchronously reset by !\rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 6 outputs.

3.80.23.1. Executing ABC.

3.80.24. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$327228$abc$267834$abc$201955$u_sha3.u_keccak.inc_rnd_num, asynchronously reset by !\rst_ni
Extracted 15 gates and 26 wires to a netlist network with 11 inputs and 9 outputs.

3.80.24.1. Executing ABC.

3.80.25. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$327243$abc$267851$abc$199991$auto$opt_dff.cc:219:make_patterns_logic$89479, asynchronously reset by !\rst_ni
Extracted 26 gates and 43 wires to a netlist network with 16 inputs and 13 outputs.

3.80.25.1. Executing ABC.

3.80.26. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$327268$abc$267876$abc$199792$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.80.26.1. Executing ABC.

3.80.27. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$327562$abc$267938$abc$199694$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 3 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.80.27.1. Executing ABC.

3.80.28. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$327279$abc$267887$abc$199621$u_staterd.u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 17 wires to a netlist network with 7 inputs and 5 outputs.

3.80.28.1. Executing ABC.

3.80.29. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$327289$abc$267899$abc$193761$auto$opt_dff.cc:194:make_patterns_logic$89173, asynchronously reset by !\rst_ni
Extracted 15 gates and 18 wires to a netlist network with 3 inputs and 1 outputs.

3.80.29.1. Executing ABC.

3.80.30. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$327305$abc$267920$abc$193717$auto$opt_dff.cc:194:make_patterns_logic$89176, asynchronously reset by !\rst_ni
Extracted 15 gates and 17 wires to a netlist network with 2 inputs and 8 outputs.

3.80.30.1. Executing ABC.

3.80.31. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$327321$abc$263656$abc$218684$auto$opt_dff.cc:194:make_patterns_logic$89418, asynchronously reset by !\rst_ni
Extracted 42 gates and 51 wires to a netlist network with 9 inputs and 25 outputs.

3.80.31.1. Executing ABC.

3.80.32. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$326029$abc$268022$abc$199960$u_staterd.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 1 outputs.

3.80.32.1. Executing ABC.

3.80.33. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$327381$abc$261523$abc$213933$auto$opt_dff.cc:194:make_patterns_logic$89444, asynchronously reset by !\rst_ni
Extracted 84 gates and 99 wires to a netlist network with 15 inputs and 23 outputs.

3.80.33.1. Executing ABC.

3.80.34. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$381583$abc$326038$abc$268384$abc$199903$u_tlul_adapter_msgfifo.u_reqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 47 gates and 72 wires to a netlist network with 25 inputs and 18 outputs.

3.80.34.1. Executing ABC.

3.80.35. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$327562$abc$267938$abc$199694$u_staterd.u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 59 gates and 92 wires to a netlist network with 33 inputs and 24 outputs.

3.80.35.1. Executing ABC.

3.80.36. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$327662$abc$267783$abc$201987$auto$opt_dff.cc:219:make_patterns_logic$89528, asynchronously reset by !\rst_ni
Extracted 39 gates and 49 wires to a netlist network with 10 inputs and 9 outputs.

3.80.36.1. Executing ABC.

3.80.37. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$325922$abc$263970$abc$218118$u_errchk.err_swsequence, asynchronously reset by !\rst_ni
Extracted 44 gates and 72 wires to a netlist network with 28 inputs and 24 outputs.

3.80.37.1. Executing ABC.

3.80.38. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$327701$abc$265205$abc$202146$auto$opt_dff.cc:219:make_patterns_logic$89492, asynchronously reset by !\rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 7 outputs.

3.80.38.1. Executing ABC.

3.80.39. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$327716$abc$267719$abc$202096$auto$opt_dff.cc:219:make_patterns_logic$89506, asynchronously reset by !\rst_ni
Extracted 37 gates and 50 wires to a netlist network with 13 inputs and 11 outputs.

3.80.39.1. Executing ABC.

3.80.40. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$327751$abc$274148$abc$202332$auto$opt_dff.cc:219:make_patterns_logic$89458, asynchronously reset by !\rst_ni
Extracted 20 gates and 25 wires to a netlist network with 5 inputs and 9 outputs.

3.80.40.1. Executing ABC.

3.80.41. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_edn_i, asynchronously reset by !\rst_edn_ni
Extracted 7 gates and 9 wires to a netlist network with 2 inputs and 2 outputs.

3.80.41.1. Executing ABC.

3.80.42. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$352482$abc$264022$abc$215531$auto$opt_dff.cc:219:make_patterns_logic$89223, asynchronously reset by !\rst_ni
Extracted 1300 gates and 2040 wires to a netlist network with 740 inputs and 332 outputs.

3.80.42.1. Executing ABC.

3.80.43. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$327783$abc$274108$abc$193678$auto$opt_dff.cc:194:make_patterns_logic$89464, asynchronously reset by !\rst_ni
Extracted 39 gates and 42 wires to a netlist network with 3 inputs and 3 outputs.

3.80.43.1. Executing ABC.

3.80.44. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$325516$abc$263478$abc$214026$auto$opt_dff.cc:194:make_patterns_logic$89431, asynchronously reset by !\rst_ni
Extracted 130 gates and 154 wires to a netlist network with 24 inputs and 38 outputs.

3.80.44.1. Executing ABC.

3.80.45. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$327824$abc$275339$abc$202169$auto$opt_dff.cc:194:make_patterns_logic$89447, asynchronously reset by !\rst_ni
Extracted 133 gates and 146 wires to a netlist network with 13 inputs and 21 outputs.

3.80.45.1. Executing ABC.

3.80.46. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$327920$abc$276732$abc$230194$intr_kmac_err.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.80.46.1. Executing ABC.

3.80.47. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$327926$abc$276738$abc$230161$u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 24 gates and 37 wires to a netlist network with 13 inputs and 9 outputs.

3.80.47.1. Executing ABC.

3.80.48. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$327951$abc$277400$abc$229708$flatten\u_reg.\u_socket.\err_resp.$verific$n11$87647, asynchronously reset by !\rst_ni
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 3 outputs.

3.80.48.1. Executing ABC.

3.80.49. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$328439$abc$277461$abc$230218$intr_fifo_empty.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.80.49.1. Executing ABC.

3.80.50. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$328445$abc$277467$abc$230200$auto$opt_dff.cc:194:make_patterns_logic$89400, asynchronously reset by !\rst_ni
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 3 outputs.

3.80.50.1. Executing ABC.

3.80.51. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$328452$abc$277474$abc$230207$intr_kmac_done.new_event, asynchronously reset by !\rst_ni
Extracted 14 gates and 26 wires to a netlist network with 12 inputs and 7 outputs.

3.80.51.1. Executing ABC.

3.80.52. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$328468$abc$308050$abc$244972$auto$opt_dff.cc:219:make_patterns_logic$89381
Extracted 10 gates and 22 wires to a netlist network with 12 inputs and 9 outputs.

3.80.52.1. Executing ABC.

3.80.53. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$328494$abc$277851$abc$245455$auto$opt_dff.cc:194:make_patterns_logic$89182, asynchronously reset by !\rst_ni
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 5 outputs.

3.80.53.1. Executing ABC.

3.80.54. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$328504$abc$277410$abc$244904$auto$opt_dff.cc:194:make_patterns_logic$89179, asynchronously reset by !\rst_ni
Extracted 48 gates and 68 wires to a netlist network with 20 inputs and 18 outputs.

3.80.54.1. Executing ABC.

3.80.55. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$329663$abc$277961$abc$230619$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 228 gates and 319 wires to a netlist network with 90 inputs and 2 outputs.

3.80.55.1. Executing ABC.

3.80.56. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$329893$abc$278187$abc$218965$auto$opt_dff.cc:194:make_patterns_logic$89424, asynchronously reset by !\rst_ni
Extracted 30 gates and 35 wires to a netlist network with 5 inputs and 6 outputs.

3.80.56.1. Executing ABC.

3.80.57. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$329923$abc$278218$abc$223277$auto$opt_dff.cc:219:make_patterns_logic$89307, asynchronously reset by !\rst_ni
Extracted 1172 gates and 1788 wires to a netlist network with 616 inputs and 296 outputs.

3.80.57.1. Executing ABC.

3.80.58. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$331026$abc$279378$abc$224563$auto$opt_dff.cc:219:make_patterns_logic$89314, asynchronously reset by !\rst_ni
Extracted 1418 gates and 2189 wires to a netlist network with 771 inputs and 350 outputs.

3.80.58.1. Executing ABC.

3.80.59. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$332335$abc$280539$abc$225849$auto$opt_dff.cc:219:make_patterns_logic$89321, asynchronously reset by !\rst_ni
Extracted 1357 gates and 2003 wires to a netlist network with 646 inputs and 304 outputs.

3.80.59.1. Executing ABC.

3.80.60. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$333782$abc$281728$abc$227134$auto$opt_dff.cc:219:make_patterns_logic$89328, asynchronously reset by !\rst_ni
Extracted 1313 gates and 1949 wires to a netlist network with 636 inputs and 303 outputs.

3.80.60.1. Executing ABC.

3.80.61. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$335199$abc$282902$abc$230846$auto$opt_dff.cc:219:make_patterns_logic$89342, asynchronously reset by !\rst_ni
Extracted 1422 gates and 2148 wires to a netlist network with 726 inputs and 331 outputs.

3.80.61.1. Executing ABC.

3.80.62. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$336664$abc$284162$abc$232131$auto$opt_dff.cc:219:make_patterns_logic$89258, asynchronously reset by !\rst_ni
Extracted 1150 gates and 1681 wires to a netlist network with 531 inputs and 263 outputs.

3.80.62.1. Executing ABC.

3.80.63. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$337932$abc$285319$abc$233418$auto$opt_dff.cc:219:make_patterns_logic$89251, asynchronously reset by !\rst_ni
Extracted 1434 gates and 2232 wires to a netlist network with 798 inputs and 367 outputs.

3.80.63.1. Executing ABC.

3.80.64. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$339173$abc$286476$abc$234704$auto$opt_dff.cc:219:make_patterns_logic$89244, asynchronously reset by !\rst_ni
Extracted 1516 gates and 2215 wires to a netlist network with 699 inputs and 332 outputs.

3.80.64.1. Executing ABC.

3.80.65. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$353698$abc$309259$abc$241045$auto$opt_dff.cc:219:make_patterns_logic$89272, asynchronously reset by !\rst_ni
Extracted 1225 gates and 1806 wires to a netlist network with 581 inputs and 281 outputs.

3.80.65.1. Executing ABC.

3.80.66. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$340850$abc$287854$abc$235990$auto$opt_dff.cc:219:make_patterns_logic$89237, asynchronously reset by !\rst_ni
Extracted 1459 gates and 1989 wires to a netlist network with 530 inputs and 263 outputs.

3.80.66.1. Executing ABC.

3.80.67. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$327961$abc$276763$abc$218996$auto$opt_dff.cc:194:make_patterns_logic$89421, asynchronously reset by !\rst_ni
Extracted 542 gates and 1093 wires to a netlist network with 551 inputs and 307 outputs.

3.80.67.1. Executing ABC.

3.80.68. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$344031$abc$290645$abc$213726$auto$opt_dff.cc:194:make_patterns_logic$89434, asynchronously reset by !\rst_ni
Extracted 39 gates and 70 wires to a netlist network with 31 inputs and 23 outputs.

3.80.68.1. Executing ABC.

3.80.69. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$344074$abc$290681$abc$212117$auto$opt_dff.cc:219:make_patterns_logic$89377, asynchronously reset by !\rst_ni
Extracted 990 gates and 1592 wires to a netlist network with 602 inputs and 357 outputs.

3.80.69.1. Executing ABC.

3.80.70. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$353642$abc$298964$abc$244998$auto$opt_dff.cc:194:make_patterns_logic$89191, asynchronously reset by !\rst_ni
Extracted 57 gates and 65 wires to a netlist network with 8 inputs and 16 outputs.

3.80.70.1. Executing ABC.

3.80.71. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$344859$abc$293059$abc$247085$auto$opt_dff.cc:219:make_patterns_logic$89349, asynchronously reset by !\rst_ni
Extracted 1277 gates and 1798 wires to a netlist network with 521 inputs and 258 outputs.

3.80.71.1. Executing ABC.

3.80.72. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$351072$abc$297671$abc$228422$auto$opt_dff.cc:219:make_patterns_logic$89335, asynchronously reset by !\rst_ni
Extracted 1321 gates and 1985 wires to a netlist network with 664 inputs and 307 outputs.

3.80.72.1. Executing ABC.

3.80.73. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$355207$abc$300435$abc$213622$auto$opt_dff.cc:219:make_patterns_logic$89149, asynchronously reset by !\rst_ni
Extracted 73 gates and 148 wires to a netlist network with 75 inputs and 38 outputs.

3.80.73.1. Executing ABC.

3.80.74. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$347364$abc$296988$abc$229721$auto$opt_dff.cc:219:make_patterns_logic$89392, asynchronously reset by !\rst_ni
Extracted 442 gates and 511 wires to a netlist network with 68 inputs and 58 outputs.

3.80.74.1. Executing ABC.

3.80.75. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$347808$abc$297429$abc$218735$intr_kmac_err.event_intr_i, asynchronously reset by !\rst_ni
Extracted 229 gates and 329 wires to a netlist network with 100 inputs and 56 outputs.

3.80.75.1. Executing ABC.

3.80.76. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$328554$abc$275450$abc$214204$auto$opt_dff.cc:219:make_patterns_logic$89300, asynchronously reset by !\rst_ni
Extracted 1199 gates and 1840 wires to a netlist network with 641 inputs and 312 outputs.

3.80.76.1. Executing ABC.

3.80.77. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$346152$abc$274181$abc$200028$auto$opt_dff.cc:219:make_patterns_logic$89286, asynchronously reset by !\rst_ni
Extracted 1489 gates and 2320 wires to a netlist network with 831 inputs and 425 outputs.

3.80.77.1. Executing ABC.

3.80.78. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$358852$abc$300544$abc$245060$auto$opt_dff.cc:194:make_patterns_logic$89185, asynchronously reset by !\rst_ni
Extracted 492 gates and 653 wires to a netlist network with 161 inputs and 129 outputs.

3.80.78.1. Executing ABC.

3.80.79. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$325372$abc$261810$abc$213413$auto$opt_dff.cc:219:make_patterns_logic$89155, asynchronously reset by !\rst_ni
Extracted 70 gates and 142 wires to a netlist network with 72 inputs and 35 outputs.

3.80.79.1. Executing ABC.

3.80.80. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$342806$abc$289011$abc$237275$auto$opt_dff.cc:219:make_patterns_logic$89230, asynchronously reset by !\rst_ni
Extracted 1258 gates and 1898 wires to a netlist network with 640 inputs and 308 outputs.

3.80.80.1. Executing ABC.

3.80.81. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$362322$abc$290543$abc$240725$auto$opt_dff.cc:219:make_patterns_logic$89107, asynchronously reset by !\rst_ni
Extracted 71 gates and 144 wires to a netlist network with 73 inputs and 36 outputs.

3.80.81.1. Executing ABC.

3.80.82. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$349217$abc$308076$abc$244947$flatten\u_sha3.\u_keccak.\u_round_count.$verific$n111$82809, asynchronously reset by !\rst_ni
Extracted 24 gates and 26 wires to a netlist network with 2 inputs and 7 outputs.

3.80.82.1. Executing ABC.

3.80.83. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$359678$abc$261925$abc$208656$auto$opt_dff.cc:219:make_patterns_logic$89370, asynchronously reset by !\rst_ni
Extracted 1236 gates and 1952 wires to a netlist network with 716 inputs and 332 outputs.

3.80.83.1. Executing ABC.

3.80.84. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$349242$abc$277491$abc$230234$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 336 gates and 475 wires to a netlist network with 139 inputs and 53 outputs.

3.80.84.1. Executing ABC.

3.80.85. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$348047$abc$295814$abc$216816$auto$opt_dff.cc:219:make_patterns_logic$89216, asynchronously reset by !\rst_ni
Extracted 1201 gates and 1854 wires to a netlist network with 653 inputs and 315 outputs.

3.80.85.1. Executing ABC.

3.80.86. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$349581$abc$298858$abc$240931$auto$opt_dff.cc:219:make_patterns_logic$89101, asynchronously reset by !\rst_ni
Extracted 74 gates and 149 wires to a netlist network with 75 inputs and 38 outputs.

3.80.86.1. Executing ABC.

3.80.87. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$349686$abc$308101$abc$242331$auto$opt_dff.cc:219:make_patterns_logic$89265, asynchronously reset by !\rst_ni
Extracted 1194 gates and 1750 wires to a netlist network with 556 inputs and 283 outputs.

3.80.87.1. Executing ABC.

3.80.88. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$355312$abc$310510$abc$243618$auto$opt_dff.cc:219:make_patterns_logic$89293, asynchronously reset by !\rst_ni
Extracted 1081 gates and 1627 wires to a netlist network with 546 inputs and 268 outputs.

3.80.88.1. Executing ABC.

3.80.89. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$356403$abc$266524$abc$202374$auto$opt_dff.cc:219:make_patterns_logic$89356, asynchronously reset by !\rst_ni
Extracted 1303 gates and 2084 wires to a netlist network with 781 inputs and 367 outputs.

3.80.89.1. Executing ABC.

3.80.90. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$364646$abc$302469$abc$220050$auto$opt_dff.cc:194:make_patterns_logic$89409, asynchronously reset by !\rst_ni
Extracted 3367 gates and 4195 wires to a netlist network with 828 inputs and 408 outputs.

3.80.90.1. Executing ABC.

3.80.91. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$362217$abc$277859$abc$240829$auto$opt_dff.cc:219:make_patterns_logic$89104, asynchronously reset by !\rst_ni
Extracted 77 gates and 154 wires to a netlist network with 77 inputs and 41 outputs.

3.80.91.1. Executing ABC.

3.80.92. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 1504 gates and 1844 wires to a netlist network with 340 inputs and 745 outputs.

3.80.92.1. Executing ABC.

3.80.93. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$357471$abc$299021$abc$191718$auto$opt_dff.cc:219:make_patterns_logic$89279, asynchronously reset by !\rst_ni
Extracted 1323 gates and 1868 wires to a netlist network with 545 inputs and 268 outputs.

3.80.93.1. Executing ABC.

3.80.94. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$360739$abc$301037$abc$245798$auto$opt_dff.cc:219:make_patterns_logic$89209, asynchronously reset by !\rst_ni
Extracted 1485 gates and 2187 wires to a netlist network with 702 inputs and 384 outputs.

3.80.94.1. Executing ABC.

3.80.95. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 302 gates and 440 wires to a netlist network with 138 inputs and 92 outputs.

3.80.95.1. Executing ABC.

3.80.96. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$326102$abc$265323$abc$205195$auto$opt_dff.cc:219:make_patterns_logic$89363, asynchronously reset by !\rst_ni
Extracted 1098 gates and 1684 wires to a netlist network with 586 inputs and 290 outputs.

3.80.96.1. Executing ABC.

3.80.97. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$381515$lo0, asynchronously reset by !\rst_ni
Extracted 12750 gates and 16000 wires to a netlist network with 3250 inputs and 3200 outputs.

3.80.97.1. Executing ABC.

yosys> opt_ffinv

3.81. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 1 inverters.

yosys> opt -sat -nosdff

3.82. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.82.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~2551 debug messages>

yosys> opt_merge -nomux

3.82.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~219 debug messages>
Removed a total of 73 cells.

yosys> opt_muxtree

3.82.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.82.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.82.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_dff -sat -nosdff

3.82.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418096 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo007, Q = $abc$417395$lo700).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417876 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo073, Q = $abc$417395$lo480).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417841 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo066, Q = $abc$417395$lo445).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417523 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo003, Q = $abc$417395$lo127).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417951 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo131, Q = $abc$417395$lo555).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418110 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo060, Q = $abc$417395$lo714).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417571 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo004, Q = $abc$417395$lo175).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417920 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo087, Q = $abc$417395$lo524).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417901 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo030, Q = $abc$417395$lo505).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418101 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo140, Q = $abc$417395$lo705).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417985 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo039, Q = $abc$417395$lo589).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417851 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo087, Q = $abc$417395$lo455).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417991 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo116, Q = $abc$417395$lo595).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417950 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo015, Q = $abc$417395$lo554).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417842 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo106, Q = $abc$417395$lo446).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418066 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo030, Q = $abc$417395$lo670).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417676 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo018, Q = $abc$417395$lo280).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417776 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo069, Q = $abc$417395$lo380).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417821 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo011, Q = $abc$417395$lo425).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417522 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo008, Q = $abc$417395$lo126).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417771 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo095, Q = $abc$417395$lo375).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417816 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo063, Q = $abc$417395$lo420).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418041 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo103, Q = $abc$417395$lo645).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417971 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo118, Q = $abc$417395$lo575).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417972 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo146, Q = $abc$417395$lo576).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417822 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo069, Q = $abc$417395$lo426).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417966 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo008, Q = $abc$417395$lo570).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417582 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo011, Q = $abc$417395$lo186).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417967 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo032, Q = $abc$417395$lo571).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418026 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo114, Q = $abc$417395$lo630).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417931 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo097, Q = $abc$417395$lo535).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417766 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo074, Q = $abc$417395$lo370).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417932 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo085, Q = $abc$417395$lo536).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417682 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo017, Q = $abc$417395$lo286).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417926 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo128, Q = $abc$417395$lo530).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417927 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo112, Q = $abc$417395$lo531).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417902 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo106, Q = $abc$417395$lo506).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417767 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo105, Q = $abc$417395$lo371).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417903 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo054, Q = $abc$417395$lo507).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417690 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo003, Q = $abc$417395$lo294).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418001 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo000, Q = $abc$417395$lo605).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417751 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo030, Q = $abc$417395$lo355).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417928 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo035, Q = $abc$417395$lo532).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417631 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo061, Q = $abc$417395$lo235).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417826 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo035, Q = $abc$417395$lo430).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418051 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo138, Q = $abc$417395$lo655).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417836 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo003, Q = $abc$417395$lo440).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418061 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo125, Q = $abc$417395$lo665).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418031 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo074, Q = $abc$417395$lo635).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417517 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo018, Q = $abc$417395$lo121).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417786 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo007, Q = $abc$417395$lo390).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417817 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo128, Q = $abc$417395$lo421).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417976 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo016, Q = $abc$417395$lo580).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417551 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo035, Q = $abc$417395$lo155).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417513 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo035, Q = $abc$417395$lo117).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418042 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo063, Q = $abc$417395$lo646).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417981 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo016, Q = $abc$417395$lo585).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417787 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo066, Q = $abc$417395$lo391).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418062 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo026, Q = $abc$417395$lo666).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417511 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo001, Q = $abc$417395$lo115).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417843 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo030, Q = $abc$417395$lo447).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417510 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo026, Q = $abc$417395$lo114).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417835 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo112, Q = $abc$417395$lo439).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417756 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo085, Q = $abc$417395$lo360).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417921 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo116, Q = $abc$417395$lo525).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417509 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo003, Q = $abc$417395$lo113).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417827 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo080, Q = $abc$417395$lo431).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418091 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo004, Q = $abc$417395$lo695).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417973 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo039, Q = $abc$417395$lo577).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417906 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo003, Q = $abc$417395$lo510).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417905 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo069, Q = $abc$417395$lo509).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417757 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo088, Q = $abc$417395$lo361).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417980 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo135, Q = $abc$417395$lo584).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417823 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo003, Q = $abc$417395$lo427).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417752 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo060, Q = $abc$417395$lo356).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417735 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo017, Q = $abc$417395$lo339).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417850 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo069, Q = $abc$417395$lo454).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417996 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo104, Q = $abc$417395$lo600).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417775 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo032, Q = $abc$417395$lo379).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417916 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo029, Q = $abc$417395$lo520).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417818 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo072, Q = $abc$417395$lo422).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417811 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo124, Q = $abc$417395$lo415).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417861 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo060, Q = $abc$417395$lo465).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417506 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo032, Q = $abc$417395$lo110).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417824 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo074, Q = $abc$417395$lo428).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417505 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo026, Q = $abc$417395$lo109).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417952 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo003, Q = $abc$417395$lo556).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417852 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo102, Q = $abc$417395$lo456).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418025 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo018, Q = $abc$417395$lo629).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417956 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo084, Q = $abc$417395$lo560).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417503 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo030, Q = $abc$417395$lo107).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418011 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo003, Q = $abc$417395$lo615).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417642 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo035, Q = $abc$417395$lo246).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417741 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo116, Q = $abc$417395$lo345).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417986 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo017, Q = $abc$417395$lo590).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418000 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo109, Q = $abc$417395$lo604).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418081 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo030, Q = $abc$417395$lo685).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417933 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo114, Q = $abc$417395$lo537).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417961 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo011, Q = $abc$417395$lo565).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417837 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo107, Q = $abc$417395$lo441).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418050 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo015, Q = $abc$417395$lo654).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417953 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo117, Q = $abc$417395$lo557).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418036 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo093, Q = $abc$417395$lo640).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417866 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo060, Q = $abc$417395$lo470).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417791 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo075, Q = $abc$417395$lo395).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417936 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo055, Q = $abc$417395$lo540).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417657 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo061, Q = $abc$417395$lo261).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417968 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo098, Q = $abc$417395$lo572).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417945 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo095, Q = $abc$417395$lo549).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417761 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo015, Q = $abc$417395$lo365).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418006 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo109, Q = $abc$417395$lo610).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417781 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo054, Q = $abc$417395$lo385).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417977 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo093, Q = $abc$417395$lo581).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417680 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo032, Q = $abc$417395$lo284).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417881 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo135, Q = $abc$417395$lo485).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417941 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo059, Q = $abc$417395$lo545).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417838 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo076, Q = $abc$417395$lo442).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418046 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo055, Q = $abc$417395$lo650).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417716 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo015, Q = $abc$417395$lo320).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417831 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo026, Q = $abc$417395$lo435).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417891 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo063, Q = $abc$417395$lo495).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418020 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo078, Q = $abc$417395$lo624).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418092 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo029, Q = $abc$417395$lo696).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417496 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo026, Q = $abc$417395$lo100).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417495 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo030, Q = $abc$417395$lo099).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417632 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo070, Q = $abc$417395$lo236).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417753 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo084, Q = $abc$417395$lo357).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417819 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo109, Q = $abc$417395$lo423).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417812 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo076, Q = $abc$417395$lo416).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417760 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo085, Q = $abc$417395$lo364).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417527 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo022, Q = $abc$417395$lo131).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418076 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo001, Q = $abc$417395$lo680).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418077 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo030, Q = $abc$417395$lo681).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418086 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo007, Q = $abc$417395$lo690).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417992 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo016, Q = $abc$417395$lo596).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418021 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo014, Q = $abc$417395$lo625).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417890 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo116, Q = $abc$417395$lo494).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417871 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo131, Q = $abc$417395$lo475).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417886 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo114, Q = $abc$417395$lo490).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418106 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo069, Q = $abc$417395$lo710).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417832 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo135, Q = $abc$417395$lo436).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418056 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo147, Q = $abc$417395$lo660).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417820 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo061, Q = $abc$417395$lo424).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417711 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo008, Q = $abc$417395$lo315).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417596 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo029, Q = $abc$417395$lo200).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418065 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo069, Q = $abc$417395$lo669).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417845 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo080, Q = $abc$417395$lo449).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417740 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo011, Q = $abc$417395$lo344).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418057 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo128, Q = $abc$417395$lo661).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417917 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo008, Q = $abc$417395$lo521).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418095 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo125, Q = $abc$417395$lo699).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418037 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo106, Q = $abc$417395$lo641).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418058 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo054, Q = $abc$417395$lo662).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417606 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo055, Q = $abc$417395$lo210).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417962 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo097, Q = $abc$417395$lo566).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418070 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo140, Q = $abc$417395$lo674).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417745 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo073, Q = $abc$417395$lo349).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417742 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo074, Q = $abc$417395$lo346).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417997 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo081, Q = $abc$417395$lo601).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417494 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo026, Q = $abc$417395$lo098).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417493 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo004, Q = $abc$417395$lo097).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417875 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo061, Q = $abc$417395$lo479).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418030 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo117, Q = $abc$417395$lo634).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418022 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo114, Q = $abc$417395$lo626).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417806 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo117, Q = $abc$417395$lo410).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417839 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo098, Q = $abc$417395$lo443).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417955 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo119, Q = $abc$417395$lo559).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417705 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo030, Q = $abc$417395$lo309).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418002 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo098, Q = $abc$417395$lo606).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418067 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo146, Q = $abc$417395$lo671).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417490 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo004, Q = $abc$417395$lo094).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418012 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo112, Q = $abc$417395$lo616).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417800 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo007, Q = $abc$417395$lo404).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417990 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo125, Q = $abc$417395$lo594).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417595 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo039, Q = $abc$417395$lo199).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417960 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo144, Q = $abc$417395$lo564).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417685 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo016, Q = $abc$417395$lo289).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417965 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo088, Q = $abc$417395$lo569).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417957 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo076, Q = $abc$417395$lo561).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417780 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo138, Q = $abc$417395$lo384).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417788 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo008, Q = $abc$417395$lo392).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417998 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo138, Q = $abc$417395$lo602).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417701 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo007, Q = $abc$417395$lo305).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418107 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo140, Q = $abc$417395$lo711).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417702 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo004, Q = $abc$417395$lo306).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417755 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo138, Q = $abc$417395$lo359).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417622 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo022, Q = $abc$417395$lo226).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417731 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo124, Q = $abc$417395$lo335).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418063 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo026, Q = $abc$417395$lo667).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417911 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo014, Q = $abc$417395$lo515).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417982 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo142, Q = $abc$417395$lo586).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417762 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo063, Q = $abc$417395$lo366).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417727 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo016, Q = $abc$417395$lo331).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418105 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo075, Q = $abc$417395$lo709).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417912 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo080, Q = $abc$417395$lo516).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417626 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo039, Q = $abc$417395$lo230).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418102 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo140, Q = $abc$417395$lo706).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417782 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo029, Q = $abc$417395$lo386).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417801 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo085, Q = $abc$417395$lo405).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418016 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo017, Q = $abc$417395$lo620).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417768 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo076, Q = $abc$417395$lo372).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417853 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo075, Q = $abc$417395$lo457).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417872 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo112, Q = $abc$417395$lo476).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417552 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo015, Q = $abc$417395$lo156).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417584 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo017, Q = $abc$417395$lo188).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417805 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo032, Q = $abc$417395$lo409).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417536 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo014, Q = $abc$417395$lo140).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417846 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo007, Q = $abc$417395$lo450).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417783 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo018, Q = $abc$417395$lo387).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418015 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo095, Q = $abc$417395$lo619).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417598 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo016, Q = $abc$417395$lo202).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417678 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo059, Q = $abc$417395$lo282).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417562 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo017, Q = $abc$417395$lo166).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418055 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo095, Q = $abc$417395$lo659).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417563 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo018, Q = $abc$417395$lo167).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417963 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo140, Q = $abc$417395$lo567).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417532 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo007, Q = $abc$417395$lo136).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417728 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo032, Q = $abc$417395$lo332).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417807 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo000, Q = $abc$417395$lo411).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418047 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo104, Q = $abc$417395$lo651).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417754 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo011, Q = $abc$417395$lo358).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418007 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo099, Q = $abc$417395$lo611).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418071 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo098, Q = $abc$417395$lo675).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418035 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo128, Q = $abc$417395$lo639).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418090 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo008, Q = $abc$417395$lo694).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417856 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo059, Q = $abc$417395$lo460).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417930 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo066, Q = $abc$417395$lo534).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417918 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo125, Q = $abc$417395$lo522).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418027 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo139, Q = $abc$417395$lo631).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417860 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo087, Q = $abc$417395$lo464).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417482 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo002, Q = $abc$417395$lo086).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417655 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo070, Q = $abc$417395$lo259).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417978 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo095, Q = $abc$417395$lo582).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418108 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo109, Q = $abc$417395$lo712).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417896 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo135, Q = $abc$417395$lo500).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418082 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo001, Q = $abc$417395$lo686).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417813 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo095, Q = $abc$417395$lo417).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417692 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo073, Q = $abc$417395$lo296).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417887 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo063, Q = $abc$417395$lo491).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417743 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo063, Q = $abc$417395$lo347).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418109 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo105, Q = $abc$417395$lo713).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418043 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo097, Q = $abc$417395$lo647).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417746 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo059, Q = $abc$417395$lo350).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418017 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo097, Q = $abc$417395$lo621).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418038 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo069, Q = $abc$417395$lo642).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417643 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo069, Q = $abc$417395$lo247).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417763 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo022, Q = $abc$417395$lo367).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417995 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo018, Q = $abc$417395$lo599).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418068 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo139, Q = $abc$417395$lo672).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417993 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo103, Q = $abc$417395$lo597).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418111 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo001, Q = $abc$417395$lo715).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417623 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo061, Q = $abc$417395$lo227).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417792 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo118, Q = $abc$417395$lo396).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417913 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo138, Q = $abc$417395$lo517).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418093 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo081, Q = $abc$417395$lo697).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417877 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo039, Q = $abc$417395$lo481).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417922 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo102, Q = $abc$417395$lo526).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417772 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo087, Q = $abc$417395$lo376).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417524 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo008, Q = $abc$417395$lo128).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417907 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo008, Q = $abc$417395$lo511).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417937 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo066, Q = $abc$417395$lo541).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417983 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo105, Q = $abc$417395$lo587).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417942 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo135, Q = $abc$417395$lo546).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417644 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo035, Q = $abc$417395$lo248).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417758 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo054, Q = $abc$417395$lo362).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417857 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo117, Q = $abc$417395$lo461).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418032 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo125, Q = $abc$417395$lo636).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417862 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo093, Q = $abc$417395$lo466).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417855 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo117, Q = $abc$417395$lo459).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417712 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo063, Q = $abc$417395$lo316).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417904 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo088, Q = $abc$417395$lo508).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417789 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo081, Q = $abc$417395$lo393).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417736 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo017, Q = $abc$417395$lo340).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417769 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo088, Q = $abc$417395$lo373).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417987 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo138, Q = $abc$417395$lo591).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417808 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo016, Q = $abc$417395$lo412).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418097 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo146, Q = $abc$417395$lo701).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417654 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo060, Q = $abc$417395$lo258).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417793 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo078, Q = $abc$417395$lo397).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417565 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo017, Q = $abc$417395$lo169).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417935 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo032, Q = $abc$417395$lo539).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418103 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo001, Q = $abc$417395$lo707).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417796 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo018, Q = $abc$417395$lo400).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418083 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo087, Q = $abc$417395$lo687).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417919 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo102, Q = $abc$417395$lo523).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417548 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo032, Q = $abc$417395$lo152).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417478 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo001, Q = $abc$417395$lo082).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418059 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo075, Q = $abc$417395$lo663).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418018 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo124, Q = $abc$417395$lo622).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417777 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo022, Q = $abc$417395$lo381).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418052 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo007, Q = $abc$417395$lo656).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417474 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo014, Q = $abc$417395$lo078).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417958 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo076, Q = $abc$417395$lo562).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417679 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo063, Q = $abc$417395$lo283).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418008 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo055, Q = $abc$417395$lo612).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418023 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo112, Q = $abc$417395$lo627).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418024 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo000, Q = $abc$417395$lo628).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417938 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo004, Q = $abc$417395$lo542).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417764 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo099, Q = $abc$417395$lo368).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417773 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo000, Q = $abc$417395$lo377).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418003 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo060, Q = $abc$417395$lo607).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418045 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo084, Q = $abc$417395$lo649).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417897 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo139, Q = $abc$417395$lo501).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417898 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo022, Q = $abc$417395$lo502).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418028 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo081, Q = $abc$417395$lo632).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417892 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo107, Q = $abc$417395$lo496).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417724 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo059, Q = $abc$417395$lo328).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417828 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo139, Q = $abc$417395$lo432).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418072 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo016, Q = $abc$417395$lo676).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417939 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo103, Q = $abc$417395$lo543).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417733 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo001, Q = $abc$417395$lo337).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417465 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo002, Q = $abc$417395$lo069).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417464 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo029, Q = $abc$417395$lo068).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417462 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo018, Q = $abc$417395$lo066).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418053 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo075, Q = $abc$417395$lo657).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417459 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo014, Q = $abc$417395$lo063).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417570 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo011, Q = $abc$417395$lo174).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417959 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo014, Q = $abc$417395$lo563).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417988 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo022, Q = $abc$417395$lo592).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417698 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo015, Q = $abc$417395$lo302).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417784 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo131, Q = $abc$417395$lo388).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417688 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo072, Q = $abc$417395$lo292).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417867 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo109, Q = $abc$417395$lo471).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417834 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo114, Q = $abc$417395$lo438).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417445 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo014, Q = $abc$417395$lo049).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417908 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo059, Q = $abc$417395$lo512).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417863 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo105, Q = $abc$417395$lo467).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417858 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo116, Q = $abc$417395$lo462).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418080 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo035, Q = $abc$417395$lo684).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418087 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo070, Q = $abc$417395$lo691).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417882 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo072, Q = $abc$417395$lo486).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417910 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo061, Q = $abc$417395$lo514).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417647 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo066, Q = $abc$417395$lo251).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418013 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo061, Q = $abc$417395$lo617).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417914 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo035, Q = $abc$417395$lo518).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417437 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo002, Q = $abc$417395$lo041).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417592 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo022, Q = $abc$417395$lo196).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417695 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo022, Q = $abc$417395$lo299).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417432 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo002, Q = $abc$417395$lo036).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417970 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo106, Q = $abc$417395$lo574).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417943 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo093, Q = $abc$417395$lo547).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417859 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo017, Q = $abc$417395$lo463).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417672 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo002, Q = $abc$417395$lo276).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417814 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo074, Q = $abc$417395$lo418).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417770 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo119, Q = $abc$417395$lo374).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418054 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo072, Q = $abc$417395$lo658).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417714 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo073, Q = $abc$417395$lo318).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417999 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo144, Q = $abc$417395$lo603).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418098 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo080, Q = $abc$417395$lo702).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418064 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo116, Q = $abc$417395$lo668).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417974 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo035, Q = $abc$417395$lo578).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417868 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo139, Q = $abc$417395$lo472).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418039 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo011, Q = $abc$417395$lo643).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418088 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo098, Q = $abc$417395$lo692).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417883 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo119, Q = $abc$417395$lo487).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417427 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo003, Q = $abc$417395$lo031).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417893 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo104, Q = $abc$417395$lo497).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417747 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo014, Q = $abc$417395$lo351).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417925 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo078, Q = $abc$417395$lo529).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417710 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo032, Q = $abc$417395$lo314).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418085 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo035, Q = $abc$417395$lo689).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417650 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo039, Q = $abc$417395$lo254).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417923 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo030, Q = $abc$417395$lo527).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417873 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo022, Q = $abc$417395$lo477).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417759 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo066, Q = $abc$417395$lo363).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417854 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo099, Q = $abc$417395$lo458).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417848 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo107, Q = $abc$417395$lo452).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418029 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo011, Q = $abc$417395$lo633).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417878 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo011, Q = $abc$417395$lo482).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417529 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo008, Q = $abc$417395$lo133).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417979 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo109, Q = $abc$417395$lo583).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418094 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo124, Q = $abc$417395$lo698).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418060 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo070, Q = $abc$417395$lo664).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417802 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo117, Q = $abc$417395$lo406).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418044 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo075, Q = $abc$417395$lo648).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417984 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo074, Q = $abc$417395$lo588).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417946 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo093, Q = $abc$417395$lo550).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417954 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo084, Q = $abc$417395$lo558).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418078 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo099, Q = $abc$417395$lo682).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418019 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo000, Q = $abc$417395$lo623).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417734 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo059, Q = $abc$417395$lo338).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418112 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo072, Q = $abc$417395$lo716).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418113 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo000, Q = $abc$417395$lo717).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418040 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo084, Q = $abc$417395$lo644).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417879 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo098, Q = $abc$417395$lo483).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418104 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo131, Q = $abc$417395$lo708).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418073 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo039, Q = $abc$417395$lo677).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417707 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo029, Q = $abc$417395$lo311).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417648 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo001, Q = $abc$417395$lo252).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417989 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo066, Q = $abc$417395$lo593).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417924 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo131, Q = $abc$417395$lo528).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417634 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo000, Q = $abc$417395$lo238).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417554 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo026, Q = $abc$417395$lo158).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417765 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo135, Q = $abc$417395$lo369).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418005 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo039, Q = $abc$417395$lo609).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417874 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo016, Q = $abc$417395$lo478).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417964 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo143, Q = $abc$417395$lo568).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417947 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo107, Q = $abc$417395$lo551).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417869 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo124, Q = $abc$417395$lo473).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417620 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo029, Q = $abc$417395$lo224).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417708 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo060, Q = $abc$417395$lo312).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418114 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo085, Q = $abc$417395$lo718).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417730 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo118, Q = $abc$417395$lo334).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417825 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo002, Q = $abc$417395$lo429).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417909 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo073, Q = $abc$417395$lo513).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417815 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo001, Q = $abc$417395$lo419).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417900 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo124, Q = $abc$417395$lo504).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417849 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo000, Q = $abc$417395$lo453).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418048 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo103, Q = $abc$417395$lo652).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417844 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo131, Q = $abc$417395$lo448).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417829 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo074, Q = $abc$417395$lo433).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418010 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo066, Q = $abc$417395$lo614).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417778 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo102, Q = $abc$417395$lo382).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417944 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo143, Q = $abc$417395$lo548).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418100 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo128, Q = $abc$417395$lo704).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417779 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo078, Q = $abc$417395$lo383).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417605 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo002, Q = $abc$417395$lo209).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418014 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo054, Q = $abc$417395$lo618).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417748 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo080, Q = $abc$417395$lo352).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417894 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo000, Q = $abc$417395$lo498).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417795 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo029, Q = $abc$417395$lo399).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417994 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo055, Q = $abc$417395$lo598).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418079 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo004, Q = $abc$417395$lo683).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417870 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo099, Q = $abc$417395$lo474).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417638 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo059, Q = $abc$417395$lo242).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417899 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo026, Q = $abc$417395$lo503).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417803 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo105, Q = $abc$417395$lo407).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418099 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo124, Q = $abc$417395$lo703).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417628 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo007, Q = $abc$417395$lo232).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417948 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo104, Q = $abc$417395$lo552).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417810 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo001, Q = $abc$417395$lo414).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417797 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo014, Q = $abc$417395$lo401).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418089 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo146, Q = $abc$417395$lo693).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417749 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo002, Q = $abc$417395$lo353).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417798 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo107, Q = $abc$417395$lo402).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417774 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo014, Q = $abc$417395$lo378).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417975 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo016, Q = $abc$417395$lo579).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417929 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo118, Q = $abc$417395$lo533).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418004 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo063, Q = $abc$417395$lo608).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418074 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo107, Q = $abc$417395$lo678).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417865 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo000, Q = $abc$417395$lo469).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417949 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo085, Q = $abc$417395$lo553).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417785 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo022, Q = $abc$417395$lo389).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418069 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo002, Q = $abc$417395$lo673).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417885 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo054, Q = $abc$417395$lo489).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418115 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo135, Q = $abc$417395$lo719).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417689 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo002, Q = $abc$417395$lo293).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417880 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo114, Q = $abc$417395$lo484).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418009 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo055, Q = $abc$417395$lo613).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417594 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo008, Q = $abc$417395$lo198).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417895 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo124, Q = $abc$417395$lo499).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418033 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo081, Q = $abc$417395$lo637).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417804 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo011, Q = $abc$417395$lo408).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418075 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo125, Q = $abc$417395$lo679).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417969 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo018, Q = $abc$417395$lo573).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418049 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo135, Q = $abc$417395$lo653).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417799 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo078, Q = $abc$417395$lo403).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417744 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo125, Q = $abc$417395$lo348).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417934 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo069, Q = $abc$417395$lo538).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417750 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo004, Q = $abc$417395$lo354).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418084 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo106, Q = $abc$417395$lo688).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$418034 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo143, Q = $abc$417395$lo638).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417603 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo054, Q = $abc$417395$lo207).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417794 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo104, Q = $abc$417395$lo398).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417864 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo018, Q = $abc$417395$lo468).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417639 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo029, Q = $abc$417395$lo243).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417889 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo105, Q = $abc$417395$lo493).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417738 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo072, Q = $abc$417395$lo342).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417739 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo084, Q = $abc$417395$lo343).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417884 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo139, Q = $abc$417395$lo488).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417940 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo029, Q = $abc$417395$lo544).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417555 ($_DFF_P_) from module kmac (D = $abc$417395$abc$413842$lo015, Q = $abc$417395$lo159).

yosys> opt_clean

3.82.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 51092 unused cells and 345103 unused wires.
<suppressed ~52487 debug messages>

yosys> opt_expr

3.82.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

3.82.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.82.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.82.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.82.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_dff -sat -nosdff

3.82.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417729 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [6], Q = \u_msgfifo.u_msgfifo.gen_normal_fifo.storage[8] [6]).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417721 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [6], Q = \u_msgfifo.u_msgfifo.gen_normal_fifo.storage[6] [6]).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417700 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [3], Q = \u_msgfifo.u_msgfifo.gen_normal_fifo.storage[3] [3]).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417696 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [5], Q = $abc$362432$lo554).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417686 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [0], Q = $abc$362432$lo235).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417674 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [1], Q = $abc$362432$lo503).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417661 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [6], Q = $abc$362432$lo661).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417637 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [1], Q = $abc$362432$lo619).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417635 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [5], Q = $abc$362432$lo700).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417621 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [1], Q = \u_msgfifo.u_msgfifo.gen_normal_fifo.storage[6] [1]).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417604 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [6], Q = $abc$362432$lo587).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417589 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [3], Q = $abc$362432$lo500).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417583 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [6], Q = $abc$362432$lo614).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417569 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [1], Q = $abc$362432$lo535).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417566 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [5], Q = \u_msgfifo.u_msgfifo.gen_normal_fifo.storage[0] [5]).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417542 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [5], Q = \u_msgfifo.u_msgfifo.gen_normal_fifo.storage[6] [5]).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417537 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [5], Q = $abc$238561$lo653).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417515 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [2], Q = \u_msgfifo.u_msgfifo.gen_normal_fifo.storage[6] [2]).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417507 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [3], Q = $abc$362432$lo618).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417501 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [0], Q = $abc$362432$lo518).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417470 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [3], Q = \u_msgfifo.u_msgfifo.gen_normal_fifo.storage[4] [3]).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417460 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [6], Q = $abc$362432$lo685).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417455 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [3], Q = $abc$362432$lo715).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417454 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [2], Q = $abc$362432$lo683).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417439 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [2], Q = $abc$305840$lo606).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417428 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [4], Q = \u_msgfifo.u_msgfifo.gen_normal_fifo.storage[4] [4]).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417416 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [3], Q = $abc$305840$lo649).
Adding EN signal on $abc$417395$auto$blifparse.cc:362:parse_blif$417400 ($_DFF_P_) from module kmac (D = \u_msgfifo.fifo_wdata[strb] [6], Q = $abc$305840$lo409).

yosys> opt_clean

3.82.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 28 unused cells and 28 unused wires.
<suppressed ~29 debug messages>

yosys> opt_expr

3.82.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

3.82.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.82.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.82.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.82.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_dff -sat -nosdff

3.82.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.82.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..

yosys> opt_expr

3.82.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

3.82.23. Finished OPT passes. (There is nothing left to do.)

yosys> bmuxmap

3.83. Executing BMUXMAP pass.

yosys> demuxmap

3.84. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /home/users/temp_dir/yosys_K0ssNM/abc_tmp_1.scr

3.85. Executing ABC pass (technology mapping using ABC).

3.85.1. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Extracted 2894 gates and 3398 wires to a netlist network with 504 inputs and 358 outputs.

3.85.1.1. Executing ABC.
DE:   #PIs = 504  #Luts =   962  Max Lvl =  27  Avg Lvl =  10.73  [   0.10 sec. at Pass 0]
DE:   #PIs = 504  #Luts =   725  Max Lvl =  21  Avg Lvl =   8.14  [   4.38 sec. at Pass 1]
DE:   #PIs = 504  #Luts =   699  Max Lvl =  20  Avg Lvl =   7.84  [   0.87 sec. at Pass 2]
DE:   #PIs = 504  #Luts =   695  Max Lvl =  20  Avg Lvl =   7.87  [   1.38 sec. at Pass 3]
DE:   #PIs = 504  #Luts =   692  Max Lvl =  21  Avg Lvl =   8.60  [   0.93 sec. at Pass 4]
DE:   #PIs = 504  #Luts =   689  Max Lvl =  22  Avg Lvl =   8.63  [   1.43 sec. at Pass 5]
DE:   #PIs = 504  #Luts =   686  Max Lvl =  20  Avg Lvl =   7.79  [   0.86 sec. at Pass 6]
DE:   #PIs = 504  #Luts =   682  Max Lvl =  22  Avg Lvl =   8.29  [   1.37 sec. at Pass 7]
DE:   #PIs = 504  #Luts =   682  Max Lvl =  22  Avg Lvl =   8.29  [   0.84 sec. at Pass 8]
DE:   #PIs = 504  #Luts =   677  Max Lvl =  21  Avg Lvl =   7.79  [   1.33 sec. at Pass 9]
DE:   #PIs = 504  #Luts =   677  Max Lvl =  21  Avg Lvl =   7.79  [   0.83 sec. at Pass 10]
DE:   #PIs = 504  #Luts =   677  Max Lvl =  21  Avg Lvl =   7.79  [   1.33 sec. at Pass 11]
DE:   #PIs = 504  #Luts =   677  Max Lvl =  21  Avg Lvl =   7.79  [   0.87 sec. at Pass 12]
DE:   #PIs = 504  #Luts =   677  Max Lvl =  21  Avg Lvl =   7.79  [   0.17 sec. at Pass 13]

yosys> opt_expr

3.86. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

yosys> opt_merge -nomux

3.87. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.88. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.89. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.90. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_share

3.91. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe -nosdff

3.92. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $abc$381238$auto$blifparse.cc:362:parse_blif$381239 ($_DFFE_PN0P_) from module kmac (removing D path).
Handling never-active EN on $abc$383924$auto$blifparse.cc:362:parse_blif$383926 ($_DFFE_PN0P_) from module kmac (removing D path).
Handling never-active EN on $abc$383924$auto$blifparse.cc:362:parse_blif$383925 ($_DFFE_PN0P_) from module kmac (removing D path).
Handling never-active EN on $abc$383962$auto$blifparse.cc:362:parse_blif$383970 ($_DFFE_PP_) from module kmac (removing D path).
Handling never-active EN on $abc$383962$auto$blifparse.cc:362:parse_blif$383969 ($_DFFE_PP_) from module kmac (removing D path).
Handling never-active EN on $abc$383962$auto$blifparse.cc:362:parse_blif$383968 ($_DFFE_PP_) from module kmac (removing D path).
Handling never-active EN on $abc$383962$auto$blifparse.cc:362:parse_blif$383967 ($_DFFE_PP_) from module kmac (removing D path).
Handling never-active EN on $abc$383962$auto$blifparse.cc:362:parse_blif$383966 ($_DFFE_PP_) from module kmac (removing D path).
Handling never-active EN on $abc$383962$auto$blifparse.cc:362:parse_blif$383965 ($_DFFE_PP_) from module kmac (removing D path).
Handling never-active EN on $abc$383962$auto$blifparse.cc:362:parse_blif$383964 ($_DFFE_PP_) from module kmac (removing D path).
Handling never-active EN on $abc$383962$auto$blifparse.cc:362:parse_blif$383963 ($_DFFE_PP_) from module kmac (removing D path).
Setting constant 0-bit at position 0 on $abc$383924$auto$blifparse.cc:362:parse_blif$383925 ($_DLATCH_N_) from module kmac.
Setting constant 0-bit at position 0 on $abc$383924$auto$blifparse.cc:362:parse_blif$383926 ($_DLATCH_N_) from module kmac.
Setting constant 0-bit at position 0 on $abc$381238$auto$blifparse.cc:362:parse_blif$381239 ($_DLATCH_N_) from module kmac.

yosys> opt_clean

3.93. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 1 unused cells and 3341 unused wires.
<suppressed ~130 debug messages>

yosys> opt_expr

3.94. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

yosys> opt_muxtree

3.95. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.96. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.97. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_share

3.98. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe -nosdff

3.99. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.100. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..

yosys> opt_expr

3.101. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
MAX OPT ITERATION = 2

yosys> opt_ffinv

3.102. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 3 inverters.

yosys> stat

3.103. Printing statistics.

=== kmac ===

   Number of wires:               4571
   Number of wire bits:         101933
   Number of public wires:        3652
   Number of public wire bits:  101014
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1044
     $_DFFE_PN0N_                    4
     $_DFFE_PN0P_                  211
     $_DFFE_PN1P_                    1
     $_DFFE_PN_                     48
     $_DFFE_PP_                     56
     $_DFF_PN0_                     52
     $_DFF_PN1_                      3
     $lut                          669


yosys> shregmap -minlen 8 -maxlen 20

3.104. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.105. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.106. Printing statistics.

=== kmac ===

   Number of wires:               4571
   Number of wire bits:         101933
   Number of public wires:        3652
   Number of public wire bits:  101014
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1044
     $_DFFE_PN0N_                    4
     $_DFFE_PN0P_                  211
     $_DFFE_PN1P_                    1
     $_DFFE_PP0N_                   48
     $_DFFE_PP0P_                   56
     $_DFF_PN0_                     52
     $_DFF_PN1_                      3
     $lut                          669


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.107. Executing TECHMAP pass (map to technology primitives).

3.107.1. Executing Verilog-2005 frontend: /home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.107.2. Executing Verilog-2005 frontend: /home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.107.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using template \$_DFFE_PP0N_ for cells of type $_DFFE_PP0N_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_PN0N_ for cells of type $_DFFE_PN0N_.
Using template \$_DFFE_PN1P_ for cells of type $_DFFE_PN1P_.
Using template \$_DFF_PN1_ for cells of type $_DFF_PN1_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~1336 debug messages>

yosys> opt_expr -mux_undef

3.108. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~14342 debug messages>

yosys> simplemap

3.109. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.110. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

yosys> opt_merge

3.111. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~7746 debug messages>
Removed a total of 2582 cells.

yosys> opt_dff -nodffe -nosdff

3.112. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.113. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 0 unused cells and 3178 unused wires.
<suppressed ~1 debug messages>

yosys> opt -nodffe -nosdff

3.114. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.114.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
<suppressed ~199 debug messages>

yosys> opt_merge -nomux

3.114.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_muxtree

3.114.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.114.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.114.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.114.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.114.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 0 unused cells and 36 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.114.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

3.114.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.114.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.114.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.114.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.114.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.114.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..

yosys> opt_expr

3.114.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

3.114.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /home/users/temp_dir/yosys_K0ssNM/abc_tmp_2.scr

3.115. Executing ABC pass (technology mapping using ABC).

3.115.1. Extracting gate netlist of module `\kmac' to `<abc-temp-dir>/input.blif'..
Extracted 2932 gates and 3423 wires to a netlist network with 489 inputs and 350 outputs.

3.115.1.1. Executing ABC.
DE:   #PIs = 489  #Luts =   676  Max Lvl =  21  Avg Lvl =   8.01  [   0.11 sec. at Pass 0]
DE:   #PIs = 489  #Luts =   676  Max Lvl =  21  Avg Lvl =   8.01  [   4.01 sec. at Pass 1]
DE:   #PIs = 489  #Luts =   674  Max Lvl =  21  Avg Lvl =   8.37  [   0.86 sec. at Pass 2]
DE:   #PIs = 489  #Luts =   671  Max Lvl =  19  Avg Lvl =   7.39  [   1.35 sec. at Pass 3]
DE:   #PIs = 489  #Luts =   669  Max Lvl =  20  Avg Lvl =   7.98  [   0.83 sec. at Pass 4]
DE:   #PIs = 489  #Luts =   665  Max Lvl =  21  Avg Lvl =   8.03  [   1.35 sec. at Pass 5]
DE:   #PIs = 489  #Luts =   665  Max Lvl =  21  Avg Lvl =   8.03  [   0.88 sec. at Pass 6]
DE:   #PIs = 489  #Luts =   663  Max Lvl =  19  Avg Lvl =   7.37  [   1.36 sec. at Pass 7]
DE:   #PIs = 489  #Luts =   662  Max Lvl =  20  Avg Lvl =   7.54  [   0.90 sec. at Pass 8]
DE:   #PIs = 489  #Luts =   662  Max Lvl =  20  Avg Lvl =   7.54  [   1.37 sec. at Pass 9]
DE:   #PIs = 489  #Luts =   662  Max Lvl =  20  Avg Lvl =   7.54  [   0.91 sec. at Pass 10]
DE:   #PIs = 489  #Luts =   661  Max Lvl =  21  Avg Lvl =   8.24  [   1.42 sec. at Pass 11]
DE:   #PIs = 489  #Luts =   661  Max Lvl =  20  Avg Lvl =   7.41  [   0.95 sec. at Pass 12]
DE:   #PIs = 489  #Luts =   661  Max Lvl =  20  Avg Lvl =   7.41  [   1.39 sec. at Pass 13]
DE:   #PIs = 489  #Luts =   660  Max Lvl =  21  Avg Lvl =   7.96  [   0.85 sec. at Pass 14]
DE:   #PIs = 489  #Luts =   659  Max Lvl =  19  Avg Lvl =   7.62  [   1.28 sec. at Pass 15]
DE:   #PIs = 489  #Luts =   659  Max Lvl =  19  Avg Lvl =   7.62  [   0.82 sec. at Pass 16]
DE:   #PIs = 489  #Luts =   659  Max Lvl =  19  Avg Lvl =   7.62  [   1.31 sec. at Pass 17]
DE:   #PIs = 489  #Luts =   659  Max Lvl =  19  Avg Lvl =   7.62  [   0.85 sec. at Pass 18]
DE:   #PIs = 489  #Luts =   659  Max Lvl =  19  Avg Lvl =   7.62  [   0.17 sec. at Pass 19]

yosys> opt_expr

3.116. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.

yosys> opt_merge -nomux

3.117. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.118. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \kmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.119. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \kmac.
Performed a total of 0 changes.

yosys> opt_merge

3.120. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\kmac'.
Removed a total of 0 cells.

yosys> opt_share

3.121. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe -nosdff

3.122. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.123. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 0 unused cells and 2796 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.124. Executing OPT_EXPR pass (perform const folding).
Optimizing module kmac.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.125. Executing HIERARCHY pass (managing design hierarchy).

3.125.1. Analyzing design hierarchy..
Top module:  \kmac

3.125.2. Analyzing design hierarchy..
Top module:  \kmac
Removed 0 unused modules.

yosys> stat

3.126. Printing statistics.

=== kmac ===

   Number of wires:               4558
   Number of wire bits:         101920
   Number of public wires:        3652
   Number of public wire bits:  101014
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1033
     $lut                          658
     dffsre                        375


yosys> opt_clean -purge

3.127. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \kmac..
Removed 0 unused cells and 3531 unused wires.
<suppressed ~3531 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.128. Executing Verilog backend.
Dumping module `\kmac'.

Warnings: 1122 unique messages, 1131 total
End of script. Logfile hash: dd3d731e15, CPU: user 453.90s system 10.57s, MEM: 557.53 MB peak
Yosys 0.18+10 (git sha1 7a7a25778, gcc 9.1.0 -fPIC -Os)
Time spent: 61% 6x abc (548 sec), 21% 39x opt_dff (193 sec), ...
real 572.01
user 838.26
sys 58.21
