

================================================================
== Vitis HLS Report for 'conv_fprop2'
================================================================
* Date:           Fri Mar 14 16:55:06 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       conv_fprop2_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.983 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                                 |                                                      |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                             Instance                            |                        Module                        |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_conv_fprop2_Pipeline_1_fu_234                                |conv_fprop2_Pipeline_1                                |        2|        ?|  6.600 ns|         ?|    1|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_conv_fprop2_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_241  |conv_fprop2_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_conv_fprop2_Pipeline_VITIS_LOOP_144_3_fu_258                 |conv_fprop2_Pipeline_VITIS_LOOP_144_3                 |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_127_1      |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_130_2     |        ?|        ?|         ?|          -|          -|     ?|        no|
        |  ++ VITIS_LOOP_52_1    |        ?|        ?|         ?|          -|          -|     ?|        no|
        |   +++ VITIS_LOOP_54_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      514|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    79|     6655|     6833|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|      315|    -|
|Register             |        -|     -|     1050|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    80|     7705|     7662|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     8|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     2|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+------+------+-----+
    |                             Instance                            |                        Module                        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+------+------+-----+
    |grp_conv_fprop2_Pipeline_1_fu_234                                |conv_fprop2_Pipeline_1                                |        0|   0|    13|    86|    0|
    |grp_conv_fprop2_Pipeline_VITIS_LOOP_144_3_fu_258                 |conv_fprop2_Pipeline_VITIS_LOOP_144_3                 |        0|  58|  4653|  5251|    0|
    |grp_conv_fprop2_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_241  |conv_fprop2_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4  |        0|  10|   978|   697|    0|
    |dadddsub_64ns_64ns_64_8_full_dsp_1_U35                           |dadddsub_64ns_64ns_64_8_full_dsp_1                    |        0|   3|   685|   635|    0|
    |mul_10s_10s_10_1_1_U39                                           |mul_10s_10s_10_1_1                                    |        0|   0|     0|    62|    0|
    |mul_11ns_6ns_16_1_1_U38                                          |mul_11ns_6ns_16_1_1                                   |        0|   1|     0|     6|    0|
    |mul_31ns_31ns_62_2_1_U36                                         |mul_31ns_31ns_62_2_1                                  |        0|   4|   161|    47|    0|
    |mul_32s_32s_32_2_1_U37                                           |mul_32s_32s_32_2_1                                    |        0|   3|   165|    49|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                            |                                                      |        0|  79|  6655|  6833|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_11s_11s_11ns_11_4_1_U40  |mac_muladd_11s_11s_11ns_11_4_1  |  i0 * i1 + i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln127_fu_313_p2              |         +|   0|  0|  38|          31|           1|
    |add_ln130_fu_400_p2              |         +|   0|  0|  38|          31|           1|
    |add_ln52_fu_447_p2               |         +|   0|  0|  38|          31|           1|
    |add_ln54_fu_475_p2               |         +|   0|  0|  38|          31|           1|
    |add_ln64_fu_490_p2               |         +|   0|  0|  17|          10|          10|
    |ap_block_state5_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_condition_885                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_888                 |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op113_call_state4   |       and|   0|  0|   2|           1|           1|
    |empty_20_fu_351_p2               |      icmp|   0|  0|  39|          32|           1|
    |empty_21_fu_365_p2               |      icmp|   0|  0|  39|          32|           1|
    |empty_fu_292_p2                  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln127_fu_308_p2             |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln130_fu_395_p2             |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln52_fu_442_p2              |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln54_fu_470_p2              |      icmp|   0|  0|  39|          32|          32|
    |c3_conv_layer2_map_common_we0    |        or|   0|  0|   2|           1|           1|
    |smax1_fu_371_p3                  |    select|   0|  0|  31|           1|          31|
    |smax_fu_357_p3                   |    select|   0|  0|  31|           1|          31|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 514|         365|         212|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+-----+-----------+-----+-----------+
    |                   Name                   | LUT | Input Size| Bits| Total Bits|
    +------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  139|         28|    1|         28|
    |c3_conv_layer2_map_common_address0        |   14|          3|   10|         30|
    |c3_conv_layer2_map_common_address0_local  |   14|          3|   10|         30|
    |c3_conv_layer2_map_common_ce0             |   14|          3|    1|          3|
    |c3_conv_layer2_map_common_d0              |    9|          2|   64|        128|
    |c3_conv_layer2_map_common_we0             |    9|          2|    1|          2|
    |grp_fu_269_ce                             |   20|          4|    1|          4|
    |grp_fu_269_opcode                         |   20|          4|    2|          8|
    |grp_fu_269_p0                             |   20|          4|   64|        256|
    |grp_fu_269_p1                             |   20|          4|   64|        256|
    |i_1_reg_212                               |    9|          2|   31|         62|
    |i_fu_112                                  |    9|          2|   31|         62|
    |j_1_reg_223                               |    9|          2|   31|         62|
    |j_reg_201                                 |    9|          2|   31|         62|
    +------------------------------------------+-----+-----------+-----+-----------+
    |Total                                     |  315|         65|  342|        993|
    +------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                     | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |add28_i_reg_738                                                               |  64|   0|   64|          0|
    |add_ln127_reg_582                                                             |  31|   0|   31|          0|
    |add_ln130_reg_645                                                             |  31|   0|   31|          0|
    |add_ln132_reg_665                                                             |  11|   0|   11|          0|
    |add_ln52_reg_692                                                              |  31|   0|   31|          0|
    |add_ln54_reg_710                                                              |  31|   0|   31|          0|
    |ap_CS_fsm                                                                     |  27|   0|   27|          0|
    |c3_conv_layer1_kernel_w_read_reg_602                                          |  32|   0|   32|          0|
    |c3_conv_layer1_map_count_read_reg_560                                         |  32|   0|   32|          0|
    |c3_conv_layer1_map_h_read_reg_542                                             |  32|   0|   32|          0|
    |c3_conv_layer1_map_w_read_reg_536                                             |  32|   0|   32|          0|
    |c3_conv_layer2_b_load_reg_743                                                 |  64|   0|   64|          0|
    |c3_conv_layer2_map_common_addr_reg_720                                        |  10|   0|   10|          0|
    |c3_conv_layer2_map_common_load_reg_725                                        |  64|   0|   64|          0|
    |empty_19_reg_574                                                              |  11|   0|   11|          0|
    |empty_22_reg_702                                                              |  10|   0|   10|          0|
    |empty_23_reg_748                                                              |  64|   0|   64|          0|
    |empty_reg_565                                                                 |   1|   0|    1|          0|
    |grp_conv_fprop2_Pipeline_1_fu_234_ap_start_reg                                |   1|   0|    1|          0|
    |grp_conv_fprop2_Pipeline_VITIS_LOOP_144_3_fu_258_ap_start_reg                 |   1|   0|    1|          0|
    |grp_conv_fprop2_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_241_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_212                                                                   |  31|   0|   31|          0|
    |i_fu_112                                                                      |  31|   0|   31|          0|
    |j_1_reg_223                                                                   |  31|   0|   31|          0|
    |j_reg_201                                                                     |  31|   0|   31|          0|
    |mul_ln139_reg_637                                                             |  62|   0|   62|          0|
    |mul_ln61_reg_680                                                              |  16|   0|   16|          0|
    |pconnection_load_reg_685                                                      |   1|   0|    1|          0|
    |s2_pooling_layer1_map_count_read_reg_569                                      |  32|   0|   32|          0|
    |size_reg_553                                                                  |  32|   0|   32|          0|
    |smax1_reg_617                                                                 |  31|   0|   31|          0|
    |smax_reg_612                                                                  |  31|   0|   31|          0|
    |tmp_1_reg_675                                                                 |   7|   0|   17|         10|
    |tmp_reg_592                                                                   |   7|   0|   17|         10|
    |trunc_ln127_2_reg_597                                                         |  11|   0|   11|          0|
    |trunc_ln127_reg_548                                                           |  10|   0|   10|          0|
    |trunc_ln130_reg_650                                                           |   7|   0|    7|          0|
    |trunc_ln52_1_reg_632                                                          |  17|   0|   17|          0|
    |trunc_ln52_2_reg_697                                                          |  17|   0|   17|          0|
    |trunc_ln52_reg_607                                                            |  16|   0|   16|          0|
    |trunc_ln54_reg_715                                                            |  17|   0|   17|          0|
    |zext_ln127_reg_587                                                            |  31|   0|   64|         33|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                         |1050|   0| 1103|         53|
    +------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|                     conv_fprop2|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|                     conv_fprop2|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|                     conv_fprop2|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|                     conv_fprop2|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|                     conv_fprop2|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|                     conv_fprop2|  return value|
|ap_ce                                  |   in|    1|  ap_ctrl_hs|                     conv_fprop2|  return value|
|ap_core                                |   in|    8|     ap_none|                         ap_core|        scalar|
|ap_part                                |   in|    8|     ap_none|                         ap_part|        scalar|
|ap_parent                              |   in|    8|     ap_none|                       ap_parent|        scalar|
|s2_pooling_layer1_map_w                |   in|   32|     ap_none|         s2_pooling_layer1_map_w|       pointer|
|s2_pooling_layer1_map_h                |   in|   32|     ap_none|         s2_pooling_layer1_map_h|       pointer|
|s2_pooling_layer1_map_count            |   in|   32|     ap_none|     s2_pooling_layer1_map_count|       pointer|
|s2_pooling_layer1_kernel_w             |   in|   32|     ap_none|      s2_pooling_layer1_kernel_w|       pointer|
|s2_pooling_layer1_kernel_h             |   in|   32|     ap_none|      s2_pooling_layer1_kernel_h|       pointer|
|s2_pooling_layer1_kernel_count         |   in|   32|     ap_none|  s2_pooling_layer1_kernel_count|       pointer|
|s2_pooling_layer2_data_address0        |  out|   17|   ap_memory|          s2_pooling_layer2_data|         array|
|s2_pooling_layer2_data_ce0             |  out|    1|   ap_memory|          s2_pooling_layer2_data|         array|
|s2_pooling_layer2_data_q0              |   in|   64|   ap_memory|          s2_pooling_layer2_data|         array|
|s2_pooling_layer2_error_address0       |  out|   17|   ap_memory|         s2_pooling_layer2_error|         array|
|s2_pooling_layer2_error_ce0            |  out|    1|   ap_memory|         s2_pooling_layer2_error|         array|
|s2_pooling_layer2_error_we0            |  out|    1|   ap_memory|         s2_pooling_layer2_error|         array|
|s2_pooling_layer2_error_d0             |  out|   64|   ap_memory|         s2_pooling_layer2_error|         array|
|s2_pooling_layer2_error_q0             |   in|   64|   ap_memory|         s2_pooling_layer2_error|         array|
|s2_pooling_layer2_error_address1       |  out|   17|   ap_memory|         s2_pooling_layer2_error|         array|
|s2_pooling_layer2_error_ce1            |  out|    1|   ap_memory|         s2_pooling_layer2_error|         array|
|s2_pooling_layer2_error_we1            |  out|    1|   ap_memory|         s2_pooling_layer2_error|         array|
|s2_pooling_layer2_error_d1             |  out|   64|   ap_memory|         s2_pooling_layer2_error|         array|
|s2_pooling_layer2_error_q1             |   in|   64|   ap_memory|         s2_pooling_layer2_error|         array|
|s2_pooling_layer2_b_address0           |  out|    7|   ap_memory|             s2_pooling_layer2_b|         array|
|s2_pooling_layer2_b_ce0                |  out|    1|   ap_memory|             s2_pooling_layer2_b|         array|
|s2_pooling_layer2_b_we0                |  out|    1|   ap_memory|             s2_pooling_layer2_b|         array|
|s2_pooling_layer2_b_d0                 |  out|   64|   ap_memory|             s2_pooling_layer2_b|         array|
|s2_pooling_layer2_b_q0                 |   in|   64|   ap_memory|             s2_pooling_layer2_b|         array|
|s2_pooling_layer2_b_address1           |  out|    7|   ap_memory|             s2_pooling_layer2_b|         array|
|s2_pooling_layer2_b_ce1                |  out|    1|   ap_memory|             s2_pooling_layer2_b|         array|
|s2_pooling_layer2_b_we1                |  out|    1|   ap_memory|             s2_pooling_layer2_b|         array|
|s2_pooling_layer2_b_d1                 |  out|   64|   ap_memory|             s2_pooling_layer2_b|         array|
|s2_pooling_layer2_b_q1                 |   in|   64|   ap_memory|             s2_pooling_layer2_b|         array|
|s2_pooling_layer2_db_address0          |  out|    7|   ap_memory|            s2_pooling_layer2_db|         array|
|s2_pooling_layer2_db_ce0               |  out|    1|   ap_memory|            s2_pooling_layer2_db|         array|
|s2_pooling_layer2_db_we0               |  out|    1|   ap_memory|            s2_pooling_layer2_db|         array|
|s2_pooling_layer2_db_d0                |  out|   64|   ap_memory|            s2_pooling_layer2_db|         array|
|s2_pooling_layer2_db_q0                |   in|   64|   ap_memory|            s2_pooling_layer2_db|         array|
|s2_pooling_layer2_db_address1          |  out|    7|   ap_memory|            s2_pooling_layer2_db|         array|
|s2_pooling_layer2_db_ce1               |  out|    1|   ap_memory|            s2_pooling_layer2_db|         array|
|s2_pooling_layer2_db_we1               |  out|    1|   ap_memory|            s2_pooling_layer2_db|         array|
|s2_pooling_layer2_db_d1                |  out|   64|   ap_memory|            s2_pooling_layer2_db|         array|
|s2_pooling_layer2_db_q1                |   in|   64|   ap_memory|            s2_pooling_layer2_db|         array|
|s2_pooling_layer2_W_address0           |  out|   16|   ap_memory|             s2_pooling_layer2_W|         array|
|s2_pooling_layer2_W_ce0                |  out|    1|   ap_memory|             s2_pooling_layer2_W|         array|
|s2_pooling_layer2_W_we0                |  out|    1|   ap_memory|             s2_pooling_layer2_W|         array|
|s2_pooling_layer2_W_d0                 |  out|   64|   ap_memory|             s2_pooling_layer2_W|         array|
|s2_pooling_layer2_W_q0                 |   in|   64|   ap_memory|             s2_pooling_layer2_W|         array|
|s2_pooling_layer2_W_address1           |  out|   16|   ap_memory|             s2_pooling_layer2_W|         array|
|s2_pooling_layer2_W_ce1                |  out|    1|   ap_memory|             s2_pooling_layer2_W|         array|
|s2_pooling_layer2_W_we1                |  out|    1|   ap_memory|             s2_pooling_layer2_W|         array|
|s2_pooling_layer2_W_d1                 |  out|   64|   ap_memory|             s2_pooling_layer2_W|         array|
|s2_pooling_layer2_W_q1                 |   in|   64|   ap_memory|             s2_pooling_layer2_W|         array|
|s2_pooling_layer2_dW_address0          |  out|   16|   ap_memory|            s2_pooling_layer2_dW|         array|
|s2_pooling_layer2_dW_ce0               |  out|    1|   ap_memory|            s2_pooling_layer2_dW|         array|
|s2_pooling_layer2_dW_we0               |  out|    1|   ap_memory|            s2_pooling_layer2_dW|         array|
|s2_pooling_layer2_dW_d0                |  out|   64|   ap_memory|            s2_pooling_layer2_dW|         array|
|s2_pooling_layer2_dW_q0                |   in|   64|   ap_memory|            s2_pooling_layer2_dW|         array|
|s2_pooling_layer2_dW_address1          |  out|   16|   ap_memory|            s2_pooling_layer2_dW|         array|
|s2_pooling_layer2_dW_ce1               |  out|    1|   ap_memory|            s2_pooling_layer2_dW|         array|
|s2_pooling_layer2_dW_we1               |  out|    1|   ap_memory|            s2_pooling_layer2_dW|         array|
|s2_pooling_layer2_dW_d1                |  out|   64|   ap_memory|            s2_pooling_layer2_dW|         array|
|s2_pooling_layer2_dW_q1                |   in|   64|   ap_memory|            s2_pooling_layer2_dW|         array|
|s2_pooling_layer2_map_common_address0  |  out|   10|   ap_memory|    s2_pooling_layer2_map_common|         array|
|s2_pooling_layer2_map_common_ce0       |  out|    1|   ap_memory|    s2_pooling_layer2_map_common|         array|
|s2_pooling_layer2_map_common_we0       |  out|    1|   ap_memory|    s2_pooling_layer2_map_common|         array|
|s2_pooling_layer2_map_common_d0        |  out|   64|   ap_memory|    s2_pooling_layer2_map_common|         array|
|s2_pooling_layer2_map_common_q0        |   in|   64|   ap_memory|    s2_pooling_layer2_map_common|         array|
|s2_pooling_layer2_map_common_address1  |  out|   10|   ap_memory|    s2_pooling_layer2_map_common|         array|
|s2_pooling_layer2_map_common_ce1       |  out|    1|   ap_memory|    s2_pooling_layer2_map_common|         array|
|s2_pooling_layer2_map_common_we1       |  out|    1|   ap_memory|    s2_pooling_layer2_map_common|         array|
|s2_pooling_layer2_map_common_d1        |  out|   64|   ap_memory|    s2_pooling_layer2_map_common|         array|
|s2_pooling_layer2_map_common_q1        |   in|   64|   ap_memory|    s2_pooling_layer2_map_common|         array|
|c3_conv_layer1_map_w                   |   in|   32|     ap_none|            c3_conv_layer1_map_w|       pointer|
|c3_conv_layer1_map_h                   |   in|   32|     ap_none|            c3_conv_layer1_map_h|       pointer|
|c3_conv_layer1_map_count               |   in|   32|     ap_none|        c3_conv_layer1_map_count|       pointer|
|c3_conv_layer1_kernel_w                |   in|   32|     ap_none|         c3_conv_layer1_kernel_w|       pointer|
|c3_conv_layer1_kernel_h                |   in|   32|     ap_none|         c3_conv_layer1_kernel_h|       pointer|
|c3_conv_layer1_kernel_count            |   in|   32|     ap_none|     c3_conv_layer1_kernel_count|       pointer|
|c3_conv_layer2_data_address0           |  out|   17|   ap_memory|             c3_conv_layer2_data|         array|
|c3_conv_layer2_data_ce0                |  out|    1|   ap_memory|             c3_conv_layer2_data|         array|
|c3_conv_layer2_data_we0                |  out|    1|   ap_memory|             c3_conv_layer2_data|         array|
|c3_conv_layer2_data_d0                 |  out|   64|   ap_memory|             c3_conv_layer2_data|         array|
|c3_conv_layer2_error_address0          |  out|   17|   ap_memory|            c3_conv_layer2_error|         array|
|c3_conv_layer2_error_ce0               |  out|    1|   ap_memory|            c3_conv_layer2_error|         array|
|c3_conv_layer2_error_we0               |  out|    1|   ap_memory|            c3_conv_layer2_error|         array|
|c3_conv_layer2_error_d0                |  out|   64|   ap_memory|            c3_conv_layer2_error|         array|
|c3_conv_layer2_error_q0                |   in|   64|   ap_memory|            c3_conv_layer2_error|         array|
|c3_conv_layer2_error_address1          |  out|   17|   ap_memory|            c3_conv_layer2_error|         array|
|c3_conv_layer2_error_ce1               |  out|    1|   ap_memory|            c3_conv_layer2_error|         array|
|c3_conv_layer2_error_we1               |  out|    1|   ap_memory|            c3_conv_layer2_error|         array|
|c3_conv_layer2_error_d1                |  out|   64|   ap_memory|            c3_conv_layer2_error|         array|
|c3_conv_layer2_error_q1                |   in|   64|   ap_memory|            c3_conv_layer2_error|         array|
|c3_conv_layer2_b_address0              |  out|    7|   ap_memory|                c3_conv_layer2_b|         array|
|c3_conv_layer2_b_ce0                   |  out|    1|   ap_memory|                c3_conv_layer2_b|         array|
|c3_conv_layer2_b_q0                    |   in|   64|   ap_memory|                c3_conv_layer2_b|         array|
|c3_conv_layer2_db_address0             |  out|    7|   ap_memory|               c3_conv_layer2_db|         array|
|c3_conv_layer2_db_ce0                  |  out|    1|   ap_memory|               c3_conv_layer2_db|         array|
|c3_conv_layer2_db_we0                  |  out|    1|   ap_memory|               c3_conv_layer2_db|         array|
|c3_conv_layer2_db_d0                   |  out|   64|   ap_memory|               c3_conv_layer2_db|         array|
|c3_conv_layer2_db_q0                   |   in|   64|   ap_memory|               c3_conv_layer2_db|         array|
|c3_conv_layer2_db_address1             |  out|    7|   ap_memory|               c3_conv_layer2_db|         array|
|c3_conv_layer2_db_ce1                  |  out|    1|   ap_memory|               c3_conv_layer2_db|         array|
|c3_conv_layer2_db_we1                  |  out|    1|   ap_memory|               c3_conv_layer2_db|         array|
|c3_conv_layer2_db_d1                   |  out|   64|   ap_memory|               c3_conv_layer2_db|         array|
|c3_conv_layer2_db_q1                   |   in|   64|   ap_memory|               c3_conv_layer2_db|         array|
|c3_conv_layer2_W_address0              |  out|   16|   ap_memory|                c3_conv_layer2_W|         array|
|c3_conv_layer2_W_ce0                   |  out|    1|   ap_memory|                c3_conv_layer2_W|         array|
|c3_conv_layer2_W_q0                    |   in|   64|   ap_memory|                c3_conv_layer2_W|         array|
|c3_conv_layer2_dW_address0             |  out|   16|   ap_memory|               c3_conv_layer2_dW|         array|
|c3_conv_layer2_dW_ce0                  |  out|    1|   ap_memory|               c3_conv_layer2_dW|         array|
|c3_conv_layer2_dW_we0                  |  out|    1|   ap_memory|               c3_conv_layer2_dW|         array|
|c3_conv_layer2_dW_d0                   |  out|   64|   ap_memory|               c3_conv_layer2_dW|         array|
|c3_conv_layer2_dW_q0                   |   in|   64|   ap_memory|               c3_conv_layer2_dW|         array|
|c3_conv_layer2_dW_address1             |  out|   16|   ap_memory|               c3_conv_layer2_dW|         array|
|c3_conv_layer2_dW_ce1                  |  out|    1|   ap_memory|               c3_conv_layer2_dW|         array|
|c3_conv_layer2_dW_we1                  |  out|    1|   ap_memory|               c3_conv_layer2_dW|         array|
|c3_conv_layer2_dW_d1                   |  out|   64|   ap_memory|               c3_conv_layer2_dW|         array|
|c3_conv_layer2_dW_q1                   |   in|   64|   ap_memory|               c3_conv_layer2_dW|         array|
|c3_conv_layer2_map_common_address0     |  out|   10|   ap_memory|       c3_conv_layer2_map_common|         array|
|c3_conv_layer2_map_common_ce0          |  out|    1|   ap_memory|       c3_conv_layer2_map_common|         array|
|c3_conv_layer2_map_common_we0          |  out|    1|   ap_memory|       c3_conv_layer2_map_common|         array|
|c3_conv_layer2_map_common_d0           |  out|   64|   ap_memory|       c3_conv_layer2_map_common|         array|
|c3_conv_layer2_map_common_q0           |   in|   64|   ap_memory|       c3_conv_layer2_map_common|         array|
|pconnection_address0                   |  out|    7|   ap_memory|                     pconnection|         array|
|pconnection_ce0                        |  out|    1|   ap_memory|                     pconnection|         array|
|pconnection_q0                         |   in|    1|   ap_memory|                     pconnection|         array|
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+

