<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p96" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_96{left:96px;bottom:1124px;letter-spacing:0.2px;}
#t2_96{left:726px;bottom:1130px;}
#t3_96{left:726px;bottom:1124px;letter-spacing:0.15px;word-spacing:-0.05px;}
#t4_96{left:83px;bottom:81px;letter-spacing:-0.13px;}
#t5_96{left:397px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t6_96{left:837px;bottom:81px;letter-spacing:-0.16px;}
#t7_96{left:138px;bottom:961px;letter-spacing:0.13px;}
#t8_96{left:206px;bottom:961px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t9_96{left:784px;bottom:961px;letter-spacing:-0.14px;}
#ta_96{left:138px;bottom:926px;letter-spacing:0.12px;}
#tb_96{left:204px;bottom:926px;letter-spacing:0.01px;word-spacing:0.09px;}
#tc_96{left:138px;bottom:900px;letter-spacing:0.09px;word-spacing:0.02px;}
#td_96{left:138px;bottom:867px;letter-spacing:0.11px;}
#te_96{left:226px;bottom:867px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tf_96{left:383px;bottom:867px;}
#tg_96{left:405px;bottom:867px;letter-spacing:-0.16px;word-spacing:0.01px;}
#th_96{left:138px;bottom:841px;letter-spacing:0.11px;word-spacing:1.26px;}
#ti_96{left:137px;bottom:822px;letter-spacing:0.09px;word-spacing:1.48px;}
#tj_96{left:733px;bottom:822px;letter-spacing:-0.42px;}
#tk_96{left:751px;bottom:822px;letter-spacing:0.09px;}
#tl_96{left:779px;bottom:822px;letter-spacing:0.04px;}
#tm_96{left:820px;bottom:822px;letter-spacing:0.13px;word-spacing:1.38px;}
#tn_96{left:137px;bottom:804px;letter-spacing:0.11px;word-spacing:-0.07px;}
#to_96{left:221px;bottom:804px;letter-spacing:0.09px;}
#tp_96{left:258px;bottom:804px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tq_96{left:456px;bottom:804px;letter-spacing:0.12px;}
#tr_96{left:487px;bottom:804px;letter-spacing:0.1px;word-spacing:-0.01px;}
#ts_96{left:137px;bottom:778px;letter-spacing:0.11px;word-spacing:2.04px;}
#tt_96{left:137px;bottom:760px;letter-spacing:0.1px;}
#tu_96{left:137px;bottom:726px;letter-spacing:0.11px;}
#tv_96{left:137px;bottom:700px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tw_96{left:350px;bottom:700px;letter-spacing:0.09px;}
#tx_96{left:485px;bottom:700px;letter-spacing:0.05px;}
#ty_96{left:499px;bottom:700px;letter-spacing:-0.42px;}
#tz_96{left:515px;bottom:700px;letter-spacing:0.11px;word-spacing:0.03px;}
#t10_96{left:137px;bottom:674px;letter-spacing:0.11px;word-spacing:1.95px;}
#t11_96{left:356px;bottom:674px;letter-spacing:0.08px;}
#t12_96{left:488px;bottom:674px;letter-spacing:0.09px;word-spacing:1.93px;}
#t13_96{left:512px;bottom:674px;letter-spacing:0.1px;}
#t14_96{left:546px;bottom:674px;letter-spacing:0.09px;}
#t15_96{left:574px;bottom:674px;letter-spacing:-0.42px;}
#t16_96{left:593px;bottom:674px;letter-spacing:0.11px;word-spacing:1.97px;}
#t17_96{left:137px;bottom:656px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t18_96{left:137px;bottom:630px;letter-spacing:0.1px;word-spacing:0.76px;}
#t19_96{left:137px;bottom:611px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1a_96{left:137px;bottom:585px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1b_96{left:137px;bottom:559px;letter-spacing:0.12px;word-spacing:0.3px;}
#t1c_96{left:137px;bottom:541px;letter-spacing:0.1px;word-spacing:0.03px;}
#t1d_96{left:137px;bottom:507px;letter-spacing:0.13px;}
#t1e_96{left:165px;bottom:483px;letter-spacing:-0.15px;}
#t1f_96{left:214px;bottom:483px;}
#t1g_96{left:236px;bottom:483px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1h_96{left:165px;bottom:466px;letter-spacing:-0.16px;word-spacing:0.02px;}
#t1i_96{left:272px;bottom:466px;}
#t1j_96{left:294px;bottom:466px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1k_96{left:165px;bottom:450px;letter-spacing:-0.15px;}
#t1l_96{left:214px;bottom:450px;}
#t1m_96{left:236px;bottom:450px;letter-spacing:-0.17px;}
#t1n_96{left:277px;bottom:447px;letter-spacing:-0.01px;}
#t1o_96{left:352px;bottom:450px;letter-spacing:-0.15px;word-spacing:-0.1px;}
#t1p_96{left:426px;bottom:447px;letter-spacing:-0.03px;}
#t1q_96{left:460px;bottom:450px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#t1r_96{left:650px;bottom:456px;}
#t1s_96{left:656px;bottom:450px;letter-spacing:-0.15px;}
#t1t_96{left:165px;bottom:433px;letter-spacing:-0.16px;}
#t1u_96{left:280px;bottom:433px;}
#t1v_96{left:302px;bottom:433px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#t1w_96{left:165px;bottom:416px;letter-spacing:-0.15px;}
#t1x_96{left:206px;bottom:416px;}
#t1y_96{left:228px;bottom:416px;letter-spacing:-0.17px;}
#t1z_96{left:269px;bottom:414px;}
#t20_96{left:304px;bottom:416px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#t21_96{left:485px;bottom:423px;}
#t22_96{left:492px;bottom:416px;}
#t23_96{left:165px;bottom:399px;letter-spacing:-0.15px;}
#t24_96{left:231px;bottom:399px;}
#t25_96{left:253px;bottom:399px;letter-spacing:-0.16px;}
#t26_96{left:459px;bottom:397px;letter-spacing:-0.02px;}
#t27_96{left:571px;bottom:399px;}
#t28_96{left:165px;bottom:366px;letter-spacing:-0.15px;}
#t29_96{left:214px;bottom:366px;}
#t2a_96{left:236px;bottom:366px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t2b_96{left:165px;bottom:349px;letter-spacing:-0.16px;word-spacing:0.02px;}
#t2c_96{left:272px;bottom:349px;}
#t2d_96{left:294px;bottom:349px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t2e_96{left:165px;bottom:332px;letter-spacing:-0.15px;}
#t2f_96{left:214px;bottom:332px;}
#t2g_96{left:236px;bottom:332px;letter-spacing:-0.17px;}
#t2h_96{left:277px;bottom:330px;letter-spacing:-0.01px;}
#t2i_96{left:352px;bottom:332px;letter-spacing:-0.15px;word-spacing:-0.1px;}
#t2j_96{left:426px;bottom:330px;letter-spacing:-0.03px;}
#t2k_96{left:460px;bottom:332px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#t2l_96{left:650px;bottom:339px;}
#t2m_96{left:656px;bottom:332px;letter-spacing:-0.15px;}
#t2n_96{left:165px;bottom:315px;letter-spacing:-0.16px;}
#t2o_96{left:280px;bottom:315px;}
#t2p_96{left:302px;bottom:315px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#t2q_96{left:165px;bottom:298px;letter-spacing:-0.15px;}
#t2r_96{left:206px;bottom:298px;}
#t2s_96{left:228px;bottom:298px;letter-spacing:-0.17px;}
#t2t_96{left:269px;bottom:296px;}
#t2u_96{left:304px;bottom:298px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#t2v_96{left:485px;bottom:305px;}
#t2w_96{left:492px;bottom:298px;}
#t2x_96{left:165px;bottom:282px;letter-spacing:-0.16px;}
#t2y_96{left:239px;bottom:282px;}
#t2z_96{left:261px;bottom:282px;letter-spacing:-0.16px;}
#t30_96{left:467px;bottom:279px;letter-spacing:-0.01px;}
#t31_96{left:579px;bottom:282px;}
#t32_96{left:138px;bottom:248px;letter-spacing:0.11px;}
#t33_96{left:138px;bottom:222px;letter-spacing:0.06px;word-spacing:0.03px;}
#t34_96{left:124px;bottom:1047px;letter-spacing:-0.25px;}
#t35_96{left:230px;bottom:1047px;letter-spacing:-0.25px;}
#t36_96{left:252px;bottom:1047px;letter-spacing:-0.25px;}
#t37_96{left:340px;bottom:1047px;letter-spacing:-0.25px;}
#t38_96{left:362px;bottom:1047px;letter-spacing:-0.25px;}
#t39_96{left:450px;bottom:1047px;letter-spacing:-0.25px;}
#t3a_96{left:472px;bottom:1047px;letter-spacing:-0.16px;}
#t3b_96{left:537px;bottom:1047px;letter-spacing:-0.16px;}
#t3c_96{left:559px;bottom:1047px;letter-spacing:-0.97px;}
#t3d_96{left:802px;bottom:1047px;}
#t3e_96{left:153px;bottom:1019px;letter-spacing:-0.16px;}
#t3f_96{left:162px;bottom:1002px;letter-spacing:-0.12px;}
#t3g_96{left:296px;bottom:1011px;letter-spacing:-0.11px;}
#t3h_96{left:400px;bottom:1011px;letter-spacing:-0.12px;}
#t3i_96{left:496px;bottom:1020px;letter-spacing:-0.18px;}
#t3j_96{left:497px;bottom:1003px;letter-spacing:-0.16px;}
#t3k_96{left:669px;bottom:1011px;letter-spacing:-0.12px;}
#t3l_96{left:180px;bottom:983px;}
#t3m_96{left:299px;bottom:983px;}
#t3n_96{left:409px;bottom:983px;}
#t3o_96{left:507px;bottom:981px;}
#t3p_96{left:679px;bottom:981px;letter-spacing:-0.16px;}

.s1_96{font-size:15px;font-family:Arial-Bold_sgd;color:#000;}
.s2_96{font-size:3px;font-family:Arial-Bold_sgd;color:#7F7F7F;}
.s3_96{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s4_96{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s5_96{font-size:14px;font-family:Courier_rz;color:#000;}
.s6_96{font-size:14px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s7_96{font-size:15px;font-family:TimesNewRomanPSMT_rx;color:#000;}
.s8_96{font-size:14px;font-family:SymbolMT_s0;color:#000;}
.s9_96{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.sa_96{font-size:11px;font-family:Courier_rz;color:#000;}
.sb_96{font-size:11px;font-family:sub_ArialMT_lsr;color:#000;}
.sc_96{font-size:14px;font-family:TimesNewRomanPSMT_rx;color:#000;}
.t.v0_96{transform:scaleX(0.126);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts96" type="text/css" >

@font-face {
	font-family: Arial-Bold_sgd;
	src: url("fonts/Arial-Bold_sgd.woff") format("woff");
}

@font-face {
	font-family: Courier_rz;
	src: url("fonts/Courier_rz.woff") format("woff");
}

@font-face {
	font-family: SymbolMT_s0;
	src: url("fonts/SymbolMT_s0.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_rx;
	src: url("fonts/TimesNewRomanPSMT_rx.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg96Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg96" style="-webkit-user-select: none;"><object width="935" height="1210" data="96/96.svg" type="image/svg+xml" id="pdf96" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_96" class="t s1_96">LWP </span><span id="t2_96" class="t v0_96 s2_96">I</span><span id="t3_96" class="t s1_96">Load Word Pair </span>
<span id="t4_96" class="t s3_96">MIPS® Architecture for Programmers Volume II-B: </span><span id="t5_96" class="t s3_96">microMIPS64™ Instruction Set, Revision 6.05 </span><span id="t6_96" class="t s3_96">96 </span>
<span id="t7_96" class="t s4_96">Format: </span><span id="t8_96" class="t s5_96">LWP rd, offset(base) </span><span id="t9_96" class="t s6_96">microMIPS </span>
<span id="ta_96" class="t s4_96">Purpose: </span><span id="tb_96" class="t s7_96">Load Word Pair </span>
<span id="tc_96" class="t s7_96">To load two consecutive words from memory </span>
<span id="td_96" class="t s4_96">Description: </span><span id="te_96" class="t s5_96">GPR[rd], GPR[rd+1] </span><span id="tf_96" class="t s8_96"> </span><span id="tg_96" class="t s5_96">memory[GPR[base] + offset] </span>
<span id="th_96" class="t s7_96">The contents of the two consecutive 32-bit words at the memory location specified by the 32-bit aligned effective </span>
<span id="ti_96" class="t s7_96">address are fetched, sign-extended to the GPR register length if necessary, and placed in GPR </span><span id="tj_96" class="t s9_96">rd </span><span id="tk_96" class="t s7_96">and </span><span id="tl_96" class="t s9_96">(rd+1)</span><span id="tm_96" class="t s7_96">. The </span>
<span id="tn_96" class="t s7_96">12-bit signed </span><span id="to_96" class="t s9_96">offset </span><span id="tp_96" class="t s7_96">is added to the contents of GPR </span><span id="tq_96" class="t s9_96">base </span><span id="tr_96" class="t s7_96">to form the effective address. </span>
<span id="ts_96" class="t s7_96">It is implementation-specific whether interrupts are disabled during the sequence of operations generated by this </span>
<span id="tt_96" class="t s7_96">instruction. </span>
<span id="tu_96" class="t s4_96">Restrictions: </span>
<span id="tv_96" class="t s7_96">The behavior of the instructions is </span><span id="tw_96" class="t s4_96">UNPREDICTABLE </span><span id="tx_96" class="t s7_96">if </span><span id="ty_96" class="t s9_96">rd </span><span id="tz_96" class="t s7_96">equals r31. </span>
<span id="t10_96" class="t s7_96">The behavior of the instruction is </span><span id="t11_96" class="t s4_96">UNPREDICTABLE</span><span id="t12_96" class="t s7_96">, if </span><span id="t13_96" class="t s9_96">base </span><span id="t14_96" class="t s7_96">and </span><span id="t15_96" class="t s9_96">rd </span><span id="t16_96" class="t s7_96">are the same. Reason for this is to allow </span>
<span id="t17_96" class="t s7_96">restartability of the operation if an interrupt or exception has aborted the operation in the middle. </span>
<span id="t18_96" class="t s7_96">Pre-Release 6: The effective address must be 32-bit aligned. If either of the 2 least-significant bits of the address is </span>
<span id="t19_96" class="t s7_96">non-zero, an Address Error exception occurs. </span>
<span id="t1a_96" class="t s7_96">Release 6 allows hardware to provide address misalignment support in lieu of requiring natural alignment. </span>
<span id="t1b_96" class="t s7_96">Note: The pseudocode is not completely adapted for Release 6 misalignment support as the handling is implementa- </span>
<span id="t1c_96" class="t s7_96">tion dependent. </span>
<span id="t1d_96" class="t s4_96">Operation: </span>
<span id="t1e_96" class="t s5_96">vAddr </span><span id="t1f_96" class="t s8_96"> </span><span id="t1g_96" class="t s5_96">sign_extend(offset) + GPR[base] </span>
<span id="t1h_96" class="t s5_96">(pAddr, CCA) </span><span id="t1i_96" class="t s8_96"> </span><span id="t1j_96" class="t s5_96">AddressTranslation (vAddr, DATA, LOAD) </span>
<span id="t1k_96" class="t s5_96">pAddr </span><span id="t1l_96" class="t s8_96"> </span><span id="t1m_96" class="t s5_96">pAddr </span>
<span id="t1n_96" class="t sa_96">PSIZE-1..3 </span>
<span id="t1o_96" class="t s5_96">|| (pAddr </span>
<span id="t1p_96" class="t sa_96">2..0 </span>
<span id="t1q_96" class="t s5_96">xor (ReverseEndian || 0 </span>
<span id="t1r_96" class="t sa_96">2 </span>
<span id="t1s_96" class="t s5_96">)) </span>
<span id="t1t_96" class="t s5_96">memdoubleword </span><span id="t1u_96" class="t s8_96"> </span><span id="t1v_96" class="t s5_96">LoadMemory (CCA, WORD, pAddr, vAddr, DATA) </span>
<span id="t1w_96" class="t s5_96">byte </span><span id="t1x_96" class="t s8_96"> </span><span id="t1y_96" class="t s5_96">vAddr </span>
<span id="t1z_96" class="t sa_96">2..0 </span>
<span id="t20_96" class="t s5_96">xor (BigEndianCPU || 0 </span>
<span id="t21_96" class="t sa_96">2 </span>
<span id="t22_96" class="t s5_96">) </span>
<span id="t23_96" class="t s5_96">GPR[rd] </span><span id="t24_96" class="t s8_96"> </span><span id="t25_96" class="t s5_96">sign_extend(memdoubleword </span>
<span id="t26_96" class="t sa_96">31+8*byte..8*byte </span>
<span id="t27_96" class="t s5_96">) </span>
<span id="t28_96" class="t s5_96">vAddr </span><span id="t29_96" class="t s8_96"> </span><span id="t2a_96" class="t s5_96">sign_extend(offset) + GPR[base] + 4 </span>
<span id="t2b_96" class="t s5_96">(pAddr, CCA) </span><span id="t2c_96" class="t s8_96"> </span><span id="t2d_96" class="t s5_96">AddressTranslation (vAddr, DATA, LOAD) </span>
<span id="t2e_96" class="t s5_96">pAddr </span><span id="t2f_96" class="t s8_96"> </span><span id="t2g_96" class="t s5_96">pAddr </span>
<span id="t2h_96" class="t sa_96">PSIZE-1..3 </span>
<span id="t2i_96" class="t s5_96">|| (pAddr </span>
<span id="t2j_96" class="t sa_96">2..0 </span>
<span id="t2k_96" class="t s5_96">xor (ReverseEndian || 0 </span>
<span id="t2l_96" class="t sa_96">2 </span>
<span id="t2m_96" class="t s5_96">)) </span>
<span id="t2n_96" class="t s5_96">memdoubleword </span><span id="t2o_96" class="t s8_96"> </span><span id="t2p_96" class="t s5_96">LoadMemory (CCA, WORD, pAddr, vAddr, DATA) </span>
<span id="t2q_96" class="t s5_96">byte </span><span id="t2r_96" class="t s8_96"> </span><span id="t2s_96" class="t s5_96">vAddr </span>
<span id="t2t_96" class="t sa_96">2..0 </span>
<span id="t2u_96" class="t s5_96">xor (BigEndianCPU || 0 </span>
<span id="t2v_96" class="t sa_96">2 </span>
<span id="t2w_96" class="t s5_96">) </span>
<span id="t2x_96" class="t s5_96">GPR[rd+1]</span><span id="t2y_96" class="t s8_96"> </span><span id="t2z_96" class="t s5_96">sign_extend(memdoubleword </span>
<span id="t30_96" class="t sa_96">31+8*byte..8*byte </span>
<span id="t31_96" class="t s5_96">) </span>
<span id="t32_96" class="t s4_96">Exceptions: </span>
<span id="t33_96" class="t s7_96">TLB Refill, TLB Invalid, Bus Error, Address Error, Watch </span>
<span id="t34_96" class="t sb_96">31 </span><span id="t35_96" class="t sb_96">26 </span><span id="t36_96" class="t sb_96">25 </span><span id="t37_96" class="t sb_96">21 </span><span id="t38_96" class="t sb_96">20 </span><span id="t39_96" class="t sb_96">16 </span><span id="t3a_96" class="t sb_96">15 </span><span id="t3b_96" class="t sb_96">12 </span><span id="t3c_96" class="t sb_96">11 </span><span id="t3d_96" class="t sb_96">0 </span>
<span id="t3e_96" class="t sc_96">POOL32B </span>
<span id="t3f_96" class="t sc_96">001000 </span>
<span id="t3g_96" class="t sc_96">rd </span><span id="t3h_96" class="t sc_96">base </span>
<span id="t3i_96" class="t sc_96">LWP </span>
<span id="t3j_96" class="t sc_96">0001 </span>
<span id="t3k_96" class="t sc_96">offset </span>
<span id="t3l_96" class="t sb_96">6 </span><span id="t3m_96" class="t sb_96">5 </span><span id="t3n_96" class="t sb_96">5 </span><span id="t3o_96" class="t sb_96">4 </span><span id="t3p_96" class="t sb_96">12 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
