<html>
<head>
<title>TriCore TC1167 (ADC1)</title>
<style type="text/css">
.url {text-decoration:none;}
</style>
</head>
<body>

<a name="top">&nbsp;</a>

<h2>ADC1</h2>

<h2><tt>#include &lt;tc1167/adc1.h&gt;</tt></h2>

<h3>&rarr;&nbsp;<a href="#c-types">defined C types</a></h3>


<h3>defined SFRs</h3>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td><b>Register Name</b></td>
<td><b>Description</b></td>
<td><b>Address</b></td>
<td><b>Type</b></td>
<td><b>Reset</b></td>
<td><b>access (read)</b></td>
<td><b>access (write)</b></td>
</tr>

<tr>
<td><a class="url" href="#ADC1_RSIR0">ADC1_RSIR0</a></td>
<td>Request Source 0 Input Register</td>
<td>0xF0101410</td>
<td><a class="url" href="types/a.html#ADCn_RSIRm_t">ADCn_RSIRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RSIR1">ADC1_RSIR1</a></td>
<td>Request Source 0 Input Register</td>
<td>0xF0101414</td>
<td><a class="url" href="types/a.html#ADCn_RSIRm_t">ADCn_RSIRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RSIR2">ADC1_RSIR2</a></td>
<td>Request Source 0 Input Register</td>
<td>0xF0101418</td>
<td><a class="url" href="types/a.html#ADCn_RSIRm_t">ADCn_RSIRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RSIR3">ADC1_RSIR3</a></td>
<td>Request Source 0 Input Register</td>
<td>0xF010141C</td>
<td><a class="url" href="types/a.html#ADCn_RSIRm_t">ADCn_RSIRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RSIR4">ADC1_RSIR4</a></td>
<td>Request Source 0 Input Register</td>
<td>0xF0101420</td>
<td><a class="url" href="types/a.html#ADCn_RSIRm_t">ADCn_RSIRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_GLOBCTR">ADC1_GLOBCTR</a></td>
<td>Global Control Register</td>
<td>0xF0101430</td>
<td><a class="url" href="types/a.html#ADCn_GLOBCTR_t">ADCn_GLOBCTR_t</a></td>
<td>0x000000FF</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_GLOBCFG">ADC1_GLOBCFG</a></td>
<td>Global Configuration Register</td>
<td>0xF0101434</td>
<td><a class="url" href="types/a.html#ADCn_GLOBCFG_t">ADCn_GLOBCFG_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_GLOBSTR">ADC1_GLOBSTR</a></td>
<td>Global Status Register</td>
<td>0xF0101438</td>
<td><a class="url" href="types/a.html#ADCn_GLOBSTR_t">ADCn_GLOBSTR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_ASENR">ADC1_ASENR</a></td>
<td>Arbitration Slot Enable Register</td>
<td>0xF010143C</td>
<td><a class="url" href="types/a.html#ADCn_ASENR_t">ADCn_ASENR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RSPR0">ADC1_RSPR0</a></td>
<td>Request Source Priority Register 0</td>
<td>0xF0101440</td>
<td><a class="url" href="types/a.html#ADCn_RSPR0_t">ADCn_RSPR0_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RSPR4">ADC1_RSPR4</a></td>
<td>Request Source Priority Register 4</td>
<td>0xF0101444</td>
<td><a class="url" href="types/a.html#ADCn_RSPR4_t">ADCn_RSPR4_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_SYNCTR">ADC1_SYNCTR</a></td>
<td>Synchronization Control Register</td>
<td>0xF0101448</td>
<td><a class="url" href="types/a.html#ADCn_SYNCTR_t">ADCn_SYNCTR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_INPCR0">ADC1_INPCR0</a></td>
<td>Input Class Register 0</td>
<td>0xF0101450</td>
<td><a class="url" href="types/a.html#ADCn_INPCRm_t">ADCn_INPCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_INPCR1">ADC1_INPCR1</a></td>
<td>Input Class Register 1</td>
<td>0xF0101454</td>
<td><a class="url" href="types/a.html#ADCn_INPCRm_t">ADCn_INPCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_INPCR2">ADC1_INPCR2</a></td>
<td>Input Class Register 2</td>
<td>0xF0101458</td>
<td><a class="url" href="types/a.html#ADCn_INPCRm_t">ADCn_INPCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_INPCR3">ADC1_INPCR3</a></td>
<td>Input Class Register 3</td>
<td>0xF010145C</td>
<td><a class="url" href="types/a.html#ADCn_INPCRm_t">ADCn_INPCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHFR">ADC1_CHFR</a></td>
<td>Channel Flag Register</td>
<td>0xF0101460</td>
<td><a class="url" href="types/a.html#ADCn_CHFR_t">ADCn_CHFR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHFCR">ADC1_CHFCR</a></td>
<td>Channel Flag Clear Register</td>
<td>0xF0101464</td>
<td><a class="url" href="types/a.html#ADCn_CHFCR_t">ADCn_CHFCR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHENPR0">ADC1_CHENPR0</a></td>
<td>Channel Event Node Pointer Register 0</td>
<td>0xF0101468</td>
<td><a class="url" href="types/a.html#ADCn_CHENPRm_t">ADCn_CHENPRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHENPR8">ADC1_CHENPR8</a></td>
<td>Channel Event Node Pointer Register 8</td>
<td>0xF010146C</td>
<td><a class="url" href="types/a.html#ADCn_CHENPRm_t">ADCn_CHENPRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_EVFR">ADC1_EVFR</a></td>
<td>Event Flag Register</td>
<td>0xF0101470</td>
<td><a class="url" href="types/a.html#ADCn_EVFR_t">ADCn_EVFR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_EVFCR">ADC1_EVFCR</a></td>
<td>Event Flag Clear Register</td>
<td>0xF0101474</td>
<td><a class="url" href="types/a.html#ADCn_EVFCR_t">ADCn_EVFCR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_EVNPR">ADC1_EVNPR</a></td>
<td>Event Node Pointer Register</td>
<td>0xF0101478</td>
<td><a class="url" href="types/a.html#ADCn_EVNPR_t">ADCn_EVNPR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_QMR0">ADC1_QMR0</a></td>
<td>Queue 0 Mode Register</td>
<td>0xF0101480</td>
<td><a class="url" href="types/a.html#ADCn_QMRm_t">ADCn_QMRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_QSR0">ADC1_QSR0</a></td>
<td>Queue 0 Status Register</td>
<td>0xF0101484</td>
<td><a class="url" href="types/a.html#ADCn_QSRm_t">ADCn_QSRm_t</a></td>
<td>0x00000020</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_Q0R0">ADC1_Q0R0</a></td>
<td>Queue 0 Register 0</td>
<td>0xF0101488</td>
<td><a class="url" href="types/a.html#ADC1_Q0R0_t">ADC1_Q0R0_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_QBUR0">ADC1_QBUR0</a></td>
<td>Queue 0</td>
<td>0xF010148C</td>
<td><a class="url" href="types/a.html#ADCn_QBURm_t">ADCn_QBURm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CRCR1">ADC1_CRCR1</a></td>
<td>Conversion Request 1 Control Register</td>
<td>0xF0101490</td>
<td><a class="url" href="types/a.html#ADCn_CRCRm_t">ADCn_CRCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CRPR1">ADC1_CRPR1</a></td>
<td>Conversion Request 1 Pending Register</td>
<td>0xF0101494</td>
<td><a class="url" href="types/a.html#ADCn_CRPRm_t">ADCn_CRPRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CRMR1">ADC1_CRMR1</a></td>
<td>Conversion Request 1 Mode Register</td>
<td>0xF0101498</td>
<td><a class="url" href="types/a.html#ADCn_CRMRm_t">ADCn_CRMRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_QMR2">ADC1_QMR2</a></td>
<td>Queue 2 Mode Register</td>
<td>0xF01014A0</td>
<td><a class="url" href="types/a.html#ADCn_QMRm_t">ADCn_QMRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_QSR2">ADC1_QSR2</a></td>
<td>Queue 2 Status Register</td>
<td>0xF01014A4</td>
<td><a class="url" href="types/a.html#ADCn_QSRm_t">ADCn_QSRm_t</a></td>
<td>0x00000020</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_Q0R2">ADC1_Q0R2</a></td>
<td>Queue 2 Register 0</td>
<td>0xF01014A8</td>
<td><a class="url" href="types/a.html#ADC1_Q0R2_t">ADC1_Q0R2_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_QBUR2">ADC1_QBUR2</a></td>
<td>Queue 2</td>
<td>0xF01014AC</td>
<td><a class="url" href="types/a.html#ADCn_QBURm_t">ADCn_QBURm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CRCR3">ADC1_CRCR3</a></td>
<td>Conversion Request 3 Control Register</td>
<td>0xF01014B0</td>
<td><a class="url" href="types/a.html#ADCn_CRCRm_t">ADCn_CRCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CRPR3">ADC1_CRPR3</a></td>
<td>Conversion Request 3 Pending Register</td>
<td>0xF01014B4</td>
<td><a class="url" href="types/a.html#ADCn_CRPRm_t">ADCn_CRPRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CRMR3">ADC1_CRMR3</a></td>
<td>Conversion Request 3 Mode Register</td>
<td>0xF01014B8</td>
<td><a class="url" href="types/a.html#ADCn_CRMRm_t">ADCn_CRMRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_QMR4">ADC1_QMR4</a></td>
<td>Queue 4 Mode Register</td>
<td>0xF01014C0</td>
<td><a class="url" href="types/a.html#ADCn_QMRm_t">ADCn_QMRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_QSR4">ADC1_QSR4</a></td>
<td>Queue 4 Status Register</td>
<td>0xF01014C4</td>
<td><a class="url" href="types/a.html#ADCn_QSRm_t">ADCn_QSRm_t</a></td>
<td>0x00000020</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_Q0R4">ADC1_Q0R4</a></td>
<td>Queue 4 Register 0</td>
<td>0xF01014C8</td>
<td><a class="url" href="types/a.html#ADC1_Q0R4_t">ADC1_Q0R4_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_QBUR4">ADC1_QBUR4</a></td>
<td>Queue 4</td>
<td>0xF01014CC</td>
<td><a class="url" href="types/a.html#ADCn_QBURm_t">ADCn_QBURm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_LCBR0">ADC1_LCBR0</a></td>
<td>Limit Check Boundary Register 0</td>
<td>0xF01014F0</td>
<td><a class="url" href="types/a.html#ADCn_LCBRm_t">ADCn_LCBRm_t</a></td>
<td>0x00000198</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_LCBR1">ADC1_LCBR1</a></td>
<td>Limit Check Boundary Register 1</td>
<td>0xF01014F4</td>
<td><a class="url" href="types/a.html#ADCn_LCBRm_t">ADCn_LCBRm_t</a></td>
<td>0x00000E64</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_LCBR2">ADC1_LCBR2</a></td>
<td>Limit Check Boundary Register 2</td>
<td>0xF01014F8</td>
<td><a class="url" href="types/a.html#ADCn_LCBRm_t">ADCn_LCBRm_t</a></td>
<td>0x00000554</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_LCBR3">ADC1_LCBR3</a></td>
<td>Limit Check Boundary Register 3</td>
<td>0xF01014FC</td>
<td><a class="url" href="types/a.html#ADCn_LCBRm_t">ADCn_LCBRm_t</a></td>
<td>0x00000AA8</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHCTR0">ADC1_CHCTR0</a></td>
<td>Channel 0 Control Register</td>
<td>0xF0101500</td>
<td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHCTR1">ADC1_CHCTR1</a></td>
<td>Channel 1 Control Register</td>
<td>0xF0101504</td>
<td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHCTR2">ADC1_CHCTR2</a></td>
<td>Channel 2 Control Register</td>
<td>0xF0101508</td>
<td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHCTR3">ADC1_CHCTR3</a></td>
<td>Channel 3 Control Register</td>
<td>0xF010150C</td>
<td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHCTR4">ADC1_CHCTR4</a></td>
<td>Channel 4 Control Register</td>
<td>0xF0101510</td>
<td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHCTR5">ADC1_CHCTR5</a></td>
<td>Channel 5 Control Register</td>
<td>0xF0101514</td>
<td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHCTR6">ADC1_CHCTR6</a></td>
<td>Channel 6 Control Register</td>
<td>0xF0101518</td>
<td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHCTR7">ADC1_CHCTR7</a></td>
<td>Channel 7 Control Register</td>
<td>0xF010151C</td>
<td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHCTR8">ADC1_CHCTR8</a></td>
<td>Channel 8 Control Register</td>
<td>0xF0101520</td>
<td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHCTR9">ADC1_CHCTR9</a></td>
<td>Channel 9 Control Register</td>
<td>0xF0101524</td>
<td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHCTR10">ADC1_CHCTR10</a></td>
<td>Channel 10 Control Register</td>
<td>0xF0101528</td>
<td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHCTR11">ADC1_CHCTR11</a></td>
<td>Channel 11 Control Register</td>
<td>0xF010152C</td>
<td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHCTR12">ADC1_CHCTR12</a></td>
<td>Channel 12 Control Register</td>
<td>0xF0101530</td>
<td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHCTR13">ADC1_CHCTR13</a></td>
<td>Channel 13 Control Register</td>
<td>0xF0101534</td>
<td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHCTR14">ADC1_CHCTR14</a></td>
<td>Channel 14 Control Register</td>
<td>0xF0101538</td>
<td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_CHCTR15">ADC1_CHCTR15</a></td>
<td>Channel 15 Control Register</td>
<td>0xF010153C</td>
<td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RCR0">ADC1_RCR0</a></td>
<td>Result Control Register 0</td>
<td>0xF0101540</td>
<td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RCR1">ADC1_RCR1</a></td>
<td>Result Control Register 1</td>
<td>0xF0101544</td>
<td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RCR2">ADC1_RCR2</a></td>
<td>Result Control Register 2</td>
<td>0xF0101548</td>
<td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RCR3">ADC1_RCR3</a></td>
<td>Result Control Register 3</td>
<td>0xF010154C</td>
<td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RCR4">ADC1_RCR4</a></td>
<td>Result Control Register 4</td>
<td>0xF0101550</td>
<td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RCR5">ADC1_RCR5</a></td>
<td>Result Control Register 5</td>
<td>0xF0101554</td>
<td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RCR6">ADC1_RCR6</a></td>
<td>Result Control Register 6</td>
<td>0xF0101558</td>
<td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RCR7">ADC1_RCR7</a></td>
<td>Result Control Register 7</td>
<td>0xF010155C</td>
<td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RCR8">ADC1_RCR8</a></td>
<td>Result Control Register 8</td>
<td>0xF0101560</td>
<td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RCR9">ADC1_RCR9</a></td>
<td>Result Control Register 9</td>
<td>0xF0101564</td>
<td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RCR10">ADC1_RCR10</a></td>
<td>Result Control Register 10</td>
<td>0xF0101568</td>
<td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RCR11">ADC1_RCR11</a></td>
<td>Result Control Register 11</td>
<td>0xF010156C</td>
<td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RCR12">ADC1_RCR12</a></td>
<td>Result Control Register 12</td>
<td>0xF0101570</td>
<td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RCR13">ADC1_RCR13</a></td>
<td>Result Control Register 13</td>
<td>0xF0101574</td>
<td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RCR14">ADC1_RCR14</a></td>
<td>Result Control Register 14</td>
<td>0xF0101578</td>
<td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RCR15">ADC1_RCR15</a></td>
<td>Result Control Register 15</td>
<td>0xF010157C</td>
<td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESR0">ADC1_RESR0</a></td>
<td>Result Register 0</td>
<td>0xF0101580</td>
<td><a class="url" href="types/a.html#ADCn_RESR0_t">ADCn_RESR0_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESR1">ADC1_RESR1</a></td>
<td>Result Register 1</td>
<td>0xF0101584</td>
<td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESR2">ADC1_RESR2</a></td>
<td>Result Register 2</td>
<td>0xF0101588</td>
<td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESR3">ADC1_RESR3</a></td>
<td>Result Register 3</td>
<td>0xF010158C</td>
<td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESR4">ADC1_RESR4</a></td>
<td>Result Register 4</td>
<td>0xF0101590</td>
<td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESR5">ADC1_RESR5</a></td>
<td>Result Register 5</td>
<td>0xF0101594</td>
<td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESR6">ADC1_RESR6</a></td>
<td>Result Register 6</td>
<td>0xF0101598</td>
<td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESR7">ADC1_RESR7</a></td>
<td>Result Register 7</td>
<td>0xF010159C</td>
<td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESR8">ADC1_RESR8</a></td>
<td>Result Register 8</td>
<td>0xF01015A0</td>
<td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESR9">ADC1_RESR9</a></td>
<td>Result Register 9</td>
<td>0xF01015A4</td>
<td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESR10">ADC1_RESR10</a></td>
<td>Result Register 10</td>
<td>0xF01015A8</td>
<td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESR11">ADC1_RESR11</a></td>
<td>Result Register 11</td>
<td>0xF01015AC</td>
<td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESR12">ADC1_RESR12</a></td>
<td>Result Register 12</td>
<td>0xF01015B0</td>
<td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESR13">ADC1_RESR13</a></td>
<td>Result Register 13</td>
<td>0xF01015B4</td>
<td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESR14">ADC1_RESR14</a></td>
<td>Result Register 14</td>
<td>0xF01015B8</td>
<td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESR15">ADC1_RESR15</a></td>
<td>Result Register 15</td>
<td>0xF01015BC</td>
<td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESRD0">ADC1_RESRD0</a></td>
<td>Result Register 0 for Debugging</td>
<td>0xF01015C0</td>
<td><a class="url" href="types/a.html#ADCn_RESRD0_t">ADCn_RESRD0_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESRD1">ADC1_RESRD1</a></td>
<td>Result Register 1 for Debugging</td>
<td>0xF01015C4</td>
<td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESRD2">ADC1_RESRD2</a></td>
<td>Result Register 2 for Debugging</td>
<td>0xF01015C8</td>
<td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESRD3">ADC1_RESRD3</a></td>
<td>Result Register 3 for Debugging</td>
<td>0xF01015CC</td>
<td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESRD4">ADC1_RESRD4</a></td>
<td>Result Register 4 for Debugging</td>
<td>0xF01015D0</td>
<td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESRD5">ADC1_RESRD5</a></td>
<td>Result Register 5 for Debugging</td>
<td>0xF01015D4</td>
<td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESRD6">ADC1_RESRD6</a></td>
<td>Result Register 6 for Debugging</td>
<td>0xF01015D8</td>
<td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESRD7">ADC1_RESRD7</a></td>
<td>Result Register 7 for Debugging</td>
<td>0xF01015DC</td>
<td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESRD8">ADC1_RESRD8</a></td>
<td>Result Register 8 for Debugging</td>
<td>0xF01015E0</td>
<td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESRD9">ADC1_RESRD9</a></td>
<td>Result Register 9 for Debugging</td>
<td>0xF01015E4</td>
<td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESRD10">ADC1_RESRD10</a></td>
<td>Result Register 10 for Debugging</td>
<td>0xF01015E8</td>
<td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESRD11">ADC1_RESRD11</a></td>
<td>Result Register 11 for Debugging</td>
<td>0xF01015EC</td>
<td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESRD12">ADC1_RESRD12</a></td>
<td>Result Register 12 for Debugging</td>
<td>0xF01015F0</td>
<td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESRD13">ADC1_RESRD13</a></td>
<td>Result Register 13 for Debugging</td>
<td>0xF01015F4</td>
<td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESRD14">ADC1_RESRD14</a></td>
<td>Result Register 14 for Debugging</td>
<td>0xF01015F8</td>
<td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RESRD15">ADC1_RESRD15</a></td>
<td>Result Register 15 for Debugging</td>
<td>0xF01015FC</td>
<td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_VFR">ADC1_VFR</a></td>
<td>Valid Flag Register</td>
<td>0xF0101600</td>
<td><a class="url" href="types/a.html#ADCn_VFR_t">ADCn_VFR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_INTR">ADC1_INTR</a></td>
<td>Interrupt Activation Register</td>
<td>0xF0101604</td>
<td><a class="url" href="types/a.html#ADCn_INTR_t">ADCn_INTR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RNPR0">ADC1_RNPR0</a></td>
<td>Result Node Pointer Register 0</td>
<td>0xF0101608</td>
<td><a class="url" href="types/a.html#ADCn_RNPRm_t">ADCn_RNPRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_RNPR8">ADC1_RNPR8</a></td>
<td>Result Node Pointer Register 8</td>
<td>0xF010160C</td>
<td><a class="url" href="types/a.html#ADCn_RNPRm_t">ADCn_RNPRm_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_ALR0">ADC1_ALR0</a></td>
<td>Alias Register 0</td>
<td>0xF0101610</td>
<td><a class="url" href="types/a.html#ADCn_ALR0_t">ADCn_ALR0_t</a></td>
<td>0x00000100</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_APR">ADC1_APR</a></td>
<td>Access Protection Register</td>
<td>0xF0101618</td>
<td><a class="url" href="types/a.html#ADCn_APR_t">ADCn_APR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



<tr>
<td><a class="url" href="#ADC1_EMCTR">ADC1_EMCTR</a></td>
<td>External Multiplexer Control Register</td>
<td>0xF0101620</td>
<td><a class="url" href="types/a.html#ADCn_EMCTR_t">ADCn_EMCTR_t</a></td>
<td>0x00000000</td>
<td>?</td>
<td>?</td>
</tr>



</table>



<a name="c-types"><hr></a>

<h3>defined C types</h3>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td><b>Type</b></td>
<td><b>Registers</b></td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADC1_Q0R0_t">ADC1_Q0R0_t</a></td>
<td><a class="url" href="adc1.html#ADC1_Q0R0">ADC1_Q0R0</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADC1_Q0R2_t">ADC1_Q0R2_t</a></td>
<td><a class="url" href="adc1.html#ADC1_Q0R2">ADC1_Q0R2</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADC1_Q0R4_t">ADC1_Q0R4_t</a></td>
<td><a class="url" href="adc1.html#ADC1_Q0R4">ADC1_Q0R4</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_ALR0_t">ADCn_ALR0_t</a></td>
<td><a class="url" href="adc0.html#ADC0_ALR0">ADC0_ALR0</a>,       
<a class="url" href="adc1.html#ADC1_ALR0">ADC1_ALR0</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_APR_t">ADCn_APR_t</a></td>
<td><a class="url" href="adc0.html#ADC0_APR">ADC0_APR</a>,       
<a class="url" href="adc1.html#ADC1_APR">ADC1_APR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_ASENR_t">ADCn_ASENR_t</a></td>
<td><a class="url" href="adc0.html#ADC0_ASENR">ADC0_ASENR</a>,       
<a class="url" href="adc1.html#ADC1_ASENR">ADC1_ASENR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td>
<td><a class="url" href="adc0.html#ADC0_CHCTR0">ADC0_CHCTR0</a>,       
<a class="url" href="adc0.html#ADC0_CHCTR1">ADC0_CHCTR1</a>,       
<a class="url" href="adc0.html#ADC0_CHCTR2">ADC0_CHCTR2</a>,       
<a class="url" href="adc0.html#ADC0_CHCTR3">ADC0_CHCTR3</a>,       
<a class="url" href="adc0.html#ADC0_CHCTR4">ADC0_CHCTR4</a>,       
<a class="url" href="adc0.html#ADC0_CHCTR5">ADC0_CHCTR5</a>,       
<a class="url" href="adc0.html#ADC0_CHCTR6">ADC0_CHCTR6</a>,       
<a class="url" href="adc0.html#ADC0_CHCTR7">ADC0_CHCTR7</a>,       
<a class="url" href="adc0.html#ADC0_CHCTR8">ADC0_CHCTR8</a>,       
<a class="url" href="adc0.html#ADC0_CHCTR9">ADC0_CHCTR9</a>,       
<a class="url" href="adc0.html#ADC0_CHCTR10">ADC0_CHCTR10</a>,       
<a class="url" href="adc0.html#ADC0_CHCTR11">ADC0_CHCTR11</a>,       
<a class="url" href="adc0.html#ADC0_CHCTR12">ADC0_CHCTR12</a>,       
<a class="url" href="adc0.html#ADC0_CHCTR13">ADC0_CHCTR13</a>,       
<a class="url" href="adc0.html#ADC0_CHCTR14">ADC0_CHCTR14</a>,       
<a class="url" href="adc0.html#ADC0_CHCTR15">ADC0_CHCTR15</a>,       
<a class="url" href="adc1.html#ADC1_CHCTR0">ADC1_CHCTR0</a>,       
<a class="url" href="adc1.html#ADC1_CHCTR1">ADC1_CHCTR1</a>,       
<a class="url" href="adc1.html#ADC1_CHCTR2">ADC1_CHCTR2</a>,       
<a class="url" href="adc1.html#ADC1_CHCTR3">ADC1_CHCTR3</a>,       
<a class="url" href="adc1.html#ADC1_CHCTR4">ADC1_CHCTR4</a>,       
<a class="url" href="adc1.html#ADC1_CHCTR5">ADC1_CHCTR5</a>,       
<a class="url" href="adc1.html#ADC1_CHCTR6">ADC1_CHCTR6</a>,       
<a class="url" href="adc1.html#ADC1_CHCTR7">ADC1_CHCTR7</a>,       
<a class="url" href="adc1.html#ADC1_CHCTR8">ADC1_CHCTR8</a>,       
<a class="url" href="adc1.html#ADC1_CHCTR9">ADC1_CHCTR9</a>,       
<a class="url" href="adc1.html#ADC1_CHCTR10">ADC1_CHCTR10</a>,       
<a class="url" href="adc1.html#ADC1_CHCTR11">ADC1_CHCTR11</a>,       
<a class="url" href="adc1.html#ADC1_CHCTR12">ADC1_CHCTR12</a>,       
<a class="url" href="adc1.html#ADC1_CHCTR13">ADC1_CHCTR13</a>,       
<a class="url" href="adc1.html#ADC1_CHCTR14">ADC1_CHCTR14</a>,       
<a class="url" href="adc1.html#ADC1_CHCTR15">ADC1_CHCTR15</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_CHENPRm_t">ADCn_CHENPRm_t</a></td>
<td><a class="url" href="adc0.html#ADC0_CHENPR0">ADC0_CHENPR0</a>,       
<a class="url" href="adc0.html#ADC0_CHENPR8">ADC0_CHENPR8</a>,       
<a class="url" href="adc1.html#ADC1_CHENPR0">ADC1_CHENPR0</a>,       
<a class="url" href="adc1.html#ADC1_CHENPR8">ADC1_CHENPR8</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_CHFCR_t">ADCn_CHFCR_t</a></td>
<td><a class="url" href="adc0.html#ADC0_CHFCR">ADC0_CHFCR</a>,       
<a class="url" href="adc1.html#ADC1_CHFCR">ADC1_CHFCR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_CHFR_t">ADCn_CHFR_t</a></td>
<td><a class="url" href="adc0.html#ADC0_CHFR">ADC0_CHFR</a>,       
<a class="url" href="adc1.html#ADC1_CHFR">ADC1_CHFR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_CRCRm_t">ADCn_CRCRm_t</a></td>
<td><a class="url" href="adc0.html#ADC0_CRCR1">ADC0_CRCR1</a>,       
<a class="url" href="adc0.html#ADC0_CRCR3">ADC0_CRCR3</a>,       
<a class="url" href="adc1.html#ADC1_CRCR1">ADC1_CRCR1</a>,       
<a class="url" href="adc1.html#ADC1_CRCR3">ADC1_CRCR3</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_CRMRm_t">ADCn_CRMRm_t</a></td>
<td><a class="url" href="adc0.html#ADC0_CRMR1">ADC0_CRMR1</a>,       
<a class="url" href="adc0.html#ADC0_CRMR3">ADC0_CRMR3</a>,       
<a class="url" href="adc1.html#ADC1_CRMR1">ADC1_CRMR1</a>,       
<a class="url" href="adc1.html#ADC1_CRMR3">ADC1_CRMR3</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_CRPRm_t">ADCn_CRPRm_t</a></td>
<td><a class="url" href="adc0.html#ADC0_CRPR1">ADC0_CRPR1</a>,       
<a class="url" href="adc0.html#ADC0_CRPR3">ADC0_CRPR3</a>,       
<a class="url" href="adc1.html#ADC1_CRPR1">ADC1_CRPR1</a>,       
<a class="url" href="adc1.html#ADC1_CRPR3">ADC1_CRPR3</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_EMCTR_t">ADCn_EMCTR_t</a></td>
<td><a class="url" href="adc0.html#ADC0_EMCTR">ADC0_EMCTR</a>,       
<a class="url" href="adc1.html#ADC1_EMCTR">ADC1_EMCTR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_EVFCR_t">ADCn_EVFCR_t</a></td>
<td><a class="url" href="adc0.html#ADC0_EVFCR">ADC0_EVFCR</a>,       
<a class="url" href="adc1.html#ADC1_EVFCR">ADC1_EVFCR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_EVFR_t">ADCn_EVFR_t</a></td>
<td><a class="url" href="adc0.html#ADC0_EVFR">ADC0_EVFR</a>,       
<a class="url" href="adc1.html#ADC1_EVFR">ADC1_EVFR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_EVNPR_t">ADCn_EVNPR_t</a></td>
<td><a class="url" href="adc0.html#ADC0_EVNPR">ADC0_EVNPR</a>,       
<a class="url" href="adc1.html#ADC1_EVNPR">ADC1_EVNPR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_GLOBCFG_t">ADCn_GLOBCFG_t</a></td>
<td><a class="url" href="adc0.html#ADC0_GLOBCFG">ADC0_GLOBCFG</a>,       
<a class="url" href="adc1.html#ADC1_GLOBCFG">ADC1_GLOBCFG</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_GLOBCTR_t">ADCn_GLOBCTR_t</a></td>
<td><a class="url" href="adc0.html#ADC0_GLOBCTR">ADC0_GLOBCTR</a>,       
<a class="url" href="adc1.html#ADC1_GLOBCTR">ADC1_GLOBCTR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_GLOBSTR_t">ADCn_GLOBSTR_t</a></td>
<td><a class="url" href="adc0.html#ADC0_GLOBSTR">ADC0_GLOBSTR</a>,       
<a class="url" href="adc1.html#ADC1_GLOBSTR">ADC1_GLOBSTR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_INPCRm_t">ADCn_INPCRm_t</a></td>
<td><a class="url" href="adc0.html#ADC0_INPCR0">ADC0_INPCR0</a>,       
<a class="url" href="adc0.html#ADC0_INPCR1">ADC0_INPCR1</a>,       
<a class="url" href="adc0.html#ADC0_INPCR2">ADC0_INPCR2</a>,       
<a class="url" href="adc0.html#ADC0_INPCR3">ADC0_INPCR3</a>,       
<a class="url" href="adc1.html#ADC1_INPCR0">ADC1_INPCR0</a>,       
<a class="url" href="adc1.html#ADC1_INPCR1">ADC1_INPCR1</a>,       
<a class="url" href="adc1.html#ADC1_INPCR2">ADC1_INPCR2</a>,       
<a class="url" href="adc1.html#ADC1_INPCR3">ADC1_INPCR3</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_INTR_t">ADCn_INTR_t</a></td>
<td><a class="url" href="adc0.html#ADC0_INTR">ADC0_INTR</a>,       
<a class="url" href="adc1.html#ADC1_INTR">ADC1_INTR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_LCBRm_t">ADCn_LCBRm_t</a></td>
<td><a class="url" href="adc0.html#ADC0_LCBR0">ADC0_LCBR0</a>,       
<a class="url" href="adc0.html#ADC0_LCBR1">ADC0_LCBR1</a>,       
<a class="url" href="adc0.html#ADC0_LCBR2">ADC0_LCBR2</a>,       
<a class="url" href="adc0.html#ADC0_LCBR3">ADC0_LCBR3</a>,       
<a class="url" href="adc1.html#ADC1_LCBR0">ADC1_LCBR0</a>,       
<a class="url" href="adc1.html#ADC1_LCBR1">ADC1_LCBR1</a>,       
<a class="url" href="adc1.html#ADC1_LCBR2">ADC1_LCBR2</a>,       
<a class="url" href="adc1.html#ADC1_LCBR3">ADC1_LCBR3</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_QBURm_t">ADCn_QBURm_t</a></td>
<td><a class="url" href="adc0.html#ADC0_QBUR0">ADC0_QBUR0</a>,       
<a class="url" href="adc0.html#ADC0_QBUR2">ADC0_QBUR2</a>,       
<a class="url" href="adc0.html#ADC0_QBUR4">ADC0_QBUR4</a>,       
<a class="url" href="adc1.html#ADC1_QBUR0">ADC1_QBUR0</a>,       
<a class="url" href="adc1.html#ADC1_QBUR2">ADC1_QBUR2</a>,       
<a class="url" href="adc1.html#ADC1_QBUR4">ADC1_QBUR4</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_QMRm_t">ADCn_QMRm_t</a></td>
<td><a class="url" href="adc0.html#ADC0_QMR0">ADC0_QMR0</a>,       
<a class="url" href="adc0.html#ADC0_QMR2">ADC0_QMR2</a>,       
<a class="url" href="adc0.html#ADC0_QMR4">ADC0_QMR4</a>,       
<a class="url" href="adc1.html#ADC1_QMR0">ADC1_QMR0</a>,       
<a class="url" href="adc1.html#ADC1_QMR2">ADC1_QMR2</a>,       
<a class="url" href="adc1.html#ADC1_QMR4">ADC1_QMR4</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_QSRm_t">ADCn_QSRm_t</a></td>
<td><a class="url" href="adc0.html#ADC0_QSR0">ADC0_QSR0</a>,       
<a class="url" href="adc0.html#ADC0_QSR2">ADC0_QSR2</a>,       
<a class="url" href="adc0.html#ADC0_QSR4">ADC0_QSR4</a>,       
<a class="url" href="adc1.html#ADC1_QSR0">ADC1_QSR0</a>,       
<a class="url" href="adc1.html#ADC1_QSR2">ADC1_QSR2</a>,       
<a class="url" href="adc1.html#ADC1_QSR4">ADC1_QSR4</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td>
<td><a class="url" href="adc0.html#ADC0_RCR0">ADC0_RCR0</a>,       
<a class="url" href="adc0.html#ADC0_RCR1">ADC0_RCR1</a>,       
<a class="url" href="adc0.html#ADC0_RCR2">ADC0_RCR2</a>,       
<a class="url" href="adc0.html#ADC0_RCR3">ADC0_RCR3</a>,       
<a class="url" href="adc0.html#ADC0_RCR4">ADC0_RCR4</a>,       
<a class="url" href="adc0.html#ADC0_RCR5">ADC0_RCR5</a>,       
<a class="url" href="adc0.html#ADC0_RCR6">ADC0_RCR6</a>,       
<a class="url" href="adc0.html#ADC0_RCR7">ADC0_RCR7</a>,       
<a class="url" href="adc0.html#ADC0_RCR8">ADC0_RCR8</a>,       
<a class="url" href="adc0.html#ADC0_RCR9">ADC0_RCR9</a>,       
<a class="url" href="adc0.html#ADC0_RCR10">ADC0_RCR10</a>,       
<a class="url" href="adc0.html#ADC0_RCR11">ADC0_RCR11</a>,       
<a class="url" href="adc0.html#ADC0_RCR12">ADC0_RCR12</a>,       
<a class="url" href="adc0.html#ADC0_RCR13">ADC0_RCR13</a>,       
<a class="url" href="adc0.html#ADC0_RCR14">ADC0_RCR14</a>,       
<a class="url" href="adc0.html#ADC0_RCR15">ADC0_RCR15</a>,       
<a class="url" href="adc1.html#ADC1_RCR0">ADC1_RCR0</a>,       
<a class="url" href="adc1.html#ADC1_RCR1">ADC1_RCR1</a>,       
<a class="url" href="adc1.html#ADC1_RCR2">ADC1_RCR2</a>,       
<a class="url" href="adc1.html#ADC1_RCR3">ADC1_RCR3</a>,       
<a class="url" href="adc1.html#ADC1_RCR4">ADC1_RCR4</a>,       
<a class="url" href="adc1.html#ADC1_RCR5">ADC1_RCR5</a>,       
<a class="url" href="adc1.html#ADC1_RCR6">ADC1_RCR6</a>,       
<a class="url" href="adc1.html#ADC1_RCR7">ADC1_RCR7</a>,       
<a class="url" href="adc1.html#ADC1_RCR8">ADC1_RCR8</a>,       
<a class="url" href="adc1.html#ADC1_RCR9">ADC1_RCR9</a>,       
<a class="url" href="adc1.html#ADC1_RCR10">ADC1_RCR10</a>,       
<a class="url" href="adc1.html#ADC1_RCR11">ADC1_RCR11</a>,       
<a class="url" href="adc1.html#ADC1_RCR12">ADC1_RCR12</a>,       
<a class="url" href="adc1.html#ADC1_RCR13">ADC1_RCR13</a>,       
<a class="url" href="adc1.html#ADC1_RCR14">ADC1_RCR14</a>,       
<a class="url" href="adc1.html#ADC1_RCR15">ADC1_RCR15</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_RESR0_t">ADCn_RESR0_t</a></td>
<td><a class="url" href="adc0.html#ADC0_RESR0">ADC0_RESR0</a>,       
<a class="url" href="adc1.html#ADC1_RESR0">ADC1_RESR0</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_RESRD0_t">ADCn_RESRD0_t</a></td>
<td><a class="url" href="adc0.html#ADC0_RESRD0">ADC0_RESRD0</a>,       
<a class="url" href="adc1.html#ADC1_RESRD0">ADC1_RESRD0</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td>
<td><a class="url" href="adc0.html#ADC0_RESRD1">ADC0_RESRD1</a>,       
<a class="url" href="adc0.html#ADC0_RESRD2">ADC0_RESRD2</a>,       
<a class="url" href="adc0.html#ADC0_RESRD3">ADC0_RESRD3</a>,       
<a class="url" href="adc0.html#ADC0_RESRD4">ADC0_RESRD4</a>,       
<a class="url" href="adc0.html#ADC0_RESRD5">ADC0_RESRD5</a>,       
<a class="url" href="adc0.html#ADC0_RESRD6">ADC0_RESRD6</a>,       
<a class="url" href="adc0.html#ADC0_RESRD7">ADC0_RESRD7</a>,       
<a class="url" href="adc0.html#ADC0_RESRD8">ADC0_RESRD8</a>,       
<a class="url" href="adc0.html#ADC0_RESRD9">ADC0_RESRD9</a>,       
<a class="url" href="adc0.html#ADC0_RESRD10">ADC0_RESRD10</a>,       
<a class="url" href="adc0.html#ADC0_RESRD11">ADC0_RESRD11</a>,       
<a class="url" href="adc0.html#ADC0_RESRD12">ADC0_RESRD12</a>,       
<a class="url" href="adc0.html#ADC0_RESRD13">ADC0_RESRD13</a>,       
<a class="url" href="adc0.html#ADC0_RESRD14">ADC0_RESRD14</a>,       
<a class="url" href="adc0.html#ADC0_RESRD15">ADC0_RESRD15</a>,       
<a class="url" href="adc1.html#ADC1_RESRD1">ADC1_RESRD1</a>,       
<a class="url" href="adc1.html#ADC1_RESRD2">ADC1_RESRD2</a>,       
<a class="url" href="adc1.html#ADC1_RESRD3">ADC1_RESRD3</a>,       
<a class="url" href="adc1.html#ADC1_RESRD4">ADC1_RESRD4</a>,       
<a class="url" href="adc1.html#ADC1_RESRD5">ADC1_RESRD5</a>,       
<a class="url" href="adc1.html#ADC1_RESRD6">ADC1_RESRD6</a>,       
<a class="url" href="adc1.html#ADC1_RESRD7">ADC1_RESRD7</a>,       
<a class="url" href="adc1.html#ADC1_RESRD8">ADC1_RESRD8</a>,       
<a class="url" href="adc1.html#ADC1_RESRD9">ADC1_RESRD9</a>,       
<a class="url" href="adc1.html#ADC1_RESRD10">ADC1_RESRD10</a>,       
<a class="url" href="adc1.html#ADC1_RESRD11">ADC1_RESRD11</a>,       
<a class="url" href="adc1.html#ADC1_RESRD12">ADC1_RESRD12</a>,       
<a class="url" href="adc1.html#ADC1_RESRD13">ADC1_RESRD13</a>,       
<a class="url" href="adc1.html#ADC1_RESRD14">ADC1_RESRD14</a>,       
<a class="url" href="adc1.html#ADC1_RESRD15">ADC1_RESRD15</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td>
<td><a class="url" href="adc0.html#ADC0_RESR1">ADC0_RESR1</a>,       
<a class="url" href="adc0.html#ADC0_RESR2">ADC0_RESR2</a>,       
<a class="url" href="adc0.html#ADC0_RESR3">ADC0_RESR3</a>,       
<a class="url" href="adc0.html#ADC0_RESR4">ADC0_RESR4</a>,       
<a class="url" href="adc0.html#ADC0_RESR5">ADC0_RESR5</a>,       
<a class="url" href="adc0.html#ADC0_RESR6">ADC0_RESR6</a>,       
<a class="url" href="adc0.html#ADC0_RESR7">ADC0_RESR7</a>,       
<a class="url" href="adc0.html#ADC0_RESR8">ADC0_RESR8</a>,       
<a class="url" href="adc0.html#ADC0_RESR9">ADC0_RESR9</a>,       
<a class="url" href="adc0.html#ADC0_RESR10">ADC0_RESR10</a>,       
<a class="url" href="adc0.html#ADC0_RESR11">ADC0_RESR11</a>,       
<a class="url" href="adc0.html#ADC0_RESR12">ADC0_RESR12</a>,       
<a class="url" href="adc0.html#ADC0_RESR13">ADC0_RESR13</a>,       
<a class="url" href="adc0.html#ADC0_RESR14">ADC0_RESR14</a>,       
<a class="url" href="adc0.html#ADC0_RESR15">ADC0_RESR15</a>,       
<a class="url" href="adc1.html#ADC1_RESR1">ADC1_RESR1</a>,       
<a class="url" href="adc1.html#ADC1_RESR2">ADC1_RESR2</a>,       
<a class="url" href="adc1.html#ADC1_RESR3">ADC1_RESR3</a>,       
<a class="url" href="adc1.html#ADC1_RESR4">ADC1_RESR4</a>,       
<a class="url" href="adc1.html#ADC1_RESR5">ADC1_RESR5</a>,       
<a class="url" href="adc1.html#ADC1_RESR6">ADC1_RESR6</a>,       
<a class="url" href="adc1.html#ADC1_RESR7">ADC1_RESR7</a>,       
<a class="url" href="adc1.html#ADC1_RESR8">ADC1_RESR8</a>,       
<a class="url" href="adc1.html#ADC1_RESR9">ADC1_RESR9</a>,       
<a class="url" href="adc1.html#ADC1_RESR10">ADC1_RESR10</a>,       
<a class="url" href="adc1.html#ADC1_RESR11">ADC1_RESR11</a>,       
<a class="url" href="adc1.html#ADC1_RESR12">ADC1_RESR12</a>,       
<a class="url" href="adc1.html#ADC1_RESR13">ADC1_RESR13</a>,       
<a class="url" href="adc1.html#ADC1_RESR14">ADC1_RESR14</a>,       
<a class="url" href="adc1.html#ADC1_RESR15">ADC1_RESR15</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_RNPRm_t">ADCn_RNPRm_t</a></td>
<td><a class="url" href="adc0.html#ADC0_RNPR0">ADC0_RNPR0</a>,       
<a class="url" href="adc0.html#ADC0_RNPR8">ADC0_RNPR8</a>,       
<a class="url" href="adc1.html#ADC1_RNPR0">ADC1_RNPR0</a>,       
<a class="url" href="adc1.html#ADC1_RNPR8">ADC1_RNPR8</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_RSIRm_t">ADCn_RSIRm_t</a></td>
<td><a class="url" href="adc0.html#ADC0_RSIR0">ADC0_RSIR0</a>,       
<a class="url" href="adc0.html#ADC0_RSIR1">ADC0_RSIR1</a>,       
<a class="url" href="adc0.html#ADC0_RSIR2">ADC0_RSIR2</a>,       
<a class="url" href="adc0.html#ADC0_RSIR3">ADC0_RSIR3</a>,       
<a class="url" href="adc0.html#ADC0_RSIR4">ADC0_RSIR4</a>,       
<a class="url" href="adc1.html#ADC1_RSIR0">ADC1_RSIR0</a>,       
<a class="url" href="adc1.html#ADC1_RSIR1">ADC1_RSIR1</a>,       
<a class="url" href="adc1.html#ADC1_RSIR2">ADC1_RSIR2</a>,       
<a class="url" href="adc1.html#ADC1_RSIR3">ADC1_RSIR3</a>,       
<a class="url" href="adc1.html#ADC1_RSIR4">ADC1_RSIR4</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_RSPR0_t">ADCn_RSPR0_t</a></td>
<td><a class="url" href="adc0.html#ADC0_RSPR0">ADC0_RSPR0</a>,       
<a class="url" href="adc1.html#ADC1_RSPR0">ADC1_RSPR0</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_RSPR4_t">ADCn_RSPR4_t</a></td>
<td><a class="url" href="adc0.html#ADC0_RSPR4">ADC0_RSPR4</a>,       
<a class="url" href="adc1.html#ADC1_RSPR4">ADC1_RSPR4</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_SYNCTR_t">ADCn_SYNCTR_t</a></td>
<td><a class="url" href="adc0.html#ADC0_SYNCTR">ADC0_SYNCTR</a>,       
<a class="url" href="adc1.html#ADC1_SYNCTR">ADC1_SYNCTR</a>      
</td>
</tr>
<tr>
<td><a class="url" href="types/a.html#ADCn_VFR_t">ADCn_VFR_t</a></td>
<td><a class="url" href="adc0.html#ADC0_VFR">ADC0_VFR</a>,       
<a class="url" href="adc1.html#ADC1_VFR">ADC1_VFR</a>      
</td>
</tr>

</table>

<br><hr><br>

<a name="ADC1_RSIR0">&nbsp;</a>
<h3>ADC1_RSIR0</h3>
<h3>"Request Source 0 Input Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RSIR0_ADDR = 0xF0101410</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RSIRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RSIRm_t">ADCn_RSIRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RSIR0.bits</b>&nbsp;&quot;Request Source 0 Input Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>GTSEL</td>
<td>3</td>
<td>0 - 2</td>
<td>ADCn_RSIRm_GTSEL_MASK</td>
<td><tt>0x00000007</tt></td>
<td>rw</td>
<td>ADCn_RSIRm_GTSEL_SHIFT</td>
</tr>
<tr>
<td>TMEN</td>
<td>1</td>
<td>4 - 4</td>
<td>ADCn_RSIRm_TMEN_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>ADCn_RSIRm_TMEN_SHIFT</td>
</tr>
<tr>
<td>GTI</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_RSIRm_GTI_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rh</td>
<td>ADCn_RSIRm_GTI_SHIFT</td>
</tr>
<tr>
<td>TRSEL</td>
<td>3</td>
<td>8 - 10</td>
<td>ADCn_RSIRm_TRSEL_MASK</td>
<td><tt>0x00000700</tt></td>
<td>rw</td>
<td>ADCn_RSIRm_TRSEL_SHIFT</td>
</tr>
<tr>
<td>FEN</td>
<td>1</td>
<td>12 - 12</td>
<td>ADCn_RSIRm_FEN_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>ADCn_RSIRm_FEN_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>13 - 13</td>
<td>ADCn_RSIRm_REN_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rw</td>
<td>ADCn_RSIRm_REN_SHIFT</td>
</tr>
<tr>
<td>TRI</td>
<td>1</td>
<td>15 - 15</td>
<td>ADCn_RSIRm_TRI_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>ADCn_RSIRm_TRI_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RSIRm_MASK</td><td><tt>0x0000b797</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000b797</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00003717</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008080</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RSIR1">&nbsp;</a>
<h3>ADC1_RSIR1</h3>
<h3>"Request Source 0 Input Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RSIR1_ADDR = 0xF0101414</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RSIRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RSIRm_t">ADCn_RSIRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RSIR1.bits</b>&nbsp;&quot;Request Source 0 Input Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>GTSEL</td>
<td>3</td>
<td>0 - 2</td>
<td>ADCn_RSIRm_GTSEL_MASK</td>
<td><tt>0x00000007</tt></td>
<td>rw</td>
<td>ADCn_RSIRm_GTSEL_SHIFT</td>
</tr>
<tr>
<td>TMEN</td>
<td>1</td>
<td>4 - 4</td>
<td>ADCn_RSIRm_TMEN_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>ADCn_RSIRm_TMEN_SHIFT</td>
</tr>
<tr>
<td>GTI</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_RSIRm_GTI_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rh</td>
<td>ADCn_RSIRm_GTI_SHIFT</td>
</tr>
<tr>
<td>TRSEL</td>
<td>3</td>
<td>8 - 10</td>
<td>ADCn_RSIRm_TRSEL_MASK</td>
<td><tt>0x00000700</tt></td>
<td>rw</td>
<td>ADCn_RSIRm_TRSEL_SHIFT</td>
</tr>
<tr>
<td>FEN</td>
<td>1</td>
<td>12 - 12</td>
<td>ADCn_RSIRm_FEN_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>ADCn_RSIRm_FEN_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>13 - 13</td>
<td>ADCn_RSIRm_REN_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rw</td>
<td>ADCn_RSIRm_REN_SHIFT</td>
</tr>
<tr>
<td>TRI</td>
<td>1</td>
<td>15 - 15</td>
<td>ADCn_RSIRm_TRI_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>ADCn_RSIRm_TRI_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RSIRm_MASK</td><td><tt>0x0000b797</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000b797</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00003717</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008080</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RSIR2">&nbsp;</a>
<h3>ADC1_RSIR2</h3>
<h3>"Request Source 0 Input Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RSIR2_ADDR = 0xF0101418</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RSIRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RSIRm_t">ADCn_RSIRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RSIR2.bits</b>&nbsp;&quot;Request Source 0 Input Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>GTSEL</td>
<td>3</td>
<td>0 - 2</td>
<td>ADCn_RSIRm_GTSEL_MASK</td>
<td><tt>0x00000007</tt></td>
<td>rw</td>
<td>ADCn_RSIRm_GTSEL_SHIFT</td>
</tr>
<tr>
<td>TMEN</td>
<td>1</td>
<td>4 - 4</td>
<td>ADCn_RSIRm_TMEN_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>ADCn_RSIRm_TMEN_SHIFT</td>
</tr>
<tr>
<td>GTI</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_RSIRm_GTI_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rh</td>
<td>ADCn_RSIRm_GTI_SHIFT</td>
</tr>
<tr>
<td>TRSEL</td>
<td>3</td>
<td>8 - 10</td>
<td>ADCn_RSIRm_TRSEL_MASK</td>
<td><tt>0x00000700</tt></td>
<td>rw</td>
<td>ADCn_RSIRm_TRSEL_SHIFT</td>
</tr>
<tr>
<td>FEN</td>
<td>1</td>
<td>12 - 12</td>
<td>ADCn_RSIRm_FEN_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>ADCn_RSIRm_FEN_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>13 - 13</td>
<td>ADCn_RSIRm_REN_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rw</td>
<td>ADCn_RSIRm_REN_SHIFT</td>
</tr>
<tr>
<td>TRI</td>
<td>1</td>
<td>15 - 15</td>
<td>ADCn_RSIRm_TRI_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>ADCn_RSIRm_TRI_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RSIRm_MASK</td><td><tt>0x0000b797</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000b797</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00003717</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008080</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RSIR3">&nbsp;</a>
<h3>ADC1_RSIR3</h3>
<h3>"Request Source 0 Input Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RSIR3_ADDR = 0xF010141C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RSIRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RSIRm_t">ADCn_RSIRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RSIR3.bits</b>&nbsp;&quot;Request Source 0 Input Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>GTSEL</td>
<td>3</td>
<td>0 - 2</td>
<td>ADCn_RSIRm_GTSEL_MASK</td>
<td><tt>0x00000007</tt></td>
<td>rw</td>
<td>ADCn_RSIRm_GTSEL_SHIFT</td>
</tr>
<tr>
<td>TMEN</td>
<td>1</td>
<td>4 - 4</td>
<td>ADCn_RSIRm_TMEN_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>ADCn_RSIRm_TMEN_SHIFT</td>
</tr>
<tr>
<td>GTI</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_RSIRm_GTI_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rh</td>
<td>ADCn_RSIRm_GTI_SHIFT</td>
</tr>
<tr>
<td>TRSEL</td>
<td>3</td>
<td>8 - 10</td>
<td>ADCn_RSIRm_TRSEL_MASK</td>
<td><tt>0x00000700</tt></td>
<td>rw</td>
<td>ADCn_RSIRm_TRSEL_SHIFT</td>
</tr>
<tr>
<td>FEN</td>
<td>1</td>
<td>12 - 12</td>
<td>ADCn_RSIRm_FEN_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>ADCn_RSIRm_FEN_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>13 - 13</td>
<td>ADCn_RSIRm_REN_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rw</td>
<td>ADCn_RSIRm_REN_SHIFT</td>
</tr>
<tr>
<td>TRI</td>
<td>1</td>
<td>15 - 15</td>
<td>ADCn_RSIRm_TRI_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>ADCn_RSIRm_TRI_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RSIRm_MASK</td><td><tt>0x0000b797</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000b797</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00003717</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008080</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RSIR4">&nbsp;</a>
<h3>ADC1_RSIR4</h3>
<h3>"Request Source 0 Input Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RSIR4_ADDR = 0xF0101420</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RSIRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RSIRm_t">ADCn_RSIRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RSIR4.bits</b>&nbsp;&quot;Request Source 0 Input Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>GTSEL</td>
<td>3</td>
<td>0 - 2</td>
<td>ADCn_RSIRm_GTSEL_MASK</td>
<td><tt>0x00000007</tt></td>
<td>rw</td>
<td>ADCn_RSIRm_GTSEL_SHIFT</td>
</tr>
<tr>
<td>TMEN</td>
<td>1</td>
<td>4 - 4</td>
<td>ADCn_RSIRm_TMEN_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>ADCn_RSIRm_TMEN_SHIFT</td>
</tr>
<tr>
<td>GTI</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_RSIRm_GTI_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rh</td>
<td>ADCn_RSIRm_GTI_SHIFT</td>
</tr>
<tr>
<td>TRSEL</td>
<td>3</td>
<td>8 - 10</td>
<td>ADCn_RSIRm_TRSEL_MASK</td>
<td><tt>0x00000700</tt></td>
<td>rw</td>
<td>ADCn_RSIRm_TRSEL_SHIFT</td>
</tr>
<tr>
<td>FEN</td>
<td>1</td>
<td>12 - 12</td>
<td>ADCn_RSIRm_FEN_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rw</td>
<td>ADCn_RSIRm_FEN_SHIFT</td>
</tr>
<tr>
<td>REN</td>
<td>1</td>
<td>13 - 13</td>
<td>ADCn_RSIRm_REN_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rw</td>
<td>ADCn_RSIRm_REN_SHIFT</td>
</tr>
<tr>
<td>TRI</td>
<td>1</td>
<td>15 - 15</td>
<td>ADCn_RSIRm_TRI_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rh</td>
<td>ADCn_RSIRm_TRI_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RSIRm_MASK</td><td><tt>0x0000b797</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000b797</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00003717</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008080</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_GLOBCTR">&nbsp;</a>
<h3>ADC1_GLOBCTR</h3>
<h3>"Global Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_GLOBCTR_ADDR = 0xF0101430</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_GLOBCTR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x000000FF</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_GLOBCTR_t">ADCn_GLOBCTR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_GLOBCTR.bits</b>&nbsp;&quot;Global Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DIVA</td>
<td>6</td>
<td>0 - 5</td>
<td>ADCn_GLOBCTR_DIVA_MASK</td>
<td><tt>0x0000003f</tt></td>
<td>rw</td>
<td>ADCn_GLOBCTR_DIVA_SHIFT</td>
</tr>
<tr>
<td>DIVD</td>
<td>2</td>
<td>6 - 7</td>
<td>ADCn_GLOBCTR_DIVD_MASK</td>
<td><tt>0x000000c0</tt></td>
<td>rw</td>
<td>ADCn_GLOBCTR_DIVD_SHIFT</td>
</tr>
<tr>
<td>ANON</td>
<td>2</td>
<td>8 - 9</td>
<td>ADCn_GLOBCTR_ANON_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>ADCn_GLOBCTR_ANON_SHIFT</td>
</tr>
<tr>
<td>ARBRND</td>
<td>2</td>
<td>10 - 11</td>
<td>ADCn_GLOBCTR_ARBRND_MASK</td>
<td><tt>0x00000c00</tt></td>
<td>rw</td>
<td>ADCn_GLOBCTR_ARBRND_SHIFT</td>
</tr>
<tr>
<td>ARBM</td>
<td>1</td>
<td>15 - 15</td>
<td>ADCn_GLOBCTR_ARBM_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rw</td>
<td>ADCn_GLOBCTR_ARBM_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_GLOBCTR_MASK</td><td><tt>0x00008fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00008fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00008fff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_GLOBCFG">&nbsp;</a>
<h3>ADC1_GLOBCFG</h3>
<h3>"Global Configuration Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_GLOBCFG_ADDR = 0xF0101434</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_GLOBCFG_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_GLOBCFG_t">ADCn_GLOBCFG_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_GLOBCFG.bits</b>&nbsp;&quot;Global Configuration Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>MTM7</td>
<td>1</td>
<td>4 - 4</td>
<td>ADCn_GLOBCFG_MTM7_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>ADCn_GLOBCFG_MTM7_SHIFT</td>
</tr>
<tr>
<td>SUCAL</td>
<td>1</td>
<td>5 - 5</td>
<td>ADCn_GLOBCFG_SUCAL_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>ADCn_GLOBCFG_SUCAL_SHIFT</td>
</tr>
<tr>
<td>DPCAL</td>
<td>1</td>
<td>6 - 6</td>
<td>ADCn_GLOBCFG_DPCAL_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>ADCn_GLOBCFG_DPCAL_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_GLOBCFG_MASK</td><td><tt>0x00000070</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000070</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000070</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_GLOBSTR">&nbsp;</a>
<h3>ADC1_GLOBSTR</h3>
<h3>"Global Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_GLOBSTR_ADDR = 0xF0101438</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_GLOBSTR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_GLOBSTR_t">ADCn_GLOBSTR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_GLOBSTR.bits</b>&nbsp;&quot;Global Status Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>BUSY</td>
<td>1</td>
<td>0 - 0</td>
<td>ADCn_GLOBSTR_BUSY_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rh</td>
<td>ADCn_GLOBSTR_BUSY_SHIFT</td>
</tr>
<tr>
<td>SAMPLE</td>
<td>1</td>
<td>1 - 1</td>
<td>ADCn_GLOBSTR_SAMPLE_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rh</td>
<td>ADCn_GLOBSTR_SAMPLE_SHIFT</td>
</tr>
<tr>
<td>CAL</td>
<td>1</td>
<td>2 - 2</td>
<td>ADCn_GLOBSTR_CAL_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rh</td>
<td>ADCn_GLOBSTR_CAL_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>3 - 6</td>
<td>ADCn_GLOBSTR_CHNR_MASK</td>
<td><tt>0x00000078</tt></td>
<td>rh</td>
<td>ADCn_GLOBSTR_CHNR_SHIFT</td>
</tr>
<tr>
<td>ANON</td>
<td>2</td>
<td>8 - 9</td>
<td>ADCn_GLOBSTR_ANON_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rh</td>
<td>ADCn_GLOBSTR_ANON_SHIFT</td>
</tr>
<tr>
<td>SYNRUN</td>
<td>1</td>
<td>10 - 10</td>
<td>ADCn_GLOBSTR_SYNRUN_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rh</td>
<td>ADCn_GLOBSTR_SYNRUN_SHIFT</td>
</tr>
<tr>
<td>CSRC</td>
<td>3</td>
<td>11 - 13</td>
<td>ADCn_GLOBSTR_CSRC_MASK</td>
<td><tt>0x00003800</tt></td>
<td>rh</td>
<td>ADCn_GLOBSTR_CSRC_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_GLOBSTR_MASK</td><td><tt>0x00003f7f</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00003f7f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00003f7f</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_ASENR">&nbsp;</a>
<h3>ADC1_ASENR</h3>
<h3>"Arbitration Slot Enable Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_ASENR_ADDR = 0xF010143C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_ASENR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_ASENR_t">ADCn_ASENR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_ASENR.bits</b>&nbsp;&quot;Arbitration Slot Enable Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>ASEN0</td>
<td>1</td>
<td>0 - 0</td>
<td>ADCn_ASENR_ASEN0_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rw</td>
<td>ADCn_ASENR_ASEN0_SHIFT</td>
</tr>
<tr>
<td>ASEN1</td>
<td>1</td>
<td>1 - 1</td>
<td>ADCn_ASENR_ASEN1_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rw</td>
<td>ADCn_ASENR_ASEN1_SHIFT</td>
</tr>
<tr>
<td>ASEN2</td>
<td>1</td>
<td>2 - 2</td>
<td>ADCn_ASENR_ASEN2_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>ADCn_ASENR_ASEN2_SHIFT</td>
</tr>
<tr>
<td>ASEN3</td>
<td>1</td>
<td>3 - 3</td>
<td>ADCn_ASENR_ASEN3_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>ADCn_ASENR_ASEN3_SHIFT</td>
</tr>
<tr>
<td>ASEN4</td>
<td>1</td>
<td>4 - 4</td>
<td>ADCn_ASENR_ASEN4_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>ADCn_ASENR_ASEN4_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_ASENR_MASK</td><td><tt>0x0000001f</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000001f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000001f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RSPR0">&nbsp;</a>
<h3>ADC1_RSPR0</h3>
<h3>"Request Source Priority Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RSPR0_ADDR = 0xF0101440</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RSPR0_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RSPR0_t">ADCn_RSPR0_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RSPR0.bits</b>&nbsp;&quot;Request Source Priority Register 0&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>PRIO0</td>
<td>2</td>
<td>0 - 1</td>
<td>ADCn_RSPR0_PRIO0_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>ADCn_RSPR0_PRIO0_SHIFT</td>
</tr>
<tr>
<td>CSM0</td>
<td>1</td>
<td>3 - 3</td>
<td>ADCn_RSPR0_CSM0_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>ADCn_RSPR0_CSM0_SHIFT</td>
</tr>
<tr>
<td>PRIO1</td>
<td>2</td>
<td>4 - 5</td>
<td>ADCn_RSPR0_PRIO1_MASK</td>
<td><tt>0x00000030</tt></td>
<td>rw</td>
<td>ADCn_RSPR0_PRIO1_SHIFT</td>
</tr>
<tr>
<td>CSM1</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_RSPR0_CSM1_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>ADCn_RSPR0_CSM1_SHIFT</td>
</tr>
<tr>
<td>PRIO2</td>
<td>2</td>
<td>8 - 9</td>
<td>ADCn_RSPR0_PRIO2_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>ADCn_RSPR0_PRIO2_SHIFT</td>
</tr>
<tr>
<td>CSM2</td>
<td>1</td>
<td>11 - 11</td>
<td>ADCn_RSPR0_CSM2_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rw</td>
<td>ADCn_RSPR0_CSM2_SHIFT</td>
</tr>
<tr>
<td>PRIO3</td>
<td>2</td>
<td>12 - 13</td>
<td>ADCn_RSPR0_PRIO3_MASK</td>
<td><tt>0x00003000</tt></td>
<td>rw</td>
<td>ADCn_RSPR0_PRIO3_SHIFT</td>
</tr>
<tr>
<td>CSM3</td>
<td>1</td>
<td>15 - 15</td>
<td>ADCn_RSPR0_CSM3_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rw</td>
<td>ADCn_RSPR0_CSM3_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RSPR0_MASK</td><td><tt>0x0000bbbb</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000bbbb</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000bbbb</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RSPR4">&nbsp;</a>
<h3>ADC1_RSPR4</h3>
<h3>"Request Source Priority Register 4"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RSPR4_ADDR = 0xF0101444</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RSPR4_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RSPR4_t">ADCn_RSPR4_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RSPR4.bits</b>&nbsp;&quot;Request Source Priority Register 4&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>PRIO4</td>
<td>2</td>
<td>0 - 1</td>
<td>ADCn_RSPR4_PRIO4_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>ADCn_RSPR4_PRIO4_SHIFT</td>
</tr>
<tr>
<td>CSM4</td>
<td>1</td>
<td>3 - 3</td>
<td>ADCn_RSPR4_CSM4_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>ADCn_RSPR4_CSM4_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RSPR4_MASK</td><td><tt>0x0000000b</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000000b</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000000b</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_SYNCTR">&nbsp;</a>
<h3>ADC1_SYNCTR</h3>
<h3>"Synchronization Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_SYNCTR_ADDR = 0xF0101448</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_SYNCTR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_SYNCTR_t">ADCn_SYNCTR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_SYNCTR.bits</b>&nbsp;&quot;Synchronization Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>STSEL</td>
<td>2</td>
<td>0 - 1</td>
<td>ADCn_SYNCTR_STSEL_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>ADCn_SYNCTR_STSEL_SHIFT</td>
</tr>
<tr>
<td>EVALR1</td>
<td>1</td>
<td>4 - 4</td>
<td>ADCn_SYNCTR_EVALR1_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>ADCn_SYNCTR_EVALR1_SHIFT</td>
</tr>
<tr>
<td>EVALR2</td>
<td>1</td>
<td>5 - 5</td>
<td>ADCn_SYNCTR_EVALR2_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>ADCn_SYNCTR_EVALR2_SHIFT</td>
</tr>
<tr>
<td>EVALR3</td>
<td>1</td>
<td>6 - 6</td>
<td>ADCn_SYNCTR_EVALR3_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>ADCn_SYNCTR_EVALR3_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_SYNCTR_MASK</td><td><tt>0x00000073</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_INPCR0">&nbsp;</a>
<h3>ADC1_INPCR0</h3>
<h3>"Input Class Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_INPCR0_ADDR = 0xF0101450</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_INPCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_INPCRm_t">ADCn_INPCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_INPCR0.bits</b>&nbsp;&quot;Input Class Register 0&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>STC</td>
<td>8</td>
<td>0 - 7</td>
<td>ADCn_INPCRm_STC_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>ADCn_INPCRm_STC_SHIFT</td>
</tr>
<tr>
<td>DW</td>
<td>2</td>
<td>8 - 9</td>
<td>ADCn_INPCRm_DW_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>ADCn_INPCRm_DW_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_INPCRm_MASK</td><td><tt>0x000003ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000003ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000003ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_INPCR1">&nbsp;</a>
<h3>ADC1_INPCR1</h3>
<h3>"Input Class Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_INPCR1_ADDR = 0xF0101454</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_INPCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_INPCRm_t">ADCn_INPCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_INPCR1.bits</b>&nbsp;&quot;Input Class Register 1&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>STC</td>
<td>8</td>
<td>0 - 7</td>
<td>ADCn_INPCRm_STC_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>ADCn_INPCRm_STC_SHIFT</td>
</tr>
<tr>
<td>DW</td>
<td>2</td>
<td>8 - 9</td>
<td>ADCn_INPCRm_DW_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>ADCn_INPCRm_DW_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_INPCRm_MASK</td><td><tt>0x000003ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000003ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000003ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_INPCR2">&nbsp;</a>
<h3>ADC1_INPCR2</h3>
<h3>"Input Class Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_INPCR2_ADDR = 0xF0101458</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_INPCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_INPCRm_t">ADCn_INPCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_INPCR2.bits</b>&nbsp;&quot;Input Class Register 2&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>STC</td>
<td>8</td>
<td>0 - 7</td>
<td>ADCn_INPCRm_STC_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>ADCn_INPCRm_STC_SHIFT</td>
</tr>
<tr>
<td>DW</td>
<td>2</td>
<td>8 - 9</td>
<td>ADCn_INPCRm_DW_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>ADCn_INPCRm_DW_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_INPCRm_MASK</td><td><tt>0x000003ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000003ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000003ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_INPCR3">&nbsp;</a>
<h3>ADC1_INPCR3</h3>
<h3>"Input Class Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_INPCR3_ADDR = 0xF010145C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_INPCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_INPCRm_t">ADCn_INPCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_INPCR3.bits</b>&nbsp;&quot;Input Class Register 3&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>STC</td>
<td>8</td>
<td>0 - 7</td>
<td>ADCn_INPCRm_STC_MASK</td>
<td><tt>0x000000ff</tt></td>
<td>rw</td>
<td>ADCn_INPCRm_STC_SHIFT</td>
</tr>
<tr>
<td>DW</td>
<td>2</td>
<td>8 - 9</td>
<td>ADCn_INPCRm_DW_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>ADCn_INPCRm_DW_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_INPCRm_MASK</td><td><tt>0x000003ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000003ff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000003ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHFR">&nbsp;</a>
<h3>ADC1_CHFR</h3>
<h3>"Channel Flag Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHFR_ADDR = 0xF0101460</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHFR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHFR_t">ADCn_CHFR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_CHFR.bits</b>&nbsp;&quot;Channel Flag Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>FC0</td>
<td>1</td>
<td>0 - 0</td>
<td>ADCn_CHFR_FC0_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rwh</td>
<td>ADCn_CHFR_FC0_SHIFT</td>
</tr>
<tr>
<td>FC1</td>
<td>1</td>
<td>1 - 1</td>
<td>ADCn_CHFR_FC1_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rwh</td>
<td>ADCn_CHFR_FC1_SHIFT</td>
</tr>
<tr>
<td>FC2</td>
<td>1</td>
<td>2 - 2</td>
<td>ADCn_CHFR_FC2_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rwh</td>
<td>ADCn_CHFR_FC2_SHIFT</td>
</tr>
<tr>
<td>FC3</td>
<td>1</td>
<td>3 - 3</td>
<td>ADCn_CHFR_FC3_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rwh</td>
<td>ADCn_CHFR_FC3_SHIFT</td>
</tr>
<tr>
<td>FC4</td>
<td>1</td>
<td>4 - 4</td>
<td>ADCn_CHFR_FC4_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rwh</td>
<td>ADCn_CHFR_FC4_SHIFT</td>
</tr>
<tr>
<td>FC5</td>
<td>1</td>
<td>5 - 5</td>
<td>ADCn_CHFR_FC5_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rwh</td>
<td>ADCn_CHFR_FC5_SHIFT</td>
</tr>
<tr>
<td>FC6</td>
<td>1</td>
<td>6 - 6</td>
<td>ADCn_CHFR_FC6_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>ADCn_CHFR_FC6_SHIFT</td>
</tr>
<tr>
<td>FC7</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_CHFR_FC7_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>ADCn_CHFR_FC7_SHIFT</td>
</tr>
<tr>
<td>FC8</td>
<td>1</td>
<td>8 - 8</td>
<td>ADCn_CHFR_FC8_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>ADCn_CHFR_FC8_SHIFT</td>
</tr>
<tr>
<td>FC9</td>
<td>1</td>
<td>9 - 9</td>
<td>ADCn_CHFR_FC9_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>ADCn_CHFR_FC9_SHIFT</td>
</tr>
<tr>
<td>FC10</td>
<td>1</td>
<td>10 - 10</td>
<td>ADCn_CHFR_FC10_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rwh</td>
<td>ADCn_CHFR_FC10_SHIFT</td>
</tr>
<tr>
<td>FC11</td>
<td>1</td>
<td>11 - 11</td>
<td>ADCn_CHFR_FC11_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rwh</td>
<td>ADCn_CHFR_FC11_SHIFT</td>
</tr>
<tr>
<td>FC12</td>
<td>1</td>
<td>12 - 12</td>
<td>ADCn_CHFR_FC12_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rwh</td>
<td>ADCn_CHFR_FC12_SHIFT</td>
</tr>
<tr>
<td>FC13</td>
<td>1</td>
<td>13 - 13</td>
<td>ADCn_CHFR_FC13_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rwh</td>
<td>ADCn_CHFR_FC13_SHIFT</td>
</tr>
<tr>
<td>FC14</td>
<td>1</td>
<td>14 - 14</td>
<td>ADCn_CHFR_FC14_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rwh</td>
<td>ADCn_CHFR_FC14_SHIFT</td>
</tr>
<tr>
<td>FC15</td>
<td>1</td>
<td>15 - 15</td>
<td>ADCn_CHFR_FC15_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rwh</td>
<td>ADCn_CHFR_FC15_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_CHFR_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHFCR">&nbsp;</a>
<h3>ADC1_CHFCR</h3>
<h3>"Channel Flag Clear Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHFCR_ADDR = 0xF0101464</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHFCR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHFCR_t">ADCn_CHFCR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_CHFCR.bits</b>&nbsp;&quot;Channel Flag Clear Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CFC0</td>
<td>1</td>
<td>0 - 0</td>
<td>ADCn_CHFCR_CFC0_MASK</td>
<td><tt>0x00000001</tt></td>
<td>w</td>
<td>ADCn_CHFCR_CFC0_SHIFT</td>
</tr>
<tr>
<td>CFC1</td>
<td>1</td>
<td>1 - 1</td>
<td>ADCn_CHFCR_CFC1_MASK</td>
<td><tt>0x00000002</tt></td>
<td>w</td>
<td>ADCn_CHFCR_CFC1_SHIFT</td>
</tr>
<tr>
<td>CFC2</td>
<td>1</td>
<td>2 - 2</td>
<td>ADCn_CHFCR_CFC2_MASK</td>
<td><tt>0x00000004</tt></td>
<td>w</td>
<td>ADCn_CHFCR_CFC2_SHIFT</td>
</tr>
<tr>
<td>CFC3</td>
<td>1</td>
<td>3 - 3</td>
<td>ADCn_CHFCR_CFC3_MASK</td>
<td><tt>0x00000008</tt></td>
<td>w</td>
<td>ADCn_CHFCR_CFC3_SHIFT</td>
</tr>
<tr>
<td>CFC4</td>
<td>1</td>
<td>4 - 4</td>
<td>ADCn_CHFCR_CFC4_MASK</td>
<td><tt>0x00000010</tt></td>
<td>w</td>
<td>ADCn_CHFCR_CFC4_SHIFT</td>
</tr>
<tr>
<td>CFC5</td>
<td>1</td>
<td>5 - 5</td>
<td>ADCn_CHFCR_CFC5_MASK</td>
<td><tt>0x00000020</tt></td>
<td>w</td>
<td>ADCn_CHFCR_CFC5_SHIFT</td>
</tr>
<tr>
<td>CFC6</td>
<td>1</td>
<td>6 - 6</td>
<td>ADCn_CHFCR_CFC6_MASK</td>
<td><tt>0x00000040</tt></td>
<td>w</td>
<td>ADCn_CHFCR_CFC6_SHIFT</td>
</tr>
<tr>
<td>CFC7</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_CHFCR_CFC7_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>ADCn_CHFCR_CFC7_SHIFT</td>
</tr>
<tr>
<td>CFC8</td>
<td>1</td>
<td>8 - 8</td>
<td>ADCn_CHFCR_CFC8_MASK</td>
<td><tt>0x00000100</tt></td>
<td>w</td>
<td>ADCn_CHFCR_CFC8_SHIFT</td>
</tr>
<tr>
<td>CFC9</td>
<td>1</td>
<td>9 - 9</td>
<td>ADCn_CHFCR_CFC9_MASK</td>
<td><tt>0x00000200</tt></td>
<td>w</td>
<td>ADCn_CHFCR_CFC9_SHIFT</td>
</tr>
<tr>
<td>CFC10</td>
<td>1</td>
<td>10 - 10</td>
<td>ADCn_CHFCR_CFC10_MASK</td>
<td><tt>0x00000400</tt></td>
<td>w</td>
<td>ADCn_CHFCR_CFC10_SHIFT</td>
</tr>
<tr>
<td>CFC11</td>
<td>1</td>
<td>11 - 11</td>
<td>ADCn_CHFCR_CFC11_MASK</td>
<td><tt>0x00000800</tt></td>
<td>w</td>
<td>ADCn_CHFCR_CFC11_SHIFT</td>
</tr>
<tr>
<td>CFC12</td>
<td>1</td>
<td>12 - 12</td>
<td>ADCn_CHFCR_CFC12_MASK</td>
<td><tt>0x00001000</tt></td>
<td>w</td>
<td>ADCn_CHFCR_CFC12_SHIFT</td>
</tr>
<tr>
<td>CFC13</td>
<td>1</td>
<td>13 - 13</td>
<td>ADCn_CHFCR_CFC13_MASK</td>
<td><tt>0x00002000</tt></td>
<td>w</td>
<td>ADCn_CHFCR_CFC13_SHIFT</td>
</tr>
<tr>
<td>CFC14</td>
<td>1</td>
<td>14 - 14</td>
<td>ADCn_CHFCR_CFC14_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>ADCn_CHFCR_CFC14_SHIFT</td>
</tr>
<tr>
<td>CFC15</td>
<td>1</td>
<td>15 - 15</td>
<td>ADCn_CHFCR_CFC15_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>ADCn_CHFCR_CFC15_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_CHFCR_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHENPR0">&nbsp;</a>
<h3>ADC1_CHENPR0</h3>
<h3>"Channel Event Node Pointer Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHENPR0_ADDR = 0xF0101468</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHENPRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHENPRm_t">ADCn_CHENPRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_CHENPR0.bits</b>&nbsp;&quot;Channel Event Node Pointer Register 0&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CHENP0</td>
<td>3</td>
<td>0 - 2</td>
<td>ADCn_CHENPRm_CHENP0_MASK</td>
<td><tt>0x00000007</tt></td>
<td>rw</td>
<td>ADCn_CHENPRm_CHENP0_SHIFT</td>
</tr>
<tr>
<td>CHENP1</td>
<td>3</td>
<td>4 - 6</td>
<td>ADCn_CHENPRm_CHENP1_MASK</td>
<td><tt>0x00000070</tt></td>
<td>rw</td>
<td>ADCn_CHENPRm_CHENP1_SHIFT</td>
</tr>
<tr>
<td>CHENP2</td>
<td>3</td>
<td>8 - 10</td>
<td>ADCn_CHENPRm_CHENP2_MASK</td>
<td><tt>0x00000700</tt></td>
<td>rw</td>
<td>ADCn_CHENPRm_CHENP2_SHIFT</td>
</tr>
<tr>
<td>CHENP3</td>
<td>3</td>
<td>12 - 14</td>
<td>ADCn_CHENPRm_CHENP3_MASK</td>
<td><tt>0x00007000</tt></td>
<td>rw</td>
<td>ADCn_CHENPRm_CHENP3_SHIFT</td>
</tr>
<tr>
<td>CHENP4</td>
<td>3</td>
<td>16 - 18</td>
<td>ADCn_CHENPRm_CHENP4_MASK</td>
<td><tt>0x00070000</tt></td>
<td>rw</td>
<td>ADCn_CHENPRm_CHENP4_SHIFT</td>
</tr>
<tr>
<td>CHENP5</td>
<td>3</td>
<td>20 - 22</td>
<td>ADCn_CHENPRm_CHENP5_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rw</td>
<td>ADCn_CHENPRm_CHENP5_SHIFT</td>
</tr>
<tr>
<td>CHENP6</td>
<td>3</td>
<td>24 - 26</td>
<td>ADCn_CHENPRm_CHENP6_MASK</td>
<td><tt>0x07000000</tt></td>
<td>rw</td>
<td>ADCn_CHENPRm_CHENP6_SHIFT</td>
</tr>
<tr>
<td>CHENP7</td>
<td>3</td>
<td>28 - 30</td>
<td>ADCn_CHENPRm_CHENP7_MASK</td>
<td><tt>0x70000000</tt></td>
<td>rw</td>
<td>ADCn_CHENPRm_CHENP7_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_CHENPRm_MASK</td><td><tt>0x77777777</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x77777777</tt></td></tr>
<tr><td>writeable</td><td><tt>0x77777777</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHENPR8">&nbsp;</a>
<h3>ADC1_CHENPR8</h3>
<h3>"Channel Event Node Pointer Register 8"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHENPR8_ADDR = 0xF010146C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHENPRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHENPRm_t">ADCn_CHENPRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_CHENPR8.bits</b>&nbsp;&quot;Channel Event Node Pointer Register 8&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CHENP0</td>
<td>3</td>
<td>0 - 2</td>
<td>ADCn_CHENPRm_CHENP0_MASK</td>
<td><tt>0x00000007</tt></td>
<td>rw</td>
<td>ADCn_CHENPRm_CHENP0_SHIFT</td>
</tr>
<tr>
<td>CHENP1</td>
<td>3</td>
<td>4 - 6</td>
<td>ADCn_CHENPRm_CHENP1_MASK</td>
<td><tt>0x00000070</tt></td>
<td>rw</td>
<td>ADCn_CHENPRm_CHENP1_SHIFT</td>
</tr>
<tr>
<td>CHENP2</td>
<td>3</td>
<td>8 - 10</td>
<td>ADCn_CHENPRm_CHENP2_MASK</td>
<td><tt>0x00000700</tt></td>
<td>rw</td>
<td>ADCn_CHENPRm_CHENP2_SHIFT</td>
</tr>
<tr>
<td>CHENP3</td>
<td>3</td>
<td>12 - 14</td>
<td>ADCn_CHENPRm_CHENP3_MASK</td>
<td><tt>0x00007000</tt></td>
<td>rw</td>
<td>ADCn_CHENPRm_CHENP3_SHIFT</td>
</tr>
<tr>
<td>CHENP4</td>
<td>3</td>
<td>16 - 18</td>
<td>ADCn_CHENPRm_CHENP4_MASK</td>
<td><tt>0x00070000</tt></td>
<td>rw</td>
<td>ADCn_CHENPRm_CHENP4_SHIFT</td>
</tr>
<tr>
<td>CHENP5</td>
<td>3</td>
<td>20 - 22</td>
<td>ADCn_CHENPRm_CHENP5_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rw</td>
<td>ADCn_CHENPRm_CHENP5_SHIFT</td>
</tr>
<tr>
<td>CHENP6</td>
<td>3</td>
<td>24 - 26</td>
<td>ADCn_CHENPRm_CHENP6_MASK</td>
<td><tt>0x07000000</tt></td>
<td>rw</td>
<td>ADCn_CHENPRm_CHENP6_SHIFT</td>
</tr>
<tr>
<td>CHENP7</td>
<td>3</td>
<td>28 - 30</td>
<td>ADCn_CHENPRm_CHENP7_MASK</td>
<td><tt>0x70000000</tt></td>
<td>rw</td>
<td>ADCn_CHENPRm_CHENP7_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_CHENPRm_MASK</td><td><tt>0x77777777</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x77777777</tt></td></tr>
<tr><td>writeable</td><td><tt>0x77777777</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_EVFR">&nbsp;</a>
<h3>ADC1_EVFR</h3>
<h3>"Event Flag Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_EVFR_ADDR = 0xF0101470</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_EVFR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_EVFR_t">ADCn_EVFR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_EVFR.bits</b>&nbsp;&quot;Event Flag Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>FR0</td>
<td>1</td>
<td>0 - 0</td>
<td>ADCn_EVFR_FR0_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rwh</td>
<td>ADCn_EVFR_FR0_SHIFT</td>
</tr>
<tr>
<td>FR1</td>
<td>1</td>
<td>1 - 1</td>
<td>ADCn_EVFR_FR1_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rwh</td>
<td>ADCn_EVFR_FR1_SHIFT</td>
</tr>
<tr>
<td>FR2</td>
<td>1</td>
<td>2 - 2</td>
<td>ADCn_EVFR_FR2_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rwh</td>
<td>ADCn_EVFR_FR2_SHIFT</td>
</tr>
<tr>
<td>FR3</td>
<td>1</td>
<td>3 - 3</td>
<td>ADCn_EVFR_FR3_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rwh</td>
<td>ADCn_EVFR_FR3_SHIFT</td>
</tr>
<tr>
<td>FR4</td>
<td>1</td>
<td>4 - 4</td>
<td>ADCn_EVFR_FR4_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rwh</td>
<td>ADCn_EVFR_FR4_SHIFT</td>
</tr>
<tr>
<td>FR5</td>
<td>1</td>
<td>5 - 5</td>
<td>ADCn_EVFR_FR5_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rwh</td>
<td>ADCn_EVFR_FR5_SHIFT</td>
</tr>
<tr>
<td>FR6</td>
<td>1</td>
<td>6 - 6</td>
<td>ADCn_EVFR_FR6_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>ADCn_EVFR_FR6_SHIFT</td>
</tr>
<tr>
<td>FR7</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_EVFR_FR7_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>ADCn_EVFR_FR7_SHIFT</td>
</tr>
<tr>
<td>FR8</td>
<td>1</td>
<td>8 - 8</td>
<td>ADCn_EVFR_FR8_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>ADCn_EVFR_FR8_SHIFT</td>
</tr>
<tr>
<td>FR9</td>
<td>1</td>
<td>9 - 9</td>
<td>ADCn_EVFR_FR9_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>ADCn_EVFR_FR9_SHIFT</td>
</tr>
<tr>
<td>FR10</td>
<td>1</td>
<td>10 - 10</td>
<td>ADCn_EVFR_FR10_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rwh</td>
<td>ADCn_EVFR_FR10_SHIFT</td>
</tr>
<tr>
<td>FR11</td>
<td>1</td>
<td>11 - 11</td>
<td>ADCn_EVFR_FR11_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rwh</td>
<td>ADCn_EVFR_FR11_SHIFT</td>
</tr>
<tr>
<td>FR12</td>
<td>1</td>
<td>12 - 12</td>
<td>ADCn_EVFR_FR12_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rwh</td>
<td>ADCn_EVFR_FR12_SHIFT</td>
</tr>
<tr>
<td>FR13</td>
<td>1</td>
<td>13 - 13</td>
<td>ADCn_EVFR_FR13_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rwh</td>
<td>ADCn_EVFR_FR13_SHIFT</td>
</tr>
<tr>
<td>FR14</td>
<td>1</td>
<td>14 - 14</td>
<td>ADCn_EVFR_FR14_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rwh</td>
<td>ADCn_EVFR_FR14_SHIFT</td>
</tr>
<tr>
<td>FR15</td>
<td>1</td>
<td>15 - 15</td>
<td>ADCn_EVFR_FR15_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rwh</td>
<td>ADCn_EVFR_FR15_SHIFT</td>
</tr>
<tr>
<td>FS0</td>
<td>1</td>
<td>16 - 16</td>
<td>ADCn_EVFR_FS0_MASK</td>
<td><tt>0x00010000</tt></td>
<td>rwh</td>
<td>ADCn_EVFR_FS0_SHIFT</td>
</tr>
<tr>
<td>FS1</td>
<td>1</td>
<td>17 - 17</td>
<td>ADCn_EVFR_FS1_MASK</td>
<td><tt>0x00020000</tt></td>
<td>rwh</td>
<td>ADCn_EVFR_FS1_SHIFT</td>
</tr>
<tr>
<td>FS2</td>
<td>1</td>
<td>18 - 18</td>
<td>ADCn_EVFR_FS2_MASK</td>
<td><tt>0x00040000</tt></td>
<td>rwh</td>
<td>ADCn_EVFR_FS2_SHIFT</td>
</tr>
<tr>
<td>FS3</td>
<td>1</td>
<td>19 - 19</td>
<td>ADCn_EVFR_FS3_MASK</td>
<td><tt>0x00080000</tt></td>
<td>rwh</td>
<td>ADCn_EVFR_FS3_SHIFT</td>
</tr>
<tr>
<td>FS4</td>
<td>1</td>
<td>20 - 20</td>
<td>ADCn_EVFR_FS4_MASK</td>
<td><tt>0x00100000</tt></td>
<td>rwh</td>
<td>ADCn_EVFR_FS4_SHIFT</td>
</tr>
<tr>
<td>GFS0</td>
<td>1</td>
<td>24 - 24</td>
<td>ADCn_EVFR_GFS0_MASK</td>
<td><tt>0x01000000</tt></td>
<td>rh</td>
<td>ADCn_EVFR_GFS0_SHIFT</td>
</tr>
<tr>
<td>GFS1</td>
<td>1</td>
<td>25 - 25</td>
<td>ADCn_EVFR_GFS1_MASK</td>
<td><tt>0x02000000</tt></td>
<td>rh</td>
<td>ADCn_EVFR_GFS1_SHIFT</td>
</tr>
<tr>
<td>GFS2</td>
<td>1</td>
<td>26 - 26</td>
<td>ADCn_EVFR_GFS2_MASK</td>
<td><tt>0x04000000</tt></td>
<td>rh</td>
<td>ADCn_EVFR_GFS2_SHIFT</td>
</tr>
<tr>
<td>GFS3</td>
<td>1</td>
<td>27 - 27</td>
<td>ADCn_EVFR_GFS3_MASK</td>
<td><tt>0x08000000</tt></td>
<td>rh</td>
<td>ADCn_EVFR_GFS3_SHIFT</td>
</tr>
<tr>
<td>GFS4</td>
<td>1</td>
<td>28 - 28</td>
<td>ADCn_EVFR_GFS4_MASK</td>
<td><tt>0x10000000</tt></td>
<td>rh</td>
<td>ADCn_EVFR_GFS4_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_EVFR_MASK</td><td><tt>0x1f1fffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x1f1fffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x001fffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x1f1fffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_EVFCR">&nbsp;</a>
<h3>ADC1_EVFCR</h3>
<h3>"Event Flag Clear Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_EVFCR_ADDR = 0xF0101474</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_EVFCR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_EVFCR_t">ADCn_EVFCR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_EVFCR.bits</b>&nbsp;&quot;Event Flag Clear Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CFR0</td>
<td>1</td>
<td>0 - 0</td>
<td>ADCn_EVFCR_CFR0_MASK</td>
<td><tt>0x00000001</tt></td>
<td>w</td>
<td>ADCn_EVFCR_CFR0_SHIFT</td>
</tr>
<tr>
<td>CFR1</td>
<td>1</td>
<td>1 - 1</td>
<td>ADCn_EVFCR_CFR1_MASK</td>
<td><tt>0x00000002</tt></td>
<td>w</td>
<td>ADCn_EVFCR_CFR1_SHIFT</td>
</tr>
<tr>
<td>CFR2</td>
<td>1</td>
<td>2 - 2</td>
<td>ADCn_EVFCR_CFR2_MASK</td>
<td><tt>0x00000004</tt></td>
<td>w</td>
<td>ADCn_EVFCR_CFR2_SHIFT</td>
</tr>
<tr>
<td>CFR3</td>
<td>1</td>
<td>3 - 3</td>
<td>ADCn_EVFCR_CFR3_MASK</td>
<td><tt>0x00000008</tt></td>
<td>w</td>
<td>ADCn_EVFCR_CFR3_SHIFT</td>
</tr>
<tr>
<td>CFR4</td>
<td>1</td>
<td>4 - 4</td>
<td>ADCn_EVFCR_CFR4_MASK</td>
<td><tt>0x00000010</tt></td>
<td>w</td>
<td>ADCn_EVFCR_CFR4_SHIFT</td>
</tr>
<tr>
<td>CFR5</td>
<td>1</td>
<td>5 - 5</td>
<td>ADCn_EVFCR_CFR5_MASK</td>
<td><tt>0x00000020</tt></td>
<td>w</td>
<td>ADCn_EVFCR_CFR5_SHIFT</td>
</tr>
<tr>
<td>CFR6</td>
<td>1</td>
<td>6 - 6</td>
<td>ADCn_EVFCR_CFR6_MASK</td>
<td><tt>0x00000040</tt></td>
<td>w</td>
<td>ADCn_EVFCR_CFR6_SHIFT</td>
</tr>
<tr>
<td>CFR7</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_EVFCR_CFR7_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>ADCn_EVFCR_CFR7_SHIFT</td>
</tr>
<tr>
<td>CFR8</td>
<td>1</td>
<td>8 - 8</td>
<td>ADCn_EVFCR_CFR8_MASK</td>
<td><tt>0x00000100</tt></td>
<td>w</td>
<td>ADCn_EVFCR_CFR8_SHIFT</td>
</tr>
<tr>
<td>CFR9</td>
<td>1</td>
<td>9 - 9</td>
<td>ADCn_EVFCR_CFR9_MASK</td>
<td><tt>0x00000200</tt></td>
<td>w</td>
<td>ADCn_EVFCR_CFR9_SHIFT</td>
</tr>
<tr>
<td>CFR10</td>
<td>1</td>
<td>10 - 10</td>
<td>ADCn_EVFCR_CFR10_MASK</td>
<td><tt>0x00000400</tt></td>
<td>w</td>
<td>ADCn_EVFCR_CFR10_SHIFT</td>
</tr>
<tr>
<td>CFR11</td>
<td>1</td>
<td>11 - 11</td>
<td>ADCn_EVFCR_CFR11_MASK</td>
<td><tt>0x00000800</tt></td>
<td>w</td>
<td>ADCn_EVFCR_CFR11_SHIFT</td>
</tr>
<tr>
<td>CFR12</td>
<td>1</td>
<td>12 - 12</td>
<td>ADCn_EVFCR_CFR12_MASK</td>
<td><tt>0x00001000</tt></td>
<td>w</td>
<td>ADCn_EVFCR_CFR12_SHIFT</td>
</tr>
<tr>
<td>CFR13</td>
<td>1</td>
<td>13 - 13</td>
<td>ADCn_EVFCR_CFR13_MASK</td>
<td><tt>0x00002000</tt></td>
<td>w</td>
<td>ADCn_EVFCR_CFR13_SHIFT</td>
</tr>
<tr>
<td>CFR14</td>
<td>1</td>
<td>14 - 14</td>
<td>ADCn_EVFCR_CFR14_MASK</td>
<td><tt>0x00004000</tt></td>
<td>w</td>
<td>ADCn_EVFCR_CFR14_SHIFT</td>
</tr>
<tr>
<td>CFR15</td>
<td>1</td>
<td>15 - 15</td>
<td>ADCn_EVFCR_CFR15_MASK</td>
<td><tt>0x00008000</tt></td>
<td>w</td>
<td>ADCn_EVFCR_CFR15_SHIFT</td>
</tr>
<tr>
<td>CFS0</td>
<td>1</td>
<td>16 - 16</td>
<td>ADCn_EVFCR_CFS0_MASK</td>
<td><tt>0x00010000</tt></td>
<td>w</td>
<td>ADCn_EVFCR_CFS0_SHIFT</td>
</tr>
<tr>
<td>CFS1</td>
<td>1</td>
<td>17 - 17</td>
<td>ADCn_EVFCR_CFS1_MASK</td>
<td><tt>0x00020000</tt></td>
<td>w</td>
<td>ADCn_EVFCR_CFS1_SHIFT</td>
</tr>
<tr>
<td>CFS2</td>
<td>1</td>
<td>18 - 18</td>
<td>ADCn_EVFCR_CFS2_MASK</td>
<td><tt>0x00040000</tt></td>
<td>w</td>
<td>ADCn_EVFCR_CFS2_SHIFT</td>
</tr>
<tr>
<td>CFS3</td>
<td>1</td>
<td>19 - 19</td>
<td>ADCn_EVFCR_CFS3_MASK</td>
<td><tt>0x00080000</tt></td>
<td>w</td>
<td>ADCn_EVFCR_CFS3_SHIFT</td>
</tr>
<tr>
<td>CFS4</td>
<td>1</td>
<td>20 - 20</td>
<td>ADCn_EVFCR_CFS4_MASK</td>
<td><tt>0x00100000</tt></td>
<td>w</td>
<td>ADCn_EVFCR_CFS4_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_EVFCR_MASK</td><td><tt>0x001fffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>writeable</td><td><tt>0x001fffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_EVNPR">&nbsp;</a>
<h3>ADC1_EVNPR</h3>
<h3>"Event Node Pointer Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_EVNPR_ADDR = 0xF0101478</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_EVNPR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_EVNPR_t">ADCn_EVNPR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_EVNPR.bits</b>&nbsp;&quot;Event Node Pointer Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SENP0</td>
<td>3</td>
<td>0 - 2</td>
<td>ADCn_EVNPR_SENP0_MASK</td>
<td><tt>0x00000007</tt></td>
<td>rw</td>
<td>ADCn_EVNPR_SENP0_SHIFT</td>
</tr>
<tr>
<td>SENP1</td>
<td>3</td>
<td>4 - 6</td>
<td>ADCn_EVNPR_SENP1_MASK</td>
<td><tt>0x00000070</tt></td>
<td>rw</td>
<td>ADCn_EVNPR_SENP1_SHIFT</td>
</tr>
<tr>
<td>SENP2</td>
<td>3</td>
<td>8 - 10</td>
<td>ADCn_EVNPR_SENP2_MASK</td>
<td><tt>0x00000700</tt></td>
<td>rw</td>
<td>ADCn_EVNPR_SENP2_SHIFT</td>
</tr>
<tr>
<td>SENP3</td>
<td>3</td>
<td>12 - 14</td>
<td>ADCn_EVNPR_SENP3_MASK</td>
<td><tt>0x00007000</tt></td>
<td>rw</td>
<td>ADCn_EVNPR_SENP3_SHIFT</td>
</tr>
<tr>
<td>SENP4</td>
<td>3</td>
<td>16 - 18</td>
<td>ADCn_EVNPR_SENP4_MASK</td>
<td><tt>0x00070000</tt></td>
<td>rw</td>
<td>ADCn_EVNPR_SENP4_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_EVNPR_MASK</td><td><tt>0x00077777</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00077777</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00077777</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_QMR0">&nbsp;</a>
<h3>ADC1_QMR0</h3>
<h3>"Queue 0 Mode Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_QMR0_ADDR = 0xF0101480</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_QMRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_QMRm_t">ADCn_QMRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_QMR0.bits</b>&nbsp;&quot;Queue 0 Mode Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>ENGT</td>
<td>2</td>
<td>0 - 1</td>
<td>ADCn_QMRm_ENGT_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>ADCn_QMRm_ENGT_SHIFT</td>
</tr>
<tr>
<td>ENTR</td>
<td>1</td>
<td>2 - 2</td>
<td>ADCn_QMRm_ENTR_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>ADCn_QMRm_ENTR_SHIFT</td>
</tr>
<tr>
<td>CLRV</td>
<td>1</td>
<td>8 - 8</td>
<td>ADCn_QMRm_CLRV_MASK</td>
<td><tt>0x00000100</tt></td>
<td>w</td>
<td>ADCn_QMRm_CLRV_SHIFT</td>
</tr>
<tr>
<td>TREV</td>
<td>1</td>
<td>9 - 9</td>
<td>ADCn_QMRm_TREV_MASK</td>
<td><tt>0x00000200</tt></td>
<td>w</td>
<td>ADCn_QMRm_TREV_SHIFT</td>
</tr>
<tr>
<td>FLUSH</td>
<td>1</td>
<td>10 - 10</td>
<td>ADCn_QMRm_FLUSH_MASK</td>
<td><tt>0x00000400</tt></td>
<td>w</td>
<td>ADCn_QMRm_FLUSH_SHIFT</td>
</tr>
<tr>
<td>CEV</td>
<td>1</td>
<td>11 - 11</td>
<td>ADCn_QMRm_CEV_MASK</td>
<td><tt>0x00000800</tt></td>
<td>w</td>
<td>ADCn_QMRm_CEV_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_QMRm_MASK</td><td><tt>0x00000f07</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000007</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000f07</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_QSR0">&nbsp;</a>
<h3>ADC1_QSR0</h3>
<h3>"Queue 0 Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_QSR0_ADDR = 0xF0101484</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_QSRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000020</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_QSRm_t">ADCn_QSRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_QSR0.bits</b>&nbsp;&quot;Queue 0 Status Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>FILL</td>
<td>4</td>
<td>0 - 3</td>
<td>ADCn_QSRm_FILL_MASK</td>
<td><tt>0x0000000f</tt></td>
<td>rh</td>
<td>ADCn_QSRm_FILL_SHIFT</td>
</tr>
<tr>
<td>EMPTY</td>
<td>1</td>
<td>5 - 5</td>
<td>ADCn_QSRm_EMPTY_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rh</td>
<td>ADCn_QSRm_EMPTY_SHIFT</td>
</tr>
<tr>
<td>REQGT</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_QSRm_REQGT_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rh</td>
<td>ADCn_QSRm_REQGT_SHIFT</td>
</tr>
<tr>
<td>EV</td>
<td>1</td>
<td>8 - 8</td>
<td>ADCn_QSRm_EV_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rh</td>
<td>ADCn_QSRm_EV_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_QSRm_MASK</td><td><tt>0x000001af</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000001af</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000001af</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_Q0R0">&nbsp;</a>
<h3>ADC1_Q0R0</h3>
<h3>"Queue 0 Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_Q0R0_ADDR = 0xF0101488</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC1_Q0R0_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC1_Q0R0_t">ADC1_Q0R0_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_Q0R0.bits</b>&nbsp;&quot;Queue 0 Register 0&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>REQCHNR</td>
<td>4</td>
<td>0 - 3</td>
<td>ADC1_Q0R0_REQCHNR_MASK</td>
<td><tt>0x0000000f</tt></td>
<td>rh</td>
<td>ADC1_Q0R0_REQCHNR_SHIFT</td>
</tr>
<tr>
<td>RF</td>
<td>1</td>
<td>5 - 5</td>
<td>ADC1_Q0R0_RF_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rh</td>
<td>ADC1_Q0R0_RF_SHIFT</td>
</tr>
<tr>
<td>ENSI</td>
<td>1</td>
<td>6 - 6</td>
<td>ADC1_Q0R0_ENSI_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rh</td>
<td>ADC1_Q0R0_ENSI_SHIFT</td>
</tr>
<tr>
<td>EXTR</td>
<td>1</td>
<td>7 - 7</td>
<td>ADC1_Q0R0_EXTR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rh</td>
<td>ADC1_Q0R0_EXTR_SHIFT</td>
</tr>
<tr>
<td>V</td>
<td>1</td>
<td>8 - 8</td>
<td>ADC1_Q0R0_V_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rh</td>
<td>ADC1_Q0R0_V_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC1_Q0R0_MASK</td><td><tt>0x000001ef</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000001ef</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000001ef</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_QBUR0">&nbsp;</a>
<h3>ADC1_QBUR0</h3>
<h3>"Queue 0"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_QBUR0_ADDR = 0xF010148C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_QBURm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_QBURm_t">ADCn_QBURm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_QBUR0.qbackup</b>&nbsp;&quot;Queue 0 Backup Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>REQCHNR</td>
<td>4</td>
<td>0 - 3</td>
<td>ADCn_QBURm_QBACKUP_REQCHNR_MASK</td>
<td><tt>0x0000000f</tt></td>
<td>rh</td>
<td>ADCn_QBURm_QBACKUP_REQCHNR_SHIFT</td>
</tr>
<tr>
<td>RF</td>
<td>1</td>
<td>5 - 5</td>
<td>ADCn_QBURm_QBACKUP_RF_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rh</td>
<td>ADCn_QBURm_QBACKUP_RF_SHIFT</td>
</tr>
<tr>
<td>ENSI</td>
<td>1</td>
<td>6 - 6</td>
<td>ADCn_QBURm_QBACKUP_ENSI_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rh</td>
<td>ADCn_QBURm_QBACKUP_ENSI_SHIFT</td>
</tr>
<tr>
<td>EXTR</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_QBURm_QBACKUP_EXTR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rh</td>
<td>ADCn_QBURm_QBACKUP_EXTR_SHIFT</td>
</tr>
<tr>
<td>V</td>
<td>1</td>
<td>8 - 8</td>
<td>ADCn_QBURm_QBACKUP_V_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rh</td>
<td>ADCn_QBURm_QBACKUP_V_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_QBURm_QBACKUP_MASK</td><td><tt>0x000001ef</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000001ef</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000001ef</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_QBUR0.qinput</b>&nbsp;&quot;Queue 0 Input Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>REQCHNR</td>
<td>4</td>
<td>0 - 3</td>
<td>ADCn_QBURm_QINPUT_REQCHNR_MASK</td>
<td><tt>0x0000000f</tt></td>
<td>w</td>
<td>ADCn_QBURm_QINPUT_REQCHNR_SHIFT</td>
</tr>
<tr>
<td>RF</td>
<td>1</td>
<td>5 - 5</td>
<td>ADCn_QBURm_QINPUT_RF_MASK</td>
<td><tt>0x00000020</tt></td>
<td>w</td>
<td>ADCn_QBURm_QINPUT_RF_SHIFT</td>
</tr>
<tr>
<td>ENSI</td>
<td>1</td>
<td>6 - 6</td>
<td>ADCn_QBURm_QINPUT_ENSI_MASK</td>
<td><tt>0x00000040</tt></td>
<td>w</td>
<td>ADCn_QBURm_QINPUT_ENSI_SHIFT</td>
</tr>
<tr>
<td>EXTR</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_QBURm_QINPUT_EXTR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>ADCn_QBURm_QINPUT_EXTR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_QBURm_QINPUT_MASK</td><td><tt>0x000000ef</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000000ef</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CRCR1">&nbsp;</a>
<h3>ADC1_CRCR1</h3>
<h3>"Conversion Request 1 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CRCR1_ADDR = 0xF0101490</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CRCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CRCRm_t">ADCn_CRCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_CRCR1.bits</b>&nbsp;&quot;Conversion Request 1 Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CH0</td>
<td>1</td>
<td>0 - 0</td>
<td>ADCn_CRCRm_CH0_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rwh</td>
<td>ADCn_CRCRm_CH0_SHIFT</td>
</tr>
<tr>
<td>CH1</td>
<td>1</td>
<td>1 - 1</td>
<td>ADCn_CRCRm_CH1_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rwh</td>
<td>ADCn_CRCRm_CH1_SHIFT</td>
</tr>
<tr>
<td>CH2</td>
<td>1</td>
<td>2 - 2</td>
<td>ADCn_CRCRm_CH2_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rwh</td>
<td>ADCn_CRCRm_CH2_SHIFT</td>
</tr>
<tr>
<td>CH3</td>
<td>1</td>
<td>3 - 3</td>
<td>ADCn_CRCRm_CH3_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rwh</td>
<td>ADCn_CRCRm_CH3_SHIFT</td>
</tr>
<tr>
<td>CH4</td>
<td>1</td>
<td>4 - 4</td>
<td>ADCn_CRCRm_CH4_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rwh</td>
<td>ADCn_CRCRm_CH4_SHIFT</td>
</tr>
<tr>
<td>CH5</td>
<td>1</td>
<td>5 - 5</td>
<td>ADCn_CRCRm_CH5_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rwh</td>
<td>ADCn_CRCRm_CH5_SHIFT</td>
</tr>
<tr>
<td>CH6</td>
<td>1</td>
<td>6 - 6</td>
<td>ADCn_CRCRm_CH6_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>ADCn_CRCRm_CH6_SHIFT</td>
</tr>
<tr>
<td>CH7</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_CRCRm_CH7_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>ADCn_CRCRm_CH7_SHIFT</td>
</tr>
<tr>
<td>CH8</td>
<td>1</td>
<td>8 - 8</td>
<td>ADCn_CRCRm_CH8_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>ADCn_CRCRm_CH8_SHIFT</td>
</tr>
<tr>
<td>CH9</td>
<td>1</td>
<td>9 - 9</td>
<td>ADCn_CRCRm_CH9_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>ADCn_CRCRm_CH9_SHIFT</td>
</tr>
<tr>
<td>CH10</td>
<td>1</td>
<td>10 - 10</td>
<td>ADCn_CRCRm_CH10_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rwh</td>
<td>ADCn_CRCRm_CH10_SHIFT</td>
</tr>
<tr>
<td>CH11</td>
<td>1</td>
<td>11 - 11</td>
<td>ADCn_CRCRm_CH11_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rwh</td>
<td>ADCn_CRCRm_CH11_SHIFT</td>
</tr>
<tr>
<td>CH12</td>
<td>1</td>
<td>12 - 12</td>
<td>ADCn_CRCRm_CH12_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rwh</td>
<td>ADCn_CRCRm_CH12_SHIFT</td>
</tr>
<tr>
<td>CH13</td>
<td>1</td>
<td>13 - 13</td>
<td>ADCn_CRCRm_CH13_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rwh</td>
<td>ADCn_CRCRm_CH13_SHIFT</td>
</tr>
<tr>
<td>CH14</td>
<td>1</td>
<td>14 - 14</td>
<td>ADCn_CRCRm_CH14_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rwh</td>
<td>ADCn_CRCRm_CH14_SHIFT</td>
</tr>
<tr>
<td>CH15</td>
<td>1</td>
<td>15 - 15</td>
<td>ADCn_CRCRm_CH15_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rwh</td>
<td>ADCn_CRCRm_CH15_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_CRCRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CRPR1">&nbsp;</a>
<h3>ADC1_CRPR1</h3>
<h3>"Conversion Request 1 Pending Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CRPR1_ADDR = 0xF0101494</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CRPRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CRPRm_t">ADCn_CRPRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_CRPR1.bits</b>&nbsp;&quot;Conversion Request 1 Pending Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CHP0</td>
<td>1</td>
<td>0 - 0</td>
<td>ADCn_CRPRm_CHP0_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rwh</td>
<td>ADCn_CRPRm_CHP0_SHIFT</td>
</tr>
<tr>
<td>CHP1</td>
<td>1</td>
<td>1 - 1</td>
<td>ADCn_CRPRm_CHP1_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rwh</td>
<td>ADCn_CRPRm_CHP1_SHIFT</td>
</tr>
<tr>
<td>CHP2</td>
<td>1</td>
<td>2 - 2</td>
<td>ADCn_CRPRm_CHP2_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rwh</td>
<td>ADCn_CRPRm_CHP2_SHIFT</td>
</tr>
<tr>
<td>CHP3</td>
<td>1</td>
<td>3 - 3</td>
<td>ADCn_CRPRm_CHP3_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rwh</td>
<td>ADCn_CRPRm_CHP3_SHIFT</td>
</tr>
<tr>
<td>CHP4</td>
<td>1</td>
<td>4 - 4</td>
<td>ADCn_CRPRm_CHP4_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rwh</td>
<td>ADCn_CRPRm_CHP4_SHIFT</td>
</tr>
<tr>
<td>CHP5</td>
<td>1</td>
<td>5 - 5</td>
<td>ADCn_CRPRm_CHP5_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rwh</td>
<td>ADCn_CRPRm_CHP5_SHIFT</td>
</tr>
<tr>
<td>CHP6</td>
<td>1</td>
<td>6 - 6</td>
<td>ADCn_CRPRm_CHP6_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>ADCn_CRPRm_CHP6_SHIFT</td>
</tr>
<tr>
<td>CHP7</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_CRPRm_CHP7_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>ADCn_CRPRm_CHP7_SHIFT</td>
</tr>
<tr>
<td>CHP8</td>
<td>1</td>
<td>8 - 8</td>
<td>ADCn_CRPRm_CHP8_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>ADCn_CRPRm_CHP8_SHIFT</td>
</tr>
<tr>
<td>CHP9</td>
<td>1</td>
<td>9 - 9</td>
<td>ADCn_CRPRm_CHP9_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>ADCn_CRPRm_CHP9_SHIFT</td>
</tr>
<tr>
<td>CHP10</td>
<td>1</td>
<td>10 - 10</td>
<td>ADCn_CRPRm_CHP10_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rwh</td>
<td>ADCn_CRPRm_CHP10_SHIFT</td>
</tr>
<tr>
<td>CHP11</td>
<td>1</td>
<td>11 - 11</td>
<td>ADCn_CRPRm_CHP11_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rwh</td>
<td>ADCn_CRPRm_CHP11_SHIFT</td>
</tr>
<tr>
<td>CHP12</td>
<td>1</td>
<td>12 - 12</td>
<td>ADCn_CRPRm_CHP12_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rwh</td>
<td>ADCn_CRPRm_CHP12_SHIFT</td>
</tr>
<tr>
<td>CHP13</td>
<td>1</td>
<td>13 - 13</td>
<td>ADCn_CRPRm_CHP13_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rwh</td>
<td>ADCn_CRPRm_CHP13_SHIFT</td>
</tr>
<tr>
<td>CHP14</td>
<td>1</td>
<td>14 - 14</td>
<td>ADCn_CRPRm_CHP14_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rwh</td>
<td>ADCn_CRPRm_CHP14_SHIFT</td>
</tr>
<tr>
<td>CHP15</td>
<td>1</td>
<td>15 - 15</td>
<td>ADCn_CRPRm_CHP15_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rwh</td>
<td>ADCn_CRPRm_CHP15_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_CRPRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CRMR1">&nbsp;</a>
<h3>ADC1_CRMR1</h3>
<h3>"Conversion Request 1 Mode Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CRMR1_ADDR = 0xF0101498</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CRMRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CRMRm_t">ADCn_CRMRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_CRMR1.bits</b>&nbsp;&quot;Conversion Request 1 Mode Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>ENGT</td>
<td>2</td>
<td>0 - 1</td>
<td>ADCn_CRMRm_ENGT_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>ADCn_CRMRm_ENGT_SHIFT</td>
</tr>
<tr>
<td>ENTR</td>
<td>1</td>
<td>2 - 2</td>
<td>ADCn_CRMRm_ENTR_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>ADCn_CRMRm_ENTR_SHIFT</td>
</tr>
<tr>
<td>ENSI</td>
<td>1</td>
<td>3 - 3</td>
<td>ADCn_CRMRm_ENSI_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>ADCn_CRMRm_ENSI_SHIFT</td>
</tr>
<tr>
<td>SCAN</td>
<td>1</td>
<td>4 - 4</td>
<td>ADCn_CRMRm_SCAN_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>ADCn_CRMRm_SCAN_SHIFT</td>
</tr>
<tr>
<td>LDM</td>
<td>1</td>
<td>5 - 5</td>
<td>ADCn_CRMRm_LDM_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>ADCn_CRMRm_LDM_SHIFT</td>
</tr>
<tr>
<td>REQGT</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_CRMRm_REQGT_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rh</td>
<td>ADCn_CRMRm_REQGT_SHIFT</td>
</tr>
<tr>
<td>CLRPND</td>
<td>1</td>
<td>8 - 8</td>
<td>ADCn_CRMRm_CLRPND_MASK</td>
<td><tt>0x00000100</tt></td>
<td>w</td>
<td>ADCn_CRMRm_CLRPND_SHIFT</td>
</tr>
<tr>
<td>LDEV</td>
<td>1</td>
<td>9 - 9</td>
<td>ADCn_CRMRm_LDEV_MASK</td>
<td><tt>0x00000200</tt></td>
<td>w</td>
<td>ADCn_CRMRm_LDEV_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_CRMRm_MASK</td><td><tt>0x000003bf</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000000bf</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000033f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000080</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_QMR2">&nbsp;</a>
<h3>ADC1_QMR2</h3>
<h3>"Queue 2 Mode Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_QMR2_ADDR = 0xF01014A0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_QMRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_QMRm_t">ADCn_QMRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_QMR2.bits</b>&nbsp;&quot;Queue 2 Mode Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>ENGT</td>
<td>2</td>
<td>0 - 1</td>
<td>ADCn_QMRm_ENGT_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>ADCn_QMRm_ENGT_SHIFT</td>
</tr>
<tr>
<td>ENTR</td>
<td>1</td>
<td>2 - 2</td>
<td>ADCn_QMRm_ENTR_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>ADCn_QMRm_ENTR_SHIFT</td>
</tr>
<tr>
<td>CLRV</td>
<td>1</td>
<td>8 - 8</td>
<td>ADCn_QMRm_CLRV_MASK</td>
<td><tt>0x00000100</tt></td>
<td>w</td>
<td>ADCn_QMRm_CLRV_SHIFT</td>
</tr>
<tr>
<td>TREV</td>
<td>1</td>
<td>9 - 9</td>
<td>ADCn_QMRm_TREV_MASK</td>
<td><tt>0x00000200</tt></td>
<td>w</td>
<td>ADCn_QMRm_TREV_SHIFT</td>
</tr>
<tr>
<td>FLUSH</td>
<td>1</td>
<td>10 - 10</td>
<td>ADCn_QMRm_FLUSH_MASK</td>
<td><tt>0x00000400</tt></td>
<td>w</td>
<td>ADCn_QMRm_FLUSH_SHIFT</td>
</tr>
<tr>
<td>CEV</td>
<td>1</td>
<td>11 - 11</td>
<td>ADCn_QMRm_CEV_MASK</td>
<td><tt>0x00000800</tt></td>
<td>w</td>
<td>ADCn_QMRm_CEV_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_QMRm_MASK</td><td><tt>0x00000f07</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000007</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000f07</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_QSR2">&nbsp;</a>
<h3>ADC1_QSR2</h3>
<h3>"Queue 2 Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_QSR2_ADDR = 0xF01014A4</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_QSRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000020</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_QSRm_t">ADCn_QSRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_QSR2.bits</b>&nbsp;&quot;Queue 2 Status Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>FILL</td>
<td>4</td>
<td>0 - 3</td>
<td>ADCn_QSRm_FILL_MASK</td>
<td><tt>0x0000000f</tt></td>
<td>rh</td>
<td>ADCn_QSRm_FILL_SHIFT</td>
</tr>
<tr>
<td>EMPTY</td>
<td>1</td>
<td>5 - 5</td>
<td>ADCn_QSRm_EMPTY_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rh</td>
<td>ADCn_QSRm_EMPTY_SHIFT</td>
</tr>
<tr>
<td>REQGT</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_QSRm_REQGT_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rh</td>
<td>ADCn_QSRm_REQGT_SHIFT</td>
</tr>
<tr>
<td>EV</td>
<td>1</td>
<td>8 - 8</td>
<td>ADCn_QSRm_EV_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rh</td>
<td>ADCn_QSRm_EV_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_QSRm_MASK</td><td><tt>0x000001af</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000001af</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000001af</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_Q0R2">&nbsp;</a>
<h3>ADC1_Q0R2</h3>
<h3>"Queue 2 Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_Q0R2_ADDR = 0xF01014A8</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC1_Q0R2_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC1_Q0R2_t">ADC1_Q0R2_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_Q0R2.bits</b>&nbsp;&quot;Queue 2 Register 0&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>REQCHNR</td>
<td>4</td>
<td>0 - 3</td>
<td>ADC1_Q0R2_REQCHNR_MASK</td>
<td><tt>0x0000000f</tt></td>
<td>rh</td>
<td>ADC1_Q0R2_REQCHNR_SHIFT</td>
</tr>
<tr>
<td>RF</td>
<td>1</td>
<td>5 - 5</td>
<td>ADC1_Q0R2_RF_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rh</td>
<td>ADC1_Q0R2_RF_SHIFT</td>
</tr>
<tr>
<td>ENSI</td>
<td>1</td>
<td>6 - 6</td>
<td>ADC1_Q0R2_ENSI_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rh</td>
<td>ADC1_Q0R2_ENSI_SHIFT</td>
</tr>
<tr>
<td>EXTR</td>
<td>1</td>
<td>7 - 7</td>
<td>ADC1_Q0R2_EXTR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rh</td>
<td>ADC1_Q0R2_EXTR_SHIFT</td>
</tr>
<tr>
<td>V</td>
<td>1</td>
<td>8 - 8</td>
<td>ADC1_Q0R2_V_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rh</td>
<td>ADC1_Q0R2_V_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC1_Q0R2_MASK</td><td><tt>0x000001ef</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000001ef</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000001ef</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_QBUR2">&nbsp;</a>
<h3>ADC1_QBUR2</h3>
<h3>"Queue 2"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_QBUR2_ADDR = 0xF01014AC</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_QBURm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_QBURm_t">ADCn_QBURm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_QBUR2.qbackup</b>&nbsp;&quot;Queue 2 Backup Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>REQCHNR</td>
<td>4</td>
<td>0 - 3</td>
<td>ADCn_QBURm_QBACKUP_REQCHNR_MASK</td>
<td><tt>0x0000000f</tt></td>
<td>rh</td>
<td>ADCn_QBURm_QBACKUP_REQCHNR_SHIFT</td>
</tr>
<tr>
<td>RF</td>
<td>1</td>
<td>5 - 5</td>
<td>ADCn_QBURm_QBACKUP_RF_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rh</td>
<td>ADCn_QBURm_QBACKUP_RF_SHIFT</td>
</tr>
<tr>
<td>ENSI</td>
<td>1</td>
<td>6 - 6</td>
<td>ADCn_QBURm_QBACKUP_ENSI_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rh</td>
<td>ADCn_QBURm_QBACKUP_ENSI_SHIFT</td>
</tr>
<tr>
<td>EXTR</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_QBURm_QBACKUP_EXTR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rh</td>
<td>ADCn_QBURm_QBACKUP_EXTR_SHIFT</td>
</tr>
<tr>
<td>V</td>
<td>1</td>
<td>8 - 8</td>
<td>ADCn_QBURm_QBACKUP_V_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rh</td>
<td>ADCn_QBURm_QBACKUP_V_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_QBURm_QBACKUP_MASK</td><td><tt>0x000001ef</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000001ef</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000001ef</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_QBUR2.qinput</b>&nbsp;&quot;Queue 2 Input Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>REQCHNR</td>
<td>4</td>
<td>0 - 3</td>
<td>ADCn_QBURm_QINPUT_REQCHNR_MASK</td>
<td><tt>0x0000000f</tt></td>
<td>w</td>
<td>ADCn_QBURm_QINPUT_REQCHNR_SHIFT</td>
</tr>
<tr>
<td>RF</td>
<td>1</td>
<td>5 - 5</td>
<td>ADCn_QBURm_QINPUT_RF_MASK</td>
<td><tt>0x00000020</tt></td>
<td>w</td>
<td>ADCn_QBURm_QINPUT_RF_SHIFT</td>
</tr>
<tr>
<td>ENSI</td>
<td>1</td>
<td>6 - 6</td>
<td>ADCn_QBURm_QINPUT_ENSI_MASK</td>
<td><tt>0x00000040</tt></td>
<td>w</td>
<td>ADCn_QBURm_QINPUT_ENSI_SHIFT</td>
</tr>
<tr>
<td>EXTR</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_QBURm_QINPUT_EXTR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>ADCn_QBURm_QINPUT_EXTR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_QBURm_QINPUT_MASK</td><td><tt>0x000000ef</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000000ef</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CRCR3">&nbsp;</a>
<h3>ADC1_CRCR3</h3>
<h3>"Conversion Request 3 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CRCR3_ADDR = 0xF01014B0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CRCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CRCRm_t">ADCn_CRCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_CRCR3.bits</b>&nbsp;&quot;Conversion Request 3 Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CH0</td>
<td>1</td>
<td>0 - 0</td>
<td>ADCn_CRCRm_CH0_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rwh</td>
<td>ADCn_CRCRm_CH0_SHIFT</td>
</tr>
<tr>
<td>CH1</td>
<td>1</td>
<td>1 - 1</td>
<td>ADCn_CRCRm_CH1_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rwh</td>
<td>ADCn_CRCRm_CH1_SHIFT</td>
</tr>
<tr>
<td>CH2</td>
<td>1</td>
<td>2 - 2</td>
<td>ADCn_CRCRm_CH2_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rwh</td>
<td>ADCn_CRCRm_CH2_SHIFT</td>
</tr>
<tr>
<td>CH3</td>
<td>1</td>
<td>3 - 3</td>
<td>ADCn_CRCRm_CH3_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rwh</td>
<td>ADCn_CRCRm_CH3_SHIFT</td>
</tr>
<tr>
<td>CH4</td>
<td>1</td>
<td>4 - 4</td>
<td>ADCn_CRCRm_CH4_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rwh</td>
<td>ADCn_CRCRm_CH4_SHIFT</td>
</tr>
<tr>
<td>CH5</td>
<td>1</td>
<td>5 - 5</td>
<td>ADCn_CRCRm_CH5_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rwh</td>
<td>ADCn_CRCRm_CH5_SHIFT</td>
</tr>
<tr>
<td>CH6</td>
<td>1</td>
<td>6 - 6</td>
<td>ADCn_CRCRm_CH6_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>ADCn_CRCRm_CH6_SHIFT</td>
</tr>
<tr>
<td>CH7</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_CRCRm_CH7_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>ADCn_CRCRm_CH7_SHIFT</td>
</tr>
<tr>
<td>CH8</td>
<td>1</td>
<td>8 - 8</td>
<td>ADCn_CRCRm_CH8_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>ADCn_CRCRm_CH8_SHIFT</td>
</tr>
<tr>
<td>CH9</td>
<td>1</td>
<td>9 - 9</td>
<td>ADCn_CRCRm_CH9_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>ADCn_CRCRm_CH9_SHIFT</td>
</tr>
<tr>
<td>CH10</td>
<td>1</td>
<td>10 - 10</td>
<td>ADCn_CRCRm_CH10_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rwh</td>
<td>ADCn_CRCRm_CH10_SHIFT</td>
</tr>
<tr>
<td>CH11</td>
<td>1</td>
<td>11 - 11</td>
<td>ADCn_CRCRm_CH11_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rwh</td>
<td>ADCn_CRCRm_CH11_SHIFT</td>
</tr>
<tr>
<td>CH12</td>
<td>1</td>
<td>12 - 12</td>
<td>ADCn_CRCRm_CH12_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rwh</td>
<td>ADCn_CRCRm_CH12_SHIFT</td>
</tr>
<tr>
<td>CH13</td>
<td>1</td>
<td>13 - 13</td>
<td>ADCn_CRCRm_CH13_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rwh</td>
<td>ADCn_CRCRm_CH13_SHIFT</td>
</tr>
<tr>
<td>CH14</td>
<td>1</td>
<td>14 - 14</td>
<td>ADCn_CRCRm_CH14_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rwh</td>
<td>ADCn_CRCRm_CH14_SHIFT</td>
</tr>
<tr>
<td>CH15</td>
<td>1</td>
<td>15 - 15</td>
<td>ADCn_CRCRm_CH15_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rwh</td>
<td>ADCn_CRCRm_CH15_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_CRCRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CRPR3">&nbsp;</a>
<h3>ADC1_CRPR3</h3>
<h3>"Conversion Request 3 Pending Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CRPR3_ADDR = 0xF01014B4</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CRPRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CRPRm_t">ADCn_CRPRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_CRPR3.bits</b>&nbsp;&quot;Conversion Request 3 Pending Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>CHP0</td>
<td>1</td>
<td>0 - 0</td>
<td>ADCn_CRPRm_CHP0_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rwh</td>
<td>ADCn_CRPRm_CHP0_SHIFT</td>
</tr>
<tr>
<td>CHP1</td>
<td>1</td>
<td>1 - 1</td>
<td>ADCn_CRPRm_CHP1_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rwh</td>
<td>ADCn_CRPRm_CHP1_SHIFT</td>
</tr>
<tr>
<td>CHP2</td>
<td>1</td>
<td>2 - 2</td>
<td>ADCn_CRPRm_CHP2_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rwh</td>
<td>ADCn_CRPRm_CHP2_SHIFT</td>
</tr>
<tr>
<td>CHP3</td>
<td>1</td>
<td>3 - 3</td>
<td>ADCn_CRPRm_CHP3_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rwh</td>
<td>ADCn_CRPRm_CHP3_SHIFT</td>
</tr>
<tr>
<td>CHP4</td>
<td>1</td>
<td>4 - 4</td>
<td>ADCn_CRPRm_CHP4_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rwh</td>
<td>ADCn_CRPRm_CHP4_SHIFT</td>
</tr>
<tr>
<td>CHP5</td>
<td>1</td>
<td>5 - 5</td>
<td>ADCn_CRPRm_CHP5_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rwh</td>
<td>ADCn_CRPRm_CHP5_SHIFT</td>
</tr>
<tr>
<td>CHP6</td>
<td>1</td>
<td>6 - 6</td>
<td>ADCn_CRPRm_CHP6_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>ADCn_CRPRm_CHP6_SHIFT</td>
</tr>
<tr>
<td>CHP7</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_CRPRm_CHP7_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>ADCn_CRPRm_CHP7_SHIFT</td>
</tr>
<tr>
<td>CHP8</td>
<td>1</td>
<td>8 - 8</td>
<td>ADCn_CRPRm_CHP8_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>ADCn_CRPRm_CHP8_SHIFT</td>
</tr>
<tr>
<td>CHP9</td>
<td>1</td>
<td>9 - 9</td>
<td>ADCn_CRPRm_CHP9_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>ADCn_CRPRm_CHP9_SHIFT</td>
</tr>
<tr>
<td>CHP10</td>
<td>1</td>
<td>10 - 10</td>
<td>ADCn_CRPRm_CHP10_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rwh</td>
<td>ADCn_CRPRm_CHP10_SHIFT</td>
</tr>
<tr>
<td>CHP11</td>
<td>1</td>
<td>11 - 11</td>
<td>ADCn_CRPRm_CHP11_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rwh</td>
<td>ADCn_CRPRm_CHP11_SHIFT</td>
</tr>
<tr>
<td>CHP12</td>
<td>1</td>
<td>12 - 12</td>
<td>ADCn_CRPRm_CHP12_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rwh</td>
<td>ADCn_CRPRm_CHP12_SHIFT</td>
</tr>
<tr>
<td>CHP13</td>
<td>1</td>
<td>13 - 13</td>
<td>ADCn_CRPRm_CHP13_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rwh</td>
<td>ADCn_CRPRm_CHP13_SHIFT</td>
</tr>
<tr>
<td>CHP14</td>
<td>1</td>
<td>14 - 14</td>
<td>ADCn_CRPRm_CHP14_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rwh</td>
<td>ADCn_CRPRm_CHP14_SHIFT</td>
</tr>
<tr>
<td>CHP15</td>
<td>1</td>
<td>15 - 15</td>
<td>ADCn_CRPRm_CHP15_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rwh</td>
<td>ADCn_CRPRm_CHP15_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_CRPRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CRMR3">&nbsp;</a>
<h3>ADC1_CRMR3</h3>
<h3>"Conversion Request 3 Mode Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CRMR3_ADDR = 0xF01014B8</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CRMRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CRMRm_t">ADCn_CRMRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_CRMR3.bits</b>&nbsp;&quot;Conversion Request 3 Mode Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>ENGT</td>
<td>2</td>
<td>0 - 1</td>
<td>ADCn_CRMRm_ENGT_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>ADCn_CRMRm_ENGT_SHIFT</td>
</tr>
<tr>
<td>ENTR</td>
<td>1</td>
<td>2 - 2</td>
<td>ADCn_CRMRm_ENTR_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>ADCn_CRMRm_ENTR_SHIFT</td>
</tr>
<tr>
<td>ENSI</td>
<td>1</td>
<td>3 - 3</td>
<td>ADCn_CRMRm_ENSI_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>ADCn_CRMRm_ENSI_SHIFT</td>
</tr>
<tr>
<td>SCAN</td>
<td>1</td>
<td>4 - 4</td>
<td>ADCn_CRMRm_SCAN_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>ADCn_CRMRm_SCAN_SHIFT</td>
</tr>
<tr>
<td>LDM</td>
<td>1</td>
<td>5 - 5</td>
<td>ADCn_CRMRm_LDM_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>ADCn_CRMRm_LDM_SHIFT</td>
</tr>
<tr>
<td>REQGT</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_CRMRm_REQGT_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rh</td>
<td>ADCn_CRMRm_REQGT_SHIFT</td>
</tr>
<tr>
<td>CLRPND</td>
<td>1</td>
<td>8 - 8</td>
<td>ADCn_CRMRm_CLRPND_MASK</td>
<td><tt>0x00000100</tt></td>
<td>w</td>
<td>ADCn_CRMRm_CLRPND_SHIFT</td>
</tr>
<tr>
<td>LDEV</td>
<td>1</td>
<td>9 - 9</td>
<td>ADCn_CRMRm_LDEV_MASK</td>
<td><tt>0x00000200</tt></td>
<td>w</td>
<td>ADCn_CRMRm_LDEV_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_CRMRm_MASK</td><td><tt>0x000003bf</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000000bf</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000033f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000080</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_QMR4">&nbsp;</a>
<h3>ADC1_QMR4</h3>
<h3>"Queue 4 Mode Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_QMR4_ADDR = 0xF01014C0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_QMRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_QMRm_t">ADCn_QMRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_QMR4.bits</b>&nbsp;&quot;Queue 4 Mode Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>ENGT</td>
<td>2</td>
<td>0 - 1</td>
<td>ADCn_QMRm_ENGT_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>ADCn_QMRm_ENGT_SHIFT</td>
</tr>
<tr>
<td>ENTR</td>
<td>1</td>
<td>2 - 2</td>
<td>ADCn_QMRm_ENTR_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>ADCn_QMRm_ENTR_SHIFT</td>
</tr>
<tr>
<td>CLRV</td>
<td>1</td>
<td>8 - 8</td>
<td>ADCn_QMRm_CLRV_MASK</td>
<td><tt>0x00000100</tt></td>
<td>w</td>
<td>ADCn_QMRm_CLRV_SHIFT</td>
</tr>
<tr>
<td>TREV</td>
<td>1</td>
<td>9 - 9</td>
<td>ADCn_QMRm_TREV_MASK</td>
<td><tt>0x00000200</tt></td>
<td>w</td>
<td>ADCn_QMRm_TREV_SHIFT</td>
</tr>
<tr>
<td>FLUSH</td>
<td>1</td>
<td>10 - 10</td>
<td>ADCn_QMRm_FLUSH_MASK</td>
<td><tt>0x00000400</tt></td>
<td>w</td>
<td>ADCn_QMRm_FLUSH_SHIFT</td>
</tr>
<tr>
<td>CEV</td>
<td>1</td>
<td>11 - 11</td>
<td>ADCn_QMRm_CEV_MASK</td>
<td><tt>0x00000800</tt></td>
<td>w</td>
<td>ADCn_QMRm_CEV_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_QMRm_MASK</td><td><tt>0x00000f07</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000007</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000f07</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_QSR4">&nbsp;</a>
<h3>ADC1_QSR4</h3>
<h3>"Queue 4 Status Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_QSR4_ADDR = 0xF01014C4</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_QSRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000020</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_QSRm_t">ADCn_QSRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_QSR4.bits</b>&nbsp;&quot;Queue 4 Status Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>FILL</td>
<td>4</td>
<td>0 - 3</td>
<td>ADCn_QSRm_FILL_MASK</td>
<td><tt>0x0000000f</tt></td>
<td>rh</td>
<td>ADCn_QSRm_FILL_SHIFT</td>
</tr>
<tr>
<td>EMPTY</td>
<td>1</td>
<td>5 - 5</td>
<td>ADCn_QSRm_EMPTY_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rh</td>
<td>ADCn_QSRm_EMPTY_SHIFT</td>
</tr>
<tr>
<td>REQGT</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_QSRm_REQGT_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rh</td>
<td>ADCn_QSRm_REQGT_SHIFT</td>
</tr>
<tr>
<td>EV</td>
<td>1</td>
<td>8 - 8</td>
<td>ADCn_QSRm_EV_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rh</td>
<td>ADCn_QSRm_EV_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_QSRm_MASK</td><td><tt>0x000001af</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000001af</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000001af</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_Q0R4">&nbsp;</a>
<h3>ADC1_Q0R4</h3>
<h3>"Queue 4 Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_Q0R4_ADDR = 0xF01014C8</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADC1_Q0R4_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADC1_Q0R4_t">ADC1_Q0R4_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_Q0R4.bits</b>&nbsp;&quot;Queue 4 Register 0&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>REQCHNR</td>
<td>4</td>
<td>0 - 3</td>
<td>ADC1_Q0R4_REQCHNR_MASK</td>
<td><tt>0x0000000f</tt></td>
<td>rh</td>
<td>ADC1_Q0R4_REQCHNR_SHIFT</td>
</tr>
<tr>
<td>RF</td>
<td>1</td>
<td>5 - 5</td>
<td>ADC1_Q0R4_RF_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rh</td>
<td>ADC1_Q0R4_RF_SHIFT</td>
</tr>
<tr>
<td>ENSI</td>
<td>1</td>
<td>6 - 6</td>
<td>ADC1_Q0R4_ENSI_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rh</td>
<td>ADC1_Q0R4_ENSI_SHIFT</td>
</tr>
<tr>
<td>EXTR</td>
<td>1</td>
<td>7 - 7</td>
<td>ADC1_Q0R4_EXTR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rh</td>
<td>ADC1_Q0R4_EXTR_SHIFT</td>
</tr>
<tr>
<td>V</td>
<td>1</td>
<td>8 - 8</td>
<td>ADC1_Q0R4_V_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rh</td>
<td>ADC1_Q0R4_V_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADC1_Q0R4_MASK</td><td><tt>0x000001ef</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000001ef</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000001ef</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_QBUR4">&nbsp;</a>
<h3>ADC1_QBUR4</h3>
<h3>"Queue 4"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_QBUR4_ADDR = 0xF01014CC</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_QBURm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_QBURm_t">ADCn_QBURm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_QBUR4.qbackup</b>&nbsp;&quot;Queue 4 Backup Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>REQCHNR</td>
<td>4</td>
<td>0 - 3</td>
<td>ADCn_QBURm_QBACKUP_REQCHNR_MASK</td>
<td><tt>0x0000000f</tt></td>
<td>rh</td>
<td>ADCn_QBURm_QBACKUP_REQCHNR_SHIFT</td>
</tr>
<tr>
<td>RF</td>
<td>1</td>
<td>5 - 5</td>
<td>ADCn_QBURm_QBACKUP_RF_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rh</td>
<td>ADCn_QBURm_QBACKUP_RF_SHIFT</td>
</tr>
<tr>
<td>ENSI</td>
<td>1</td>
<td>6 - 6</td>
<td>ADCn_QBURm_QBACKUP_ENSI_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rh</td>
<td>ADCn_QBURm_QBACKUP_ENSI_SHIFT</td>
</tr>
<tr>
<td>EXTR</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_QBURm_QBACKUP_EXTR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rh</td>
<td>ADCn_QBURm_QBACKUP_EXTR_SHIFT</td>
</tr>
<tr>
<td>V</td>
<td>1</td>
<td>8 - 8</td>
<td>ADCn_QBURm_QBACKUP_V_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rh</td>
<td>ADCn_QBURm_QBACKUP_V_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_QBURm_QBACKUP_MASK</td><td><tt>0x000001ef</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x000001ef</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0x000001ef</tt></td></tr>
</table>

<br>
<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_QBUR4.qinput</b>&nbsp;&quot;Queue 4 Input Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>REQCHNR</td>
<td>4</td>
<td>0 - 3</td>
<td>ADCn_QBURm_QINPUT_REQCHNR_MASK</td>
<td><tt>0x0000000f</tt></td>
<td>w</td>
<td>ADCn_QBURm_QINPUT_REQCHNR_SHIFT</td>
</tr>
<tr>
<td>RF</td>
<td>1</td>
<td>5 - 5</td>
<td>ADCn_QBURm_QINPUT_RF_MASK</td>
<td><tt>0x00000020</tt></td>
<td>w</td>
<td>ADCn_QBURm_QINPUT_RF_SHIFT</td>
</tr>
<tr>
<td>ENSI</td>
<td>1</td>
<td>6 - 6</td>
<td>ADCn_QBURm_QINPUT_ENSI_MASK</td>
<td><tt>0x00000040</tt></td>
<td>w</td>
<td>ADCn_QBURm_QINPUT_ENSI_SHIFT</td>
</tr>
<tr>
<td>EXTR</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_QBURm_QINPUT_EXTR_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>ADCn_QBURm_QINPUT_EXTR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_QBURm_QINPUT_MASK</td><td><tt>0x000000ef</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000000ef</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_LCBR0">&nbsp;</a>
<h3>ADC1_LCBR0</h3>
<h3>"Limit Check Boundary Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_LCBR0_ADDR = 0xF01014F0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_LCBRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000198</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_LCBRm_t">ADCn_LCBRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_LCBR0.bits</b>&nbsp;&quot;Limit Check Boundary Register 0&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>BOUNDARY</td>
<td>10</td>
<td>2 - 11</td>
<td>ADCn_LCBRm_BOUNDARY_MASK</td>
<td><tt>0x00000ffc</tt></td>
<td>rw</td>
<td>ADCn_LCBRm_BOUNDARY_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_LCBRm_MASK</td><td><tt>0x00000ffc</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000ffc</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000ffc</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_LCBR1">&nbsp;</a>
<h3>ADC1_LCBR1</h3>
<h3>"Limit Check Boundary Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_LCBR1_ADDR = 0xF01014F4</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_LCBRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000E64</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_LCBRm_t">ADCn_LCBRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_LCBR1.bits</b>&nbsp;&quot;Limit Check Boundary Register 1&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>BOUNDARY</td>
<td>10</td>
<td>2 - 11</td>
<td>ADCn_LCBRm_BOUNDARY_MASK</td>
<td><tt>0x00000ffc</tt></td>
<td>rw</td>
<td>ADCn_LCBRm_BOUNDARY_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_LCBRm_MASK</td><td><tt>0x00000ffc</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000ffc</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000ffc</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_LCBR2">&nbsp;</a>
<h3>ADC1_LCBR2</h3>
<h3>"Limit Check Boundary Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_LCBR2_ADDR = 0xF01014F8</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_LCBRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000554</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_LCBRm_t">ADCn_LCBRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_LCBR2.bits</b>&nbsp;&quot;Limit Check Boundary Register 2&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>BOUNDARY</td>
<td>10</td>
<td>2 - 11</td>
<td>ADCn_LCBRm_BOUNDARY_MASK</td>
<td><tt>0x00000ffc</tt></td>
<td>rw</td>
<td>ADCn_LCBRm_BOUNDARY_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_LCBRm_MASK</td><td><tt>0x00000ffc</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000ffc</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000ffc</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_LCBR3">&nbsp;</a>
<h3>ADC1_LCBR3</h3>
<h3>"Limit Check Boundary Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_LCBR3_ADDR = 0xF01014FC</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_LCBRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000AA8</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_LCBRm_t">ADCn_LCBRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_LCBR3.bits</b>&nbsp;&quot;Limit Check Boundary Register 3&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>BOUNDARY</td>
<td>10</td>
<td>2 - 11</td>
<td>ADCn_LCBRm_BOUNDARY_MASK</td>
<td><tt>0x00000ffc</tt></td>
<td>rw</td>
<td>ADCn_LCBRm_BOUNDARY_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_LCBRm_MASK</td><td><tt>0x00000ffc</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000ffc</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000ffc</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHCTR0">&nbsp;</a>
<h3>ADC1_CHCTR0</h3>
<h3>"Channel 0 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHCTR0_ADDR = 0xF0101500</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_CHCTR0.bits</b>&nbsp;&quot;Channel 0 Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>BNDASEL</td>
<td>2</td>
<td>0 - 1</td>
<td>ADCn_CHCTRm_BNDASEL_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_BNDASEL_SHIFT</td>
</tr>
<tr>
<td>BNDBSEL</td>
<td>2</td>
<td>2 - 3</td>
<td>ADCn_CHCTRm_BNDBSEL_MASK</td>
<td><tt>0x0000000c</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_BNDBSEL_SHIFT</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>4 - 6</td>
<td>ADCn_CHCTRm_LCC_MASK</td>
<td><tt>0x00000070</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_LCC_SHIFT</td>
</tr>
<tr>
<td>SYNC</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_CHCTRm_SYNC_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_SYNC_SHIFT</td>
</tr>
<tr>
<td>REFSEL</td>
<td>2</td>
<td>8 - 9</td>
<td>ADCn_CHCTRm_REFSEL_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_REFSEL_SHIFT</td>
</tr>
<tr>
<td>ICLSEL</td>
<td>2</td>
<td>10 - 11</td>
<td>ADCn_CHCTRm_ICLSEL_MASK</td>
<td><tt>0x00000c00</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_ICLSEL_SHIFT</td>
</tr>
<tr>
<td>RESRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>ADCn_CHCTRm_RESRSEL_MASK</td>
<td><tt>0x0000f000</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_RESRSEL_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_CHCTRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHCTR1">&nbsp;</a>
<h3>ADC1_CHCTR1</h3>
<h3>"Channel 1 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHCTR1_ADDR = 0xF0101504</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_CHCTR1.bits</b>&nbsp;&quot;Channel 1 Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>BNDASEL</td>
<td>2</td>
<td>0 - 1</td>
<td>ADCn_CHCTRm_BNDASEL_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_BNDASEL_SHIFT</td>
</tr>
<tr>
<td>BNDBSEL</td>
<td>2</td>
<td>2 - 3</td>
<td>ADCn_CHCTRm_BNDBSEL_MASK</td>
<td><tt>0x0000000c</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_BNDBSEL_SHIFT</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>4 - 6</td>
<td>ADCn_CHCTRm_LCC_MASK</td>
<td><tt>0x00000070</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_LCC_SHIFT</td>
</tr>
<tr>
<td>SYNC</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_CHCTRm_SYNC_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_SYNC_SHIFT</td>
</tr>
<tr>
<td>REFSEL</td>
<td>2</td>
<td>8 - 9</td>
<td>ADCn_CHCTRm_REFSEL_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_REFSEL_SHIFT</td>
</tr>
<tr>
<td>ICLSEL</td>
<td>2</td>
<td>10 - 11</td>
<td>ADCn_CHCTRm_ICLSEL_MASK</td>
<td><tt>0x00000c00</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_ICLSEL_SHIFT</td>
</tr>
<tr>
<td>RESRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>ADCn_CHCTRm_RESRSEL_MASK</td>
<td><tt>0x0000f000</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_RESRSEL_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_CHCTRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHCTR2">&nbsp;</a>
<h3>ADC1_CHCTR2</h3>
<h3>"Channel 2 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHCTR2_ADDR = 0xF0101508</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_CHCTR2.bits</b>&nbsp;&quot;Channel 2 Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>BNDASEL</td>
<td>2</td>
<td>0 - 1</td>
<td>ADCn_CHCTRm_BNDASEL_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_BNDASEL_SHIFT</td>
</tr>
<tr>
<td>BNDBSEL</td>
<td>2</td>
<td>2 - 3</td>
<td>ADCn_CHCTRm_BNDBSEL_MASK</td>
<td><tt>0x0000000c</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_BNDBSEL_SHIFT</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>4 - 6</td>
<td>ADCn_CHCTRm_LCC_MASK</td>
<td><tt>0x00000070</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_LCC_SHIFT</td>
</tr>
<tr>
<td>SYNC</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_CHCTRm_SYNC_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_SYNC_SHIFT</td>
</tr>
<tr>
<td>REFSEL</td>
<td>2</td>
<td>8 - 9</td>
<td>ADCn_CHCTRm_REFSEL_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_REFSEL_SHIFT</td>
</tr>
<tr>
<td>ICLSEL</td>
<td>2</td>
<td>10 - 11</td>
<td>ADCn_CHCTRm_ICLSEL_MASK</td>
<td><tt>0x00000c00</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_ICLSEL_SHIFT</td>
</tr>
<tr>
<td>RESRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>ADCn_CHCTRm_RESRSEL_MASK</td>
<td><tt>0x0000f000</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_RESRSEL_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_CHCTRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHCTR3">&nbsp;</a>
<h3>ADC1_CHCTR3</h3>
<h3>"Channel 3 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHCTR3_ADDR = 0xF010150C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_CHCTR3.bits</b>&nbsp;&quot;Channel 3 Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>BNDASEL</td>
<td>2</td>
<td>0 - 1</td>
<td>ADCn_CHCTRm_BNDASEL_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_BNDASEL_SHIFT</td>
</tr>
<tr>
<td>BNDBSEL</td>
<td>2</td>
<td>2 - 3</td>
<td>ADCn_CHCTRm_BNDBSEL_MASK</td>
<td><tt>0x0000000c</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_BNDBSEL_SHIFT</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>4 - 6</td>
<td>ADCn_CHCTRm_LCC_MASK</td>
<td><tt>0x00000070</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_LCC_SHIFT</td>
</tr>
<tr>
<td>SYNC</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_CHCTRm_SYNC_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_SYNC_SHIFT</td>
</tr>
<tr>
<td>REFSEL</td>
<td>2</td>
<td>8 - 9</td>
<td>ADCn_CHCTRm_REFSEL_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_REFSEL_SHIFT</td>
</tr>
<tr>
<td>ICLSEL</td>
<td>2</td>
<td>10 - 11</td>
<td>ADCn_CHCTRm_ICLSEL_MASK</td>
<td><tt>0x00000c00</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_ICLSEL_SHIFT</td>
</tr>
<tr>
<td>RESRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>ADCn_CHCTRm_RESRSEL_MASK</td>
<td><tt>0x0000f000</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_RESRSEL_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_CHCTRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHCTR4">&nbsp;</a>
<h3>ADC1_CHCTR4</h3>
<h3>"Channel 4 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHCTR4_ADDR = 0xF0101510</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_CHCTR4.bits</b>&nbsp;&quot;Channel 4 Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>BNDASEL</td>
<td>2</td>
<td>0 - 1</td>
<td>ADCn_CHCTRm_BNDASEL_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_BNDASEL_SHIFT</td>
</tr>
<tr>
<td>BNDBSEL</td>
<td>2</td>
<td>2 - 3</td>
<td>ADCn_CHCTRm_BNDBSEL_MASK</td>
<td><tt>0x0000000c</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_BNDBSEL_SHIFT</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>4 - 6</td>
<td>ADCn_CHCTRm_LCC_MASK</td>
<td><tt>0x00000070</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_LCC_SHIFT</td>
</tr>
<tr>
<td>SYNC</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_CHCTRm_SYNC_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_SYNC_SHIFT</td>
</tr>
<tr>
<td>REFSEL</td>
<td>2</td>
<td>8 - 9</td>
<td>ADCn_CHCTRm_REFSEL_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_REFSEL_SHIFT</td>
</tr>
<tr>
<td>ICLSEL</td>
<td>2</td>
<td>10 - 11</td>
<td>ADCn_CHCTRm_ICLSEL_MASK</td>
<td><tt>0x00000c00</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_ICLSEL_SHIFT</td>
</tr>
<tr>
<td>RESRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>ADCn_CHCTRm_RESRSEL_MASK</td>
<td><tt>0x0000f000</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_RESRSEL_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_CHCTRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHCTR5">&nbsp;</a>
<h3>ADC1_CHCTR5</h3>
<h3>"Channel 5 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHCTR5_ADDR = 0xF0101514</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_CHCTR5.bits</b>&nbsp;&quot;Channel 5 Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>BNDASEL</td>
<td>2</td>
<td>0 - 1</td>
<td>ADCn_CHCTRm_BNDASEL_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_BNDASEL_SHIFT</td>
</tr>
<tr>
<td>BNDBSEL</td>
<td>2</td>
<td>2 - 3</td>
<td>ADCn_CHCTRm_BNDBSEL_MASK</td>
<td><tt>0x0000000c</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_BNDBSEL_SHIFT</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>4 - 6</td>
<td>ADCn_CHCTRm_LCC_MASK</td>
<td><tt>0x00000070</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_LCC_SHIFT</td>
</tr>
<tr>
<td>SYNC</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_CHCTRm_SYNC_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_SYNC_SHIFT</td>
</tr>
<tr>
<td>REFSEL</td>
<td>2</td>
<td>8 - 9</td>
<td>ADCn_CHCTRm_REFSEL_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_REFSEL_SHIFT</td>
</tr>
<tr>
<td>ICLSEL</td>
<td>2</td>
<td>10 - 11</td>
<td>ADCn_CHCTRm_ICLSEL_MASK</td>
<td><tt>0x00000c00</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_ICLSEL_SHIFT</td>
</tr>
<tr>
<td>RESRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>ADCn_CHCTRm_RESRSEL_MASK</td>
<td><tt>0x0000f000</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_RESRSEL_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_CHCTRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHCTR6">&nbsp;</a>
<h3>ADC1_CHCTR6</h3>
<h3>"Channel 6 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHCTR6_ADDR = 0xF0101518</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_CHCTR6.bits</b>&nbsp;&quot;Channel 6 Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>BNDASEL</td>
<td>2</td>
<td>0 - 1</td>
<td>ADCn_CHCTRm_BNDASEL_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_BNDASEL_SHIFT</td>
</tr>
<tr>
<td>BNDBSEL</td>
<td>2</td>
<td>2 - 3</td>
<td>ADCn_CHCTRm_BNDBSEL_MASK</td>
<td><tt>0x0000000c</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_BNDBSEL_SHIFT</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>4 - 6</td>
<td>ADCn_CHCTRm_LCC_MASK</td>
<td><tt>0x00000070</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_LCC_SHIFT</td>
</tr>
<tr>
<td>SYNC</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_CHCTRm_SYNC_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_SYNC_SHIFT</td>
</tr>
<tr>
<td>REFSEL</td>
<td>2</td>
<td>8 - 9</td>
<td>ADCn_CHCTRm_REFSEL_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_REFSEL_SHIFT</td>
</tr>
<tr>
<td>ICLSEL</td>
<td>2</td>
<td>10 - 11</td>
<td>ADCn_CHCTRm_ICLSEL_MASK</td>
<td><tt>0x00000c00</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_ICLSEL_SHIFT</td>
</tr>
<tr>
<td>RESRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>ADCn_CHCTRm_RESRSEL_MASK</td>
<td><tt>0x0000f000</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_RESRSEL_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_CHCTRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHCTR7">&nbsp;</a>
<h3>ADC1_CHCTR7</h3>
<h3>"Channel 7 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHCTR7_ADDR = 0xF010151C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_CHCTR7.bits</b>&nbsp;&quot;Channel 7 Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>BNDASEL</td>
<td>2</td>
<td>0 - 1</td>
<td>ADCn_CHCTRm_BNDASEL_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_BNDASEL_SHIFT</td>
</tr>
<tr>
<td>BNDBSEL</td>
<td>2</td>
<td>2 - 3</td>
<td>ADCn_CHCTRm_BNDBSEL_MASK</td>
<td><tt>0x0000000c</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_BNDBSEL_SHIFT</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>4 - 6</td>
<td>ADCn_CHCTRm_LCC_MASK</td>
<td><tt>0x00000070</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_LCC_SHIFT</td>
</tr>
<tr>
<td>SYNC</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_CHCTRm_SYNC_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_SYNC_SHIFT</td>
</tr>
<tr>
<td>REFSEL</td>
<td>2</td>
<td>8 - 9</td>
<td>ADCn_CHCTRm_REFSEL_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_REFSEL_SHIFT</td>
</tr>
<tr>
<td>ICLSEL</td>
<td>2</td>
<td>10 - 11</td>
<td>ADCn_CHCTRm_ICLSEL_MASK</td>
<td><tt>0x00000c00</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_ICLSEL_SHIFT</td>
</tr>
<tr>
<td>RESRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>ADCn_CHCTRm_RESRSEL_MASK</td>
<td><tt>0x0000f000</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_RESRSEL_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_CHCTRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHCTR8">&nbsp;</a>
<h3>ADC1_CHCTR8</h3>
<h3>"Channel 8 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHCTR8_ADDR = 0xF0101520</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_CHCTR8.bits</b>&nbsp;&quot;Channel 8 Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>BNDASEL</td>
<td>2</td>
<td>0 - 1</td>
<td>ADCn_CHCTRm_BNDASEL_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_BNDASEL_SHIFT</td>
</tr>
<tr>
<td>BNDBSEL</td>
<td>2</td>
<td>2 - 3</td>
<td>ADCn_CHCTRm_BNDBSEL_MASK</td>
<td><tt>0x0000000c</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_BNDBSEL_SHIFT</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>4 - 6</td>
<td>ADCn_CHCTRm_LCC_MASK</td>
<td><tt>0x00000070</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_LCC_SHIFT</td>
</tr>
<tr>
<td>SYNC</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_CHCTRm_SYNC_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_SYNC_SHIFT</td>
</tr>
<tr>
<td>REFSEL</td>
<td>2</td>
<td>8 - 9</td>
<td>ADCn_CHCTRm_REFSEL_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_REFSEL_SHIFT</td>
</tr>
<tr>
<td>ICLSEL</td>
<td>2</td>
<td>10 - 11</td>
<td>ADCn_CHCTRm_ICLSEL_MASK</td>
<td><tt>0x00000c00</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_ICLSEL_SHIFT</td>
</tr>
<tr>
<td>RESRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>ADCn_CHCTRm_RESRSEL_MASK</td>
<td><tt>0x0000f000</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_RESRSEL_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_CHCTRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHCTR9">&nbsp;</a>
<h3>ADC1_CHCTR9</h3>
<h3>"Channel 9 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHCTR9_ADDR = 0xF0101524</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_CHCTR9.bits</b>&nbsp;&quot;Channel 9 Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>BNDASEL</td>
<td>2</td>
<td>0 - 1</td>
<td>ADCn_CHCTRm_BNDASEL_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_BNDASEL_SHIFT</td>
</tr>
<tr>
<td>BNDBSEL</td>
<td>2</td>
<td>2 - 3</td>
<td>ADCn_CHCTRm_BNDBSEL_MASK</td>
<td><tt>0x0000000c</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_BNDBSEL_SHIFT</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>4 - 6</td>
<td>ADCn_CHCTRm_LCC_MASK</td>
<td><tt>0x00000070</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_LCC_SHIFT</td>
</tr>
<tr>
<td>SYNC</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_CHCTRm_SYNC_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_SYNC_SHIFT</td>
</tr>
<tr>
<td>REFSEL</td>
<td>2</td>
<td>8 - 9</td>
<td>ADCn_CHCTRm_REFSEL_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_REFSEL_SHIFT</td>
</tr>
<tr>
<td>ICLSEL</td>
<td>2</td>
<td>10 - 11</td>
<td>ADCn_CHCTRm_ICLSEL_MASK</td>
<td><tt>0x00000c00</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_ICLSEL_SHIFT</td>
</tr>
<tr>
<td>RESRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>ADCn_CHCTRm_RESRSEL_MASK</td>
<td><tt>0x0000f000</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_RESRSEL_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_CHCTRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHCTR10">&nbsp;</a>
<h3>ADC1_CHCTR10</h3>
<h3>"Channel 10 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHCTR10_ADDR = 0xF0101528</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_CHCTR10.bits</b>&nbsp;&quot;Channel 10 Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>BNDASEL</td>
<td>2</td>
<td>0 - 1</td>
<td>ADCn_CHCTRm_BNDASEL_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_BNDASEL_SHIFT</td>
</tr>
<tr>
<td>BNDBSEL</td>
<td>2</td>
<td>2 - 3</td>
<td>ADCn_CHCTRm_BNDBSEL_MASK</td>
<td><tt>0x0000000c</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_BNDBSEL_SHIFT</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>4 - 6</td>
<td>ADCn_CHCTRm_LCC_MASK</td>
<td><tt>0x00000070</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_LCC_SHIFT</td>
</tr>
<tr>
<td>SYNC</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_CHCTRm_SYNC_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_SYNC_SHIFT</td>
</tr>
<tr>
<td>REFSEL</td>
<td>2</td>
<td>8 - 9</td>
<td>ADCn_CHCTRm_REFSEL_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_REFSEL_SHIFT</td>
</tr>
<tr>
<td>ICLSEL</td>
<td>2</td>
<td>10 - 11</td>
<td>ADCn_CHCTRm_ICLSEL_MASK</td>
<td><tt>0x00000c00</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_ICLSEL_SHIFT</td>
</tr>
<tr>
<td>RESRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>ADCn_CHCTRm_RESRSEL_MASK</td>
<td><tt>0x0000f000</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_RESRSEL_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_CHCTRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHCTR11">&nbsp;</a>
<h3>ADC1_CHCTR11</h3>
<h3>"Channel 11 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHCTR11_ADDR = 0xF010152C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_CHCTR11.bits</b>&nbsp;&quot;Channel 11 Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>BNDASEL</td>
<td>2</td>
<td>0 - 1</td>
<td>ADCn_CHCTRm_BNDASEL_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_BNDASEL_SHIFT</td>
</tr>
<tr>
<td>BNDBSEL</td>
<td>2</td>
<td>2 - 3</td>
<td>ADCn_CHCTRm_BNDBSEL_MASK</td>
<td><tt>0x0000000c</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_BNDBSEL_SHIFT</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>4 - 6</td>
<td>ADCn_CHCTRm_LCC_MASK</td>
<td><tt>0x00000070</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_LCC_SHIFT</td>
</tr>
<tr>
<td>SYNC</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_CHCTRm_SYNC_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_SYNC_SHIFT</td>
</tr>
<tr>
<td>REFSEL</td>
<td>2</td>
<td>8 - 9</td>
<td>ADCn_CHCTRm_REFSEL_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_REFSEL_SHIFT</td>
</tr>
<tr>
<td>ICLSEL</td>
<td>2</td>
<td>10 - 11</td>
<td>ADCn_CHCTRm_ICLSEL_MASK</td>
<td><tt>0x00000c00</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_ICLSEL_SHIFT</td>
</tr>
<tr>
<td>RESRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>ADCn_CHCTRm_RESRSEL_MASK</td>
<td><tt>0x0000f000</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_RESRSEL_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_CHCTRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHCTR12">&nbsp;</a>
<h3>ADC1_CHCTR12</h3>
<h3>"Channel 12 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHCTR12_ADDR = 0xF0101530</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_CHCTR12.bits</b>&nbsp;&quot;Channel 12 Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>BNDASEL</td>
<td>2</td>
<td>0 - 1</td>
<td>ADCn_CHCTRm_BNDASEL_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_BNDASEL_SHIFT</td>
</tr>
<tr>
<td>BNDBSEL</td>
<td>2</td>
<td>2 - 3</td>
<td>ADCn_CHCTRm_BNDBSEL_MASK</td>
<td><tt>0x0000000c</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_BNDBSEL_SHIFT</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>4 - 6</td>
<td>ADCn_CHCTRm_LCC_MASK</td>
<td><tt>0x00000070</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_LCC_SHIFT</td>
</tr>
<tr>
<td>SYNC</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_CHCTRm_SYNC_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_SYNC_SHIFT</td>
</tr>
<tr>
<td>REFSEL</td>
<td>2</td>
<td>8 - 9</td>
<td>ADCn_CHCTRm_REFSEL_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_REFSEL_SHIFT</td>
</tr>
<tr>
<td>ICLSEL</td>
<td>2</td>
<td>10 - 11</td>
<td>ADCn_CHCTRm_ICLSEL_MASK</td>
<td><tt>0x00000c00</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_ICLSEL_SHIFT</td>
</tr>
<tr>
<td>RESRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>ADCn_CHCTRm_RESRSEL_MASK</td>
<td><tt>0x0000f000</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_RESRSEL_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_CHCTRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHCTR13">&nbsp;</a>
<h3>ADC1_CHCTR13</h3>
<h3>"Channel 13 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHCTR13_ADDR = 0xF0101534</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_CHCTR13.bits</b>&nbsp;&quot;Channel 13 Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>BNDASEL</td>
<td>2</td>
<td>0 - 1</td>
<td>ADCn_CHCTRm_BNDASEL_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_BNDASEL_SHIFT</td>
</tr>
<tr>
<td>BNDBSEL</td>
<td>2</td>
<td>2 - 3</td>
<td>ADCn_CHCTRm_BNDBSEL_MASK</td>
<td><tt>0x0000000c</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_BNDBSEL_SHIFT</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>4 - 6</td>
<td>ADCn_CHCTRm_LCC_MASK</td>
<td><tt>0x00000070</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_LCC_SHIFT</td>
</tr>
<tr>
<td>SYNC</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_CHCTRm_SYNC_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_SYNC_SHIFT</td>
</tr>
<tr>
<td>REFSEL</td>
<td>2</td>
<td>8 - 9</td>
<td>ADCn_CHCTRm_REFSEL_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_REFSEL_SHIFT</td>
</tr>
<tr>
<td>ICLSEL</td>
<td>2</td>
<td>10 - 11</td>
<td>ADCn_CHCTRm_ICLSEL_MASK</td>
<td><tt>0x00000c00</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_ICLSEL_SHIFT</td>
</tr>
<tr>
<td>RESRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>ADCn_CHCTRm_RESRSEL_MASK</td>
<td><tt>0x0000f000</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_RESRSEL_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_CHCTRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHCTR14">&nbsp;</a>
<h3>ADC1_CHCTR14</h3>
<h3>"Channel 14 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHCTR14_ADDR = 0xF0101538</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_CHCTR14.bits</b>&nbsp;&quot;Channel 14 Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>BNDASEL</td>
<td>2</td>
<td>0 - 1</td>
<td>ADCn_CHCTRm_BNDASEL_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_BNDASEL_SHIFT</td>
</tr>
<tr>
<td>BNDBSEL</td>
<td>2</td>
<td>2 - 3</td>
<td>ADCn_CHCTRm_BNDBSEL_MASK</td>
<td><tt>0x0000000c</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_BNDBSEL_SHIFT</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>4 - 6</td>
<td>ADCn_CHCTRm_LCC_MASK</td>
<td><tt>0x00000070</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_LCC_SHIFT</td>
</tr>
<tr>
<td>SYNC</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_CHCTRm_SYNC_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_SYNC_SHIFT</td>
</tr>
<tr>
<td>REFSEL</td>
<td>2</td>
<td>8 - 9</td>
<td>ADCn_CHCTRm_REFSEL_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_REFSEL_SHIFT</td>
</tr>
<tr>
<td>ICLSEL</td>
<td>2</td>
<td>10 - 11</td>
<td>ADCn_CHCTRm_ICLSEL_MASK</td>
<td><tt>0x00000c00</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_ICLSEL_SHIFT</td>
</tr>
<tr>
<td>RESRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>ADCn_CHCTRm_RESRSEL_MASK</td>
<td><tt>0x0000f000</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_RESRSEL_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_CHCTRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_CHCTR15">&nbsp;</a>
<h3>ADC1_CHCTR15</h3>
<h3>"Channel 15 Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_CHCTR15_ADDR = 0xF010153C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_CHCTRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_CHCTRm_t">ADCn_CHCTRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_CHCTR15.bits</b>&nbsp;&quot;Channel 15 Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>BNDASEL</td>
<td>2</td>
<td>0 - 1</td>
<td>ADCn_CHCTRm_BNDASEL_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_BNDASEL_SHIFT</td>
</tr>
<tr>
<td>BNDBSEL</td>
<td>2</td>
<td>2 - 3</td>
<td>ADCn_CHCTRm_BNDBSEL_MASK</td>
<td><tt>0x0000000c</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_BNDBSEL_SHIFT</td>
</tr>
<tr>
<td>LCC</td>
<td>3</td>
<td>4 - 6</td>
<td>ADCn_CHCTRm_LCC_MASK</td>
<td><tt>0x00000070</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_LCC_SHIFT</td>
</tr>
<tr>
<td>SYNC</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_CHCTRm_SYNC_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_SYNC_SHIFT</td>
</tr>
<tr>
<td>REFSEL</td>
<td>2</td>
<td>8 - 9</td>
<td>ADCn_CHCTRm_REFSEL_MASK</td>
<td><tt>0x00000300</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_REFSEL_SHIFT</td>
</tr>
<tr>
<td>ICLSEL</td>
<td>2</td>
<td>10 - 11</td>
<td>ADCn_CHCTRm_ICLSEL_MASK</td>
<td><tt>0x00000c00</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_ICLSEL_SHIFT</td>
</tr>
<tr>
<td>RESRSEL</td>
<td>4</td>
<td>12 - 15</td>
<td>ADCn_CHCTRm_RESRSEL_MASK</td>
<td><tt>0x0000f000</tt></td>
<td>rw</td>
<td>ADCn_CHCTRm_RESRSEL_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_CHCTRm_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RCR0">&nbsp;</a>
<h3>ADC1_RCR0</h3>
<h3>"Result Control Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RCR0_ADDR = 0xF0101540</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RCR0.bits</b>&nbsp;&quot;Result Control Register 0&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DRCTR</td>
<td>2</td>
<td>0 - 1</td>
<td>ADCn_RCRm_DRCTR_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>ADCn_RCRm_DRCTR_SHIFT</td>
</tr>
<tr>
<td>ENRI</td>
<td>1</td>
<td>4 - 4</td>
<td>ADCn_RCRm_ENRI_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>ADCn_RCRm_ENRI_SHIFT</td>
</tr>
<tr>
<td>FEN</td>
<td>1</td>
<td>5 - 5</td>
<td>ADCn_RCRm_FEN_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>ADCn_RCRm_FEN_SHIFT</td>
</tr>
<tr>
<td>WFR</td>
<td>1</td>
<td>6 - 6</td>
<td>ADCn_RCRm_WFR_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>ADCn_RCRm_WFR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RCRm_MASK</td><td><tt>0x00000073</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RCR1">&nbsp;</a>
<h3>ADC1_RCR1</h3>
<h3>"Result Control Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RCR1_ADDR = 0xF0101544</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RCR1.bits</b>&nbsp;&quot;Result Control Register 1&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DRCTR</td>
<td>2</td>
<td>0 - 1</td>
<td>ADCn_RCRm_DRCTR_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>ADCn_RCRm_DRCTR_SHIFT</td>
</tr>
<tr>
<td>ENRI</td>
<td>1</td>
<td>4 - 4</td>
<td>ADCn_RCRm_ENRI_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>ADCn_RCRm_ENRI_SHIFT</td>
</tr>
<tr>
<td>FEN</td>
<td>1</td>
<td>5 - 5</td>
<td>ADCn_RCRm_FEN_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>ADCn_RCRm_FEN_SHIFT</td>
</tr>
<tr>
<td>WFR</td>
<td>1</td>
<td>6 - 6</td>
<td>ADCn_RCRm_WFR_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>ADCn_RCRm_WFR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RCRm_MASK</td><td><tt>0x00000073</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RCR2">&nbsp;</a>
<h3>ADC1_RCR2</h3>
<h3>"Result Control Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RCR2_ADDR = 0xF0101548</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RCR2.bits</b>&nbsp;&quot;Result Control Register 2&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DRCTR</td>
<td>2</td>
<td>0 - 1</td>
<td>ADCn_RCRm_DRCTR_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>ADCn_RCRm_DRCTR_SHIFT</td>
</tr>
<tr>
<td>ENRI</td>
<td>1</td>
<td>4 - 4</td>
<td>ADCn_RCRm_ENRI_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>ADCn_RCRm_ENRI_SHIFT</td>
</tr>
<tr>
<td>FEN</td>
<td>1</td>
<td>5 - 5</td>
<td>ADCn_RCRm_FEN_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>ADCn_RCRm_FEN_SHIFT</td>
</tr>
<tr>
<td>WFR</td>
<td>1</td>
<td>6 - 6</td>
<td>ADCn_RCRm_WFR_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>ADCn_RCRm_WFR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RCRm_MASK</td><td><tt>0x00000073</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RCR3">&nbsp;</a>
<h3>ADC1_RCR3</h3>
<h3>"Result Control Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RCR3_ADDR = 0xF010154C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RCR3.bits</b>&nbsp;&quot;Result Control Register 3&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DRCTR</td>
<td>2</td>
<td>0 - 1</td>
<td>ADCn_RCRm_DRCTR_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>ADCn_RCRm_DRCTR_SHIFT</td>
</tr>
<tr>
<td>ENRI</td>
<td>1</td>
<td>4 - 4</td>
<td>ADCn_RCRm_ENRI_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>ADCn_RCRm_ENRI_SHIFT</td>
</tr>
<tr>
<td>FEN</td>
<td>1</td>
<td>5 - 5</td>
<td>ADCn_RCRm_FEN_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>ADCn_RCRm_FEN_SHIFT</td>
</tr>
<tr>
<td>WFR</td>
<td>1</td>
<td>6 - 6</td>
<td>ADCn_RCRm_WFR_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>ADCn_RCRm_WFR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RCRm_MASK</td><td><tt>0x00000073</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RCR4">&nbsp;</a>
<h3>ADC1_RCR4</h3>
<h3>"Result Control Register 4"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RCR4_ADDR = 0xF0101550</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RCR4.bits</b>&nbsp;&quot;Result Control Register 4&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DRCTR</td>
<td>2</td>
<td>0 - 1</td>
<td>ADCn_RCRm_DRCTR_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>ADCn_RCRm_DRCTR_SHIFT</td>
</tr>
<tr>
<td>ENRI</td>
<td>1</td>
<td>4 - 4</td>
<td>ADCn_RCRm_ENRI_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>ADCn_RCRm_ENRI_SHIFT</td>
</tr>
<tr>
<td>FEN</td>
<td>1</td>
<td>5 - 5</td>
<td>ADCn_RCRm_FEN_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>ADCn_RCRm_FEN_SHIFT</td>
</tr>
<tr>
<td>WFR</td>
<td>1</td>
<td>6 - 6</td>
<td>ADCn_RCRm_WFR_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>ADCn_RCRm_WFR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RCRm_MASK</td><td><tt>0x00000073</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RCR5">&nbsp;</a>
<h3>ADC1_RCR5</h3>
<h3>"Result Control Register 5"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RCR5_ADDR = 0xF0101554</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RCR5.bits</b>&nbsp;&quot;Result Control Register 5&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DRCTR</td>
<td>2</td>
<td>0 - 1</td>
<td>ADCn_RCRm_DRCTR_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>ADCn_RCRm_DRCTR_SHIFT</td>
</tr>
<tr>
<td>ENRI</td>
<td>1</td>
<td>4 - 4</td>
<td>ADCn_RCRm_ENRI_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>ADCn_RCRm_ENRI_SHIFT</td>
</tr>
<tr>
<td>FEN</td>
<td>1</td>
<td>5 - 5</td>
<td>ADCn_RCRm_FEN_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>ADCn_RCRm_FEN_SHIFT</td>
</tr>
<tr>
<td>WFR</td>
<td>1</td>
<td>6 - 6</td>
<td>ADCn_RCRm_WFR_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>ADCn_RCRm_WFR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RCRm_MASK</td><td><tt>0x00000073</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RCR6">&nbsp;</a>
<h3>ADC1_RCR6</h3>
<h3>"Result Control Register 6"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RCR6_ADDR = 0xF0101558</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RCR6.bits</b>&nbsp;&quot;Result Control Register 6&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DRCTR</td>
<td>2</td>
<td>0 - 1</td>
<td>ADCn_RCRm_DRCTR_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>ADCn_RCRm_DRCTR_SHIFT</td>
</tr>
<tr>
<td>ENRI</td>
<td>1</td>
<td>4 - 4</td>
<td>ADCn_RCRm_ENRI_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>ADCn_RCRm_ENRI_SHIFT</td>
</tr>
<tr>
<td>FEN</td>
<td>1</td>
<td>5 - 5</td>
<td>ADCn_RCRm_FEN_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>ADCn_RCRm_FEN_SHIFT</td>
</tr>
<tr>
<td>WFR</td>
<td>1</td>
<td>6 - 6</td>
<td>ADCn_RCRm_WFR_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>ADCn_RCRm_WFR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RCRm_MASK</td><td><tt>0x00000073</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RCR7">&nbsp;</a>
<h3>ADC1_RCR7</h3>
<h3>"Result Control Register 7"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RCR7_ADDR = 0xF010155C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RCR7.bits</b>&nbsp;&quot;Result Control Register 7&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DRCTR</td>
<td>2</td>
<td>0 - 1</td>
<td>ADCn_RCRm_DRCTR_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>ADCn_RCRm_DRCTR_SHIFT</td>
</tr>
<tr>
<td>ENRI</td>
<td>1</td>
<td>4 - 4</td>
<td>ADCn_RCRm_ENRI_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>ADCn_RCRm_ENRI_SHIFT</td>
</tr>
<tr>
<td>FEN</td>
<td>1</td>
<td>5 - 5</td>
<td>ADCn_RCRm_FEN_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>ADCn_RCRm_FEN_SHIFT</td>
</tr>
<tr>
<td>WFR</td>
<td>1</td>
<td>6 - 6</td>
<td>ADCn_RCRm_WFR_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>ADCn_RCRm_WFR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RCRm_MASK</td><td><tt>0x00000073</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RCR8">&nbsp;</a>
<h3>ADC1_RCR8</h3>
<h3>"Result Control Register 8"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RCR8_ADDR = 0xF0101560</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RCR8.bits</b>&nbsp;&quot;Result Control Register 8&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DRCTR</td>
<td>2</td>
<td>0 - 1</td>
<td>ADCn_RCRm_DRCTR_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>ADCn_RCRm_DRCTR_SHIFT</td>
</tr>
<tr>
<td>ENRI</td>
<td>1</td>
<td>4 - 4</td>
<td>ADCn_RCRm_ENRI_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>ADCn_RCRm_ENRI_SHIFT</td>
</tr>
<tr>
<td>FEN</td>
<td>1</td>
<td>5 - 5</td>
<td>ADCn_RCRm_FEN_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>ADCn_RCRm_FEN_SHIFT</td>
</tr>
<tr>
<td>WFR</td>
<td>1</td>
<td>6 - 6</td>
<td>ADCn_RCRm_WFR_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>ADCn_RCRm_WFR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RCRm_MASK</td><td><tt>0x00000073</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RCR9">&nbsp;</a>
<h3>ADC1_RCR9</h3>
<h3>"Result Control Register 9"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RCR9_ADDR = 0xF0101564</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RCR9.bits</b>&nbsp;&quot;Result Control Register 9&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DRCTR</td>
<td>2</td>
<td>0 - 1</td>
<td>ADCn_RCRm_DRCTR_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>ADCn_RCRm_DRCTR_SHIFT</td>
</tr>
<tr>
<td>ENRI</td>
<td>1</td>
<td>4 - 4</td>
<td>ADCn_RCRm_ENRI_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>ADCn_RCRm_ENRI_SHIFT</td>
</tr>
<tr>
<td>FEN</td>
<td>1</td>
<td>5 - 5</td>
<td>ADCn_RCRm_FEN_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>ADCn_RCRm_FEN_SHIFT</td>
</tr>
<tr>
<td>WFR</td>
<td>1</td>
<td>6 - 6</td>
<td>ADCn_RCRm_WFR_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>ADCn_RCRm_WFR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RCRm_MASK</td><td><tt>0x00000073</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RCR10">&nbsp;</a>
<h3>ADC1_RCR10</h3>
<h3>"Result Control Register 10"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RCR10_ADDR = 0xF0101568</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RCR10.bits</b>&nbsp;&quot;Result Control Register 10&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DRCTR</td>
<td>2</td>
<td>0 - 1</td>
<td>ADCn_RCRm_DRCTR_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>ADCn_RCRm_DRCTR_SHIFT</td>
</tr>
<tr>
<td>ENRI</td>
<td>1</td>
<td>4 - 4</td>
<td>ADCn_RCRm_ENRI_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>ADCn_RCRm_ENRI_SHIFT</td>
</tr>
<tr>
<td>FEN</td>
<td>1</td>
<td>5 - 5</td>
<td>ADCn_RCRm_FEN_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>ADCn_RCRm_FEN_SHIFT</td>
</tr>
<tr>
<td>WFR</td>
<td>1</td>
<td>6 - 6</td>
<td>ADCn_RCRm_WFR_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>ADCn_RCRm_WFR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RCRm_MASK</td><td><tt>0x00000073</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RCR11">&nbsp;</a>
<h3>ADC1_RCR11</h3>
<h3>"Result Control Register 11"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RCR11_ADDR = 0xF010156C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RCR11.bits</b>&nbsp;&quot;Result Control Register 11&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DRCTR</td>
<td>2</td>
<td>0 - 1</td>
<td>ADCn_RCRm_DRCTR_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>ADCn_RCRm_DRCTR_SHIFT</td>
</tr>
<tr>
<td>ENRI</td>
<td>1</td>
<td>4 - 4</td>
<td>ADCn_RCRm_ENRI_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>ADCn_RCRm_ENRI_SHIFT</td>
</tr>
<tr>
<td>FEN</td>
<td>1</td>
<td>5 - 5</td>
<td>ADCn_RCRm_FEN_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>ADCn_RCRm_FEN_SHIFT</td>
</tr>
<tr>
<td>WFR</td>
<td>1</td>
<td>6 - 6</td>
<td>ADCn_RCRm_WFR_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>ADCn_RCRm_WFR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RCRm_MASK</td><td><tt>0x00000073</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RCR12">&nbsp;</a>
<h3>ADC1_RCR12</h3>
<h3>"Result Control Register 12"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RCR12_ADDR = 0xF0101570</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RCR12.bits</b>&nbsp;&quot;Result Control Register 12&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DRCTR</td>
<td>2</td>
<td>0 - 1</td>
<td>ADCn_RCRm_DRCTR_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>ADCn_RCRm_DRCTR_SHIFT</td>
</tr>
<tr>
<td>ENRI</td>
<td>1</td>
<td>4 - 4</td>
<td>ADCn_RCRm_ENRI_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>ADCn_RCRm_ENRI_SHIFT</td>
</tr>
<tr>
<td>FEN</td>
<td>1</td>
<td>5 - 5</td>
<td>ADCn_RCRm_FEN_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>ADCn_RCRm_FEN_SHIFT</td>
</tr>
<tr>
<td>WFR</td>
<td>1</td>
<td>6 - 6</td>
<td>ADCn_RCRm_WFR_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>ADCn_RCRm_WFR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RCRm_MASK</td><td><tt>0x00000073</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RCR13">&nbsp;</a>
<h3>ADC1_RCR13</h3>
<h3>"Result Control Register 13"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RCR13_ADDR = 0xF0101574</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RCR13.bits</b>&nbsp;&quot;Result Control Register 13&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DRCTR</td>
<td>2</td>
<td>0 - 1</td>
<td>ADCn_RCRm_DRCTR_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>ADCn_RCRm_DRCTR_SHIFT</td>
</tr>
<tr>
<td>ENRI</td>
<td>1</td>
<td>4 - 4</td>
<td>ADCn_RCRm_ENRI_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>ADCn_RCRm_ENRI_SHIFT</td>
</tr>
<tr>
<td>FEN</td>
<td>1</td>
<td>5 - 5</td>
<td>ADCn_RCRm_FEN_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>ADCn_RCRm_FEN_SHIFT</td>
</tr>
<tr>
<td>WFR</td>
<td>1</td>
<td>6 - 6</td>
<td>ADCn_RCRm_WFR_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>ADCn_RCRm_WFR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RCRm_MASK</td><td><tt>0x00000073</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RCR14">&nbsp;</a>
<h3>ADC1_RCR14</h3>
<h3>"Result Control Register 14"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RCR14_ADDR = 0xF0101578</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RCR14.bits</b>&nbsp;&quot;Result Control Register 14&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DRCTR</td>
<td>2</td>
<td>0 - 1</td>
<td>ADCn_RCRm_DRCTR_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>ADCn_RCRm_DRCTR_SHIFT</td>
</tr>
<tr>
<td>ENRI</td>
<td>1</td>
<td>4 - 4</td>
<td>ADCn_RCRm_ENRI_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>ADCn_RCRm_ENRI_SHIFT</td>
</tr>
<tr>
<td>FEN</td>
<td>1</td>
<td>5 - 5</td>
<td>ADCn_RCRm_FEN_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>ADCn_RCRm_FEN_SHIFT</td>
</tr>
<tr>
<td>WFR</td>
<td>1</td>
<td>6 - 6</td>
<td>ADCn_RCRm_WFR_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>ADCn_RCRm_WFR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RCRm_MASK</td><td><tt>0x00000073</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RCR15">&nbsp;</a>
<h3>ADC1_RCR15</h3>
<h3>"Result Control Register 15"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RCR15_ADDR = 0xF010157C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RCRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RCRm_t">ADCn_RCRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RCR15.bits</b>&nbsp;&quot;Result Control Register 15&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>DRCTR</td>
<td>2</td>
<td>0 - 1</td>
<td>ADCn_RCRm_DRCTR_MASK</td>
<td><tt>0x00000003</tt></td>
<td>rw</td>
<td>ADCn_RCRm_DRCTR_SHIFT</td>
</tr>
<tr>
<td>ENRI</td>
<td>1</td>
<td>4 - 4</td>
<td>ADCn_RCRm_ENRI_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>ADCn_RCRm_ENRI_SHIFT</td>
</tr>
<tr>
<td>FEN</td>
<td>1</td>
<td>5 - 5</td>
<td>ADCn_RCRm_FEN_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>ADCn_RCRm_FEN_SHIFT</td>
</tr>
<tr>
<td>WFR</td>
<td>1</td>
<td>6 - 6</td>
<td>ADCn_RCRm_WFR_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rw</td>
<td>ADCn_RCRm_WFR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RCRm_MASK</td><td><tt>0x00000073</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000073</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESR0">&nbsp;</a>
<h3>ADC1_RESR0</h3>
<h3>"Result Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESR0_ADDR = 0xF0101580</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESR0_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESR0_t">ADCn_RESR0_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RESR0.bits</b>&nbsp;&quot;Result Register 0&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>ADCn_RESR0_RESULT_MASK</td>
<td><tt>0x00003fff</tt></td>
<td>rh</td>
<td>ADCn_RESR0_RESULT_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>3</td>
<td>16 - 18</td>
<td>ADCn_RESR0_EMUX_MASK</td>
<td><tt>0x00070000</tt></td>
<td>rh</td>
<td>ADCn_RESR0_EMUX_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADCn_RESR0_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADCn_RESR0_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADCn_RESR0_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADCn_RESR0_CHNR_SHIFT</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>ADCn_RESR0_DRC_MASK</td>
<td><tt>0x60000000</tt></td>
<td>rh</td>
<td>ADCn_RESR0_DRC_SHIFT</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>ADCn_RESR0_VF_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rh</td>
<td>ADCn_RESR0_VF_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RESR0_MASK</td><td><tt>0xef773fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xef773fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xef773fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESR1">&nbsp;</a>
<h3>ADC1_RESR1</h3>
<h3>"Result Register 1"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESR1_ADDR = 0xF0101584</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RESR1.bits</b>&nbsp;&quot;Result Register 1&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>ADCn_RESRm_RESULT_MASK</td>
<td><tt>0x00003fff</tt></td>
<td>rh</td>
<td>ADCn_RESRm_RESULT_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADCn_RESRm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADCn_RESRm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_CHNR_SHIFT</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>ADCn_RESRm_DRC_MASK</td>
<td><tt>0x60000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_DRC_SHIFT</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>ADCn_RESRm_VF_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_VF_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RESRm_MASK</td><td><tt>0xef703fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xef703fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xef703fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESR2">&nbsp;</a>
<h3>ADC1_RESR2</h3>
<h3>"Result Register 2"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESR2_ADDR = 0xF0101588</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RESR2.bits</b>&nbsp;&quot;Result Register 2&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>ADCn_RESRm_RESULT_MASK</td>
<td><tt>0x00003fff</tt></td>
<td>rh</td>
<td>ADCn_RESRm_RESULT_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADCn_RESRm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADCn_RESRm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_CHNR_SHIFT</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>ADCn_RESRm_DRC_MASK</td>
<td><tt>0x60000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_DRC_SHIFT</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>ADCn_RESRm_VF_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_VF_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RESRm_MASK</td><td><tt>0xef703fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xef703fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xef703fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESR3">&nbsp;</a>
<h3>ADC1_RESR3</h3>
<h3>"Result Register 3"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESR3_ADDR = 0xF010158C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RESR3.bits</b>&nbsp;&quot;Result Register 3&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>ADCn_RESRm_RESULT_MASK</td>
<td><tt>0x00003fff</tt></td>
<td>rh</td>
<td>ADCn_RESRm_RESULT_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADCn_RESRm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADCn_RESRm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_CHNR_SHIFT</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>ADCn_RESRm_DRC_MASK</td>
<td><tt>0x60000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_DRC_SHIFT</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>ADCn_RESRm_VF_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_VF_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RESRm_MASK</td><td><tt>0xef703fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xef703fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xef703fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESR4">&nbsp;</a>
<h3>ADC1_RESR4</h3>
<h3>"Result Register 4"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESR4_ADDR = 0xF0101590</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RESR4.bits</b>&nbsp;&quot;Result Register 4&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>ADCn_RESRm_RESULT_MASK</td>
<td><tt>0x00003fff</tt></td>
<td>rh</td>
<td>ADCn_RESRm_RESULT_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADCn_RESRm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADCn_RESRm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_CHNR_SHIFT</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>ADCn_RESRm_DRC_MASK</td>
<td><tt>0x60000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_DRC_SHIFT</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>ADCn_RESRm_VF_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_VF_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RESRm_MASK</td><td><tt>0xef703fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xef703fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xef703fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESR5">&nbsp;</a>
<h3>ADC1_RESR5</h3>
<h3>"Result Register 5"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESR5_ADDR = 0xF0101594</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RESR5.bits</b>&nbsp;&quot;Result Register 5&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>ADCn_RESRm_RESULT_MASK</td>
<td><tt>0x00003fff</tt></td>
<td>rh</td>
<td>ADCn_RESRm_RESULT_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADCn_RESRm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADCn_RESRm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_CHNR_SHIFT</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>ADCn_RESRm_DRC_MASK</td>
<td><tt>0x60000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_DRC_SHIFT</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>ADCn_RESRm_VF_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_VF_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RESRm_MASK</td><td><tt>0xef703fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xef703fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xef703fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESR6">&nbsp;</a>
<h3>ADC1_RESR6</h3>
<h3>"Result Register 6"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESR6_ADDR = 0xF0101598</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RESR6.bits</b>&nbsp;&quot;Result Register 6&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>ADCn_RESRm_RESULT_MASK</td>
<td><tt>0x00003fff</tt></td>
<td>rh</td>
<td>ADCn_RESRm_RESULT_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADCn_RESRm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADCn_RESRm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_CHNR_SHIFT</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>ADCn_RESRm_DRC_MASK</td>
<td><tt>0x60000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_DRC_SHIFT</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>ADCn_RESRm_VF_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_VF_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RESRm_MASK</td><td><tt>0xef703fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xef703fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xef703fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESR7">&nbsp;</a>
<h3>ADC1_RESR7</h3>
<h3>"Result Register 7"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESR7_ADDR = 0xF010159C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RESR7.bits</b>&nbsp;&quot;Result Register 7&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>ADCn_RESRm_RESULT_MASK</td>
<td><tt>0x00003fff</tt></td>
<td>rh</td>
<td>ADCn_RESRm_RESULT_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADCn_RESRm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADCn_RESRm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_CHNR_SHIFT</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>ADCn_RESRm_DRC_MASK</td>
<td><tt>0x60000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_DRC_SHIFT</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>ADCn_RESRm_VF_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_VF_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RESRm_MASK</td><td><tt>0xef703fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xef703fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xef703fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESR8">&nbsp;</a>
<h3>ADC1_RESR8</h3>
<h3>"Result Register 8"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESR8_ADDR = 0xF01015A0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RESR8.bits</b>&nbsp;&quot;Result Register 8&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>ADCn_RESRm_RESULT_MASK</td>
<td><tt>0x00003fff</tt></td>
<td>rh</td>
<td>ADCn_RESRm_RESULT_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADCn_RESRm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADCn_RESRm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_CHNR_SHIFT</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>ADCn_RESRm_DRC_MASK</td>
<td><tt>0x60000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_DRC_SHIFT</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>ADCn_RESRm_VF_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_VF_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RESRm_MASK</td><td><tt>0xef703fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xef703fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xef703fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESR9">&nbsp;</a>
<h3>ADC1_RESR9</h3>
<h3>"Result Register 9"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESR9_ADDR = 0xF01015A4</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RESR9.bits</b>&nbsp;&quot;Result Register 9&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>ADCn_RESRm_RESULT_MASK</td>
<td><tt>0x00003fff</tt></td>
<td>rh</td>
<td>ADCn_RESRm_RESULT_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADCn_RESRm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADCn_RESRm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_CHNR_SHIFT</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>ADCn_RESRm_DRC_MASK</td>
<td><tt>0x60000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_DRC_SHIFT</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>ADCn_RESRm_VF_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_VF_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RESRm_MASK</td><td><tt>0xef703fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xef703fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xef703fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESR10">&nbsp;</a>
<h3>ADC1_RESR10</h3>
<h3>"Result Register 10"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESR10_ADDR = 0xF01015A8</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RESR10.bits</b>&nbsp;&quot;Result Register 10&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>ADCn_RESRm_RESULT_MASK</td>
<td><tt>0x00003fff</tt></td>
<td>rh</td>
<td>ADCn_RESRm_RESULT_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADCn_RESRm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADCn_RESRm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_CHNR_SHIFT</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>ADCn_RESRm_DRC_MASK</td>
<td><tt>0x60000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_DRC_SHIFT</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>ADCn_RESRm_VF_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_VF_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RESRm_MASK</td><td><tt>0xef703fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xef703fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xef703fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESR11">&nbsp;</a>
<h3>ADC1_RESR11</h3>
<h3>"Result Register 11"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESR11_ADDR = 0xF01015AC</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RESR11.bits</b>&nbsp;&quot;Result Register 11&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>ADCn_RESRm_RESULT_MASK</td>
<td><tt>0x00003fff</tt></td>
<td>rh</td>
<td>ADCn_RESRm_RESULT_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADCn_RESRm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADCn_RESRm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_CHNR_SHIFT</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>ADCn_RESRm_DRC_MASK</td>
<td><tt>0x60000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_DRC_SHIFT</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>ADCn_RESRm_VF_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_VF_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RESRm_MASK</td><td><tt>0xef703fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xef703fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xef703fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESR12">&nbsp;</a>
<h3>ADC1_RESR12</h3>
<h3>"Result Register 12"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESR12_ADDR = 0xF01015B0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RESR12.bits</b>&nbsp;&quot;Result Register 12&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>ADCn_RESRm_RESULT_MASK</td>
<td><tt>0x00003fff</tt></td>
<td>rh</td>
<td>ADCn_RESRm_RESULT_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADCn_RESRm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADCn_RESRm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_CHNR_SHIFT</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>ADCn_RESRm_DRC_MASK</td>
<td><tt>0x60000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_DRC_SHIFT</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>ADCn_RESRm_VF_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_VF_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RESRm_MASK</td><td><tt>0xef703fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xef703fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xef703fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESR13">&nbsp;</a>
<h3>ADC1_RESR13</h3>
<h3>"Result Register 13"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESR13_ADDR = 0xF01015B4</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RESR13.bits</b>&nbsp;&quot;Result Register 13&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>ADCn_RESRm_RESULT_MASK</td>
<td><tt>0x00003fff</tt></td>
<td>rh</td>
<td>ADCn_RESRm_RESULT_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADCn_RESRm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADCn_RESRm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_CHNR_SHIFT</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>ADCn_RESRm_DRC_MASK</td>
<td><tt>0x60000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_DRC_SHIFT</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>ADCn_RESRm_VF_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_VF_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RESRm_MASK</td><td><tt>0xef703fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xef703fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xef703fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESR14">&nbsp;</a>
<h3>ADC1_RESR14</h3>
<h3>"Result Register 14"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESR14_ADDR = 0xF01015B8</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RESR14.bits</b>&nbsp;&quot;Result Register 14&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>ADCn_RESRm_RESULT_MASK</td>
<td><tt>0x00003fff</tt></td>
<td>rh</td>
<td>ADCn_RESRm_RESULT_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADCn_RESRm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADCn_RESRm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_CHNR_SHIFT</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>ADCn_RESRm_DRC_MASK</td>
<td><tt>0x60000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_DRC_SHIFT</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>ADCn_RESRm_VF_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_VF_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RESRm_MASK</td><td><tt>0xef703fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xef703fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xef703fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESR15">&nbsp;</a>
<h3>ADC1_RESR15</h3>
<h3>"Result Register 15"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESR15_ADDR = 0xF01015BC</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRm_t">ADCn_RESRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RESR15.bits</b>&nbsp;&quot;Result Register 15&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>ADCn_RESRm_RESULT_MASK</td>
<td><tt>0x00003fff</tt></td>
<td>rh</td>
<td>ADCn_RESRm_RESULT_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADCn_RESRm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADCn_RESRm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_CHNR_SHIFT</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>ADCn_RESRm_DRC_MASK</td>
<td><tt>0x60000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_DRC_SHIFT</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>ADCn_RESRm_VF_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rh</td>
<td>ADCn_RESRm_VF_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RESRm_MASK</td><td><tt>0xef703fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xef703fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xef703fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESRD0">&nbsp;</a>
<h3>ADC1_RESRD0</h3>
<h3>"Result Register 0 for Debugging"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESRD0_ADDR = 0xF01015C0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRD0_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRD0_t">ADCn_RESRD0_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RESRD0.bits</b>&nbsp;&quot;Result Register 0 for Debugging&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>ADCn_RESRD0_RESULT_MASK</td>
<td><tt>0x00003fff</tt></td>
<td>rh</td>
<td>ADCn_RESRD0_RESULT_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>3</td>
<td>16 - 18</td>
<td>ADCn_RESRD0_EMUX_MASK</td>
<td><tt>0x00070000</tt></td>
<td>rh</td>
<td>ADCn_RESRD0_EMUX_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADCn_RESRD0_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADCn_RESRD0_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADCn_RESRD0_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADCn_RESRD0_CHNR_SHIFT</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>ADCn_RESRD0_DRC_MASK</td>
<td><tt>0x60000000</tt></td>
<td>rh</td>
<td>ADCn_RESRD0_DRC_SHIFT</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>ADCn_RESRD0_VF_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rh</td>
<td>ADCn_RESRD0_VF_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RESRD0_MASK</td><td><tt>0xef773fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xef773fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xef773fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESRD1">&nbsp;</a>
<h3>ADC1_RESRD1</h3>
<h3>"Result Register 1 for Debugging"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESRD1_ADDR = 0xF01015C4</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RESRD1.bits</b>&nbsp;&quot;Result Register 1 for Debugging&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>ADCn_RESRDm_RESULT_MASK</td>
<td><tt>0x00003fff</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_RESULT_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADCn_RESRDm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADCn_RESRDm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_CHNR_SHIFT</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>ADCn_RESRDm_DRC_MASK</td>
<td><tt>0x60000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_DRC_SHIFT</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>ADCn_RESRDm_VF_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_VF_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RESRDm_MASK</td><td><tt>0xef703fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xef703fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xef703fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESRD2">&nbsp;</a>
<h3>ADC1_RESRD2</h3>
<h3>"Result Register 2 for Debugging"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESRD2_ADDR = 0xF01015C8</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RESRD2.bits</b>&nbsp;&quot;Result Register 2 for Debugging&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>ADCn_RESRDm_RESULT_MASK</td>
<td><tt>0x00003fff</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_RESULT_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADCn_RESRDm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADCn_RESRDm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_CHNR_SHIFT</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>ADCn_RESRDm_DRC_MASK</td>
<td><tt>0x60000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_DRC_SHIFT</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>ADCn_RESRDm_VF_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_VF_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RESRDm_MASK</td><td><tt>0xef703fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xef703fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xef703fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESRD3">&nbsp;</a>
<h3>ADC1_RESRD3</h3>
<h3>"Result Register 3 for Debugging"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESRD3_ADDR = 0xF01015CC</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RESRD3.bits</b>&nbsp;&quot;Result Register 3 for Debugging&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>ADCn_RESRDm_RESULT_MASK</td>
<td><tt>0x00003fff</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_RESULT_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADCn_RESRDm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADCn_RESRDm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_CHNR_SHIFT</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>ADCn_RESRDm_DRC_MASK</td>
<td><tt>0x60000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_DRC_SHIFT</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>ADCn_RESRDm_VF_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_VF_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RESRDm_MASK</td><td><tt>0xef703fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xef703fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xef703fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESRD4">&nbsp;</a>
<h3>ADC1_RESRD4</h3>
<h3>"Result Register 4 for Debugging"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESRD4_ADDR = 0xF01015D0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RESRD4.bits</b>&nbsp;&quot;Result Register 4 for Debugging&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>ADCn_RESRDm_RESULT_MASK</td>
<td><tt>0x00003fff</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_RESULT_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADCn_RESRDm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADCn_RESRDm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_CHNR_SHIFT</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>ADCn_RESRDm_DRC_MASK</td>
<td><tt>0x60000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_DRC_SHIFT</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>ADCn_RESRDm_VF_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_VF_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RESRDm_MASK</td><td><tt>0xef703fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xef703fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xef703fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESRD5">&nbsp;</a>
<h3>ADC1_RESRD5</h3>
<h3>"Result Register 5 for Debugging"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESRD5_ADDR = 0xF01015D4</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RESRD5.bits</b>&nbsp;&quot;Result Register 5 for Debugging&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>ADCn_RESRDm_RESULT_MASK</td>
<td><tt>0x00003fff</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_RESULT_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADCn_RESRDm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADCn_RESRDm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_CHNR_SHIFT</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>ADCn_RESRDm_DRC_MASK</td>
<td><tt>0x60000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_DRC_SHIFT</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>ADCn_RESRDm_VF_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_VF_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RESRDm_MASK</td><td><tt>0xef703fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xef703fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xef703fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESRD6">&nbsp;</a>
<h3>ADC1_RESRD6</h3>
<h3>"Result Register 6 for Debugging"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESRD6_ADDR = 0xF01015D8</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RESRD6.bits</b>&nbsp;&quot;Result Register 6 for Debugging&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>ADCn_RESRDm_RESULT_MASK</td>
<td><tt>0x00003fff</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_RESULT_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADCn_RESRDm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADCn_RESRDm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_CHNR_SHIFT</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>ADCn_RESRDm_DRC_MASK</td>
<td><tt>0x60000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_DRC_SHIFT</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>ADCn_RESRDm_VF_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_VF_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RESRDm_MASK</td><td><tt>0xef703fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xef703fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xef703fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESRD7">&nbsp;</a>
<h3>ADC1_RESRD7</h3>
<h3>"Result Register 7 for Debugging"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESRD7_ADDR = 0xF01015DC</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RESRD7.bits</b>&nbsp;&quot;Result Register 7 for Debugging&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>ADCn_RESRDm_RESULT_MASK</td>
<td><tt>0x00003fff</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_RESULT_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADCn_RESRDm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADCn_RESRDm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_CHNR_SHIFT</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>ADCn_RESRDm_DRC_MASK</td>
<td><tt>0x60000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_DRC_SHIFT</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>ADCn_RESRDm_VF_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_VF_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RESRDm_MASK</td><td><tt>0xef703fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xef703fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xef703fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESRD8">&nbsp;</a>
<h3>ADC1_RESRD8</h3>
<h3>"Result Register 8 for Debugging"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESRD8_ADDR = 0xF01015E0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RESRD8.bits</b>&nbsp;&quot;Result Register 8 for Debugging&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>ADCn_RESRDm_RESULT_MASK</td>
<td><tt>0x00003fff</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_RESULT_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADCn_RESRDm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADCn_RESRDm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_CHNR_SHIFT</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>ADCn_RESRDm_DRC_MASK</td>
<td><tt>0x60000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_DRC_SHIFT</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>ADCn_RESRDm_VF_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_VF_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RESRDm_MASK</td><td><tt>0xef703fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xef703fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xef703fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESRD9">&nbsp;</a>
<h3>ADC1_RESRD9</h3>
<h3>"Result Register 9 for Debugging"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESRD9_ADDR = 0xF01015E4</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RESRD9.bits</b>&nbsp;&quot;Result Register 9 for Debugging&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>ADCn_RESRDm_RESULT_MASK</td>
<td><tt>0x00003fff</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_RESULT_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADCn_RESRDm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADCn_RESRDm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_CHNR_SHIFT</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>ADCn_RESRDm_DRC_MASK</td>
<td><tt>0x60000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_DRC_SHIFT</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>ADCn_RESRDm_VF_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_VF_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RESRDm_MASK</td><td><tt>0xef703fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xef703fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xef703fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESRD10">&nbsp;</a>
<h3>ADC1_RESRD10</h3>
<h3>"Result Register 10 for Debugging"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESRD10_ADDR = 0xF01015E8</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RESRD10.bits</b>&nbsp;&quot;Result Register 10 for Debugging&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>ADCn_RESRDm_RESULT_MASK</td>
<td><tt>0x00003fff</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_RESULT_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADCn_RESRDm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADCn_RESRDm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_CHNR_SHIFT</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>ADCn_RESRDm_DRC_MASK</td>
<td><tt>0x60000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_DRC_SHIFT</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>ADCn_RESRDm_VF_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_VF_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RESRDm_MASK</td><td><tt>0xef703fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xef703fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xef703fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESRD11">&nbsp;</a>
<h3>ADC1_RESRD11</h3>
<h3>"Result Register 11 for Debugging"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESRD11_ADDR = 0xF01015EC</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RESRD11.bits</b>&nbsp;&quot;Result Register 11 for Debugging&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>ADCn_RESRDm_RESULT_MASK</td>
<td><tt>0x00003fff</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_RESULT_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADCn_RESRDm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADCn_RESRDm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_CHNR_SHIFT</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>ADCn_RESRDm_DRC_MASK</td>
<td><tt>0x60000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_DRC_SHIFT</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>ADCn_RESRDm_VF_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_VF_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RESRDm_MASK</td><td><tt>0xef703fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xef703fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xef703fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESRD12">&nbsp;</a>
<h3>ADC1_RESRD12</h3>
<h3>"Result Register 12 for Debugging"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESRD12_ADDR = 0xF01015F0</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RESRD12.bits</b>&nbsp;&quot;Result Register 12 for Debugging&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>ADCn_RESRDm_RESULT_MASK</td>
<td><tt>0x00003fff</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_RESULT_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADCn_RESRDm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADCn_RESRDm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_CHNR_SHIFT</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>ADCn_RESRDm_DRC_MASK</td>
<td><tt>0x60000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_DRC_SHIFT</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>ADCn_RESRDm_VF_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_VF_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RESRDm_MASK</td><td><tt>0xef703fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xef703fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xef703fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESRD13">&nbsp;</a>
<h3>ADC1_RESRD13</h3>
<h3>"Result Register 13 for Debugging"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESRD13_ADDR = 0xF01015F4</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RESRD13.bits</b>&nbsp;&quot;Result Register 13 for Debugging&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>ADCn_RESRDm_RESULT_MASK</td>
<td><tt>0x00003fff</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_RESULT_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADCn_RESRDm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADCn_RESRDm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_CHNR_SHIFT</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>ADCn_RESRDm_DRC_MASK</td>
<td><tt>0x60000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_DRC_SHIFT</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>ADCn_RESRDm_VF_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_VF_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RESRDm_MASK</td><td><tt>0xef703fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xef703fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xef703fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESRD14">&nbsp;</a>
<h3>ADC1_RESRD14</h3>
<h3>"Result Register 14 for Debugging"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESRD14_ADDR = 0xF01015F8</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RESRD14.bits</b>&nbsp;&quot;Result Register 14 for Debugging&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>ADCn_RESRDm_RESULT_MASK</td>
<td><tt>0x00003fff</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_RESULT_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADCn_RESRDm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADCn_RESRDm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_CHNR_SHIFT</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>ADCn_RESRDm_DRC_MASK</td>
<td><tt>0x60000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_DRC_SHIFT</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>ADCn_RESRDm_VF_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_VF_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RESRDm_MASK</td><td><tt>0xef703fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xef703fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xef703fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RESRD15">&nbsp;</a>
<h3>ADC1_RESRD15</h3>
<h3>"Result Register 15 for Debugging"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RESRD15_ADDR = 0xF01015FC</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RESRDm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RESRDm_t">ADCn_RESRDm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RESRD15.bits</b>&nbsp;&quot;Result Register 15 for Debugging&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RESULT</td>
<td>14</td>
<td>0 - 13</td>
<td>ADCn_RESRDm_RESULT_MASK</td>
<td><tt>0x00003fff</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_RESULT_SHIFT</td>
</tr>
<tr>
<td>CRS</td>
<td>3</td>
<td>20 - 22</td>
<td>ADCn_RESRDm_CRS_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_CRS_SHIFT</td>
</tr>
<tr>
<td>CHNR</td>
<td>4</td>
<td>24 - 27</td>
<td>ADCn_RESRDm_CHNR_MASK</td>
<td><tt>0x0f000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_CHNR_SHIFT</td>
</tr>
<tr>
<td>DRC</td>
<td>2</td>
<td>29 - 30</td>
<td>ADCn_RESRDm_DRC_MASK</td>
<td><tt>0x60000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_DRC_SHIFT</td>
</tr>
<tr>
<td>VF</td>
<td>1</td>
<td>31 - 31</td>
<td>ADCn_RESRDm_VF_MASK</td>
<td><tt>0x80000000</tt></td>
<td>rh</td>
<td>ADCn_RESRDm_VF_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RESRDm_MASK</td><td><tt>0xef703fff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0xef703fff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>volatile</td><td><tt>0xef703fff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_VFR">&nbsp;</a>
<h3>ADC1_VFR</h3>
<h3>"Valid Flag Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_VFR_ADDR = 0xF0101600</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_VFR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_VFR_t">ADCn_VFR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_VFR.bits</b>&nbsp;&quot;Valid Flag Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>VF0</td>
<td>1</td>
<td>0 - 0</td>
<td>ADCn_VFR_VF0_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rwh</td>
<td>ADCn_VFR_VF0_SHIFT</td>
</tr>
<tr>
<td>VF1</td>
<td>1</td>
<td>1 - 1</td>
<td>ADCn_VFR_VF1_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rwh</td>
<td>ADCn_VFR_VF1_SHIFT</td>
</tr>
<tr>
<td>VF2</td>
<td>1</td>
<td>2 - 2</td>
<td>ADCn_VFR_VF2_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rwh</td>
<td>ADCn_VFR_VF2_SHIFT</td>
</tr>
<tr>
<td>VF3</td>
<td>1</td>
<td>3 - 3</td>
<td>ADCn_VFR_VF3_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rwh</td>
<td>ADCn_VFR_VF3_SHIFT</td>
</tr>
<tr>
<td>VF4</td>
<td>1</td>
<td>4 - 4</td>
<td>ADCn_VFR_VF4_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rwh</td>
<td>ADCn_VFR_VF4_SHIFT</td>
</tr>
<tr>
<td>VF5</td>
<td>1</td>
<td>5 - 5</td>
<td>ADCn_VFR_VF5_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rwh</td>
<td>ADCn_VFR_VF5_SHIFT</td>
</tr>
<tr>
<td>VF6</td>
<td>1</td>
<td>6 - 6</td>
<td>ADCn_VFR_VF6_MASK</td>
<td><tt>0x00000040</tt></td>
<td>rwh</td>
<td>ADCn_VFR_VF6_SHIFT</td>
</tr>
<tr>
<td>VF7</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_VFR_VF7_MASK</td>
<td><tt>0x00000080</tt></td>
<td>rwh</td>
<td>ADCn_VFR_VF7_SHIFT</td>
</tr>
<tr>
<td>VF8</td>
<td>1</td>
<td>8 - 8</td>
<td>ADCn_VFR_VF8_MASK</td>
<td><tt>0x00000100</tt></td>
<td>rwh</td>
<td>ADCn_VFR_VF8_SHIFT</td>
</tr>
<tr>
<td>VF9</td>
<td>1</td>
<td>9 - 9</td>
<td>ADCn_VFR_VF9_MASK</td>
<td><tt>0x00000200</tt></td>
<td>rwh</td>
<td>ADCn_VFR_VF9_SHIFT</td>
</tr>
<tr>
<td>VF10</td>
<td>1</td>
<td>10 - 10</td>
<td>ADCn_VFR_VF10_MASK</td>
<td><tt>0x00000400</tt></td>
<td>rwh</td>
<td>ADCn_VFR_VF10_SHIFT</td>
</tr>
<tr>
<td>VF11</td>
<td>1</td>
<td>11 - 11</td>
<td>ADCn_VFR_VF11_MASK</td>
<td><tt>0x00000800</tt></td>
<td>rwh</td>
<td>ADCn_VFR_VF11_SHIFT</td>
</tr>
<tr>
<td>VF12</td>
<td>1</td>
<td>12 - 12</td>
<td>ADCn_VFR_VF12_MASK</td>
<td><tt>0x00001000</tt></td>
<td>rwh</td>
<td>ADCn_VFR_VF12_SHIFT</td>
</tr>
<tr>
<td>VF13</td>
<td>1</td>
<td>13 - 13</td>
<td>ADCn_VFR_VF13_MASK</td>
<td><tt>0x00002000</tt></td>
<td>rwh</td>
<td>ADCn_VFR_VF13_SHIFT</td>
</tr>
<tr>
<td>VF14</td>
<td>1</td>
<td>14 - 14</td>
<td>ADCn_VFR_VF14_MASK</td>
<td><tt>0x00004000</tt></td>
<td>rwh</td>
<td>ADCn_VFR_VF14_SHIFT</td>
</tr>
<tr>
<td>VF15</td>
<td>1</td>
<td>15 - 15</td>
<td>ADCn_VFR_VF15_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rwh</td>
<td>ADCn_VFR_VF15_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_VFR_MASK</td><td><tt>0x0000ffff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000ffff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x0000ffff</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_INTR">&nbsp;</a>
<h3>ADC1_INTR</h3>
<h3>"Interrupt Activation Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_INTR_ADDR = 0xF0101604</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_INTR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_INTR_t">ADCn_INTR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_INTR.bits</b>&nbsp;&quot;Interrupt Activation Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SISR0</td>
<td>1</td>
<td>0 - 0</td>
<td>ADCn_INTR_SISR0_MASK</td>
<td><tt>0x00000001</tt></td>
<td>w</td>
<td>ADCn_INTR_SISR0_SHIFT</td>
</tr>
<tr>
<td>SISR1</td>
<td>1</td>
<td>1 - 1</td>
<td>ADCn_INTR_SISR1_MASK</td>
<td><tt>0x00000002</tt></td>
<td>w</td>
<td>ADCn_INTR_SISR1_SHIFT</td>
</tr>
<tr>
<td>SISR2</td>
<td>1</td>
<td>2 - 2</td>
<td>ADCn_INTR_SISR2_MASK</td>
<td><tt>0x00000004</tt></td>
<td>w</td>
<td>ADCn_INTR_SISR2_SHIFT</td>
</tr>
<tr>
<td>SISR3</td>
<td>1</td>
<td>3 - 3</td>
<td>ADCn_INTR_SISR3_MASK</td>
<td><tt>0x00000008</tt></td>
<td>w</td>
<td>ADCn_INTR_SISR3_SHIFT</td>
</tr>
<tr>
<td>SISR4</td>
<td>1</td>
<td>4 - 4</td>
<td>ADCn_INTR_SISR4_MASK</td>
<td><tt>0x00000010</tt></td>
<td>w</td>
<td>ADCn_INTR_SISR4_SHIFT</td>
</tr>
<tr>
<td>SISR5</td>
<td>1</td>
<td>5 - 5</td>
<td>ADCn_INTR_SISR5_MASK</td>
<td><tt>0x00000020</tt></td>
<td>w</td>
<td>ADCn_INTR_SISR5_SHIFT</td>
</tr>
<tr>
<td>SISR6</td>
<td>1</td>
<td>6 - 6</td>
<td>ADCn_INTR_SISR6_MASK</td>
<td><tt>0x00000040</tt></td>
<td>w</td>
<td>ADCn_INTR_SISR6_SHIFT</td>
</tr>
<tr>
<td>SISR7</td>
<td>1</td>
<td>7 - 7</td>
<td>ADCn_INTR_SISR7_MASK</td>
<td><tt>0x00000080</tt></td>
<td>w</td>
<td>ADCn_INTR_SISR7_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_INTR_MASK</td><td><tt>0x000000ff</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000000</tt></td></tr>
<tr><td>writeable</td><td><tt>0x000000ff</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RNPR0">&nbsp;</a>
<h3>ADC1_RNPR0</h3>
<h3>"Result Node Pointer Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RNPR0_ADDR = 0xF0101608</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RNPRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RNPRm_t">ADCn_RNPRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RNPR0.bits</b>&nbsp;&quot;Result Node Pointer Register 0&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RENP0</td>
<td>3</td>
<td>0 - 2</td>
<td>ADCn_RNPRm_RENP0_MASK</td>
<td><tt>0x00000007</tt></td>
<td>rw</td>
<td>ADCn_RNPRm_RENP0_SHIFT</td>
</tr>
<tr>
<td>RENP1</td>
<td>3</td>
<td>4 - 6</td>
<td>ADCn_RNPRm_RENP1_MASK</td>
<td><tt>0x00000070</tt></td>
<td>rw</td>
<td>ADCn_RNPRm_RENP1_SHIFT</td>
</tr>
<tr>
<td>RENP2</td>
<td>3</td>
<td>8 - 10</td>
<td>ADCn_RNPRm_RENP2_MASK</td>
<td><tt>0x00000700</tt></td>
<td>rw</td>
<td>ADCn_RNPRm_RENP2_SHIFT</td>
</tr>
<tr>
<td>RENP3</td>
<td>3</td>
<td>12 - 14</td>
<td>ADCn_RNPRm_RENP3_MASK</td>
<td><tt>0x00007000</tt></td>
<td>rw</td>
<td>ADCn_RNPRm_RENP3_SHIFT</td>
</tr>
<tr>
<td>RENP4</td>
<td>3</td>
<td>16 - 18</td>
<td>ADCn_RNPRm_RENP4_MASK</td>
<td><tt>0x00070000</tt></td>
<td>rw</td>
<td>ADCn_RNPRm_RENP4_SHIFT</td>
</tr>
<tr>
<td>RENP5</td>
<td>3</td>
<td>20 - 22</td>
<td>ADCn_RNPRm_RENP5_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rw</td>
<td>ADCn_RNPRm_RENP5_SHIFT</td>
</tr>
<tr>
<td>RENP6</td>
<td>3</td>
<td>24 - 26</td>
<td>ADCn_RNPRm_RENP6_MASK</td>
<td><tt>0x07000000</tt></td>
<td>rw</td>
<td>ADCn_RNPRm_RENP6_SHIFT</td>
</tr>
<tr>
<td>RENP7</td>
<td>3</td>
<td>28 - 30</td>
<td>ADCn_RNPRm_RENP7_MASK</td>
<td><tt>0x70000000</tt></td>
<td>rw</td>
<td>ADCn_RNPRm_RENP7_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RNPRm_MASK</td><td><tt>0x77777777</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x77777777</tt></td></tr>
<tr><td>writeable</td><td><tt>0x77777777</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_RNPR8">&nbsp;</a>
<h3>ADC1_RNPR8</h3>
<h3>"Result Node Pointer Register 8"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_RNPR8_ADDR = 0xF010160C</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_RNPRm_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_RNPRm_t">ADCn_RNPRm_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_RNPR8.bits</b>&nbsp;&quot;Result Node Pointer Register 8&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RENP0</td>
<td>3</td>
<td>0 - 2</td>
<td>ADCn_RNPRm_RENP0_MASK</td>
<td><tt>0x00000007</tt></td>
<td>rw</td>
<td>ADCn_RNPRm_RENP0_SHIFT</td>
</tr>
<tr>
<td>RENP1</td>
<td>3</td>
<td>4 - 6</td>
<td>ADCn_RNPRm_RENP1_MASK</td>
<td><tt>0x00000070</tt></td>
<td>rw</td>
<td>ADCn_RNPRm_RENP1_SHIFT</td>
</tr>
<tr>
<td>RENP2</td>
<td>3</td>
<td>8 - 10</td>
<td>ADCn_RNPRm_RENP2_MASK</td>
<td><tt>0x00000700</tt></td>
<td>rw</td>
<td>ADCn_RNPRm_RENP2_SHIFT</td>
</tr>
<tr>
<td>RENP3</td>
<td>3</td>
<td>12 - 14</td>
<td>ADCn_RNPRm_RENP3_MASK</td>
<td><tt>0x00007000</tt></td>
<td>rw</td>
<td>ADCn_RNPRm_RENP3_SHIFT</td>
</tr>
<tr>
<td>RENP4</td>
<td>3</td>
<td>16 - 18</td>
<td>ADCn_RNPRm_RENP4_MASK</td>
<td><tt>0x00070000</tt></td>
<td>rw</td>
<td>ADCn_RNPRm_RENP4_SHIFT</td>
</tr>
<tr>
<td>RENP5</td>
<td>3</td>
<td>20 - 22</td>
<td>ADCn_RNPRm_RENP5_MASK</td>
<td><tt>0x00700000</tt></td>
<td>rw</td>
<td>ADCn_RNPRm_RENP5_SHIFT</td>
</tr>
<tr>
<td>RENP6</td>
<td>3</td>
<td>24 - 26</td>
<td>ADCn_RNPRm_RENP6_MASK</td>
<td><tt>0x07000000</tt></td>
<td>rw</td>
<td>ADCn_RNPRm_RENP6_SHIFT</td>
</tr>
<tr>
<td>RENP7</td>
<td>3</td>
<td>28 - 30</td>
<td>ADCn_RNPRm_RENP7_MASK</td>
<td><tt>0x70000000</tt></td>
<td>rw</td>
<td>ADCn_RNPRm_RENP7_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_RNPRm_MASK</td><td><tt>0x77777777</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x77777777</tt></td></tr>
<tr><td>writeable</td><td><tt>0x77777777</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_ALR0">&nbsp;</a>
<h3>ADC1_ALR0</h3>
<h3>"Alias Register 0"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_ALR0_ADDR = 0xF0101610</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_ALR0_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000100</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_ALR0_t">ADCn_ALR0_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_ALR0.bits</b>&nbsp;&quot;Alias Register 0&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>ALIAS0</td>
<td>4</td>
<td>0 - 3</td>
<td>ADCn_ALR0_ALIAS0_MASK</td>
<td><tt>0x0000000f</tt></td>
<td>rw</td>
<td>ADCn_ALR0_ALIAS0_SHIFT</td>
</tr>
<tr>
<td>ALIAS1</td>
<td>4</td>
<td>8 - 11</td>
<td>ADCn_ALR0_ALIAS1_MASK</td>
<td><tt>0x00000f00</tt></td>
<td>rw</td>
<td>ADCn_ALR0_ALIAS1_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_ALR0_MASK</td><td><tt>0x00000f0f</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00000f0f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00000f0f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_APR">&nbsp;</a>
<h3>ADC1_APR</h3>
<h3>"Access Protection Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_APR_ADDR = 0xF0101618</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_APR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_APR_t">ADCn_APR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_APR.bits</b>&nbsp;&quot;Access Protection Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>RG0</td>
<td>1</td>
<td>0 - 0</td>
<td>ADCn_APR_RG0_MASK</td>
<td><tt>0x00000001</tt></td>
<td>rw</td>
<td>ADCn_APR_RG0_SHIFT</td>
</tr>
<tr>
<td>RG1</td>
<td>1</td>
<td>1 - 1</td>
<td>ADCn_APR_RG1_MASK</td>
<td><tt>0x00000002</tt></td>
<td>rw</td>
<td>ADCn_APR_RG1_SHIFT</td>
</tr>
<tr>
<td>RG2</td>
<td>1</td>
<td>2 - 2</td>
<td>ADCn_APR_RG2_MASK</td>
<td><tt>0x00000004</tt></td>
<td>rw</td>
<td>ADCn_APR_RG2_SHIFT</td>
</tr>
<tr>
<td>RG3</td>
<td>1</td>
<td>3 - 3</td>
<td>ADCn_APR_RG3_MASK</td>
<td><tt>0x00000008</tt></td>
<td>rw</td>
<td>ADCn_APR_RG3_SHIFT</td>
</tr>
<tr>
<td>RG4</td>
<td>1</td>
<td>4 - 4</td>
<td>ADCn_APR_RG4_MASK</td>
<td><tt>0x00000010</tt></td>
<td>rw</td>
<td>ADCn_APR_RG4_SHIFT</td>
</tr>
<tr>
<td>RG5</td>
<td>1</td>
<td>5 - 5</td>
<td>ADCn_APR_RG5_MASK</td>
<td><tt>0x00000020</tt></td>
<td>rw</td>
<td>ADCn_APR_RG5_SHIFT</td>
</tr>
<tr>
<td>ACCERR</td>
<td>1</td>
<td>15 - 15</td>
<td>ADCn_APR_ACCERR_MASK</td>
<td><tt>0x00008000</tt></td>
<td>rwh</td>
<td>ADCn_APR_ACCERR_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_APR_MASK</td><td><tt>0x0000803f</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x0000803f</tt></td></tr>
<tr><td>writeable</td><td><tt>0x0000803f</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00008000</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>


<a name="ADC1_EMCTR">&nbsp;</a>
<h3>ADC1_EMCTR</h3>
<h3>"External Multiplexer Control Register"</h3>

<table>
<tr><td>Address</td><td><tt>ADC1_EMCTR_ADDR = 0xF0101620</tt></td></tr>
<tr><td>Absolute addressable</td><td>No</td></tr>
<!--tr><td>C type</td><td>ADCn_EMCTR_t</td></tr--!>
<tr><td>Reset value</td><td><tt>0x00000000</tt></td></tr>
<tr><td>C type</td><td><a class="url" href="types/a.html#ADCn_EMCTR_t">ADCn_EMCTR_t</a></td></tr>
</table>

<br>

<table border="1" cellpadding="1" cellspacing="0">
<tr>
<td colspan="7"><b>ADC1_EMCTR.bits</b>&nbsp;&quot;External Multiplexer Control Register&quot;</td>
</tr>
<tr>
<td><b>Bit field</b></td>
<td><b>#Bits</b></td>
<td><b>Bits' position</b></td>
<td><b>Mask Name</b></td>
<td><b>Mask</b></td>
<td><b>Access</b></td>
<td><b>Shift (LSB)</b></td>
</tr>
<tr>
<td>SETEMUX</td>
<td>3</td>
<td>0 - 2</td>
<td>ADCn_EMCTR_SETEMUX_MASK</td>
<td><tt>0x00000007</tt></td>
<td>rw</td>
<td>ADCn_EMCTR_SETEMUX_SHIFT</td>
</tr>
<tr>
<td>EMUX</td>
<td>3</td>
<td>4 - 6</td>
<td>ADCn_EMCTR_EMUX_MASK</td>
<td><tt>0x00000070</tt></td>
<td>rh</td>
<td>ADCn_EMCTR_EMUX_SHIFT</td>
</tr>
<tr>
<td>EMSAMPLE</td>
<td>8</td>
<td>8 - 15</td>
<td>ADCn_EMCTR_EMSAMPLE_MASK</td>
<td><tt>0x0000ff00</tt></td>
<td>rw</td>
<td>ADCn_EMCTR_EMSAMPLE_SHIFT</td>
</tr>
<tr>
<td>EMUXCHNR</td>
<td>4</td>
<td>16 - 19</td>
<td>ADCn_EMCTR_EMUXCHNR_MASK</td>
<td><tt>0x000f0000</tt></td>
<td>rw</td>
<td>ADCn_EMCTR_EMUXCHNR_SHIFT</td>
</tr>
<tr>
<td>TROEN</td>
<td>1</td>
<td>21 - 21</td>
<td>ADCn_EMCTR_TROEN_MASK</td>
<td><tt>0x00200000</tt></td>
<td>rw</td>
<td>ADCn_EMCTR_TROEN_SHIFT</td>
</tr>
<tr>
<td>SCANEN</td>
<td>1</td>
<td>22 - 22</td>
<td>ADCn_EMCTR_SCANEN_MASK</td>
<td><tt>0x00400000</tt></td>
<td>rw</td>
<td>ADCn_EMCTR_SCANEN_SHIFT</td>
</tr>
<tr>
<td>EMUXEN</td>
<td>1</td>
<td>23 - 23</td>
<td>ADCn_EMCTR_EMUXEN_MASK</td>
<td><tt>0x00800000</tt></td>
<td>rw</td>
<td>ADCn_EMCTR_EMUXEN_SHIFT</td>
</tr>

<tr><td colspan="3" rowspan="4">&nbsp;</td><td>ADCn_EMCTR_MASK</td><td><tt>0x00efff77</tt></td><td colspan="2" rowspan="4">&nbsp;</td></tr>
<tr><td>readable</td><td><tt>0x00efff77</tt></td></tr>
<tr><td>writeable</td><td><tt>0x00efff07</tt></td></tr>
<tr><td>volatile</td><td><tt>0x00000070</tt></td></tr>
</table>

<br>

<br>

<a href="#top">Top</a>

<br><hr><br>




</body>
</html>


