 
****************************************
Report : timing
        -path full
        -delay min
        -nets
        -max_paths 50
        -capacitance
Design : lsu
Version: T-2022.03-SP3
Date   : Thu Jun  8 16:26:17 2023
****************************************

Operating Conditions: fast   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: dmem_dout_i[0]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[0]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  dmem_dout_i[0] (in)                                0.03       0.13 f
  dmem_dout_i[0] (net)           2         3.63      0.00       0.13 f
  U250/ZN (INV_X1)                                   0.05       0.18 r
  n159 (net)                     1         1.95      0.00       0.18 r
  U253/ZN (NOR2_X1)                                  0.07       0.25 f
  writeback_value_o[0] (net)     1        25.00      0.00       0.25 f
  writeback_value_o[0] (out)                         0.12       0.37 f
  data arrival time                                             0.37

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.37
  ---------------------------------------------------------------------
  slack (MET)                                                   0.46


  Startpoint: dmem_dout_i[7]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[7]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  dmem_dout_i[7] (in)                                0.03       0.13 f
  dmem_dout_i[7] (net)           2         3.63      0.00       0.13 f
  U266/ZN (INV_X1)                                   0.05       0.17 r
  n183 (net)                     1         1.90      0.00       0.17 r
  U267/ZN (NOR2_X1)                                  0.07       0.25 f
  writeback_value_o[7] (net)     1        25.00      0.00       0.25 f
  writeback_value_o[7] (out)                         0.12       0.37 f
  data arrival time                                             0.37

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.37
  ---------------------------------------------------------------------
  slack (MET)                                                   0.46


  Startpoint: dmem_dout_i[6]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[6]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  dmem_dout_i[6] (in)                                0.03       0.13 f
  dmem_dout_i[6] (net)           2         3.63      0.00       0.13 f
  U264/ZN (INV_X1)                                   0.05       0.17 r
  n172 (net)                     1         1.90      0.00       0.17 r
  U265/ZN (NOR2_X1)                                  0.07       0.25 f
  writeback_value_o[6] (net)     1        25.00      0.00       0.25 f
  writeback_value_o[6] (out)                         0.12       0.37 f
  data arrival time                                             0.37

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.37
  ---------------------------------------------------------------------
  slack (MET)                                                   0.46


  Startpoint: dmem_dout_i[5]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[5]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  dmem_dout_i[5] (in)                                0.03       0.13 f
  dmem_dout_i[5] (net)           2         3.63      0.00       0.13 f
  U262/ZN (INV_X1)                                   0.05       0.17 r
  n169 (net)                     1         1.90      0.00       0.17 r
  U263/ZN (NOR2_X1)                                  0.07       0.25 f
  writeback_value_o[5] (net)     1        25.00      0.00       0.25 f
  writeback_value_o[5] (out)                         0.12       0.37 f
  data arrival time                                             0.37

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.37
  ---------------------------------------------------------------------
  slack (MET)                                                   0.46


  Startpoint: dmem_dout_i[4]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[4]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  dmem_dout_i[4] (in)                                0.03       0.13 f
  dmem_dout_i[4] (net)           2         3.63      0.00       0.13 f
  U260/ZN (INV_X1)                                   0.05       0.17 r
  n167 (net)                     1         1.90      0.00       0.17 r
  U261/ZN (NOR2_X1)                                  0.07       0.25 f
  writeback_value_o[4] (net)     1        25.00      0.00       0.25 f
  writeback_value_o[4] (out)                         0.12       0.37 f
  data arrival time                                             0.37

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.37
  ---------------------------------------------------------------------
  slack (MET)                                                   0.46


  Startpoint: dmem_dout_i[3]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[3]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  dmem_dout_i[3] (in)                                0.03       0.13 f
  dmem_dout_i[3] (net)           2         3.63      0.00       0.13 f
  U258/ZN (INV_X1)                                   0.05       0.17 r
  n165 (net)                     1         1.90      0.00       0.17 r
  U259/ZN (NOR2_X1)                                  0.07       0.25 f
  writeback_value_o[3] (net)     1        25.00      0.00       0.25 f
  writeback_value_o[3] (out)                         0.12       0.37 f
  data arrival time                                             0.37

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.37
  ---------------------------------------------------------------------
  slack (MET)                                                   0.46


  Startpoint: dmem_dout_i[2]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[2]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  dmem_dout_i[2] (in)                                0.03       0.13 f
  dmem_dout_i[2] (net)           2         3.63      0.00       0.13 f
  U256/ZN (INV_X1)                                   0.05       0.17 r
  n163 (net)                     1         1.90      0.00       0.17 r
  U257/ZN (NOR2_X1)                                  0.07       0.25 f
  writeback_value_o[2] (net)     1        25.00      0.00       0.25 f
  writeback_value_o[2] (out)                         0.12       0.37 f
  data arrival time                                             0.37

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.37
  ---------------------------------------------------------------------
  slack (MET)                                                   0.46


  Startpoint: dmem_dout_i[1]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[1]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  dmem_dout_i[1] (in)                                0.03       0.13 f
  dmem_dout_i[1] (net)           2         3.63      0.00       0.13 f
  U254/ZN (INV_X1)                                   0.05       0.17 r
  n161 (net)                     1         1.90      0.00       0.17 r
  U255/ZN (NOR2_X1)                                  0.07       0.25 f
  writeback_value_o[1] (net)     1        25.00      0.00       0.25 f
  writeback_value_o[1] (out)                         0.12       0.37 f
  data arrival time                                             0.37

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.37
  ---------------------------------------------------------------------
  slack (MET)                                                   0.46


  Startpoint: dmem_dout_i[14]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[14]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  dmem_dout_i[14] (in)                               0.02       0.12 f
  dmem_dout_i[14] (net)          2         2.92      0.00       0.12 f
  U129/ZN (AND2_X1)                                  0.14       0.26 f
  writeback_value_o[14] (net)     1       25.00      0.00       0.26 f
  writeback_value_o[14] (out)                        0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: dmem_dout_i[13]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[13]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  dmem_dout_i[13] (in)                               0.02       0.12 f
  dmem_dout_i[13] (net)          2         2.92      0.00       0.12 f
  U132/ZN (AND2_X1)                                  0.14       0.26 f
  writeback_value_o[13] (net)     1       25.00      0.00       0.26 f
  writeback_value_o[13] (out)                        0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: dmem_dout_i[12]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[12]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  dmem_dout_i[12] (in)                               0.02       0.12 f
  dmem_dout_i[12] (net)          2         2.92      0.00       0.12 f
  U128/ZN (AND2_X1)                                  0.14       0.26 f
  writeback_value_o[12] (net)     1       25.00      0.00       0.26 f
  writeback_value_o[12] (out)                        0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: dmem_dout_i[11]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[11]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  dmem_dout_i[11] (in)                               0.02       0.12 f
  dmem_dout_i[11] (net)          2         2.92      0.00       0.12 f
  U127/ZN (AND2_X1)                                  0.14       0.26 f
  writeback_value_o[11] (net)     1       25.00      0.00       0.26 f
  writeback_value_o[11] (out)                        0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: dmem_dout_i[10]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[10]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  dmem_dout_i[10] (in)                               0.02       0.12 f
  dmem_dout_i[10] (net)          2         2.92      0.00       0.12 f
  U126/ZN (AND2_X1)                                  0.14       0.26 f
  writeback_value_o[10] (net)     1       25.00      0.00       0.26 f
  writeback_value_o[10] (out)                        0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: dmem_dout_i[9]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[9]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  dmem_dout_i[9] (in)                                0.02       0.12 f
  dmem_dout_i[9] (net)           2         2.92      0.00       0.12 f
  U131/ZN (AND2_X1)                                  0.14       0.26 f
  writeback_value_o[9] (net)     1        25.00      0.00       0.26 f
  writeback_value_o[9] (out)                         0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: dmem_dout_i[8]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[8]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  dmem_dout_i[8] (in)                                0.02       0.12 f
  dmem_dout_i[8] (net)           2         2.92      0.00       0.12 f
  U125/ZN (AND2_X1)                                  0.14       0.26 f
  writeback_value_o[8] (net)     1        25.00      0.00       0.26 f
  writeback_value_o[8] (out)                         0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: rs2_value_i[31]
              (input port clocked by clk_i)
  Endpoint: dmem_din_o[31]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs2_value_i[31] (in)                               0.01       0.11 f
  rs2_value_i[31] (net)          1         0.97      0.00       0.11 f
  U154/Z (CLKBUF_X1)                                 0.17       0.28 f
  dmem_din_o[31] (net)           1        25.00      0.00       0.28 f
  dmem_din_o[31] (out)                               0.12       0.40 f
  data arrival time                                             0.40

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.40
  ---------------------------------------------------------------------
  slack (MET)                                                   0.49


  Startpoint: rs2_value_i[30]
              (input port clocked by clk_i)
  Endpoint: dmem_din_o[30]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs2_value_i[30] (in)                               0.01       0.11 f
  rs2_value_i[30] (net)          1         0.97      0.00       0.11 f
  U175/Z (CLKBUF_X1)                                 0.17       0.28 f
  dmem_din_o[30] (net)           1        25.00      0.00       0.28 f
  dmem_din_o[30] (out)                               0.12       0.40 f
  data arrival time                                             0.40

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.40
  ---------------------------------------------------------------------
  slack (MET)                                                   0.49


  Startpoint: rs2_value_i[29]
              (input port clocked by clk_i)
  Endpoint: dmem_din_o[29]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs2_value_i[29] (in)                               0.01       0.11 f
  rs2_value_i[29] (net)          1         0.97      0.00       0.11 f
  U176/Z (CLKBUF_X1)                                 0.17       0.28 f
  dmem_din_o[29] (net)           1        25.00      0.00       0.28 f
  dmem_din_o[29] (out)                               0.12       0.40 f
  data arrival time                                             0.40

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.40
  ---------------------------------------------------------------------
  slack (MET)                                                   0.49


  Startpoint: rs2_value_i[28]
              (input port clocked by clk_i)
  Endpoint: dmem_din_o[28]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs2_value_i[28] (in)                               0.01       0.11 f
  rs2_value_i[28] (net)          1         0.97      0.00       0.11 f
  U177/Z (CLKBUF_X1)                                 0.17       0.28 f
  dmem_din_o[28] (net)           1        25.00      0.00       0.28 f
  dmem_din_o[28] (out)                               0.12       0.40 f
  data arrival time                                             0.40

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.40
  ---------------------------------------------------------------------
  slack (MET)                                                   0.49


  Startpoint: rs2_value_i[27]
              (input port clocked by clk_i)
  Endpoint: dmem_din_o[27]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs2_value_i[27] (in)                               0.01       0.11 f
  rs2_value_i[27] (net)          1         0.97      0.00       0.11 f
  U178/Z (CLKBUF_X1)                                 0.17       0.28 f
  dmem_din_o[27] (net)           1        25.00      0.00       0.28 f
  dmem_din_o[27] (out)                               0.12       0.40 f
  data arrival time                                             0.40

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.40
  ---------------------------------------------------------------------
  slack (MET)                                                   0.49


  Startpoint: rs2_value_i[26]
              (input port clocked by clk_i)
  Endpoint: dmem_din_o[26]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs2_value_i[26] (in)                               0.01       0.11 f
  rs2_value_i[26] (net)          1         0.97      0.00       0.11 f
  U179/Z (CLKBUF_X1)                                 0.17       0.28 f
  dmem_din_o[26] (net)           1        25.00      0.00       0.28 f
  dmem_din_o[26] (out)                               0.12       0.40 f
  data arrival time                                             0.40

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.40
  ---------------------------------------------------------------------
  slack (MET)                                                   0.49


  Startpoint: rs2_value_i[25]
              (input port clocked by clk_i)
  Endpoint: dmem_din_o[25]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs2_value_i[25] (in)                               0.01       0.11 f
  rs2_value_i[25] (net)          1         0.97      0.00       0.11 f
  U180/Z (CLKBUF_X1)                                 0.17       0.28 f
  dmem_din_o[25] (net)           1        25.00      0.00       0.28 f
  dmem_din_o[25] (out)                               0.12       0.40 f
  data arrival time                                             0.40

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.40
  ---------------------------------------------------------------------
  slack (MET)                                                   0.49


  Startpoint: rs2_value_i[24]
              (input port clocked by clk_i)
  Endpoint: dmem_din_o[24]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs2_value_i[24] (in)                               0.01       0.11 f
  rs2_value_i[24] (net)          1         0.97      0.00       0.11 f
  U181/Z (CLKBUF_X1)                                 0.17       0.28 f
  dmem_din_o[24] (net)           1        25.00      0.00       0.28 f
  dmem_din_o[24] (out)                               0.12       0.40 f
  data arrival time                                             0.40

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.40
  ---------------------------------------------------------------------
  slack (MET)                                                   0.49


  Startpoint: rs2_value_i[23]
              (input port clocked by clk_i)
  Endpoint: dmem_din_o[23]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs2_value_i[23] (in)                               0.01       0.11 f
  rs2_value_i[23] (net)          1         0.97      0.00       0.11 f
  U182/Z (CLKBUF_X1)                                 0.17       0.28 f
  dmem_din_o[23] (net)           1        25.00      0.00       0.28 f
  dmem_din_o[23] (out)                               0.12       0.40 f
  data arrival time                                             0.40

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.40
  ---------------------------------------------------------------------
  slack (MET)                                                   0.49


  Startpoint: rs2_value_i[22]
              (input port clocked by clk_i)
  Endpoint: dmem_din_o[22]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs2_value_i[22] (in)                               0.01       0.11 f
  rs2_value_i[22] (net)          1         0.97      0.00       0.11 f
  U183/Z (CLKBUF_X1)                                 0.17       0.28 f
  dmem_din_o[22] (net)           1        25.00      0.00       0.28 f
  dmem_din_o[22] (out)                               0.12       0.40 f
  data arrival time                                             0.40

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.40
  ---------------------------------------------------------------------
  slack (MET)                                                   0.49


  Startpoint: rs2_value_i[21]
              (input port clocked by clk_i)
  Endpoint: dmem_din_o[21]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs2_value_i[21] (in)                               0.01       0.11 f
  rs2_value_i[21] (net)          1         0.97      0.00       0.11 f
  U184/Z (CLKBUF_X1)                                 0.17       0.28 f
  dmem_din_o[21] (net)           1        25.00      0.00       0.28 f
  dmem_din_o[21] (out)                               0.12       0.40 f
  data arrival time                                             0.40

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.40
  ---------------------------------------------------------------------
  slack (MET)                                                   0.49


  Startpoint: rs2_value_i[20]
              (input port clocked by clk_i)
  Endpoint: dmem_din_o[20]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs2_value_i[20] (in)                               0.01       0.11 f
  rs2_value_i[20] (net)          1         0.97      0.00       0.11 f
  U185/Z (CLKBUF_X1)                                 0.17       0.28 f
  dmem_din_o[20] (net)           1        25.00      0.00       0.28 f
  dmem_din_o[20] (out)                               0.12       0.40 f
  data arrival time                                             0.40

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.40
  ---------------------------------------------------------------------
  slack (MET)                                                   0.49


  Startpoint: rs2_value_i[19]
              (input port clocked by clk_i)
  Endpoint: dmem_din_o[19]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs2_value_i[19] (in)                               0.01       0.11 f
  rs2_value_i[19] (net)          1         0.97      0.00       0.11 f
  U186/Z (CLKBUF_X1)                                 0.17       0.28 f
  dmem_din_o[19] (net)           1        25.00      0.00       0.28 f
  dmem_din_o[19] (out)                               0.12       0.40 f
  data arrival time                                             0.40

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.40
  ---------------------------------------------------------------------
  slack (MET)                                                   0.49


  Startpoint: rs2_value_i[18]
              (input port clocked by clk_i)
  Endpoint: dmem_din_o[18]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs2_value_i[18] (in)                               0.01       0.11 f
  rs2_value_i[18] (net)          1         0.97      0.00       0.11 f
  U187/Z (CLKBUF_X1)                                 0.17       0.28 f
  dmem_din_o[18] (net)           1        25.00      0.00       0.28 f
  dmem_din_o[18] (out)                               0.12       0.40 f
  data arrival time                                             0.40

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.40
  ---------------------------------------------------------------------
  slack (MET)                                                   0.49


  Startpoint: rs2_value_i[17]
              (input port clocked by clk_i)
  Endpoint: dmem_din_o[17]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs2_value_i[17] (in)                               0.01       0.11 f
  rs2_value_i[17] (net)          1         0.97      0.00       0.11 f
  U188/Z (CLKBUF_X1)                                 0.17       0.28 f
  dmem_din_o[17] (net)           1        25.00      0.00       0.28 f
  dmem_din_o[17] (out)                               0.12       0.40 f
  data arrival time                                             0.40

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.40
  ---------------------------------------------------------------------
  slack (MET)                                                   0.49


  Startpoint: rs2_value_i[16]
              (input port clocked by clk_i)
  Endpoint: dmem_din_o[16]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs2_value_i[16] (in)                               0.01       0.11 f
  rs2_value_i[16] (net)          1         0.97      0.00       0.11 f
  U153/Z (CLKBUF_X1)                                 0.17       0.28 f
  dmem_din_o[16] (net)           1        25.00      0.00       0.28 f
  dmem_din_o[16] (out)                               0.12       0.40 f
  data arrival time                                             0.40

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.40
  ---------------------------------------------------------------------
  slack (MET)                                                   0.49


  Startpoint: rs2_value_i[15]
              (input port clocked by clk_i)
  Endpoint: dmem_din_o[15]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs2_value_i[15] (in)                               0.01       0.11 f
  rs2_value_i[15] (net)          1         0.97      0.00       0.11 f
  U189/Z (CLKBUF_X1)                                 0.17       0.28 f
  dmem_din_o[15] (net)           1        25.00      0.00       0.28 f
  dmem_din_o[15] (out)                               0.12       0.40 f
  data arrival time                                             0.40

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.40
  ---------------------------------------------------------------------
  slack (MET)                                                   0.49


  Startpoint: rs2_value_i[14]
              (input port clocked by clk_i)
  Endpoint: dmem_din_o[14]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs2_value_i[14] (in)                               0.01       0.11 f
  rs2_value_i[14] (net)          1         0.97      0.00       0.11 f
  U190/Z (CLKBUF_X1)                                 0.17       0.28 f
  dmem_din_o[14] (net)           1        25.00      0.00       0.28 f
  dmem_din_o[14] (out)                               0.12       0.40 f
  data arrival time                                             0.40

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.40
  ---------------------------------------------------------------------
  slack (MET)                                                   0.49


  Startpoint: rs2_value_i[13]
              (input port clocked by clk_i)
  Endpoint: dmem_din_o[13]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs2_value_i[13] (in)                               0.01       0.11 f
  rs2_value_i[13] (net)          1         0.97      0.00       0.11 f
  U191/Z (CLKBUF_X1)                                 0.17       0.28 f
  dmem_din_o[13] (net)           1        25.00      0.00       0.28 f
  dmem_din_o[13] (out)                               0.12       0.40 f
  data arrival time                                             0.40

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.40
  ---------------------------------------------------------------------
  slack (MET)                                                   0.49


  Startpoint: rs2_value_i[12]
              (input port clocked by clk_i)
  Endpoint: dmem_din_o[12]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs2_value_i[12] (in)                               0.01       0.11 f
  rs2_value_i[12] (net)          1         0.97      0.00       0.11 f
  U192/Z (CLKBUF_X1)                                 0.17       0.28 f
  dmem_din_o[12] (net)           1        25.00      0.00       0.28 f
  dmem_din_o[12] (out)                               0.12       0.40 f
  data arrival time                                             0.40

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.40
  ---------------------------------------------------------------------
  slack (MET)                                                   0.49


  Startpoint: rs2_value_i[11]
              (input port clocked by clk_i)
  Endpoint: dmem_din_o[11]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs2_value_i[11] (in)                               0.01       0.11 f
  rs2_value_i[11] (net)          1         0.97      0.00       0.11 f
  U193/Z (CLKBUF_X1)                                 0.17       0.28 f
  dmem_din_o[11] (net)           1        25.00      0.00       0.28 f
  dmem_din_o[11] (out)                               0.12       0.40 f
  data arrival time                                             0.40

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.40
  ---------------------------------------------------------------------
  slack (MET)                                                   0.49


  Startpoint: rs2_value_i[10]
              (input port clocked by clk_i)
  Endpoint: dmem_din_o[10]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs2_value_i[10] (in)                               0.01       0.11 f
  rs2_value_i[10] (net)          1         0.97      0.00       0.11 f
  U202/Z (CLKBUF_X1)                                 0.17       0.28 f
  dmem_din_o[10] (net)           1        25.00      0.00       0.28 f
  dmem_din_o[10] (out)                               0.12       0.40 f
  data arrival time                                             0.40

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.40
  ---------------------------------------------------------------------
  slack (MET)                                                   0.49


  Startpoint: rs2_value_i[9]
              (input port clocked by clk_i)
  Endpoint: dmem_din_o[9]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs2_value_i[9] (in)                                0.01       0.11 f
  rs2_value_i[9] (net)           1         0.97      0.00       0.11 f
  U201/Z (CLKBUF_X1)                                 0.17       0.28 f
  dmem_din_o[9] (net)            1        25.00      0.00       0.28 f
  dmem_din_o[9] (out)                                0.12       0.40 f
  data arrival time                                             0.40

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.40
  ---------------------------------------------------------------------
  slack (MET)                                                   0.49


  Startpoint: rs2_value_i[8]
              (input port clocked by clk_i)
  Endpoint: dmem_din_o[8]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs2_value_i[8] (in)                                0.01       0.11 f
  rs2_value_i[8] (net)           1         0.97      0.00       0.11 f
  U200/Z (CLKBUF_X1)                                 0.17       0.28 f
  dmem_din_o[8] (net)            1        25.00      0.00       0.28 f
  dmem_din_o[8] (out)                                0.12       0.40 f
  data arrival time                                             0.40

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.40
  ---------------------------------------------------------------------
  slack (MET)                                                   0.49


  Startpoint: rs2_value_i[7]
              (input port clocked by clk_i)
  Endpoint: dmem_din_o[7]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs2_value_i[7] (in)                                0.01       0.11 f
  rs2_value_i[7] (net)           1         0.97      0.00       0.11 f
  U199/Z (CLKBUF_X1)                                 0.17       0.28 f
  dmem_din_o[7] (net)            1        25.00      0.00       0.28 f
  dmem_din_o[7] (out)                                0.12       0.40 f
  data arrival time                                             0.40

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.40
  ---------------------------------------------------------------------
  slack (MET)                                                   0.49


  Startpoint: rs2_value_i[6]
              (input port clocked by clk_i)
  Endpoint: dmem_din_o[6]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs2_value_i[6] (in)                                0.01       0.11 f
  rs2_value_i[6] (net)           1         0.97      0.00       0.11 f
  U198/Z (CLKBUF_X1)                                 0.17       0.28 f
  dmem_din_o[6] (net)            1        25.00      0.00       0.28 f
  dmem_din_o[6] (out)                                0.12       0.40 f
  data arrival time                                             0.40

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.40
  ---------------------------------------------------------------------
  slack (MET)                                                   0.49


  Startpoint: rs2_value_i[5]
              (input port clocked by clk_i)
  Endpoint: dmem_din_o[5]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs2_value_i[5] (in)                                0.01       0.11 f
  rs2_value_i[5] (net)           1         0.97      0.00       0.11 f
  U197/Z (CLKBUF_X1)                                 0.17       0.28 f
  dmem_din_o[5] (net)            1        25.00      0.00       0.28 f
  dmem_din_o[5] (out)                                0.12       0.40 f
  data arrival time                                             0.40

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.40
  ---------------------------------------------------------------------
  slack (MET)                                                   0.49


  Startpoint: rs2_value_i[4]
              (input port clocked by clk_i)
  Endpoint: dmem_din_o[4]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs2_value_i[4] (in)                                0.01       0.11 f
  rs2_value_i[4] (net)           1         0.97      0.00       0.11 f
  U196/Z (CLKBUF_X1)                                 0.17       0.28 f
  dmem_din_o[4] (net)            1        25.00      0.00       0.28 f
  dmem_din_o[4] (out)                                0.12       0.40 f
  data arrival time                                             0.40

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.40
  ---------------------------------------------------------------------
  slack (MET)                                                   0.49


  Startpoint: rs2_value_i[3]
              (input port clocked by clk_i)
  Endpoint: dmem_din_o[3]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs2_value_i[3] (in)                                0.01       0.11 f
  rs2_value_i[3] (net)           1         0.97      0.00       0.11 f
  U195/Z (CLKBUF_X1)                                 0.17       0.28 f
  dmem_din_o[3] (net)            1        25.00      0.00       0.28 f
  dmem_din_o[3] (out)                                0.12       0.40 f
  data arrival time                                             0.40

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.40
  ---------------------------------------------------------------------
  slack (MET)                                                   0.49


  Startpoint: rs2_value_i[2]
              (input port clocked by clk_i)
  Endpoint: dmem_din_o[2]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs2_value_i[2] (in)                                0.01       0.11 f
  rs2_value_i[2] (net)           1         0.97      0.00       0.11 f
  U194/Z (CLKBUF_X1)                                 0.17       0.28 f
  dmem_din_o[2] (net)            1        25.00      0.00       0.28 f
  dmem_din_o[2] (out)                                0.12       0.40 f
  data arrival time                                             0.40

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.40
  ---------------------------------------------------------------------
  slack (MET)                                                   0.49


  Startpoint: rs2_value_i[1]
              (input port clocked by clk_i)
  Endpoint: dmem_din_o[1]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs2_value_i[1] (in)                                0.01       0.11 f
  rs2_value_i[1] (net)           1         0.97      0.00       0.11 f
  U152/Z (CLKBUF_X1)                                 0.17       0.28 f
  dmem_din_o[1] (net)            1        25.00      0.00       0.28 f
  dmem_din_o[1] (out)                                0.12       0.40 f
  data arrival time                                             0.40

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.40
  ---------------------------------------------------------------------
  slack (MET)                                                   0.49


  Startpoint: rs2_value_i[0]
              (input port clocked by clk_i)
  Endpoint: dmem_din_o[0]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  rs2_value_i[0] (in)                                0.01       0.11 f
  rs2_value_i[0] (net)           1         0.97      0.00       0.11 f
  U151/Z (CLKBUF_X1)                                 0.17       0.28 f
  dmem_din_o[0] (net)            1        25.00      0.00       0.28 f
  dmem_din_o[0] (out)                                0.12       0.40 f
  data arrival time                                             0.40

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.40
  ---------------------------------------------------------------------
  slack (MET)                                                   0.49


  Startpoint: dmem_dout_i[15]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[15]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  dmem_dout_i[15] (in)                               0.03       0.13 f
  dmem_dout_i[15] (net)          3         4.87      0.00       0.13 f
  U130/ZN (AND2_X1)                                  0.15       0.28 f
  writeback_value_o[15] (net)     1       25.00      0.00       0.28 f
  writeback_value_o[15] (out)                        0.12       0.41 f
  data arrival time                                             0.41

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.41
  ---------------------------------------------------------------------
  slack (MET)                                                   0.50


  Startpoint: inst_i[5] (input port clocked by clk_i)
  Endpoint: dmem_csb_write_o
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  inst_i[5] (in)                                     0.03       0.13 r
  inst_i[5] (net)                2         3.96      0.00       0.13 r
  U158/ZN (NAND2_X1)                                 0.17       0.29 f
  dmem_csb_write_o (net)         4        33.62      0.00       0.29 f
  dmem_csb_write_o (out)                             0.17       0.46 f
  data arrival time                                             0.46

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.46
  ---------------------------------------------------------------------
  slack (MET)                                                   0.55


  Startpoint: dmem_dout_i[0]
              (input port clocked by clk_i)
  Endpoint: writeback_value_o[16]
            (output port clocked by clk_i)
  Path Group: Feedthroughs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  dmem_dout_i[0] (in)                                0.03       0.13 f
  dmem_dout_i[0] (net)           2         3.63      0.00       0.13 f
  U232/ZN (AOI22_X1)                                 0.07       0.20 r
  n118 (net)                     1         1.88      0.00       0.20 r
  U233/ZN (NAND2_X1)                                 0.14       0.34 f
  writeback_value_o[16] (net)     1       25.00      0.00       0.34 f
  writeback_value_o[16] (out)                        0.12       0.46 f
  data arrival time                                             0.46

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.46
  ---------------------------------------------------------------------
  slack (MET)                                                   0.55


  Startpoint: rob_idx_i[4]
              (input port clocked by clk_i)
  Endpoint: rob_idx_o_reg[4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  rob_idx_i[4] (in)                                  0.01       0.11 r
  rob_idx_i[4] (net)             1         1.42      0.00       0.11 r
  rob_idx_o_reg[4]/D (DFF_X1)                        0.01       0.12 r
  data arrival time                                             0.12

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  rob_idx_o_reg[4]/CK (DFF_X1)                       0.00       0.01 r
  library hold time                                  0.04       0.05
  data required time                                            0.05
  ---------------------------------------------------------------------
  data required time                                            0.05
  data arrival time                                            -0.12
  ---------------------------------------------------------------------
  slack (MET)                                                   0.07


  Startpoint: rob_idx_i[3]
              (input port clocked by clk_i)
  Endpoint: rob_idx_o_reg[3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  rob_idx_i[3] (in)                                  0.01       0.11 r
  rob_idx_i[3] (net)             1         1.42      0.00       0.11 r
  rob_idx_o_reg[3]/D (DFF_X1)                        0.01       0.12 r
  data arrival time                                             0.12

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  rob_idx_o_reg[3]/CK (DFF_X1)                       0.00       0.01 r
  library hold time                                  0.04       0.05
  data required time                                            0.05
  ---------------------------------------------------------------------
  data required time                                            0.05
  data arrival time                                            -0.12
  ---------------------------------------------------------------------
  slack (MET)                                                   0.07


  Startpoint: rob_idx_i[2]
              (input port clocked by clk_i)
  Endpoint: rob_idx_o_reg[2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  rob_idx_i[2] (in)                                  0.01       0.11 r
  rob_idx_i[2] (net)             1         1.42      0.00       0.11 r
  rob_idx_o_reg[2]/D (DFF_X1)                        0.01       0.12 r
  data arrival time                                             0.12

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  rob_idx_o_reg[2]/CK (DFF_X1)                       0.00       0.01 r
  library hold time                                  0.04       0.05
  data required time                                            0.05
  ---------------------------------------------------------------------
  data required time                                            0.05
  data arrival time                                            -0.12
  ---------------------------------------------------------------------
  slack (MET)                                                   0.07


  Startpoint: rob_idx_i[1]
              (input port clocked by clk_i)
  Endpoint: rob_idx_o_reg[1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  rob_idx_i[1] (in)                                  0.01       0.11 r
  rob_idx_i[1] (net)             1         1.42      0.00       0.11 r
  rob_idx_o_reg[1]/D (DFF_X1)                        0.01       0.12 r
  data arrival time                                             0.12

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  rob_idx_o_reg[1]/CK (DFF_X1)                       0.00       0.01 r
  library hold time                                  0.04       0.05
  data required time                                            0.05
  ---------------------------------------------------------------------
  data required time                                            0.05
  data arrival time                                            -0.12
  ---------------------------------------------------------------------
  slack (MET)                                                   0.07


  Startpoint: rob_idx_i[0]
              (input port clocked by clk_i)
  Endpoint: rob_idx_o_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  rob_idx_i[0] (in)                                  0.01       0.11 r
  rob_idx_i[0] (net)             1         1.42      0.00       0.11 r
  rob_idx_o_reg[0]/D (DFF_X1)                        0.01       0.12 r
  data arrival time                                             0.12

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  rob_idx_o_reg[0]/CK (DFF_X1)                       0.00       0.01 r
  library hold time                                  0.04       0.05
  data required time                                            0.05
  ---------------------------------------------------------------------
  data required time                                            0.05
  data arrival time                                            -0.12
  ---------------------------------------------------------------------
  slack (MET)                                                   0.07


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: lsu_fifo/rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                 5         0.00      0.00       0.10 r
  lsu_fifo/reset_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                  0.00       0.10 r
  lsu_fifo/reset_i (net)                                  0.00      0.00       0.10 r
  lsu_fifo/U122/ZN (AOI221_X1)                                      0.01       0.11 f
  lsu_fifo/n104 (net)                           1         1.34      0.00       0.11 f
  lsu_fifo/rd_ptr_reg[0]/D (DFF_X1)                                 0.01       0.12 f
  data arrival time                                                            0.12

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/rd_ptr_reg[0]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: lsu_fifo/rd_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                 5         0.00      0.00       0.10 r
  lsu_fifo/reset_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                  0.00       0.10 r
  lsu_fifo/reset_i (net)                                  0.00      0.00       0.10 r
  lsu_fifo/U121/ZN (AOI221_X1)                                      0.01       0.11 f
  lsu_fifo/n103 (net)                           1         1.34      0.00       0.11 f
  lsu_fifo/rd_ptr_reg[1]/D (DFF_X1)                                 0.01       0.12 f
  data arrival time                                                            0.12

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/rd_ptr_reg[1]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: lsu_fifo/wr_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                 5         0.00      0.00       0.10 r
  lsu_fifo/reset_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                  0.00       0.10 r
  lsu_fifo/reset_i (net)                                  0.00      0.00       0.10 r
  lsu_fifo/U118/ZN (AOI221_X1)                                      0.01       0.11 f
  lsu_fifo/n102 (net)                           1         1.34      0.00       0.11 f
  lsu_fifo/wr_ptr_reg[0]/D (DFF_X1)                                 0.01       0.12 f
  data arrival time                                                            0.12

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/wr_ptr_reg[0]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: lsu_fifo/wr_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                 5         0.00      0.00       0.10 r
  lsu_fifo/reset_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                  0.00       0.10 r
  lsu_fifo/reset_i (net)                                  0.00      0.00       0.10 r
  lsu_fifo/U117/ZN (AOI221_X1)                                      0.01       0.11 f
  lsu_fifo/n101 (net)                           1         1.34      0.00       0.11 f
  lsu_fifo/wr_ptr_reg[1]/D (DFF_X1)                                 0.01       0.12 f
  data arrival time                                                            0.12

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/wr_ptr_reg[1]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: inst_i[4] (input port clocked by clk_i)
  Endpoint: mem_load_success_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  inst_i[4] (in)                                     0.01       0.11 r
  inst_i[4] (net)                1         1.99      0.00       0.11 r
  U157/ZN (NOR3_X1)                                  0.03       0.15 f
  N34 (net)                      3         5.08      0.00       0.15 f
  mem_load_success_reg/D (DFF_X1)                    0.01       0.16 f
  data arrival time                                             0.16

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  mem_load_success_reg/CK (DFF_X1)                   0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.16
  ---------------------------------------------------------------------
  slack (MET)                                                   0.13


  Startpoint: inst_i[21] (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  inst_i[21] (in)                                                   0.03       0.13 r
  inst_i[21] (net)                              1         4.01      0.00       0.13 r
  intadd_1/U5/S (FA_X1)                                             0.13       0.26 r
  mem_addr_r[1] (net)                           2         3.91      0.00       0.26 r
  lsu_fifo/data_in_i[5] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)             0.00       0.26 r
  lsu_fifo/data_in_i[5] (net)                             3.91      0.00       0.26 r
  lsu_fifo/U63/ZN (INV_X1)                                          0.05       0.31 f
  lsu_fifo/n38 (net)                            4         7.36      0.00       0.31 f
  lsu_fifo/U108/ZN (OAI22_X1)                                       0.09       0.39 r
  lsu_fifo/n94 (net)                            1         1.42      0.00       0.39 r
  lsu_fifo/mem_reg[0][5]/D (DFF_X1)                                 0.01       0.40 r
  data arrival time                                                            0.40

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/mem_reg[0][5]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.07       0.08
  data required time                                                           0.08
  ------------------------------------------------------------------------------------
  data required time                                                           0.08
  data arrival time                                                           -0.40
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.32


  Startpoint: inst_i[21] (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  inst_i[21] (in)                                                   0.03       0.13 r
  inst_i[21] (net)                              1         4.01      0.00       0.13 r
  intadd_1/U5/S (FA_X1)                                             0.13       0.26 r
  mem_addr_r[1] (net)                           2         3.91      0.00       0.26 r
  lsu_fifo/data_in_i[5] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)             0.00       0.26 r
  lsu_fifo/data_in_i[5] (net)                             3.91      0.00       0.26 r
  lsu_fifo/U63/ZN (INV_X1)                                          0.05       0.31 f
  lsu_fifo/n38 (net)                            4         7.36      0.00       0.31 f
  lsu_fifo/U95/ZN (OAI22_X1)                                        0.09       0.39 r
  lsu_fifo/n82 (net)                            1         1.42      0.00       0.39 r
  lsu_fifo/mem_reg[1][5]/D (DFF_X1)                                 0.01       0.40 r
  data arrival time                                                            0.40

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/mem_reg[1][5]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.07       0.08
  data required time                                                           0.08
  ------------------------------------------------------------------------------------
  data required time                                                           0.08
  data arrival time                                                           -0.40
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.32


  Startpoint: inst_i[21] (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  inst_i[21] (in)                                                   0.03       0.13 r
  inst_i[21] (net)                              1         4.01      0.00       0.13 r
  intadd_1/U5/S (FA_X1)                                             0.13       0.26 r
  mem_addr_r[1] (net)                           2         3.91      0.00       0.26 r
  lsu_fifo/data_in_i[5] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)             0.00       0.26 r
  lsu_fifo/data_in_i[5] (net)                             3.91      0.00       0.26 r
  lsu_fifo/U63/ZN (INV_X1)                                          0.05       0.31 f
  lsu_fifo/n38 (net)                            4         7.36      0.00       0.31 f
  lsu_fifo/U81/ZN (OAI22_X1)                                        0.09       0.39 r
  lsu_fifo/n70 (net)                            1         1.42      0.00       0.39 r
  lsu_fifo/mem_reg[2][5]/D (DFF_X1)                                 0.01       0.40 r
  data arrival time                                                            0.40

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/mem_reg[2][5]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.07       0.08
  data required time                                                           0.08
  ------------------------------------------------------------------------------------
  data required time                                                           0.08
  data arrival time                                                           -0.40
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.32


  Startpoint: inst_i[20] (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  inst_i[20] (in)                                                   0.01       0.11 f
  inst_i[20] (net)                              1         1.79      0.00       0.11 f
  U160/ZN (INV_X1)                                                  0.05       0.17 r
  n96 (net)                                     2         3.90      0.00       0.17 r
  U162/ZN (AOI21_X1)                                                0.06       0.22 f
  mem_addr_r[0] (net)                           2         3.59      0.00       0.22 f
  lsu_fifo/data_in_i[4] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)             0.00       0.22 f
  lsu_fifo/data_in_i[4] (net)                             3.59      0.00       0.22 f
  lsu_fifo/U61/ZN (INV_X1)                                          0.09       0.31 r
  lsu_fifo/n37 (net)                            4         8.06      0.00       0.31 r
  lsu_fifo/U94/ZN (OAI22_X1)                                        0.05       0.36 f
  lsu_fifo/n81 (net)                            1         1.34      0.00       0.36 f
  lsu_fifo/mem_reg[1][4]/D (DFF_X1)                                 0.01       0.37 f
  data arrival time                                                            0.37

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/mem_reg[1][4]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.37
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.34


  Startpoint: inst_i[20] (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  inst_i[20] (in)                                                   0.01       0.11 f
  inst_i[20] (net)                              1         1.79      0.00       0.11 f
  U160/ZN (INV_X1)                                                  0.05       0.17 r
  n96 (net)                                     2         3.90      0.00       0.17 r
  U162/ZN (AOI21_X1)                                                0.06       0.22 f
  mem_addr_r[0] (net)                           2         3.59      0.00       0.22 f
  lsu_fifo/data_in_i[4] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)             0.00       0.22 f
  lsu_fifo/data_in_i[4] (net)                             3.59      0.00       0.22 f
  lsu_fifo/U61/ZN (INV_X1)                                          0.09       0.31 r
  lsu_fifo/n37 (net)                            4         8.06      0.00       0.31 r
  lsu_fifo/U107/ZN (OAI22_X1)                                       0.05       0.36 f
  lsu_fifo/n93 (net)                            1         1.34      0.00       0.36 f
  lsu_fifo/mem_reg[0][4]/D (DFF_X1)                                 0.01       0.37 f
  data arrival time                                                            0.37

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/mem_reg[0][4]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.37
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.34


  Startpoint: inst_i[20] (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  inst_i[20] (in)                                                   0.01       0.11 f
  inst_i[20] (net)                              1         1.79      0.00       0.11 f
  U160/ZN (INV_X1)                                                  0.05       0.17 r
  n96 (net)                                     2         3.90      0.00       0.17 r
  U162/ZN (AOI21_X1)                                                0.06       0.22 f
  mem_addr_r[0] (net)                           2         3.59      0.00       0.22 f
  lsu_fifo/data_in_i[4] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)             0.00       0.22 f
  lsu_fifo/data_in_i[4] (net)                             3.59      0.00       0.22 f
  lsu_fifo/U61/ZN (INV_X1)                                          0.09       0.31 r
  lsu_fifo/n37 (net)                            4         8.06      0.00       0.31 r
  lsu_fifo/U80/ZN (OAI22_X1)                                        0.05       0.36 f
  lsu_fifo/n69 (net)                            1         1.34      0.00       0.36 f
  lsu_fifo/mem_reg[2][4]/D (DFF_X1)                                 0.01       0.37 f
  data arrival time                                                            0.37

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/mem_reg[2][4]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.37
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.34


  Startpoint: inst_i[20] (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[3][4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 f
  inst_i[20] (in)                                                   0.01       0.11 f
  inst_i[20] (net)                              1         1.79      0.00       0.11 f
  U160/ZN (INV_X1)                                                  0.05       0.17 r
  n96 (net)                                     2         3.90      0.00       0.17 r
  U162/ZN (AOI21_X1)                                                0.06       0.22 f
  mem_addr_r[0] (net)                           2         3.59      0.00       0.22 f
  lsu_fifo/data_in_i[4] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)             0.00       0.22 f
  lsu_fifo/data_in_i[4] (net)                             3.59      0.00       0.22 f
  lsu_fifo/U61/ZN (INV_X1)                                          0.09       0.31 r
  lsu_fifo/n37 (net)                            4         8.06      0.00       0.31 r
  lsu_fifo/U62/ZN (OAI22_X1)                                        0.06       0.37 f
  lsu_fifo/n57 (net)                            1         1.34      0.00       0.37 f
  lsu_fifo/mem_reg[3][4]/D (DFF_X1)                                 0.01       0.38 f
  data arrival time                                                            0.38

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/mem_reg[3][4]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.38
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.35


  Startpoint: inst_i[21] (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[3][5]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  inst_i[21] (in)                                                   0.03       0.13 r
  inst_i[21] (net)                              1         4.01      0.00       0.13 r
  intadd_1/U5/S (FA_X1)                                             0.13       0.26 r
  mem_addr_r[1] (net)                           2         3.91      0.00       0.26 r
  lsu_fifo/data_in_i[5] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)             0.00       0.26 r
  lsu_fifo/data_in_i[5] (net)                             3.91      0.00       0.26 r
  lsu_fifo/U63/ZN (INV_X1)                                          0.05       0.31 f
  lsu_fifo/n38 (net)                            4         7.36      0.00       0.31 f
  lsu_fifo/U64/ZN (OAI22_X1)                                        0.13       0.43 r
  lsu_fifo/n58 (net)                            1         1.42      0.00       0.43 r
  lsu_fifo/mem_reg[3][5]/D (DFF_X1)                                 0.01       0.44 r
  data arrival time                                                            0.44

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/mem_reg[3][5]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.07       0.08
  data required time                                                           0.08
  ------------------------------------------------------------------------------------
  data required time                                                           0.08
  data arrival time                                                           -0.44
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.36


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                 5         0.00      0.00       0.10 r
  lsu_fifo/reset_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                  0.00       0.10 r
  lsu_fifo/reset_i (net)                                  0.00      0.00       0.10 r
  lsu_fifo/U53/ZN (INV_X1)                                          0.03       0.13 f
  lsu_fifo/n53 (net)                            8        15.64      0.00       0.13 f
  lsu_fifo/U76/ZN (NAND2_X1)                                        0.20       0.33 r
  lsu_fifo/n31 (net)                           11        21.79      0.00       0.33 r
  lsu_fifo/U79/ZN (OAI22_X1)                                        0.07       0.40 f
  lsu_fifo/n68 (net)                            1         1.34      0.00       0.40 f
  lsu_fifo/mem_reg[2][3]/D (DFF_X1)                                 0.01       0.41 f
  data arrival time                                                            0.41

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/mem_reg[2][3]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.41
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.38


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                 5         0.00      0.00       0.10 r
  lsu_fifo/reset_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                  0.00       0.10 r
  lsu_fifo/reset_i (net)                                  0.00      0.00       0.10 r
  lsu_fifo/U53/ZN (INV_X1)                                          0.03       0.13 f
  lsu_fifo/n53 (net)                            8        15.64      0.00       0.13 f
  lsu_fifo/U76/ZN (NAND2_X1)                                        0.20       0.33 r
  lsu_fifo/n31 (net)                           11        21.79      0.00       0.33 r
  lsu_fifo/U78/ZN (OAI22_X1)                                        0.07       0.40 f
  lsu_fifo/n67 (net)                            1         1.34      0.00       0.40 f
  lsu_fifo/mem_reg[2][2]/D (DFF_X1)                                 0.01       0.41 f
  data arrival time                                                            0.41

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/mem_reg[2][2]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.41
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.38


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                 5         0.00      0.00       0.10 r
  lsu_fifo/reset_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                  0.00       0.10 r
  lsu_fifo/reset_i (net)                                  0.00      0.00       0.10 r
  lsu_fifo/U53/ZN (INV_X1)                                          0.03       0.13 f
  lsu_fifo/n53 (net)                            8        15.64      0.00       0.13 f
  lsu_fifo/U76/ZN (NAND2_X1)                                        0.20       0.33 r
  lsu_fifo/n31 (net)                           11        21.79      0.00       0.33 r
  lsu_fifo/U77/ZN (OAI22_X1)                                        0.07       0.40 f
  lsu_fifo/n66 (net)                            1         1.34      0.00       0.40 f
  lsu_fifo/mem_reg[2][1]/D (DFF_X1)                                 0.01       0.41 f
  data arrival time                                                            0.41

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/mem_reg[2][1]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.41
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.38


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][11]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                 5         0.00      0.00       0.10 r
  lsu_fifo/reset_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                  0.00       0.10 r
  lsu_fifo/reset_i (net)                                  0.00      0.00       0.10 r
  lsu_fifo/U53/ZN (INV_X1)                                          0.03       0.13 f
  lsu_fifo/n53 (net)                            8        15.64      0.00       0.13 f
  lsu_fifo/U90/ZN (NAND2_X1)                                        0.20       0.33 r
  lsu_fifo/n33 (net)                           11        21.79      0.00       0.33 r
  lsu_fifo/U101/ZN (OAI22_X1)                                       0.07       0.40 f
  lsu_fifo/n88 (net)                            1         1.34      0.00       0.40 f
  lsu_fifo/mem_reg[1][11]/D (DFF_X1)                                0.01       0.41 f
  data arrival time                                                            0.41

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/mem_reg[1][11]/CK (DFF_X1)                               0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.41
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.38


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][10]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                 5         0.00      0.00       0.10 r
  lsu_fifo/reset_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                  0.00       0.10 r
  lsu_fifo/reset_i (net)                                  0.00      0.00       0.10 r
  lsu_fifo/U53/ZN (INV_X1)                                          0.03       0.13 f
  lsu_fifo/n53 (net)                            8        15.64      0.00       0.13 f
  lsu_fifo/U90/ZN (NAND2_X1)                                        0.20       0.33 r
  lsu_fifo/n33 (net)                           11        21.79      0.00       0.33 r
  lsu_fifo/U100/ZN (OAI22_X1)                                       0.07       0.40 f
  lsu_fifo/n87 (net)                            1         1.34      0.00       0.40 f
  lsu_fifo/mem_reg[1][10]/D (DFF_X1)                                0.01       0.41 f
  data arrival time                                                            0.41

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/mem_reg[1][10]/CK (DFF_X1)                               0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.41
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.38


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][9]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                 5         0.00      0.00       0.10 r
  lsu_fifo/reset_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                  0.00       0.10 r
  lsu_fifo/reset_i (net)                                  0.00      0.00       0.10 r
  lsu_fifo/U53/ZN (INV_X1)                                          0.03       0.13 f
  lsu_fifo/n53 (net)                            8        15.64      0.00       0.13 f
  lsu_fifo/U90/ZN (NAND2_X1)                                        0.20       0.33 r
  lsu_fifo/n33 (net)                           11        21.79      0.00       0.33 r
  lsu_fifo/U99/ZN (OAI22_X1)                                        0.07       0.40 f
  lsu_fifo/n86 (net)                            1         1.34      0.00       0.40 f
  lsu_fifo/mem_reg[1][9]/D (DFF_X1)                                 0.01       0.41 f
  data arrival time                                                            0.41

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/mem_reg[1][9]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.41
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.38


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][8]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                 5         0.00      0.00       0.10 r
  lsu_fifo/reset_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                  0.00       0.10 r
  lsu_fifo/reset_i (net)                                  0.00      0.00       0.10 r
  lsu_fifo/U53/ZN (INV_X1)                                          0.03       0.13 f
  lsu_fifo/n53 (net)                            8        15.64      0.00       0.13 f
  lsu_fifo/U90/ZN (NAND2_X1)                                        0.20       0.33 r
  lsu_fifo/n33 (net)                           11        21.79      0.00       0.33 r
  lsu_fifo/U98/ZN (OAI22_X1)                                        0.07       0.40 f
  lsu_fifo/n85 (net)                            1         1.34      0.00       0.40 f
  lsu_fifo/mem_reg[1][8]/D (DFF_X1)                                 0.01       0.41 f
  data arrival time                                                            0.41

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/mem_reg[1][8]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.41
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.38


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][7]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                 5         0.00      0.00       0.10 r
  lsu_fifo/reset_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                  0.00       0.10 r
  lsu_fifo/reset_i (net)                                  0.00      0.00       0.10 r
  lsu_fifo/U53/ZN (INV_X1)                                          0.03       0.13 f
  lsu_fifo/n53 (net)                            8        15.64      0.00       0.13 f
  lsu_fifo/U90/ZN (NAND2_X1)                                        0.20       0.33 r
  lsu_fifo/n33 (net)                           11        21.79      0.00       0.33 r
  lsu_fifo/U97/ZN (OAI22_X1)                                        0.07       0.40 f
  lsu_fifo/n84 (net)                            1         1.34      0.00       0.40 f
  lsu_fifo/mem_reg[1][7]/D (DFF_X1)                                 0.01       0.41 f
  data arrival time                                                            0.41

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/mem_reg[1][7]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.41
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.38


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][6]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                 5         0.00      0.00       0.10 r
  lsu_fifo/reset_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                  0.00       0.10 r
  lsu_fifo/reset_i (net)                                  0.00      0.00       0.10 r
  lsu_fifo/U53/ZN (INV_X1)                                          0.03       0.13 f
  lsu_fifo/n53 (net)                            8        15.64      0.00       0.13 f
  lsu_fifo/U90/ZN (NAND2_X1)                                        0.20       0.33 r
  lsu_fifo/n33 (net)                           11        21.79      0.00       0.33 r
  lsu_fifo/U96/ZN (OAI22_X1)                                        0.07       0.40 f
  lsu_fifo/n83 (net)                            1         1.34      0.00       0.40 f
  lsu_fifo/mem_reg[1][6]/D (DFF_X1)                                 0.01       0.41 f
  data arrival time                                                            0.41

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/mem_reg[1][6]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.41
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.38


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                 5         0.00      0.00       0.10 r
  lsu_fifo/reset_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                  0.00       0.10 r
  lsu_fifo/reset_i (net)                                  0.00      0.00       0.10 r
  lsu_fifo/U53/ZN (INV_X1)                                          0.03       0.13 f
  lsu_fifo/n53 (net)                            8        15.64      0.00       0.13 f
  lsu_fifo/U90/ZN (NAND2_X1)                                        0.20       0.33 r
  lsu_fifo/n33 (net)                           11        21.79      0.00       0.33 r
  lsu_fifo/U93/ZN (OAI22_X1)                                        0.07       0.40 f
  lsu_fifo/n80 (net)                            1         1.34      0.00       0.40 f
  lsu_fifo/mem_reg[1][3]/D (DFF_X1)                                 0.01       0.41 f
  data arrival time                                                            0.41

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/mem_reg[1][3]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.41
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.38


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                 5         0.00      0.00       0.10 r
  lsu_fifo/reset_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                  0.00       0.10 r
  lsu_fifo/reset_i (net)                                  0.00      0.00       0.10 r
  lsu_fifo/U53/ZN (INV_X1)                                          0.03       0.13 f
  lsu_fifo/n53 (net)                            8        15.64      0.00       0.13 f
  lsu_fifo/U90/ZN (NAND2_X1)                                        0.20       0.33 r
  lsu_fifo/n33 (net)                           11        21.79      0.00       0.33 r
  lsu_fifo/U92/ZN (OAI22_X1)                                        0.07       0.40 f
  lsu_fifo/n79 (net)                            1         1.34      0.00       0.40 f
  lsu_fifo/mem_reg[1][2]/D (DFF_X1)                                 0.01       0.41 f
  data arrival time                                                            0.41

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/mem_reg[1][2]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.41
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.38


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                 5         0.00      0.00       0.10 r
  lsu_fifo/reset_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                  0.00       0.10 r
  lsu_fifo/reset_i (net)                                  0.00      0.00       0.10 r
  lsu_fifo/U53/ZN (INV_X1)                                          0.03       0.13 f
  lsu_fifo/n53 (net)                            8        15.64      0.00       0.13 f
  lsu_fifo/U90/ZN (NAND2_X1)                                        0.20       0.33 r
  lsu_fifo/n33 (net)                           11        21.79      0.00       0.33 r
  lsu_fifo/U91/ZN (OAI22_X1)                                        0.07       0.40 f
  lsu_fifo/n78 (net)                            1         1.34      0.00       0.40 f
  lsu_fifo/mem_reg[1][1]/D (DFF_X1)                                 0.01       0.41 f
  data arrival time                                                            0.41

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/mem_reg[1][1]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.41
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.38


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][11]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                 5         0.00      0.00       0.10 r
  lsu_fifo/reset_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                  0.00       0.10 r
  lsu_fifo/reset_i (net)                                  0.00      0.00       0.10 r
  lsu_fifo/U53/ZN (INV_X1)                                          0.03       0.13 f
  lsu_fifo/n53 (net)                            8        15.64      0.00       0.13 f
  lsu_fifo/U103/ZN (NAND2_X1)                                       0.20       0.33 r
  lsu_fifo/n45 (net)                           11        21.79      0.00       0.33 r
  lsu_fifo/U114/ZN (OAI22_X1)                                       0.07       0.40 f
  lsu_fifo/n100 (net)                           1         1.34      0.00       0.40 f
  lsu_fifo/mem_reg[0][11]/D (DFF_X1)                                0.01       0.41 f
  data arrival time                                                            0.41

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/mem_reg[0][11]/CK (DFF_X1)                               0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.41
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.38


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][10]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                 5         0.00      0.00       0.10 r
  lsu_fifo/reset_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                  0.00       0.10 r
  lsu_fifo/reset_i (net)                                  0.00      0.00       0.10 r
  lsu_fifo/U53/ZN (INV_X1)                                          0.03       0.13 f
  lsu_fifo/n53 (net)                            8        15.64      0.00       0.13 f
  lsu_fifo/U103/ZN (NAND2_X1)                                       0.20       0.33 r
  lsu_fifo/n45 (net)                           11        21.79      0.00       0.33 r
  lsu_fifo/U113/ZN (OAI22_X1)                                       0.07       0.40 f
  lsu_fifo/n99 (net)                            1         1.34      0.00       0.40 f
  lsu_fifo/mem_reg[0][10]/D (DFF_X1)                                0.01       0.41 f
  data arrival time                                                            0.41

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/mem_reg[0][10]/CK (DFF_X1)                               0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.41
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.38


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][9]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                 5         0.00      0.00       0.10 r
  lsu_fifo/reset_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                  0.00       0.10 r
  lsu_fifo/reset_i (net)                                  0.00      0.00       0.10 r
  lsu_fifo/U53/ZN (INV_X1)                                          0.03       0.13 f
  lsu_fifo/n53 (net)                            8        15.64      0.00       0.13 f
  lsu_fifo/U103/ZN (NAND2_X1)                                       0.20       0.33 r
  lsu_fifo/n45 (net)                           11        21.79      0.00       0.33 r
  lsu_fifo/U112/ZN (OAI22_X1)                                       0.07       0.40 f
  lsu_fifo/n98 (net)                            1         1.34      0.00       0.40 f
  lsu_fifo/mem_reg[0][9]/D (DFF_X1)                                 0.01       0.41 f
  data arrival time                                                            0.41

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/mem_reg[0][9]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.41
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.38


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][8]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                 5         0.00      0.00       0.10 r
  lsu_fifo/reset_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                  0.00       0.10 r
  lsu_fifo/reset_i (net)                                  0.00      0.00       0.10 r
  lsu_fifo/U53/ZN (INV_X1)                                          0.03       0.13 f
  lsu_fifo/n53 (net)                            8        15.64      0.00       0.13 f
  lsu_fifo/U103/ZN (NAND2_X1)                                       0.20       0.33 r
  lsu_fifo/n45 (net)                           11        21.79      0.00       0.33 r
  lsu_fifo/U111/ZN (OAI22_X1)                                       0.07       0.40 f
  lsu_fifo/n97 (net)                            1         1.34      0.00       0.40 f
  lsu_fifo/mem_reg[0][8]/D (DFF_X1)                                 0.01       0.41 f
  data arrival time                                                            0.41

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/mem_reg[0][8]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.41
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.38


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][7]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                 5         0.00      0.00       0.10 r
  lsu_fifo/reset_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                  0.00       0.10 r
  lsu_fifo/reset_i (net)                                  0.00      0.00       0.10 r
  lsu_fifo/U53/ZN (INV_X1)                                          0.03       0.13 f
  lsu_fifo/n53 (net)                            8        15.64      0.00       0.13 f
  lsu_fifo/U103/ZN (NAND2_X1)                                       0.20       0.33 r
  lsu_fifo/n45 (net)                           11        21.79      0.00       0.33 r
  lsu_fifo/U110/ZN (OAI22_X1)                                       0.07       0.40 f
  lsu_fifo/n96 (net)                            1         1.34      0.00       0.40 f
  lsu_fifo/mem_reg[0][7]/D (DFF_X1)                                 0.01       0.41 f
  data arrival time                                                            0.41

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/mem_reg[0][7]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.41
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.38


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][6]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                 5         0.00      0.00       0.10 r
  lsu_fifo/reset_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                  0.00       0.10 r
  lsu_fifo/reset_i (net)                                  0.00      0.00       0.10 r
  lsu_fifo/U53/ZN (INV_X1)                                          0.03       0.13 f
  lsu_fifo/n53 (net)                            8        15.64      0.00       0.13 f
  lsu_fifo/U103/ZN (NAND2_X1)                                       0.20       0.33 r
  lsu_fifo/n45 (net)                           11        21.79      0.00       0.33 r
  lsu_fifo/U109/ZN (OAI22_X1)                                       0.07       0.40 f
  lsu_fifo/n95 (net)                            1         1.34      0.00       0.40 f
  lsu_fifo/mem_reg[0][6]/D (DFF_X1)                                 0.01       0.41 f
  data arrival time                                                            0.41

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/mem_reg[0][6]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.41
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.38


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                 5         0.00      0.00       0.10 r
  lsu_fifo/reset_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                  0.00       0.10 r
  lsu_fifo/reset_i (net)                                  0.00      0.00       0.10 r
  lsu_fifo/U53/ZN (INV_X1)                                          0.03       0.13 f
  lsu_fifo/n53 (net)                            8        15.64      0.00       0.13 f
  lsu_fifo/U103/ZN (NAND2_X1)                                       0.20       0.33 r
  lsu_fifo/n45 (net)                           11        21.79      0.00       0.33 r
  lsu_fifo/U106/ZN (OAI22_X1)                                       0.07       0.40 f
  lsu_fifo/n92 (net)                            1         1.34      0.00       0.40 f
  lsu_fifo/mem_reg[0][3]/D (DFF_X1)                                 0.01       0.41 f
  data arrival time                                                            0.41

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/mem_reg[0][3]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.41
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.38


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                 5         0.00      0.00       0.10 r
  lsu_fifo/reset_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                  0.00       0.10 r
  lsu_fifo/reset_i (net)                                  0.00      0.00       0.10 r
  lsu_fifo/U53/ZN (INV_X1)                                          0.03       0.13 f
  lsu_fifo/n53 (net)                            8        15.64      0.00       0.13 f
  lsu_fifo/U103/ZN (NAND2_X1)                                       0.20       0.33 r
  lsu_fifo/n45 (net)                           11        21.79      0.00       0.33 r
  lsu_fifo/U105/ZN (OAI22_X1)                                       0.07       0.40 f
  lsu_fifo/n91 (net)                            1         1.34      0.00       0.40 f
  lsu_fifo/mem_reg[0][2]/D (DFF_X1)                                 0.01       0.41 f
  data arrival time                                                            0.41

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/mem_reg[0][2]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.41
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.38


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                 5         0.00      0.00       0.10 r
  lsu_fifo/reset_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                  0.00       0.10 r
  lsu_fifo/reset_i (net)                                  0.00      0.00       0.10 r
  lsu_fifo/U53/ZN (INV_X1)                                          0.03       0.13 f
  lsu_fifo/n53 (net)                            8        15.64      0.00       0.13 f
  lsu_fifo/U103/ZN (NAND2_X1)                                       0.20       0.33 r
  lsu_fifo/n45 (net)                           11        21.79      0.00       0.33 r
  lsu_fifo/U104/ZN (OAI22_X1)                                       0.07       0.40 f
  lsu_fifo/n90 (net)                            1         1.34      0.00       0.40 f
  lsu_fifo/mem_reg[0][1]/D (DFF_X1)                                 0.01       0.41 f
  data arrival time                                                            0.41

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/mem_reg[0][1]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.41
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.38


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][11]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                 5         0.00      0.00       0.10 r
  lsu_fifo/reset_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                  0.00       0.10 r
  lsu_fifo/reset_i (net)                                  0.00      0.00       0.10 r
  lsu_fifo/U53/ZN (INV_X1)                                          0.03       0.13 f
  lsu_fifo/n53 (net)                            8        15.64      0.00       0.13 f
  lsu_fifo/U76/ZN (NAND2_X1)                                        0.20       0.33 r
  lsu_fifo/n31 (net)                           11        21.79      0.00       0.33 r
  lsu_fifo/U87/ZN (OAI22_X1)                                        0.07       0.40 f
  lsu_fifo/n76 (net)                            1         1.34      0.00       0.40 f
  lsu_fifo/mem_reg[2][11]/D (DFF_X1)                                0.01       0.41 f
  data arrival time                                                            0.41

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/mem_reg[2][11]/CK (DFF_X1)                               0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.41
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.38


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][10]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                 5         0.00      0.00       0.10 r
  lsu_fifo/reset_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                  0.00       0.10 r
  lsu_fifo/reset_i (net)                                  0.00      0.00       0.10 r
  lsu_fifo/U53/ZN (INV_X1)                                          0.03       0.13 f
  lsu_fifo/n53 (net)                            8        15.64      0.00       0.13 f
  lsu_fifo/U76/ZN (NAND2_X1)                                        0.20       0.33 r
  lsu_fifo/n31 (net)                           11        21.79      0.00       0.33 r
  lsu_fifo/U86/ZN (OAI22_X1)                                        0.07       0.40 f
  lsu_fifo/n75 (net)                            1         1.34      0.00       0.40 f
  lsu_fifo/mem_reg[2][10]/D (DFF_X1)                                0.01       0.41 f
  data arrival time                                                            0.41

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/mem_reg[2][10]/CK (DFF_X1)                               0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.41
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.38


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][9]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                 5         0.00      0.00       0.10 r
  lsu_fifo/reset_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                  0.00       0.10 r
  lsu_fifo/reset_i (net)                                  0.00      0.00       0.10 r
  lsu_fifo/U53/ZN (INV_X1)                                          0.03       0.13 f
  lsu_fifo/n53 (net)                            8        15.64      0.00       0.13 f
  lsu_fifo/U76/ZN (NAND2_X1)                                        0.20       0.33 r
  lsu_fifo/n31 (net)                           11        21.79      0.00       0.33 r
  lsu_fifo/U85/ZN (OAI22_X1)                                        0.07       0.40 f
  lsu_fifo/n74 (net)                            1         1.34      0.00       0.40 f
  lsu_fifo/mem_reg[2][9]/D (DFF_X1)                                 0.01       0.41 f
  data arrival time                                                            0.41

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/mem_reg[2][9]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.41
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.38


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][8]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                 5         0.00      0.00       0.10 r
  lsu_fifo/reset_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                  0.00       0.10 r
  lsu_fifo/reset_i (net)                                  0.00      0.00       0.10 r
  lsu_fifo/U53/ZN (INV_X1)                                          0.03       0.13 f
  lsu_fifo/n53 (net)                            8        15.64      0.00       0.13 f
  lsu_fifo/U76/ZN (NAND2_X1)                                        0.20       0.33 r
  lsu_fifo/n31 (net)                           11        21.79      0.00       0.33 r
  lsu_fifo/U84/ZN (OAI22_X1)                                        0.07       0.40 f
  lsu_fifo/n73 (net)                            1         1.34      0.00       0.40 f
  lsu_fifo/mem_reg[2][8]/D (DFF_X1)                                 0.01       0.41 f
  data arrival time                                                            0.41

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/mem_reg[2][8]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.41
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.38


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][7]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                 5         0.00      0.00       0.10 r
  lsu_fifo/reset_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                  0.00       0.10 r
  lsu_fifo/reset_i (net)                                  0.00      0.00       0.10 r
  lsu_fifo/U53/ZN (INV_X1)                                          0.03       0.13 f
  lsu_fifo/n53 (net)                            8        15.64      0.00       0.13 f
  lsu_fifo/U76/ZN (NAND2_X1)                                        0.20       0.33 r
  lsu_fifo/n31 (net)                           11        21.79      0.00       0.33 r
  lsu_fifo/U83/ZN (OAI22_X1)                                        0.07       0.40 f
  lsu_fifo/n72 (net)                            1         1.34      0.00       0.40 f
  lsu_fifo/mem_reg[2][7]/D (DFF_X1)                                 0.01       0.41 f
  data arrival time                                                            0.41

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/mem_reg[2][7]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.41
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.38


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][6]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                 5         0.00      0.00       0.10 r
  lsu_fifo/reset_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                  0.00       0.10 r
  lsu_fifo/reset_i (net)                                  0.00      0.00       0.10 r
  lsu_fifo/U53/ZN (INV_X1)                                          0.03       0.13 f
  lsu_fifo/n53 (net)                            8        15.64      0.00       0.13 f
  lsu_fifo/U76/ZN (NAND2_X1)                                        0.20       0.33 r
  lsu_fifo/n31 (net)                           11        21.79      0.00       0.33 r
  lsu_fifo/U82/ZN (OAI22_X1)                                        0.07       0.40 f
  lsu_fifo/n71 (net)                            1         1.34      0.00       0.40 f
  lsu_fifo/mem_reg[2][6]/D (DFF_X1)                                 0.01       0.41 f
  data arrival time                                                            0.41

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/mem_reg[2][6]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.41
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.38


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[3][7]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                 5         0.00      0.00       0.10 r
  lsu_fifo/reset_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                  0.00       0.10 r
  lsu_fifo/reset_i (net)                                  0.00      0.00       0.10 r
  lsu_fifo/U53/ZN (INV_X1)                                          0.03       0.13 f
  lsu_fifo/n53 (net)                            8        15.64      0.00       0.13 f
  lsu_fifo/U55/ZN (NAND2_X1)                                        0.20       0.33 r
  lsu_fifo/n27 (net)                           11        22.40      0.00       0.33 r
  lsu_fifo/U68/ZN (OAI22_X1)                                        0.08       0.41 f
  lsu_fifo/n60 (net)                            1         1.34      0.00       0.41 f
  lsu_fifo/mem_reg[3][7]/D (DFF_X1)                                 0.01       0.42 f
  data arrival time                                                            0.42

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/mem_reg[3][7]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.42
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.39


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[3][6]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                 5         0.00      0.00       0.10 r
  lsu_fifo/reset_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                  0.00       0.10 r
  lsu_fifo/reset_i (net)                                  0.00      0.00       0.10 r
  lsu_fifo/U53/ZN (INV_X1)                                          0.03       0.13 f
  lsu_fifo/n53 (net)                            8        15.64      0.00       0.13 f
  lsu_fifo/U55/ZN (NAND2_X1)                                        0.20       0.33 r
  lsu_fifo/n27 (net)                           11        22.40      0.00       0.33 r
  lsu_fifo/U66/ZN (OAI22_X1)                                        0.08       0.41 f
  lsu_fifo/n59 (net)                            1         1.34      0.00       0.41 f
  lsu_fifo/mem_reg[3][6]/D (DFF_X1)                                 0.01       0.42 f
  data arrival time                                                            0.42

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/mem_reg[3][6]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.42
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.39


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                 5         0.00      0.00       0.10 r
  lsu_fifo/reset_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                  0.00       0.10 r
  lsu_fifo/reset_i (net)                                  0.00      0.00       0.10 r
  lsu_fifo/U53/ZN (INV_X1)                                          0.03       0.13 f
  lsu_fifo/n53 (net)                            8        15.64      0.00       0.13 f
  lsu_fifo/U55/ZN (NAND2_X1)                                        0.20       0.33 r
  lsu_fifo/n27 (net)                           11        22.40      0.00       0.33 r
  lsu_fifo/U60/ZN (OAI22_X1)                                        0.08       0.41 f
  lsu_fifo/n56 (net)                            1         1.34      0.00       0.41 f
  lsu_fifo/mem_reg[3][3]/D (DFF_X1)                                 0.01       0.42 f
  data arrival time                                                            0.42

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/mem_reg[3][3]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.42
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.39


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[3][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                 5         0.00      0.00       0.10 r
  lsu_fifo/reset_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                  0.00       0.10 r
  lsu_fifo/reset_i (net)                                  0.00      0.00       0.10 r
  lsu_fifo/U53/ZN (INV_X1)                                          0.03       0.13 f
  lsu_fifo/n53 (net)                            8        15.64      0.00       0.13 f
  lsu_fifo/U55/ZN (NAND2_X1)                                        0.20       0.33 r
  lsu_fifo/n27 (net)                           11        22.40      0.00       0.33 r
  lsu_fifo/U58/ZN (OAI22_X1)                                        0.08       0.41 f
  lsu_fifo/n55 (net)                            1         1.34      0.00       0.41 f
  lsu_fifo/mem_reg[3][2]/D (DFF_X1)                                 0.01       0.42 f
  data arrival time                                                            0.42

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/mem_reg[3][2]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.42
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.39


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[3][1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                                      0.00       0.10 r
  reset_i (net)                                 5         0.00      0.00       0.10 r
  lsu_fifo/reset_i (fifo_WIDTH12_DEPTH4_ADDR_LEN2)                  0.00       0.10 r
  lsu_fifo/reset_i (net)                                  0.00      0.00       0.10 r
  lsu_fifo/U53/ZN (INV_X1)                                          0.03       0.13 f
  lsu_fifo/n53 (net)                            8        15.64      0.00       0.13 f
  lsu_fifo/U55/ZN (NAND2_X1)                                        0.20       0.33 r
  lsu_fifo/n27 (net)                           11        22.40      0.00       0.33 r
  lsu_fifo/U56/ZN (OAI22_X1)                                        0.08       0.41 f
  lsu_fifo/n54 (net)                            1         1.34      0.00       0.41 f
  lsu_fifo/mem_reg[3][1]/D (DFF_X1)                                 0.01       0.42 f
  data arrival time                                                            0.42

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  lsu_fifo/mem_reg[3][1]/CK (DFF_X1)                                0.00       0.01 r
  library hold time                                                 0.02       0.03
  data required time                                                           0.03
  ------------------------------------------------------------------------------------
  data required time                                                           0.03
  data arrival time                                                           -0.42
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.39


  Startpoint: rob_idx_o_reg[4]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: rob_idx_o[4]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  rob_idx_o_reg[4]/CK (DFF_X1)                       0.00       0.00 r
  rob_idx_o_reg[4]/Q (DFF_X1)                        0.27       0.27 f
  rob_idx_o[4] (net)             1        25.00      0.00       0.27 f
  rob_idx_o[4] (out)                                 0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: rob_idx_o_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: rob_idx_o[3]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  rob_idx_o_reg[3]/CK (DFF_X1)                       0.00       0.00 r
  rob_idx_o_reg[3]/Q (DFF_X1)                        0.27       0.27 f
  rob_idx_o[3] (net)             1        25.00      0.00       0.27 f
  rob_idx_o[3] (out)                                 0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: rob_idx_o_reg[2]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: rob_idx_o[2]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  rob_idx_o_reg[2]/CK (DFF_X1)                       0.00       0.00 r
  rob_idx_o_reg[2]/Q (DFF_X1)                        0.27       0.27 f
  rob_idx_o[2] (net)             1        25.00      0.00       0.27 f
  rob_idx_o[2] (out)                                 0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: rob_idx_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: rob_idx_o[1]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  rob_idx_o_reg[1]/CK (DFF_X1)                       0.00       0.00 r
  rob_idx_o_reg[1]/Q (DFF_X1)                        0.27       0.27 f
  rob_idx_o[1] (net)             1        25.00      0.00       0.27 f
  rob_idx_o[1] (out)                                 0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: rob_idx_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: rob_idx_o[0]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  rob_idx_o_reg[0]/CK (DFF_X1)                       0.00       0.00 r
  rob_idx_o_reg[0]/Q (DFF_X1)                        0.27       0.27 f
  rob_idx_o[0] (net)             1        25.00      0.00       0.27 f
  rob_idx_o[0] (out)                                 0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: mem_load_success_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_valid_o
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  mem_load_success_reg/CK (DFF_X1)                   0.00       0.00 r
  mem_load_success_reg/Q (DFF_X1)                    0.28       0.28 f
  writeback_valid_o (net)        5        32.75      0.00       0.28 f
  writeback_valid_o (out)                            0.17       0.45 f
  data arrival time                                             0.45

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.45
  ---------------------------------------------------------------------
  slack (MET)                                                   0.54


  Startpoint: lsu_fifo/mem_reg[2][2]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[31]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/mem_reg[2][2]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/mem_reg[2][2]/QN (DFF_X1)                                0.19       0.19 r
  lsu_fifo/n138 (net)                           2         3.89      0.00       0.19 r
  lsu_fifo/U45/ZN (OAI21_X1)                                        0.06       0.24 f
  lsu_fifo/data_out_o[2] (net)                  2         3.64      0.00       0.24 f
  lsu_fifo/data_out_o[2] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       0.24 f
  lsu_out_signed (net)                                    3.64      0.00       0.24 f
  U228/ZN (NAND2_X1)                                                0.06       0.31 r
  n175 (net)                                    2         3.88      0.00       0.31 r
  U275/ZN (NOR2_X1)                                                 0.04       0.34 f
  n179 (net)                                    1         1.76      0.00       0.34 f
  U282/ZN (NAND2_X1)                                                0.05       0.39 r
  n181 (net)                                    1         1.92      0.00       0.39 r
  U226/ZN (NAND2_X1)                                                0.13       0.52 f
  writeback_value_o[31] (net)                   1        25.00      0.00       0.52 f
  writeback_value_o[31] (out)                                       0.12       0.64 f
  data arrival time                                                            0.64

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.64
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.73


  Startpoint: lsu_fifo/mem_reg[2][1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[15]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/mem_reg[2][1]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/mem_reg[2][1]/QN (DFF_X1)                                0.19       0.19 r
  lsu_fifo/n133 (net)                           2         3.89      0.00       0.19 r
  lsu_fifo/U48/ZN (OAI21_X1)                                        0.06       0.25 f
  lsu_fifo/data_out_o[1] (net)                  3         5.45      0.00       0.25 f
  lsu_fifo/data_out_o[1] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       0.25 f
  lsu_out_h (net)                                         5.45      0.00       0.25 f
  U216/ZN (INV_X1)                                                  0.09       0.34 r
  n114 (net)                                    3         7.73      0.00       0.34 r
  U270/ZN (OAI21_X1)                                                0.10       0.43 f
  n152 (net)                                    8        10.85      0.00       0.43 f
  U130/ZN (AND2_X1)                                                 0.16       0.60 f
  writeback_value_o[15] (net)                   1        25.00      0.00       0.60 f
  writeback_value_o[15] (out)                                       0.12       0.72 f
  data arrival time                                                            0.72

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.72
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.81


  Startpoint: lsu_fifo/mem_reg[2][1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[14]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/mem_reg[2][1]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/mem_reg[2][1]/QN (DFF_X1)                                0.19       0.19 r
  lsu_fifo/n133 (net)                           2         3.89      0.00       0.19 r
  lsu_fifo/U48/ZN (OAI21_X1)                                        0.06       0.25 f
  lsu_fifo/data_out_o[1] (net)                  3         5.45      0.00       0.25 f
  lsu_fifo/data_out_o[1] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       0.25 f
  lsu_out_h (net)                                         5.45      0.00       0.25 f
  U216/ZN (INV_X1)                                                  0.09       0.34 r
  n114 (net)                                    3         7.73      0.00       0.34 r
  U270/ZN (OAI21_X1)                                                0.10       0.43 f
  n152 (net)                                    8        10.85      0.00       0.43 f
  U129/ZN (AND2_X1)                                                 0.16       0.60 f
  writeback_value_o[14] (net)                   1        25.00      0.00       0.60 f
  writeback_value_o[14] (out)                                       0.12       0.72 f
  data arrival time                                                            0.72

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.72
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.81


  Startpoint: lsu_fifo/mem_reg[2][1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[13]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/mem_reg[2][1]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/mem_reg[2][1]/QN (DFF_X1)                                0.19       0.19 r
  lsu_fifo/n133 (net)                           2         3.89      0.00       0.19 r
  lsu_fifo/U48/ZN (OAI21_X1)                                        0.06       0.25 f
  lsu_fifo/data_out_o[1] (net)                  3         5.45      0.00       0.25 f
  lsu_fifo/data_out_o[1] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       0.25 f
  lsu_out_h (net)                                         5.45      0.00       0.25 f
  U216/ZN (INV_X1)                                                  0.09       0.34 r
  n114 (net)                                    3         7.73      0.00       0.34 r
  U270/ZN (OAI21_X1)                                                0.10       0.43 f
  n152 (net)                                    8        10.85      0.00       0.43 f
  U132/ZN (AND2_X1)                                                 0.16       0.60 f
  writeback_value_o[13] (net)                   1        25.00      0.00       0.60 f
  writeback_value_o[13] (out)                                       0.12       0.72 f
  data arrival time                                                            0.72

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.72
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.81


  Startpoint: lsu_fifo/mem_reg[2][1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[12]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/mem_reg[2][1]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/mem_reg[2][1]/QN (DFF_X1)                                0.19       0.19 r
  lsu_fifo/n133 (net)                           2         3.89      0.00       0.19 r
  lsu_fifo/U48/ZN (OAI21_X1)                                        0.06       0.25 f
  lsu_fifo/data_out_o[1] (net)                  3         5.45      0.00       0.25 f
  lsu_fifo/data_out_o[1] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       0.25 f
  lsu_out_h (net)                                         5.45      0.00       0.25 f
  U216/ZN (INV_X1)                                                  0.09       0.34 r
  n114 (net)                                    3         7.73      0.00       0.34 r
  U270/ZN (OAI21_X1)                                                0.10       0.43 f
  n152 (net)                                    8        10.85      0.00       0.43 f
  U128/ZN (AND2_X1)                                                 0.16       0.60 f
  writeback_value_o[12] (net)                   1        25.00      0.00       0.60 f
  writeback_value_o[12] (out)                                       0.12       0.72 f
  data arrival time                                                            0.72

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.72
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.81


  Startpoint: lsu_fifo/mem_reg[2][1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[11]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/mem_reg[2][1]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/mem_reg[2][1]/QN (DFF_X1)                                0.19       0.19 r
  lsu_fifo/n133 (net)                           2         3.89      0.00       0.19 r
  lsu_fifo/U48/ZN (OAI21_X1)                                        0.06       0.25 f
  lsu_fifo/data_out_o[1] (net)                  3         5.45      0.00       0.25 f
  lsu_fifo/data_out_o[1] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       0.25 f
  lsu_out_h (net)                                         5.45      0.00       0.25 f
  U216/ZN (INV_X1)                                                  0.09       0.34 r
  n114 (net)                                    3         7.73      0.00       0.34 r
  U270/ZN (OAI21_X1)                                                0.10       0.43 f
  n152 (net)                                    8        10.85      0.00       0.43 f
  U127/ZN (AND2_X1)                                                 0.16       0.60 f
  writeback_value_o[11] (net)                   1        25.00      0.00       0.60 f
  writeback_value_o[11] (out)                                       0.12       0.72 f
  data arrival time                                                            0.72

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.72
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.81


  Startpoint: lsu_fifo/mem_reg[2][1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[10]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/mem_reg[2][1]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/mem_reg[2][1]/QN (DFF_X1)                                0.19       0.19 r
  lsu_fifo/n133 (net)                           2         3.89      0.00       0.19 r
  lsu_fifo/U48/ZN (OAI21_X1)                                        0.06       0.25 f
  lsu_fifo/data_out_o[1] (net)                  3         5.45      0.00       0.25 f
  lsu_fifo/data_out_o[1] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       0.25 f
  lsu_out_h (net)                                         5.45      0.00       0.25 f
  U216/ZN (INV_X1)                                                  0.09       0.34 r
  n114 (net)                                    3         7.73      0.00       0.34 r
  U270/ZN (OAI21_X1)                                                0.10       0.43 f
  n152 (net)                                    8        10.85      0.00       0.43 f
  U126/ZN (AND2_X1)                                                 0.16       0.60 f
  writeback_value_o[10] (net)                   1        25.00      0.00       0.60 f
  writeback_value_o[10] (out)                                       0.12       0.72 f
  data arrival time                                                            0.72

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.72
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.81


  Startpoint: lsu_fifo/mem_reg[2][1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[9]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/mem_reg[2][1]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/mem_reg[2][1]/QN (DFF_X1)                                0.19       0.19 r
  lsu_fifo/n133 (net)                           2         3.89      0.00       0.19 r
  lsu_fifo/U48/ZN (OAI21_X1)                                        0.06       0.25 f
  lsu_fifo/data_out_o[1] (net)                  3         5.45      0.00       0.25 f
  lsu_fifo/data_out_o[1] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       0.25 f
  lsu_out_h (net)                                         5.45      0.00       0.25 f
  U216/ZN (INV_X1)                                                  0.09       0.34 r
  n114 (net)                                    3         7.73      0.00       0.34 r
  U270/ZN (OAI21_X1)                                                0.10       0.43 f
  n152 (net)                                    8        10.85      0.00       0.43 f
  U131/ZN (AND2_X1)                                                 0.16       0.60 f
  writeback_value_o[9] (net)                    1        25.00      0.00       0.60 f
  writeback_value_o[9] (out)                                        0.12       0.72 f
  data arrival time                                                            0.72

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.72
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.81


  Startpoint: lsu_fifo/mem_reg[2][1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[8]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/mem_reg[2][1]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/mem_reg[2][1]/QN (DFF_X1)                                0.19       0.19 r
  lsu_fifo/n133 (net)                           2         3.89      0.00       0.19 r
  lsu_fifo/U48/ZN (OAI21_X1)                                        0.06       0.25 f
  lsu_fifo/data_out_o[1] (net)                  3         5.45      0.00       0.25 f
  lsu_fifo/data_out_o[1] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       0.25 f
  lsu_out_h (net)                                         5.45      0.00       0.25 f
  U216/ZN (INV_X1)                                                  0.09       0.34 r
  n114 (net)                                    3         7.73      0.00       0.34 r
  U270/ZN (OAI21_X1)                                                0.10       0.43 f
  n152 (net)                                    8        10.85      0.00       0.43 f
  U125/ZN (AND2_X1)                                                 0.16       0.60 f
  writeback_value_o[8] (net)                    1        25.00      0.00       0.60 f
  writeback_value_o[8] (out)                                        0.12       0.72 f
  data arrival time                                                            0.72

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.72
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.81


  Startpoint: lsu_fifo/mem_reg[2][3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[30]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/mem_reg[2][3]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/mem_reg[2][3]/QN (DFF_X1)                                0.19       0.19 r
  lsu_fifo/n136 (net)                           2         3.89      0.00       0.19 r
  lsu_fifo/U42/ZN (OAI21_X1)                                        0.05       0.23 f
  lsu_fifo/data_out_o[3] (net)                  1         1.75      0.00       0.23 f
  lsu_fifo/data_out_o[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       0.23 f
  lsu_out_ls (net)                                        1.75      0.00       0.23 f
  U215/ZN (NAND2_X1)                                                0.08       0.31 r
  n140 (net)                                    2         5.55      0.00       0.31 r
  U141/ZN (NOR3_X2)                                                 0.07       0.38 f
  n174 (net)                                    9        17.58      0.00       0.38 f
  U303/ZN (AOI22_X1)                                                0.08       0.46 r
  n171 (net)                                    1         1.88      0.00       0.46 r
  U227/ZN (NAND2_X1)                                                0.14       0.60 f
  writeback_value_o[30] (net)                   1        25.00      0.00       0.60 f
  writeback_value_o[30] (out)                                       0.12       0.72 f
  data arrival time                                                            0.72

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.72
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.81


  Startpoint: lsu_fifo/mem_reg[2][3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[29]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/mem_reg[2][3]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/mem_reg[2][3]/QN (DFF_X1)                                0.19       0.19 r
  lsu_fifo/n136 (net)                           2         3.89      0.00       0.19 r
  lsu_fifo/U42/ZN (OAI21_X1)                                        0.05       0.23 f
  lsu_fifo/data_out_o[3] (net)                  1         1.75      0.00       0.23 f
  lsu_fifo/data_out_o[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       0.23 f
  lsu_out_ls (net)                                        1.75      0.00       0.23 f
  U215/ZN (NAND2_X1)                                                0.08       0.31 r
  n140 (net)                                    2         5.55      0.00       0.31 r
  U141/ZN (NOR3_X2)                                                 0.07       0.38 f
  n174 (net)                                    9        17.58      0.00       0.38 f
  U301/ZN (AOI22_X1)                                                0.08       0.46 r
  n168 (net)                                    1         1.88      0.00       0.46 r
  U251/ZN (NAND2_X1)                                                0.14       0.60 f
  writeback_value_o[29] (net)                   1        25.00      0.00       0.60 f
  writeback_value_o[29] (out)                                       0.12       0.72 f
  data arrival time                                                            0.72

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.72
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.81


  Startpoint: lsu_fifo/mem_reg[2][3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[28]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/mem_reg[2][3]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/mem_reg[2][3]/QN (DFF_X1)                                0.19       0.19 r
  lsu_fifo/n136 (net)                           2         3.89      0.00       0.19 r
  lsu_fifo/U42/ZN (OAI21_X1)                                        0.05       0.23 f
  lsu_fifo/data_out_o[3] (net)                  1         1.75      0.00       0.23 f
  lsu_fifo/data_out_o[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       0.23 f
  lsu_out_ls (net)                                        1.75      0.00       0.23 f
  U215/ZN (NAND2_X1)                                                0.08       0.31 r
  n140 (net)                                    2         5.55      0.00       0.31 r
  U141/ZN (NOR3_X2)                                                 0.07       0.38 f
  n174 (net)                                    9        17.58      0.00       0.38 f
  U299/ZN (AOI22_X1)                                                0.08       0.46 r
  n166 (net)                                    1         1.88      0.00       0.46 r
  U268/ZN (NAND2_X1)                                                0.14       0.60 f
  writeback_value_o[28] (net)                   1        25.00      0.00       0.60 f
  writeback_value_o[28] (out)                                       0.12       0.72 f
  data arrival time                                                            0.72

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.72
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.81


  Startpoint: lsu_fifo/mem_reg[2][3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[27]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/mem_reg[2][3]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/mem_reg[2][3]/QN (DFF_X1)                                0.19       0.19 r
  lsu_fifo/n136 (net)                           2         3.89      0.00       0.19 r
  lsu_fifo/U42/ZN (OAI21_X1)                                        0.05       0.23 f
  lsu_fifo/data_out_o[3] (net)                  1         1.75      0.00       0.23 f
  lsu_fifo/data_out_o[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       0.23 f
  lsu_out_ls (net)                                        1.75      0.00       0.23 f
  U215/ZN (NAND2_X1)                                                0.08       0.31 r
  n140 (net)                                    2         5.55      0.00       0.31 r
  U141/ZN (NOR3_X2)                                                 0.07       0.38 f
  n174 (net)                                    9        17.58      0.00       0.38 f
  U297/ZN (AOI22_X1)                                                0.08       0.46 r
  n164 (net)                                    1         1.88      0.00       0.46 r
  U271/ZN (NAND2_X1)                                                0.14       0.60 f
  writeback_value_o[27] (net)                   1        25.00      0.00       0.60 f
  writeback_value_o[27] (out)                                       0.12       0.72 f
  data arrival time                                                            0.72

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.72
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.81


  Startpoint: lsu_fifo/mem_reg[2][3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[26]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/mem_reg[2][3]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/mem_reg[2][3]/QN (DFF_X1)                                0.19       0.19 r
  lsu_fifo/n136 (net)                           2         3.89      0.00       0.19 r
  lsu_fifo/U42/ZN (OAI21_X1)                                        0.05       0.23 f
  lsu_fifo/data_out_o[3] (net)                  1         1.75      0.00       0.23 f
  lsu_fifo/data_out_o[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       0.23 f
  lsu_out_ls (net)                                        1.75      0.00       0.23 f
  U215/ZN (NAND2_X1)                                                0.08       0.31 r
  n140 (net)                                    2         5.55      0.00       0.31 r
  U141/ZN (NOR3_X2)                                                 0.07       0.38 f
  n174 (net)                                    9        17.58      0.00       0.38 f
  U295/ZN (AOI22_X1)                                                0.08       0.46 r
  n162 (net)                                    1         1.88      0.00       0.46 r
  U272/ZN (NAND2_X1)                                                0.14       0.60 f
  writeback_value_o[26] (net)                   1        25.00      0.00       0.60 f
  writeback_value_o[26] (out)                                       0.12       0.72 f
  data arrival time                                                            0.72

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.72
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.81


  Startpoint: lsu_fifo/mem_reg[2][3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[25]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/mem_reg[2][3]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/mem_reg[2][3]/QN (DFF_X1)                                0.19       0.19 r
  lsu_fifo/n136 (net)                           2         3.89      0.00       0.19 r
  lsu_fifo/U42/ZN (OAI21_X1)                                        0.05       0.23 f
  lsu_fifo/data_out_o[3] (net)                  1         1.75      0.00       0.23 f
  lsu_fifo/data_out_o[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       0.23 f
  lsu_out_ls (net)                                        1.75      0.00       0.23 f
  U215/ZN (NAND2_X1)                                                0.08       0.31 r
  n140 (net)                                    2         5.55      0.00       0.31 r
  U141/ZN (NOR3_X2)                                                 0.07       0.38 f
  n174 (net)                                    9        17.58      0.00       0.38 f
  U293/ZN (AOI22_X1)                                                0.08       0.46 r
  n160 (net)                                    1         1.88      0.00       0.46 r
  U273/ZN (NAND2_X1)                                                0.14       0.60 f
  writeback_value_o[25] (net)                   1        25.00      0.00       0.60 f
  writeback_value_o[25] (out)                                       0.12       0.72 f
  data arrival time                                                            0.72

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.72
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.81


  Startpoint: lsu_fifo/mem_reg[2][3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[24]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/mem_reg[2][3]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/mem_reg[2][3]/QN (DFF_X1)                                0.19       0.19 r
  lsu_fifo/n136 (net)                           2         3.89      0.00       0.19 r
  lsu_fifo/U42/ZN (OAI21_X1)                                        0.05       0.23 f
  lsu_fifo/data_out_o[3] (net)                  1         1.75      0.00       0.23 f
  lsu_fifo/data_out_o[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       0.23 f
  lsu_out_ls (net)                                        1.75      0.00       0.23 f
  U215/ZN (NAND2_X1)                                                0.08       0.31 r
  n140 (net)                                    2         5.55      0.00       0.31 r
  U141/ZN (NOR3_X2)                                                 0.07       0.38 f
  n174 (net)                                    9        17.58      0.00       0.38 f
  U290/ZN (AOI22_X1)                                                0.08       0.46 r
  n158 (net)                                    1         1.88      0.00       0.46 r
  U274/ZN (NAND2_X1)                                                0.14       0.60 f
  writeback_value_o[24] (net)                   1        25.00      0.00       0.60 f
  writeback_value_o[24] (out)                                       0.12       0.72 f
  data arrival time                                                            0.72

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.72
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.81


  Startpoint: lsu_fifo/mem_reg[2][2]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[23]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/mem_reg[2][2]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/mem_reg[2][2]/QN (DFF_X1)                                0.19       0.19 r
  lsu_fifo/n138 (net)                           2         3.89      0.00       0.19 r
  lsu_fifo/U45/ZN (OAI21_X1)                                        0.06       0.24 f
  lsu_fifo/data_out_o[2] (net)                  2         3.64      0.00       0.24 f
  lsu_fifo/data_out_o[2] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       0.24 f
  lsu_out_signed (net)                                    3.64      0.00       0.24 f
  U228/ZN (NAND2_X1)                                                0.06       0.31 r
  n175 (net)                                    2         3.88      0.00       0.31 r
  U229/ZN (NOR2_X1)                                                 0.04       0.35 f
  n157 (net)                                    2         3.59      0.00       0.35 f
  U230/ZN (NAND2_X1)                                                0.16       0.51 r
  n125 (net)                                    8        16.93      0.00       0.51 r
  U241/ZN (NAND2_X1)                                                0.18       0.69 f
  writeback_value_o[23] (net)                   1        25.00      0.00       0.69 f
  writeback_value_o[23] (out)                                       0.12       0.81 f
  data arrival time                                                            0.81

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.90


  Startpoint: lsu_fifo/mem_reg[2][2]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[22]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/mem_reg[2][2]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/mem_reg[2][2]/QN (DFF_X1)                                0.19       0.19 r
  lsu_fifo/n138 (net)                           2         3.89      0.00       0.19 r
  lsu_fifo/U45/ZN (OAI21_X1)                                        0.06       0.24 f
  lsu_fifo/data_out_o[2] (net)                  2         3.64      0.00       0.24 f
  lsu_fifo/data_out_o[2] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       0.24 f
  lsu_out_signed (net)                                    3.64      0.00       0.24 f
  U228/ZN (NAND2_X1)                                                0.06       0.31 r
  n175 (net)                                    2         3.88      0.00       0.31 r
  U229/ZN (NOR2_X1)                                                 0.04       0.35 f
  n157 (net)                                    2         3.59      0.00       0.35 f
  U230/ZN (NAND2_X1)                                                0.16       0.51 r
  n125 (net)                                    8        16.93      0.00       0.51 r
  U231/ZN (NAND2_X1)                                                0.18       0.69 f
  writeback_value_o[22] (net)                   1        25.00      0.00       0.69 f
  writeback_value_o[22] (out)                                       0.12       0.81 f
  data arrival time                                                            0.81

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.90


  Startpoint: lsu_fifo/mem_reg[2][2]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[21]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/mem_reg[2][2]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/mem_reg[2][2]/QN (DFF_X1)                                0.19       0.19 r
  lsu_fifo/n138 (net)                           2         3.89      0.00       0.19 r
  lsu_fifo/U45/ZN (OAI21_X1)                                        0.06       0.24 f
  lsu_fifo/data_out_o[2] (net)                  2         3.64      0.00       0.24 f
  lsu_fifo/data_out_o[2] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       0.24 f
  lsu_out_signed (net)                                    3.64      0.00       0.24 f
  U228/ZN (NAND2_X1)                                                0.06       0.31 r
  n175 (net)                                    2         3.88      0.00       0.31 r
  U229/ZN (NOR2_X1)                                                 0.04       0.35 f
  n157 (net)                                    2         3.59      0.00       0.35 f
  U230/ZN (NAND2_X1)                                                0.16       0.51 r
  n125 (net)                                    8        16.93      0.00       0.51 r
  U245/ZN (NAND2_X1)                                                0.18       0.69 f
  writeback_value_o[21] (net)                   1        25.00      0.00       0.69 f
  writeback_value_o[21] (out)                                       0.12       0.81 f
  data arrival time                                                            0.81

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.90


  Startpoint: lsu_fifo/mem_reg[2][2]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[20]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/mem_reg[2][2]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/mem_reg[2][2]/QN (DFF_X1)                                0.19       0.19 r
  lsu_fifo/n138 (net)                           2         3.89      0.00       0.19 r
  lsu_fifo/U45/ZN (OAI21_X1)                                        0.06       0.24 f
  lsu_fifo/data_out_o[2] (net)                  2         3.64      0.00       0.24 f
  lsu_fifo/data_out_o[2] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       0.24 f
  lsu_out_signed (net)                                    3.64      0.00       0.24 f
  U228/ZN (NAND2_X1)                                                0.06       0.31 r
  n175 (net)                                    2         3.88      0.00       0.31 r
  U229/ZN (NOR2_X1)                                                 0.04       0.35 f
  n157 (net)                                    2         3.59      0.00       0.35 f
  U230/ZN (NAND2_X1)                                                0.16       0.51 r
  n125 (net)                                    8        16.93      0.00       0.51 r
  U237/ZN (NAND2_X1)                                                0.18       0.69 f
  writeback_value_o[20] (net)                   1        25.00      0.00       0.69 f
  writeback_value_o[20] (out)                                       0.12       0.81 f
  data arrival time                                                            0.81

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.90


  Startpoint: lsu_fifo/mem_reg[2][2]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[19]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/mem_reg[2][2]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/mem_reg[2][2]/QN (DFF_X1)                                0.19       0.19 r
  lsu_fifo/n138 (net)                           2         3.89      0.00       0.19 r
  lsu_fifo/U45/ZN (OAI21_X1)                                        0.06       0.24 f
  lsu_fifo/data_out_o[2] (net)                  2         3.64      0.00       0.24 f
  lsu_fifo/data_out_o[2] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       0.24 f
  lsu_out_signed (net)                                    3.64      0.00       0.24 f
  U228/ZN (NAND2_X1)                                                0.06       0.31 r
  n175 (net)                                    2         3.88      0.00       0.31 r
  U229/ZN (NOR2_X1)                                                 0.04       0.35 f
  n157 (net)                                    2         3.59      0.00       0.35 f
  U230/ZN (NAND2_X1)                                                0.16       0.51 r
  n125 (net)                                    8        16.93      0.00       0.51 r
  U239/ZN (NAND2_X1)                                                0.18       0.69 f
  writeback_value_o[19] (net)                   1        25.00      0.00       0.69 f
  writeback_value_o[19] (out)                                       0.12       0.81 f
  data arrival time                                                            0.81

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.90


  Startpoint: lsu_fifo/mem_reg[2][2]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[18]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/mem_reg[2][2]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/mem_reg[2][2]/QN (DFF_X1)                                0.19       0.19 r
  lsu_fifo/n138 (net)                           2         3.89      0.00       0.19 r
  lsu_fifo/U45/ZN (OAI21_X1)                                        0.06       0.24 f
  lsu_fifo/data_out_o[2] (net)                  2         3.64      0.00       0.24 f
  lsu_fifo/data_out_o[2] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       0.24 f
  lsu_out_signed (net)                                    3.64      0.00       0.24 f
  U228/ZN (NAND2_X1)                                                0.06       0.31 r
  n175 (net)                                    2         3.88      0.00       0.31 r
  U229/ZN (NOR2_X1)                                                 0.04       0.35 f
  n157 (net)                                    2         3.59      0.00       0.35 f
  U230/ZN (NAND2_X1)                                                0.16       0.51 r
  n125 (net)                                    8        16.93      0.00       0.51 r
  U243/ZN (NAND2_X1)                                                0.18       0.69 f
  writeback_value_o[18] (net)                   1        25.00      0.00       0.69 f
  writeback_value_o[18] (out)                                       0.12       0.81 f
  data arrival time                                                            0.81

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.90


  Startpoint: lsu_fifo/mem_reg[2][2]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[17]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/mem_reg[2][2]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/mem_reg[2][2]/QN (DFF_X1)                                0.19       0.19 r
  lsu_fifo/n138 (net)                           2         3.89      0.00       0.19 r
  lsu_fifo/U45/ZN (OAI21_X1)                                        0.06       0.24 f
  lsu_fifo/data_out_o[2] (net)                  2         3.64      0.00       0.24 f
  lsu_fifo/data_out_o[2] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       0.24 f
  lsu_out_signed (net)                                    3.64      0.00       0.24 f
  U228/ZN (NAND2_X1)                                                0.06       0.31 r
  n175 (net)                                    2         3.88      0.00       0.31 r
  U229/ZN (NOR2_X1)                                                 0.04       0.35 f
  n157 (net)                                    2         3.59      0.00       0.35 f
  U230/ZN (NAND2_X1)                                                0.16       0.51 r
  n125 (net)                                    8        16.93      0.00       0.51 r
  U235/ZN (NAND2_X1)                                                0.18       0.69 f
  writeback_value_o[17] (net)                   1        25.00      0.00       0.69 f
  writeback_value_o[17] (out)                                       0.12       0.81 f
  data arrival time                                                            0.81

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.90


  Startpoint: lsu_fifo/mem_reg[2][2]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[16]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/mem_reg[2][2]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/mem_reg[2][2]/QN (DFF_X1)                                0.19       0.19 r
  lsu_fifo/n138 (net)                           2         3.89      0.00       0.19 r
  lsu_fifo/U45/ZN (OAI21_X1)                                        0.06       0.24 f
  lsu_fifo/data_out_o[2] (net)                  2         3.64      0.00       0.24 f
  lsu_fifo/data_out_o[2] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       0.24 f
  lsu_out_signed (net)                                    3.64      0.00       0.24 f
  U228/ZN (NAND2_X1)                                                0.06       0.31 r
  n175 (net)                                    2         3.88      0.00       0.31 r
  U229/ZN (NOR2_X1)                                                 0.04       0.35 f
  n157 (net)                                    2         3.59      0.00       0.35 f
  U230/ZN (NAND2_X1)                                                0.16       0.51 r
  n125 (net)                                    8        16.93      0.00       0.51 r
  U233/ZN (NAND2_X1)                                                0.18       0.69 f
  writeback_value_o[16] (net)                   1        25.00      0.00       0.69 f
  writeback_value_o[16] (out)                                       0.12       0.81 f
  data arrival time                                                            0.81

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.81
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.90


  Startpoint: lsu_fifo/mem_reg[2][3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[7]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/mem_reg[2][3]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/mem_reg[2][3]/QN (DFF_X1)                                0.19       0.19 r
  lsu_fifo/n136 (net)                           2         3.89      0.00       0.19 r
  lsu_fifo/U42/ZN (OAI21_X1)                                        0.05       0.23 f
  lsu_fifo/data_out_o[3] (net)                  1         1.75      0.00       0.23 f
  lsu_fifo/data_out_o[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       0.23 f
  lsu_out_ls (net)                                        1.75      0.00       0.23 f
  U215/ZN (NAND2_X1)                                                0.08       0.31 r
  n140 (net)                                    2         5.55      0.00       0.31 r
  U149/ZN (INV_X1)                                                  0.06       0.38 f
  n178 (net)                                    6        11.31      0.00       0.38 f
  U252/ZN (OAI21_X1)                                                0.17       0.55 r
  n137 (net)                                    8        17.11      0.00       0.55 r
  U267/ZN (NOR2_X1)                                                 0.14       0.69 f
  writeback_value_o[7] (net)                    1        25.00      0.00       0.69 f
  writeback_value_o[7] (out)                                        0.12       0.82 f
  data arrival time                                                            0.82

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.82
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.91


  Startpoint: lsu_fifo/mem_reg[2][3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[6]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/mem_reg[2][3]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/mem_reg[2][3]/QN (DFF_X1)                                0.19       0.19 r
  lsu_fifo/n136 (net)                           2         3.89      0.00       0.19 r
  lsu_fifo/U42/ZN (OAI21_X1)                                        0.05       0.23 f
  lsu_fifo/data_out_o[3] (net)                  1         1.75      0.00       0.23 f
  lsu_fifo/data_out_o[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       0.23 f
  lsu_out_ls (net)                                        1.75      0.00       0.23 f
  U215/ZN (NAND2_X1)                                                0.08       0.31 r
  n140 (net)                                    2         5.55      0.00       0.31 r
  U149/ZN (INV_X1)                                                  0.06       0.38 f
  n178 (net)                                    6        11.31      0.00       0.38 f
  U252/ZN (OAI21_X1)                                                0.17       0.55 r
  n137 (net)                                    8        17.11      0.00       0.55 r
  U265/ZN (NOR2_X1)                                                 0.14       0.69 f
  writeback_value_o[6] (net)                    1        25.00      0.00       0.69 f
  writeback_value_o[6] (out)                                        0.12       0.82 f
  data arrival time                                                            0.82

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.82
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.91


  Startpoint: lsu_fifo/mem_reg[2][3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[5]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/mem_reg[2][3]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/mem_reg[2][3]/QN (DFF_X1)                                0.19       0.19 r
  lsu_fifo/n136 (net)                           2         3.89      0.00       0.19 r
  lsu_fifo/U42/ZN (OAI21_X1)                                        0.05       0.23 f
  lsu_fifo/data_out_o[3] (net)                  1         1.75      0.00       0.23 f
  lsu_fifo/data_out_o[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       0.23 f
  lsu_out_ls (net)                                        1.75      0.00       0.23 f
  U215/ZN (NAND2_X1)                                                0.08       0.31 r
  n140 (net)                                    2         5.55      0.00       0.31 r
  U149/ZN (INV_X1)                                                  0.06       0.38 f
  n178 (net)                                    6        11.31      0.00       0.38 f
  U252/ZN (OAI21_X1)                                                0.17       0.55 r
  n137 (net)                                    8        17.11      0.00       0.55 r
  U263/ZN (NOR2_X1)                                                 0.14       0.69 f
  writeback_value_o[5] (net)                    1        25.00      0.00       0.69 f
  writeback_value_o[5] (out)                                        0.12       0.82 f
  data arrival time                                                            0.82

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.82
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.91


  Startpoint: lsu_fifo/mem_reg[2][3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[4]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/mem_reg[2][3]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/mem_reg[2][3]/QN (DFF_X1)                                0.19       0.19 r
  lsu_fifo/n136 (net)                           2         3.89      0.00       0.19 r
  lsu_fifo/U42/ZN (OAI21_X1)                                        0.05       0.23 f
  lsu_fifo/data_out_o[3] (net)                  1         1.75      0.00       0.23 f
  lsu_fifo/data_out_o[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       0.23 f
  lsu_out_ls (net)                                        1.75      0.00       0.23 f
  U215/ZN (NAND2_X1)                                                0.08       0.31 r
  n140 (net)                                    2         5.55      0.00       0.31 r
  U149/ZN (INV_X1)                                                  0.06       0.38 f
  n178 (net)                                    6        11.31      0.00       0.38 f
  U252/ZN (OAI21_X1)                                                0.17       0.55 r
  n137 (net)                                    8        17.11      0.00       0.55 r
  U261/ZN (NOR2_X1)                                                 0.14       0.69 f
  writeback_value_o[4] (net)                    1        25.00      0.00       0.69 f
  writeback_value_o[4] (out)                                        0.12       0.82 f
  data arrival time                                                            0.82

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.82
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.91


  Startpoint: lsu_fifo/mem_reg[2][3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[3]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/mem_reg[2][3]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/mem_reg[2][3]/QN (DFF_X1)                                0.19       0.19 r
  lsu_fifo/n136 (net)                           2         3.89      0.00       0.19 r
  lsu_fifo/U42/ZN (OAI21_X1)                                        0.05       0.23 f
  lsu_fifo/data_out_o[3] (net)                  1         1.75      0.00       0.23 f
  lsu_fifo/data_out_o[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       0.23 f
  lsu_out_ls (net)                                        1.75      0.00       0.23 f
  U215/ZN (NAND2_X1)                                                0.08       0.31 r
  n140 (net)                                    2         5.55      0.00       0.31 r
  U149/ZN (INV_X1)                                                  0.06       0.38 f
  n178 (net)                                    6        11.31      0.00       0.38 f
  U252/ZN (OAI21_X1)                                                0.17       0.55 r
  n137 (net)                                    8        17.11      0.00       0.55 r
  U259/ZN (NOR2_X1)                                                 0.14       0.69 f
  writeback_value_o[3] (net)                    1        25.00      0.00       0.69 f
  writeback_value_o[3] (out)                                        0.12       0.82 f
  data arrival time                                                            0.82

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.82
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.91


  Startpoint: lsu_fifo/mem_reg[2][3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[2]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/mem_reg[2][3]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/mem_reg[2][3]/QN (DFF_X1)                                0.19       0.19 r
  lsu_fifo/n136 (net)                           2         3.89      0.00       0.19 r
  lsu_fifo/U42/ZN (OAI21_X1)                                        0.05       0.23 f
  lsu_fifo/data_out_o[3] (net)                  1         1.75      0.00       0.23 f
  lsu_fifo/data_out_o[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       0.23 f
  lsu_out_ls (net)                                        1.75      0.00       0.23 f
  U215/ZN (NAND2_X1)                                                0.08       0.31 r
  n140 (net)                                    2         5.55      0.00       0.31 r
  U149/ZN (INV_X1)                                                  0.06       0.38 f
  n178 (net)                                    6        11.31      0.00       0.38 f
  U252/ZN (OAI21_X1)                                                0.17       0.55 r
  n137 (net)                                    8        17.11      0.00       0.55 r
  U257/ZN (NOR2_X1)                                                 0.14       0.69 f
  writeback_value_o[2] (net)                    1        25.00      0.00       0.69 f
  writeback_value_o[2] (out)                                        0.12       0.82 f
  data arrival time                                                            0.82

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.82
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.91


  Startpoint: lsu_fifo/mem_reg[2][3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[1]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/mem_reg[2][3]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/mem_reg[2][3]/QN (DFF_X1)                                0.19       0.19 r
  lsu_fifo/n136 (net)                           2         3.89      0.00       0.19 r
  lsu_fifo/U42/ZN (OAI21_X1)                                        0.05       0.23 f
  lsu_fifo/data_out_o[3] (net)                  1         1.75      0.00       0.23 f
  lsu_fifo/data_out_o[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       0.23 f
  lsu_out_ls (net)                                        1.75      0.00       0.23 f
  U215/ZN (NAND2_X1)                                                0.08       0.31 r
  n140 (net)                                    2         5.55      0.00       0.31 r
  U149/ZN (INV_X1)                                                  0.06       0.38 f
  n178 (net)                                    6        11.31      0.00       0.38 f
  U252/ZN (OAI21_X1)                                                0.17       0.55 r
  n137 (net)                                    8        17.11      0.00       0.55 r
  U255/ZN (NOR2_X1)                                                 0.14       0.69 f
  writeback_value_o[1] (net)                    1        25.00      0.00       0.69 f
  writeback_value_o[1] (out)                                        0.12       0.82 f
  data arrival time                                                            0.82

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.82
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.91


  Startpoint: lsu_fifo/mem_reg[2][3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: writeback_value_o[0]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  lsu_fifo/mem_reg[2][3]/CK (DFF_X1)                                0.00       0.00 r
  lsu_fifo/mem_reg[2][3]/QN (DFF_X1)                                0.19       0.19 r
  lsu_fifo/n136 (net)                           2         3.89      0.00       0.19 r
  lsu_fifo/U42/ZN (OAI21_X1)                                        0.05       0.23 f
  lsu_fifo/data_out_o[3] (net)                  1         1.75      0.00       0.23 f
  lsu_fifo/data_out_o[3] (fifo_WIDTH12_DEPTH4_ADDR_LEN2)            0.00       0.23 f
  lsu_out_ls (net)                                        1.75      0.00       0.23 f
  U215/ZN (NAND2_X1)                                                0.08       0.31 r
  n140 (net)                                    2         5.55      0.00       0.31 r
  U149/ZN (INV_X1)                                                  0.06       0.38 f
  n178 (net)                                    6        11.31      0.00       0.38 f
  U252/ZN (OAI21_X1)                                                0.17       0.55 r
  n137 (net)                                    8        17.11      0.00       0.55 r
  U253/ZN (NOR2_X1)                                                 0.14       0.69 f
  writeback_value_o[0] (net)                    1        25.00      0.00       0.69 f
  writeback_value_o[0] (out)                                        0.12       0.82 f
  data arrival time                                                            0.82

  clock clk_i (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock reconvergence pessimism                                     0.00       0.00
  clock uncertainty                                                 0.01       0.01
  output external delay                                            -0.10      -0.09
  data required time                                                          -0.09
  ------------------------------------------------------------------------------------
  data required time                                                          -0.09
  data arrival time                                                           -0.82
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.91


  Startpoint: lsu_fifo/mem_reg[0][11]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][11]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[0][11]/CK (DFF_X1)                0.00       0.00 r
  lsu_fifo/mem_reg[0][11]/QN (DFF_X1)                0.17       0.17 r
  lsu_fifo/n152 (net)            1         1.88      0.00       0.17 r
  lsu_fifo/U114/ZN (OAI22_X1)                        0.04       0.21 f
  lsu_fifo/n100 (net)            1         1.34      0.00       0.21 f
  lsu_fifo/mem_reg[0][11]/D (DFF_X1)                 0.01       0.22 f
  data arrival time                                             0.22

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[0][11]/CK (DFF_X1)                0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.22
  ---------------------------------------------------------------------
  slack (MET)                                                   0.19


  Startpoint: lsu_fifo/mem_reg[0][10]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][10]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[0][10]/CK (DFF_X1)                0.00       0.00 r
  lsu_fifo/mem_reg[0][10]/QN (DFF_X1)                0.17       0.17 r
  lsu_fifo/n151 (net)            1         1.88      0.00       0.17 r
  lsu_fifo/U113/ZN (OAI22_X1)                        0.04       0.21 f
  lsu_fifo/n99 (net)             1         1.34      0.00       0.21 f
  lsu_fifo/mem_reg[0][10]/D (DFF_X1)                 0.01       0.22 f
  data arrival time                                             0.22

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[0][10]/CK (DFF_X1)                0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.22
  ---------------------------------------------------------------------
  slack (MET)                                                   0.19


  Startpoint: lsu_fifo/mem_reg[0][9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][9]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[0][9]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/mem_reg[0][9]/QN (DFF_X1)                 0.17       0.17 r
  lsu_fifo/n150 (net)            1         1.88      0.00       0.17 r
  lsu_fifo/U112/ZN (OAI22_X1)                        0.04       0.21 f
  lsu_fifo/n98 (net)             1         1.34      0.00       0.21 f
  lsu_fifo/mem_reg[0][9]/D (DFF_X1)                  0.01       0.22 f
  data arrival time                                             0.22

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[0][9]/CK (DFF_X1)                 0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.22
  ---------------------------------------------------------------------
  slack (MET)                                                   0.19


  Startpoint: lsu_fifo/mem_reg[0][8]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][8]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[0][8]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/mem_reg[0][8]/QN (DFF_X1)                 0.17       0.17 r
  lsu_fifo/n149 (net)            1         1.88      0.00       0.17 r
  lsu_fifo/U111/ZN (OAI22_X1)                        0.04       0.21 f
  lsu_fifo/n97 (net)             1         1.34      0.00       0.21 f
  lsu_fifo/mem_reg[0][8]/D (DFF_X1)                  0.01       0.22 f
  data arrival time                                             0.22

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[0][8]/CK (DFF_X1)                 0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.22
  ---------------------------------------------------------------------
  slack (MET)                                                   0.19


  Startpoint: lsu_fifo/mem_reg[0][7]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][7]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[0][7]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/mem_reg[0][7]/QN (DFF_X1)                 0.17       0.17 r
  lsu_fifo/n148 (net)            1         1.88      0.00       0.17 r
  lsu_fifo/U110/ZN (OAI22_X1)                        0.04       0.21 f
  lsu_fifo/n96 (net)             1         1.34      0.00       0.21 f
  lsu_fifo/mem_reg[0][7]/D (DFF_X1)                  0.01       0.22 f
  data arrival time                                             0.22

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[0][7]/CK (DFF_X1)                 0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.22
  ---------------------------------------------------------------------
  slack (MET)                                                   0.19


  Startpoint: lsu_fifo/mem_reg[0][6]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][6]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[0][6]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/mem_reg[0][6]/QN (DFF_X1)                 0.17       0.17 r
  lsu_fifo/n147 (net)            1         1.88      0.00       0.17 r
  lsu_fifo/U109/ZN (OAI22_X1)                        0.04       0.21 f
  lsu_fifo/n95 (net)             1         1.34      0.00       0.21 f
  lsu_fifo/mem_reg[0][6]/D (DFF_X1)                  0.01       0.22 f
  data arrival time                                             0.22

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[0][6]/CK (DFF_X1)                 0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.22
  ---------------------------------------------------------------------
  slack (MET)                                                   0.19


  Startpoint: lsu_fifo/mem_reg[0][5]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][5]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[0][5]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/mem_reg[0][5]/QN (DFF_X1)                 0.17       0.17 r
  lsu_fifo/n146 (net)            1         1.88      0.00       0.17 r
  lsu_fifo/U108/ZN (OAI22_X1)                        0.04       0.21 f
  lsu_fifo/n94 (net)             1         1.34      0.00       0.21 f
  lsu_fifo/mem_reg[0][5]/D (DFF_X1)                  0.01       0.22 f
  data arrival time                                             0.22

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[0][5]/CK (DFF_X1)                 0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.22
  ---------------------------------------------------------------------
  slack (MET)                                                   0.19


  Startpoint: lsu_fifo/mem_reg[0][4]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[0][4]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/mem_reg[0][4]/QN (DFF_X1)                 0.17       0.17 r
  lsu_fifo/n145 (net)            1         1.88      0.00       0.17 r
  lsu_fifo/U107/ZN (OAI22_X1)                        0.04       0.21 f
  lsu_fifo/n93 (net)             1         1.34      0.00       0.21 f
  lsu_fifo/mem_reg[0][4]/D (DFF_X1)                  0.01       0.22 f
  data arrival time                                             0.22

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[0][4]/CK (DFF_X1)                 0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.22
  ---------------------------------------------------------------------
  slack (MET)                                                   0.19


  Startpoint: lsu_fifo/mem_reg[0][3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[0][3]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/mem_reg[0][3]/QN (DFF_X1)                 0.17       0.17 r
  lsu_fifo/n144 (net)            1         1.88      0.00       0.17 r
  lsu_fifo/U106/ZN (OAI22_X1)                        0.04       0.21 f
  lsu_fifo/n92 (net)             1         1.34      0.00       0.21 f
  lsu_fifo/mem_reg[0][3]/D (DFF_X1)                  0.01       0.22 f
  data arrival time                                             0.22

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[0][3]/CK (DFF_X1)                 0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.22
  ---------------------------------------------------------------------
  slack (MET)                                                   0.19


  Startpoint: lsu_fifo/mem_reg[0][2]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[0][2]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/mem_reg[0][2]/QN (DFF_X1)                 0.17       0.17 r
  lsu_fifo/n143 (net)            1         1.88      0.00       0.17 r
  lsu_fifo/U105/ZN (OAI22_X1)                        0.04       0.21 f
  lsu_fifo/n91 (net)             1         1.34      0.00       0.21 f
  lsu_fifo/mem_reg[0][2]/D (DFF_X1)                  0.01       0.22 f
  data arrival time                                             0.22

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[0][2]/CK (DFF_X1)                 0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.22
  ---------------------------------------------------------------------
  slack (MET)                                                   0.19


  Startpoint: lsu_fifo/mem_reg[0][1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[0][1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[0][1]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/mem_reg[0][1]/QN (DFF_X1)                 0.17       0.17 r
  lsu_fifo/n142 (net)            1         1.88      0.00       0.17 r
  lsu_fifo/U104/ZN (OAI22_X1)                        0.04       0.21 f
  lsu_fifo/n90 (net)             1         1.34      0.00       0.21 f
  lsu_fifo/mem_reg[0][1]/D (DFF_X1)                  0.01       0.22 f
  data arrival time                                             0.22

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[0][1]/CK (DFF_X1)                 0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.22
  ---------------------------------------------------------------------
  slack (MET)                                                   0.19


  Startpoint: lsu_fifo/mem_reg[2][11]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][11]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[2][11]/CK (DFF_X1)                0.00       0.00 r
  lsu_fifo/mem_reg[2][11]/QN (DFF_X1)                0.17       0.17 r
  lsu_fifo/n158 (net)            1         1.88      0.00       0.17 r
  lsu_fifo/U87/ZN (OAI22_X1)                         0.04       0.21 f
  lsu_fifo/n76 (net)             1         1.34      0.00       0.21 f
  lsu_fifo/mem_reg[2][11]/D (DFF_X1)                 0.01       0.22 f
  data arrival time                                             0.22

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[2][11]/CK (DFF_X1)                0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.22
  ---------------------------------------------------------------------
  slack (MET)                                                   0.19


  Startpoint: lsu_fifo/mem_reg[2][10]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][10]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[2][10]/CK (DFF_X1)                0.00       0.00 r
  lsu_fifo/mem_reg[2][10]/QN (DFF_X1)                0.17       0.17 r
  lsu_fifo/n157 (net)            1         1.88      0.00       0.17 r
  lsu_fifo/U86/ZN (OAI22_X1)                         0.04       0.21 f
  lsu_fifo/n75 (net)             1         1.34      0.00       0.21 f
  lsu_fifo/mem_reg[2][10]/D (DFF_X1)                 0.01       0.22 f
  data arrival time                                             0.22

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[2][10]/CK (DFF_X1)                0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.22
  ---------------------------------------------------------------------
  slack (MET)                                                   0.19


  Startpoint: lsu_fifo/mem_reg[2][9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][9]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[2][9]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/mem_reg[2][9]/QN (DFF_X1)                 0.17       0.17 r
  lsu_fifo/n156 (net)            1         1.88      0.00       0.17 r
  lsu_fifo/U85/ZN (OAI22_X1)                         0.04       0.21 f
  lsu_fifo/n74 (net)             1         1.34      0.00       0.21 f
  lsu_fifo/mem_reg[2][9]/D (DFF_X1)                  0.01       0.22 f
  data arrival time                                             0.22

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[2][9]/CK (DFF_X1)                 0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.22
  ---------------------------------------------------------------------
  slack (MET)                                                   0.19


  Startpoint: lsu_fifo/mem_reg[2][8]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][8]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[2][8]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/mem_reg[2][8]/QN (DFF_X1)                 0.17       0.17 r
  lsu_fifo/n155 (net)            1         1.88      0.00       0.17 r
  lsu_fifo/U84/ZN (OAI22_X1)                         0.04       0.21 f
  lsu_fifo/n73 (net)             1         1.34      0.00       0.21 f
  lsu_fifo/mem_reg[2][8]/D (DFF_X1)                  0.01       0.22 f
  data arrival time                                             0.22

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[2][8]/CK (DFF_X1)                 0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.22
  ---------------------------------------------------------------------
  slack (MET)                                                   0.19


  Startpoint: lsu_fifo/mem_reg[2][7]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][7]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[2][7]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/mem_reg[2][7]/QN (DFF_X1)                 0.17       0.17 r
  lsu_fifo/n154 (net)            1         1.88      0.00       0.17 r
  lsu_fifo/U83/ZN (OAI22_X1)                         0.04       0.21 f
  lsu_fifo/n72 (net)             1         1.34      0.00       0.21 f
  lsu_fifo/mem_reg[2][7]/D (DFF_X1)                  0.01       0.22 f
  data arrival time                                             0.22

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[2][7]/CK (DFF_X1)                 0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.22
  ---------------------------------------------------------------------
  slack (MET)                                                   0.19


  Startpoint: lsu_fifo/mem_reg[2][6]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][6]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[2][6]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/mem_reg[2][6]/QN (DFF_X1)                 0.17       0.17 r
  lsu_fifo/n153 (net)            1         1.88      0.00       0.17 r
  lsu_fifo/U82/ZN (OAI22_X1)                         0.04       0.21 f
  lsu_fifo/n71 (net)             1         1.34      0.00       0.21 f
  lsu_fifo/mem_reg[2][6]/D (DFF_X1)                  0.01       0.22 f
  data arrival time                                             0.22

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[2][6]/CK (DFF_X1)                 0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.22
  ---------------------------------------------------------------------
  slack (MET)                                                   0.19


  Startpoint: lsu_fifo/mem_reg[2][4]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[2][4]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/mem_reg[2][4]/QN (DFF_X1)                 0.17       0.17 r
  lsu_fifo/n135 (net)            1         1.88      0.00       0.17 r
  lsu_fifo/U80/ZN (OAI22_X1)                         0.04       0.21 f
  lsu_fifo/n69 (net)             1         1.34      0.00       0.21 f
  lsu_fifo/mem_reg[2][4]/D (DFF_X1)                  0.01       0.22 f
  data arrival time                                             0.22

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[2][4]/CK (DFF_X1)                 0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.22
  ---------------------------------------------------------------------
  slack (MET)                                                   0.19


  Startpoint: lsu_fifo/mem_reg[3][11]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[3][11]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[3][11]/CK (DFF_X1)                0.00       0.00 r
  lsu_fifo/mem_reg[3][11]/QN (DFF_X1)                0.19       0.19 r
  lsu_fifo/n164 (net)            2         3.86      0.00       0.19 r
  lsu_fifo/U75/ZN (OAI22_X1)                         0.04       0.23 f
  lsu_fifo/n64 (net)             1         1.34      0.00       0.23 f
  lsu_fifo/mem_reg[3][11]/D (DFF_X1)                 0.01       0.24 f
  data arrival time                                             0.24

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[3][11]/CK (DFF_X1)                0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.24
  ---------------------------------------------------------------------
  slack (MET)                                                   0.21


  Startpoint: lsu_fifo/mem_reg[3][10]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[3][10]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[3][10]/CK (DFF_X1)                0.00       0.00 r
  lsu_fifo/mem_reg[3][10]/QN (DFF_X1)                0.19       0.19 r
  lsu_fifo/n163 (net)            2         3.86      0.00       0.19 r
  lsu_fifo/U74/ZN (OAI22_X1)                         0.04       0.23 f
  lsu_fifo/n63 (net)             1         1.34      0.00       0.23 f
  lsu_fifo/mem_reg[3][10]/D (DFF_X1)                 0.01       0.24 f
  data arrival time                                             0.24

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[3][10]/CK (DFF_X1)                0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.24
  ---------------------------------------------------------------------
  slack (MET)                                                   0.21


  Startpoint: lsu_fifo/mem_reg[3][9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[3][9]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[3][9]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/mem_reg[3][9]/QN (DFF_X1)                 0.19       0.19 r
  lsu_fifo/n162 (net)            2         3.86      0.00       0.19 r
  lsu_fifo/U72/ZN (OAI22_X1)                         0.04       0.23 f
  lsu_fifo/n62 (net)             1         1.34      0.00       0.23 f
  lsu_fifo/mem_reg[3][9]/D (DFF_X1)                  0.01       0.24 f
  data arrival time                                             0.24

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[3][9]/CK (DFF_X1)                 0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.24
  ---------------------------------------------------------------------
  slack (MET)                                                   0.21


  Startpoint: lsu_fifo/mem_reg[3][8]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[3][8]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[3][8]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/mem_reg[3][8]/QN (DFF_X1)                 0.19       0.19 r
  lsu_fifo/n161 (net)            2         3.86      0.00       0.19 r
  lsu_fifo/U70/ZN (OAI22_X1)                         0.04       0.23 f
  lsu_fifo/n61 (net)             1         1.34      0.00       0.23 f
  lsu_fifo/mem_reg[3][8]/D (DFF_X1)                  0.01       0.24 f
  data arrival time                                             0.24

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[3][8]/CK (DFF_X1)                 0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.24
  ---------------------------------------------------------------------
  slack (MET)                                                   0.21


  Startpoint: lsu_fifo/mem_reg[3][7]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[3][7]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[3][7]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/mem_reg[3][7]/QN (DFF_X1)                 0.19       0.19 r
  lsu_fifo/n160 (net)            2         3.86      0.00       0.19 r
  lsu_fifo/U68/ZN (OAI22_X1)                         0.04       0.23 f
  lsu_fifo/n60 (net)             1         1.34      0.00       0.23 f
  lsu_fifo/mem_reg[3][7]/D (DFF_X1)                  0.01       0.24 f
  data arrival time                                             0.24

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[3][7]/CK (DFF_X1)                 0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.24
  ---------------------------------------------------------------------
  slack (MET)                                                   0.21


  Startpoint: lsu_fifo/mem_reg[3][6]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[3][6]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[3][6]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/mem_reg[3][6]/QN (DFF_X1)                 0.19       0.19 r
  lsu_fifo/n159 (net)            2         3.86      0.00       0.19 r
  lsu_fifo/U66/ZN (OAI22_X1)                         0.04       0.23 f
  lsu_fifo/n59 (net)             1         1.34      0.00       0.23 f
  lsu_fifo/mem_reg[3][6]/D (DFF_X1)                  0.01       0.24 f
  data arrival time                                             0.24

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[3][6]/CK (DFF_X1)                 0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.24
  ---------------------------------------------------------------------
  slack (MET)                                                   0.21


  Startpoint: lsu_fifo/mem_reg[3][5]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[3][5]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[3][5]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/mem_reg[3][5]/QN (DFF_X1)                 0.19       0.19 r
  lsu_fifo/n129 (net)            2         3.86      0.00       0.19 r
  lsu_fifo/U64/ZN (OAI22_X1)                         0.04       0.23 f
  lsu_fifo/n58 (net)             1         1.34      0.00       0.23 f
  lsu_fifo/mem_reg[3][5]/D (DFF_X1)                  0.01       0.24 f
  data arrival time                                             0.24

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[3][5]/CK (DFF_X1)                 0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.24
  ---------------------------------------------------------------------
  slack (MET)                                                   0.21


  Startpoint: lsu_fifo/mem_reg[3][4]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[3][4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[3][4]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/mem_reg[3][4]/QN (DFF_X1)                 0.19       0.19 r
  lsu_fifo/n132 (net)            2         3.86      0.00       0.19 r
  lsu_fifo/U62/ZN (OAI22_X1)                         0.04       0.23 f
  lsu_fifo/n57 (net)             1         1.34      0.00       0.23 f
  lsu_fifo/mem_reg[3][4]/D (DFF_X1)                  0.01       0.24 f
  data arrival time                                             0.24

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[3][4]/CK (DFF_X1)                 0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.24
  ---------------------------------------------------------------------
  slack (MET)                                                   0.21


  Startpoint: lsu_fifo/mem_reg[3][3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[3][3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[3][3]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/mem_reg[3][3]/QN (DFF_X1)                 0.19       0.19 r
  lsu_fifo/n131 (net)            2         3.86      0.00       0.19 r
  lsu_fifo/U60/ZN (OAI22_X1)                         0.04       0.23 f
  lsu_fifo/n56 (net)             1         1.34      0.00       0.23 f
  lsu_fifo/mem_reg[3][3]/D (DFF_X1)                  0.01       0.24 f
  data arrival time                                             0.24

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[3][3]/CK (DFF_X1)                 0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.24
  ---------------------------------------------------------------------
  slack (MET)                                                   0.21


  Startpoint: lsu_fifo/mem_reg[3][2]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[3][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[3][2]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/mem_reg[3][2]/QN (DFF_X1)                 0.19       0.19 r
  lsu_fifo/n137 (net)            2         3.86      0.00       0.19 r
  lsu_fifo/U58/ZN (OAI22_X1)                         0.04       0.23 f
  lsu_fifo/n55 (net)             1         1.34      0.00       0.23 f
  lsu_fifo/mem_reg[3][2]/D (DFF_X1)                  0.01       0.24 f
  data arrival time                                             0.24

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[3][2]/CK (DFF_X1)                 0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.24
  ---------------------------------------------------------------------
  slack (MET)                                                   0.21


  Startpoint: lsu_fifo/mem_reg[3][1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[3][1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[3][1]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/mem_reg[3][1]/QN (DFF_X1)                 0.19       0.19 r
  lsu_fifo/n127 (net)            2         3.86      0.00       0.19 r
  lsu_fifo/U56/ZN (OAI22_X1)                         0.04       0.23 f
  lsu_fifo/n54 (net)             1         1.34      0.00       0.23 f
  lsu_fifo/mem_reg[3][1]/D (DFF_X1)                  0.01       0.24 f
  data arrival time                                             0.24

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[3][1]/CK (DFF_X1)                 0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.24
  ---------------------------------------------------------------------
  slack (MET)                                                   0.21


  Startpoint: lsu_fifo/wr_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/wr_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[1]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[1]/QN (DFF_X1)                 0.19       0.19 r
  lsu_fifo/n140 (net)            2         3.88      0.00       0.19 r
  lsu_fifo/U117/ZN (AOI221_X1)                       0.05       0.23 f
  lsu_fifo/n101 (net)            1         1.34      0.00       0.23 f
  lsu_fifo/wr_ptr_reg[1]/D (DFF_X1)                  0.01       0.24 f
  data arrival time                                             0.24

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/wr_ptr_reg[1]/CK (DFF_X1)                 0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.24
  ---------------------------------------------------------------------
  slack (MET)                                                   0.21


  Startpoint: lsu_fifo/mem_reg[1][11]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][11]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[1][11]/CK (DFF_X1)                0.00       0.00 r
  lsu_fifo/mem_reg[1][11]/QN (DFF_X1)                0.19       0.19 r
  lsu_fifo/n124 (net)            2         3.87      0.00       0.19 r
  lsu_fifo/U101/ZN (OAI22_X1)                        0.05       0.24 f
  lsu_fifo/n88 (net)             1         1.34      0.00       0.24 f
  lsu_fifo/mem_reg[1][11]/D (DFF_X1)                 0.01       0.24 f
  data arrival time                                             0.24

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[1][11]/CK (DFF_X1)                0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.24
  ---------------------------------------------------------------------
  slack (MET)                                                   0.21


  Startpoint: lsu_fifo/mem_reg[1][10]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][10]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[1][10]/CK (DFF_X1)                0.00       0.00 r
  lsu_fifo/mem_reg[1][10]/QN (DFF_X1)                0.19       0.19 r
  lsu_fifo/n123 (net)            2         3.87      0.00       0.19 r
  lsu_fifo/U100/ZN (OAI22_X1)                        0.05       0.24 f
  lsu_fifo/n87 (net)             1         1.34      0.00       0.24 f
  lsu_fifo/mem_reg[1][10]/D (DFF_X1)                 0.01       0.24 f
  data arrival time                                             0.24

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[1][10]/CK (DFF_X1)                0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.24
  ---------------------------------------------------------------------
  slack (MET)                                                   0.21


  Startpoint: lsu_fifo/mem_reg[1][9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][9]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[1][9]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/mem_reg[1][9]/QN (DFF_X1)                 0.19       0.19 r
  lsu_fifo/n122 (net)            2         3.87      0.00       0.19 r
  lsu_fifo/U99/ZN (OAI22_X1)                         0.05       0.24 f
  lsu_fifo/n86 (net)             1         1.34      0.00       0.24 f
  lsu_fifo/mem_reg[1][9]/D (DFF_X1)                  0.01       0.24 f
  data arrival time                                             0.24

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[1][9]/CK (DFF_X1)                 0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.24
  ---------------------------------------------------------------------
  slack (MET)                                                   0.21


  Startpoint: lsu_fifo/mem_reg[1][8]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][8]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[1][8]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/mem_reg[1][8]/QN (DFF_X1)                 0.19       0.19 r
  lsu_fifo/n121 (net)            2         3.87      0.00       0.19 r
  lsu_fifo/U98/ZN (OAI22_X1)                         0.05       0.24 f
  lsu_fifo/n85 (net)             1         1.34      0.00       0.24 f
  lsu_fifo/mem_reg[1][8]/D (DFF_X1)                  0.01       0.24 f
  data arrival time                                             0.24

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[1][8]/CK (DFF_X1)                 0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.24
  ---------------------------------------------------------------------
  slack (MET)                                                   0.21


  Startpoint: lsu_fifo/mem_reg[1][7]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][7]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[1][7]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/mem_reg[1][7]/QN (DFF_X1)                 0.19       0.19 r
  lsu_fifo/n120 (net)            2         3.87      0.00       0.19 r
  lsu_fifo/U97/ZN (OAI22_X1)                         0.05       0.24 f
  lsu_fifo/n84 (net)             1         1.34      0.00       0.24 f
  lsu_fifo/mem_reg[1][7]/D (DFF_X1)                  0.01       0.24 f
  data arrival time                                             0.24

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[1][7]/CK (DFF_X1)                 0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.24
  ---------------------------------------------------------------------
  slack (MET)                                                   0.21


  Startpoint: lsu_fifo/mem_reg[1][6]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][6]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[1][6]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/mem_reg[1][6]/QN (DFF_X1)                 0.19       0.19 r
  lsu_fifo/n119 (net)            2         3.87      0.00       0.19 r
  lsu_fifo/U96/ZN (OAI22_X1)                         0.05       0.24 f
  lsu_fifo/n83 (net)             1         1.34      0.00       0.24 f
  lsu_fifo/mem_reg[1][6]/D (DFF_X1)                  0.01       0.24 f
  data arrival time                                             0.24

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[1][6]/CK (DFF_X1)                 0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.24
  ---------------------------------------------------------------------
  slack (MET)                                                   0.21


  Startpoint: lsu_fifo/mem_reg[1][5]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][5]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[1][5]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/mem_reg[1][5]/QN (DFF_X1)                 0.19       0.19 r
  lsu_fifo/n115 (net)            2         3.87      0.00       0.19 r
  lsu_fifo/U95/ZN (OAI22_X1)                         0.05       0.24 f
  lsu_fifo/n82 (net)             1         1.34      0.00       0.24 f
  lsu_fifo/mem_reg[1][5]/D (DFF_X1)                  0.01       0.24 f
  data arrival time                                             0.24

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[1][5]/CK (DFF_X1)                 0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.24
  ---------------------------------------------------------------------
  slack (MET)                                                   0.21


  Startpoint: lsu_fifo/mem_reg[1][4]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[1][4]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/mem_reg[1][4]/QN (DFF_X1)                 0.19       0.19 r
  lsu_fifo/n117 (net)            2         3.87      0.00       0.19 r
  lsu_fifo/U94/ZN (OAI22_X1)                         0.05       0.24 f
  lsu_fifo/n81 (net)             1         1.34      0.00       0.24 f
  lsu_fifo/mem_reg[1][4]/D (DFF_X1)                  0.01       0.24 f
  data arrival time                                             0.24

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[1][4]/CK (DFF_X1)                 0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.24
  ---------------------------------------------------------------------
  slack (MET)                                                   0.21


  Startpoint: lsu_fifo/mem_reg[1][3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[1][3]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/mem_reg[1][3]/QN (DFF_X1)                 0.19       0.19 r
  lsu_fifo/n116 (net)            2         3.87      0.00       0.19 r
  lsu_fifo/U93/ZN (OAI22_X1)                         0.05       0.24 f
  lsu_fifo/n80 (net)             1         1.34      0.00       0.24 f
  lsu_fifo/mem_reg[1][3]/D (DFF_X1)                  0.01       0.24 f
  data arrival time                                             0.24

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[1][3]/CK (DFF_X1)                 0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.24
  ---------------------------------------------------------------------
  slack (MET)                                                   0.21


  Startpoint: lsu_fifo/mem_reg[1][2]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[1][2]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/mem_reg[1][2]/QN (DFF_X1)                 0.19       0.19 r
  lsu_fifo/n118 (net)            2         3.87      0.00       0.19 r
  lsu_fifo/U92/ZN (OAI22_X1)                         0.05       0.24 f
  lsu_fifo/n79 (net)             1         1.34      0.00       0.24 f
  lsu_fifo/mem_reg[1][2]/D (DFF_X1)                  0.01       0.24 f
  data arrival time                                             0.24

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[1][2]/CK (DFF_X1)                 0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.24
  ---------------------------------------------------------------------
  slack (MET)                                                   0.21


  Startpoint: lsu_fifo/mem_reg[1][1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[1][1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[1][1]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/mem_reg[1][1]/QN (DFF_X1)                 0.19       0.19 r
  lsu_fifo/n114 (net)            2         3.87      0.00       0.19 r
  lsu_fifo/U91/ZN (OAI22_X1)                         0.05       0.24 f
  lsu_fifo/n78 (net)             1         1.34      0.00       0.24 f
  lsu_fifo/mem_reg[1][1]/D (DFF_X1)                  0.01       0.24 f
  data arrival time                                             0.24

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[1][1]/CK (DFF_X1)                 0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.24
  ---------------------------------------------------------------------
  slack (MET)                                                   0.21


  Startpoint: lsu_fifo/mem_reg[2][5]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][5]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[2][5]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/mem_reg[2][5]/QN (DFF_X1)                 0.19       0.19 r
  lsu_fifo/n134 (net)            2         3.89      0.00       0.19 r
  lsu_fifo/U81/ZN (OAI22_X1)                         0.05       0.24 f
  lsu_fifo/n70 (net)             1         1.34      0.00       0.24 f
  lsu_fifo/mem_reg[2][5]/D (DFF_X1)                  0.01       0.24 f
  data arrival time                                             0.24

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[2][5]/CK (DFF_X1)                 0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.24
  ---------------------------------------------------------------------
  slack (MET)                                                   0.21


  Startpoint: lsu_fifo/mem_reg[2][3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[2][3]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/mem_reg[2][3]/QN (DFF_X1)                 0.19       0.19 r
  lsu_fifo/n136 (net)            2         3.89      0.00       0.19 r
  lsu_fifo/U79/ZN (OAI22_X1)                         0.05       0.24 f
  lsu_fifo/n68 (net)             1         1.34      0.00       0.24 f
  lsu_fifo/mem_reg[2][3]/D (DFF_X1)                  0.01       0.24 f
  data arrival time                                             0.24

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[2][3]/CK (DFF_X1)                 0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.24
  ---------------------------------------------------------------------
  slack (MET)                                                   0.21


  Startpoint: lsu_fifo/mem_reg[2][2]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[2][2]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/mem_reg[2][2]/QN (DFF_X1)                 0.19       0.19 r
  lsu_fifo/n138 (net)            2         3.89      0.00       0.19 r
  lsu_fifo/U78/ZN (OAI22_X1)                         0.05       0.24 f
  lsu_fifo/n67 (net)             1         1.34      0.00       0.24 f
  lsu_fifo/mem_reg[2][2]/D (DFF_X1)                  0.01       0.24 f
  data arrival time                                             0.24

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[2][2]/CK (DFF_X1)                 0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.24
  ---------------------------------------------------------------------
  slack (MET)                                                   0.21


  Startpoint: lsu_fifo/mem_reg[2][1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/mem_reg[2][1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/mem_reg[2][1]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/mem_reg[2][1]/QN (DFF_X1)                 0.19       0.19 r
  lsu_fifo/n133 (net)            2         3.89      0.00       0.19 r
  lsu_fifo/U77/ZN (OAI22_X1)                         0.05       0.24 f
  lsu_fifo/n66 (net)             1         1.34      0.00       0.24 f
  lsu_fifo/mem_reg[2][1]/D (DFF_X1)                  0.01       0.24 f
  data arrival time                                             0.24

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/mem_reg[2][1]/CK (DFF_X1)                 0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.24
  ---------------------------------------------------------------------
  slack (MET)                                                   0.21


  Startpoint: lsu_fifo/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/rd_ptr_reg[0]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/rd_ptr_reg[0]/QN (DFF_X1)                 0.19       0.19 r
  lsu_fifo/n126 (net)            2         3.95      0.00       0.19 r
  lsu_fifo/U122/ZN (AOI221_X1)                       0.05       0.24 f
  lsu_fifo/n104 (net)            1         1.34      0.00       0.24 f
  lsu_fifo/rd_ptr_reg[0]/D (DFF_X1)                  0.01       0.24 f
  data arrival time                                             0.24

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/rd_ptr_reg[0]/CK (DFF_X1)                 0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.24
  ---------------------------------------------------------------------
  slack (MET)                                                   0.21


  Startpoint: lsu_fifo/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/rd_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/rd_ptr_reg[1]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/rd_ptr_reg[1]/QN (DFF_X1)                 0.19       0.19 r
  lsu_fifo/n125 (net)            2         3.95      0.00       0.19 r
  lsu_fifo/U121/ZN (AOI221_X1)                       0.05       0.24 f
  lsu_fifo/n103 (net)            1         1.34      0.00       0.24 f
  lsu_fifo/rd_ptr_reg[1]/D (DFF_X1)                  0.01       0.24 f
  data arrival time                                             0.24

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/rd_ptr_reg[1]/CK (DFF_X1)                 0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.24
  ---------------------------------------------------------------------
  slack (MET)                                                   0.21


  Startpoint: lsu_fifo/wr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: lsu_fifo/wr_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  lsu                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  lsu_fifo/wr_ptr_reg[0]/CK (DFF_X1)                 0.00       0.00 r
  lsu_fifo/wr_ptr_reg[0]/QN (DFF_X1)                 0.21       0.21 r
  lsu_fifo/n139 (net)            4         8.04      0.00       0.21 r
  lsu_fifo/U118/ZN (AOI221_X1)                       0.06       0.27 f
  lsu_fifo/n102 (net)            1         1.34      0.00       0.27 f
  lsu_fifo/wr_ptr_reg[0]/D (DFF_X1)                  0.01       0.28 f
  data arrival time                                             0.28

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  lsu_fifo/wr_ptr_reg[0]/CK (DFF_X1)                 0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.28
  ---------------------------------------------------------------------
  slack (MET)                                                   0.25


1
