Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Tue May 28 11:53:26 2019
| Host         : eolab running 64-bit SUSE Linux Enterprise Server 12
| Command      : report_control_sets -verbose -file base_zynq_design_wrapper_control_sets_placed.rpt
| Design       : base_zynq_design_wrapper
| Device       : xc7z045
-----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  1166 |
| Unused register locations in slices containing registers |  4317 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             215 |          101 |
| No           | No                    | Yes                    |            2080 |          868 |
| No           | Yes                   | No                     |            1050 |          344 |
| Yes          | No                    | No                     |             992 |          265 |
| Yes          | No                    | Yes                    |           17162 |         6693 |
| Yes          | Yes                   | No                     |            3072 |         1042 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                             Clock Signal                            |                                                                                                                                                             Enable Signal                                                                                                                                                            |                                                                                                                                                           Set/Reset Signal                                                                                                                                                           | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg                                                                 | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                    |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/multiple_id_non_split_i_1__0_n_0                                                                                                                                                                                             |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg                                                                              | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                 |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg                                                                              | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                 |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg                                      | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                         |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg                                                                              | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                 |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg                                                                              | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                 |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/wr_en                                                                                                                                                                                 | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/split_in_progress                                                                                                                                                                     |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg                                                                 | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                    |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg                                                                         | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                            |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/wr_en                                                                                                                                                                                 | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg                                                                         | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                            |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg                                                                         | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                            |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg                                                                              | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                 |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg                                                                 | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                    |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg                                                                              | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                 |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/multiple_id_non_split_i_1__0_n_0                                                                                                                                                                                             |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg                                                                 | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                    |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg                    | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                       |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg                                                                              | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                 |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg                                                                              | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                 |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg                                                                         | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                            |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/split_in_progress                                                                                                                                                                     |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg                                    | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                       |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/wr_en                                                                                                                                                                                 | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg                                                                         | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                            |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg                                    | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                       |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg                                                                 | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                    |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg                                                                 | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                    |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg                                                                 | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                    |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg                    | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                       |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg                                      | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                         |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/queue_id_reg[0]                                                                                                                                                                               | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg                                                                         | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                            |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg                                                                         | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                            |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg                                                                         | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                            |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg                                                                 | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                    |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg                                                              | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                 |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/b_buffer_i/buffer_i/buffer                                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/b_buffer_i/buffer_i/buffer[0][13]_i_1__13_n_0                                                                                                                                                                                                                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg              | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                 |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg              | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                 |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg                                                                 | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                    |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                            |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg                                                              | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                 |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                            |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg                                              | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                 |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg                                              | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                 |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg                                                                 | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                    |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg                                                                              | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                 |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg                                                                | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                   |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg                                                                | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                   |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg                                                                              | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                 |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg                                                                         | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                            |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg                                                                         | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                            |                1 |              1 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AW_BW_REMAP/ID_TABLE[15][6]_i_1_n_0                                                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/r_count_reg[0]_4[0]                                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/r_count_reg[0]_0[0]                                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/ex_stage_i/PCMR_q_reg[1][0]                                                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/icache_ctrl_unit_i/r_id[2]_i_1_n_0                                                                                                                                                                                                                                       | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/event_unit_i/event_unit_sm[0].event_unit_SM_i/CS_CLK[1]_i_1_n_0                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                                             | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                            |                2 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/r_count_reg[0]_2[0]                                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/r_count_reg[0]_3[0]                                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/m_payload_i[1]_i_1__0_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/r_count_reg[0]_5[0]                                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i[1]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.write_cs[1]_i_1_n_0                                                                                                                                                                                   | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                            |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[0][0]                                                                                                                                                                                      | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                            |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/b_buffer_i/buffer_i/buffer                                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/elements[1]_i_1__25_n_0                                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/r_buffer_i/buffer_i/elements[1]_i_1__13_n_0                                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[0].r_issuing_cnt_reg[0][0]                                                                                                                                                                                      | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                            |                2 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ext_unit_i/r_buffer_i/buffer_i/elements[1]_i_1__4_n_0                                                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/b_buffer_i/buffer_i/buffer[0][14]_i_1__9_n_0                                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/s_per_master_r_data_reg[0][0]                                                                                                                                                                                                                                      | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/b_buffer_i/buffer_i/elements[1]_i_1__12_n_0                                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ext_unit_i/ar_buffer_i/buffer_i/elements[1]_i_1__5_n_0                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[8][0]                                                                                                                                                                                      | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                            |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AW_BW_REMAP/ID_TABLE[11][6]_i_1_n_0                                                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/cfg_req_int                                                                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AW_BW_REMAP/ID_TABLE[2][6]_i_1__2_n_0                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ext_unit_i/r_buffer_i/buffer_i/elements[1]_i_1__9_n_0                                                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AW_BW_REMAP/ID_TABLE[14][6]_i_1_n_0                                                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/tcdm_unit_i/beat_queue_tx[1].tcdm_beat_queue_tx_i/FIFO_REGISTERS[0][21]_i_1__1_n_0                                                                                                                                                                                   | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/tcdm_unit_i/beat_queue_tx[1].tcdm_beat_queue_tx_i/FIFO_REGISTERS                                                                                                                                                                                                     | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk5[0].regfile_mem_mandatory_reg[6][1][0]                                                                                                                                                                                                                      | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ext_unit_i/w_buffer_i/buffer_i/elements[1]_i_1__0_n_0                                                                                                                                                                                                                | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AW_BW_REMAP/ID_TABLE[12][6]_i_1_n_0                                                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AW_BW_REMAP/ID_TABLE[1][6]_i_1_n_0                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/tcdm_unit_i/beat_queue_rx[1].tcdm_beat_queue_rx_i/FIFO_REGISTERS[0][20]_i_1__33_n_0                                                                                                                                                                               | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/tcdm_unit_i/beat_queue_rx[1].tcdm_beat_queue_rx_i/FIFO_REGISTERS                                                                                                                                                                                                  | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/ex_stage_i/SR_q_reg[4][0]                                                                                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AW_BW_REMAP/ID_TABLE[10][6]_i_1_n_0                                                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AW_BW_REMAP/ID_TABLE[0][6]_i_1_n_0                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ext_unit_i/b_buffer_i/buffer_i/elements[1]_i_1__1_n_0                                                                                                                                                                                                                | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ext_unit_i/aw_buffer_i/buffer_i/elements[1]_i_1_n_0                                                                                                                                                                                                                  | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AW_BW_REMAP/ID_TABLE[13][6]_i_1_n_0                                                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                       | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                    |                2 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/controller_i/FSM_sequential_BP_State_SP_reg[1][0]                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/controller_i/__0/i__n_0                                                                                                                                                                                                                                    | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                     | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                    |                2 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/s_rx_elements_reg[1][0]                                                                                                                                                                                      | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I                                                                                                                                           | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                                                 |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/ex_stage_i/SR_q_reg[4][1]                                                                                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/split_in_progress                                                                                                                                                                     |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_datamem_i/axi2per_i/b_buffer_i/buffer_i/buffer                                                                                                                                                                                                                                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_datamem_i/axi2per_i/aw_buffer_i/buffer_i/p_2_in                                                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_datamem_i/axi2per_i/aw_buffer_i/buffer_i/elements[1]_i_1__27_n_0                                                                                                                                                                                                                       | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                               |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_datamem_i/axi2per_i/ar_buffer_i/buffer_i/elements[1]_i_1__14_n_0                                                                                                                                                                                                                       | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                          |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_datamem_i/axi2per_i/ar_buffer_i/buffer_i/E[0]                                                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                  |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                               |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                               |                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                          |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                  |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                               |                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                  |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                               |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                          |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                               |                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/multiple_id_non_split_i_1__0_n_0                                                                                                                                                                                             |                1 |              2 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk5[0].regfile_mem_mandatory[3][7]_i_1_n_0                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                       |                1 |              2 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/genblk5[1].regfile_mem_mandatory[6][9]_i_1_n_0                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                     |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                     |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__0_n_0                                                                                                                                                                           |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/reset                                                                                                                                                                                                    |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d_reg[0][0]                                                                                                                                                                                                              |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/bbmux_P_reg[1][1][0]                                                                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/bbmux_P_reg[9][1][0]                                                                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                 |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/bbmux_P_reg[8][1][0]                                                                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/bbmux_P_reg[7][1][0]                                                                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/bbmux_P_reg[6][1][0]                                                                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                               |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/bbmux_P_reg[5][1][0]                                                                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/bbmux_P_reg[4][1][0]                                                                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/bbmux_P_reg[3][0][0]                                                                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/bbmux_P_reg[2][1]_0[0]                                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                               |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/bbmux_P_reg[0][1][0]                                                                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/r_count_reg[0]_1[0]                                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                      |                2 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                                                                           | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                            |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/p_2_in                                                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                               |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/elements[1]_i_1__26_n_0                                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/counter_pending[1]_i_1_n_0                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/elements[1]_i_1__11_n_0                                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                          |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_datamem_i/axi2per_i/w_buffer_i/buffer_i/elements[1]_i_1__15_n_0                                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_datamem_i/axi2per_i/res_channel_i/elements_reg[0][0]                                                                                                                                                                                                                                   | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_datamem_i/axi2per_i/b_buffer_i/buffer_i/buffer[0][14]_i_1__11_n_0                                                                                                                                                                                                                      | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/soc_AXI_ctrl_v1_0_0/inst/soc_AXI_ctrl_v1_0_S00_AXI_inst/pulp_ctrl[0]_i_2_n_0                                                                                                                                                                                                                                      | base_zynq_design_i/soc_AXI_ctrl_v1_0_0/inst/soc_AXI_ctrl_v1_0_S00_AXI_inst/pulp_ctrl[0]_i_1_n_0                                                                                                                                                                                                                                      |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/stdout_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/ID_TABLE[15][6]_i_1__2_n_0                                                                                                                                                                                                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/stdout_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/ID_TABLE[14][6]_i_1__2_n_0                                                                                                                                                                                                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/stdout_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/ID_TABLE[13][6]_i_1__2_n_0                                                                                                                                                                                                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/stdout_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/ID_TABLE[11][6]_i_1__2_n_0                                                                                                                                                                                                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/stdout_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/ID_TABLE[12][6]_i_1__2_n_0                                                                                                                                                                                                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/command_fifo_i/E[0]                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                               |                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/trans_queue_i/s_elements[1]_i_1_n_0                                                                                                                                                                                                                      | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AQOS_Q_reg[0]_0                                                                                                                                                                                                        | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/stdout_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/ID_TABLE[1][6]_i_1__2_n_0                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_REQ_BLOCK_GEN[5].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS                                                                                                                                                                                                    | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_REQ_BLOCK_GEN[5].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS[0][1]_i_1__36_n_0                                                                                                                                                                                  | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_REQ_BLOCK_GEN[4].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS                                                                                                                                                                                                    | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_REQ_BLOCK_GEN[4].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS[0][1]_i_1__35_n_0                                                                                                                                                                                  | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/fsm_slow                                                                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_REQ_BLOCK_GEN[3].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS[0][1]_i_1__34_n_0                                                                                                                                                                                  | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/l2_mem_if_i/axi_mem_if_i/R_CTRL_HP/E[0]                                                                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_REQ_BLOCK_GEN[3].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS                                                                                                                                                                                                    | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AQOS_Q_reg[0]_0                                                                                                                                                                                                        | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/stdout_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AW_BW_REMAP/ID_TABLE[14][6]_i_1__1_n_0                                                                                                                                                                                                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ext_unit_i/ar_buffer_i/buffer_i/elements[1]_i_1__3_n_0                                                                                                                                                                                                                | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/stdout_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AW_BW_REMAP/ID_TABLE[1][6]_i_1__1_n_0                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/stdout_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/ID_TABLE[9][6]_i_1__2_n_0                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ext_unit_i/r_buffer_i/buffer_i/elements[1]_i_1__2_n_0                                                                                                                                                                                                                 | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/stdout_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/ID_TABLE[8][6]_i_1__2_n_0                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/tcdm_unit_i/beat_queue_rx[1].tcdm_beat_queue_rx_i/FIFO_REGISTERS                                                                                                                                                                                                  | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/tcdm_unit_i/beat_queue_rx[1].tcdm_beat_queue_rx_i/FIFO_REGISTERS[0][20]_i_1__21_n_0                                                                                                                                                                               | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/stdout_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/ID_TABLE[7][6]_i_1__2_n_0                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/l2_mem_if_i/axi_mem_if_i/R_CTRL_LP/E[0]                                                                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/stdout_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/ID_TABLE[6][6]_i_1__2_n_0                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/stdout_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/ID_TABLE[5][6]_i_1__2_n_0                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/stdout_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/ID_TABLE[10][6]_i_1__2_n_0                                                                                                                                                                                                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/tcdm_unit_i/beat_queue_rx[1].tcdm_beat_queue_rx_i/FIFO_REGISTERS                                                                                                                                                                                                      | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/tcdm_unit_i/beat_queue_rx[1].tcdm_beat_queue_rx_i/FIFO_REGISTERS[0][21]_i_1__11_n_0                                                                                                                                                                                   | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/stdout_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/ID_TABLE[3][6]_i_1__2_n_0                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/stdout_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/ID_TABLE[4][6]_i_1__2_n_0                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/stdout_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/ID_TABLE[2][6]_i_1__0_n_0                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                          |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                               |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/r_buffer_i/buffer_i/elements[1]_i_1__21_n_0                                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/l2_mem_if_i/axi_mem_if_i/W_CTRL_HP/E[0]                                                                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/split_in_progress                                                                                                                                                                     |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/l2_mem_if_i/axi_mem_if_i/W_CTRL_LP/E[0]                                                                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                  |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/l2_mem_if_i/axi_mem_if_i/W_CTRL_LP/Push_Pointer_CS_reg[0][0]                                                                                                                                                                                                                                   | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/r_buffer_i/buffer_i/E[0]                                                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/aw_buffer_i/buffer_i/p_2_in                                                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/p_2_in                                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/p_2_in                                                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                               |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/ID_TABLE_reg[0][0][0]                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/ID_TABLE_reg[0][1]_0[0]                                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/split_in_progress                                                                                                                                                                     |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/E[0]                                                                                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                  |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/aw_buffer_i/buffer_i/ID_TABLE_reg[0][0]_0[0]                                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/l2_mem_if_i/axi_mem_if_i/Slave_b_buffer_LP/buffer_i/Pop_Pointer_CS[1]_i_1__3_n_0                                                                                                                                                                                                               | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/l2_mem_if_i/axi_mem_if_i/Slave_ar_buffer_LP/buffer_i/Push_Pointer_CS[1]_i_1__0_n_0                                                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/l2_mem_if_i/axi_mem_if_i/Slave_ar_buffer_LP/buffer_i/Pop_Pointer_CS[1]_i_1__0_n_0                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                               |                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/l2_mem_if_i/axi_mem_if_i/Slave_aw_buffer_LP/buffer_i/Push_Pointer_CS[1]_i_1_n_0                                                                                                                                                                                                                | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/l2_mem_if_i/axi_mem_if_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS[3][14]_i_1_n_0                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/l2_mem_if_i/axi_mem_if_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS[2][14]_i_1_n_0                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/l2_mem_if_i/axi_mem_if_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS[1][14]_i_1_n_0                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/l2_mem_if_i/axi_mem_if_i/Slave_b_buffer_LP/buffer_i/FIFO_REGISTERS[0][14]_i_1__31_n_0                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AW_BW_REMAP/ID_TABLE[3][6]_i_1_n_0                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS                                                                                                                                                                                                    | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/l2_mem_if_i/axi_mem_if_i/Slave_r_buffer_LP/buffer_i/Pop_Pointer_CS[1]_i_1__2_n_0                                                                                                                                                                                                               | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS[0][1]_i_1__32_n_0                                                                                                                                                                                  | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS                                                                                                                                                                                                    | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/FIFO_REGISTERS[0][1]_i_1__29_n_0                                                                                                                                                                                  | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                          |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/l2_mem_if_i/axi_mem_if_i/Slave_w_buffer_LP/buffer_i/Pop_Pointer_CS[1]_i_1__1_n_0                                                                                                                                                                                                               | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/l2_mem_if_i/axi_mem_if_i/Slave_w_buffer_LP/buffer_i/Push_Pointer_CS[1]_i_1__1_n_0                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/ID_TABLE[12][6]_i_1__0_n_0                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/ID_TABLE[6][6]_i_1__0_n_0                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/ID_TABLE[5][6]_i_1__0_n_0                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/ID_TABLE[4][6]_i_1__0_n_0                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/ID_TABLE[3][6]_i_1__0_n_0                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/ID_TABLE[2][6]_i_1_n_0                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/ID_TABLE[1][6]_i_1__0_n_0                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/ID_TABLE[14][6]_i_1__0_n_0                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/ID_TABLE[13][6]_i_1__0_n_0                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/ID_TABLE[15][6]_i_1__0_n_0                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/s_rx_elements_reg[1][0]                                                                                                                                                                                      | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/data_reg[0][8][0]                                                                                                                                                                                                                 | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/data_reg[5][8][0]                                                                                                                                                                                                                 | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/data_reg[4][8][0]                                                                                                                                                                                                                 | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/data_reg[6][8][0]                                                                                                                                                                                                                 | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/data_reg[3][8][0]                                                                                                                                                                                                                 | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/data_reg[2][8][0]                                                                                                                                                                                                                 | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/data_reg[1][8][0]                                                                                                                                                                                                                 | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_bchan/write_tr/E[0]                                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AW_BW_REMAP/ID_TABLE[7][6]_i_1_n_0                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ext_unit_i/ar_buffer_i/buffer_i/elements[1]_i_1__10_n_0                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/E[0]                                                                                                                                                                                                                                                | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_destination_reg[1]                                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/trans_queue_i/s_elements[1]_i_1__2_n_0                                                                                                                                                                                                                | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AW_BW_REMAP/ID_TABLE[4][6]_i_1_n_0                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AW_BW_REMAP/ID_TABLE[5][6]_i_1_n_0                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AW_BW_REMAP/ID_TABLE[6][6]_i_1_n_0                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/periph_FIFO_i/FIFO_REQ/LS_o_reg                                                                                                                                                                                                                                     | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/trans_queue_i/s_elements[1]_i_1__1_n_0                                                                                                                                                                                                                | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AW_BW_REMAP/ID_TABLE[8][6]_i_1_n_0                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AW_BW_REMAP/ID_TABLE[9][6]_i_1_n_0                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/periph_FIFO_i/FIFO_REQ/return_o_reg[1][0]                                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/periph_FIFO_i/FIFO_REQ/r_fetch_en_reg[1]                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/periph_FIFO_i/FIFO_REQ/mask_ack_flush_reg[0][0]                                                                                                                                                                                                                     | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/ID_TABLE[9][6]_i_1__0_n_0                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/ID_TABLE[8][6]_i_1__0_n_0                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/ID_TABLE[7][6]_i_1__0_n_0                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/elements[1]_i_1__6_n_0                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/b_buffer_i/buffer_i/elements[1]_i_1__8_n_0                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/b_buffer_i/buffer_i/buffer[0][14]_i_1__3_n_0                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/b_buffer_i/buffer_i/buffer                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/elements[1]_i_1__23_n_0                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/stdout_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AW_BW_REMAP/ID_TABLE[4][6]_i_1__1_n_0                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/stdout_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AW_BW_REMAP/ID_TABLE[3][6]_i_1__1_n_0                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/stdout_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AW_BW_REMAP/ID_TABLE[10][6]_i_1__1_n_0                                                                                                                                                                                                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/stdout_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AW_BW_REMAP/ID_TABLE[5][6]_i_1__1_n_0                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/s_rx_elements_reg[1][0]                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/stdout_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AW_BW_REMAP/ID_TABLE[11][6]_i_1__1_n_0                                                                                                                                                                                                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/stdout_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AW_BW_REMAP/ID_TABLE[6][6]_i_1__1_n_0                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/stdout_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AW_BW_REMAP/ID_TABLE[7][6]_i_1__1_n_0                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/req_channel_i/p_2_in                                                                                                                                                                                                                                  | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/stdout_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AW_BW_REMAP/ID_TABLE[12][6]_i_1__1_n_0                                                                                                                                                                                                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/res_channel_i/elements_reg[0][0]                                                                                                                                                                                                                      | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/stdout_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AW_BW_REMAP/ID_TABLE[8][6]_i_1__1_n_0                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/trans_queue_i/s_elements[1]_i_1__0_n_0                                                                                                                                                                                                                    | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/stdout_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AW_BW_REMAP/ID_TABLE[9][6]_i_1__1_n_0                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/stdout_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AW_BW_REMAP/ID_TABLE[13][6]_i_1__1_n_0                                                                                                                                                                                                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/stdout_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AW_BW_REMAP/ID_TABLE[2][6]_i_1__1_n_0                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/stdout_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AW_BW_REMAP/ID_TABLE[15][6]_i_1__1_n_0                                                                                                                                                                                                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/ID_TABLE[10][6]_i_1__0_n_0                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/to_ps_id_remap_wrap_i/axi_id_remap_i/genblk1_1.AR_BR_REMAP/ID_TABLE[11][6]_i_1__0_n_0                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/elements[1]_i_1__22_n_0                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              2 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/aw_buffer_i/buffer_i/elements[2]_i_1_n_0                                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/elements[2]_i_1__1_n_0                                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/r_valid_reg_1                                                                                                                                                                                                                                    | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                 |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/controller_i/FSM_sequential_exc_fsm_cs_reg[2][0]                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/E[0]                                                                                                                                                                                               | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/soc_AXI_ctrl_v1_0_0/inst/soc_AXI_ctrl_v1_0_S00_AXI_inst/axi_rdata                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.active_target_hot_reg[0]                                                                                                                                                                                       | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                            |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/RR_FLAG_o[2]_i_1_n_0                                                                                                                                                                               | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/ARB_TREE.BR_ARB_TREE/RR_REQ/E[0]                                                                                                                                                                                               | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BW_ALLOC/ARB_TREE.BW_ARB_TREE/RR_REQ/RR_FLAG_o[2]_i_1__1_n_0                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/controller_i/dbg_fsm_ns_n_0                                                                                                                                                                                                                                | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/gen_single_thread.active_target_hot_reg[0]                                                                                                                                                        | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                            |                2 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[2]_i_1__0_n_0                                                                                                                                                       | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                            |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[64][0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[2]_i_1_n_0                                                                                                                                                         | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                            |                2 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_1[0]                                                                                                                   | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                                                     |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/elements[2]_i_1__0_n_0                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                                     | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                                                     |                2 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                 |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                 |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                              |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                              |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                              |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                              |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                              |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                              |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/r_valid_from_dma0_reg_i_1_n_0                                                                                                                                                                                                                                      | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/wei_to_uC_i/r_valid_from_dma1_reg_i_1_n_0                                                                                                                                                                                                                                      | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                         |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                      |                2 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                      |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                    |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                    |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                 |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                 |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                 |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                         |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                         |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                              |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                              |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                              |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                              |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                         |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                 |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]         |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]         |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                         |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]              |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]              |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                         |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                    |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/s_ready_i_reg_0                                                                                                                                                            |                2 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_valid_i_reg_0                                                                                                                                                            |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                 |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                              |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                              |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                         |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                         |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                 |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                 |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                              |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                              |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                         |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                         |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                    |                1 |              3 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/barrier_store_link[3]                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              4 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                    |                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[9][0]                                                                               |                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/barrier_store_link[1]                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              4 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/barrier_store_link[0]                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              4 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/wr_en                                                                                                                                                                                 | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                1 |              4 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[3]                                                                                                                                                                | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                                                                                      |                2 |              4 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[3]                                                                                                                                                                | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                                                                                      |                1 |              4 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/barrier_store_link[4]                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              4 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/E[0]                                                                                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              4 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/barrier_store_link[2]                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              4 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/queue_id_reg[0]                                                                                                                                                                               | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                1 |              4 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/uC_to_prog_i/gnt_store_cnt0                                                                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/uC_to_prog_i/gnt_store_cnt[3]_i_1_n_0                                                                                                                                                                                                                                              |                1 |              4 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AR_ADDR_DEC/E[0]                                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              4 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/pushed_new_cmd                                                                                                                                                                                     | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                                                                                   |                1 |              4 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                               | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                              |                1 |              4 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/gnt_dma_cnt0__6                                                                                                                                                                                                                                                  | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/gnt_dma_cnt[3]_i_1__0_n_0                                                                                                                                                                                                                                        |                1 |              4 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actload_prog_i/inc_par                                                                                                                                                                                                                                                       | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actload_prog_i/cnt_par[3]_i_1__0_n_0                                                                                                                                                                                                                                         |                1 |              4 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                         | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                                                         |                2 |              4 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                                 | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                              |                1 |              4 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/pushed_new_cmd                                                                                                                                                                                     | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                                                                                   |                2 |              4 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/r_mask_to_trigger_reg[0]_0                                                                                                                                                                                                                       | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              4 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[2].pipe_pooling_i/SR[0]                                                                                                                                                                                                                                |                1 |              4 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/D[0]                                                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              4 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                  | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                      |                2 |              4 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/queue_id_reg[0]                                                                                                                                                                               | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                1 |              4 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actload_prog_i/E[0]                                                                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/uC_to_prog_i/gnt_load_cnt[3]_i_1_n_0                                                                                                                                                                                                                                               |                1 |              4 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/E[0]                                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              4 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[0]                                                                                                                                                                | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                                                                                      |                1 |              4 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[3]                                                                                                                                                                | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                                                                                      |                1 |              4 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_datamem_i/axi2per_i/aw_buffer_i/buffer_i/E[0]                                                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                4 |              4 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/pushed_new_cmd                                                                                                                                                                                     | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                                                                                   |                2 |              4 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/gnt_dma_cnt0__6                                                                                                                                                                                                                                                  | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_0_i/gnt_dma_cnt[3]_i_1_n_0                                                                                                                                                                                                                                           |                1 |              4 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[3]                                                                                                                                                                | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                                                                                      |                2 |              4 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[3][0]               |                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                               | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                   |                1 |              4 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/wr_en                                                                                                                                                                                 | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                2 |              4 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/inc_par                                                                                                                                                                                                                                                      | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/cnt_par[3]_i_1_n_0                                                                                                                                                                                                                                           |                2 |              4 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                                                                             | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                2 |              5 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0]          |                                                                                                                                                                                                                                                                                                                                      |                1 |              5 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS[0][5]_i_1__32_n_0                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                3 |              5 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                                                                    | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                                                 |                2 |              5 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/exc_controller_i/ESR_q_reg[0][0]                                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              5 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0]                                                                          |                                                                                                                                                                                                                                                                                                                                      |                1 |              5 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                               |                                                                                                                                                                                                                                                                                                                                      |                1 |              5 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS                                                                                                                                                                                               | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              5 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/rst_processing_system7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                   |                3 |              5 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/request_entered                                                                                                                                                                                                                                     | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              5 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/tcdm_unit_i/tcdm_if_tx[1].tcdm_if_tx_i/RESP_MUX[0].sel_slave_reg[0][0]                                                                                                                                                                                               |                2 |              5 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0]                                                                          |                                                                                                                                                                                                                                                                                                                                      |                1 |              5 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                               |                                                                                                                                                                                                                                                                                                                                      |                1 |              5 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                               |                                                                                                                                                                                                                                                                                                                                      |                1 |              5 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                                                                             | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                2 |              5 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                                                                             | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                2 |              5 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/addr_q                                                                                                                                                      | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                                                 |                2 |              5 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                                                                  | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                                                 |                1 |              5 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/addr_q                                                                                                                                                    | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                                                 |                1 |              5 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                               |                                                                                                                                                                                                                                                                                                                                      |                1 |              5 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0]                                                                          |                                                                                                                                                                                                                                                                                                                                      |                2 |              5 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                               |                                                                                                                                                                                                                                                                                                                                      |                1 |              5 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0]                                                                          |                                                                                                                                                                                                                                                                                                                                      |                1 |              5 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                               |                                                                                                                                                                                                                                                                                                                                      |                1 |              5 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0]                                                                          |                                                                                                                                                                                                                                                                                                                                      |                1 |              5 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/rst_processing_system7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                    | base_zynq_design_i/rst_processing_system7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                             |                1 |              6 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                                                                                                                              | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                2 |              6 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                                  | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                2 |              6 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/s_ready_i_reg_0                                                                                                                                                                                          |                2 |              6 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actload_prog_i/cnt_batch0                                                                                                                                                                                                                                                    | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actload_prog_i/cnt_batch[5]_i_1__0_n_0                                                                                                                                                                                                                                       |                1 |              6 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/cmd_depth_reg[5][0]                                                                                                                                                                                                          | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                2 |              6 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                                  | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                2 |              6 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/cmd_depth_reg[5][0]                                                                                                                                                                                                          | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                2 |              6 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/m_valid_i_reg_0                                                                                                                                                                                          |                3 |              6 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[0][0]                                                                                                                                | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                              |                2 |              6 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[0][0]                                                                                                                                                                  | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                              |                2 |              6 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS                                                                                                                                                                                               | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                3 |              6 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/FIFO_REGISTERS[0][5]_i_1__31_n_0                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                3 |              6 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                                                                                                                              | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                3 |              6 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/cmd_depth_reg[5][0]                                                                                                                                                                                                          | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                2 |              6 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                                  | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                2 |              6 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/cnt_batch0                                                                                                                                                                                                                                                   | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/cnt_batch[5]_i_1_n_0                                                                                                                                                                                                                                         |                1 |              6 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                                  | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                2 |              6 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actload_prog_i/cnt_in_batch0                                                                                                                                                                                                                                                 | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actload_prog_i/cnt_in_batch[5]_i_1__0_n_0                                                                                                                                                                                                                                    |                2 |              6 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/cnt_in_batch0                                                                                                                                                                                                                                                | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/cnt_in_batch[5]_i_1_n_0                                                                                                                                                                                                                                      |                2 |              6 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                                                                                                                              | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                2 |              6 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                                  | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                2 |              6 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/E[0]                                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              7 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                    | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                                                 |                4 |              7 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/data_reg[5][73]_1[0]                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              7 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pre_next_word_1_reg[2]_0[0]                                                                                                                               | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                                                 |                3 |              7 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/data_reg[3][73][0]                                                                                                                                                                                                                | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              7 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/data_reg[4][73][0]                                                                                                                                                                                                                | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                3 |              7 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/r_buffer_i/buffer_i/buffer                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              7 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/r_buffer_i/buffer_i/buffer[0][79]_i_1_n_0                                                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              7 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/data_reg[1][73][0]                                                                                                                                                                                                                | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                3 |              7 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/data_reg[2][73][0]                                                                                                                                                                                                                | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              7 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/data_reg[0][73][0]                                                                                                                                                                                                                | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              7 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/master_slice_i/axi_slice_i/dc_rchan/write_tr/data_reg[6][73][0]                                                                                                                                                                                                                | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                1 |              7 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                                                                             | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                3 |              7 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                                                                             | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                2 |              7 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/soc_AXI_ctrl_v1_0_0/inst/soc_AXI_ctrl_v1_0_S00_AXI_inst/pulp_ctrl[0]_i_1_n_0                                                                                                                                                                                                                                      |                4 |              7 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                             | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                              |                2 |              7 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/state_reg[0][0]                                                                                                                                                                                                                   | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[15][0]                                                                 | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                                                                   |                1 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[55][0]                                                                 | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                                                                   |                3 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31][0]                                                                 | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                                                                   |                1 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[47][0]                                                                 | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                                                                   |                1 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63][0]                                                                 | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                                                                   |                1 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[7][0]                                                                               |                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                    |                                                                                                                                                                                                                                                                                                                                      |                2 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_bchan/read_tr/state[7]_i_1__8_n_0                                                                                                                                                                                                                 | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_rchan/read_tr/state[7]_i_1__7_n_0                                                                                                                                                                                                                 | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                       |                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23][0]                                                                 | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                                                                   |                2 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[7][0]                                                                                                                          | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                                                       |                3 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                   | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                            |                3 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/r_buffer_i/buffer_i/state_reg[7][0]                                                                                                                                                                                                                   | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                3 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/b_buffer_i/buffer_i/state_reg[7][0]                                                                                                                                                                                                                   | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/E[0]                                                                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/state_reg[0][0]                                                                                                                                                                                                                  | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_aligner_rx_i/s_store_strb                                                                                                                                                                                                                      | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                6 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                       |                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                       |                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                    |                                                                                                                                                                                                                                                                                                                                      |                2 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_aligner_rx_i/s_store_strb                                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                7 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_archan/full/full_synch/E[0]                                                                                                                                                                                                                       | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[7][0]                                                                                                                                    | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                                                        |                3 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/tcdm_unit_i/tcdm_rx_cmd_queue_i/E[0]                                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                4 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                       | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                             |                3 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_aligner_rx_i/s_store_strb                                                                                                                                                                                                                      | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                5 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/periph_FIFO_i/FIFO_REQ/RM_o_reg[0][0]                                                                                                                                                                                                                               | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/periph_FIFO_i/FIFO_REQ/PIPE_REGS_reg[0][0][0][0]                                                                                                                                                                                                                    | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                4 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/periph_FIFO_i/FIFO_REQ/PIPE_REGS_reg[0][1][0][0]                                                                                                                                                                                                                    | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                3 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/periph_FIFO_i/FIFO_REQ/PIPE_REGS_reg[0][2][0][0]                                                                                                                                                                                                                    | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                3 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/periph_FIFO_i/FIFO_REQ/PIPE_REGS_reg[0][3][0][0]                                                                                                                                                                                                                    | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                4 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/periph_FIFO_i/FIFO_REQ/PIPE_REGS_reg[1][3][0][0]                                                                                                                                                                                                                    | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/periph_FIFO_i/FIFO_REQ/PIPE_REGS_reg[1][2][0][0]                                                                                                                                                                                                                    | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/periph_FIFO_i/FIFO_REQ/PIPE_REGS_reg[1][1][0][0]                                                                                                                                                                                                                    | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/periph_FIFO_i/FIFO_REQ/PIPE_REGS_reg[1][0][0]_0[0]                                                                                                                                                                                                                  | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                3 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[39][0]                                                                 | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                                                                   |                1 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                     | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                              |                3 |              8 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/offload_job_id_incr                                                                                                                                                                                                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                                          | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                                                 |                3 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                                          | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                                                 |                2 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                                          | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                                                 |                3 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                                          | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                                                 |                2 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                                          | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                                                 |                2 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                                          | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                                                 |                2 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                                           | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                                                 |                2 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                                                          | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                                                 |                2 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[7]_0[0]                                                                | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                                                                   |                1 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                                                                   |                5 |              8 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/cnt_fs_h_reg[7]_0[0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                       |                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                    |                                                                                                                                                                                                                                                                                                                                      |                2 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[7][0]                                                                               |                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[7][0]                                                                               |                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                    |                                                                                                                                                                                                                                                                                                                                      |                2 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_REQ_BLOCK_GEN[5].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/state_reg[0][0]                                                                                                                                                                                                   | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                3 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/trans_unit_i/trans_aligner_tx_i/s_store_strb                                                                                                                                                                                                                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                7 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/state_reg[0]_0[0]                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/CounterBurstCS[7]_i_1_n_0                                                                                                                                                                                                      | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                3 |              8 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/running_job_id_incr                                                                                                                                                                                                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/soc_AXI_ctrl_v1_0_0/inst/soc_AXI_ctrl_v1_0_S00_AXI_inst/axi_arlen_cntr03_out                                                                                                                                                                                                                                      | base_zynq_design_i/soc_AXI_ctrl_v1_0_0/inst/soc_AXI_ctrl_v1_0_S00_AXI_inst/axi_arlen_cntr[7]_i_1_n_0                                                                                                                                                                                                                                 |                3 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                       |                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                       |                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/CounterBurstCS[7]_i_1__0_n_0                                                                                                                                                                                                   | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                            |                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[7][0]                                                                               |                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/wrapper_slave_i/slave_i/regfile_i/cnt_fs_w_reg[7][0]                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                3 |              8 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                      | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                                                 |                5 |              9 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/tcdm_unit_i/tcdm_tx_cmd_queue_i/s_beats_nb_reg0                                                                                                                                                                                                                      | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                4 |              9 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/length_counter_1_reg[0][0]                                                                                                                                                                         | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                4 |              9 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_LENGTH.first_mi_word_q_reg[0]                                                                                                                   | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                                                 |                4 |              9 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/tcdm_unit_i/tcdm_rx_cmd_queue_i/s_beats_nb_reg0                                                                                                                                                                                                                       | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                4 |              9 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                    |                                                                                                                                                                                                                                                                                                                                      |                2 |              9 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[8][0]                                               |                                                                                                                                                                                                                                                                                                                                      |                2 |              9 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/l2_mem_if_i/axi_mem_if_i/R_CTRL_HP/CountBurst_CS[8]_i_1__1_n_0                                                                                                                                                                                                                                 | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                5 |              9 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/l2_mem_if_i/axi_mem_if_i/R_CTRL_LP/CountBurst_NS__0                                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                4 |              9 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/tcdm_unit_i/tcdm_rx_cmd_queue_i/E[0]                                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                5 |              9 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                      |                3 |              9 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/si_full_size_q_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                      |                4 |              9 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/l2_mem_if_i/axi_mem_if_i/W_CTRL_LP/CountBurst_NS                                                                                                                                                                                                                                               | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                3 |              9 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/length_counter_1_reg[0][0]                                                                                                                                                                         | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                3 |              9 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ext_unit_i/ext_tx_if_i/s_beats_count_reg[0]_0                                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                5 |              9 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ext_unit_i/ext_tx_if_i/pointer_in0                                                                                                                                                                                                                                   | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                3 |              9 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/tcdm_unit_i/tcdm_rx_cmd_queue_i/s_cmd_opc_reg_reg[0]                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                5 |              9 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                          |                                                                                                                                                                                                                                                                                                                                      |                2 |              9 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/si_full_size_q_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                      |                4 |              9 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[8][0]                     |                                                                                                                                                                                                                                                                                                                                      |                2 |              9 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/length_counter_1_reg[0][0]                                                                                                                                                                         | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                3 |              9 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                      |                2 |              9 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                      | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                 |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_archan/write_tr/data_reg[0][68][0]                                                                                                                                                                                                                | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_archan/write_tr/data_reg[1][68][0]                                                                                                                                                                                                                | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_archan/write_tr/data_reg[2][68][0]                                                                                                                                                                                                                | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                               |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_archan/write_tr/data_reg[5][68][0]                                                                                                                                                                                                                | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                3 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_archan/write_tr/E[0]                                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                4 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                     |                3 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/periph_FIFO_i/FIFO_REQ/rdata_reg[9]                                                                                                                                                                                                                                 | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                    | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                               |                3 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                  |                3 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                              | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                 |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                            | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                               |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                     |                5 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                          |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_archan/write_tr/data_reg[3][68][0]                                                                                                                                                                                                                | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                       | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                          |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                               |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                  |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/aw_buffer_i/buffer_i/E[0]                                                                                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                4 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                       |                3 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/buffer[0][23]_i_1__11_n_0                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/BR_ALLOC/outstanding_counter[9]_i_1__2_n_0                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                6 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                          | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                     |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                       | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                  |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/buffer[0][23]_i_1__10_n_0                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/buffer                                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                3 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                            | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                               |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                       | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                          |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_awchan/write_tr/data_reg[4][68][0]                                                                                                                                                                                                                | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_awchan/write_tr/data_reg[3][68][0]                                                                                                                                                                                                                | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_awchan/write_tr/data_reg[5][68][0]                                                                                                                                                                                                                | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                3 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                               | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                  |                3 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_awchan/write_tr/E[0]                                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                3 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                               | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                          |                3 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_awchan/write_tr/data_reg[0][68][0]                                                                                                                                                                                                                | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                3 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/AW_ADDR_DEC/E[0]                                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                4 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                            | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                               |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                    | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                               |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                            | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                               |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                            | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                               |                3 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                    | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                               |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                               | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                          |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_awchan/write_tr/data_reg[6][68][0]                                                                                                                                                                                                                | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                3 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_awchan/write_tr/data_reg[1][68][0]                                                                                                                                                                                                                | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                       | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                          |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                    | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                               |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                               | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                          |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                               |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/BR_ALLOC/outstanding_counter[9]_i_1__0_n_0                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                5 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                               | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                  |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                       | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                  |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_awchan/write_tr/data_reg[2][68][0]                                                                                                                                                                                                                | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                               |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                          |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/ar_buffer_i/buffer_i/buffer                                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_archan/write_tr/data_reg[6][68][0]                                                                                                                                                                                                                | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                3 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_archan/write_tr/data_reg[4][68][0]                                                                                                                                                                                                                | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                6 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                            |                6 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                               |                3 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                               |                3 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                    | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                               |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                          |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                               | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                          |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                  |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                       | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                          |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                               |                3 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                          |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                            | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                               |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                               | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                  |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                       | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                  |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                               | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                  |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                          |                3 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                  | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                     |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                  |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                               |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                    | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                       |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                            | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                       |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                          |                3 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                    | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                               |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                       | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                  |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                          | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                     |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                            | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                               |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                               |                3 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                 |                4 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                    | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                               |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                               | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                          |                4 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                               |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                               | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                          |                3 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                  | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                     |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                       | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                          |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                       | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                  |                3 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                       | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                          |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                  |                2 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                               | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                  |                3 |             10 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                                  | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                              |                4 |             11 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                        | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                    |                4 |             11 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/E[0]                                                                                                                                                                                                                                 | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                4 |             12 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/tx_trans_queue_i/E[0]                                                                                                                                                                                                                                    | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                7 |             12 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_trans_queue_i/E[0]                                                                                                                                                                                                                                 | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                5 |             12 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/half_image_width_o_reg[11][0]                                                                                                                                                                                                                                      | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                5 |             12 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                                                        | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                    |                5 |             12 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/M_READY_I                                                                                                                                                 | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                                                 |                4 |             13 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                                                  | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                                                 |                4 |             13 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/rx_trans_queue_i/E[0]                                                                                                                                                                                                                                     | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                6 |             13 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                                                                 | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                              |                5 |             14 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                                       | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                    |                6 |             14 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[1].pipe_pooling_i/cnt_width_image[15]_i_1__2_n_0                                                                                                                                                                                                       | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                4 |             15 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_datamem_i/axi2per_i/aw_buffer_i/buffer_i/buffer[0][30]_i_1__10_n_0                                                                                                                                                                                                                     | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                7 |             15 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_datamem_i/axi2per_i/aw_buffer_i/buffer_i/buffer                                                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                6 |             15 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[3].pipe_pooling_i/cnt_width_image[15]_i_1__0_n_0                                                                                                                                                                                                       | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                4 |             15 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[0][0]_0[0]                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                3 |             15 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[2].pipe_pooling_i/cnt_width_image[15]_i_1__1_n_0                                                                                                                                                                                                       | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                4 |             15 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/cnt_width_image[15]_i_1_n_0                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                5 |             15 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[1][0]_0[0]                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                4 |             15 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/sink_i/addressgen_sink_i/weight_offset                                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/sink_i/addressgen_sink_i/weight_offset_reg[15]_0                                                                                                                                                                                                              |                4 |             16 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                            |                                                                                                                                                                                                                                                                                                                                      |                2 |             16 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                            |                                                                                                                                                                                                                                                                                                                                      |                2 |             16 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                  |                                                                                                                                                                                                                                                                                                                                      |                2 |             16 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/tcdm_unit_i/beat_queue_rx[0].tcdm_beat_queue_rx_i/FIFO_REGISTERS[0][20]_i_1__22_n_0                                                                                                                                                                               | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                5 |             16 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/tcdm_unit_i/beat_queue_rx[0].tcdm_beat_queue_rx_i/FIFO_REGISTERS[0][20]_i_1__34_n_0                                                                                                                                                                               | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                8 |             16 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/tcdm_unit_i/beat_queue_rx[0].tcdm_beat_queue_rx_i/FIFO_REGISTERS                                                                                                                                                                                                  | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                9 |             16 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                            |                                                                                                                                                                                                                                                                                                                                      |                2 |             16 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[1].pipe_pooling_i/cnt_feat_height[15]_i_1__2_n_0                                                                                                                                                                                                       | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                2 |             16 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/tcdm_unit_i/beat_queue_rx[0].tcdm_beat_queue_rx_i/FIFO_REGISTERS                                                                                                                                                                                                  | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                5 |             16 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                            |                                                                                                                                                                                                                                                                                                                                      |                2 |             16 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[2].pipe_pooling_i/cnt_feat_height[15]_i_1__1_n_0                                                                                                                                                                                                       | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                4 |             16 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/cnt_feat_height[15]_i_1_n_0                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                5 |             16 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[3].pipe_pooling_i/cnt_feat_height[15]_i_1__0_n_0                                                                                                                                                                                                       | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                4 |             16 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/fsm_i/E[0]                                                                                                                                                                                                                                                     | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                6 |             16 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                            |                                                                                                                                                                                                                                                                                                                                      |                2 |             16 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/ex_stage_i/PCER_q_reg[16][0]                                                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                6 |             17 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/tcdm_unit_i/tcdm_rx_cmd_queue_i/s_beat_rx_req[0]                                                                                                                                                                                                                  | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                5 |             17 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/uC_to_wei_1_i/tot_tx_reg[18]_i_1_n_0                                                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                4 |             18 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/tcdm_unit_i/beat_queue_rx[0].tcdm_beat_queue_rx_i/FIFO_REGISTERS[0][21]_i_1__12_n_0                                                                                                                                                                                   | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                6 |             18 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/tcdm_unit_i/beat_queue_rx[0].tcdm_beat_queue_rx_i/FIFO_REGISTERS                                                                                                                                                                                                      | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                5 |             18 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/l2_mem_if_i/axi_mem_if_i/R_CTRL_LP/sample_ctrl                                                                                                                                                                                                                                                 | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                6 |             18 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/l2_mem_if_i/axi_mem_if_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS[2][63]_i_1__0_n_0                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                4 |             18 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/l2_mem_if_i/axi_mem_if_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS[1][63]_i_1__3_n_0                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                5 |             18 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/l2_mem_if_i/axi_mem_if_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS[3][63]_i_1__0_n_0                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                6 |             18 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                7 |             18 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/l2_mem_if_i/axi_mem_if_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS[0][63]_i_1__9_n_0                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                6 |             18 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/l2_mem_if_i/axi_mem_if_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS[1][63]_i_1__2_n_0                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                6 |             18 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/l2_mem_if_i/axi_mem_if_i/W_CTRL_LP/sample_ctrl                                                                                                                                                                                                                                                 | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                7 |             18 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/l2_mem_if_i/axi_mem_if_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS[0][63]_i_1__8_n_0                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                7 |             18 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/l2_mem_if_i/axi_mem_if_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS[2][63]_i_1_n_0                                                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                6 |             18 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                5 |             18 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/l2_mem_if_i/axi_mem_if_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS[3][63]_i_1_n_0                                                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                8 |             18 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/tcdm_unit_i/beat_queue_tx[0].tcdm_beat_queue_tx_i/FIFO_REGISTERS[0][21]_i_1__2_n_0                                                                                                                                                                                   | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                6 |             18 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/tcdm_unit_i/beat_queue_tx[0].tcdm_beat_queue_tx_i/FIFO_REGISTERS                                                                                                                                                                                                     | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                5 |             18 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/FIFO_REGISTERS_reg[0][18]_0[0]                                                                                                                                                                                   | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                8 |             19 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add[0]_i_1__1_n_0                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                5 |             19 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                9 |             19 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/tcdm_addr_fifo_i/FIFO_REGISTERS                                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                9 |             19 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/FIFO_REGISTERS_reg[1][18]_0[0]                                                                                                                                                                                   | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                8 |             19 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/FIFO_REGISTERS_reg[0][18]_1[0]                                                                                                                                                                                   | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                6 |             19 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                9 |             19 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add[0]_i_1__2_n_0                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                5 |             19 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |               10 |             19 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/trans_unit_i/trans_aligner_tx_i/s_push_align_i_1_n_0                                                                                                                                                                                                                 | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                6 |             20 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_aligner_rx_i/s_push_align_i_1__1_n_0                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                6 |             20 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/tx_twd_trans_splitter_i/s_mchan_tcdm_base_add[0]_i_1_n_0                                                                                                                                                                                                 | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                5 |             20 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add[0]_i_1__0_n_0                                                                                                                                                                                               | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                5 |             20 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_aligner_rx_i/s_push_align_i_1__2_n_0                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                6 |             20 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FIFO_REGISTERS_reg[1][19][0]                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                4 |             20 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/FIFO_REGISTERS_reg[1][19][0]                                                                                                                                                                                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                7 |             20 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_aligner_rx_i/s_push_align_i_1__0_n_0                                                                                                                                                                                                               | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                6 |             20 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/FIFO_REGISTERS_reg[0][19][0]                                                                                                                                                                                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                5 |             20 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FIFO_REGISTERS_reg[0][19][0]                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                4 |             20 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/length_counter_1_reg[0]_1[0]                                                                                                                                                       | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                              |                6 |             21 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS                                                                                                                                                                                               | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                8 |             23 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                                                 |               12 |             23 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS[0][27]_i_1__15_n_0                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               10 |             23 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS[0][27]_i_1__23_n_0                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                9 |             23 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/command_fifo_i/FIFO_REGISTERS                                                                                                                                                                                               | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                9 |             23 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_queue_rx_i/FIFO_REGISTERS[0][24]_i_1__12_n_0                                                                                                                                                                                                       | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                9 |             25 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/tcdm_unit_i/tcdm_rx_cmd_queue_i/s_beats_count_reg[7]                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                7 |             25 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_queue_rx_i/FIFO_REGISTERS                                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                8 |             25 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/trans_unit_i/trans_queue_tx_i/FIFO_REGISTERS                                                                                                                                                                                                                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                9 |             25 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/trans_unit_i/trans_queue_tx_i/s_push_addr_reg[0][0]                                                                                                                                                                                                                  | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                7 |             25 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_queue_rx_i/E[0]                                                                                                                                                                                                                                    | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                5 |             25 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_queue_rx_i/FIFO_REGISTERS[0][24]_i_1__27_n_0                                                                                                                                                                                                   | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                8 |             25 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_queue_rx_i/FIFO_REGISTERS                                                                                                                                                                                                                      | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                6 |             25 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/E[0]                                                                                                                                                                                                                 | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                9 |             25 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/i___112_n_0                                                                                                                                                                                                                                                       | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                8 |             25 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FIFO_REGISTERS_reg[0][27][0]                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               11 |             25 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/FIFO_REGISTERS_reg[1][27]_1[0]                                                                                                                                                                                       | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                6 |             25 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[25][0]                                                              |                                                                                                                                                                                                                                                                                                                                      |                5 |             25 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FIFO_REGISTERS_reg[1][27][0]                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               11 |             25 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                          |                                                                                                                                                                                                                                                                                                                                      |                5 |             25 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[25][0]                                    |                                                                                                                                                                                                                                                                                                                                      |                6 |             25 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_queue_rx_i/E[0]                                                                                                                                                                                                                                | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                5 |             25 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/tx_trans_unpack_i/FIFO_REGISTERS_reg[0][0][0]                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                9 |             25 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_queue_rx_i/FIFO_REGISTERS                                                                                                                                                                                                                      | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                9 |             25 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                    |                                                                                                                                                                                                                                                                                                                                      |                5 |             25 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_queue_rx_i/E[0]                                                                                                                                                                                                                                | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                6 |             25 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                            |                                                                                                                                                                                                                                                                                                                                      |                5 |             26 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/tcdm_unit_i/tcdm_rx_cmd_queue_i/s_beats_count_reg[7]                                                                                                                                                                                                                  | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                8 |             26 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[25][0]                                      |                                                                                                                                                                                                                                                                                                                                      |                8 |             26 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[25][0]                                                                |                                                                                                                                                                                                                                                                                                                                      |                5 |             26 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                      |                                                                                                                                                                                                                                                                                                                                      |                5 |             26 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/tcdm_unit_i/tcdm_tx_cmd_queue_i/s_beats_count_reg[7]                                                                                                                                                                                                                 | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                8 |             26 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_ext_add[27]_i_1__2_n_0                                                                                                                                                                                                      | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               12 |             28 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_ext_add[0]_i_1__2_n_0                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                7 |             28 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/tx_trans_unpack_i/s_mchan_ext_add[0]_i_1__0_n_0                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                7 |             28 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/si_full_size_q_reg_0                                                                                                                                                    | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                    |                9 |             28 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/si_full_size_q_reg_0                                                                                                                                                      | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                    |                9 |             28 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_unpack_i/s_mchan_ext_add[27]_i_1__4_n_0                                                                                                                                                                                                      | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                9 |             28 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                               | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                                                 |                9 |             29 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                 | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                                                 |                8 |             29 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/s_buffer_reg[0][0][0]                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               13 |             31 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/i___113_n_0                                                                                                                                                                                                                                                       | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                7 |             31 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/s_buffer_reg[0][0]_0[0]                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               14 |             31 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/s_buffer_reg[0][0][0]                                                                                                                                                                                                | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               12 |             31 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[7][0]                                                                                                                                    | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                              |                9 |             31 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/s_buffer_reg[0][0]_0[0]                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               11 |             31 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/s_buffer_reg[0][0]_1[0]                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               11 |             31 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/s_buffer_reg[0][0]_2[0]                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               10 |             31 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/tcdm_unit_i/tcdm_rx_cmd_queue_i/FIFO_REGISTERS                                                                                                                                                                                                                    | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               11 |             31 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/tcdm_unit_i/tcdm_rx_cmd_queue_i/FIFO_REGISTERS[0][39]_i_1__10_n_0                                                                                                                                                                                                 | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               14 |             31 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/tcdm_unit_i/tcdm_rx_cmd_queue_i/FIFO_REGISTERS                                                                                                                                                                                                                    | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               11 |             31 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands_reg[7][0]                                                                                                                          | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                              |                9 |             31 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_twd_tcdm_queue_req[0]                                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                6 |             31 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_twd_ext_queue_req[0]                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                6 |             31 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[1].regfile_ff_gen[43].regfile_mem_reg[1][43][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               19 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[1].regfile_ff_gen[20].regfile_mem_reg[1][20][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               16 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_yin/addressgen_source_i/E[0]                                                                                                                                                                                                                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               16 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[1].regfile_ff_gen[32].regfile_mem_reg[1][32][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               18 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[1].regfile_ff_gen[33].regfile_mem_reg[1][33][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               20 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[0].regfile_ff_gen[30].regfile_mem_reg[0][30][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               19 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[1].regfile_ff_gen[27].regfile_mem_reg[1][27][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               20 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/regfile_generic_ff_gen.regfile_mem_generic_reg[9][31][0]                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               15 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[1].regfile_ff_gen[15].regfile_mem_reg[1][15][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               18 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[0].regfile_ff_gen[42].regfile_mem_reg[0][42][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               16 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[0].regfile_ff_gen[26].regfile_mem_reg[0][26][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               19 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[0].regfile_ff_gen[35].regfile_mem_reg[0][35][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               17 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[0].regfile_ff_gen[18].regfile_mem_reg[0][18][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               12 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/sink_i/addressgen_sink_i/E[0]                                                                                                                                                                                                                                 | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               16 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[0].regfile_ff_gen[20].regfile_mem_reg[0][20][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               14 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[0].regfile_ff_gen[13].regfile_mem_reg[0][13][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               10 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[0].regfile_ff_gen[41].regfile_mem_reg[0][41][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               12 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[0].regfile_ff_gen[14].regfile_mem_reg[0][14][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               11 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[1].regfile_ff_gen[34].regfile_mem_reg[1][34][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               23 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[1].regfile_ff_gen[13].regfile_mem_reg[1][13][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                8 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[1].regfile_ff_gen[19].regfile_mem_reg[1][19][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               24 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[0].regfile_ff_gen[15].regfile_mem_reg[0][15][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               16 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/regfile_generic_ff_gen.regfile_mem_generic_reg[12][31][0]                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               14 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/regfile_generic_ff_gen.regfile_mem_generic_reg[11][31][0]                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               11 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/regfile_generic_ff_gen.regfile_mem_generic_reg[10][31][0]                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               14 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/regfile_mem_mandatory_reg[2][31][0]                                                                                                                                                                                                                                | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               15 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[1].regfile_ff_gen[44].regfile_mem_reg[1][44][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               14 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[1].regfile_ff_gen[18].regfile_mem_reg[1][18][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               13 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[1].regfile_ff_gen[37].regfile_mem_reg[1][37][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               20 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[0].regfile_ff_gen[31].regfile_mem_reg[0][31][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               13 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[0].regfile_ff_gen[40].regfile_mem_reg[0][40][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               18 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[0].regfile_ff_gen[34].regfile_mem_reg[0][34][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               21 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[1].regfile_ff_gen[23].regfile_mem_reg[1][23][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               17 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[0].regfile_ff_gen[44].regfile_mem_reg[0][44][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               17 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[1].regfile_ff_gen[31].regfile_mem_reg[1][31][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               20 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[1].regfile_ff_gen[28].regfile_mem_reg[1][28][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               24 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[0].regfile_ff_gen[23].regfile_mem_reg[0][23][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               15 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[1].regfile_ff_gen[14].regfile_mem_reg[1][14][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               12 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[1].regfile_ff_gen[38].regfile_mem_reg[1][38][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               22 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[0].regfile_ff_gen[21].regfile_mem_reg[0][21][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               17 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[1].regfile_ff_gen[16].regfile_mem_reg[1][16][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               15 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[1].regfile_ff_gen[36].regfile_mem_reg[1][36][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               27 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[1].regfile_ff_gen[35].regfile_mem_reg[1][35][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               21 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[1].regfile_ff_gen[30].regfile_mem_reg[1][30][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               19 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[1].regfile_ff_gen[26].regfile_mem_reg[1][26][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               18 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[0].regfile_ff_gen[38].regfile_mem_reg[0][38][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               21 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[0].regfile_ff_gen[39].regfile_mem_reg[0][39][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               23 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[0].regfile_ff_gen[32].regfile_mem_reg[0][32][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               18 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[0].regfile_ff_gen[25].regfile_mem_reg[0][25][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               13 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[0].regfile_ff_gen[37].regfile_mem_reg[0][37][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               26 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[0].regfile_ff_gen[27].regfile_mem_reg[0][27][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               21 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[0].regfile_ff_gen[29].regfile_mem_reg[0][29][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               17 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[1].regfile_ff_gen[21].regfile_mem_reg[1][21][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               13 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[1].regfile_ff_gen[42].regfile_mem_reg[1][42][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               22 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[0].regfile_ff_gen[16].regfile_mem_reg[0][16][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               14 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[0].regfile_ff_gen[22].regfile_mem_reg[0][22][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               12 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[0].regfile_ff_gen[19].regfile_mem_reg[0][19][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               12 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[1].regfile_ff_gen[41].regfile_mem_reg[1][41][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               21 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[0].regfile_ff_gen[28].regfile_mem_reg[0][28][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               21 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[1].regfile_ff_gen[22].regfile_mem_reg[1][22][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               12 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[0].regfile_ff_gen[17].regfile_mem_reg[0][17][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                9 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[1].regfile_ff_gen[24].regfile_mem_reg[1][24][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               19 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[0].regfile_ff_gen[33].regfile_mem_reg[0][33][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               17 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[1].regfile_ff_gen[29].regfile_mem_reg[1][29][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               18 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[0].regfile_ff_gen[36].regfile_mem_reg[0][36][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               21 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[1].regfile_ff_gen[17].regfile_mem_reg[1][17][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               10 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[0].regfile_ff_gen[43].regfile_mem_reg[0][43][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               16 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[1].regfile_ff_gen[40].regfile_mem_reg[1][40][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               27 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[1].regfile_ff_gen[39].regfile_mem_reg[1][39][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               24 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[1].regfile_ff_gen[25].regfile_mem_reg[1][25][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               11 |             32 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/genblk2[0].regfile_ff_gen[24].regfile_mem_reg[0][24][31][0]                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               14 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/ex_stage_i/rf_gen[24].rf_reg_reg[24][0][0]                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               20 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actload_prog_i/num_tr_in_batch                                                                                                                                                                                                                                               | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               10 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actload_prog_i/num_batch_stores                                                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               12 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/ex_stage_i/rf_gen[2].rf_reg_reg[2][0][0]                                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               19 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/ex_stage_i/rf_gen[29].rf_reg_reg[29][0][0]                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               23 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/ex_stage_i/rf_gen[28].rf_reg_reg[28][0][0]                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               21 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/ex_stage_i/rf_gen[27].rf_reg_reg[27][0][0]                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               22 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/ex_stage_i/rf_gen[26].rf_reg_reg[26][0][0]                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               26 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/ex_stage_i/rf_gen[25].rf_reg_reg[25][0][0]                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               23 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actload_prog_i/ofxbatch_size[31]_i_1__0_n_0                                                                                                                                                                                                                                  | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                9 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/ex_stage_i/rf_gen[23].rf_reg_reg[23][0][0]                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               20 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/ex_stage_i/rf_gen[22].rf_reg_reg[22][0][0]                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               23 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/periph_FIFO_i/FIFO_REQ/ICACHE_CTRL_REGS_reg[2][0][0]                                                                                                                                                                                                                | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               15 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/periph_FIFO_i/FIFO_REQ/ICACHE_CTRL_REGS_reg[1][0][0]                                                                                                                                                                                                                | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               10 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/periph_FIFO_i/FIFO_REQ/ICACHE_CTRL_REGS_reg[0][0]_0[0]                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                8 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/ex_stage_i/rf_gen[21].rf_reg_reg[21][0][0]                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               21 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/ex_stage_i/rf_gen[20].rf_reg_reg[20][0][0]                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               12 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/FIFO_REGISTERS_reg[0][31][0]                                                                                                                                                                                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                9 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/ex_stage_i/hwloop_start_regs_q_reg[1][31][0]                                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               14 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/ex_stage_i/rf_gen[6].rf_reg_reg[6][0][0]                                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               24 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/ex_stage_i/rf_gen[14].rf_reg_reg[14][0][0]                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               18 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_ext_base_add[0]_i_1__0_n_0                                                                                                                                                                                                | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                8 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/ex_stage_i/rf_gen[5].rf_reg_reg[5][0][0]                                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               25 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/ex_stage_i/rf_gen[4].rf_reg_reg[4][0][0]                                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               23 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/ex_stage_i/rf_gen[3].rf_reg_reg[3][0][0]                                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               20 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/FIFO_REGISTERS_reg[1][31][0]                                                                                                                                                                                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                9 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/sp_registers_i/PCCR_q[0][0]_i_1_n_0                                                                                                                                                                                                                                   | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                8 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actload_prog_i/tcdm_add_mem[31]_i_1__0_n_0                                                                                                                                                                                                                                   | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               10 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actload_prog_i/tcdm_add[31]_i_1__0_n_0                                                                                                                                                                                                                                       | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               11 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actload_prog_i/tcdm_stride[31]_i_1__0_n_0                                                                                                                                                                                                                                    | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               16 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actload_prog_i/ext_add[31]_i_1__0_n_0                                                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               10 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actload_prog_i/ext_add_mem[31]_i_1__0_n_0                                                                                                                                                                                                                                    | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               14 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actload_prog_i/ext_stride[31]_i_1__0_n_0                                                                                                                                                                                                                                     | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               11 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/ex_stage_i/rf_gen[30].rf_reg_reg[30][0][0]                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               25 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/controller_i/hwloop_counter_regs_q_reg[1][31]                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                8 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/ext_stride[31]_i_1_n_0                                                                                                                                                                                                                                       | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               17 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/num_batch_stores                                                                                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               18 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/num_tr_in_batch_4                                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                9 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/ofxbatch_size[31]_i_1_n_0                                                                                                                                                                                                                                    | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                9 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/ex_stage_i/rf_gen[13].rf_reg_reg[13][0][0]                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               18 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/exc_controller_i/EPCR_q_reg[31][0]                                                                                                                                                                                                                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               23 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/controller_i/hwloop_counter_regs_q_reg[0][31]                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                8 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/ex_stage_i/rf_gen[12].rf_reg_reg[12][0][0]                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               24 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/ext_add_mem[31]_i_1_n_0                                                                                                                                                                                                                                      | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               11 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/controller_i/current_pc_if_o_reg[31][0]                                                                                                                                                                                                                    | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               21 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/ex_stage_i/rf_gen[11].rf_reg_reg[11][0][0]                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               18 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/ex_stage_i/rf_gen[9].rf_reg_reg[9][0][0]                                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               30 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/ex_stage_i/rf_gen[8].rf_reg_reg[8][0][0]                                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               28 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/ex_stage_i/rf_gen[7].rf_reg_reg[7][0][0]                                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               23 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/ex_stage_i/rf_gen[31].rf_reg_reg[31][0]_0[0]                                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               26 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/ex_stage_i/rf_gen[10].rf_reg_reg[10][0][0]                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               18 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/ex_stage_i/hwloop_start_regs_q_reg[0][31][0]                                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               16 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/ext_add[31]_i_1_n_0                                                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                6 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/tcdm_stride[31]_i_1_n_0                                                                                                                                                                                                                                      | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               22 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/tcdm_add[31]_i_1_n_0                                                                                                                                                                                                                                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                8 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/tcdm_add_mem[31]_i_1_n_0                                                                                                                                                                                                                                     | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                9 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/alu_operand_a_ex_o[31]_i_1_n_0                                                                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               13 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/tx_twd_trans_splitter_i/s_mchan_ext_base_add[0]_i_1_n_0                                                                                                                                                                                                  | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                8 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/ex_stage_i/rf_gen[15].rf_reg_reg[15][0][0]                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               19 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/ex_stage_i/rf_gen[16].rf_reg_reg[16][0][0]                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               21 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/ex_stage_i/rf_gen[17].rf_reg_reg[17][0][0]                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               25 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/ex_stage_i/rf_gen[18].rf_reg_reg[18][0][0]                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               21 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/ex_stage_i/rf_gen[19].rf_reg_reg[19][0][0]                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               18 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/tcdm_unit_i/tcdm_if_tx[0].tcdm_if_tx_i/s_tcdm_r_rdata[31]_i_1_n_0                                                                                                                                                                                                    | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               11 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/tcdm_unit_i/tcdm_if_tx[1].tcdm_if_tx_i/s_tcdm_r_rdata[31]_i_1__0_n_0                                                                                                                                                                                                 | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               14 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/ex_stage_i/rf_gen[1].rf_reg_reg[1][0][0]                                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               20 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/rdata_q_reg[0]_0                                                                                                                                                                                                                                    | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               28 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/trans_unit_i/trans_buffers_tcdm_i/tx_buffer[1].tx_buffer_i/FIFO_REGISTERS[0][31]_i_1__2_n_0                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               10 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/s_count_t2_reg_0__s_net_1                                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                8 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/s_count_t1_reg_0__s_net_1                                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                8 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/s_count_t0_reg[0]_1                                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                8 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/tcdm_unit_i/tcdm_tx_cmd_queue_i/FIFO_REGISTERS[0][40]_i_1__1_n_0                                                                                                                                                                                                     | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               11 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/tcdm_unit_i/tcdm_tx_cmd_queue_i/FIFO_REGISTERS                                                                                                                                                                                                                       | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                7 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/instr_core_interface_i/save_rdata                                                                                                                                                                                                                                     | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                6 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/trans_unit_i/trans_buffers_tcdm_i/tx_buffer[0].tx_buffer_i/FIFO_REGISTERS                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               10 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/trans_unit_i/trans_buffers_tcdm_i/tx_buffer[0].tx_buffer_i/FIFO_REGISTERS[0][31]_i_1__1_n_0                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                9 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/if_stage_i/E[0]                                                                                                                                                                                                                                                       | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               13 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/trans_unit_i/trans_buffers_tcdm_i/tx_buffer[1].tx_buffer_i/FIFO_REGISTERS                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               11 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/ex_stage_i/hwloop_end_regs_q_reg[1][31][0]                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                8 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                                                                               | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                                                                                                             |               14 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                                                               | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31]_0[0]                                                                                                                                             |               16 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                    |               14 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_ext_base_add[0]_i_1__1_n_0                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                8 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ext_addr_fifo_i/FIFO_REGISTERS                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               16 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/E[0]                                                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               17 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_ext_base_add[0]_i_1__2_n_0                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                8 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/FIFO_REGISTERS_reg[0][31][0]                                                                                                                                                                                     | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               12 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/ctrl_if_bind[0].ctrl_if_i/ctrl_fsm_i/E[0]                                                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               11 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/r_count_t0_target_reg[0][0]                                                                                                                                                                                                                      | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                7 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/tcdm_unit_i/tcdm_rx_cmd_queue_i/FIFO_REGISTERS                                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                9 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/tcdm_unit_i/tcdm_rx_cmd_queue_i/FIFO_REGISTERS[0][40]_i_1__5_n_0                                                                                                                                                                                                      | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               10 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/r_interrupt_mask_high_reg[0]_0[0]                                                                                                                                                                                                                | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               16 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/r_interrupt_mask_low_reg[0][0]                                                                                                                                                                                                                   | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               15 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/r_interrupt_mask_high_reg[0][0]                                                                                                                                                                                                                  | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               15 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/r_evnt_mask_low_reg[31][0]                                                                                                                                                                                                                       | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               16 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/r_interrupt_mask_low_reg[31][0]                                                                                                                                                                                                                  | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               17 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/r_evnt_mask_low_reg[0]_1[0]                                                                                                                                                                                                                      | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               14 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/r_evnt_mask_high_reg[0]_0[0]                                                                                                                                                                                                                     | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               16 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/r_evnt_mask_high_reg[0][0]                                                                                                                                                                                                                       | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               15 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/r_count_t3_target_reg[0][0]                                                                                                                                                                                                                      | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                9 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/cluster_peripherals_i/cluster_control_unit_i/E[0]                                                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               18 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_data_memory_i/s_per_master_r_data_reg[0][0]                                                                                                                                                                                                                                               | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                7 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/ex_stage_i/hwloop_end_regs_q_reg[0][31][0]                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               11 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/r_count_t2_target_reg[0][0]                                                                                                                                                                                                                      | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                6 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/r_count_t1_target_reg[0][0]                                                                                                                                                                                                                      | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               10 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/s_count_t3_reg_0__s_net_1                                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                8 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/E[0]                                                                                                                                                                                                                | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               12 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/FIFO_REGISTERS_reg[0][31][0]                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               12 |             32 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[0]                                                                                                                                                                | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                8 |             33 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[3]                                                                                                                                                                | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                8 |             33 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                  | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                              |                9 |             33 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[3]                                                                                                                                                                | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                9 |             33 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                               | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                              |                9 |             33 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/pushed_new_cmd                                                                                                                                                                                     | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                9 |             33 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG |                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                      |               26 |             34 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/buffer                                                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               21 |             34 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[1][0][0]                                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               19 |             34 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[0][0][0]                                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               19 |             34 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/buffer[0][47]_i_1__6_n_0                                                                                                                                                                                                                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               16 |             34 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/E[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                      |                7 |             34 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/instr_core_interface_i/alu_operand_b_ex_o_reg[0]                                                                                                                                                                                                                      | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               15 |             35 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS[0][35]_i_1__11_n_0                                                                                                                                                                      | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               16 |             36 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS                                                                                                                                                                                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               12 |             36 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS[0][35]_i_1__12_n_0                                                                                                                                                                      | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               13 |             36 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS                                                                                                                                                                                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               11 |             36 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/fsxfs_counter[15]_i_1_n_0                                                                                                                                                                                                      | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                7 |             36 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS                                                                                                                                                                                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               13 |             36 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/aw_buffer_i/buffer_i/buffer[1][63]_i_1_n_0                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               12 |             36 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/i___126_n_0                                                                                                                                                                                                                                                       | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               15 |             36 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/i___127_n_0                                                                                                                                                                                                                                                       | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               11 |             36 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS                                                                                                                                                                                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               13 |             36 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/fs_counter[15]_i_1_n_0                                                                                                                                                                                                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                7 |             36 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/line_counter[15]_i_1_n_0                                                                                                                                                                                                       | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                5 |             36 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS                                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               15 |             36 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS[0][35]_i_1__5_n_0                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               17 |             36 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actstore_prog_i/add_mem                                                                                                                                                                                                                                                      | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               26 |             36 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[0].rx_buffer_i/FIFO_REGISTERS                                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               19 |             36 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffers_tcdm_i/rx_buffer[1].rx_buffer_i/FIFO_REGISTERS[0][35]_i_1__4_n_0                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               13 |             36 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_actload_prog_i/add_mem                                                                                                                                                                                                                                                       | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               15 |             36 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/aw_buffer_i/buffer_i/buffer[0][63]_i_1__5_n_0                                                                                                                                                                                                                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               12 |             36 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer                                                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               16 |             36 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer[0][63]_i_1__6_n_0                                                                                                                                                                                                                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               17 |             36 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/aw_buffer_i/buffer_i/buffer[2][63]_i_1_n_0                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               13 |             36 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/aw_buffer_i/buffer_i/buffer                                                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               13 |             36 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer[2][63]_i_1__0_n_0                                                                                                                                                                                                                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               19 |             36 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer[1][63]_i_1__0_n_0                                                                                                                                                                                                                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               18 |             36 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         |                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                      |               13 |             38 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AQOS_Q_reg[0]_0                                                                                                                                                                                                        | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |               15 |             38 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AQOS_Q_reg[0]_0                                                                                                                                                                                              | base_zynq_design_i/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |               10 |             38 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ext_unit_i/ar_buffer_i/buffer_i/buffer                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                8 |             39 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ext_unit_i/rx_cmd_queue_i/E[0]                                                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               10 |             39 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ext_unit_i/ext_tx_if_i/buffer_reg[0][0][0]                                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                7 |             39 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ext_unit_i/ar_buffer_i/buffer_i/buffer                                                                                                                                                                                                                                | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                9 |             39 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ext_unit_i/rx_cmd_queue_i/E[0]                                                                                                                                                                                                                                    | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                8 |             39 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ext_unit_i/ar_buffer_i/buffer_i/buffer                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                8 |             39 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ext_unit_i/ext_tx_if_i/buffer_reg[1][61][0]                                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               10 |             39 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ext_unit_i/rx_cmd_queue_i/E[0]                                                                                                                                                                                                                                    | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               11 |             39 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                  |                                                                                                                                                                                                                                                                                                                                      |                5 |             40 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/sink_i/addressgen_sink_i/line_counter[15]_i_1__1_n_0                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                9 |             40 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                    |                                                                                                                                                                                                                                                                                                                                      |                5 |             40 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_yin/addressgen_source_i/line_counter                                                                                                                                                                                                                 | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               14 |             40 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/tx_trans_unpack_i/FIFO_REGISTERS_reg[0][1][0]                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               10 |             40 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ext_unit_i/tx_cmd_queue_i/FIFO_REGISTERS                                                                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               13 |             40 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                      |               10 |             40 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                      |               11 |             40 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                            |                                                                                                                                                                                                                                                                                                                                      |                5 |             40 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                              |                                                                                                                                                                                                                                                                                                                                      |                5 |             40 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ext_unit_i/rx_tid_gen_i/mem_reg[1][42][0]                                                                                                                                                                                                                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               14 |             42 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ext_unit_i/rx_cmd_queue_i/mem_reg[0][1][0]                                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               17 |             42 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ext_unit_i/rx_cmd_queue_i/mem_reg[0][1][0]                                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               12 |             42 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/peripheral_wrap/fsm_slow[0]_i_1_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                      |               16 |             42 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ext_unit_i/rx_tid_gen_i/mem_reg[1][42][0]                                                                                                                                                                                                                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               17 |             42 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/si_full_size_q_reg_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                      |               13 |             43 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/si_full_size_q_reg_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                      |               15 |             43 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ext_unit_i/rx_tid_gen_i/mem_reg[1][43][0]                                                                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               16 |             43 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ext_unit_i/rx_cmd_queue_i/mem_reg[0][1][0]                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               17 |             43 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AQOS_Q_reg[0]_0                                                                                                                                                                                              | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |               13 |             44 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AQOS_Q_reg[0]_0                                                                                                                                                                                                        | base_zynq_design_i/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |               16 |             44 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_ready_i2                                                                                                                                                                                                                       | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                            |               17 |             48 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_ready_i2                                                                                                                                                                                                                       | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                            |               17 |             48 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[3].pipe_pooling_i/E[0]                                                                                                                                                                                                                                 | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |                9 |             50 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/wrapper_i/source_i_xin/addressgen_sink_i/word_counter[15]_i_1_n_0                                                                                                                                                                                                       | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               10 |             50 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/word_counter_reg[15][0]                                                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               16 |             50 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/si_full_size_q_reg_0                                                                                                                                                                              | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                              |               12 |             50 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/si_full_size_q_reg_0                                                                                                                                                                                | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                              |               14 |             50 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                              |               19 |             50 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/id_stage_i/controller_i/E[0]                                                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               18 |             56 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AQOS_Q_reg[0]_0                                                                                                                                                                                              | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |               18 |             61 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AQOS_Q_reg[0]_0                                                                                                                                                                                              | base_zynq_design_i/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |               16 |             61 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AQOS_Q_reg[0]_0                                                                                                                                                                                              | base_zynq_design_i/axi_protocol_converter_4/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |               16 |             61 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AQOS_Q_reg[0]_0                                                                                                                                                                                                        | base_zynq_design_i/axi_protocol_converter_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |               14 |             61 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/i___115_n_0                                                                                                                                                                                                                                                       | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               23 |             64 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/l2_mem_if_i/axi_mem_if_i/R_CTRL_LP/sample_rdata                                                                                                                                                                                                                                                | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               22 |             64 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffer_ext_rx_i/FIFO_REGISTERS[0][63]_i_1__5_n_0                                                                                                                                                                                               | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               21 |             64 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_buffer_ext_rx_i/FIFO_REGISTERS                                                                                                                                                                                                                 | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               22 |             64 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_aligner_rx_i/_ALIGNMENT_BUFFER_[7].s_align_buffer[7][7]_i_1__0_n_0                                                                                                                                                                                 | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               19 |             64 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[3].pipe_pooling_i/data_idle[3][15]_i_1__0_n_0                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               23 |             64 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_aligner_rx_i/s_align_buffer                                                                                                                                                                                                                    | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               18 |             64 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[2].pipe_pooling_i/data_idle[3][15]_i_1__1_n_0                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               24 |             64 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/trans_unit_i/trans_aligner_rx_i/_ALIGNMENT_BUFFER_[7].s_align_buffer[7][7]_i_1__2_n_0                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               17 |             64 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[1].pipe_pooling_i/data_idle[3][15]_i_1__2_n_0                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               23 |             64 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/pipe_pooling_gen[0].pipe_pooling_i/data_idle[3][15]_i_1_n_0                                                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               29 |             64 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_aligner_rx_i/s_align_buffer                                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               19 |             64 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/aw_buffer_i/buffer_i/s_count                                                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               16 |             64 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffer_ext_rx_i/FIFO_REGISTERS[0][63]_i_1__1_n_0                                                                                                                                                                                                   | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               21 |             64 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                      |               18 |             64 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                      |               19 |             64 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_aligner_rx_i/_ALIGNMENT_BUFFER_[7].s_align_buffer[7][7]_i_1__1_n_0                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               20 |             64 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_aligner_rx_i/s_align_buffer                                                                                                                                                                                                                    | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               19 |             64 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/trans_unit_i/trans_buffer_ext_rx_i/FIFO_REGISTERS                                                                                                                                                                                                                     | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               20 |             64 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/trans_unit_i/trans_buffer_ext_rx_i/FIFO_REGISTERS                                                                                                                                                                                                                 | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               20 |             64 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/weight_loader_i/E[0]                                                                                                                                                                                                                                                    | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               25 |             64 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/trans_unit_i/trans_aligner_tx_i/_ALIGNMENT_BUFFER_[7].s_align_buffer[7][7]_i_1_n_0                                                                                                                                                                                   | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               20 |             64 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/trans_unit_i/trans_aligner_tx_i/s_align_buffer                                                                                                                                                                                                                       | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               22 |             64 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/r_buffer_i/buffer_i/buffer[0][78]_i_1__2_n_0                                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               29 |             65 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/r_buffer_i/buffer_i/buffer                                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               26 |             65 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ext_unit_i/r_buffer_i/buffer_i/buffer                                                                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               18 |             66 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ext_unit_i/r_buffer_i/buffer_i/buffer[0][73]_i_1_n_0                                                                                                                                                                                                                  | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               19 |             66 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ext_unit_i/r_buffer_i/buffer_i/buffer[0][73]_i_1__0_n_0                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               16 |             66 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ext_unit_i/r_buffer_i/buffer_i/buffer                                                                                                                                                                                                                                 | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               20 |             66 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/trans_queue_i/s_mchan_opc0                                                                                                                                                                                                                                | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               27 |             66 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ext_unit_i/r_buffer_i/buffer_i/buffer[0][73]_i_1__2_n_0                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               17 |             66 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ext_unit_i/r_buffer_i/buffer_i/buffer                                                                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               18 |             66 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/trans_queue_i/s_mchan_opc0                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               23 |             66 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/trans_queue_i/s_mchan_ext_stride_reg[0][0]                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               15 |             66 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_RDATA_I_reg[63][0]                                                                                                                                  | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                                                                                                 |               17 |             66 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/trans_queue_i/s_mchan_opc0                                                                                                                                                                                                                               | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               23 |             66 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_payload_i_reg[66][0]                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                      |               19 |             67 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[0][0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                      |               20 |             67 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/l2_mem_if_i/axi_mem_if_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS[3][79]_i_1_n_0                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               22 |             67 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/l2_mem_if_i/axi_mem_if_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS[2][79]_i_1_n_0                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               17 |             67 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/skid_buffer_reg[66]_0                                                                                                                       |                                                                                                                                                                                                                                                                                                                                      |               14 |             67 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                      |               22 |             67 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/l2_mem_if_i/axi_mem_if_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS[0][79]_i_1_n_0                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               16 |             67 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_datamem_i/axi2per_i/r_buffer_i/buffer_i/buffer[0][79]_i_1__1_n_0                                                                                                                                                                                                                       | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               31 |             67 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/r_buffer_i/buffer_i/buffer[0][79]_i_1__0_n_0                                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               24 |             67 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/l2_mem_if_i/axi_mem_if_i/Slave_r_buffer_LP/buffer_i/FIFO_REGISTERS[1][79]_i_1_n_0                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               16 |             67 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_datamem_i/axi2per_i/r_buffer_i/buffer_i/buffer                                                                                                                                                                                                                                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               56 |             67 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/axi2per_wrap_i/axi2per_i/r_buffer_i/buffer_i/buffer                                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               24 |             67 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ext_unit_i/rx_cmd_queue_i/FIFO_REGISTERS[0][72]_i_1__2_n_0                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               23 |             68 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ext_unit_i/rx_cmd_queue_i/FIFO_REGISTERS                                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               21 |             68 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ext_unit_i/rx_cmd_queue_i/FIFO_REGISTERS[0][72]_i_1__3_n_0                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               23 |             68 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ext_unit_i/rx_cmd_queue_i/FIFO_REGISTERS                                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               20 |             68 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/periph_FIFO_i/FIFO_REQ/FIFO_REGISTERS[0][68]_i_1__4_n_0                                                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               23 |             69 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/core_demux_i/periph_FIFO_i/FIFO_REQ/FIFO_REGISTERS                                                                                                                                                                                                                               | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               22 |             69 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ext_unit_i/rx_cmd_queue_i/FIFO_REGISTERS                                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               19 |             69 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ext_unit_i/rx_cmd_queue_i/FIFO_REGISTERS[0][73]_i_1_n_0                                                                                                                                                                                                               | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               23 |             69 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/load_store_unit_i/data_wdata_q[31]_i_1_n_0                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               30 |             70 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_REQ_BLOCK_GEN[4].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/buffer_reg[1][1][0]                                                                                                                                                                                               | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               22 |             72 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/buffer_reg[1][1][0]                                                                                                                                                                                               | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               23 |             72 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/write_tr/data_reg[1][72][0]                                                                                                                                                                                                                 | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               25 |             72 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/write_tr/data_reg[3][72][0]                                                                                                                                                                                                                 | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               29 |             72 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/write_tr/data_reg[5][72][0]                                                                                                                                                                                                                 | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               28 |             72 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_REQ_BLOCK_GEN[4].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/buffer_reg[0][1][0]                                                                                                                                                                                               | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               27 |             72 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/trans_unit_i/trans_aligner_tx_i/FIFO_REGISTERS_reg[0][71][0]                                                                                                                                                                                                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               22 |             72 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/write_tr/data_reg[0][72][0]                                                                                                                                                                                                                 | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               29 |             72 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ext_unit_i/ext_tx_if_i/buffer_reg[0][0]_0[0]                                                                                                                                                                                                                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               17 |             72 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/write_tr/data_reg[2][72][0]                                                                                                                                                                                                                 | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               28 |             72 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/FIFO_REGISTERS[0][71]_i_1__5_n_0                                                                                                                                                                                                     | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               24 |             72 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/FIFO_REGISTERS                                                                                                                                                                                                                       | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               25 |             72 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/buffer[0][72]_i_1__3_n_0                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               19 |             72 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/axi2per_wrap_i/axi2per_i/w_buffer_i/buffer_i/buffer                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               18 |             72 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/trans_unit_i/trans_aligner_tx_i/E[0]                                                                                                                                                                                                                                 | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               23 |             72 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/write_tr/data_reg[6][72][0]                                                                                                                                                                                                                 | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               33 |             72 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_trans_queue_i/FIFO_REGISTERS                                                                                                                                                                                                                       | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               29 |             72 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ext_unit_i/ext_tx_if_i/E[0]                                                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               16 |             72 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/write_tr/data_reg[4][72][0]                                                                                                                                                                                                                 | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               22 |             72 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/slave_slice_i/axi_slice_i/dc_wchan/write_tr/E[0]                                                                                                                                                                                                                               | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               41 |             72 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/soc_bus_wrap_i/soc_bus_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/buffer_reg[0][1][0]                                                                                                                                                                                               | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               22 |             72 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/i___230_n_0                                                                                                                                                                                                                                                       | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               27 |             72 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/l2_mem_if_i/axi_mem_if_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS[1][72]_i_1__3_n_0                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               26 |             73 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/tx_trans_queue_i/FIFO_REGISTERS[0][72]_i_1_n_0                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               23 |             73 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/l2_mem_if_i/axi_mem_if_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS[0][72]_i_1__4_n_0                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               25 |             73 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/rx_trans_queue_i/FIFO_REGISTERS                                                                                                                                                                                                                           | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               25 |             73 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/tx_trans_queue_i/FIFO_REGISTERS                                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               24 |             73 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/l2_mem_if_i/axi_mem_if_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS[3][72]_i_1_n_0                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               32 |             73 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer[2][72]_i_1_n_0                                                                                                                                                                                                                             | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               17 |             73 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer[1][72]_i_1__2_n_0                                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               24 |             73 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/rx_trans_queue_i/FIFO_REGISTERS[0][72]_i_1__1_n_0                                                                                                                                                                                                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               31 |             73 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer[0][72]_i_1__2_n_0                                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               24 |             73 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer                                                                                                                                                                                                                                            | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               26 |             73 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/l2_mem_if_i/axi_mem_if_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS[2][72]_i_1_n_0                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               28 |             73 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/trans_queue_i/s_buffer_reg[0][0]_0                                                                                                                                                                                                                    | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               24 |             74 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/i___104_n_0                                                                                                                                                                                                                                                       | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               27 |             74 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_trans_queue_i/s_mchan_rem_len                                                                                                                                                                                                                      | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               28 |             76 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/rx_trans_queue_i/s_mchan_rem_len                                                                                                                                                                                                                      | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               26 |             76 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/access_is_incr_q_reg_0                                                                                                                                       | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                              |               25 |             77 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/rx_trans_queue_i/s_mchan_rem_len                                                                                                                                                                                                                          | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               29 |             77 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/access_is_incr_q_reg_0                                                                                                                             | base_zynq_design_i/axi_dwidth_converter_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                              |               22 |             77 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/tx_trans_queue_i/s_mchan_rem_len                                                                                                                                                                                                                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               26 |             77 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/ctrl_if_bind[1].ctrl_if_i/ctrl_fsm_i/s_buffer_reg[0][76]                                                                                                                                                                                                 | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               21 |             78 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/trans_queue_i/E[0]                                                                                                                                                                                                                                        | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               27 |             78 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/instr_rdata_id_o[31]_i_1_n_0                                                                                                                                                                                                                                                     | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               27 |             80 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan1_per_i/ctrl_unit_i/trans_queue_i/s_mchan_rem_len_reg[18][0]                                                                                                                                                                                                              | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               35 |            108 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/trans_queue_i/E[0]                                                                                                                                                                                                                                    | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               36 |            108 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_store_i/ctrl_unit_i/trans_queue_i/s_mchan_rem_len_reg[18]_0[0]                                                                                                                                                                                                               | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               34 |            109 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wrap_i/mchan_load_i/ctrl_unit_i/trans_queue_i/s_mchan_rem_len_reg[18][0]                                                                                                                                                                                                                  | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               35 |            109 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                      |               63 |            144 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         | base_zynq_design_i/nuraghe_soc_1/inst/core_region_i/ORION_CORE/instr_core_interface_i/jump_in_ex_reg                                                                                                                                                                                                                                 | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |               71 |            146 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out3                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |              162 |            320 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |              214 |            582 |
|  base_zynq_design_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/nuraghe_soc_1/inst/dmac_wei_wrap_i/mchan0_per_i/ctrl_unit_i/rx_twd_trans_splitter_i/s_mchan_tcdm_base_add_reg[0]_0                                                                                                                                                                                                |              384 |            755 |
|  base_zynq_design_i/nuraghe_soc_1/inst/clk_cluster_fast_i_IBUF_BUFG |                                                                                                                                                                                                                                                                                                                                      | base_zynq_design_i/nuraghe_soc_1/inst/hwce_wrap_i/hwce_top_i/engine_i/SHIFT_ADDERS[3].shift_adder_i/SR[0]                                                                                                                                                                                                                            |              192 |            768 |
+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    58 |
| 2      |                   242 |
| 3      |                    72 |
| 4      |                    39 |
| 5      |                    25 |
| 6      |                    22 |
| 7      |                    16 |
| 8      |                    69 |
| 9      |                    22 |
| 10     |                    98 |
| 11     |                     2 |
| 12     |                     5 |
| 13     |                     3 |
| 14     |                     2 |
| 15     |                     8 |
| 16+    |                   483 |
+--------+-----------------------+


