obj/default//D/github/adamShiau_FPGA/intel_IP/HINS/NIOS/HINS_CPU_V1_0/HINS_CPU_V1_0.o: \
 D:/github/adamShiau_FPGA/intel_IP/HINS/NIOS/HINS_CPU_V1_0/HINS_CPU_V1_0.c \
 ../HINS_CPU_V1_0_bsp//HAL/inc/sys/alt_irq.h \
 ../HINS_CPU_V1_0_bsp//HAL/inc/nios2.h \
 ../HINS_CPU_V1_0_bsp//HAL/inc/alt_types.h ../HINS_CPU_V1_0_bsp/system.h \
 ../HINS_CPU_V1_0_bsp/linker.h

../HINS_CPU_V1_0_bsp//HAL/inc/sys/alt_irq.h:

../HINS_CPU_V1_0_bsp//HAL/inc/nios2.h:

../HINS_CPU_V1_0_bsp//HAL/inc/alt_types.h:

../HINS_CPU_V1_0_bsp/system.h:

../HINS_CPU_V1_0_bsp/linker.h:
