

================================================================
== Vitis HLS Report for 'update_weights_1_Pipeline_VITIS_LOOP_195_9'
================================================================
* Date:           Wed Dec 20 21:42:41 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        backprop_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.148 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      275|      275|  2.750 us|  2.750 us|  275|  275|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_195_9  |      273|      273|        22|          4|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 4, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%bias_norm = alloca i32 1"   --->   Operation 25 'alloca' 'bias_norm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1"   --->   Operation 26 'alloca' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases2, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.84ns)   --->   "%store_ln0 = store i7 0, i7 %i_5"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 29 [1/1] (0.84ns)   --->   "%store_ln0 = store i64 0, i64 %bias_norm"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc118"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%i = load i7 %i_5" [backprop.c:195]   --->   Operation 31 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 32 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.86ns)   --->   "%icmp_ln195 = icmp_eq  i7 %i, i7 64" [backprop.c:195]   --->   Operation 33 'icmp' 'icmp_ln195' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.27ns)   --->   "%add_ln195 = add i7 %i, i7 1" [backprop.c:195]   --->   Operation 35 'add' 'add_ln195' <Predicate = true> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln195 = br i1 %icmp_ln195, void %for.inc118.split, void %for.end120.exitStub" [backprop.c:195]   --->   Operation 36 'br' 'br_ln195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%i_5_cast = zext i7 %i" [backprop.c:195]   --->   Operation 37 'zext' 'i_5_cast' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%d_biases2_addr = getelementptr i64 %d_biases2, i64 0, i64 %i_5_cast" [backprop.c:196]   --->   Operation 38 'getelementptr' 'd_biases2_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (2.26ns)   --->   "%d_biases2_load = load i6 %d_biases2_addr" [backprop.c:196]   --->   Operation 39 'load' 'd_biases2_load' <Predicate = (!icmp_ln195)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%biases2_addr = getelementptr i64 %biases2, i64 0, i64 %i_5_cast" [backprop.c:196]   --->   Operation 40 'getelementptr' 'biases2_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.84ns)   --->   "%store_ln195 = store i7 %add_ln195, i7 %i_5" [backprop.c:195]   --->   Operation 41 'store' 'store_ln195' <Predicate = (!icmp_ln195)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 42 [1/2] (2.26ns)   --->   "%d_biases2_load = load i6 %d_biases2_addr" [backprop.c:196]   --->   Operation 42 'load' 'd_biases2_load' <Predicate = (!icmp_ln195)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 7.14>
ST_3 : Operation 43 [5/5] (7.14ns)   --->   "%mul3 = dmul i64 %d_biases2_load, i64 0.01" [backprop.c:196]   --->   Operation 43 'dmul' 'mul3' <Predicate = (!icmp_ln195)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.14>
ST_4 : Operation 44 [4/5] (7.14ns)   --->   "%mul3 = dmul i64 %d_biases2_load, i64 0.01" [backprop.c:196]   --->   Operation 44 'dmul' 'mul3' <Predicate = (!icmp_ln195)> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.14>
ST_5 : Operation 45 [3/5] (7.14ns)   --->   "%mul3 = dmul i64 %d_biases2_load, i64 0.01" [backprop.c:196]   --->   Operation 45 'dmul' 'mul3' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [2/2] (2.26ns)   --->   "%biases2_load = load i6 %biases2_addr" [backprop.c:196]   --->   Operation 46 'load' 'biases2_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 7.14>
ST_6 : Operation 47 [2/5] (7.14ns)   --->   "%mul3 = dmul i64 %d_biases2_load, i64 0.01" [backprop.c:196]   --->   Operation 47 'dmul' 'mul3' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/2] (2.26ns)   --->   "%biases2_load = load i6 %biases2_addr" [backprop.c:196]   --->   Operation 48 'load' 'biases2_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 7 <SV = 6> <Delay = 7.14>
ST_7 : Operation 49 [1/5] (7.14ns)   --->   "%mul3 = dmul i64 %d_biases2_load, i64 0.01" [backprop.c:196]   --->   Operation 49 'dmul' 'mul3' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.86>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%bitcast_ln196 = bitcast i64 %biases2_load" [backprop.c:196]   --->   Operation 50 'bitcast' 'bitcast_ln196' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [5/5] (5.86ns)   --->   "%sub2 = dsub i64 %bitcast_ln196, i64 %mul3" [backprop.c:196]   --->   Operation 51 'dsub' 'sub2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.86>
ST_9 : Operation 52 [4/5] (5.86ns)   --->   "%sub2 = dsub i64 %bitcast_ln196, i64 %mul3" [backprop.c:196]   --->   Operation 52 'dsub' 'sub2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.86>
ST_10 : Operation 53 [3/5] (5.86ns)   --->   "%sub2 = dsub i64 %bitcast_ln196, i64 %mul3" [backprop.c:196]   --->   Operation 53 'dsub' 'sub2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.86>
ST_11 : Operation 54 [2/5] (5.86ns)   --->   "%sub2 = dsub i64 %bitcast_ln196, i64 %mul3" [backprop.c:196]   --->   Operation 54 'dsub' 'sub2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.86>
ST_12 : Operation 55 [1/5] (5.86ns)   --->   "%sub2 = dsub i64 %bitcast_ln196, i64 %mul3" [backprop.c:196]   --->   Operation 55 'dsub' 'sub2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.14>
ST_13 : Operation 56 [1/1] (0.00ns)   --->   "%bitcast_ln196_1 = bitcast i64 %sub2" [backprop.c:196]   --->   Operation 56 'bitcast' 'bitcast_ln196_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 57 [1/1] (2.26ns)   --->   "%store_ln196 = store i64 %bitcast_ln196_1, i6 %biases2_addr" [backprop.c:196]   --->   Operation 57 'store' 'store_ln196' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_13 : Operation 58 [5/5] (7.14ns)   --->   "%mul5 = dmul i64 %sub2, i64 %sub2" [backprop.c:197]   --->   Operation 58 'dmul' 'mul5' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.14>
ST_14 : Operation 59 [4/5] (7.14ns)   --->   "%mul5 = dmul i64 %sub2, i64 %sub2" [backprop.c:197]   --->   Operation 59 'dmul' 'mul5' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.14>
ST_15 : Operation 60 [3/5] (7.14ns)   --->   "%mul5 = dmul i64 %sub2, i64 %sub2" [backprop.c:197]   --->   Operation 60 'dmul' 'mul5' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.14>
ST_16 : Operation 61 [2/5] (7.14ns)   --->   "%mul5 = dmul i64 %sub2, i64 %sub2" [backprop.c:197]   --->   Operation 61 'dmul' 'mul5' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.14>
ST_17 : Operation 62 [1/5] (7.14ns)   --->   "%mul5 = dmul i64 %sub2, i64 %sub2" [backprop.c:197]   --->   Operation 62 'dmul' 'mul5' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.86>
ST_18 : Operation 63 [1/1] (0.00ns)   --->   "%bias_norm_load_2 = load i64 %bias_norm" [backprop.c:197]   --->   Operation 63 'load' 'bias_norm_load_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 64 [5/5] (5.86ns)   --->   "%bias_norm_2 = dadd i64 %bias_norm_load_2, i64 %mul5" [backprop.c:197]   --->   Operation 64 'dadd' 'bias_norm_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 72 [1/1] (0.00ns)   --->   "%bias_norm_load = load i64 %bias_norm"   --->   Operation 72 'load' 'bias_norm_load' <Predicate = (icmp_ln195)> <Delay = 0.00>
ST_18 : Operation 73 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %bias_norm_4_out, i64 %bias_norm_load"   --->   Operation 73 'write' 'write_ln0' <Predicate = (icmp_ln195)> <Delay = 0.00>
ST_18 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 74 'ret' 'ret_ln0' <Predicate = (icmp_ln195)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 5.86>
ST_19 : Operation 65 [4/5] (5.86ns)   --->   "%bias_norm_2 = dadd i64 %bias_norm_load_2, i64 %mul5" [backprop.c:197]   --->   Operation 65 'dadd' 'bias_norm_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.86>
ST_20 : Operation 66 [3/5] (5.86ns)   --->   "%bias_norm_2 = dadd i64 %bias_norm_load_2, i64 %mul5" [backprop.c:197]   --->   Operation 66 'dadd' 'bias_norm_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.86>
ST_21 : Operation 67 [2/5] (5.86ns)   --->   "%bias_norm_2 = dadd i64 %bias_norm_load_2, i64 %mul5" [backprop.c:197]   --->   Operation 67 'dadd' 'bias_norm_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.70>
ST_22 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [backprop.c:158]   --->   Operation 68 'specloopname' 'specloopname_ln158' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 69 [1/5] (5.86ns)   --->   "%bias_norm_2 = dadd i64 %bias_norm_load_2, i64 %mul5" [backprop.c:197]   --->   Operation 69 'dadd' 'bias_norm_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 70 [1/1] (0.84ns)   --->   "%store_ln195 = store i64 %bias_norm_2, i64 %bias_norm" [backprop.c:195]   --->   Operation 70 'store' 'store_ln195' <Predicate = true> <Delay = 0.84>
ST_22 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln195 = br void %for.inc118" [backprop.c:195]   --->   Operation 71 'br' 'br_ln195' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ d_biases2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ biases2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ bias_norm_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bias_norm          (alloca           ) [ 01111111111111111111111]
i_5                (alloca           ) [ 01000000000000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000000000000]
store_ln0          (store            ) [ 00000000000000000000000]
store_ln0          (store            ) [ 00000000000000000000000]
br_ln0             (br               ) [ 00000000000000000000000]
i                  (load             ) [ 00000000000000000000000]
specpipeline_ln0   (specpipeline     ) [ 00000000000000000000000]
icmp_ln195         (icmp             ) [ 01111111111111111110000]
empty              (speclooptripcount) [ 00000000000000000000000]
add_ln195          (add              ) [ 00000000000000000000000]
br_ln195           (br               ) [ 00000000000000000000000]
i_5_cast           (zext             ) [ 00000000000000000000000]
d_biases2_addr     (getelementptr    ) [ 00100000000000000000000]
biases2_addr       (getelementptr    ) [ 01111111111111000000000]
store_ln195        (store            ) [ 00000000000000000000000]
d_biases2_load     (load             ) [ 01111111000000000000000]
biases2_load       (load             ) [ 00011001100000000000000]
mul3               (dmul             ) [ 01111000111110000000000]
bitcast_ln196      (bitcast          ) [ 01111000011110000000000]
sub2               (dsub             ) [ 01111000000001111100000]
bitcast_ln196_1    (bitcast          ) [ 00000000000000000000000]
store_ln196        (store            ) [ 00000000000000000000000]
mul5               (dmul             ) [ 01111000000000000011111]
bias_norm_load_2   (load             ) [ 01111000000000000001111]
specloopname_ln158 (specloopname     ) [ 00000000000000000000000]
bias_norm_2        (dadd             ) [ 00000000000000000000000]
store_ln195        (store            ) [ 00000000000000000000000]
br_ln195           (br               ) [ 00000000000000000000000]
bias_norm_load     (load             ) [ 00000000000000000000000]
write_ln0          (write            ) [ 00000000000000000000000]
ret_ln0            (ret              ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="d_biases2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_biases2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="biases2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias_norm_4_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_norm_4_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.doubleP0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="bias_norm_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_norm/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="i_5_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_5/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="write_ln0_write_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="64" slack="0"/>
<pin id="55" dir="0" index="2" bw="64" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/18 "/>
</bind>
</comp>

<comp id="59" class="1004" name="d_biases2_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="64" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="7" slack="0"/>
<pin id="63" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_biases2_addr/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="6" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_biases2_load/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="biases2_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="7" slack="0"/>
<pin id="76" dir="1" index="3" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="biases2_addr/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="6" slack="12"/>
<pin id="81" dir="0" index="1" bw="64" slack="0"/>
<pin id="82" dir="0" index="2" bw="0" slack="4"/>
<pin id="84" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="85" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="86" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="87" dir="1" index="7" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="biases2_load/5 store_ln196/13 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="1"/>
<pin id="91" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="sub2/8 bias_norm_2/18 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="1"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul3/3 mul5/13 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln0_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="7" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln0_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_load_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="7" slack="0"/>
<pin id="109" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="icmp_ln195_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="7" slack="0"/>
<pin id="112" dir="0" index="1" bw="7" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln195/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="add_ln195_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="7" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln195/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="i_5_cast_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="7" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_5_cast/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln195_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="7" slack="0"/>
<pin id="130" dir="0" index="1" bw="7" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln195/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="bitcast_ln196_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="64" slack="2"/>
<pin id="135" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln196/8 "/>
</bind>
</comp>

<comp id="137" class="1004" name="bitcast_ln196_1_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="1"/>
<pin id="139" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln196_1/13 "/>
</bind>
</comp>

<comp id="141" class="1004" name="bias_norm_load_2_load_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="64" slack="17"/>
<pin id="143" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_norm_load_2/18 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln195_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="64" slack="0"/>
<pin id="147" dir="0" index="1" bw="64" slack="21"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln195/22 "/>
</bind>
</comp>

<comp id="150" class="1004" name="bias_norm_load_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="17"/>
<pin id="152" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_norm_load/18 "/>
</bind>
</comp>

<comp id="154" class="1005" name="bias_norm_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="bias_norm "/>
</bind>
</comp>

<comp id="162" class="1005" name="i_5_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="7" slack="0"/>
<pin id="164" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="169" class="1005" name="icmp_ln195_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln195 "/>
</bind>
</comp>

<comp id="173" class="1005" name="d_biases2_addr_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="6" slack="1"/>
<pin id="175" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="d_biases2_addr "/>
</bind>
</comp>

<comp id="178" class="1005" name="biases2_addr_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="6" slack="4"/>
<pin id="180" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="biases2_addr "/>
</bind>
</comp>

<comp id="184" class="1005" name="d_biases2_load_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="1"/>
<pin id="186" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="d_biases2_load "/>
</bind>
</comp>

<comp id="189" class="1005" name="biases2_load_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="2"/>
<pin id="191" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="biases2_load "/>
</bind>
</comp>

<comp id="194" class="1005" name="mul3_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="1"/>
<pin id="196" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul3 "/>
</bind>
</comp>

<comp id="199" class="1005" name="bitcast_ln196_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="64" slack="1"/>
<pin id="201" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln196 "/>
</bind>
</comp>

<comp id="204" class="1005" name="sub2_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="1"/>
<pin id="206" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub2 "/>
</bind>
</comp>

<comp id="211" class="1005" name="mul5_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="64" slack="1"/>
<pin id="213" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul5 "/>
</bind>
</comp>

<comp id="216" class="1005" name="bias_norm_load_2_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="1"/>
<pin id="218" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bias_norm_load_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="42" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="0" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="34" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="59" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="34" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="96"><net_src comp="36" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="114"><net_src comp="107" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="26" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="107" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="32" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="107" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="127"><net_src comp="122" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="132"><net_src comp="116" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="133" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="140"><net_src comp="137" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="144"><net_src comp="141" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="149"><net_src comp="88" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="150" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="157"><net_src comp="44" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="159"><net_src comp="154" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="160"><net_src comp="154" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="161"><net_src comp="154" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="165"><net_src comp="48" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="167"><net_src comp="162" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="168"><net_src comp="162" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="172"><net_src comp="110" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="59" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="181"><net_src comp="72" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="187"><net_src comp="66" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="192"><net_src comp="79" pin="7"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="197"><net_src comp="92" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="202"><net_src comp="133" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="207"><net_src comp="88" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="210"><net_src comp="204" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="214"><net_src comp="92" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="219"><net_src comp="141" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="88" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: biases2 | {13 }
	Port: bias_norm_4_out | {18 }
 - Input state : 
	Port: update_weights.1_Pipeline_VITIS_LOOP_195_9 : d_biases2 | {1 2 }
	Port: update_weights.1_Pipeline_VITIS_LOOP_195_9 : biases2 | {5 6 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i : 1
		icmp_ln195 : 2
		add_ln195 : 2
		br_ln195 : 3
		i_5_cast : 2
		d_biases2_addr : 3
		d_biases2_load : 4
		biases2_addr : 3
		store_ln195 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		sub2 : 1
	State 9
	State 10
	State 11
	State 12
	State 13
		store_ln196 : 1
	State 14
	State 15
	State 16
	State 17
	State 18
		bias_norm_2 : 1
		write_ln0 : 1
	State 19
	State 20
	State 21
	State 22
		store_ln195 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   dadd   |       grp_fu_88       |    3    |   445   |   782   |
|----------|-----------------------|---------|---------|---------|
|   dmul   |       grp_fu_92       |    11   |   299   |   203   |
|----------|-----------------------|---------|---------|---------|
|    add   |    add_ln195_fu_116   |    0    |    0    |    14   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |   icmp_ln195_fu_110   |    0    |    0    |    10   |
|----------|-----------------------|---------|---------|---------|
|   write  | write_ln0_write_fu_52 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |    i_5_cast_fu_122    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    14   |   744   |   1009  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|bias_norm_load_2_reg_216|   64   |
|    bias_norm_reg_154   |   64   |
|  biases2_addr_reg_178  |    6   |
|  biases2_load_reg_189  |   64   |
|  bitcast_ln196_reg_199 |   64   |
| d_biases2_addr_reg_173 |    6   |
| d_biases2_load_reg_184 |   64   |
|       i_5_reg_162      |    7   |
|   icmp_ln195_reg_169   |    1   |
|      mul3_reg_194      |   64   |
|      mul5_reg_211      |   64   |
|      sub2_reg_204      |   64   |
+------------------------+--------+
|          Total         |   532  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_66 |  p0  |   2  |   6  |   12   ||    9    |
|     grp_fu_88    |  p0  |   4  |  64  |   256  ||    17   |
|     grp_fu_88    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_92    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_92    |  p1  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   652  || 4.24829 ||    53   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |    -   |   744  |  1009  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   53   |
|  Register |    -   |    -   |   532  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |    4   |  1276  |  1062  |
+-----------+--------+--------+--------+--------+
