Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "F:/Documents/School/NUS/Lab3/Top_Test_isim_beh.exe" -prj "F:/Documents/School/NUS/Lab3/Top_Test_beh.prj" "work.Top_Test" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "F:/Documents/School/NUS/Lab3/SignExtend.vhd" into library work
Parsing VHDL file "F:/Documents/School/NUS/Lab3/RegFile.vhd" into library work
Parsing VHDL file "F:/Documents/School/NUS/Lab3/PC.vhd" into library work
Parsing VHDL file "F:/Documents/School/NUS/Lab3/ControlUnit.vhd" into library work
Parsing VHDL file "F:/Documents/School/NUS/Lab3/ALU.vhd" into library work
Parsing VHDL file "F:/Documents/School/NUS/Lab3/MIPS.vhd" into library work
Parsing VHDL file "F:/Documents/School/NUS/Lab3/TOP.vhd" into library work
Parsing VHDL file "F:/Documents/School/NUS/Lab3/Top_Test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture arch_pc of entity PC [pc_default]
Compiling architecture arch_alu of entity ALU [alu_default]
Compiling architecture arch_controlunit of entity ControlUnit [controlunit_default]
Compiling architecture arch_regfile of entity RegFile [regfile_default]
Compiling architecture signextention_arch of entity SignExtention [signextention_default]
Compiling architecture arch_mips of entity MIPS [mips_default]
Compiling architecture arch_top of entity TOP [top_default]
Compiling architecture behavior of entity top_test
Time Resolution for simulation is 1ps.
Compiled 19 VHDL Units
Built simulation executable F:/Documents/School/NUS/Lab3/Top_Test_isim_beh.exe
Fuse Memory Usage: 33400 KB
Fuse CPU Usage: 1453 ms
