Command: report datapath > reports3/INTER_2_datapath_map.log
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Jan 28 2020  11:09:23 am
  Module:                 INTER_2
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Inferred components

                      Operator   Signedness  Inputs  Outputs CellArea Line Col   Filename  
===========================================================================================
INTER_2
 gen_filter[0].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[0].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_388
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[0].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_371
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[0].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[0].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[0].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[0].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[1].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_472
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[1].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_386
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[1].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_369
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[1].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_387
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[1].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_370
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[1].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_1
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[1].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_1
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[2].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_471
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[2].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_384
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[2].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_367
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[2].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_385
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[2].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_368
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[2].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_2
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[2].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_2
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[3].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_470
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[3].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_382
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[3].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_365
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[3].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_383
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[3].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_366
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[3].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_3
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[3].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_3
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[4].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_469
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[4].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_380
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[4].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_363
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[4].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_381
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[4].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_364
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[4].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_4
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[4].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_4
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[5].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_468
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[5].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_378
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[5].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_361
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[5].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_379
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[5].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_362
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[5].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_5
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[5].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_5
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[6].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_467
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[6].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_376
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[6].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_359
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[6].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_377
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[6].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_360
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[6].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_6
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[6].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_6
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[7].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_466
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[7].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_374
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[7].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_357
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[7].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_375
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[7].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_358
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[7].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_7
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[7].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_7
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[8].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_465
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[8].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_372
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[8].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_355
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[8].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_373
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[8].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_356
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[8].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_8
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[8].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_8
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================

      Type       CellArea Percentage 
-------------------------------------
datapath modules 19150.56      80.84 
external muxes       0.00       0.00 
others            4538.04      19.16 
-------------------------------------
total            23688.60     100.00 

