// Seed: 1777339505
`define pp_24 0
`define pp_25 0
`define pp_26 0
`define pp_27 0
module module_0 (
    output logic id_0,
    input id_1,
    input logic id_2,
    output id_3,
    input id_4,
    input logic id_5,
    output logic id_6,
    input logic id_7,
    input id_8,
    inout supply1 id_9,
    input id_10,
    output id_11,
    output id_12
    , id_24,
    input id_13,
    input logic id_14,
    input id_15,
    output id_16,
    output logic id_17,
    input logic id_18,
    input id_19,
    input id_20
    , id_25,
    output id_21,
    output id_22,
    input id_23
);
  logic id_26;
  logic id_27;
  logic id_28;
  logic id_29;
  assign id_9[1] = id_7;
  always @(1) id_12 <= id_19;
endmodule
module module_1 (
    output id_0,
    input logic id_1,
    input logic id_2,
    input logic id_3,
    output id_4,
    input logic id_5,
    output id_6,
    input id_7
);
  logic id_24;
endmodule
