Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Wed Aug 20 17:23:11 2025


Cell Usage:
GTP_DFF_C                   160 uses
GTP_DFF_CE                  209 uses
GTP_DFF_P                    33 uses
GTP_DFF_PE                    1 use
GTP_DLATCH                    3 uses
GTP_GRS                       1 use
GTP_HSSTLP_LANE               1 use
GTP_HSSTLP_PLL                1 use
GTP_INV                       3 uses
GTP_LUT2                      6 uses
GTP_LUT3                     11 uses
GTP_LUT4                     15 uses
GTP_LUT5                     18 uses
GTP_LUT6                    114 uses
GTP_LUT6CARRY               235 uses
GTP_LUT6D                    65 uses

I/O ports: 12
GTP_INBUF                   4 uses
GTP_OUTBUF                  8 uses

Mapping Summary:
Total LUTs: 464 of 66600 (0.70%)
	LUTs as dram: 0 of 19900 (0.00%)
	LUTs as logic: 464
Total Registers: 403 of 133200 (0.30%)
Total Latches: 3

DRM36K/FIFO:
Total DRM = 0.0 of 155 (0.00%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 12 of 300 (4.00%)


Overview of Control Sets:

Number of unique control sets : 24

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 2        | 0                 2
  [2, 4)      | 3        | 0                 3
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 2        | 0                 2
  [8, 10)     | 1        | 0                 1
  [10, 12)    | 2        | 0                 2
  [12, 14)    | 5        | 0                 5
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 9        | 0                 9
--------------------------------------------------------------
  The maximum fanout: 69
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                193
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                210
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              3
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file hsst_top_controlsets.txt.


Device Utilization Summary Of Each Module:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                         | LUT     | FF      | Distributed RAM     | APM     | DRM     | ADC     | ANALOG     | CCS     | DDRPHY_CPD     | DDRPHY_IOCLK_DIV     | DDR_PHY     | GCLK_INBUF_SYN     | GPLL     | HCKB     | HSSTLP     | IO     | IOCKB     | KEYRAM     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | MRCKB     | PCIEGEN3     | PPLL     | RCKB     | RESCAL     | SCANCHAIN     | USCM     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| hsst_top                                 | 464     | 406     | 0                   | 0       | 0       | 0       | 0          | 1       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0.5        | 12     | 0         | 0          | 235           | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + Word_Alignment_32bit_inst              | 87      | 122     | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + hsst_inst                              | 221     | 173     | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0.5        | 0      | 0         | 0          | 99            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + U_GTP_HSSTLP_WRAPPER                 | 0       | 0       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0.5        | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + U_IPM2L_HSSTLP_RST                   | 221     | 173     | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 99            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + AUTO_MODE.hsstlp_rst_pll           | 80      | 63      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 44            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + pll0_lock_deb                    | 22      | 15      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 11            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + pll0_lock_sync                   | 0       | 2       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + pll0_lock_wtchdg                 | 21      | 21      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 18            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + pll0_rstn_sync                   | 0       | 2       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + pll_rst_fsm_0                    | 37      | 23      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 15            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + AUTO_MODE.hsstlp_rst_rx            | 120     | 92      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 55            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + RXLANE3_ENABLE.rxlane_fsm3       | 80      | 58      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 33            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + SYNC_RXLANE[3].cdr_align_deb     | 22      | 15      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 11            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + SYNC_RXLANE[3].cdr_align_sync    | 0       | 2       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + SYNC_RXLANE[3].sigdet_deb        | 18      | 15      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 11            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + SYNC_RXLANE[3].sigdet_sync       | 0       | 2       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + AUTO_MODE.hsstlp_rst_tx            | 21      | 18      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + TXLANE3_ENABLE.txlane_rst_fsm3   | 21      | 18      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                         Clock   Non-clock          
 Clock                    Period       Waveform            Type          Loads       Loads  Sources 
----------------------------------------------------------------------------------------------------
 hsst_top|clk             1000.0000    {0.0000 500.0000}   Declared        173           0  {clk}   
====================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               hsst_top|clk                              
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 hsst_top|clk                1.0000 MHz    225.8866 MHz      1000.0000         4.4270        995.573
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_top|clk           hsst_top|clk               995.573       0.000              0            264
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_top|clk           hsst_top|clk                 0.619       0.000              0            264
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_top|clk           hsst_top|clk               998.214       0.000              0            171
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_top|clk           hsst_top|clk                 0.831       0.000              0            171
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_top|clk                                      499.800       0.000              0            173
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/CLK (GTP_DFF_C)
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[15]/D (GTP_DFF_C)
Path Group  : hsst_top|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=173)      2.420       3.380         nt_clk           
                                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.505       4.088         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr [0]
                                                                                   hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N112_6/I0 (GTP_LUT6)
                                   td                    0.144       4.232 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N112_6/Z (GTP_LUT6)
                                   net (fanout=2)        0.437       4.669         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N1276
                                                                                   hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_15/I5 (GTP_LUT6)
                                   td                    0.074       4.743 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_15/Z (GTP_LUT6)
                                   net (fanout=17)       0.597       5.340         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109
                                                                                   hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N34_and[0]_1/I1 (GTP_LUT6)
                                   td                    0.074       5.414 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N34_and[0]_1/Z (GTP_LUT6)
                                   net (fanout=2)        0.437       5.851         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N9
                                                                                   hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N34_and[0]/I2 (GTP_LUT3)
                                   td                    0.224       6.075 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N34_and[0]/Z (GTP_LUT3)
                                   net (fanout=7)        0.531       6.606         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N883
                                                                                   hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N81_18_3/I5 (GTP_LUT6)
                                   td                    0.074       6.680 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N81_18_3/Z (GTP_LUT6)
                                   net (fanout=14)       0.582       7.262         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N442
                                                                                   hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_8/I3 (GTP_LUT6CARRY)
                                   td                    0.159       7.421 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.421         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N269
                                                                                   hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.443 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.443         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N270
                                                                                   hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.465 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.465         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N271
                                                                                   hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.487 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.487         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N272
                                                                                   hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_12/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.509 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.509         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N273
                                                                                   hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_13/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.531 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_13/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.531         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N274
                                                                                   hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_14/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.553 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_14/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.553         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N275
                                                                                   hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_15/CIN (GTP_LUT6CARRY)
                                   td                    0.068       7.621 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_15/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.621         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N81 [15]
                                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[15]/D (GTP_DFF_C)

 Data arrival time                                                   7.621         Logic Levels: 7  
                                                                                   Logic: 1.152ns(27.163%), Route: 3.089ns(72.837%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                     1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=173)      2.420    1003.380         nt_clk           
                                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[15]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.136    1003.194                          

 Data required time                                               1003.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.194                          
 Data arrival time                                                   7.621                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.573                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/CLK (GTP_DFF_C)
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[14]/D (GTP_DFF_C)
Path Group  : hsst_top|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=173)      2.420       3.380         nt_clk           
                                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.505       4.088         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr [0]
                                                                                   hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N112_6/I0 (GTP_LUT6)
                                   td                    0.144       4.232 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N112_6/Z (GTP_LUT6)
                                   net (fanout=2)        0.437       4.669         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N1276
                                                                                   hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_15/I5 (GTP_LUT6)
                                   td                    0.074       4.743 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_15/Z (GTP_LUT6)
                                   net (fanout=17)       0.597       5.340         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109
                                                                                   hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N34_and[0]_1/I1 (GTP_LUT6)
                                   td                    0.074       5.414 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N34_and[0]_1/Z (GTP_LUT6)
                                   net (fanout=2)        0.437       5.851         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N9
                                                                                   hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N34_and[0]/I2 (GTP_LUT3)
                                   td                    0.224       6.075 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N34_and[0]/Z (GTP_LUT3)
                                   net (fanout=7)        0.531       6.606         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N883
                                                                                   hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N81_18_3/I5 (GTP_LUT6)
                                   td                    0.074       6.680 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N81_18_3/Z (GTP_LUT6)
                                   net (fanout=14)       0.582       7.262         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N442
                                                                                   hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_8/I3 (GTP_LUT6CARRY)
                                   td                    0.159       7.421 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.421         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N269
                                                                                   hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.443 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.443         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N270
                                                                                   hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.465 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.465         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N271
                                                                                   hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.487 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.487         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N272
                                                                                   hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_12/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.509 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.509         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N273
                                                                                   hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_13/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.531 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_13/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.531         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N274
                                                                                   hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_14/CIN (GTP_LUT6CARRY)
                                   td                    0.068       7.599 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_14/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.599         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N81 [14]
                                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[14]/D (GTP_DFF_C)

 Data arrival time                                                   7.599         Logic Levels: 7  
                                                                                   Logic: 1.130ns(26.784%), Route: 3.089ns(73.216%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                     1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=173)      2.420    1003.380         nt_clk           
                                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[14]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.136    1003.194                          

 Data required time                                               1003.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.194                          
 Data arrival time                                                   7.599                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.595                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/CLK (GTP_DFF_C)
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[13]/D (GTP_DFF_C)
Path Group  : hsst_top|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=173)      2.420       3.380         nt_clk           
                                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.505       4.088         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr [0]
                                                                                   hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N112_6/I0 (GTP_LUT6)
                                   td                    0.144       4.232 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N112_6/Z (GTP_LUT6)
                                   net (fanout=2)        0.437       4.669         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N1276
                                                                                   hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_15/I5 (GTP_LUT6)
                                   td                    0.074       4.743 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_15/Z (GTP_LUT6)
                                   net (fanout=17)       0.597       5.340         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109
                                                                                   hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N34_and[0]_1/I1 (GTP_LUT6)
                                   td                    0.074       5.414 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N34_and[0]_1/Z (GTP_LUT6)
                                   net (fanout=2)        0.437       5.851         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N9
                                                                                   hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N34_and[0]/I2 (GTP_LUT3)
                                   td                    0.224       6.075 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N34_and[0]/Z (GTP_LUT3)
                                   net (fanout=7)        0.531       6.606         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N883
                                                                                   hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N81_18_3/I5 (GTP_LUT6)
                                   td                    0.074       6.680 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N81_18_3/Z (GTP_LUT6)
                                   net (fanout=14)       0.582       7.262         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N442
                                                                                   hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_8/I3 (GTP_LUT6CARRY)
                                   td                    0.159       7.421 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.421         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N269
                                                                                   hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.443 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.443         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N270
                                                                                   hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.465 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.465         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N271
                                                                                   hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.487 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.487         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N272
                                                                                   hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_12/CIN (GTP_LUT6CARRY)
                                   td                    0.022       7.509 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.509         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N273
                                                                                   hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_13/CIN (GTP_LUT6CARRY)
                                   td                    0.068       7.577 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N42_1_13/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       7.577         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N81 [13]
                                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[13]/D (GTP_DFF_C)

 Data arrival time                                                   7.577         Logic Levels: 7  
                                                                                   Logic: 1.108ns(26.400%), Route: 3.089ns(73.600%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                     1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=173)      2.420    1003.380         nt_clk           
                                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[13]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.136    1003.194                          

 Data required time                                               1003.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.194                          
 Data arrival time                                                   7.577                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.617                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_sync/sig_async_ff/CLK (GTP_DFF_C)
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_sync/sig_synced/D (GTP_DFF_C)
Path Group  : hsst_top|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=173)      2.420       3.380         nt_clk           
                                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_sync/sig_async_ff/CLK (GTP_DFF_C)

                                   tco                   0.185       3.565 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_sync/sig_async_ff/Q (GTP_DFF_C)
                                   net (fanout=1)        0.385       3.950         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_sync/sig_async_ff
                                                                           f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_sync/sig_synced/D (GTP_DFF_C)

 Data arrival time                                                   3.950         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=173)      2.420       3.380         nt_clk           
                                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_sync/sig_synced/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.049       3.331                          

 Data required time                                                  3.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.331                          
 Data arrival time                                                   3.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/CLK (GTP_DFF_C)
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/D (GTP_DFF_C)
Path Group  : hsst_top|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=173)      2.420       3.380         nt_clk           
                                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/CLK (GTP_DFF_C)

                                   tco                   0.185       3.565 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/Q (GTP_DFF_C)
                                   net (fanout=1)        0.385       3.950         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff
                                                                           f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/D (GTP_DFF_C)

 Data arrival time                                                   3.950         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=173)      2.420       3.380         nt_clk           
                                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.049       3.331                          

 Data required time                                                  3.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.331                          
 Data arrival time                                                   3.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[3].cdr_align_sync/sig_async_ff/CLK (GTP_DFF_C)
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[3].cdr_align_sync/sig_synced/D (GTP_DFF_C)
Path Group  : hsst_top|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=173)      2.420       3.380         nt_clk           
                                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[3].cdr_align_sync/sig_async_ff/CLK (GTP_DFF_C)

                                   tco                   0.185       3.565 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[3].cdr_align_sync/sig_async_ff/Q (GTP_DFF_C)
                                   net (fanout=1)        0.385       3.950         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[3].cdr_align_sync/sig_async_ff
                                                                           f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[3].cdr_align_sync/sig_synced/D (GTP_DFF_C)

 Data arrival time                                                   3.950         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=173)      2.420       3.380         nt_clk           
                                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[3].cdr_align_sync/sig_synced/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.049       3.331                          

 Data required time                                                  3.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.331                          
 Data arrival time                                                   3.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/CLK (GTP_DFF_C)
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/P_PLLPOWERDOWN/P (GTP_DFF_P)
Path Group  : hsst_top|clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=173)      2.420       3.380         nt_clk           
                                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/Q (GTP_DFF_C)
                                   net (fanout=2)        0.564       4.147         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/s_pll_rstn_0
                                                                                   hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N0/I0 (GTP_LUT2)
                                   td                    0.224       4.371 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N0/Z (GTP_LUT2)
                                   net (fanout=23)       0.519       4.890         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N0
                                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/P_PLLPOWERDOWN/P (GTP_DFF_P)

 Data arrival time                                                   4.890         Logic Levels: 1  
                                                                                   Logic: 0.427ns(28.278%), Route: 1.083ns(71.722%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                     1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=173)      2.420    1003.380         nt_clk           
                                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/P_PLLPOWERDOWN/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Recovery time                                          -0.226    1003.104                          

 Data required time                                               1003.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.104                          
 Data arrival time                                                   4.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.214                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/CLK (GTP_DFF_C)
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/P_PLL_RST/C (GTP_DFF_C)
Path Group  : hsst_top|clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=173)      2.420       3.380         nt_clk           
                                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/Q (GTP_DFF_C)
                                   net (fanout=2)        0.564       4.147         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/s_pll_rstn_0
                                                                                   hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N0/I0 (GTP_LUT2)
                                   td                    0.224       4.371 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N0/Z (GTP_LUT2)
                                   net (fanout=23)       0.519       4.890         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N0
                                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/P_PLL_RST/C (GTP_DFF_C)

 Data arrival time                                                   4.890         Logic Levels: 1  
                                                                                   Logic: 0.427ns(28.278%), Route: 1.083ns(71.722%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                     1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=173)      2.420    1003.380         nt_clk           
                                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/P_PLL_RST/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Recovery time                                          -0.226    1003.104                          

 Data required time                                               1003.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.104                          
 Data arrival time                                                   4.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.214                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/CLK (GTP_DFF_C)
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/C (GTP_DFF_C)
Path Group  : hsst_top|clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=173)      2.420       3.380         nt_clk           
                                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/Q (GTP_DFF_C)
                                   net (fanout=2)        0.564       4.147         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/s_pll_rstn_0
                                                                                   hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N0/I0 (GTP_LUT2)
                                   td                    0.224       4.371 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N0/Z (GTP_LUT2)
                                   net (fanout=23)       0.519       4.890         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N0
                                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/C (GTP_DFF_C)

 Data arrival time                                                   4.890         Logic Levels: 1  
                                                                                   Logic: 0.427ns(28.278%), Route: 1.083ns(71.722%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                     1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=173)      2.420    1003.380         nt_clk           
                                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Recovery time                                          -0.226    1003.104                          

 Data required time                                               1003.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.104                          
 Data arrival time                                                   4.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.214                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/CLK (GTP_DFF_C)
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[0]/C (GTP_DFF_CE)
Path Group  : hsst_top|clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=173)      2.420       3.380         nt_clk           
                                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       3.583         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/s_pll_rstn_0
                                                                                   hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N0/I (GTP_INV)
                                   td                    0.000       3.583 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N0/Z (GTP_INV)
                                   net (fanout=38)       0.564       4.147         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N0
                                                                           f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   4.147         Logic Levels: 1  
                                                                                   Logic: 0.203ns(26.467%), Route: 0.564ns(73.533%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=173)      2.420       3.380         nt_clk           
                                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Removal time                                           -0.064       3.316                          

 Data required time                                                  3.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.316                          
 Data arrival time                                                   4.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.831                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/CLK (GTP_DFF_C)
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[1]/C (GTP_DFF_CE)
Path Group  : hsst_top|clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=173)      2.420       3.380         nt_clk           
                                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       3.583         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/s_pll_rstn_0
                                                                                   hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N0/I (GTP_INV)
                                   td                    0.000       3.583 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N0/Z (GTP_INV)
                                   net (fanout=38)       0.564       4.147         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N0
                                                                           f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   4.147         Logic Levels: 1  
                                                                                   Logic: 0.203ns(26.467%), Route: 0.564ns(73.533%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=173)      2.420       3.380         nt_clk           
                                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Removal time                                           -0.064       3.316                          

 Data required time                                                  3.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.316                          
 Data arrival time                                                   4.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.831                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/CLK (GTP_DFF_C)
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[2]/C (GTP_DFF_CE)
Path Group  : hsst_top|clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=173)      2.420       3.380         nt_clk           
                                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       3.583         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/s_pll_rstn_0
                                                                                   hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N0/I (GTP_INV)
                                   td                    0.000       3.583 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N0/Z (GTP_INV)
                                   net (fanout=38)       0.564       4.147         hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/N0
                                                                           f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   4.147         Logic Levels: 1  
                                                                                   Logic: 0.203ns(26.467%), Route: 0.564ns(73.533%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=173)      2.420       3.380         nt_clk           
                                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Removal time                                           -0.064       3.316                          

 Data required time                                                  3.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.316                          
 Data arrival time                                                   4.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.831                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/o_rxlane_done/CLK (GTP_DFF_CE)
Endpoint    : led[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=173)      2.420       3.380         nt_clk           
                                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/o_rxlane_done/CLK (GTP_DFF_CE)

                                   tco                   0.203       3.583 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/o_rxlane_done/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.000       3.583         nt_led[2]        
                                                                                   led_obuf[2]/I (GTP_OUTBUF)
                                   td                    3.553       7.136 r       led_obuf[2]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.136         led[2]           
 led[2]                                                                    r       led[2] (port)    

 Data arrival time                                                   7.136         Logic Levels: 1  
                                                                                   Logic: 3.756ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/o_txlane_done/CLK (GTP_DFF_CE)
Endpoint    : led[3] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=173)      2.420       3.380         nt_clk           
                                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/o_txlane_done/CLK (GTP_DFF_CE)

                                   tco                   0.203       3.583 r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE3_ENABLE.txlane_rst_fsm3/o_txlane_done/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.000       3.583         nt_led[3]        
                                                                                   led_obuf[3]/I (GTP_OUTBUF)
                                   td                    3.553       7.136 r       led_obuf[3]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.136         led[3]           
 led[3]                                                                    r       led[3] (port)    

 Data arrival time                                                   7.136         Logic Levels: 1  
                                                                                   Logic: 3.756ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rstn                                                    0.000       0.000 r       rstn (port)      
                                   net (fanout=1)        0.000       0.000         rstn             
                                                                                   rstn_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       rstn_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.000       0.960         nt_rstn          
                                                                                   N0/I (GTP_INV)   
                                   td                    0.000       0.960 f       N0/Z (GTP_INV)   
                                   net (fanout=2)        1.372       2.332         i_pll_rst_0      
                                                                           f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/C (GTP_DFF_C)

 Data arrival time                                                   2.332         Logic Levels: 2  
                                                                                   Logic: 0.960ns(41.166%), Route: 1.372ns(58.834%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rstn                                                    0.000       0.000 f       rstn (port)      
                                   net (fanout=1)        0.000       0.000         rstn             
                                                                                   rstn_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       rstn_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.000       0.861         nt_rstn          
                                                                                   N0/I (GTP_INV)   
                                   td                    0.000       0.861 r       N0/Z (GTP_INV)   
                                   net (fanout=2)        1.372       2.233         i_pll_rst_0      
                                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/C (GTP_DFF_C)

 Data arrival time                                                   2.233         Logic Levels: 2  
                                                                                   Logic: 0.861ns(38.558%), Route: 1.372ns(61.442%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rstn                                                    0.000       0.000 f       rstn (port)      
                                   net (fanout=1)        0.000       0.000         rstn             
                                                                                   rstn_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       rstn_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.000       0.861         nt_rstn          
                                                                                   N0/I (GTP_INV)   
                                   td                    0.000       0.861 r       N0/Z (GTP_INV)   
                                   net (fanout=2)        1.372       2.233         i_pll_rst_0      
                                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_synced/C (GTP_DFF_C)

 Data arrival time                                                   2.233         Logic Levels: 2  
                                                                                   Logic: 0.861ns(38.558%), Route: 1.372ns(61.442%)
====================================================================================================

====================================================================================================

Startpoint  : hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/o_rxlane_done/CLK (GTP_DFF_CE)
Endpoint    : led[2] (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=173)      2.420       3.380         nt_clk           
                                                                           r       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/o_rxlane_done/CLK (GTP_DFF_CE)

                                   tco                   0.185       3.565 f       hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/o_rxlane_done/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.000       3.565         nt_led[2]        
                                                                                   led_obuf[2]/I (GTP_OUTBUF)
                                   td                    3.317       6.882 f       led_obuf[2]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       6.882         led[2]           
 led[2]                                                                    f       led[2] (port)    

 Data arrival time                                                   6.882         Logic Levels: 1  
                                                                                   Logic: 3.502ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

{hsst_top|clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width                          hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[0]/CLK
 499.800     500.000         0.200           Low Pulse Width                           hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[0]/CLK
 499.800     500.000         0.200           High Pulse Width                          hsst_inst/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[1]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                           
+---------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/12_sfp/prj/hssttest/compile/hsst_top_comp.adf               
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/12_sfp/rtl/IO.fdc                                           
| Output     | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/12_sfp/prj/hssttest/synthesize/hsst_top_syn.adf             
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/12_sfp/prj/hssttest/synthesize/hsst_top_syn.vm              
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/12_sfp/prj/hssttest/synthesize/hsst_top_controlsets.txt     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/12_sfp/prj/hssttest/synthesize/snr.db                       
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/12_sfp/prj/hssttest/synthesize/hsst_top.snr                 
+---------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 332 MB
Total CPU time to synthesize completion : 0h:0m:8s
Process Total CPU time to synthesize completion : 0h:0m:8s
Total real time to synthesize completion : 0h:0m:11s
