
salvacao.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e4ac  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008a0  0800e640  0800e640  0001e640  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800eee0  0800eee0  00020254  2**0
                  CONTENTS
  4 .ARM          00000008  0800eee0  0800eee0  0001eee0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800eee8  0800eee8  00020254  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800eee8  0800eee8  0001eee8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800eeec  0800eeec  0001eeec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000254  20000000  0800eef0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006bac  20000254  0800f144  00020254  2**2
                  ALLOC
 10 ._user_heap_stack 00010000  20006e00  0800f144  00026e00  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020254  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d8ef  00000000  00000000  00020284  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003e90  00000000  00000000  0003db73  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001658  00000000  00000000  00041a08  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001470  00000000  00000000  00043060  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000252bb  00000000  00000000  000444d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00014e4a  00000000  00000000  0006978b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ce070  00000000  00000000  0007e5d5  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0014c645  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006be8  00000000  00000000  0014c6c0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000254 	.word	0x20000254
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e624 	.word	0x0800e624

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000258 	.word	0x20000258
 80001cc:	0800e624 	.word	0x0800e624

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b972 	b.w	8000f44 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9e08      	ldr	r6, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	4688      	mov	r8, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d14b      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c86:	428a      	cmp	r2, r1
 8000c88:	4615      	mov	r5, r2
 8000c8a:	d967      	bls.n	8000d5c <__udivmoddi4+0xe4>
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0720 	rsb	r7, r2, #32
 8000c96:	fa01 f302 	lsl.w	r3, r1, r2
 8000c9a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c9e:	4095      	lsls	r5, r2
 8000ca0:	ea47 0803 	orr.w	r8, r7, r3
 8000ca4:	4094      	lsls	r4, r2
 8000ca6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cb0:	fa1f fc85 	uxth.w	ip, r5
 8000cb4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cb8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbc:	fb07 f10c 	mul.w	r1, r7, ip
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x60>
 8000cc4:	18eb      	adds	r3, r5, r3
 8000cc6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000cca:	f080 811b 	bcs.w	8000f04 <__udivmoddi4+0x28c>
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	f240 8118 	bls.w	8000f04 <__udivmoddi4+0x28c>
 8000cd4:	3f02      	subs	r7, #2
 8000cd6:	442b      	add	r3, r5
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ce0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cec:	45a4      	cmp	ip, r4
 8000cee:	d909      	bls.n	8000d04 <__udivmoddi4+0x8c>
 8000cf0:	192c      	adds	r4, r5, r4
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cf6:	f080 8107 	bcs.w	8000f08 <__udivmoddi4+0x290>
 8000cfa:	45a4      	cmp	ip, r4
 8000cfc:	f240 8104 	bls.w	8000f08 <__udivmoddi4+0x290>
 8000d00:	3802      	subs	r0, #2
 8000d02:	442c      	add	r4, r5
 8000d04:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d08:	eba4 040c 	sub.w	r4, r4, ip
 8000d0c:	2700      	movs	r7, #0
 8000d0e:	b11e      	cbz	r6, 8000d18 <__udivmoddi4+0xa0>
 8000d10:	40d4      	lsrs	r4, r2
 8000d12:	2300      	movs	r3, #0
 8000d14:	e9c6 4300 	strd	r4, r3, [r6]
 8000d18:	4639      	mov	r1, r7
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d909      	bls.n	8000d36 <__udivmoddi4+0xbe>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f000 80eb 	beq.w	8000efe <__udivmoddi4+0x286>
 8000d28:	2700      	movs	r7, #0
 8000d2a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d2e:	4638      	mov	r0, r7
 8000d30:	4639      	mov	r1, r7
 8000d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d36:	fab3 f783 	clz	r7, r3
 8000d3a:	2f00      	cmp	r7, #0
 8000d3c:	d147      	bne.n	8000dce <__udivmoddi4+0x156>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d302      	bcc.n	8000d48 <__udivmoddi4+0xd0>
 8000d42:	4282      	cmp	r2, r0
 8000d44:	f200 80fa 	bhi.w	8000f3c <__udivmoddi4+0x2c4>
 8000d48:	1a84      	subs	r4, r0, r2
 8000d4a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d4e:	2001      	movs	r0, #1
 8000d50:	4698      	mov	r8, r3
 8000d52:	2e00      	cmp	r6, #0
 8000d54:	d0e0      	beq.n	8000d18 <__udivmoddi4+0xa0>
 8000d56:	e9c6 4800 	strd	r4, r8, [r6]
 8000d5a:	e7dd      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000d5c:	b902      	cbnz	r2, 8000d60 <__udivmoddi4+0xe8>
 8000d5e:	deff      	udf	#255	; 0xff
 8000d60:	fab2 f282 	clz	r2, r2
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f040 808f 	bne.w	8000e88 <__udivmoddi4+0x210>
 8000d6a:	1b49      	subs	r1, r1, r5
 8000d6c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d70:	fa1f f885 	uxth.w	r8, r5
 8000d74:	2701      	movs	r7, #1
 8000d76:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d7a:	0c23      	lsrs	r3, r4, #16
 8000d7c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d80:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d84:	fb08 f10c 	mul.w	r1, r8, ip
 8000d88:	4299      	cmp	r1, r3
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x124>
 8000d8c:	18eb      	adds	r3, r5, r3
 8000d8e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x122>
 8000d94:	4299      	cmp	r1, r3
 8000d96:	f200 80cd 	bhi.w	8000f34 <__udivmoddi4+0x2bc>
 8000d9a:	4684      	mov	ip, r0
 8000d9c:	1a59      	subs	r1, r3, r1
 8000d9e:	b2a3      	uxth	r3, r4
 8000da0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000da4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000da8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dac:	fb08 f800 	mul.w	r8, r8, r0
 8000db0:	45a0      	cmp	r8, r4
 8000db2:	d907      	bls.n	8000dc4 <__udivmoddi4+0x14c>
 8000db4:	192c      	adds	r4, r5, r4
 8000db6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x14a>
 8000dbc:	45a0      	cmp	r8, r4
 8000dbe:	f200 80b6 	bhi.w	8000f2e <__udivmoddi4+0x2b6>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	eba4 0408 	sub.w	r4, r4, r8
 8000dc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dcc:	e79f      	b.n	8000d0e <__udivmoddi4+0x96>
 8000dce:	f1c7 0c20 	rsb	ip, r7, #32
 8000dd2:	40bb      	lsls	r3, r7
 8000dd4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000dd8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000ddc:	fa01 f407 	lsl.w	r4, r1, r7
 8000de0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000de4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000de8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000dec:	4325      	orrs	r5, r4
 8000dee:	fbb3 f9f8 	udiv	r9, r3, r8
 8000df2:	0c2c      	lsrs	r4, r5, #16
 8000df4:	fb08 3319 	mls	r3, r8, r9, r3
 8000df8:	fa1f fa8e 	uxth.w	sl, lr
 8000dfc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e00:	fb09 f40a 	mul.w	r4, r9, sl
 8000e04:	429c      	cmp	r4, r3
 8000e06:	fa02 f207 	lsl.w	r2, r2, r7
 8000e0a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e0e:	d90b      	bls.n	8000e28 <__udivmoddi4+0x1b0>
 8000e10:	eb1e 0303 	adds.w	r3, lr, r3
 8000e14:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e18:	f080 8087 	bcs.w	8000f2a <__udivmoddi4+0x2b2>
 8000e1c:	429c      	cmp	r4, r3
 8000e1e:	f240 8084 	bls.w	8000f2a <__udivmoddi4+0x2b2>
 8000e22:	f1a9 0902 	sub.w	r9, r9, #2
 8000e26:	4473      	add	r3, lr
 8000e28:	1b1b      	subs	r3, r3, r4
 8000e2a:	b2ad      	uxth	r5, r5
 8000e2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e30:	fb08 3310 	mls	r3, r8, r0, r3
 8000e34:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e38:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e3c:	45a2      	cmp	sl, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x1da>
 8000e40:	eb1e 0404 	adds.w	r4, lr, r4
 8000e44:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e48:	d26b      	bcs.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4a:	45a2      	cmp	sl, r4
 8000e4c:	d969      	bls.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4e:	3802      	subs	r0, #2
 8000e50:	4474      	add	r4, lr
 8000e52:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e56:	fba0 8902 	umull	r8, r9, r0, r2
 8000e5a:	eba4 040a 	sub.w	r4, r4, sl
 8000e5e:	454c      	cmp	r4, r9
 8000e60:	46c2      	mov	sl, r8
 8000e62:	464b      	mov	r3, r9
 8000e64:	d354      	bcc.n	8000f10 <__udivmoddi4+0x298>
 8000e66:	d051      	beq.n	8000f0c <__udivmoddi4+0x294>
 8000e68:	2e00      	cmp	r6, #0
 8000e6a:	d069      	beq.n	8000f40 <__udivmoddi4+0x2c8>
 8000e6c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e70:	eb64 0403 	sbc.w	r4, r4, r3
 8000e74:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e78:	40fd      	lsrs	r5, r7
 8000e7a:	40fc      	lsrs	r4, r7
 8000e7c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e80:	e9c6 5400 	strd	r5, r4, [r6]
 8000e84:	2700      	movs	r7, #0
 8000e86:	e747      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000e88:	f1c2 0320 	rsb	r3, r2, #32
 8000e8c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e90:	4095      	lsls	r5, r2
 8000e92:	fa01 f002 	lsl.w	r0, r1, r2
 8000e96:	fa21 f303 	lsr.w	r3, r1, r3
 8000e9a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e9e:	4338      	orrs	r0, r7
 8000ea0:	0c01      	lsrs	r1, r0, #16
 8000ea2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ea6:	fa1f f885 	uxth.w	r8, r5
 8000eaa:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb2:	fb07 f308 	mul.w	r3, r7, r8
 8000eb6:	428b      	cmp	r3, r1
 8000eb8:	fa04 f402 	lsl.w	r4, r4, r2
 8000ebc:	d907      	bls.n	8000ece <__udivmoddi4+0x256>
 8000ebe:	1869      	adds	r1, r5, r1
 8000ec0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000ec4:	d22f      	bcs.n	8000f26 <__udivmoddi4+0x2ae>
 8000ec6:	428b      	cmp	r3, r1
 8000ec8:	d92d      	bls.n	8000f26 <__udivmoddi4+0x2ae>
 8000eca:	3f02      	subs	r7, #2
 8000ecc:	4429      	add	r1, r5
 8000ece:	1acb      	subs	r3, r1, r3
 8000ed0:	b281      	uxth	r1, r0
 8000ed2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ed6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eda:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ede:	fb00 f308 	mul.w	r3, r0, r8
 8000ee2:	428b      	cmp	r3, r1
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x27e>
 8000ee6:	1869      	adds	r1, r5, r1
 8000ee8:	f100 3cff 	add.w	ip, r0, #4294967295
 8000eec:	d217      	bcs.n	8000f1e <__udivmoddi4+0x2a6>
 8000eee:	428b      	cmp	r3, r1
 8000ef0:	d915      	bls.n	8000f1e <__udivmoddi4+0x2a6>
 8000ef2:	3802      	subs	r0, #2
 8000ef4:	4429      	add	r1, r5
 8000ef6:	1ac9      	subs	r1, r1, r3
 8000ef8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000efc:	e73b      	b.n	8000d76 <__udivmoddi4+0xfe>
 8000efe:	4637      	mov	r7, r6
 8000f00:	4630      	mov	r0, r6
 8000f02:	e709      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000f04:	4607      	mov	r7, r0
 8000f06:	e6e7      	b.n	8000cd8 <__udivmoddi4+0x60>
 8000f08:	4618      	mov	r0, r3
 8000f0a:	e6fb      	b.n	8000d04 <__udivmoddi4+0x8c>
 8000f0c:	4541      	cmp	r1, r8
 8000f0e:	d2ab      	bcs.n	8000e68 <__udivmoddi4+0x1f0>
 8000f10:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f14:	eb69 020e 	sbc.w	r2, r9, lr
 8000f18:	3801      	subs	r0, #1
 8000f1a:	4613      	mov	r3, r2
 8000f1c:	e7a4      	b.n	8000e68 <__udivmoddi4+0x1f0>
 8000f1e:	4660      	mov	r0, ip
 8000f20:	e7e9      	b.n	8000ef6 <__udivmoddi4+0x27e>
 8000f22:	4618      	mov	r0, r3
 8000f24:	e795      	b.n	8000e52 <__udivmoddi4+0x1da>
 8000f26:	4667      	mov	r7, ip
 8000f28:	e7d1      	b.n	8000ece <__udivmoddi4+0x256>
 8000f2a:	4681      	mov	r9, r0
 8000f2c:	e77c      	b.n	8000e28 <__udivmoddi4+0x1b0>
 8000f2e:	3802      	subs	r0, #2
 8000f30:	442c      	add	r4, r5
 8000f32:	e747      	b.n	8000dc4 <__udivmoddi4+0x14c>
 8000f34:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f38:	442b      	add	r3, r5
 8000f3a:	e72f      	b.n	8000d9c <__udivmoddi4+0x124>
 8000f3c:	4638      	mov	r0, r7
 8000f3e:	e708      	b.n	8000d52 <__udivmoddi4+0xda>
 8000f40:	4637      	mov	r7, r6
 8000f42:	e6e9      	b.n	8000d18 <__udivmoddi4+0xa0>

08000f44 <__aeabi_idiv0>:
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop

08000f48 <TMC_get_data>:

// use TMC4671 API

//tamanho dos datagramas do ic 5 bytes para escrever MSB é 1

void TMC_get_data(uint8_t *data, uint32_t w_data){
 8000f48:	b480      	push	{r7}
 8000f4a:	b083      	sub	sp, #12
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
 8000f50:	6039      	str	r1, [r7, #0]
	data[0]=(uint8_t)(w_data>>24);
 8000f52:	683b      	ldr	r3, [r7, #0]
 8000f54:	0e1b      	lsrs	r3, r3, #24
 8000f56:	b2da      	uxtb	r2, r3
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	701a      	strb	r2, [r3, #0]
	data[1]=(uint8_t)(w_data>>16);
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	0c1a      	lsrs	r2, r3, #16
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	3301      	adds	r3, #1
 8000f64:	b2d2      	uxtb	r2, r2
 8000f66:	701a      	strb	r2, [r3, #0]
	data[2]=(uint8_t)(w_data>>8);
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	0a1a      	lsrs	r2, r3, #8
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	3302      	adds	r3, #2
 8000f70:	b2d2      	uxtb	r2, r2
 8000f72:	701a      	strb	r2, [r3, #0]
	data[3]=(uint8_t)(w_data);
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	3303      	adds	r3, #3
 8000f78:	683a      	ldr	r2, [r7, #0]
 8000f7a:	b2d2      	uxtb	r2, r2
 8000f7c:	701a      	strb	r2, [r3, #0]

}
 8000f7e:	bf00      	nop
 8000f80:	370c      	adds	r7, #12
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr
	...

08000f8c <TMC_write>:

void TMC_write(SPI_HandleTypeDef *hspi, uint8_t address, uint32_t data){
 8000f8c:	b590      	push	{r4, r7, lr}
 8000f8e:	b089      	sub	sp, #36	; 0x24
 8000f90:	af02      	add	r7, sp, #8
 8000f92:	60f8      	str	r0, [r7, #12]
 8000f94:	460b      	mov	r3, r1
 8000f96:	607a      	str	r2, [r7, #4]
 8000f98:	72fb      	strb	r3, [r7, #11]
	uint8_t send_data[5];


	send_data[0]= (address | 0x80);
 8000f9a:	7afb      	ldrb	r3, [r7, #11]
 8000f9c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000fa0:	b2db      	uxtb	r3, r3
 8000fa2:	743b      	strb	r3, [r7, #16]
	send_data[1]=(uint8_t)(data>>24);
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	0e1b      	lsrs	r3, r3, #24
 8000fa8:	b2db      	uxtb	r3, r3
 8000faa:	747b      	strb	r3, [r7, #17]
	send_data[2]=(uint8_t)(data>>16);
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	0c1b      	lsrs	r3, r3, #16
 8000fb0:	b2db      	uxtb	r3, r3
 8000fb2:	74bb      	strb	r3, [r7, #18]
	send_data[3]=(uint8_t)(data>>8);
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	0a1b      	lsrs	r3, r3, #8
 8000fb8:	b2db      	uxtb	r3, r3
 8000fba:	74fb      	strb	r3, [r7, #19]
	send_data[4]=(uint8_t)(data | 0x00);
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	b2db      	uxtb	r3, r3
 8000fc0:	753b      	strb	r3, [r7, #20]
	printf("%d - %d - %d - %d - %d" , send_data[0], send_data[1], send_data[2], send_data[3], send_data[4]);
 8000fc2:	7c3b      	ldrb	r3, [r7, #16]
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	7c7b      	ldrb	r3, [r7, #17]
 8000fc8:	4618      	mov	r0, r3
 8000fca:	7cbb      	ldrb	r3, [r7, #18]
 8000fcc:	461c      	mov	r4, r3
 8000fce:	7cfb      	ldrb	r3, [r7, #19]
 8000fd0:	7d3a      	ldrb	r2, [r7, #20]
 8000fd2:	9201      	str	r2, [sp, #4]
 8000fd4:	9300      	str	r3, [sp, #0]
 8000fd6:	4623      	mov	r3, r4
 8000fd8:	4602      	mov	r2, r0
 8000fda:	480d      	ldr	r0, [pc, #52]	; (8001010 <TMC_write+0x84>)
 8000fdc:	f00b fa32 	bl	800c444 <iprintf>
	HAL_GPIO_WritePin(SPI_CS_FOC_GPIO_Port, SPI_CS_FOC_Pin, RESET);
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fe6:	480b      	ldr	r0, [pc, #44]	; (8001014 <TMC_write+0x88>)
 8000fe8:	f003 facc 	bl	8004584 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, send_data, 5, 200);
 8000fec:	f107 0110 	add.w	r1, r7, #16
 8000ff0:	23c8      	movs	r3, #200	; 0xc8
 8000ff2:	2205      	movs	r2, #5
 8000ff4:	68f8      	ldr	r0, [r7, #12]
 8000ff6:	f005 fab1 	bl	800655c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI_CS_FOC_GPIO_Port, SPI_CS_FOC_Pin, SET);
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001000:	4804      	ldr	r0, [pc, #16]	; (8001014 <TMC_write+0x88>)
 8001002:	f003 fabf 	bl	8004584 <HAL_GPIO_WritePin>

}
 8001006:	bf00      	nop
 8001008:	371c      	adds	r7, #28
 800100a:	46bd      	mov	sp, r7
 800100c:	bd90      	pop	{r4, r7, pc}
 800100e:	bf00      	nop
 8001010:	0800e640 	.word	0x0800e640
 8001014:	40020400 	.word	0x40020400

08001018 <foc_ic_config>:


void foc_ic_config(SPI_HandleTypeDef *hspi){
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]

	//data[0]= ((FOC_IC_MOTOR_TYPE_N_POLE_PAIRS | 0x80)<<8); // colocar 1 no MSB do byte com o endereço
	//data[1] = //o que escrever?

	// Motor type &  PWM configuration
	TMC_write(hspi, TMC4671_MOTOR_TYPE_N_POLE_PAIRS, 0x0003000A);
 8001020:	4a34      	ldr	r2, [pc, #208]	; (80010f4 <foc_ic_config+0xdc>)
 8001022:	211b      	movs	r1, #27
 8001024:	6878      	ldr	r0, [r7, #4]
 8001026:	f7ff ffb1 	bl	8000f8c <TMC_write>
	TMC_write(hspi, TMC4671_PWM_POLARITIES, 0x00000000);
 800102a:	2200      	movs	r2, #0
 800102c:	2117      	movs	r1, #23
 800102e:	6878      	ldr	r0, [r7, #4]
 8001030:	f7ff ffac 	bl	8000f8c <TMC_write>
	TMC_write(hspi, TMC4671_PWM_MAXCNT, 0x00000F9F);
 8001034:	f640 729f 	movw	r2, #3999	; 0xf9f
 8001038:	2118      	movs	r1, #24
 800103a:	6878      	ldr	r0, [r7, #4]
 800103c:	f7ff ffa6 	bl	8000f8c <TMC_write>
	TMC_write(hspi, TMC4671_PWM_BBM_H_BBM_L, 0x00001919);
 8001040:	f641 1219 	movw	r2, #6425	; 0x1919
 8001044:	2119      	movs	r1, #25
 8001046:	6878      	ldr	r0, [r7, #4]
 8001048:	f7ff ffa0 	bl	8000f8c <TMC_write>
	TMC_write(hspi, TMC4671_PWM_SV_CHOP, 0x00000107);
 800104c:	f240 1207 	movw	r2, #263	; 0x107
 8001050:	211a      	movs	r1, #26
 8001052:	6878      	ldr	r0, [r7, #4]
 8001054:	f7ff ff9a 	bl	8000f8c <TMC_write>

			// ADC configuration
	TMC_write(hspi, TMC4671_ADC_I_SELECT, 0x09000100);
 8001058:	4a27      	ldr	r2, [pc, #156]	; (80010f8 <foc_ic_config+0xe0>)
 800105a:	210a      	movs	r1, #10
 800105c:	6878      	ldr	r0, [r7, #4]
 800105e:	f7ff ff95 	bl	8000f8c <TMC_write>
	TMC_write(hspi, TMC4671_dsADC_MCFG_B_MCFG_A, 0x00100010);
 8001062:	f04f 1210 	mov.w	r2, #1048592	; 0x100010
 8001066:	2104      	movs	r1, #4
 8001068:	6878      	ldr	r0, [r7, #4]
 800106a:	f7ff ff8f 	bl	8000f8c <TMC_write>
	TMC_write(hspi, TMC4671_dsADC_MCLK_A, 0x20000000);
 800106e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8001072:	2105      	movs	r1, #5
 8001074:	6878      	ldr	r0, [r7, #4]
 8001076:	f7ff ff89 	bl	8000f8c <TMC_write>
	TMC_write(hspi, TMC4671_dsADC_MCLK_B, 0x20000000);
 800107a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800107e:	2106      	movs	r1, #6
 8001080:	6878      	ldr	r0, [r7, #4]
 8001082:	f7ff ff83 	bl	8000f8c <TMC_write>
	TMC_write(hspi, TMC4671_dsADC_MDEC_B_MDEC_A, 0x014E014E);
 8001086:	4a1d      	ldr	r2, [pc, #116]	; (80010fc <foc_ic_config+0xe4>)
 8001088:	2107      	movs	r1, #7
 800108a:	6878      	ldr	r0, [r7, #4]
 800108c:	f7ff ff7e 	bl	8000f8c <TMC_write>
	TMC_write(hspi, TMC4671_ADC_I0_SCALE_OFFSET, 0xFF006D20);
 8001090:	4a1b      	ldr	r2, [pc, #108]	; (8001100 <foc_ic_config+0xe8>)
 8001092:	2109      	movs	r1, #9
 8001094:	6878      	ldr	r0, [r7, #4]
 8001096:	f7ff ff79 	bl	8000f8c <TMC_write>
	TMC_write(hspi, TMC4671_ADC_I1_SCALE_OFFSET, 0xFF006C62);
 800109a:	4a1a      	ldr	r2, [pc, #104]	; (8001104 <foc_ic_config+0xec>)
 800109c:	2108      	movs	r1, #8
 800109e:	6878      	ldr	r0, [r7, #4]
 80010a0:	f7ff ff74 	bl	8000f8c <TMC_write>

			// Open loop settings
	TMC_write(hspi, TMC4671_OPENLOOP_MODE, 0x00000000);
 80010a4:	2200      	movs	r2, #0
 80010a6:	211f      	movs	r1, #31
 80010a8:	6878      	ldr	r0, [r7, #4]
 80010aa:	f7ff ff6f 	bl	8000f8c <TMC_write>
	TMC_write(hspi, TMC4671_OPENLOOP_ACCELERATION, 20);
 80010ae:	2214      	movs	r2, #20
 80010b0:	2120      	movs	r1, #32
 80010b2:	6878      	ldr	r0, [r7, #4]
 80010b4:	f7ff ff6a 	bl	8000f8c <TMC_write>
	TMC_write(hspi, TMC4671_OPENLOOP_VELOCITY_TARGET, 0x00000000);//0xFFFFFFFB);
 80010b8:	2200      	movs	r2, #0
 80010ba:	2121      	movs	r1, #33	; 0x21
 80010bc:	6878      	ldr	r0, [r7, #4]
 80010be:	f7ff ff65 	bl	8000f8c <TMC_write>

			// Feedback selection
	TMC_write(hspi, TMC4671_PHI_E_SELECTION, 0x00000002);
 80010c2:	2202      	movs	r2, #2
 80010c4:	2152      	movs	r1, #82	; 0x52
 80010c6:	6878      	ldr	r0, [r7, #4]
 80010c8:	f7ff ff60 	bl	8000f8c <TMC_write>
	TMC_write(hspi, TMC4671_UQ_UD_EXT, 0);
 80010cc:	2200      	movs	r2, #0
 80010ce:	2124      	movs	r1, #36	; 0x24
 80010d0:	6878      	ldr	r0, [r7, #4]
 80010d2:	f7ff ff5b 	bl	8000f8c <TMC_write>

			// ===== Open loop test drive =====

			// Switch to open loop velocity mode
	TMC_write(hspi, TMC4671_MODE_RAMP_MODE_MOTION, 0x00000008);
 80010d6:	2208      	movs	r2, #8
 80010d8:	2163      	movs	r1, #99	; 0x63
 80010da:	6878      	ldr	r0, [r7, #4]
 80010dc:	f7ff ff56 	bl	8000f8c <TMC_write>


			// Stop
    TMC_write(hspi, TMC4671_OPENLOOP_VELOCITY_TARGET, 0x00000000);
 80010e0:	2200      	movs	r2, #0
 80010e2:	2121      	movs	r1, #33	; 0x21
 80010e4:	6878      	ldr	r0, [r7, #4]
 80010e6:	f7ff ff51 	bl	8000f8c <TMC_write>


}
 80010ea:	bf00      	nop
 80010ec:	3708      	adds	r7, #8
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	0003000a 	.word	0x0003000a
 80010f8:	09000100 	.word	0x09000100
 80010fc:	014e014e 	.word	0x014e014e
 8001100:	ff006d20 	.word	0xff006d20
 8001104:	ff006c62 	.word	0xff006c62

08001108 <foc_ic_send_torque>:


void foc_ic_send_torque(SPI_HandleTypeDef *hspi, int torque, float pos){
 8001108:	b580      	push	{r7, lr}
 800110a:	b08a      	sub	sp, #40	; 0x28
 800110c:	af00      	add	r7, sp, #0
 800110e:	60f8      	str	r0, [r7, #12]
 8001110:	60b9      	str	r1, [r7, #8]
 8001112:	ed87 0a01 	vstr	s0, [r7, #4]


	uint8_t data[4], data2[4], data3[4];
	uint32_t aux;

	for(int i=0; i<4; i++){
 8001116:	2300      	movs	r3, #0
 8001118:	627b      	str	r3, [r7, #36]	; 0x24
 800111a:	e014      	b.n	8001146 <foc_ic_send_torque+0x3e>
		data[i]=0;
 800111c:	f107 021c 	add.w	r2, r7, #28
 8001120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001122:	4413      	add	r3, r2
 8001124:	2200      	movs	r2, #0
 8001126:	701a      	strb	r2, [r3, #0]
		data2[i]=0;
 8001128:	f107 0218 	add.w	r2, r7, #24
 800112c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800112e:	4413      	add	r3, r2
 8001130:	2200      	movs	r2, #0
 8001132:	701a      	strb	r2, [r3, #0]
		data3[i]=0;
 8001134:	f107 0214 	add.w	r2, r7, #20
 8001138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800113a:	4413      	add	r3, r2
 800113c:	2200      	movs	r2, #0
 800113e:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<4; i++){
 8001140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001142:	3301      	adds	r3, #1
 8001144:	627b      	str	r3, [r7, #36]	; 0x24
 8001146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001148:	2b03      	cmp	r3, #3
 800114a:	dde7      	ble.n	800111c <foc_ic_send_torque+0x14>
	}

	if (pos!=-1){
 800114c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001150:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8001154:	eef4 7a47 	vcmp.f32	s15, s14
 8001158:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800115c:	d017      	beq.n	800118e <foc_ic_send_torque+0x86>
		if(pos < 3) pos = 0;
 800115e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001162:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8001166:	eef4 7ac7 	vcmpe.f32	s15, s14
 800116a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800116e:	d502      	bpl.n	8001176 <foc_ic_send_torque+0x6e>
 8001170:	f04f 0300 	mov.w	r3, #0
 8001174:	607b      	str	r3, [r7, #4]
		torque_convertion(torque, data, data2, data3, pos);
 8001176:	f107 0314 	add.w	r3, r7, #20
 800117a:	f107 0218 	add.w	r2, r7, #24
 800117e:	f107 011c 	add.w	r1, r7, #28
 8001182:	ed97 0a01 	vldr	s0, [r7, #4]
 8001186:	68b8      	ldr	r0, [r7, #8]
 8001188:	f000 f83c 	bl	8001204 <torque_convertion>
 800118c:	e006      	b.n	800119c <foc_ic_send_torque+0x94>
	} else {
		//memset(data, 0, 4);
		torque_convertion_brake(data3, pos);
 800118e:	f107 0314 	add.w	r3, r7, #20
 8001192:	ed97 0a01 	vldr	s0, [r7, #4]
 8001196:	4618      	mov	r0, r3
 8001198:	f000 f89a 	bl	80012d0 <torque_convertion_brake>
	}

	aux=(uint32_t)(data[0]<<24 | data[1]<<16 | data[2] << 8 | data[3]);
 800119c:	7f3b      	ldrb	r3, [r7, #28]
 800119e:	061a      	lsls	r2, r3, #24
 80011a0:	7f7b      	ldrb	r3, [r7, #29]
 80011a2:	041b      	lsls	r3, r3, #16
 80011a4:	431a      	orrs	r2, r3
 80011a6:	7fbb      	ldrb	r3, [r7, #30]
 80011a8:	021b      	lsls	r3, r3, #8
 80011aa:	4313      	orrs	r3, r2
 80011ac:	7ffa      	ldrb	r2, [r7, #31]
 80011ae:	4313      	orrs	r3, r2
 80011b0:	623b      	str	r3, [r7, #32]
	TMC_write(hspi, TMC4671_OPENLOOP_VELOCITY_TARGET, aux);
 80011b2:	6a3a      	ldr	r2, [r7, #32]
 80011b4:	2121      	movs	r1, #33	; 0x21
 80011b6:	68f8      	ldr	r0, [r7, #12]
 80011b8:	f7ff fee8 	bl	8000f8c <TMC_write>
	aux=(uint32_t)(data2[0]<<24 | data2[1]<<16 | data2[2] << 8 | data2[3]);
 80011bc:	7e3b      	ldrb	r3, [r7, #24]
 80011be:	061a      	lsls	r2, r3, #24
 80011c0:	7e7b      	ldrb	r3, [r7, #25]
 80011c2:	041b      	lsls	r3, r3, #16
 80011c4:	431a      	orrs	r2, r3
 80011c6:	7ebb      	ldrb	r3, [r7, #26]
 80011c8:	021b      	lsls	r3, r3, #8
 80011ca:	4313      	orrs	r3, r2
 80011cc:	7efa      	ldrb	r2, [r7, #27]
 80011ce:	4313      	orrs	r3, r2
 80011d0:	623b      	str	r3, [r7, #32]
	TMC_write(hspi, TMC4671_UQ_UD_EXT, aux);
 80011d2:	6a3a      	ldr	r2, [r7, #32]
 80011d4:	2124      	movs	r1, #36	; 0x24
 80011d6:	68f8      	ldr	r0, [r7, #12]
 80011d8:	f7ff fed8 	bl	8000f8c <TMC_write>
	aux=(uint32_t)(data3[0]<<24 | data3[1]<<16 | data3[2] << 8 | data3[3]);
 80011dc:	7d3b      	ldrb	r3, [r7, #20]
 80011de:	061a      	lsls	r2, r3, #24
 80011e0:	7d7b      	ldrb	r3, [r7, #21]
 80011e2:	041b      	lsls	r3, r3, #16
 80011e4:	431a      	orrs	r2, r3
 80011e6:	7dbb      	ldrb	r3, [r7, #22]
 80011e8:	021b      	lsls	r3, r3, #8
 80011ea:	4313      	orrs	r3, r2
 80011ec:	7dfa      	ldrb	r2, [r7, #23]
 80011ee:	4313      	orrs	r3, r2
 80011f0:	623b      	str	r3, [r7, #32]
	TMC_write(hspi, TMC4671_OPENLOOP_ACCELERATION, aux);
 80011f2:	6a3a      	ldr	r2, [r7, #32]
 80011f4:	2120      	movs	r1, #32
 80011f6:	68f8      	ldr	r0, [r7, #12]
 80011f8:	f7ff fec8 	bl	8000f8c <TMC_write>

}
 80011fc:	bf00      	nop
 80011fe:	3728      	adds	r7, #40	; 0x28
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}

08001204 <torque_convertion>:

void torque_convertion(int torque, uint8_t* vel_ref, uint8_t* torque_ref, uint8_t* acc_ref, float pos){
 8001204:	b580      	push	{r7, lr}
 8001206:	b08c      	sub	sp, #48	; 0x30
 8001208:	af00      	add	r7, sp, #0
 800120a:	6178      	str	r0, [r7, #20]
 800120c:	6139      	str	r1, [r7, #16]
 800120e:	60fa      	str	r2, [r7, #12]
 8001210:	60bb      	str	r3, [r7, #8]
 8001212:	ed87 0a01 	vstr	s0, [r7, #4]

	//uint8_t torque_ref[4];

	int max_ref = 230;
 8001216:	23e6      	movs	r3, #230	; 0xe6
 8001218:	62fb      	str	r3, [r7, #44]	; 0x2c
	int torque_min=0, torque_max=18000;
 800121a:	2300      	movs	r3, #0
 800121c:	62bb      	str	r3, [r7, #40]	; 0x28
 800121e:	f244 6350 	movw	r3, #18000	; 0x4650
 8001222:	627b      	str	r3, [r7, #36]	; 0x24
	int acc_min=0, acc_max=120;
 8001224:	2300      	movs	r3, #0
 8001226:	623b      	str	r3, [r7, #32]
 8001228:	2378      	movs	r3, #120	; 0x78
 800122a:	61fb      	str	r3, [r7, #28]

	//if(pos < 5) pos = 0;

	uint32_t aux = (pos/100)*max_ref;
 800122c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001230:	eddf 6a26 	vldr	s13, [pc, #152]	; 80012cc <torque_convertion+0xc8>
 8001234:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001238:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800123a:	ee07 3a90 	vmov	s15, r3
 800123e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001242:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001246:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800124a:	ee17 3a90 	vmov	r3, s15
 800124e:	61bb      	str	r3, [r7, #24]
	TMC_get_data(vel_ref, aux);
 8001250:	69b9      	ldr	r1, [r7, #24]
 8001252:	6938      	ldr	r0, [r7, #16]
 8001254:	f7ff fe78 	bl	8000f48 <TMC_get_data>

	aux = (torque_max-torque_min)*(pos/100) + torque_min;
 8001258:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800125a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800125c:	1ad3      	subs	r3, r2, r3
 800125e:	ee07 3a90 	vmov	s15, r3
 8001262:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001266:	edd7 6a01 	vldr	s13, [r7, #4]
 800126a:	ed9f 6a18 	vldr	s12, [pc, #96]	; 80012cc <torque_convertion+0xc8>
 800126e:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001272:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001276:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001278:	ee07 3a90 	vmov	s15, r3
 800127c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001280:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001284:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001288:	ee17 3a90 	vmov	r3, s15
 800128c:	61bb      	str	r3, [r7, #24]
	TMC_get_data(torque_ref, aux);
 800128e:	69b9      	ldr	r1, [r7, #24]
 8001290:	68f8      	ldr	r0, [r7, #12]
 8001292:	f7ff fe59 	bl	8000f48 <TMC_get_data>

	aux = acc_max*(pos/100);
 8001296:	69fb      	ldr	r3, [r7, #28]
 8001298:	ee07 3a90 	vmov	s15, r3
 800129c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012a0:	edd7 6a01 	vldr	s13, [r7, #4]
 80012a4:	ed9f 6a09 	vldr	s12, [pc, #36]	; 80012cc <torque_convertion+0xc8>
 80012a8:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80012ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012b4:	ee17 3a90 	vmov	r3, s15
 80012b8:	61bb      	str	r3, [r7, #24]
	TMC_get_data(acc_ref, aux);
 80012ba:	69b9      	ldr	r1, [r7, #24]
 80012bc:	68b8      	ldr	r0, [r7, #8]
 80012be:	f7ff fe43 	bl	8000f48 <TMC_get_data>

}
 80012c2:	bf00      	nop
 80012c4:	3730      	adds	r7, #48	; 0x30
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	42c80000 	.word	0x42c80000

080012d0 <torque_convertion_brake>:

void torque_convertion_brake(uint8_t* acc_ref, float pos){
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b088      	sub	sp, #32
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
 80012d8:	ed87 0a00 	vstr	s0, [r7]

	int acc_min=10, acc_max=70;
 80012dc:	230a      	movs	r3, #10
 80012de:	61fb      	str	r3, [r7, #28]
 80012e0:	2346      	movs	r3, #70	; 0x46
 80012e2:	61bb      	str	r3, [r7, #24]
	int l_threshold = 0.15;
 80012e4:	2300      	movs	r3, #0
 80012e6:	617b      	str	r3, [r7, #20]
	int m = (acc_max - acc_min)/(1-l_threshold);
 80012e8:	69ba      	ldr	r2, [r7, #24]
 80012ea:	69fb      	ldr	r3, [r7, #28]
 80012ec:	1ad2      	subs	r2, r2, r3
 80012ee:	697b      	ldr	r3, [r7, #20]
 80012f0:	f1c3 0301 	rsb	r3, r3, #1
 80012f4:	fb92 f3f3 	sdiv	r3, r2, r3
 80012f8:	613b      	str	r3, [r7, #16]
	int b = acc_max - m;
 80012fa:	69ba      	ldr	r2, [r7, #24]
 80012fc:	693b      	ldr	r3, [r7, #16]
 80012fe:	1ad3      	subs	r3, r2, r3
 8001300:	60fb      	str	r3, [r7, #12]

	uint32_t aux = m*(pos/100) + b;
 8001302:	693b      	ldr	r3, [r7, #16]
 8001304:	ee07 3a90 	vmov	s15, r3
 8001308:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800130c:	edd7 6a00 	vldr	s13, [r7]
 8001310:	ed9f 6a0c 	vldr	s12, [pc, #48]	; 8001344 <torque_convertion_brake+0x74>
 8001314:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001318:	ee27 7a27 	vmul.f32	s14, s14, s15
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	ee07 3a90 	vmov	s15, r3
 8001322:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001326:	ee77 7a27 	vadd.f32	s15, s14, s15
 800132a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800132e:	ee17 3a90 	vmov	r3, s15
 8001332:	60bb      	str	r3, [r7, #8]

	TMC_get_data(acc_ref, aux);
 8001334:	68b9      	ldr	r1, [r7, #8]
 8001336:	6878      	ldr	r0, [r7, #4]
 8001338:	f7ff fe06 	bl	8000f48 <TMC_get_data>
}
 800133c:	bf00      	nop
 800133e:	3720      	adds	r7, #32
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	42c80000 	.word	0x42c80000

08001348 <IMU_config>:
//includes
#include "main.h"
#include "IMU_read.h"


void IMU_config(SPI_HandleTypeDef *hspi){
 8001348:	b580      	push	{r7, lr}
 800134a:	b086      	sub	sp, #24
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]

	uint8_t write_words[10];

	//accelerometer config
	write_words[0]=BMX055_RESET_REG;
 8001350:	2314      	movs	r3, #20
 8001352:	733b      	strb	r3, [r7, #12]
	write_words[1]=BMX055_INITIATED_SOFT_RESET; //accelerometer soft reset
 8001354:	23b6      	movs	r3, #182	; 0xb6
 8001356:	737b      	strb	r3, [r7, #13]
	write_words[2]=BMX055_ACC_PMU_RANGE_REG;
 8001358:	230f      	movs	r3, #15
 800135a:	73bb      	strb	r3, [r7, #14]
	write_words[3]=BMX055_ACC_RANGE_2;
 800135c:	2303      	movs	r3, #3
 800135e:	73fb      	strb	r3, [r7, #15]
	write_words[4]=BMX055_ACC_PMU_BW_REG;
 8001360:	2310      	movs	r3, #16
 8001362:	743b      	strb	r3, [r7, #16]
	write_words[5]=BMX055_ACC_PMU_BW_7_81;
 8001364:	2308      	movs	r3, #8
 8001366:	747b      	strb	r3, [r7, #17]
	write_words[6]=BMX055_ACC_PMU_LPW_REG;
 8001368:	2311      	movs	r3, #17
 800136a:	74bb      	strb	r3, [r7, #18]
	write_words[7]=BMX055_ACC_PMU_LPW_MODE_NOMAL|BMX055_ACC_PMU_LPW_SLEEP_DUR_0_5MS;
 800136c:	2300      	movs	r3, #0
 800136e:	74fb      	strb	r3, [r7, #19]

	HAL_GPIO_WritePin(Accel_CS_GPIO_Port, Accel_CS_Pin, RESET);
 8001370:	2200      	movs	r2, #0
 8001372:	2110      	movs	r1, #16
 8001374:	4833      	ldr	r0, [pc, #204]	; (8001444 <IMU_config+0xfc>)
 8001376:	f003 f905 	bl	8004584 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, write_words, 8, 2000);
 800137a:	f107 010c 	add.w	r1, r7, #12
 800137e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001382:	2208      	movs	r2, #8
 8001384:	6878      	ldr	r0, [r7, #4]
 8001386:	f005 f8e9 	bl	800655c <HAL_SPI_Transmit>
	HAL_Delay(100);
 800138a:	2064      	movs	r0, #100	; 0x64
 800138c:	f001 fe8e 	bl	80030ac <HAL_Delay>
	HAL_GPIO_WritePin(Accel_CS_GPIO_Port, Accel_CS_Pin, SET);
 8001390:	2201      	movs	r2, #1
 8001392:	2110      	movs	r1, #16
 8001394:	482b      	ldr	r0, [pc, #172]	; (8001444 <IMU_config+0xfc>)
 8001396:	f003 f8f5 	bl	8004584 <HAL_GPIO_WritePin>

	// gyroscope config
	write_words[0]=BMX055_RESET_REG;
 800139a:	2314      	movs	r3, #20
 800139c:	733b      	strb	r3, [r7, #12]
	write_words[1]=BMX055_INITIATED_SOFT_RESET;
 800139e:	23b6      	movs	r3, #182	; 0xb6
 80013a0:	737b      	strb	r3, [r7, #13]
	write_words[2]=BMX055_GYRO_RANGE_REG;
 80013a2:	230f      	movs	r3, #15
 80013a4:	73bb      	strb	r3, [r7, #14]
	write_words[3]=BMX055_GYRO_RANGE_262_4; // Select Gyro Range(262.4 LSB/°/s)
 80013a6:	2304      	movs	r3, #4
 80013a8:	73fb      	strb	r3, [r7, #15]
	write_words[4]=BMX055_GYRO_BW_REG;
 80013aa:	2310      	movs	r3, #16
 80013ac:	743b      	strb	r3, [r7, #16]
	write_words[5]=BMX055_GYRO_BW_64; // Select Gyro BW   (32Hz)
 80013ae:	2306      	movs	r3, #6
 80013b0:	747b      	strb	r3, [r7, #17]
	write_words[6]=BMX055_GYRO_LPM1_REG;
 80013b2:	2311      	movs	r3, #17
 80013b4:	74bb      	strb	r3, [r7, #18]
	write_words[7]=BMX055_GYRO_LPM1_MODE_NOMAL|BMX055_GYRO_LPM1_SLEEP_DUR_2MS;
 80013b6:	2300      	movs	r3, #0
 80013b8:	74fb      	strb	r3, [r7, #19]
	HAL_GPIO_WritePin(Gyro_CS_GPIO_Port, Gyro_CS_Pin, RESET);
 80013ba:	2200      	movs	r2, #0
 80013bc:	2104      	movs	r1, #4
 80013be:	4822      	ldr	r0, [pc, #136]	; (8001448 <IMU_config+0x100>)
 80013c0:	f003 f8e0 	bl	8004584 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, write_words, 8, 2000);
 80013c4:	f107 010c 	add.w	r1, r7, #12
 80013c8:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80013cc:	2208      	movs	r2, #8
 80013ce:	6878      	ldr	r0, [r7, #4]
 80013d0:	f005 f8c4 	bl	800655c <HAL_SPI_Transmit>
	HAL_Delay(100);
 80013d4:	2064      	movs	r0, #100	; 0x64
 80013d6:	f001 fe69 	bl	80030ac <HAL_Delay>
	HAL_GPIO_WritePin(Gyro_CS_GPIO_Port, Gyro_CS_Pin, SET);
 80013da:	2201      	movs	r2, #1
 80013dc:	2104      	movs	r1, #4
 80013de:	481a      	ldr	r0, [pc, #104]	; (8001448 <IMU_config+0x100>)
 80013e0:	f003 f8d0 	bl	8004584 <HAL_GPIO_WritePin>

	// magnetometer config
	write_words[0]=BMX055_RESET_REG;
 80013e4:	2314      	movs	r3, #20
 80013e6:	733b      	strb	r3, [r7, #12]
	write_words[1]=BMX055_INITIATED_SOFT_RESET;
 80013e8:	23b6      	movs	r3, #182	; 0xb6
 80013ea:	737b      	strb	r3, [r7, #13]
	write_words[2]=BMX055_MAG_POW_CTL_REG;
 80013ec:	234b      	movs	r3, #75	; 0x4b
 80013ee:	73bb      	strb	r3, [r7, #14]
	write_words[3]=BMX055_MAG_POW_CTL_SLEEP_MODE; // Select Sleep mode
 80013f0:	2301      	movs	r3, #1
 80013f2:	73fb      	strb	r3, [r7, #15]
	write_words[4]=BMX055_MAG_ADV_OP_OUTPUT_REG;
 80013f4:	234c      	movs	r3, #76	; 0x4c
 80013f6:	743b      	strb	r3, [r7, #16]
	write_words[5]=BMX055_MAG_DATA_RATE_10; // (NomalMode, ODR 10Hz)
 80013f8:	2300      	movs	r3, #0
 80013fa:	747b      	strb	r3, [r7, #17]
	write_words[6]=BMX055_MAG_REP_XY_REG;
 80013fc:	2351      	movs	r3, #81	; 0x51
 80013fe:	74bb      	strb	r3, [r7, #18]
	write_words[7]=0x04; // Repetitions for X-Y Axis  0x04 -> 0b00000100 -> (1+2(2^2)) = 9
 8001400:	2304      	movs	r3, #4
 8001402:	74fb      	strb	r3, [r7, #19]
	write_words[8]=BMX055_MAG_REP_Z_REG;
 8001404:	2352      	movs	r3, #82	; 0x52
 8001406:	753b      	strb	r3, [r7, #20]
	write_words[9]= 0x0F; // Repetitions for Z-Axis  0x0F-> 0b00001111-> (1 +(2^0 + 2^1 + 2^2 + 2^3) = 15
 8001408:	230f      	movs	r3, #15
 800140a:	757b      	strb	r3, [r7, #21]
	HAL_GPIO_WritePin(Magnet_CS_GPIO_Port, Magnet_CS_Pin, RESET);
 800140c:	2200      	movs	r2, #0
 800140e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001412:	480d      	ldr	r0, [pc, #52]	; (8001448 <IMU_config+0x100>)
 8001414:	f003 f8b6 	bl	8004584 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, write_words, 10, 2000);
 8001418:	f107 010c 	add.w	r1, r7, #12
 800141c:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001420:	220a      	movs	r2, #10
 8001422:	6878      	ldr	r0, [r7, #4]
 8001424:	f005 f89a 	bl	800655c <HAL_SPI_Transmit>
	HAL_Delay(100);
 8001428:	2064      	movs	r0, #100	; 0x64
 800142a:	f001 fe3f 	bl	80030ac <HAL_Delay>
	HAL_GPIO_WritePin(Magnet_CS_GPIO_Port, Magnet_CS_Pin, SET);
 800142e:	2201      	movs	r2, #1
 8001430:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001434:	4804      	ldr	r0, [pc, #16]	; (8001448 <IMU_config+0x100>)
 8001436:	f003 f8a5 	bl	8004584 <HAL_GPIO_WritePin>

}
 800143a:	bf00      	nop
 800143c:	3718      	adds	r7, #24
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	40020000 	.word	0x40020000
 8001448:	40020400 	.word	0x40020400

0800144c <IMU_acc_read>:

void IMU_acc_read(SPI_HandleTypeDef *hspi, int *accel_data){
 800144c:	b580      	push	{r7, lr}
 800144e:	b086      	sub	sp, #24
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
 8001454:	6039      	str	r1, [r7, #0]
	uint8_t write_data=BMX055_ACC_DATA_START_REG;
 8001456:	2382      	movs	r3, #130	; 0x82
 8001458:	74fb      	strb	r3, [r7, #19]
	uint8_t store_data[6];

	HAL_GPIO_WritePin(Accel_CS_GPIO_Port, Accel_CS_Pin, RESET); //read acceloremeter data
 800145a:	2200      	movs	r2, #0
 800145c:	2110      	movs	r1, #16
 800145e:	4835      	ldr	r0, [pc, #212]	; (8001534 <IMU_acc_read+0xe8>)
 8001460:	f003 f890 	bl	8004584 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, &write_data, 1, 2000);
 8001464:	f107 0113 	add.w	r1, r7, #19
 8001468:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800146c:	2201      	movs	r2, #1
 800146e:	6878      	ldr	r0, [r7, #4]
 8001470:	f005 f874 	bl	800655c <HAL_SPI_Transmit>
	for (int i = 0; i < 6; i++)
 8001474:	2300      	movs	r3, #0
 8001476:	617b      	str	r3, [r7, #20]
 8001478:	e00c      	b.n	8001494 <IMU_acc_read+0x48>
	{
		HAL_SPI_Receive(hspi, store_data+i, 1, 2000);
 800147a:	697b      	ldr	r3, [r7, #20]
 800147c:	f107 020c 	add.w	r2, r7, #12
 8001480:	18d1      	adds	r1, r2, r3
 8001482:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001486:	2201      	movs	r2, #1
 8001488:	6878      	ldr	r0, [r7, #4]
 800148a:	f005 f99b 	bl	80067c4 <HAL_SPI_Receive>
	for (int i = 0; i < 6; i++)
 800148e:	697b      	ldr	r3, [r7, #20]
 8001490:	3301      	adds	r3, #1
 8001492:	617b      	str	r3, [r7, #20]
 8001494:	697b      	ldr	r3, [r7, #20]
 8001496:	2b05      	cmp	r3, #5
 8001498:	ddef      	ble.n	800147a <IMU_acc_read+0x2e>
	}
	HAL_GPIO_WritePin(Accel_CS_GPIO_Port, Accel_CS_Pin, SET);
 800149a:	2201      	movs	r2, #1
 800149c:	2110      	movs	r1, #16
 800149e:	4825      	ldr	r0, [pc, #148]	; (8001534 <IMU_acc_read+0xe8>)
 80014a0:	f003 f870 	bl	8004584 <HAL_GPIO_WritePin>
	accel_data[0]=((store_data[1]<<4)+(store_data[0]>>4));
 80014a4:	7b7b      	ldrb	r3, [r7, #13]
 80014a6:	011b      	lsls	r3, r3, #4
 80014a8:	7b3a      	ldrb	r2, [r7, #12]
 80014aa:	0912      	lsrs	r2, r2, #4
 80014ac:	b2d2      	uxtb	r2, r2
 80014ae:	441a      	add	r2, r3
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	601a      	str	r2, [r3, #0]
	accel_data[1]=((store_data[3]<<4)+(store_data[2]>>4));
 80014b4:	7bfb      	ldrb	r3, [r7, #15]
 80014b6:	011a      	lsls	r2, r3, #4
 80014b8:	7bbb      	ldrb	r3, [r7, #14]
 80014ba:	091b      	lsrs	r3, r3, #4
 80014bc:	b2db      	uxtb	r3, r3
 80014be:	4619      	mov	r1, r3
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	3304      	adds	r3, #4
 80014c4:	440a      	add	r2, r1
 80014c6:	601a      	str	r2, [r3, #0]
	accel_data[2]=((store_data[5]<<4)+(store_data[4]>>4));
 80014c8:	7c7b      	ldrb	r3, [r7, #17]
 80014ca:	011a      	lsls	r2, r3, #4
 80014cc:	7c3b      	ldrb	r3, [r7, #16]
 80014ce:	091b      	lsrs	r3, r3, #4
 80014d0:	b2db      	uxtb	r3, r3
 80014d2:	4619      	mov	r1, r3
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	3308      	adds	r3, #8
 80014d8:	440a      	add	r2, r1
 80014da:	601a      	str	r2, [r3, #0]
	//HAL_Delay(100);

	if (accel_data[0] > 2047)
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80014e4:	db05      	blt.n	80014f2 <IMU_acc_read+0xa6>
	{
		accel_data[0] -= 4096;
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f5a3 5280 	sub.w	r2, r3, #4096	; 0x1000
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	601a      	str	r2, [r3, #0]
		//accel_data[0] = accel_data[0]*0.00098;
	}
	if (accel_data[1]> 2047)
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	3304      	adds	r3, #4
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80014fc:	db07      	blt.n	800150e <IMU_acc_read+0xc2>
	{
		accel_data[1] -= 4096;
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	3304      	adds	r3, #4
 8001502:	681a      	ldr	r2, [r3, #0]
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	3304      	adds	r3, #4
 8001508:	f5a2 5280 	sub.w	r2, r2, #4096	; 0x1000
 800150c:	601a      	str	r2, [r3, #0]
		//accel_data[1] = accel_data[1]*0.00098;
	}
	if (accel_data[2] > 2047)
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	3308      	adds	r3, #8
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001518:	db07      	blt.n	800152a <IMU_acc_read+0xde>
	{
		accel_data[2] -= 4096;
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	3308      	adds	r3, #8
 800151e:	681a      	ldr	r2, [r3, #0]
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	3308      	adds	r3, #8
 8001524:	f5a2 5280 	sub.w	r2, r2, #4096	; 0x1000
 8001528:	601a      	str	r2, [r3, #0]
		//accel_data[2] = accel_data[2]*0.00098;
	}
}
 800152a:	bf00      	nop
 800152c:	3718      	adds	r7, #24
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	40020000 	.word	0x40020000

08001538 <IMU_gyro_read>:

void IMU_gyro_read(SPI_HandleTypeDef *hspi, int *gyro_data){
 8001538:	b580      	push	{r7, lr}
 800153a:	b086      	sub	sp, #24
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
 8001540:	6039      	str	r1, [r7, #0]
	uint8_t write_data=BMX055_GYRO_DATA_START_REG;
 8001542:	2382      	movs	r3, #130	; 0x82
 8001544:	74fb      	strb	r3, [r7, #19]
	uint8_t store_data[6];

	HAL_GPIO_WritePin(Gyro_CS_GPIO_Port, Gyro_CS_Pin, RESET); //read gyroscope data
 8001546:	2200      	movs	r2, #0
 8001548:	2104      	movs	r1, #4
 800154a:	4832      	ldr	r0, [pc, #200]	; (8001614 <IMU_gyro_read+0xdc>)
 800154c:	f003 f81a 	bl	8004584 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, &write_data, 1, 2000);
 8001550:	f107 0113 	add.w	r1, r7, #19
 8001554:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001558:	2201      	movs	r2, #1
 800155a:	6878      	ldr	r0, [r7, #4]
 800155c:	f004 fffe 	bl	800655c <HAL_SPI_Transmit>
	for (int i = 0; i < 6; i++)
 8001560:	2300      	movs	r3, #0
 8001562:	617b      	str	r3, [r7, #20]
 8001564:	e00c      	b.n	8001580 <IMU_gyro_read+0x48>
	{
		HAL_SPI_Receive(hspi, store_data+i, 1, 2000);
 8001566:	697b      	ldr	r3, [r7, #20]
 8001568:	f107 020c 	add.w	r2, r7, #12
 800156c:	18d1      	adds	r1, r2, r3
 800156e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001572:	2201      	movs	r2, #1
 8001574:	6878      	ldr	r0, [r7, #4]
 8001576:	f005 f925 	bl	80067c4 <HAL_SPI_Receive>
	for (int i = 0; i < 6; i++)
 800157a:	697b      	ldr	r3, [r7, #20]
 800157c:	3301      	adds	r3, #1
 800157e:	617b      	str	r3, [r7, #20]
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	2b05      	cmp	r3, #5
 8001584:	ddef      	ble.n	8001566 <IMU_gyro_read+0x2e>
	}
	HAL_GPIO_WritePin(Gyro_CS_GPIO_Port, Gyro_CS_Pin, SET);
 8001586:	2201      	movs	r2, #1
 8001588:	2104      	movs	r1, #4
 800158a:	4822      	ldr	r0, [pc, #136]	; (8001614 <IMU_gyro_read+0xdc>)
 800158c:	f002 fffa 	bl	8004584 <HAL_GPIO_WritePin>
	gyro_data[0]=((store_data[1]<<8)+(store_data[0]));
 8001590:	7b7b      	ldrb	r3, [r7, #13]
 8001592:	021b      	lsls	r3, r3, #8
 8001594:	7b3a      	ldrb	r2, [r7, #12]
 8001596:	441a      	add	r2, r3
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	601a      	str	r2, [r3, #0]
	gyro_data[1]=((store_data[3]<<8)+(store_data[2]));
 800159c:	7bfb      	ldrb	r3, [r7, #15]
 800159e:	021a      	lsls	r2, r3, #8
 80015a0:	7bbb      	ldrb	r3, [r7, #14]
 80015a2:	4619      	mov	r1, r3
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	3304      	adds	r3, #4
 80015a8:	440a      	add	r2, r1
 80015aa:	601a      	str	r2, [r3, #0]
	gyro_data[2]=((store_data[5]<<8)+(store_data[4]));
 80015ac:	7c7b      	ldrb	r3, [r7, #17]
 80015ae:	021a      	lsls	r2, r3, #8
 80015b0:	7c3b      	ldrb	r3, [r7, #16]
 80015b2:	4619      	mov	r1, r3
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	3308      	adds	r3, #8
 80015b8:	440a      	add	r2, r1
 80015ba:	601a      	str	r2, [r3, #0]
	//HAL_Delay(100);

	if (gyro_data[0] > 32767)
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80015c4:	db05      	blt.n	80015d2 <IMU_gyro_read+0x9a>
	{
		gyro_data[0] -= 65536;
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f5a3 3280 	sub.w	r2, r3, #65536	; 0x10000
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	601a      	str	r2, [r3, #0]
		//accel_data[0] = accel_data[0]*0.00098;
	}
	if (gyro_data[1]> 32767)
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	3304      	adds	r3, #4
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80015dc:	db07      	blt.n	80015ee <IMU_gyro_read+0xb6>
	{
		gyro_data[1] -= 65536;
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	3304      	adds	r3, #4
 80015e2:	681a      	ldr	r2, [r3, #0]
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	3304      	adds	r3, #4
 80015e8:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
 80015ec:	601a      	str	r2, [r3, #0]
		//accel_data[1] = accel_data[1]*0.00098;
	}
	if (gyro_data[2] > 32767)
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	3308      	adds	r3, #8
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80015f8:	db07      	blt.n	800160a <IMU_gyro_read+0xd2>
	{
		gyro_data[2] -= 65536;
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	3308      	adds	r3, #8
 80015fe:	681a      	ldr	r2, [r3, #0]
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	3308      	adds	r3, #8
 8001604:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
 8001608:	601a      	str	r2, [r3, #0]
		//accel_data[2] = accel_data[2]*0.00098;
	}
}
 800160a:	bf00      	nop
 800160c:	3718      	adds	r7, #24
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	40020400 	.word	0x40020400

08001618 <adcInt2Volt>:
#include "adcUnitConversion.h"
#include "stdio.h"
#include "math.h"
#include "main.h"

float adcInt2Volt (unsigned long int ADCReading){
 8001618:	b590      	push	{r4, r7, lr}
 800161a:	b083      	sub	sp, #12
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]

	//ADCVREF reference voltage = ?
	return ((float)ADCReading/(1 << 12 ))*ADCVREF;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	ee07 3a90 	vmov	s15, r3
 8001626:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800162a:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8001668 <adcInt2Volt+0x50>
 800162e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001632:	ee16 0a90 	vmov	r0, s13
 8001636:	f7fe ff87 	bl	8000548 <__aeabi_f2d>
 800163a:	a309      	add	r3, pc, #36	; (adr r3, 8001660 <adcInt2Volt+0x48>)
 800163c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001640:	f7fe ffda 	bl	80005f8 <__aeabi_dmul>
 8001644:	4603      	mov	r3, r0
 8001646:	460c      	mov	r4, r1
 8001648:	4618      	mov	r0, r3
 800164a:	4621      	mov	r1, r4
 800164c:	f7ff faac 	bl	8000ba8 <__aeabi_d2f>
 8001650:	4603      	mov	r3, r0
 8001652:	ee07 3a90 	vmov	s15, r3
}
 8001656:	eeb0 0a67 	vmov.f32	s0, s15
 800165a:	370c      	adds	r7, #12
 800165c:	46bd      	mov	sp, r7
 800165e:	bd90      	pop	{r4, r7, pc}
 8001660:	66666666 	.word	0x66666666
 8001664:	400a6666 	.word	0x400a6666
 8001668:	45800000 	.word	0x45800000
 800166c:	00000000 	.word	0x00000000

08001670 <motorCurrent>:


float motorCurrent (int adcReading){
 8001670:	b590      	push	{r4, r7, lr}
 8001672:	b083      	sub	sp, #12
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
	//0.0066 sensor's scale factor
	return (adcInt2Volt(adcReading) - BIASSENSOR)/0.0066;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	4618      	mov	r0, r3
 800167c:	f7ff ffcc 	bl	8001618 <adcInt2Volt>
 8001680:	ee10 3a10 	vmov	r3, s0
 8001684:	4618      	mov	r0, r3
 8001686:	f7fe ff5f 	bl	8000548 <__aeabi_f2d>
 800168a:	a30f      	add	r3, pc, #60	; (adr r3, 80016c8 <motorCurrent+0x58>)
 800168c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001690:	f7fe fdfa 	bl	8000288 <__aeabi_dsub>
 8001694:	4603      	mov	r3, r0
 8001696:	460c      	mov	r4, r1
 8001698:	4618      	mov	r0, r3
 800169a:	4621      	mov	r1, r4
 800169c:	a30c      	add	r3, pc, #48	; (adr r3, 80016d0 <motorCurrent+0x60>)
 800169e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016a2:	f7ff f8d3 	bl	800084c <__aeabi_ddiv>
 80016a6:	4603      	mov	r3, r0
 80016a8:	460c      	mov	r4, r1
 80016aa:	4618      	mov	r0, r3
 80016ac:	4621      	mov	r1, r4
 80016ae:	f7ff fa7b 	bl	8000ba8 <__aeabi_d2f>
 80016b2:	4603      	mov	r3, r0
 80016b4:	ee07 3a90 	vmov	s15, r3
}
 80016b8:	eeb0 0a67 	vmov.f32	s0, s15
 80016bc:	370c      	adds	r7, #12
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd90      	pop	{r4, r7, pc}
 80016c2:	bf00      	nop
 80016c4:	f3af 8000 	nop.w
 80016c8:	66666666 	.word	0x66666666
 80016cc:	3ffa6666 	.word	0x3ffa6666
 80016d0:	02752546 	.word	0x02752546
 80016d4:	3f7b089a 	.word	0x3f7b089a

080016d8 <igbtTemp>:

float igbtTemp (int adcReading){
 80016d8:	b5b0      	push	{r4, r5, r7, lr}
 80016da:	b086      	sub	sp, #24
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
	//int Rmin = 160, Rmax = 16100;
	//float Vmin = 0.05, Vmax = 3.25;
	//int Tmin = 0, Tmax = 150;

	float m, b, T;
	m = b = T = 0;
 80016e0:	f04f 0300 	mov.w	r3, #0
 80016e4:	617b      	str	r3, [r7, #20]
 80016e6:	697b      	ldr	r3, [r7, #20]
 80016e8:	613b      	str	r3, [r7, #16]
 80016ea:	693b      	ldr	r3, [r7, #16]
 80016ec:	60fb      	str	r3, [r7, #12]

	m = 53.085;//(Tmin-Tmax)/(Vmax-Vmin);
 80016ee:	4b20      	ldr	r3, [pc, #128]	; (8001770 <igbtTemp+0x98>)
 80016f0:	60fb      	str	r3, [r7, #12]
	b = 22.025;//Tmin - m*Vmax;
 80016f2:	4b20      	ldr	r3, [pc, #128]	; (8001774 <igbtTemp+0x9c>)
 80016f4:	613b      	str	r3, [r7, #16]

	T = m*(adcInt2Volt(adcReading)/3.3)+b;
 80016f6:	68f8      	ldr	r0, [r7, #12]
 80016f8:	f7fe ff26 	bl	8000548 <__aeabi_f2d>
 80016fc:	4604      	mov	r4, r0
 80016fe:	460d      	mov	r5, r1
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	4618      	mov	r0, r3
 8001704:	f7ff ff88 	bl	8001618 <adcInt2Volt>
 8001708:	ee10 3a10 	vmov	r3, s0
 800170c:	4618      	mov	r0, r3
 800170e:	f7fe ff1b 	bl	8000548 <__aeabi_f2d>
 8001712:	a315      	add	r3, pc, #84	; (adr r3, 8001768 <igbtTemp+0x90>)
 8001714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001718:	f7ff f898 	bl	800084c <__aeabi_ddiv>
 800171c:	4602      	mov	r2, r0
 800171e:	460b      	mov	r3, r1
 8001720:	4620      	mov	r0, r4
 8001722:	4629      	mov	r1, r5
 8001724:	f7fe ff68 	bl	80005f8 <__aeabi_dmul>
 8001728:	4603      	mov	r3, r0
 800172a:	460c      	mov	r4, r1
 800172c:	4625      	mov	r5, r4
 800172e:	461c      	mov	r4, r3
 8001730:	6938      	ldr	r0, [r7, #16]
 8001732:	f7fe ff09 	bl	8000548 <__aeabi_f2d>
 8001736:	4602      	mov	r2, r0
 8001738:	460b      	mov	r3, r1
 800173a:	4620      	mov	r0, r4
 800173c:	4629      	mov	r1, r5
 800173e:	f7fe fda5 	bl	800028c <__adddf3>
 8001742:	4603      	mov	r3, r0
 8001744:	460c      	mov	r4, r1
 8001746:	4618      	mov	r0, r3
 8001748:	4621      	mov	r1, r4
 800174a:	f7ff fa2d 	bl	8000ba8 <__aeabi_d2f>
 800174e:	4603      	mov	r3, r0
 8001750:	617b      	str	r3, [r7, #20]

	return T;
 8001752:	697b      	ldr	r3, [r7, #20]
 8001754:	ee07 3a90 	vmov	s15, r3
}
 8001758:	eeb0 0a67 	vmov.f32	s0, s15
 800175c:	3718      	adds	r7, #24
 800175e:	46bd      	mov	sp, r7
 8001760:	bdb0      	pop	{r4, r5, r7, pc}
 8001762:	bf00      	nop
 8001764:	f3af 8000 	nop.w
 8001768:	66666666 	.word	0x66666666
 800176c:	400a6666 	.word	0x400a6666
 8001770:	4254570a 	.word	0x4254570a
 8001774:	41b03333 	.word	0x41b03333

08001778 <motorTemp>:

float motorTemp (unsigned long int adcReading){
 8001778:	b580      	push	{r7, lr}
 800177a:	b086      	sub	sp, #24
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
	//int Rmin = 1600, Rmax = 4000;   //resistance
	//float Vmin = 0.05, Vmax = 3.25; //voltage
	//int Tmin=0, Tmax=150;			//temperature

	float m, b, Rt, T;
	m = b = Rt = T = 0;
 8001780:	f04f 0300 	mov.w	r3, #0
 8001784:	617b      	str	r3, [r7, #20]
 8001786:	697b      	ldr	r3, [r7, #20]
 8001788:	613b      	str	r3, [r7, #16]
 800178a:	693b      	ldr	r3, [r7, #16]
 800178c:	60fb      	str	r3, [r7, #12]
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	60bb      	str	r3, [r7, #8]

	/*m = (Tmin-Tmax)/(Vmin-Vmax);
	b = Tmin-Vmin*m; */
	m = -119.81;
 8001792:	4b0d      	ldr	r3, [pc, #52]	; (80017c8 <motorTemp+0x50>)
 8001794:	60bb      	str	r3, [r7, #8]
	b = 365.61;
 8001796:	4b0d      	ldr	r3, [pc, #52]	; (80017cc <motorTemp+0x54>)
 8001798:	60fb      	str	r3, [r7, #12]

	T = m*(adcInt2Volt(adcReading))+b;
 800179a:	6878      	ldr	r0, [r7, #4]
 800179c:	f7ff ff3c 	bl	8001618 <adcInt2Volt>
 80017a0:	eeb0 7a40 	vmov.f32	s14, s0
 80017a4:	edd7 7a02 	vldr	s15, [r7, #8]
 80017a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017ac:	ed97 7a03 	vldr	s14, [r7, #12]
 80017b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017b4:	edc7 7a05 	vstr	s15, [r7, #20]

	return T;
 80017b8:	697b      	ldr	r3, [r7, #20]
 80017ba:	ee07 3a90 	vmov	s15, r3

}
 80017be:	eeb0 0a67 	vmov.f32	s0, s15
 80017c2:	3718      	adds	r7, #24
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	c2ef9eb8 	.word	0xc2ef9eb8
 80017cc:	43b6ce14 	.word	0x43b6ce14

080017d0 <voltageAC>:

float voltageAC (int adcReading){
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b086      	sub	sp, #24
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]

	/*
	 * R1 = R28 = 75k
	 * R2 = R30 = 10k
	 */
	int R1 = 1800000;
 80017d8:	4b11      	ldr	r3, [pc, #68]	; (8001820 <voltageAC+0x50>)
 80017da:	617b      	str	r3, [r7, #20]
	int R2 = 10000;
 80017dc:	f242 7310 	movw	r3, #10000	; 0x2710
 80017e0:	613b      	str	r3, [r7, #16]

	float Vout = adcInt2Volt(adcReading);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	4618      	mov	r0, r3
 80017e6:	f7ff ff17 	bl	8001618 <adcInt2Volt>
 80017ea:	ed87 0a03 	vstr	s0, [r7, #12]

	float Vin = ((R1+R2)/R2)*Vout;
 80017ee:	697a      	ldr	r2, [r7, #20]
 80017f0:	693b      	ldr	r3, [r7, #16]
 80017f2:	441a      	add	r2, r3
 80017f4:	693b      	ldr	r3, [r7, #16]
 80017f6:	fb92 f3f3 	sdiv	r3, r2, r3
 80017fa:	ee07 3a90 	vmov	s15, r3
 80017fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001802:	ed97 7a03 	vldr	s14, [r7, #12]
 8001806:	ee67 7a27 	vmul.f32	s15, s14, s15
 800180a:	edc7 7a02 	vstr	s15, [r7, #8]

	return Vin;
 800180e:	68bb      	ldr	r3, [r7, #8]
 8001810:	ee07 3a90 	vmov	s15, r3

}
 8001814:	eeb0 0a67 	vmov.f32	s0, s15
 8001818:	3718      	adds	r7, #24
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	001b7740 	.word	0x001b7740

08001824 <voltageDC>:

float voltageDC (int adcReading){
 8001824:	b580      	push	{r7, lr}
 8001826:	b086      	sub	sp, #24
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
	 * R1 = R9 = 300k
	 * R2 = R12 = 2k
	 * R3 = R10 = 39  <- negligenciar?
	 */

	int R1 = 300000;
 800182c:	4b11      	ldr	r3, [pc, #68]	; (8001874 <voltageDC+0x50>)
 800182e:	617b      	str	r3, [r7, #20]
	int R2 = 2000;
 8001830:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001834:	613b      	str	r3, [r7, #16]
	//int R3 = 39;

	float Vout = adcInt2Volt(adcReading);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	4618      	mov	r0, r3
 800183a:	f7ff feed 	bl	8001618 <adcInt2Volt>
 800183e:	ed87 0a03 	vstr	s0, [r7, #12]

	float Vin = ((R1+R2)/R2)*Vout;
 8001842:	697a      	ldr	r2, [r7, #20]
 8001844:	693b      	ldr	r3, [r7, #16]
 8001846:	441a      	add	r2, r3
 8001848:	693b      	ldr	r3, [r7, #16]
 800184a:	fb92 f3f3 	sdiv	r3, r2, r3
 800184e:	ee07 3a90 	vmov	s15, r3
 8001852:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001856:	ed97 7a03 	vldr	s14, [r7, #12]
 800185a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800185e:	edc7 7a02 	vstr	s15, [r7, #8]

	return Vin;
 8001862:	68bb      	ldr	r3, [r7, #8]
 8001864:	ee07 3a90 	vmov	s15, r3

}
 8001868:	eeb0 0a67 	vmov.f32	s0, s15
 800186c:	3718      	adds	r7, #24
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	000493e0 	.word	0x000493e0

08001878 <pedalPos>:


float pedalPos (int adcReading){
 8001878:	b590      	push	{r4, r7, lr}
 800187a:	b085      	sub	sp, #20
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]

	float pos = (adcInt2Volt(adcReading)/ADCVREF)*100;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	4618      	mov	r0, r3
 8001884:	f7ff fec8 	bl	8001618 <adcInt2Volt>
 8001888:	ee10 3a10 	vmov	r3, s0
 800188c:	4618      	mov	r0, r3
 800188e:	f7fe fe5b 	bl	8000548 <__aeabi_f2d>
 8001892:	a310      	add	r3, pc, #64	; (adr r3, 80018d4 <pedalPos+0x5c>)
 8001894:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001898:	f7fe ffd8 	bl	800084c <__aeabi_ddiv>
 800189c:	4603      	mov	r3, r0
 800189e:	460c      	mov	r4, r1
 80018a0:	4618      	mov	r0, r3
 80018a2:	4621      	mov	r1, r4
 80018a4:	f04f 0200 	mov.w	r2, #0
 80018a8:	4b09      	ldr	r3, [pc, #36]	; (80018d0 <pedalPos+0x58>)
 80018aa:	f7fe fea5 	bl	80005f8 <__aeabi_dmul>
 80018ae:	4603      	mov	r3, r0
 80018b0:	460c      	mov	r4, r1
 80018b2:	4618      	mov	r0, r3
 80018b4:	4621      	mov	r1, r4
 80018b6:	f7ff f977 	bl	8000ba8 <__aeabi_d2f>
 80018ba:	4603      	mov	r3, r0
 80018bc:	60fb      	str	r3, [r7, #12]

	return pos;
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	ee07 3a90 	vmov	s15, r3

}
 80018c4:	eeb0 0a67 	vmov.f32	s0, s15
 80018c8:	3714      	adds	r7, #20
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd90      	pop	{r4, r7, pc}
 80018ce:	bf00      	nop
 80018d0:	40590000 	.word	0x40590000
 80018d4:	66666666 	.word	0x66666666
 80018d8:	400a6666 	.word	0x400a6666

080018dc <motorSpeed>:
 */

#include "main.h"
#include "encoderMode.h"

int motorSpeed (uint32_t *cnt1, uint32_t *tick, TIM_HandleTypeDef htim2){
 80018dc:	b082      	sub	sp, #8
 80018de:	b590      	push	{r4, r7, lr}
 80018e0:	b087      	sub	sp, #28
 80018e2:	af00      	add	r7, sp, #0
 80018e4:	6078      	str	r0, [r7, #4]
 80018e6:	6039      	str	r1, [r7, #0]
 80018e8:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80018ec:	e881 000c 	stmia.w	r1, {r2, r3}

	int diff = 0;
 80018f0:	2300      	movs	r3, #0
 80018f2:	617b      	str	r3, [r7, #20]
	float speed = 0;
 80018f4:	f04f 0300 	mov.w	r3, #0
 80018f8:	613b      	str	r3, [r7, #16]
	uint32_t cnt2 = __HAL_TIM_GET_COUNTER(&htim2);
 80018fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018fe:	60fb      	str	r3, [r7, #12]
	//uint32_t time1 = (HAL_GetTick() - *tick)*0.001;
	//printf("time = %lu\n", time1);

	printf("cnt1 = %lu counter2 = %lu\n",*cnt1,cnt2);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	68fa      	ldr	r2, [r7, #12]
 8001906:	4619      	mov	r1, r3
 8001908:	4835      	ldr	r0, [pc, #212]	; (80019e0 <motorSpeed+0x104>)
 800190a:	f00a fd9b 	bl	800c444 <iprintf>

	if(__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2)){
 800190e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f003 0310 	and.w	r3, r3, #16
 8001916:	2b10      	cmp	r3, #16
 8001918:	d113      	bne.n	8001942 <motorSpeed+0x66>
		if(cnt2 < *cnt1)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	68fa      	ldr	r2, [r7, #12]
 8001920:	429a      	cmp	r2, r3
 8001922:	d205      	bcs.n	8001930 <motorSpeed+0x54>
			diff = *cnt1 - cnt2;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681a      	ldr	r2, [r3, #0]
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	1ad3      	subs	r3, r2, r3
 800192c:	617b      	str	r3, [r7, #20]
 800192e:	e01b      	b.n	8001968 <motorSpeed+0x8c>
		else
			diff = (65535 - cnt2) + *cnt1;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681a      	ldr	r2, [r3, #0]
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	1ad3      	subs	r3, r2, r3
 8001938:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800193c:	33ff      	adds	r3, #255	; 0xff
 800193e:	617b      	str	r3, [r7, #20]
 8001940:	e012      	b.n	8001968 <motorSpeed+0x8c>
	} else {
		if(cnt2 > *cnt1)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	68fa      	ldr	r2, [r7, #12]
 8001948:	429a      	cmp	r2, r3
 800194a:	d905      	bls.n	8001958 <motorSpeed+0x7c>
			diff = cnt2 - *cnt1;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	68fa      	ldr	r2, [r7, #12]
 8001952:	1ad3      	subs	r3, r2, r3
 8001954:	617b      	str	r3, [r7, #20]
 8001956:	e007      	b.n	8001968 <motorSpeed+0x8c>
		else
			diff = (65535 - *cnt1) + cnt2;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	68fa      	ldr	r2, [r7, #12]
 800195e:	1ad3      	subs	r3, r2, r3
 8001960:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001964:	33ff      	adds	r3, #255	; 0xff
 8001966:	617b      	str	r3, [r7, #20]
	}



	printf("diff = %d\n", diff);
 8001968:	6979      	ldr	r1, [r7, #20]
 800196a:	481e      	ldr	r0, [pc, #120]	; (80019e4 <motorSpeed+0x108>)
 800196c:	f00a fd6a 	bl	800c444 <iprintf>
	//float speed = (((float)(diff)/8)*60)*2;  //((diff/8)*60)/0.02;  // change when sysTimer configured
	if(*cnt1 == cnt2){
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	68fa      	ldr	r2, [r7, #12]
 8001976:	429a      	cmp	r2, r3
 8001978:	d103      	bne.n	8001982 <motorSpeed+0xa6>
		speed = 0;
 800197a:	f04f 0300 	mov.w	r3, #0
 800197e:	613b      	str	r3, [r7, #16]
 8001980:	e00e      	b.n	80019a0 <motorSpeed+0xc4>
	} else {
		speed = (((float)(diff)/4)*60);//  /(time1);
 8001982:	697b      	ldr	r3, [r7, #20]
 8001984:	ee07 3a90 	vmov	s15, r3
 8001988:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800198c:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8001990:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001994:	ed9f 7a14 	vldr	s14, [pc, #80]	; 80019e8 <motorSpeed+0x10c>
 8001998:	ee67 7a87 	vmul.f32	s15, s15, s14
 800199c:	edc7 7a04 	vstr	s15, [r7, #16]
	}



	*tick = HAL_GetTick();
 80019a0:	f001 fb78 	bl	8003094 <HAL_GetTick>
 80019a4:	4602      	mov	r2, r0
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	601a      	str	r2, [r3, #0]
	*cnt1 = cnt2;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	68fa      	ldr	r2, [r7, #12]
 80019ae:	601a      	str	r2, [r3, #0]
	printf("speed = %f\n",speed);
 80019b0:	6938      	ldr	r0, [r7, #16]
 80019b2:	f7fe fdc9 	bl	8000548 <__aeabi_f2d>
 80019b6:	4603      	mov	r3, r0
 80019b8:	460c      	mov	r4, r1
 80019ba:	461a      	mov	r2, r3
 80019bc:	4623      	mov	r3, r4
 80019be:	480b      	ldr	r0, [pc, #44]	; (80019ec <motorSpeed+0x110>)
 80019c0:	f00a fd40 	bl	800c444 <iprintf>
	return speed;
 80019c4:	edd7 7a04 	vldr	s15, [r7, #16]
 80019c8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019cc:	ee17 3a90 	vmov	r3, s15
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	371c      	adds	r7, #28
 80019d4:	46bd      	mov	sp, r7
 80019d6:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80019da:	b002      	add	sp, #8
 80019dc:	4770      	bx	lr
 80019de:	bf00      	nop
 80019e0:	0800e658 	.word	0x0800e658
 80019e4:	0800e674 	.word	0x0800e674
 80019e8:	42700000 	.word	0x42700000
 80019ec:	0800e680 	.word	0x0800e680

080019f0 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b083      	sub	sp, #12
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80019f8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80019fc:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8001a00:	f003 0301 	and.w	r3, r3, #1
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d013      	beq.n	8001a30 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001a08:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001a0c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8001a10:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d00b      	beq.n	8001a30 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001a18:	e000      	b.n	8001a1c <ITM_SendChar+0x2c>
    {
      __NOP();
 8001a1a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001a1c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d0f9      	beq.n	8001a1a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001a26:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001a2a:	687a      	ldr	r2, [r7, #4]
 8001a2c:	b2d2      	uxtb	r2, r2
 8001a2e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001a30:	687b      	ldr	r3, [r7, #4]
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	370c      	adds	r7, #12
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr
	...

08001a40 <HAL_ADC_ConvCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b085      	sub	sp, #20
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
	//printf("dma timer = %lu\n", HAL_GetTick()-time2);
	if(hadc->Instance == ADC1){
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a0c      	ldr	r2, [pc, #48]	; (8001a80 <HAL_ADC_ConvCpltCallback+0x40>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d110      	bne.n	8001a74 <HAL_ADC_ConvCpltCallback+0x34>
		for(int i=0; i < NR_ADC_CHANNELS; i++)
 8001a52:	2300      	movs	r3, #0
 8001a54:	60fb      	str	r3, [r7, #12]
 8001a56:	e00a      	b.n	8001a6e <HAL_ADC_ConvCpltCallback+0x2e>
			{
				adc_dma[i]=buffer_dma[i];
 8001a58:	4a0a      	ldr	r2, [pc, #40]	; (8001a84 <HAL_ADC_ConvCpltCallback+0x44>)
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001a60:	4909      	ldr	r1, [pc, #36]	; (8001a88 <HAL_ADC_ConvCpltCallback+0x48>)
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i=0; i < NR_ADC_CHANNELS; i++)
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	3301      	adds	r3, #1
 8001a6c:	60fb      	str	r3, [r7, #12]
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	2b0b      	cmp	r3, #11
 8001a72:	ddf1      	ble.n	8001a58 <HAL_ADC_ConvCpltCallback+0x18>
			}
	}
	//time2 = HAL_GetTick();
}
 8001a74:	bf00      	nop
 8001a76:	3714      	adds	r7, #20
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7e:	4770      	bx	lr
 8001a80:	40012000 	.word	0x40012000
 8001a84:	20001ad0 	.word	0x20001ad0
 8001a88:	200017d0 	.word	0x200017d0

08001a8c <HAL_TIM_PeriodElapsedCallback>:



void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001a8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a8e:	b091      	sub	sp, #68	; 0x44
 8001a90:	af0e      	add	r7, sp, #56	; 0x38
 8001a92:	6078      	str	r0, [r7, #4]

	//UNUSED(htim); será preciso?

	//counter2 = __HAL_TIM_GET_COUNTER(&htim2);
	//printf("%lu\n", HAL_GetTick());
	if(htim->Instance== TIM6){
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4a12      	ldr	r2, [pc, #72]	; (8001ae4 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d11d      	bne.n	8001ada <HAL_TIM_PeriodElapsedCallback+0x4e>
		printf("kay\n");
 8001a9e:	4812      	ldr	r0, [pc, #72]	; (8001ae8 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001aa0:	f00a fd44 	bl	800c52c <puts>
		speed = motorSpeed(&counter1, &tick, htim2);
 8001aa4:	4e11      	ldr	r6, [pc, #68]	; (8001aec <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001aa6:	466d      	mov	r5, sp
 8001aa8:	f106 0408 	add.w	r4, r6, #8
 8001aac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001aae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ab0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ab2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ab4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ab6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ab8:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001abc:	e885 0003 	stmia.w	r5, {r0, r1}
 8001ac0:	e896 000c 	ldmia.w	r6, {r2, r3}
 8001ac4:	490a      	ldr	r1, [pc, #40]	; (8001af0 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8001ac6:	480b      	ldr	r0, [pc, #44]	; (8001af4 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8001ac8:	f7ff ff08 	bl	80018dc <motorSpeed>
 8001acc:	ee07 0a90 	vmov	s15, r0
 8001ad0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ad4:	4b08      	ldr	r3, [pc, #32]	; (8001af8 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8001ad6:	edc3 7a00 	vstr	s15, [r3]

	/*float T = 0.25; //assumindo que periodo é 250ms
	speed = ((pulses/8)*60)/T;
	pulses = 0;*/

}
 8001ada:	bf00      	nop
 8001adc:	370c      	adds	r7, #12
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	40001000 	.word	0x40001000
 8001ae8:	0800e68c 	.word	0x0800e68c
 8001aec:	20002c7c 	.word	0x20002c7c
 8001af0:	20000280 	.word	0x20000280
 8001af4:	2000027c 	.word	0x2000027c
 8001af8:	20000284 	.word	0x20000284

08001afc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001afc:	b590      	push	{r4, r7, lr}
 8001afe:	b097      	sub	sp, #92	; 0x5c
 8001b00:	af02      	add	r7, sp, #8
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b02:	f001 fa61 	bl	8002fc8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b06:	f000 fb07 	bl	8002118 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b0a:	f000 fd73 	bl	80025f4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001b0e:	f000 fd41 	bl	8002594 <MX_DMA_Init>
  MX_SPI2_Init();
 8001b12:	f000 fc7f 	bl	8002414 <MX_SPI2_Init>
  MX_ADC1_Init();
 8001b16:	f000 fb71 	bl	80021fc <MX_ADC1_Init>
  MX_SDIO_SD_Init();
 8001b1a:	f000 fc5b 	bl	80023d4 <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 8001b1e:	f006 fb0f 	bl	8008140 <MX_FATFS_Init>
  MX_TIM6_Init();
 8001b22:	f000 fd01 	bl	8002528 <MX_TIM6_Init>
  MX_TIM2_Init();
 8001b26:	f000 fcab 	bl	8002480 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_GPIO_WritePin(Accel_CS_GPIO_Port, Accel_CS_Pin, SET);
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	2110      	movs	r1, #16
 8001b2e:	4836      	ldr	r0, [pc, #216]	; (8001c08 <main+0x10c>)
 8001b30:	f002 fd28 	bl	8004584 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Gyro_CS_GPIO_Port, Gyro_CS_Pin, SET);
 8001b34:	2201      	movs	r2, #1
 8001b36:	2104      	movs	r1, #4
 8001b38:	4834      	ldr	r0, [pc, #208]	; (8001c0c <main+0x110>)
 8001b3a:	f002 fd23 	bl	8004584 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Magnet_CS_GPIO_Port, Magnet_CS_Pin, SET);
 8001b3e:	2201      	movs	r2, #1
 8001b40:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001b44:	4831      	ldr	r0, [pc, #196]	; (8001c0c <main+0x110>)
 8001b46:	f002 fd1d 	bl	8004584 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SPI_CS_FOC_GPIO_Port, SPI_CS_FOC_Pin, SET);
 8001b4a:	2201      	movs	r2, #1
 8001b4c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b50:	482e      	ldr	r0, [pc, #184]	; (8001c0c <main+0x110>)
 8001b52:	f002 fd17 	bl	8004584 <HAL_GPIO_WritePin>


  foc_ic_config(&hspi2);
 8001b56:	482e      	ldr	r0, [pc, #184]	; (8001c10 <main+0x114>)
 8001b58:	f7ff fa5e 	bl	8001018 <foc_ic_config>

  fresult=mount_card(&fs);
 8001b5c:	482d      	ldr	r0, [pc, #180]	; (8001c14 <main+0x118>)
 8001b5e:	f000 fe1b 	bl	8002798 <mount_card>
 8001b62:	4603      	mov	r3, r0
 8001b64:	461a      	mov	r2, r3
 8001b66:	4b2c      	ldr	r3, [pc, #176]	; (8001c18 <main+0x11c>)
 8001b68:	701a      	strb	r2, [r3, #0]

  char str2[30];

  IMU_config(&hspi2);
 8001b6a:	4829      	ldr	r0, [pc, #164]	; (8001c10 <main+0x114>)
 8001b6c:	f7ff fbec 	bl	8001348 <IMU_config>

  HAL_TIM_Base_Start_IT(&htim6);
 8001b70:	482a      	ldr	r0, [pc, #168]	; (8001c1c <main+0x120>)
 8001b72:	f005 fa0e 	bl	8006f92 <HAL_TIM_Base_Start_IT>
  //HAL_TIM_Base_Start_IT(&htim7);

  //Initialize encoder mode
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8001b76:	213c      	movs	r1, #60	; 0x3c
 8001b78:	4829      	ldr	r0, [pc, #164]	; (8001c20 <main+0x124>)
 8001b7a:	f005 fac0 	bl	80070fe <HAL_TIM_Encoder_Start>
  tick = HAL_GetTick();
 8001b7e:	f001 fa89 	bl	8003094 <HAL_GetTick>
 8001b82:	4602      	mov	r2, r0
 8001b84:	4b27      	ldr	r3, [pc, #156]	; (8001c24 <main+0x128>)
 8001b86:	601a      	str	r2, [r3, #0]
  counter1 = __HAL_TIM_GET_COUNTER(&htim2);
 8001b88:	4b25      	ldr	r3, [pc, #148]	; (8001c20 <main+0x124>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b8e:	4a26      	ldr	r2, [pc, #152]	; (8001c28 <main+0x12c>)
 8001b90:	6013      	str	r3, [r2, #0]

  uint8_t aux[5], aux2[1], aux3[1], str3[4], str[5];
  //uint8_t ref[5];
    aux[0]=0b10000001;
 8001b92:	2381      	movs	r3, #129	; 0x81
 8001b94:	753b      	strb	r3, [r7, #20]
    for(int i=1; i<=4; i++){
 8001b96:	2301      	movs	r3, #1
 8001b98:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001b9a:	e008      	b.n	8001bae <main+0xb2>
  	  aux[i]=0b00000000;
 8001b9c:	f107 0214 	add.w	r2, r7, #20
 8001ba0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001ba2:	4413      	add	r3, r2
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	701a      	strb	r2, [r3, #0]
    for(int i=1; i<=4; i++){
 8001ba8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001baa:	3301      	adds	r3, #1
 8001bac:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001bae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001bb0:	2b04      	cmp	r3, #4
 8001bb2:	ddf3      	ble.n	8001b9c <main+0xa0>
    }
    aux2[0]=0b00000000;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	743b      	strb	r3, [r7, #16]

    time2 = HAL_GetTick();
 8001bb8:	f001 fa6c 	bl	8003094 <HAL_GetTick>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	4b1b      	ldr	r3, [pc, #108]	; (8001c2c <main+0x130>)
 8001bc0:	601a      	str	r2, [r3, #0]
	HAL_ADC_Start_DMA(&hadc1, buffer_dma, NR_ADC_CHANNELS);
 8001bc2:	220c      	movs	r2, #12
 8001bc4:	491a      	ldr	r1, [pc, #104]	; (8001c30 <main+0x134>)
 8001bc6:	481b      	ldr	r0, [pc, #108]	; (8001c34 <main+0x138>)
 8001bc8:	f001 fad6 	bl	8003178 <HAL_ADC_Start_DMA>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  printf("acc %f\n", acc_pedal);
 8001bcc:	4b1a      	ldr	r3, [pc, #104]	; (8001c38 <main+0x13c>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f7fe fcb9 	bl	8000548 <__aeabi_f2d>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	460c      	mov	r4, r1
 8001bda:	461a      	mov	r2, r3
 8001bdc:	4623      	mov	r3, r4
 8001bde:	4817      	ldr	r0, [pc, #92]	; (8001c3c <main+0x140>)
 8001be0:	f00a fc30 	bl	800c444 <iprintf>
	  if(brk_pedal > 15){
 8001be4:	4b16      	ldr	r3, [pc, #88]	; (8001c40 <main+0x144>)
 8001be6:	edd3 7a00 	vldr	s15, [r3]
 8001bea:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 8001bee:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bf6:	dd25      	ble.n	8001c44 <main+0x148>
		  foc_ic_send_torque(&hspi2, 0, -1);
 8001bf8:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8001bfc:	2100      	movs	r1, #0
 8001bfe:	4804      	ldr	r0, [pc, #16]	; (8001c10 <main+0x114>)
 8001c00:	f7ff fa82 	bl	8001108 <foc_ic_send_torque>
 8001c04:	e028      	b.n	8001c58 <main+0x15c>
 8001c06:	bf00      	nop
 8001c08:	40020000 	.word	0x40020000
 8001c0c:	40020400 	.word	0x40020400
 8001c10:	2000073c 	.word	0x2000073c
 8001c14:	20000798 	.word	0x20000798
 8001c18:	20001c48 	.word	0x20001c48
 8001c1c:	20001b60 	.word	0x20001b60
 8001c20:	20002c7c 	.word	0x20002c7c
 8001c24:	20000280 	.word	0x20000280
 8001c28:	2000027c 	.word	0x2000027c
 8001c2c:	20003d54 	.word	0x20003d54
 8001c30:	20001ad0 	.word	0x20001ad0
 8001c34:	20001820 	.word	0x20001820
 8001c38:	20000738 	.word	0x20000738
 8001c3c:	0800e690 	.word	0x0800e690
 8001c40:	20001804 	.word	0x20001804
	  }
	  else{
		  foc_ic_send_torque(&hspi2, 30000, acc_pedal);
 8001c44:	4bc1      	ldr	r3, [pc, #772]	; (8001f4c <main+0x450>)
 8001c46:	edd3 7a00 	vldr	s15, [r3]
 8001c4a:	eeb0 0a67 	vmov.f32	s0, s15
 8001c4e:	f247 5130 	movw	r1, #30000	; 0x7530
 8001c52:	48bf      	ldr	r0, [pc, #764]	; (8001f50 <main+0x454>)
 8001c54:	f7ff fa58 	bl	8001108 <foc_ic_send_torque>
	  }




	  uint32_t time1 = HAL_GetTick();
 8001c58:	f001 fa1c 	bl	8003094 <HAL_GetTick>
 8001c5c:	6438      	str	r0, [r7, #64]	; 0x40

	  //printf("Microssegundos = %lu\n", seg);
	  uint32_t read=adc_dma[0];
 8001c5e:	4bbd      	ldr	r3, [pc, #756]	; (8001f54 <main+0x458>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	63fb      	str	r3, [r7, #60]	; 0x3c
	  motor_temp = motorTemp(read);
 8001c64:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8001c66:	f7ff fd87 	bl	8001778 <motorTemp>
 8001c6a:	eef0 7a40 	vmov.f32	s15, s0
 8001c6e:	4bba      	ldr	r3, [pc, #744]	; (8001f58 <main+0x45c>)
 8001c70:	edc3 7a00 	vstr	s15, [r3]

	  read=adc_dma[1];
 8001c74:	4bb7      	ldr	r3, [pc, #732]	; (8001f54 <main+0x458>)
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	63fb      	str	r3, [r7, #60]	; 0x3c
	  brk_pedal = pedalPos(read);
 8001c7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	f7ff fdfb 	bl	8001878 <pedalPos>
 8001c82:	eef0 7a40 	vmov.f32	s15, s0
 8001c86:	4bb5      	ldr	r3, [pc, #724]	; (8001f5c <main+0x460>)
 8001c88:	edc3 7a00 	vstr	s15, [r3]

	  read=adc_dma[2];
 8001c8c:	4bb1      	ldr	r3, [pc, #708]	; (8001f54 <main+0x458>)
 8001c8e:	689b      	ldr	r3, [r3, #8]
 8001c90:	63fb      	str	r3, [r7, #60]	; 0x3c
	  acc_pedal = pedalPos(read);
 8001c92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c94:	4618      	mov	r0, r3
 8001c96:	f7ff fdef 	bl	8001878 <pedalPos>
 8001c9a:	eef0 7a40 	vmov.f32	s15, s0
 8001c9e:	4bab      	ldr	r3, [pc, #684]	; (8001f4c <main+0x450>)
 8001ca0:	edc3 7a00 	vstr	s15, [r3]

	  read=adc_dma[3];
 8001ca4:	4bab      	ldr	r3, [pc, #684]	; (8001f54 <main+0x458>)
 8001ca6:	68db      	ldr	r3, [r3, #12]
 8001ca8:	63fb      	str	r3, [r7, #60]	; 0x3c
	  current_ph1 = motorCurrent(read);
 8001caa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001cac:	4618      	mov	r0, r3
 8001cae:	f7ff fcdf 	bl	8001670 <motorCurrent>
 8001cb2:	eef0 7a40 	vmov.f32	s15, s0
 8001cb6:	4baa      	ldr	r3, [pc, #680]	; (8001f60 <main+0x464>)
 8001cb8:	edc3 7a00 	vstr	s15, [r3]
	  rms_current_ph1[f] = current_ph1*current_ph1;
 8001cbc:	4ba8      	ldr	r3, [pc, #672]	; (8001f60 <main+0x464>)
 8001cbe:	ed93 7a00 	vldr	s14, [r3]
 8001cc2:	4ba7      	ldr	r3, [pc, #668]	; (8001f60 <main+0x464>)
 8001cc4:	edd3 7a00 	vldr	s15, [r3]
 8001cc8:	4ba6      	ldr	r3, [pc, #664]	; (8001f64 <main+0x468>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cd0:	4aa5      	ldr	r2, [pc, #660]	; (8001f68 <main+0x46c>)
 8001cd2:	009b      	lsls	r3, r3, #2
 8001cd4:	4413      	add	r3, r2
 8001cd6:	edc3 7a00 	vstr	s15, [r3]

	  read=adc_dma[4];
 8001cda:	4b9e      	ldr	r3, [pc, #632]	; (8001f54 <main+0x458>)
 8001cdc:	691b      	ldr	r3, [r3, #16]
 8001cde:	63fb      	str	r3, [r7, #60]	; 0x3c
	  current_ph2 = motorCurrent(read);
 8001ce0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f7ff fcc4 	bl	8001670 <motorCurrent>
 8001ce8:	eef0 7a40 	vmov.f32	s15, s0
 8001cec:	4b9f      	ldr	r3, [pc, #636]	; (8001f6c <main+0x470>)
 8001cee:	edc3 7a00 	vstr	s15, [r3]
	  rms_current_ph2[f] = current_ph2*current_ph2;
 8001cf2:	4b9e      	ldr	r3, [pc, #632]	; (8001f6c <main+0x470>)
 8001cf4:	ed93 7a00 	vldr	s14, [r3]
 8001cf8:	4b9c      	ldr	r3, [pc, #624]	; (8001f6c <main+0x470>)
 8001cfa:	edd3 7a00 	vldr	s15, [r3]
 8001cfe:	4b99      	ldr	r3, [pc, #612]	; (8001f64 <main+0x468>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d06:	4a9a      	ldr	r2, [pc, #616]	; (8001f70 <main+0x474>)
 8001d08:	009b      	lsls	r3, r3, #2
 8001d0a:	4413      	add	r3, r2
 8001d0c:	edc3 7a00 	vstr	s15, [r3]

	  read=adc_dma[5];
 8001d10:	4b90      	ldr	r3, [pc, #576]	; (8001f54 <main+0x458>)
 8001d12:	695b      	ldr	r3, [r3, #20]
 8001d14:	63fb      	str	r3, [r7, #60]	; 0x3c
	  current_ph3 = motorCurrent(read);
 8001d16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f7ff fca9 	bl	8001670 <motorCurrent>
 8001d1e:	eef0 7a40 	vmov.f32	s15, s0
 8001d22:	4b94      	ldr	r3, [pc, #592]	; (8001f74 <main+0x478>)
 8001d24:	edc3 7a00 	vstr	s15, [r3]
	  rms_current_ph3[f] = current_ph3*current_ph3;
 8001d28:	4b92      	ldr	r3, [pc, #584]	; (8001f74 <main+0x478>)
 8001d2a:	ed93 7a00 	vldr	s14, [r3]
 8001d2e:	4b91      	ldr	r3, [pc, #580]	; (8001f74 <main+0x478>)
 8001d30:	edd3 7a00 	vldr	s15, [r3]
 8001d34:	4b8b      	ldr	r3, [pc, #556]	; (8001f64 <main+0x468>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d3c:	4a8e      	ldr	r2, [pc, #568]	; (8001f78 <main+0x47c>)
 8001d3e:	009b      	lsls	r3, r3, #2
 8001d40:	4413      	add	r3, r2
 8001d42:	edc3 7a00 	vstr	s15, [r3]

	  read=adc_dma[6];
 8001d46:	4b83      	ldr	r3, [pc, #524]	; (8001f54 <main+0x458>)
 8001d48:	699b      	ldr	r3, [r3, #24]
 8001d4a:	63fb      	str	r3, [r7, #60]	; 0x3c
	  conv_temp = igbtTemp(read);
 8001d4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f7ff fcc2 	bl	80016d8 <igbtTemp>
 8001d54:	eef0 7a40 	vmov.f32	s15, s0
 8001d58:	4b88      	ldr	r3, [pc, #544]	; (8001f7c <main+0x480>)
 8001d5a:	edc3 7a00 	vstr	s15, [r3]

	  read=adc_dma[7];
 8001d5e:	4b7d      	ldr	r3, [pc, #500]	; (8001f54 <main+0x458>)
 8001d60:	69db      	ldr	r3, [r3, #28]
 8001d62:	63fb      	str	r3, [r7, #60]	; 0x3c
	  dc_voltage=voltageDC(read);
 8001d64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d66:	4618      	mov	r0, r3
 8001d68:	f7ff fd5c 	bl	8001824 <voltageDC>
 8001d6c:	eef0 7a40 	vmov.f32	s15, s0
 8001d70:	4b83      	ldr	r3, [pc, #524]	; (8001f80 <main+0x484>)
 8001d72:	edc3 7a00 	vstr	s15, [r3]

	  read=adc_dma[8];
 8001d76:	4b77      	ldr	r3, [pc, #476]	; (8001f54 <main+0x458>)
 8001d78:	6a1b      	ldr	r3, [r3, #32]
 8001d7a:	63fb      	str	r3, [r7, #60]	; 0x3c
	  dc_current=motorCurrent(read); //função corrente dc?
 8001d7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d7e:	4618      	mov	r0, r3
 8001d80:	f7ff fc76 	bl	8001670 <motorCurrent>
 8001d84:	eef0 7a40 	vmov.f32	s15, s0
 8001d88:	4b7e      	ldr	r3, [pc, #504]	; (8001f84 <main+0x488>)
 8001d8a:	edc3 7a00 	vstr	s15, [r3]

	  read=adc_dma[9];
 8001d8e:	4b71      	ldr	r3, [pc, #452]	; (8001f54 <main+0x458>)
 8001d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d92:	63fb      	str	r3, [r7, #60]	; 0x3c
	  voltage_ph1=voltageAC(read);
 8001d94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d96:	4618      	mov	r0, r3
 8001d98:	f7ff fd1a 	bl	80017d0 <voltageAC>
 8001d9c:	eef0 7a40 	vmov.f32	s15, s0
 8001da0:	4b79      	ldr	r3, [pc, #484]	; (8001f88 <main+0x48c>)
 8001da2:	edc3 7a00 	vstr	s15, [r3]

	  read=adc_dma[10];
 8001da6:	4b6b      	ldr	r3, [pc, #428]	; (8001f54 <main+0x458>)
 8001da8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001daa:	63fb      	str	r3, [r7, #60]	; 0x3c
	  voltage_ph2=voltageAC(read);
 8001dac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001dae:	4618      	mov	r0, r3
 8001db0:	f7ff fd0e 	bl	80017d0 <voltageAC>
 8001db4:	eef0 7a40 	vmov.f32	s15, s0
 8001db8:	4b74      	ldr	r3, [pc, #464]	; (8001f8c <main+0x490>)
 8001dba:	edc3 7a00 	vstr	s15, [r3]

	  read=adc_dma[11];
 8001dbe:	4b65      	ldr	r3, [pc, #404]	; (8001f54 <main+0x458>)
 8001dc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dc2:	63fb      	str	r3, [r7, #60]	; 0x3c
	  voltage_ph3=voltageAC(read);
 8001dc4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f7ff fd02 	bl	80017d0 <voltageAC>
 8001dcc:	eef0 7a40 	vmov.f32	s15, s0
 8001dd0:	4b6f      	ldr	r3, [pc, #444]	; (8001f90 <main+0x494>)
 8001dd2:	edc3 7a00 	vstr	s15, [r3]
		  HAL_GPIO_WritePin(SPI_CS_FOC_GPIO_Port, SPI_CS_FOC_Pin, SET);
	  }
	  else if(brk>50)*/


	  HAL_GPIO_WritePin(SPI_CS_FOC_GPIO_Port, SPI_CS_FOC_Pin, RESET);
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ddc:	486d      	ldr	r0, [pc, #436]	; (8001f94 <main+0x498>)
 8001dde:	f002 fbd1 	bl	8004584 <HAL_GPIO_WritePin>
	  HAL_SPI_Transmit(&hspi2, aux, 5, 1000);
 8001de2:	f107 0114 	add.w	r1, r7, #20
 8001de6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001dea:	2205      	movs	r2, #5
 8001dec:	4858      	ldr	r0, [pc, #352]	; (8001f50 <main+0x454>)
 8001dee:	f004 fbb5 	bl	800655c <HAL_SPI_Transmit>
	  HAL_GPIO_WritePin(SPI_CS_FOC_GPIO_Port, SPI_CS_FOC_Pin, SET);
 8001df2:	2201      	movs	r2, #1
 8001df4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001df8:	4866      	ldr	r0, [pc, #408]	; (8001f94 <main+0x498>)
 8001dfa:	f002 fbc3 	bl	8004584 <HAL_GPIO_WritePin>


	  HAL_GPIO_WritePin(SPI_CS_FOC_GPIO_Port, SPI_CS_FOC_Pin, RESET);
 8001dfe:	2200      	movs	r2, #0
 8001e00:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e04:	4863      	ldr	r0, [pc, #396]	; (8001f94 <main+0x498>)
 8001e06:	f002 fbbd 	bl	8004584 <HAL_GPIO_WritePin>
	  HAL_SPI_Transmit(&hspi2, aux2, 1, 1000);
 8001e0a:	f107 0110 	add.w	r1, r7, #16
 8001e0e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e12:	2201      	movs	r2, #1
 8001e14:	484e      	ldr	r0, [pc, #312]	; (8001f50 <main+0x454>)
 8001e16:	f004 fba1 	bl	800655c <HAL_SPI_Transmit>
	  HAL_SPI_Receive(&hspi2, str, 4, 1000);
 8001e1a:	4639      	mov	r1, r7
 8001e1c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e20:	2204      	movs	r2, #4
 8001e22:	484b      	ldr	r0, [pc, #300]	; (8001f50 <main+0x454>)
 8001e24:	f004 fcce 	bl	80067c4 <HAL_SPI_Receive>
	  HAL_GPIO_WritePin(SPI_CS_FOC_GPIO_Port, SPI_CS_FOC_Pin, SET);
 8001e28:	2201      	movs	r2, #1
 8001e2a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e2e:	4859      	ldr	r0, [pc, #356]	; (8001f94 <main+0x498>)
 8001e30:	f002 fba8 	bl	8004584 <HAL_GPIO_WritePin>
	  //printf("%d %d %d %d\n", str[0], str[1], str[2], str[3]);


	  //ler velocidades do tmc
	  aux3[0]=0x6A;
 8001e34:	236a      	movs	r3, #106	; 0x6a
 8001e36:	733b      	strb	r3, [r7, #12]
	  HAL_GPIO_WritePin(SPI_CS_FOC_GPIO_Port, SPI_CS_FOC_Pin, RESET);
 8001e38:	2200      	movs	r2, #0
 8001e3a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e3e:	4855      	ldr	r0, [pc, #340]	; (8001f94 <main+0x498>)
 8001e40:	f002 fba0 	bl	8004584 <HAL_GPIO_WritePin>
	  HAL_SPI_Transmit(&hspi2, aux3, 1, 1000);
 8001e44:	f107 010c 	add.w	r1, r7, #12
 8001e48:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	4840      	ldr	r0, [pc, #256]	; (8001f50 <main+0x454>)
 8001e50:	f004 fb84 	bl	800655c <HAL_SPI_Transmit>
	  HAL_SPI_Receive(&hspi2, str3, 4, 1000);
 8001e54:	f107 0108 	add.w	r1, r7, #8
 8001e58:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e5c:	2204      	movs	r2, #4
 8001e5e:	483c      	ldr	r0, [pc, #240]	; (8001f50 <main+0x454>)
 8001e60:	f004 fcb0 	bl	80067c4 <HAL_SPI_Receive>
	  HAL_GPIO_WritePin(SPI_CS_FOC_GPIO_Port, SPI_CS_FOC_Pin, SET);
 8001e64:	2201      	movs	r2, #1
 8001e66:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e6a:	484a      	ldr	r0, [pc, #296]	; (8001f94 <main+0x498>)
 8001e6c:	f002 fb8a 	bl	8004584 <HAL_GPIO_WritePin>
	  //printf("PID VELOCITY ACTUAL: %d %d %d %d\n", str3[0], str3[1], str3[2], str3[3]);

	  aux3[0]=0x22;
 8001e70:	2322      	movs	r3, #34	; 0x22
 8001e72:	733b      	strb	r3, [r7, #12]
	  HAL_GPIO_WritePin(SPI_CS_FOC_GPIO_Port, SPI_CS_FOC_Pin, RESET);
 8001e74:	2200      	movs	r2, #0
 8001e76:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e7a:	4846      	ldr	r0, [pc, #280]	; (8001f94 <main+0x498>)
 8001e7c:	f002 fb82 	bl	8004584 <HAL_GPIO_WritePin>
	  HAL_SPI_Transmit(&hspi2, aux3, 1, 1000);
 8001e80:	f107 010c 	add.w	r1, r7, #12
 8001e84:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e88:	2201      	movs	r2, #1
 8001e8a:	4831      	ldr	r0, [pc, #196]	; (8001f50 <main+0x454>)
 8001e8c:	f004 fb66 	bl	800655c <HAL_SPI_Transmit>
	  HAL_SPI_Receive(&hspi2, str3, 4, 1000);
 8001e90:	f107 0108 	add.w	r1, r7, #8
 8001e94:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e98:	2204      	movs	r2, #4
 8001e9a:	482d      	ldr	r0, [pc, #180]	; (8001f50 <main+0x454>)
 8001e9c:	f004 fc92 	bl	80067c4 <HAL_SPI_Receive>
	  HAL_GPIO_WritePin(SPI_CS_FOC_GPIO_Port, SPI_CS_FOC_Pin, SET);
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ea6:	483b      	ldr	r0, [pc, #236]	; (8001f94 <main+0x498>)
 8001ea8:	f002 fb6c 	bl	8004584 <HAL_GPIO_WritePin>
	  printf("OPENLOOP VELOCITY ACTUAL: %d %d %d %d\n", str3[0], str3[1], str3[2], str3[3]);
 8001eac:	7a3b      	ldrb	r3, [r7, #8]
 8001eae:	4619      	mov	r1, r3
 8001eb0:	7a7b      	ldrb	r3, [r7, #9]
 8001eb2:	461a      	mov	r2, r3
 8001eb4:	7abb      	ldrb	r3, [r7, #10]
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	7afb      	ldrb	r3, [r7, #11]
 8001eba:	9300      	str	r3, [sp, #0]
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	4836      	ldr	r0, [pc, #216]	; (8001f98 <main+0x49c>)
 8001ec0:	f00a fac0 	bl	800c444 <iprintf>

	  aux3[0]=0x41;
 8001ec4:	2341      	movs	r3, #65	; 0x41
 8001ec6:	733b      	strb	r3, [r7, #12]
	  HAL_GPIO_WritePin(SPI_CS_FOC_GPIO_Port, SPI_CS_FOC_Pin, RESET);
 8001ec8:	2200      	movs	r2, #0
 8001eca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ece:	4831      	ldr	r0, [pc, #196]	; (8001f94 <main+0x498>)
 8001ed0:	f002 fb58 	bl	8004584 <HAL_GPIO_WritePin>
	  HAL_SPI_Transmit(&hspi2, aux3, 1, 1000);
 8001ed4:	f107 010c 	add.w	r1, r7, #12
 8001ed8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001edc:	2201      	movs	r2, #1
 8001ede:	481c      	ldr	r0, [pc, #112]	; (8001f50 <main+0x454>)
 8001ee0:	f004 fb3c 	bl	800655c <HAL_SPI_Transmit>
	  HAL_SPI_Receive(&hspi2, str3, 4, 1000);
 8001ee4:	f107 0108 	add.w	r1, r7, #8
 8001ee8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001eec:	2204      	movs	r2, #4
 8001eee:	4818      	ldr	r0, [pc, #96]	; (8001f50 <main+0x454>)
 8001ef0:	f004 fc68 	bl	80067c4 <HAL_SPI_Receive>
	  HAL_GPIO_WritePin(SPI_CS_FOC_GPIO_Port, SPI_CS_FOC_Pin, SET);
 8001ef4:	2201      	movs	r2, #1
 8001ef6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001efa:	4826      	ldr	r0, [pc, #152]	; (8001f94 <main+0x498>)
 8001efc:	f002 fb42 	bl	8004584 <HAL_GPIO_WritePin>
	  //printf("AENC DECODER COUNT: %d %d %d %d\n", str3[0], str3[1], str3[2], str3[3]);	   */

	  sprintf(str2,"%f ", brk_pedal);
 8001f00:	4b16      	ldr	r3, [pc, #88]	; (8001f5c <main+0x460>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4618      	mov	r0, r3
 8001f06:	f7fe fb1f 	bl	8000548 <__aeabi_f2d>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	460c      	mov	r4, r1
 8001f0e:	f107 001c 	add.w	r0, r7, #28
 8001f12:	461a      	mov	r2, r3
 8001f14:	4623      	mov	r3, r4
 8001f16:	4921      	ldr	r1, [pc, #132]	; (8001f9c <main+0x4a0>)
 8001f18:	f00a fb10 	bl	800c53c <siprintf>
	  sprintf(stamp, "%lu:%lu",  __unix_sec,  __unix_ms);
 8001f1c:	4b20      	ldr	r3, [pc, #128]	; (8001fa0 <main+0x4a4>)
 8001f1e:	681a      	ldr	r2, [r3, #0]
 8001f20:	4b20      	ldr	r3, [pc, #128]	; (8001fa4 <main+0x4a8>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4920      	ldr	r1, [pc, #128]	; (8001fa8 <main+0x4ac>)
 8001f26:	4821      	ldr	r0, [pc, #132]	; (8001fac <main+0x4b0>)
 8001f28:	f00a fb08 	bl	800c53c <siprintf>
	  update_file("brake.txt", str2, stamp, "", &fil2, &bw);
 8001f2c:	f107 011c 	add.w	r1, r7, #28
 8001f30:	4b1f      	ldr	r3, [pc, #124]	; (8001fb0 <main+0x4b4>)
 8001f32:	9301      	str	r3, [sp, #4]
 8001f34:	4b1f      	ldr	r3, [pc, #124]	; (8001fb4 <main+0x4b8>)
 8001f36:	9300      	str	r3, [sp, #0]
 8001f38:	4b1f      	ldr	r3, [pc, #124]	; (8001fb8 <main+0x4bc>)
 8001f3a:	4a1c      	ldr	r2, [pc, #112]	; (8001fac <main+0x4b0>)
 8001f3c:	481f      	ldr	r0, [pc, #124]	; (8001fbc <main+0x4c0>)
 8001f3e:	f000 fc3b 	bl	80027b8 <update_file>
	  stamp[0]='\0';
 8001f42:	4b1a      	ldr	r3, [pc, #104]	; (8001fac <main+0x4b0>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	701a      	strb	r2, [r3, #0]
 8001f48:	e03a      	b.n	8001fc0 <main+0x4c4>
 8001f4a:	bf00      	nop
 8001f4c:	20000738 	.word	0x20000738
 8001f50:	2000073c 	.word	0x2000073c
 8001f54:	200017d0 	.word	0x200017d0
 8001f58:	200006d4 	.word	0x200006d4
 8001f5c:	20001804 	.word	0x20001804
 8001f60:	20001800 	.word	0x20001800
 8001f64:	20000288 	.word	0x20000288
 8001f68:	20000000 	.word	0x20000000
 8001f6c:	20001810 	.word	0x20001810
 8001f70:	20000028 	.word	0x20000028
 8001f74:	2000181c 	.word	0x2000181c
 8001f78:	20000050 	.word	0x20000050
 8001f7c:	2000180c 	.word	0x2000180c
 8001f80:	20001c44 	.word	0x20001c44
 8001f84:	20001bac 	.word	0x20001bac
 8001f88:	20000794 	.word	0x20000794
 8001f8c:	20001818 	.word	0x20001818
 8001f90:	20001814 	.word	0x20001814
 8001f94:	40020400 	.word	0x40020400
 8001f98:	0800e698 	.word	0x0800e698
 8001f9c:	0800e6c0 	.word	0x0800e6c0
 8001fa0:	20000278 	.word	0x20000278
 8001fa4:	20000274 	.word	0x20000274
 8001fa8:	0800e6c4 	.word	0x0800e6c4
 8001fac:	20002cc0 	.word	0x20002cc0
 8001fb0:	20001bbc 	.word	0x20001bbc
 8001fb4:	20003d58 	.word	0x20003d58
 8001fb8:	0800e6cc 	.word	0x0800e6cc
 8001fbc:	0800e6d0 	.word	0x0800e6d0

	  sprintf(str2,"%f ", acc_pedal);
 8001fc0:	4b43      	ldr	r3, [pc, #268]	; (80020d0 <main+0x5d4>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	f7fe fabf 	bl	8000548 <__aeabi_f2d>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	460c      	mov	r4, r1
 8001fce:	f107 001c 	add.w	r0, r7, #28
 8001fd2:	461a      	mov	r2, r3
 8001fd4:	4623      	mov	r3, r4
 8001fd6:	493f      	ldr	r1, [pc, #252]	; (80020d4 <main+0x5d8>)
 8001fd8:	f00a fab0 	bl	800c53c <siprintf>
	  sprintf(stamp, "%lu:%lu",  __unix_sec,  __unix_ms);
 8001fdc:	4b3e      	ldr	r3, [pc, #248]	; (80020d8 <main+0x5dc>)
 8001fde:	681a      	ldr	r2, [r3, #0]
 8001fe0:	4b3e      	ldr	r3, [pc, #248]	; (80020dc <main+0x5e0>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	493e      	ldr	r1, [pc, #248]	; (80020e0 <main+0x5e4>)
 8001fe6:	483f      	ldr	r0, [pc, #252]	; (80020e4 <main+0x5e8>)
 8001fe8:	f00a faa8 	bl	800c53c <siprintf>
	  update_file("throttle.txt", str2, stamp, "", &fil2, &bw);
 8001fec:	f107 011c 	add.w	r1, r7, #28
 8001ff0:	4b3d      	ldr	r3, [pc, #244]	; (80020e8 <main+0x5ec>)
 8001ff2:	9301      	str	r3, [sp, #4]
 8001ff4:	4b3d      	ldr	r3, [pc, #244]	; (80020ec <main+0x5f0>)
 8001ff6:	9300      	str	r3, [sp, #0]
 8001ff8:	4b3d      	ldr	r3, [pc, #244]	; (80020f0 <main+0x5f4>)
 8001ffa:	4a3a      	ldr	r2, [pc, #232]	; (80020e4 <main+0x5e8>)
 8001ffc:	483d      	ldr	r0, [pc, #244]	; (80020f4 <main+0x5f8>)
 8001ffe:	f000 fbdb 	bl	80027b8 <update_file>
	  stamp[0]='\0';
 8002002:	4b38      	ldr	r3, [pc, #224]	; (80020e4 <main+0x5e8>)
 8002004:	2200      	movs	r2, #0
 8002006:	701a      	strb	r2, [r3, #0]

	  IMU_acc_read(&hspi2, accel_data);
 8002008:	493b      	ldr	r1, [pc, #236]	; (80020f8 <main+0x5fc>)
 800200a:	483c      	ldr	r0, [pc, #240]	; (80020fc <main+0x600>)
 800200c:	f7ff fa1e 	bl	800144c <IMU_acc_read>
	  for(int i=0; i<=2; i++){
 8002010:	2300      	movs	r3, #0
 8002012:	64bb      	str	r3, [r7, #72]	; 0x48
 8002014:	e022      	b.n	800205c <main+0x560>
		  sprintf(str2, "accel[%d] - %d ", i, accel_data[i]);
 8002016:	4a38      	ldr	r2, [pc, #224]	; (80020f8 <main+0x5fc>)
 8002018:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800201a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800201e:	f107 001c 	add.w	r0, r7, #28
 8002022:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002024:	4936      	ldr	r1, [pc, #216]	; (8002100 <main+0x604>)
 8002026:	f00a fa89 	bl	800c53c <siprintf>
		  sprintf(stamp, "%lu:%lu",  __unix_sec,  __unix_ms);
 800202a:	4b2b      	ldr	r3, [pc, #172]	; (80020d8 <main+0x5dc>)
 800202c:	681a      	ldr	r2, [r3, #0]
 800202e:	4b2b      	ldr	r3, [pc, #172]	; (80020dc <main+0x5e0>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	492b      	ldr	r1, [pc, #172]	; (80020e0 <main+0x5e4>)
 8002034:	482b      	ldr	r0, [pc, #172]	; (80020e4 <main+0x5e8>)
 8002036:	f00a fa81 	bl	800c53c <siprintf>
		  update_file("acc.txt", str2, stamp, "", &fil2, &bw);
 800203a:	f107 011c 	add.w	r1, r7, #28
 800203e:	4b2a      	ldr	r3, [pc, #168]	; (80020e8 <main+0x5ec>)
 8002040:	9301      	str	r3, [sp, #4]
 8002042:	4b2a      	ldr	r3, [pc, #168]	; (80020ec <main+0x5f0>)
 8002044:	9300      	str	r3, [sp, #0]
 8002046:	4b2a      	ldr	r3, [pc, #168]	; (80020f0 <main+0x5f4>)
 8002048:	4a26      	ldr	r2, [pc, #152]	; (80020e4 <main+0x5e8>)
 800204a:	482e      	ldr	r0, [pc, #184]	; (8002104 <main+0x608>)
 800204c:	f000 fbb4 	bl	80027b8 <update_file>
		  stamp[0]='\0';
 8002050:	4b24      	ldr	r3, [pc, #144]	; (80020e4 <main+0x5e8>)
 8002052:	2200      	movs	r2, #0
 8002054:	701a      	strb	r2, [r3, #0]
	  for(int i=0; i<=2; i++){
 8002056:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002058:	3301      	adds	r3, #1
 800205a:	64bb      	str	r3, [r7, #72]	; 0x48
 800205c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800205e:	2b02      	cmp	r3, #2
 8002060:	ddd9      	ble.n	8002016 <main+0x51a>
	  }

	  IMU_gyro_read(&hspi2, gyro_data);
 8002062:	4929      	ldr	r1, [pc, #164]	; (8002108 <main+0x60c>)
 8002064:	4825      	ldr	r0, [pc, #148]	; (80020fc <main+0x600>)
 8002066:	f7ff fa67 	bl	8001538 <IMU_gyro_read>
	  for(int i=0; i<=2; i++){
 800206a:	2300      	movs	r3, #0
 800206c:	647b      	str	r3, [r7, #68]	; 0x44
 800206e:	e022      	b.n	80020b6 <main+0x5ba>
		  sprintf(str2, "gyro[%d] - %d ", i, gyro_data[i]);
 8002070:	4a25      	ldr	r2, [pc, #148]	; (8002108 <main+0x60c>)
 8002072:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002074:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002078:	f107 001c 	add.w	r0, r7, #28
 800207c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800207e:	4923      	ldr	r1, [pc, #140]	; (800210c <main+0x610>)
 8002080:	f00a fa5c 	bl	800c53c <siprintf>
		  sprintf(stamp, "%lu:%lu",  __unix_sec,  __unix_ms);
 8002084:	4b14      	ldr	r3, [pc, #80]	; (80020d8 <main+0x5dc>)
 8002086:	681a      	ldr	r2, [r3, #0]
 8002088:	4b14      	ldr	r3, [pc, #80]	; (80020dc <main+0x5e0>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4914      	ldr	r1, [pc, #80]	; (80020e0 <main+0x5e4>)
 800208e:	4815      	ldr	r0, [pc, #84]	; (80020e4 <main+0x5e8>)
 8002090:	f00a fa54 	bl	800c53c <siprintf>
		  update_file("gyro.txt", str2, stamp, "", &fil2, &bw);
 8002094:	f107 011c 	add.w	r1, r7, #28
 8002098:	4b13      	ldr	r3, [pc, #76]	; (80020e8 <main+0x5ec>)
 800209a:	9301      	str	r3, [sp, #4]
 800209c:	4b13      	ldr	r3, [pc, #76]	; (80020ec <main+0x5f0>)
 800209e:	9300      	str	r3, [sp, #0]
 80020a0:	4b13      	ldr	r3, [pc, #76]	; (80020f0 <main+0x5f4>)
 80020a2:	4a10      	ldr	r2, [pc, #64]	; (80020e4 <main+0x5e8>)
 80020a4:	481a      	ldr	r0, [pc, #104]	; (8002110 <main+0x614>)
 80020a6:	f000 fb87 	bl	80027b8 <update_file>
		  stamp[0]='\0';
 80020aa:	4b0e      	ldr	r3, [pc, #56]	; (80020e4 <main+0x5e8>)
 80020ac:	2200      	movs	r2, #0
 80020ae:	701a      	strb	r2, [r3, #0]
	  for(int i=0; i<=2; i++){
 80020b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80020b2:	3301      	adds	r3, #1
 80020b4:	647b      	str	r3, [r7, #68]	; 0x44
 80020b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80020b8:	2b02      	cmp	r3, #2
 80020ba:	ddd9      	ble.n	8002070 <main+0x574>
	  }

	  printf("tempo de ciclo = %lu\n", (HAL_GetTick() - time1));
 80020bc:	f000 ffea 	bl	8003094 <HAL_GetTick>
 80020c0:	4602      	mov	r2, r0
 80020c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80020c4:	1ad3      	subs	r3, r2, r3
 80020c6:	4619      	mov	r1, r3
 80020c8:	4812      	ldr	r0, [pc, #72]	; (8002114 <main+0x618>)
 80020ca:	f00a f9bb 	bl	800c444 <iprintf>
  {
 80020ce:	e57d      	b.n	8001bcc <main+0xd0>
 80020d0:	20000738 	.word	0x20000738
 80020d4:	0800e6c0 	.word	0x0800e6c0
 80020d8:	20000278 	.word	0x20000278
 80020dc:	20000274 	.word	0x20000274
 80020e0:	0800e6c4 	.word	0x0800e6c4
 80020e4:	20002cc0 	.word	0x20002cc0
 80020e8:	20001bbc 	.word	0x20001bbc
 80020ec:	20003d58 	.word	0x20003d58
 80020f0:	0800e6cc 	.word	0x0800e6cc
 80020f4:	0800e6dc 	.word	0x0800e6dc
 80020f8:	20001ba0 	.word	0x20001ba0
 80020fc:	2000073c 	.word	0x2000073c
 8002100:	0800e6ec 	.word	0x0800e6ec
 8002104:	0800e6fc 	.word	0x0800e6fc
 8002108:	20001bb0 	.word	0x20001bb0
 800210c:	0800e704 	.word	0x0800e704
 8002110:	0800e714 	.word	0x0800e714
 8002114:	0800e720 	.word	0x0800e720

08002118 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b094      	sub	sp, #80	; 0x50
 800211c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800211e:	f107 0320 	add.w	r3, r7, #32
 8002122:	2230      	movs	r2, #48	; 0x30
 8002124:	2100      	movs	r1, #0
 8002126:	4618      	mov	r0, r3
 8002128:	f009 fd27 	bl	800bb7a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800212c:	f107 030c 	add.w	r3, r7, #12
 8002130:	2200      	movs	r2, #0
 8002132:	601a      	str	r2, [r3, #0]
 8002134:	605a      	str	r2, [r3, #4]
 8002136:	609a      	str	r2, [r3, #8]
 8002138:	60da      	str	r2, [r3, #12]
 800213a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800213c:	2300      	movs	r3, #0
 800213e:	60bb      	str	r3, [r7, #8]
 8002140:	4b2c      	ldr	r3, [pc, #176]	; (80021f4 <SystemClock_Config+0xdc>)
 8002142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002144:	4a2b      	ldr	r2, [pc, #172]	; (80021f4 <SystemClock_Config+0xdc>)
 8002146:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800214a:	6413      	str	r3, [r2, #64]	; 0x40
 800214c:	4b29      	ldr	r3, [pc, #164]	; (80021f4 <SystemClock_Config+0xdc>)
 800214e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002150:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002154:	60bb      	str	r3, [r7, #8]
 8002156:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002158:	2300      	movs	r3, #0
 800215a:	607b      	str	r3, [r7, #4]
 800215c:	4b26      	ldr	r3, [pc, #152]	; (80021f8 <SystemClock_Config+0xe0>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a25      	ldr	r2, [pc, #148]	; (80021f8 <SystemClock_Config+0xe0>)
 8002162:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002166:	6013      	str	r3, [r2, #0]
 8002168:	4b23      	ldr	r3, [pc, #140]	; (80021f8 <SystemClock_Config+0xe0>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002170:	607b      	str	r3, [r7, #4]
 8002172:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002174:	2301      	movs	r3, #1
 8002176:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002178:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800217c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800217e:	2302      	movs	r3, #2
 8002180:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002182:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002186:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8002188:	2319      	movs	r3, #25
 800218a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800218c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8002190:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002192:	2302      	movs	r3, #2
 8002194:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002196:	2307      	movs	r3, #7
 8002198:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800219a:	f107 0320 	add.w	r3, r7, #32
 800219e:	4618      	mov	r0, r3
 80021a0:	f002 fa0a 	bl	80045b8 <HAL_RCC_OscConfig>
 80021a4:	4603      	mov	r3, r0
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d001      	beq.n	80021ae <SystemClock_Config+0x96>
  {
    Error_Handler();
 80021aa:	f000 faee 	bl	800278a <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80021ae:	230f      	movs	r3, #15
 80021b0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80021b2:	2302      	movs	r3, #2
 80021b4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80021b6:	2300      	movs	r3, #0
 80021b8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80021ba:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80021be:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80021c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021c4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80021c6:	f107 030c 	add.w	r3, r7, #12
 80021ca:	2105      	movs	r1, #5
 80021cc:	4618      	mov	r0, r3
 80021ce:	f002 fc63 	bl	8004a98 <HAL_RCC_ClockConfig>
 80021d2:	4603      	mov	r3, r0
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d001      	beq.n	80021dc <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80021d8:	f000 fad7 	bl	800278a <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSE, RCC_MCODIV_2);
 80021dc:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80021e0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80021e4:	2000      	movs	r0, #0
 80021e6:	f002 fd3d 	bl	8004c64 <HAL_RCC_MCOConfig>
}
 80021ea:	bf00      	nop
 80021ec:	3750      	adds	r7, #80	; 0x50
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	40023800 	.word	0x40023800
 80021f8:	40007000 	.word	0x40007000

080021fc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b084      	sub	sp, #16
 8002200:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002202:	463b      	mov	r3, r7
 8002204:	2200      	movs	r2, #0
 8002206:	601a      	str	r2, [r3, #0]
 8002208:	605a      	str	r2, [r3, #4]
 800220a:	609a      	str	r2, [r3, #8]
 800220c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 800220e:	4b6e      	ldr	r3, [pc, #440]	; (80023c8 <MX_ADC1_Init+0x1cc>)
 8002210:	4a6e      	ldr	r2, [pc, #440]	; (80023cc <MX_ADC1_Init+0x1d0>)
 8002212:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002214:	4b6c      	ldr	r3, [pc, #432]	; (80023c8 <MX_ADC1_Init+0x1cc>)
 8002216:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800221a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800221c:	4b6a      	ldr	r3, [pc, #424]	; (80023c8 <MX_ADC1_Init+0x1cc>)
 800221e:	2200      	movs	r2, #0
 8002220:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8002222:	4b69      	ldr	r3, [pc, #420]	; (80023c8 <MX_ADC1_Init+0x1cc>)
 8002224:	2201      	movs	r2, #1
 8002226:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002228:	4b67      	ldr	r3, [pc, #412]	; (80023c8 <MX_ADC1_Init+0x1cc>)
 800222a:	2201      	movs	r2, #1
 800222c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800222e:	4b66      	ldr	r3, [pc, #408]	; (80023c8 <MX_ADC1_Init+0x1cc>)
 8002230:	2200      	movs	r2, #0
 8002232:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002236:	4b64      	ldr	r3, [pc, #400]	; (80023c8 <MX_ADC1_Init+0x1cc>)
 8002238:	2200      	movs	r2, #0
 800223a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800223c:	4b62      	ldr	r3, [pc, #392]	; (80023c8 <MX_ADC1_Init+0x1cc>)
 800223e:	4a64      	ldr	r2, [pc, #400]	; (80023d0 <MX_ADC1_Init+0x1d4>)
 8002240:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002242:	4b61      	ldr	r3, [pc, #388]	; (80023c8 <MX_ADC1_Init+0x1cc>)
 8002244:	2200      	movs	r2, #0
 8002246:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 12;
 8002248:	4b5f      	ldr	r3, [pc, #380]	; (80023c8 <MX_ADC1_Init+0x1cc>)
 800224a:	220c      	movs	r2, #12
 800224c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800224e:	4b5e      	ldr	r3, [pc, #376]	; (80023c8 <MX_ADC1_Init+0x1cc>)
 8002250:	2201      	movs	r2, #1
 8002252:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002256:	4b5c      	ldr	r3, [pc, #368]	; (80023c8 <MX_ADC1_Init+0x1cc>)
 8002258:	2201      	movs	r2, #1
 800225a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800225c:	485a      	ldr	r0, [pc, #360]	; (80023c8 <MX_ADC1_Init+0x1cc>)
 800225e:	f000 ff47 	bl	80030f0 <HAL_ADC_Init>
 8002262:	4603      	mov	r3, r0
 8002264:	2b00      	cmp	r3, #0
 8002266:	d001      	beq.n	800226c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002268:	f000 fa8f 	bl	800278a <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800226c:	2308      	movs	r3, #8
 800226e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002270:	2301      	movs	r3, #1
 8002272:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002274:	2300      	movs	r3, #0
 8002276:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002278:	463b      	mov	r3, r7
 800227a:	4619      	mov	r1, r3
 800227c:	4852      	ldr	r0, [pc, #328]	; (80023c8 <MX_ADC1_Init+0x1cc>)
 800227e:	f001 f881 	bl	8003384 <HAL_ADC_ConfigChannel>
 8002282:	4603      	mov	r3, r0
 8002284:	2b00      	cmp	r3, #0
 8002286:	d001      	beq.n	800228c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8002288:	f000 fa7f 	bl	800278a <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_12;
 800228c:	230c      	movs	r3, #12
 800228e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8002290:	2302      	movs	r3, #2
 8002292:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002294:	463b      	mov	r3, r7
 8002296:	4619      	mov	r1, r3
 8002298:	484b      	ldr	r0, [pc, #300]	; (80023c8 <MX_ADC1_Init+0x1cc>)
 800229a:	f001 f873 	bl	8003384 <HAL_ADC_ConfigChannel>
 800229e:	4603      	mov	r3, r0
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d001      	beq.n	80022a8 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80022a4:	f000 fa71 	bl	800278a <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80022a8:	230d      	movs	r3, #13
 80022aa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80022ac:	2303      	movs	r3, #3
 80022ae:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80022b0:	463b      	mov	r3, r7
 80022b2:	4619      	mov	r1, r3
 80022b4:	4844      	ldr	r0, [pc, #272]	; (80023c8 <MX_ADC1_Init+0x1cc>)
 80022b6:	f001 f865 	bl	8003384 <HAL_ADC_ConfigChannel>
 80022ba:	4603      	mov	r3, r0
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d001      	beq.n	80022c4 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 80022c0:	f000 fa63 	bl	800278a <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80022c4:	2302      	movs	r3, #2
 80022c6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 80022c8:	2304      	movs	r3, #4
 80022ca:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80022cc:	463b      	mov	r3, r7
 80022ce:	4619      	mov	r1, r3
 80022d0:	483d      	ldr	r0, [pc, #244]	; (80023c8 <MX_ADC1_Init+0x1cc>)
 80022d2:	f001 f857 	bl	8003384 <HAL_ADC_ConfigChannel>
 80022d6:	4603      	mov	r3, r0
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d001      	beq.n	80022e0 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 80022dc:	f000 fa55 	bl	800278a <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80022e0:	230a      	movs	r3, #10
 80022e2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 80022e4:	2305      	movs	r3, #5
 80022e6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80022e8:	463b      	mov	r3, r7
 80022ea:	4619      	mov	r1, r3
 80022ec:	4836      	ldr	r0, [pc, #216]	; (80023c8 <MX_ADC1_Init+0x1cc>)
 80022ee:	f001 f849 	bl	8003384 <HAL_ADC_ConfigChannel>
 80022f2:	4603      	mov	r3, r0
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d001      	beq.n	80022fc <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 80022f8:	f000 fa47 	bl	800278a <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80022fc:	230b      	movs	r3, #11
 80022fe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8002300:	2306      	movs	r3, #6
 8002302:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002304:	463b      	mov	r3, r7
 8002306:	4619      	mov	r1, r3
 8002308:	482f      	ldr	r0, [pc, #188]	; (80023c8 <MX_ADC1_Init+0x1cc>)
 800230a:	f001 f83b 	bl	8003384 <HAL_ADC_ConfigChannel>
 800230e:	4603      	mov	r3, r0
 8002310:	2b00      	cmp	r3, #0
 8002312:	d001      	beq.n	8002318 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8002314:	f000 fa39 	bl	800278a <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8002318:	2309      	movs	r3, #9
 800231a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 800231c:	2307      	movs	r3, #7
 800231e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002320:	463b      	mov	r3, r7
 8002322:	4619      	mov	r1, r3
 8002324:	4828      	ldr	r0, [pc, #160]	; (80023c8 <MX_ADC1_Init+0x1cc>)
 8002326:	f001 f82d 	bl	8003384 <HAL_ADC_ConfigChannel>
 800232a:	4603      	mov	r3, r0
 800232c:	2b00      	cmp	r3, #0
 800232e:	d001      	beq.n	8002334 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 8002330:	f000 fa2b 	bl	800278a <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8002334:	2303      	movs	r3, #3
 8002336:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8002338:	2308      	movs	r3, #8
 800233a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800233c:	463b      	mov	r3, r7
 800233e:	4619      	mov	r1, r3
 8002340:	4821      	ldr	r0, [pc, #132]	; (80023c8 <MX_ADC1_Init+0x1cc>)
 8002342:	f001 f81f 	bl	8003384 <HAL_ADC_ConfigChannel>
 8002346:	4603      	mov	r3, r0
 8002348:	2b00      	cmp	r3, #0
 800234a:	d001      	beq.n	8002350 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 800234c:	f000 fa1d 	bl	800278a <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8002350:	2306      	movs	r3, #6
 8002352:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 8002354:	2309      	movs	r3, #9
 8002356:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002358:	463b      	mov	r3, r7
 800235a:	4619      	mov	r1, r3
 800235c:	481a      	ldr	r0, [pc, #104]	; (80023c8 <MX_ADC1_Init+0x1cc>)
 800235e:	f001 f811 	bl	8003384 <HAL_ADC_ConfigChannel>
 8002362:	4603      	mov	r3, r0
 8002364:	2b00      	cmp	r3, #0
 8002366:	d001      	beq.n	800236c <MX_ADC1_Init+0x170>
  {
    Error_Handler();
 8002368:	f000 fa0f 	bl	800278a <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800236c:	2307      	movs	r3, #7
 800236e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 8002370:	230a      	movs	r3, #10
 8002372:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002374:	463b      	mov	r3, r7
 8002376:	4619      	mov	r1, r3
 8002378:	4813      	ldr	r0, [pc, #76]	; (80023c8 <MX_ADC1_Init+0x1cc>)
 800237a:	f001 f803 	bl	8003384 <HAL_ADC_ConfigChannel>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d001      	beq.n	8002388 <MX_ADC1_Init+0x18c>
  {
    Error_Handler();
 8002384:	f000 fa01 	bl	800278a <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8002388:	230e      	movs	r3, #14
 800238a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 800238c:	230b      	movs	r3, #11
 800238e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002390:	463b      	mov	r3, r7
 8002392:	4619      	mov	r1, r3
 8002394:	480c      	ldr	r0, [pc, #48]	; (80023c8 <MX_ADC1_Init+0x1cc>)
 8002396:	f000 fff5 	bl	8003384 <HAL_ADC_ConfigChannel>
 800239a:	4603      	mov	r3, r0
 800239c:	2b00      	cmp	r3, #0
 800239e:	d001      	beq.n	80023a4 <MX_ADC1_Init+0x1a8>
  {
    Error_Handler();
 80023a0:	f000 f9f3 	bl	800278a <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80023a4:	230f      	movs	r3, #15
 80023a6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 80023a8:	230c      	movs	r3, #12
 80023aa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80023ac:	463b      	mov	r3, r7
 80023ae:	4619      	mov	r1, r3
 80023b0:	4805      	ldr	r0, [pc, #20]	; (80023c8 <MX_ADC1_Init+0x1cc>)
 80023b2:	f000 ffe7 	bl	8003384 <HAL_ADC_ConfigChannel>
 80023b6:	4603      	mov	r3, r0
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d001      	beq.n	80023c0 <MX_ADC1_Init+0x1c4>
  {
    Error_Handler();
 80023bc:	f000 f9e5 	bl	800278a <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80023c0:	bf00      	nop
 80023c2:	3710      	adds	r7, #16
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd80      	pop	{r7, pc}
 80023c8:	20001820 	.word	0x20001820
 80023cc:	40012000 	.word	0x40012000
 80023d0:	0f000001 	.word	0x0f000001

080023d4 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 80023d4:	b480      	push	{r7}
 80023d6:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 80023d8:	4b0c      	ldr	r3, [pc, #48]	; (800240c <MX_SDIO_SD_Init+0x38>)
 80023da:	4a0d      	ldr	r2, [pc, #52]	; (8002410 <MX_SDIO_SD_Init+0x3c>)
 80023dc:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 80023de:	4b0b      	ldr	r3, [pc, #44]	; (800240c <MX_SDIO_SD_Init+0x38>)
 80023e0:	2200      	movs	r2, #0
 80023e2:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 80023e4:	4b09      	ldr	r3, [pc, #36]	; (800240c <MX_SDIO_SD_Init+0x38>)
 80023e6:	2200      	movs	r2, #0
 80023e8:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80023ea:	4b08      	ldr	r3, [pc, #32]	; (800240c <MX_SDIO_SD_Init+0x38>)
 80023ec:	2200      	movs	r2, #0
 80023ee:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 80023f0:	4b06      	ldr	r3, [pc, #24]	; (800240c <MX_SDIO_SD_Init+0x38>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80023f6:	4b05      	ldr	r3, [pc, #20]	; (800240c <MX_SDIO_SD_Init+0x38>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 1;
 80023fc:	4b03      	ldr	r3, [pc, #12]	; (800240c <MX_SDIO_SD_Init+0x38>)
 80023fe:	2201      	movs	r2, #1
 8002400:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8002402:	bf00      	nop
 8002404:	46bd      	mov	sp, r7
 8002406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240a:	4770      	bx	lr
 800240c:	20001bc0 	.word	0x20001bc0
 8002410:	40012c00 	.word	0x40012c00

08002414 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002418:	4b17      	ldr	r3, [pc, #92]	; (8002478 <MX_SPI2_Init+0x64>)
 800241a:	4a18      	ldr	r2, [pc, #96]	; (800247c <MX_SPI2_Init+0x68>)
 800241c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800241e:	4b16      	ldr	r3, [pc, #88]	; (8002478 <MX_SPI2_Init+0x64>)
 8002420:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002424:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002426:	4b14      	ldr	r3, [pc, #80]	; (8002478 <MX_SPI2_Init+0x64>)
 8002428:	2200      	movs	r2, #0
 800242a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800242c:	4b12      	ldr	r3, [pc, #72]	; (8002478 <MX_SPI2_Init+0x64>)
 800242e:	2200      	movs	r2, #0
 8002430:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002432:	4b11      	ldr	r3, [pc, #68]	; (8002478 <MX_SPI2_Init+0x64>)
 8002434:	2202      	movs	r2, #2
 8002436:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002438:	4b0f      	ldr	r3, [pc, #60]	; (8002478 <MX_SPI2_Init+0x64>)
 800243a:	2201      	movs	r2, #1
 800243c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800243e:	4b0e      	ldr	r3, [pc, #56]	; (8002478 <MX_SPI2_Init+0x64>)
 8002440:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002444:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002446:	4b0c      	ldr	r3, [pc, #48]	; (8002478 <MX_SPI2_Init+0x64>)
 8002448:	2228      	movs	r2, #40	; 0x28
 800244a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800244c:	4b0a      	ldr	r3, [pc, #40]	; (8002478 <MX_SPI2_Init+0x64>)
 800244e:	2200      	movs	r2, #0
 8002450:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002452:	4b09      	ldr	r3, [pc, #36]	; (8002478 <MX_SPI2_Init+0x64>)
 8002454:	2200      	movs	r2, #0
 8002456:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002458:	4b07      	ldr	r3, [pc, #28]	; (8002478 <MX_SPI2_Init+0x64>)
 800245a:	2200      	movs	r2, #0
 800245c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800245e:	4b06      	ldr	r3, [pc, #24]	; (8002478 <MX_SPI2_Init+0x64>)
 8002460:	220a      	movs	r2, #10
 8002462:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002464:	4804      	ldr	r0, [pc, #16]	; (8002478 <MX_SPI2_Init+0x64>)
 8002466:	f004 f815 	bl	8006494 <HAL_SPI_Init>
 800246a:	4603      	mov	r3, r0
 800246c:	2b00      	cmp	r3, #0
 800246e:	d001      	beq.n	8002474 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002470:	f000 f98b 	bl	800278a <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002474:	bf00      	nop
 8002476:	bd80      	pop	{r7, pc}
 8002478:	2000073c 	.word	0x2000073c
 800247c:	40003800 	.word	0x40003800

08002480 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b08c      	sub	sp, #48	; 0x30
 8002484:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002486:	f107 030c 	add.w	r3, r7, #12
 800248a:	2224      	movs	r2, #36	; 0x24
 800248c:	2100      	movs	r1, #0
 800248e:	4618      	mov	r0, r3
 8002490:	f009 fb73 	bl	800bb7a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002494:	1d3b      	adds	r3, r7, #4
 8002496:	2200      	movs	r2, #0
 8002498:	601a      	str	r2, [r3, #0]
 800249a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800249c:	4b21      	ldr	r3, [pc, #132]	; (8002524 <MX_TIM2_Init+0xa4>)
 800249e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80024a2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80024a4:	4b1f      	ldr	r3, [pc, #124]	; (8002524 <MX_TIM2_Init+0xa4>)
 80024a6:	2200      	movs	r2, #0
 80024a8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024aa:	4b1e      	ldr	r3, [pc, #120]	; (8002524 <MX_TIM2_Init+0xa4>)
 80024ac:	2200      	movs	r2, #0
 80024ae:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80024b0:	4b1c      	ldr	r3, [pc, #112]	; (8002524 <MX_TIM2_Init+0xa4>)
 80024b2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80024b6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024b8:	4b1a      	ldr	r3, [pc, #104]	; (8002524 <MX_TIM2_Init+0xa4>)
 80024ba:	2200      	movs	r2, #0
 80024bc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024be:	4b19      	ldr	r3, [pc, #100]	; (8002524 <MX_TIM2_Init+0xa4>)
 80024c0:	2200      	movs	r2, #0
 80024c2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80024c4:	2303      	movs	r3, #3
 80024c6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80024c8:	2300      	movs	r3, #0
 80024ca:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80024cc:	2301      	movs	r3, #1
 80024ce:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80024d0:	2300      	movs	r3, #0
 80024d2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80024d4:	2300      	movs	r3, #0
 80024d6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80024d8:	2300      	movs	r3, #0
 80024da:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80024dc:	2301      	movs	r3, #1
 80024de:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80024e0:	2300      	movs	r3, #0
 80024e2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80024e4:	2300      	movs	r3, #0
 80024e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80024e8:	f107 030c 	add.w	r3, r7, #12
 80024ec:	4619      	mov	r1, r3
 80024ee:	480d      	ldr	r0, [pc, #52]	; (8002524 <MX_TIM2_Init+0xa4>)
 80024f0:	f004 fd73 	bl	8006fda <HAL_TIM_Encoder_Init>
 80024f4:	4603      	mov	r3, r0
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d001      	beq.n	80024fe <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80024fa:	f000 f946 	bl	800278a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024fe:	2300      	movs	r3, #0
 8002500:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002502:	2300      	movs	r3, #0
 8002504:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002506:	1d3b      	adds	r3, r7, #4
 8002508:	4619      	mov	r1, r3
 800250a:	4806      	ldr	r0, [pc, #24]	; (8002524 <MX_TIM2_Init+0xa4>)
 800250c:	f005 f824 	bl	8007558 <HAL_TIMEx_MasterConfigSynchronization>
 8002510:	4603      	mov	r3, r0
 8002512:	2b00      	cmp	r3, #0
 8002514:	d001      	beq.n	800251a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8002516:	f000 f938 	bl	800278a <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800251a:	bf00      	nop
 800251c:	3730      	adds	r7, #48	; 0x30
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}
 8002522:	bf00      	nop
 8002524:	20002c7c 	.word	0x20002c7c

08002528 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b082      	sub	sp, #8
 800252c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800252e:	463b      	mov	r3, r7
 8002530:	2200      	movs	r2, #0
 8002532:	601a      	str	r2, [r3, #0]
 8002534:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002536:	4b15      	ldr	r3, [pc, #84]	; (800258c <MX_TIM6_Init+0x64>)
 8002538:	4a15      	ldr	r2, [pc, #84]	; (8002590 <MX_TIM6_Init+0x68>)
 800253a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 42000;
 800253c:	4b13      	ldr	r3, [pc, #76]	; (800258c <MX_TIM6_Init+0x64>)
 800253e:	f24a 4210 	movw	r2, #42000	; 0xa410
 8002542:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002544:	4b11      	ldr	r3, [pc, #68]	; (800258c <MX_TIM6_Init+0x64>)
 8002546:	2200      	movs	r2, #0
 8002548:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 2000;
 800254a:	4b10      	ldr	r3, [pc, #64]	; (800258c <MX_TIM6_Init+0x64>)
 800254c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002550:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002552:	4b0e      	ldr	r3, [pc, #56]	; (800258c <MX_TIM6_Init+0x64>)
 8002554:	2200      	movs	r2, #0
 8002556:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002558:	480c      	ldr	r0, [pc, #48]	; (800258c <MX_TIM6_Init+0x64>)
 800255a:	f004 fcef 	bl	8006f3c <HAL_TIM_Base_Init>
 800255e:	4603      	mov	r3, r0
 8002560:	2b00      	cmp	r3, #0
 8002562:	d001      	beq.n	8002568 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8002564:	f000 f911 	bl	800278a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002568:	2320      	movs	r3, #32
 800256a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800256c:	2300      	movs	r3, #0
 800256e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002570:	463b      	mov	r3, r7
 8002572:	4619      	mov	r1, r3
 8002574:	4805      	ldr	r0, [pc, #20]	; (800258c <MX_TIM6_Init+0x64>)
 8002576:	f004 ffef 	bl	8007558 <HAL_TIMEx_MasterConfigSynchronization>
 800257a:	4603      	mov	r3, r0
 800257c:	2b00      	cmp	r3, #0
 800257e:	d001      	beq.n	8002584 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8002580:	f000 f903 	bl	800278a <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002584:	bf00      	nop
 8002586:	3708      	adds	r7, #8
 8002588:	46bd      	mov	sp, r7
 800258a:	bd80      	pop	{r7, pc}
 800258c:	20001b60 	.word	0x20001b60
 8002590:	40001000 	.word	0x40001000

08002594 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b082      	sub	sp, #8
 8002598:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800259a:	2300      	movs	r3, #0
 800259c:	607b      	str	r3, [r7, #4]
 800259e:	4b14      	ldr	r3, [pc, #80]	; (80025f0 <MX_DMA_Init+0x5c>)
 80025a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025a2:	4a13      	ldr	r2, [pc, #76]	; (80025f0 <MX_DMA_Init+0x5c>)
 80025a4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80025a8:	6313      	str	r3, [r2, #48]	; 0x30
 80025aa:	4b11      	ldr	r3, [pc, #68]	; (80025f0 <MX_DMA_Init+0x5c>)
 80025ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025b2:	607b      	str	r3, [r7, #4]
 80025b4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80025b6:	2200      	movs	r2, #0
 80025b8:	2100      	movs	r1, #0
 80025ba:	2038      	movs	r0, #56	; 0x38
 80025bc:	f001 fa5d 	bl	8003a7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80025c0:	2038      	movs	r0, #56	; 0x38
 80025c2:	f001 fa76 	bl	8003ab2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80025c6:	2200      	movs	r2, #0
 80025c8:	2100      	movs	r1, #0
 80025ca:	203b      	movs	r0, #59	; 0x3b
 80025cc:	f001 fa55 	bl	8003a7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80025d0:	203b      	movs	r0, #59	; 0x3b
 80025d2:	f001 fa6e 	bl	8003ab2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 80025d6:	2200      	movs	r2, #0
 80025d8:	2100      	movs	r1, #0
 80025da:	2045      	movs	r0, #69	; 0x45
 80025dc:	f001 fa4d 	bl	8003a7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80025e0:	2045      	movs	r0, #69	; 0x45
 80025e2:	f001 fa66 	bl	8003ab2 <HAL_NVIC_EnableIRQ>

}
 80025e6:	bf00      	nop
 80025e8:	3708      	adds	r7, #8
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	40023800 	.word	0x40023800

080025f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b08a      	sub	sp, #40	; 0x28
 80025f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025fa:	f107 0314 	add.w	r3, r7, #20
 80025fe:	2200      	movs	r2, #0
 8002600:	601a      	str	r2, [r3, #0]
 8002602:	605a      	str	r2, [r3, #4]
 8002604:	609a      	str	r2, [r3, #8]
 8002606:	60da      	str	r2, [r3, #12]
 8002608:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800260a:	2300      	movs	r3, #0
 800260c:	613b      	str	r3, [r7, #16]
 800260e:	4b46      	ldr	r3, [pc, #280]	; (8002728 <MX_GPIO_Init+0x134>)
 8002610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002612:	4a45      	ldr	r2, [pc, #276]	; (8002728 <MX_GPIO_Init+0x134>)
 8002614:	f043 0304 	orr.w	r3, r3, #4
 8002618:	6313      	str	r3, [r2, #48]	; 0x30
 800261a:	4b43      	ldr	r3, [pc, #268]	; (8002728 <MX_GPIO_Init+0x134>)
 800261c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800261e:	f003 0304 	and.w	r3, r3, #4
 8002622:	613b      	str	r3, [r7, #16]
 8002624:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002626:	2300      	movs	r3, #0
 8002628:	60fb      	str	r3, [r7, #12]
 800262a:	4b3f      	ldr	r3, [pc, #252]	; (8002728 <MX_GPIO_Init+0x134>)
 800262c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800262e:	4a3e      	ldr	r2, [pc, #248]	; (8002728 <MX_GPIO_Init+0x134>)
 8002630:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002634:	6313      	str	r3, [r2, #48]	; 0x30
 8002636:	4b3c      	ldr	r3, [pc, #240]	; (8002728 <MX_GPIO_Init+0x134>)
 8002638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800263a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800263e:	60fb      	str	r3, [r7, #12]
 8002640:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002642:	2300      	movs	r3, #0
 8002644:	60bb      	str	r3, [r7, #8]
 8002646:	4b38      	ldr	r3, [pc, #224]	; (8002728 <MX_GPIO_Init+0x134>)
 8002648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800264a:	4a37      	ldr	r2, [pc, #220]	; (8002728 <MX_GPIO_Init+0x134>)
 800264c:	f043 0301 	orr.w	r3, r3, #1
 8002650:	6313      	str	r3, [r2, #48]	; 0x30
 8002652:	4b35      	ldr	r3, [pc, #212]	; (8002728 <MX_GPIO_Init+0x134>)
 8002654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002656:	f003 0301 	and.w	r3, r3, #1
 800265a:	60bb      	str	r3, [r7, #8]
 800265c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800265e:	2300      	movs	r3, #0
 8002660:	607b      	str	r3, [r7, #4]
 8002662:	4b31      	ldr	r3, [pc, #196]	; (8002728 <MX_GPIO_Init+0x134>)
 8002664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002666:	4a30      	ldr	r2, [pc, #192]	; (8002728 <MX_GPIO_Init+0x134>)
 8002668:	f043 0302 	orr.w	r3, r3, #2
 800266c:	6313      	str	r3, [r2, #48]	; 0x30
 800266e:	4b2e      	ldr	r3, [pc, #184]	; (8002728 <MX_GPIO_Init+0x134>)
 8002670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002672:	f003 0302 	and.w	r3, r3, #2
 8002676:	607b      	str	r3, [r7, #4]
 8002678:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800267a:	2300      	movs	r3, #0
 800267c:	603b      	str	r3, [r7, #0]
 800267e:	4b2a      	ldr	r3, [pc, #168]	; (8002728 <MX_GPIO_Init+0x134>)
 8002680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002682:	4a29      	ldr	r2, [pc, #164]	; (8002728 <MX_GPIO_Init+0x134>)
 8002684:	f043 0308 	orr.w	r3, r3, #8
 8002688:	6313      	str	r3, [r2, #48]	; 0x30
 800268a:	4b27      	ldr	r3, [pc, #156]	; (8002728 <MX_GPIO_Init+0x134>)
 800268c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800268e:	f003 0308 	and.w	r3, r3, #8
 8002692:	603b      	str	r3, [r7, #0]
 8002694:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Accel_CS_GPIO_Port, Accel_CS_Pin, GPIO_PIN_RESET);
 8002696:	2200      	movs	r2, #0
 8002698:	2110      	movs	r1, #16
 800269a:	4824      	ldr	r0, [pc, #144]	; (800272c <MX_GPIO_Init+0x138>)
 800269c:	f001 ff72 	bl	8004584 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Gyro_CS_Pin|Magnet_CS_Pin|SPI_CS_FOC_Pin, GPIO_PIN_RESET);
 80026a0:	2200      	movs	r2, #0
 80026a2:	f241 4104 	movw	r1, #5124	; 0x1404
 80026a6:	4822      	ldr	r0, [pc, #136]	; (8002730 <MX_GPIO_Init+0x13c>)
 80026a8:	f001 ff6c 	bl	8004584 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Accel_CS_Pin */
  GPIO_InitStruct.Pin = Accel_CS_Pin;
 80026ac:	2310      	movs	r3, #16
 80026ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026b0:	2301      	movs	r3, #1
 80026b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026b4:	2300      	movs	r3, #0
 80026b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026b8:	2300      	movs	r3, #0
 80026ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Accel_CS_GPIO_Port, &GPIO_InitStruct);
 80026bc:	f107 0314 	add.w	r3, r7, #20
 80026c0:	4619      	mov	r1, r3
 80026c2:	481a      	ldr	r0, [pc, #104]	; (800272c <MX_GPIO_Init+0x138>)
 80026c4:	f001 fdac 	bl	8004220 <HAL_GPIO_Init>

  /*Configure GPIO pins : Gyro_CS_Pin Magnet_CS_Pin SPI_CS_FOC_Pin */
  GPIO_InitStruct.Pin = Gyro_CS_Pin|Magnet_CS_Pin|SPI_CS_FOC_Pin;
 80026c8:	f241 4304 	movw	r3, #5124	; 0x1404
 80026cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026ce:	2301      	movs	r3, #1
 80026d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026d2:	2300      	movs	r3, #0
 80026d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026d6:	2300      	movs	r3, #0
 80026d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026da:	f107 0314 	add.w	r3, r7, #20
 80026de:	4619      	mov	r1, r3
 80026e0:	4813      	ldr	r0, [pc, #76]	; (8002730 <MX_GPIO_Init+0x13c>)
 80026e2:	f001 fd9d 	bl	8004220 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_Det_Pin */
  GPIO_InitStruct.Pin = SD_Det_Pin;
 80026e6:	2380      	movs	r3, #128	; 0x80
 80026e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026ea:	2300      	movs	r3, #0
 80026ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ee:	2300      	movs	r3, #0
 80026f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SD_Det_GPIO_Port, &GPIO_InitStruct);
 80026f2:	f107 0314 	add.w	r3, r7, #20
 80026f6:	4619      	mov	r1, r3
 80026f8:	480e      	ldr	r0, [pc, #56]	; (8002734 <MX_GPIO_Init+0x140>)
 80026fa:	f001 fd91 	bl	8004220 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80026fe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002702:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002704:	2302      	movs	r3, #2
 8002706:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002708:	2300      	movs	r3, #0
 800270a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800270c:	2300      	movs	r3, #0
 800270e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002710:	2300      	movs	r3, #0
 8002712:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002714:	f107 0314 	add.w	r3, r7, #20
 8002718:	4619      	mov	r1, r3
 800271a:	4804      	ldr	r0, [pc, #16]	; (800272c <MX_GPIO_Init+0x138>)
 800271c:	f001 fd80 	bl	8004220 <HAL_GPIO_Init>

}
 8002720:	bf00      	nop
 8002722:	3728      	adds	r7, #40	; 0x28
 8002724:	46bd      	mov	sp, r7
 8002726:	bd80      	pop	{r7, pc}
 8002728:	40023800 	.word	0x40023800
 800272c:	40020000 	.word	0x40020000
 8002730:	40020400 	.word	0x40020400
 8002734:	40020800 	.word	0x40020800

08002738 <__io_putchar>:

/* USER CODE BEGIN 4 */


int __io_putchar(int ch){
 8002738:	b580      	push	{r7, lr}
 800273a:	b082      	sub	sp, #8
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
	ITM_SendChar(ch);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	4618      	mov	r0, r3
 8002744:	f7ff f954 	bl	80019f0 <ITM_SendChar>
	return ch;
 8002748:	687b      	ldr	r3, [r7, #4]
}
 800274a:	4618      	mov	r0, r3
 800274c:	3708      	adds	r7, #8
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}

08002752 <_write>:

int _write(int file, char *ptr, int len){
 8002752:	b580      	push	{r7, lr}
 8002754:	b086      	sub	sp, #24
 8002756:	af00      	add	r7, sp, #0
 8002758:	60f8      	str	r0, [r7, #12]
 800275a:	60b9      	str	r1, [r7, #8]
 800275c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for(DataIdx = 0; DataIdx < len; DataIdx++){
 800275e:	2300      	movs	r3, #0
 8002760:	617b      	str	r3, [r7, #20]
 8002762:	e009      	b.n	8002778 <_write+0x26>
		__io_putchar(*ptr++);
 8002764:	68bb      	ldr	r3, [r7, #8]
 8002766:	1c5a      	adds	r2, r3, #1
 8002768:	60ba      	str	r2, [r7, #8]
 800276a:	781b      	ldrb	r3, [r3, #0]
 800276c:	4618      	mov	r0, r3
 800276e:	f7ff ffe3 	bl	8002738 <__io_putchar>
	for(DataIdx = 0; DataIdx < len; DataIdx++){
 8002772:	697b      	ldr	r3, [r7, #20]
 8002774:	3301      	adds	r3, #1
 8002776:	617b      	str	r3, [r7, #20]
 8002778:	697a      	ldr	r2, [r7, #20]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	429a      	cmp	r2, r3
 800277e:	dbf1      	blt.n	8002764 <_write+0x12>
	}
	return len;
 8002780:	687b      	ldr	r3, [r7, #4]
}
 8002782:	4618      	mov	r0, r3
 8002784:	3718      	adds	r7, #24
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}

0800278a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800278a:	b480      	push	{r7}
 800278c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800278e:	bf00      	nop
 8002790:	46bd      	mov	sp, r7
 8002792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002796:	4770      	bx	lr

08002798 <mount_card>:
	}
}

/* Mount SD Card */
FRESULT mount_card (FATFS *fs)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b082      	sub	sp, #8
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
	//printf("mount\n");
	return f_mount(fs, "", 0);
 80027a0:	2200      	movs	r2, #0
 80027a2:	4904      	ldr	r1, [pc, #16]	; (80027b4 <mount_card+0x1c>)
 80027a4:	6878      	ldr	r0, [r7, #4]
 80027a6:	f008 f9ab 	bl	800ab00 <f_mount>
 80027aa:	4603      	mov	r3, r0
      //if fresult <>
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	3708      	adds	r7, #8
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}
 80027b4:	0800e738 	.word	0x0800e738

080027b8 <update_file>:
	return fresult;
}

/*********************UPDATING an existing file ***************************/
FRESULT update_file(char *filename, char *data, char *timestamp, char *msec_stamp, FIL *fil, UINT *bw)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b086      	sub	sp, #24
 80027bc:	af00      	add	r7, sp, #0
 80027be:	60f8      	str	r0, [r7, #12]
 80027c0:	60b9      	str	r1, [r7, #8]
 80027c2:	607a      	str	r2, [r7, #4]
 80027c4:	603b      	str	r3, [r7, #0]
	FRESULT fresult;

	strcat(data,timestamp);
 80027c6:	6879      	ldr	r1, [r7, #4]
 80027c8:	68b8      	ldr	r0, [r7, #8]
 80027ca:	f009 fed7 	bl	800c57c <strcat>
	strcat(data,msec_stamp);
 80027ce:	6839      	ldr	r1, [r7, #0]
 80027d0:	68b8      	ldr	r0, [r7, #8]
 80027d2:	f009 fed3 	bl	800c57c <strcat>
	strcat(data,"\n");
 80027d6:	68b8      	ldr	r0, [r7, #8]
 80027d8:	f7fd fcfa 	bl	80001d0 <strlen>
 80027dc:	4603      	mov	r3, r0
 80027de:	461a      	mov	r2, r3
 80027e0:	68bb      	ldr	r3, [r7, #8]
 80027e2:	4413      	add	r3, r2
 80027e4:	4910      	ldr	r1, [pc, #64]	; (8002828 <update_file+0x70>)
 80027e6:	461a      	mov	r2, r3
 80027e8:	460b      	mov	r3, r1
 80027ea:	881b      	ldrh	r3, [r3, #0]
 80027ec:	8013      	strh	r3, [r2, #0]

	//printf("lib\n");
	/* Open the file with write access */
	fresult = f_open(fil, filename, FA_OPEN_APPEND | FA_WRITE);// FA_OPEN_ALWAYS | FA_WRITE | FA_READ);
 80027ee:	2232      	movs	r2, #50	; 0x32
 80027f0:	68f9      	ldr	r1, [r7, #12]
 80027f2:	6a38      	ldr	r0, [r7, #32]
 80027f4:	f008 f9ca 	bl	800ab8c <f_open>
 80027f8:	4603      	mov	r3, r0
 80027fa:	75fb      	strb	r3, [r7, #23]
	if (fresult!=FR_OK){
 80027fc:	7dfb      	ldrb	r3, [r7, #23]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d002      	beq.n	8002808 <update_file+0x50>
		printf("update_file - f_open fodeu\n " );
 8002802:	480a      	ldr	r0, [pc, #40]	; (800282c <update_file+0x74>)
 8002804:	f009 fe1e 	bl	800c444 <iprintf>

	/* Move to offset to the end of the file */
	//fresult = f_lseek(fil, fil->fptr);

	/* write the string to the file */
	fresult = f_printf(fil, data); //pode precisar de um "\n"
 8002808:	68b9      	ldr	r1, [r7, #8]
 800280a:	6a38      	ldr	r0, [r7, #32]
 800280c:	f008 fe3e 	bl	800b48c <f_printf>
 8002810:	4603      	mov	r3, r0
 8002812:	75fb      	strb	r3, [r7, #23]
	/*if (fresult!=FR_OK){
		printf("update_file - f_printf fodeu\n " );
	}*/
	fresult = f_close (fil);
 8002814:	6a38      	ldr	r0, [r7, #32]
 8002816:	f008 fd97 	bl	800b348 <f_close>
 800281a:	4603      	mov	r3, r0
 800281c:	75fb      	strb	r3, [r7, #23]
	/*if(fresult != FR_OK){
		printf("update_file - f_close fodeu\n " );
	}*/
	return fresult;
 800281e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002820:	4618      	mov	r0, r3
 8002822:	3718      	adds	r7, #24
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}
 8002828:	0800e748 	.word	0x0800e748
 800282c:	0800e74c 	.word	0x0800e74c

08002830 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002836:	2300      	movs	r3, #0
 8002838:	607b      	str	r3, [r7, #4]
 800283a:	4b10      	ldr	r3, [pc, #64]	; (800287c <HAL_MspInit+0x4c>)
 800283c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800283e:	4a0f      	ldr	r2, [pc, #60]	; (800287c <HAL_MspInit+0x4c>)
 8002840:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002844:	6453      	str	r3, [r2, #68]	; 0x44
 8002846:	4b0d      	ldr	r3, [pc, #52]	; (800287c <HAL_MspInit+0x4c>)
 8002848:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800284a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800284e:	607b      	str	r3, [r7, #4]
 8002850:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002852:	2300      	movs	r3, #0
 8002854:	603b      	str	r3, [r7, #0]
 8002856:	4b09      	ldr	r3, [pc, #36]	; (800287c <HAL_MspInit+0x4c>)
 8002858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800285a:	4a08      	ldr	r2, [pc, #32]	; (800287c <HAL_MspInit+0x4c>)
 800285c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002860:	6413      	str	r3, [r2, #64]	; 0x40
 8002862:	4b06      	ldr	r3, [pc, #24]	; (800287c <HAL_MspInit+0x4c>)
 8002864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002866:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800286a:	603b      	str	r3, [r7, #0]
 800286c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800286e:	bf00      	nop
 8002870:	370c      	adds	r7, #12
 8002872:	46bd      	mov	sp, r7
 8002874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002878:	4770      	bx	lr
 800287a:	bf00      	nop
 800287c:	40023800 	.word	0x40023800

08002880 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b08c      	sub	sp, #48	; 0x30
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002888:	f107 031c 	add.w	r3, r7, #28
 800288c:	2200      	movs	r2, #0
 800288e:	601a      	str	r2, [r3, #0]
 8002890:	605a      	str	r2, [r3, #4]
 8002892:	609a      	str	r2, [r3, #8]
 8002894:	60da      	str	r2, [r3, #12]
 8002896:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a49      	ldr	r2, [pc, #292]	; (80029c4 <HAL_ADC_MspInit+0x144>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	f040 808c 	bne.w	80029bc <HAL_ADC_MspInit+0x13c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80028a4:	2300      	movs	r3, #0
 80028a6:	61bb      	str	r3, [r7, #24]
 80028a8:	4b47      	ldr	r3, [pc, #284]	; (80029c8 <HAL_ADC_MspInit+0x148>)
 80028aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028ac:	4a46      	ldr	r2, [pc, #280]	; (80029c8 <HAL_ADC_MspInit+0x148>)
 80028ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028b2:	6453      	str	r3, [r2, #68]	; 0x44
 80028b4:	4b44      	ldr	r3, [pc, #272]	; (80029c8 <HAL_ADC_MspInit+0x148>)
 80028b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028bc:	61bb      	str	r3, [r7, #24]
 80028be:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80028c0:	2300      	movs	r3, #0
 80028c2:	617b      	str	r3, [r7, #20]
 80028c4:	4b40      	ldr	r3, [pc, #256]	; (80029c8 <HAL_ADC_MspInit+0x148>)
 80028c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c8:	4a3f      	ldr	r2, [pc, #252]	; (80029c8 <HAL_ADC_MspInit+0x148>)
 80028ca:	f043 0304 	orr.w	r3, r3, #4
 80028ce:	6313      	str	r3, [r2, #48]	; 0x30
 80028d0:	4b3d      	ldr	r3, [pc, #244]	; (80029c8 <HAL_ADC_MspInit+0x148>)
 80028d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028d4:	f003 0304 	and.w	r3, r3, #4
 80028d8:	617b      	str	r3, [r7, #20]
 80028da:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028dc:	2300      	movs	r3, #0
 80028de:	613b      	str	r3, [r7, #16]
 80028e0:	4b39      	ldr	r3, [pc, #228]	; (80029c8 <HAL_ADC_MspInit+0x148>)
 80028e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e4:	4a38      	ldr	r2, [pc, #224]	; (80029c8 <HAL_ADC_MspInit+0x148>)
 80028e6:	f043 0301 	orr.w	r3, r3, #1
 80028ea:	6313      	str	r3, [r2, #48]	; 0x30
 80028ec:	4b36      	ldr	r3, [pc, #216]	; (80029c8 <HAL_ADC_MspInit+0x148>)
 80028ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f0:	f003 0301 	and.w	r3, r3, #1
 80028f4:	613b      	str	r3, [r7, #16]
 80028f6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028f8:	2300      	movs	r3, #0
 80028fa:	60fb      	str	r3, [r7, #12]
 80028fc:	4b32      	ldr	r3, [pc, #200]	; (80029c8 <HAL_ADC_MspInit+0x148>)
 80028fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002900:	4a31      	ldr	r2, [pc, #196]	; (80029c8 <HAL_ADC_MspInit+0x148>)
 8002902:	f043 0302 	orr.w	r3, r3, #2
 8002906:	6313      	str	r3, [r2, #48]	; 0x30
 8002908:	4b2f      	ldr	r3, [pc, #188]	; (80029c8 <HAL_ADC_MspInit+0x148>)
 800290a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800290c:	f003 0302 	and.w	r3, r3, #2
 8002910:	60fb      	str	r3, [r7, #12]
 8002912:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = curr_u_Pin|curr_v_Pin|brk_pedal_Pin|acc_pedal_Pin 
 8002914:	233f      	movs	r3, #63	; 0x3f
 8002916:	61fb      	str	r3, [r7, #28]
                          |motor_voltage_v_Pin|motor_voltage_w_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002918:	2303      	movs	r3, #3
 800291a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800291c:	2300      	movs	r3, #0
 800291e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002920:	f107 031c 	add.w	r3, r7, #28
 8002924:	4619      	mov	r1, r3
 8002926:	4829      	ldr	r0, [pc, #164]	; (80029cc <HAL_ADC_MspInit+0x14c>)
 8002928:	f001 fc7a 	bl	8004220 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = curr_w_Pin|DC_Bus_Voltage_Pin|DC_Current_Pin|motor_voltage_u_Pin;
 800292c:	23cc      	movs	r3, #204	; 0xcc
 800292e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002930:	2303      	movs	r3, #3
 8002932:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002934:	2300      	movs	r3, #0
 8002936:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002938:	f107 031c 	add.w	r3, r7, #28
 800293c:	4619      	mov	r1, r3
 800293e:	4824      	ldr	r0, [pc, #144]	; (80029d0 <HAL_ADC_MspInit+0x150>)
 8002940:	f001 fc6e 	bl	8004220 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002944:	2303      	movs	r3, #3
 8002946:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002948:	2303      	movs	r3, #3
 800294a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800294c:	2300      	movs	r3, #0
 800294e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002950:	f107 031c 	add.w	r3, r7, #28
 8002954:	4619      	mov	r1, r3
 8002956:	481f      	ldr	r0, [pc, #124]	; (80029d4 <HAL_ADC_MspInit+0x154>)
 8002958:	f001 fc62 	bl	8004220 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800295c:	4b1e      	ldr	r3, [pc, #120]	; (80029d8 <HAL_ADC_MspInit+0x158>)
 800295e:	4a1f      	ldr	r2, [pc, #124]	; (80029dc <HAL_ADC_MspInit+0x15c>)
 8002960:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002962:	4b1d      	ldr	r3, [pc, #116]	; (80029d8 <HAL_ADC_MspInit+0x158>)
 8002964:	2200      	movs	r2, #0
 8002966:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002968:	4b1b      	ldr	r3, [pc, #108]	; (80029d8 <HAL_ADC_MspInit+0x158>)
 800296a:	2200      	movs	r2, #0
 800296c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800296e:	4b1a      	ldr	r3, [pc, #104]	; (80029d8 <HAL_ADC_MspInit+0x158>)
 8002970:	2200      	movs	r2, #0
 8002972:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002974:	4b18      	ldr	r3, [pc, #96]	; (80029d8 <HAL_ADC_MspInit+0x158>)
 8002976:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800297a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800297c:	4b16      	ldr	r3, [pc, #88]	; (80029d8 <HAL_ADC_MspInit+0x158>)
 800297e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002982:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002984:	4b14      	ldr	r3, [pc, #80]	; (80029d8 <HAL_ADC_MspInit+0x158>)
 8002986:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800298a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800298c:	4b12      	ldr	r3, [pc, #72]	; (80029d8 <HAL_ADC_MspInit+0x158>)
 800298e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002992:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002994:	4b10      	ldr	r3, [pc, #64]	; (80029d8 <HAL_ADC_MspInit+0x158>)
 8002996:	2200      	movs	r2, #0
 8002998:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800299a:	4b0f      	ldr	r3, [pc, #60]	; (80029d8 <HAL_ADC_MspInit+0x158>)
 800299c:	2200      	movs	r2, #0
 800299e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80029a0:	480d      	ldr	r0, [pc, #52]	; (80029d8 <HAL_ADC_MspInit+0x158>)
 80029a2:	f001 f8a1 	bl	8003ae8 <HAL_DMA_Init>
 80029a6:	4603      	mov	r3, r0
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d001      	beq.n	80029b0 <HAL_ADC_MspInit+0x130>
    {
      Error_Handler();
 80029ac:	f7ff feed 	bl	800278a <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	4a09      	ldr	r2, [pc, #36]	; (80029d8 <HAL_ADC_MspInit+0x158>)
 80029b4:	639a      	str	r2, [r3, #56]	; 0x38
 80029b6:	4a08      	ldr	r2, [pc, #32]	; (80029d8 <HAL_ADC_MspInit+0x158>)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80029bc:	bf00      	nop
 80029be:	3730      	adds	r7, #48	; 0x30
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}
 80029c4:	40012000 	.word	0x40012000
 80029c8:	40023800 	.word	0x40023800
 80029cc:	40020800 	.word	0x40020800
 80029d0:	40020000 	.word	0x40020000
 80029d4:	40020400 	.word	0x40020400
 80029d8:	20001a70 	.word	0x20001a70
 80029dc:	40026410 	.word	0x40026410

080029e0 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b08a      	sub	sp, #40	; 0x28
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029e8:	f107 0314 	add.w	r3, r7, #20
 80029ec:	2200      	movs	r2, #0
 80029ee:	601a      	str	r2, [r3, #0]
 80029f0:	605a      	str	r2, [r3, #4]
 80029f2:	609a      	str	r2, [r3, #8]
 80029f4:	60da      	str	r2, [r3, #12]
 80029f6:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a70      	ldr	r2, [pc, #448]	; (8002bc0 <HAL_SD_MspInit+0x1e0>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	f040 80da 	bne.w	8002bb8 <HAL_SD_MspInit+0x1d8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8002a04:	2300      	movs	r3, #0
 8002a06:	613b      	str	r3, [r7, #16]
 8002a08:	4b6e      	ldr	r3, [pc, #440]	; (8002bc4 <HAL_SD_MspInit+0x1e4>)
 8002a0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a0c:	4a6d      	ldr	r2, [pc, #436]	; (8002bc4 <HAL_SD_MspInit+0x1e4>)
 8002a0e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002a12:	6453      	str	r3, [r2, #68]	; 0x44
 8002a14:	4b6b      	ldr	r3, [pc, #428]	; (8002bc4 <HAL_SD_MspInit+0x1e4>)
 8002a16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a18:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002a1c:	613b      	str	r3, [r7, #16]
 8002a1e:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a20:	2300      	movs	r3, #0
 8002a22:	60fb      	str	r3, [r7, #12]
 8002a24:	4b67      	ldr	r3, [pc, #412]	; (8002bc4 <HAL_SD_MspInit+0x1e4>)
 8002a26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a28:	4a66      	ldr	r2, [pc, #408]	; (8002bc4 <HAL_SD_MspInit+0x1e4>)
 8002a2a:	f043 0304 	orr.w	r3, r3, #4
 8002a2e:	6313      	str	r3, [r2, #48]	; 0x30
 8002a30:	4b64      	ldr	r3, [pc, #400]	; (8002bc4 <HAL_SD_MspInit+0x1e4>)
 8002a32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a34:	f003 0304 	and.w	r3, r3, #4
 8002a38:	60fb      	str	r3, [r7, #12]
 8002a3a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	60bb      	str	r3, [r7, #8]
 8002a40:	4b60      	ldr	r3, [pc, #384]	; (8002bc4 <HAL_SD_MspInit+0x1e4>)
 8002a42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a44:	4a5f      	ldr	r2, [pc, #380]	; (8002bc4 <HAL_SD_MspInit+0x1e4>)
 8002a46:	f043 0308 	orr.w	r3, r3, #8
 8002a4a:	6313      	str	r3, [r2, #48]	; 0x30
 8002a4c:	4b5d      	ldr	r3, [pc, #372]	; (8002bc4 <HAL_SD_MspInit+0x1e4>)
 8002a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a50:	f003 0308 	and.w	r3, r3, #8
 8002a54:	60bb      	str	r3, [r7, #8]
 8002a56:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002a58:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a5e:	2302      	movs	r3, #2
 8002a60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a62:	2301      	movs	r3, #1
 8002a64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a66:	2303      	movs	r3, #3
 8002a68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002a6a:	230c      	movs	r3, #12
 8002a6c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a6e:	f107 0314 	add.w	r3, r7, #20
 8002a72:	4619      	mov	r1, r3
 8002a74:	4854      	ldr	r0, [pc, #336]	; (8002bc8 <HAL_SD_MspInit+0x1e8>)
 8002a76:	f001 fbd3 	bl	8004220 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8002a7a:	f44f 53f0 	mov.w	r3, #7680	; 0x1e00
 8002a7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a80:	2302      	movs	r3, #2
 8002a82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a84:	2300      	movs	r3, #0
 8002a86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a88:	2303      	movs	r3, #3
 8002a8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002a8c:	230c      	movs	r3, #12
 8002a8e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a90:	f107 0314 	add.w	r3, r7, #20
 8002a94:	4619      	mov	r1, r3
 8002a96:	484c      	ldr	r0, [pc, #304]	; (8002bc8 <HAL_SD_MspInit+0x1e8>)
 8002a98:	f001 fbc2 	bl	8004220 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002a9c:	2304      	movs	r3, #4
 8002a9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aa0:	2302      	movs	r3, #2
 8002aa2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002aa8:	2303      	movs	r3, #3
 8002aaa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002aac:	230c      	movs	r3, #12
 8002aae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ab0:	f107 0314 	add.w	r3, r7, #20
 8002ab4:	4619      	mov	r1, r3
 8002ab6:	4845      	ldr	r0, [pc, #276]	; (8002bcc <HAL_SD_MspInit+0x1ec>)
 8002ab8:	f001 fbb2 	bl	8004220 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8002abc:	4b44      	ldr	r3, [pc, #272]	; (8002bd0 <HAL_SD_MspInit+0x1f0>)
 8002abe:	4a45      	ldr	r2, [pc, #276]	; (8002bd4 <HAL_SD_MspInit+0x1f4>)
 8002ac0:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8002ac2:	4b43      	ldr	r3, [pc, #268]	; (8002bd0 <HAL_SD_MspInit+0x1f0>)
 8002ac4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002ac8:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002aca:	4b41      	ldr	r3, [pc, #260]	; (8002bd0 <HAL_SD_MspInit+0x1f0>)
 8002acc:	2200      	movs	r2, #0
 8002ace:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ad0:	4b3f      	ldr	r3, [pc, #252]	; (8002bd0 <HAL_SD_MspInit+0x1f0>)
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002ad6:	4b3e      	ldr	r3, [pc, #248]	; (8002bd0 <HAL_SD_MspInit+0x1f0>)
 8002ad8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002adc:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002ade:	4b3c      	ldr	r3, [pc, #240]	; (8002bd0 <HAL_SD_MspInit+0x1f0>)
 8002ae0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002ae4:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002ae6:	4b3a      	ldr	r3, [pc, #232]	; (8002bd0 <HAL_SD_MspInit+0x1f0>)
 8002ae8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002aec:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8002aee:	4b38      	ldr	r3, [pc, #224]	; (8002bd0 <HAL_SD_MspInit+0x1f0>)
 8002af0:	2220      	movs	r2, #32
 8002af2:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002af4:	4b36      	ldr	r3, [pc, #216]	; (8002bd0 <HAL_SD_MspInit+0x1f0>)
 8002af6:	2200      	movs	r2, #0
 8002af8:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002afa:	4b35      	ldr	r3, [pc, #212]	; (8002bd0 <HAL_SD_MspInit+0x1f0>)
 8002afc:	2204      	movs	r2, #4
 8002afe:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002b00:	4b33      	ldr	r3, [pc, #204]	; (8002bd0 <HAL_SD_MspInit+0x1f0>)
 8002b02:	2203      	movs	r2, #3
 8002b04:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8002b06:	4b32      	ldr	r3, [pc, #200]	; (8002bd0 <HAL_SD_MspInit+0x1f0>)
 8002b08:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002b0c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8002b0e:	4b30      	ldr	r3, [pc, #192]	; (8002bd0 <HAL_SD_MspInit+0x1f0>)
 8002b10:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002b14:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8002b16:	482e      	ldr	r0, [pc, #184]	; (8002bd0 <HAL_SD_MspInit+0x1f0>)
 8002b18:	f000 ffe6 	bl	8003ae8 <HAL_DMA_Init>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d001      	beq.n	8002b26 <HAL_SD_MspInit+0x146>
    {
      Error_Handler();
 8002b22:	f7ff fe32 	bl	800278a <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	4a29      	ldr	r2, [pc, #164]	; (8002bd0 <HAL_SD_MspInit+0x1f0>)
 8002b2a:	641a      	str	r2, [r3, #64]	; 0x40
 8002b2c:	4a28      	ldr	r2, [pc, #160]	; (8002bd0 <HAL_SD_MspInit+0x1f0>)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8002b32:	4b29      	ldr	r3, [pc, #164]	; (8002bd8 <HAL_SD_MspInit+0x1f8>)
 8002b34:	4a29      	ldr	r2, [pc, #164]	; (8002bdc <HAL_SD_MspInit+0x1fc>)
 8002b36:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8002b38:	4b27      	ldr	r3, [pc, #156]	; (8002bd8 <HAL_SD_MspInit+0x1f8>)
 8002b3a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002b3e:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002b40:	4b25      	ldr	r3, [pc, #148]	; (8002bd8 <HAL_SD_MspInit+0x1f8>)
 8002b42:	2240      	movs	r2, #64	; 0x40
 8002b44:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b46:	4b24      	ldr	r3, [pc, #144]	; (8002bd8 <HAL_SD_MspInit+0x1f8>)
 8002b48:	2200      	movs	r2, #0
 8002b4a:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002b4c:	4b22      	ldr	r3, [pc, #136]	; (8002bd8 <HAL_SD_MspInit+0x1f8>)
 8002b4e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b52:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002b54:	4b20      	ldr	r3, [pc, #128]	; (8002bd8 <HAL_SD_MspInit+0x1f8>)
 8002b56:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002b5a:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002b5c:	4b1e      	ldr	r3, [pc, #120]	; (8002bd8 <HAL_SD_MspInit+0x1f8>)
 8002b5e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002b62:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8002b64:	4b1c      	ldr	r3, [pc, #112]	; (8002bd8 <HAL_SD_MspInit+0x1f8>)
 8002b66:	2220      	movs	r2, #32
 8002b68:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002b6a:	4b1b      	ldr	r3, [pc, #108]	; (8002bd8 <HAL_SD_MspInit+0x1f8>)
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002b70:	4b19      	ldr	r3, [pc, #100]	; (8002bd8 <HAL_SD_MspInit+0x1f8>)
 8002b72:	2204      	movs	r2, #4
 8002b74:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002b76:	4b18      	ldr	r3, [pc, #96]	; (8002bd8 <HAL_SD_MspInit+0x1f8>)
 8002b78:	2203      	movs	r2, #3
 8002b7a:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8002b7c:	4b16      	ldr	r3, [pc, #88]	; (8002bd8 <HAL_SD_MspInit+0x1f8>)
 8002b7e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002b82:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8002b84:	4b14      	ldr	r3, [pc, #80]	; (8002bd8 <HAL_SD_MspInit+0x1f8>)
 8002b86:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002b8a:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8002b8c:	4812      	ldr	r0, [pc, #72]	; (8002bd8 <HAL_SD_MspInit+0x1f8>)
 8002b8e:	f000 ffab 	bl	8003ae8 <HAL_DMA_Init>
 8002b92:	4603      	mov	r3, r0
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d001      	beq.n	8002b9c <HAL_SD_MspInit+0x1bc>
    {
      Error_Handler();
 8002b98:	f7ff fdf7 	bl	800278a <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	4a0e      	ldr	r2, [pc, #56]	; (8002bd8 <HAL_SD_MspInit+0x1f8>)
 8002ba0:	63da      	str	r2, [r3, #60]	; 0x3c
 8002ba2:	4a0d      	ldr	r2, [pc, #52]	; (8002bd8 <HAL_SD_MspInit+0x1f8>)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 8002ba8:	2200      	movs	r2, #0
 8002baa:	2100      	movs	r1, #0
 8002bac:	2031      	movs	r0, #49	; 0x31
 8002bae:	f000 ff64 	bl	8003a7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8002bb2:	2031      	movs	r0, #49	; 0x31
 8002bb4:	f000 ff7d 	bl	8003ab2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8002bb8:	bf00      	nop
 8002bba:	3728      	adds	r7, #40	; 0x28
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}
 8002bc0:	40012c00 	.word	0x40012c00
 8002bc4:	40023800 	.word	0x40023800
 8002bc8:	40020800 	.word	0x40020800
 8002bcc:	40020c00 	.word	0x40020c00
 8002bd0:	200006d8 	.word	0x200006d8
 8002bd4:	40026458 	.word	0x40026458
 8002bd8:	20001b00 	.word	0x20001b00
 8002bdc:	400264a0 	.word	0x400264a0

08002be0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b08a      	sub	sp, #40	; 0x28
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002be8:	f107 0314 	add.w	r3, r7, #20
 8002bec:	2200      	movs	r2, #0
 8002bee:	601a      	str	r2, [r3, #0]
 8002bf0:	605a      	str	r2, [r3, #4]
 8002bf2:	609a      	str	r2, [r3, #8]
 8002bf4:	60da      	str	r2, [r3, #12]
 8002bf6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4a19      	ldr	r2, [pc, #100]	; (8002c64 <HAL_SPI_MspInit+0x84>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d12c      	bne.n	8002c5c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002c02:	2300      	movs	r3, #0
 8002c04:	613b      	str	r3, [r7, #16]
 8002c06:	4b18      	ldr	r3, [pc, #96]	; (8002c68 <HAL_SPI_MspInit+0x88>)
 8002c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c0a:	4a17      	ldr	r2, [pc, #92]	; (8002c68 <HAL_SPI_MspInit+0x88>)
 8002c0c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c10:	6413      	str	r3, [r2, #64]	; 0x40
 8002c12:	4b15      	ldr	r3, [pc, #84]	; (8002c68 <HAL_SPI_MspInit+0x88>)
 8002c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c1a:	613b      	str	r3, [r7, #16]
 8002c1c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c1e:	2300      	movs	r3, #0
 8002c20:	60fb      	str	r3, [r7, #12]
 8002c22:	4b11      	ldr	r3, [pc, #68]	; (8002c68 <HAL_SPI_MspInit+0x88>)
 8002c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c26:	4a10      	ldr	r2, [pc, #64]	; (8002c68 <HAL_SPI_MspInit+0x88>)
 8002c28:	f043 0302 	orr.w	r3, r3, #2
 8002c2c:	6313      	str	r3, [r2, #48]	; 0x30
 8002c2e:	4b0e      	ldr	r3, [pc, #56]	; (8002c68 <HAL_SPI_MspInit+0x88>)
 8002c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c32:	f003 0302 	and.w	r3, r3, #2
 8002c36:	60fb      	str	r3, [r7, #12]
 8002c38:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration    
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002c3a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002c3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c40:	2302      	movs	r3, #2
 8002c42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c44:	2300      	movs	r3, #0
 8002c46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c48:	2303      	movs	r3, #3
 8002c4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002c4c:	2305      	movs	r3, #5
 8002c4e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c50:	f107 0314 	add.w	r3, r7, #20
 8002c54:	4619      	mov	r1, r3
 8002c56:	4805      	ldr	r0, [pc, #20]	; (8002c6c <HAL_SPI_MspInit+0x8c>)
 8002c58:	f001 fae2 	bl	8004220 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002c5c:	bf00      	nop
 8002c5e:	3728      	adds	r7, #40	; 0x28
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bd80      	pop	{r7, pc}
 8002c64:	40003800 	.word	0x40003800
 8002c68:	40023800 	.word	0x40023800
 8002c6c:	40020400 	.word	0x40020400

08002c70 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b08a      	sub	sp, #40	; 0x28
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c78:	f107 0314 	add.w	r3, r7, #20
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	601a      	str	r2, [r3, #0]
 8002c80:	605a      	str	r2, [r3, #4]
 8002c82:	609a      	str	r2, [r3, #8]
 8002c84:	60da      	str	r2, [r3, #12]
 8002c86:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c90:	d12b      	bne.n	8002cea <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002c92:	2300      	movs	r3, #0
 8002c94:	613b      	str	r3, [r7, #16]
 8002c96:	4b17      	ldr	r3, [pc, #92]	; (8002cf4 <HAL_TIM_Encoder_MspInit+0x84>)
 8002c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c9a:	4a16      	ldr	r2, [pc, #88]	; (8002cf4 <HAL_TIM_Encoder_MspInit+0x84>)
 8002c9c:	f043 0301 	orr.w	r3, r3, #1
 8002ca0:	6413      	str	r3, [r2, #64]	; 0x40
 8002ca2:	4b14      	ldr	r3, [pc, #80]	; (8002cf4 <HAL_TIM_Encoder_MspInit+0x84>)
 8002ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca6:	f003 0301 	and.w	r3, r3, #1
 8002caa:	613b      	str	r3, [r7, #16]
 8002cac:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cae:	2300      	movs	r3, #0
 8002cb0:	60fb      	str	r3, [r7, #12]
 8002cb2:	4b10      	ldr	r3, [pc, #64]	; (8002cf4 <HAL_TIM_Encoder_MspInit+0x84>)
 8002cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cb6:	4a0f      	ldr	r2, [pc, #60]	; (8002cf4 <HAL_TIM_Encoder_MspInit+0x84>)
 8002cb8:	f043 0301 	orr.w	r3, r3, #1
 8002cbc:	6313      	str	r3, [r2, #48]	; 0x30
 8002cbe:	4b0d      	ldr	r3, [pc, #52]	; (8002cf4 <HAL_TIM_Encoder_MspInit+0x84>)
 8002cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cc2:	f003 0301 	and.w	r3, r3, #1
 8002cc6:	60fb      	str	r3, [r7, #12]
 8002cc8:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration    
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = enc_a_Pin|enc_b_Pin;
 8002cca:	2303      	movs	r3, #3
 8002ccc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cce:	2302      	movs	r3, #2
 8002cd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002cda:	2301      	movs	r3, #1
 8002cdc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cde:	f107 0314 	add.w	r3, r7, #20
 8002ce2:	4619      	mov	r1, r3
 8002ce4:	4804      	ldr	r0, [pc, #16]	; (8002cf8 <HAL_TIM_Encoder_MspInit+0x88>)
 8002ce6:	f001 fa9b 	bl	8004220 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002cea:	bf00      	nop
 8002cec:	3728      	adds	r7, #40	; 0x28
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd80      	pop	{r7, pc}
 8002cf2:	bf00      	nop
 8002cf4:	40023800 	.word	0x40023800
 8002cf8:	40020000 	.word	0x40020000

08002cfc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b084      	sub	sp, #16
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4a0e      	ldr	r2, [pc, #56]	; (8002d44 <HAL_TIM_Base_MspInit+0x48>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d115      	bne.n	8002d3a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002d0e:	2300      	movs	r3, #0
 8002d10:	60fb      	str	r3, [r7, #12]
 8002d12:	4b0d      	ldr	r3, [pc, #52]	; (8002d48 <HAL_TIM_Base_MspInit+0x4c>)
 8002d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d16:	4a0c      	ldr	r2, [pc, #48]	; (8002d48 <HAL_TIM_Base_MspInit+0x4c>)
 8002d18:	f043 0310 	orr.w	r3, r3, #16
 8002d1c:	6413      	str	r3, [r2, #64]	; 0x40
 8002d1e:	4b0a      	ldr	r3, [pc, #40]	; (8002d48 <HAL_TIM_Base_MspInit+0x4c>)
 8002d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d22:	f003 0310 	and.w	r3, r3, #16
 8002d26:	60fb      	str	r3, [r7, #12]
 8002d28:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	2100      	movs	r1, #0
 8002d2e:	2036      	movs	r0, #54	; 0x36
 8002d30:	f000 fea3 	bl	8003a7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002d34:	2036      	movs	r0, #54	; 0x36
 8002d36:	f000 febc 	bl	8003ab2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8002d3a:	bf00      	nop
 8002d3c:	3710      	adds	r7, #16
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}
 8002d42:	bf00      	nop
 8002d44:	40001000 	.word	0x40001000
 8002d48:	40023800 	.word	0x40023800

08002d4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002d50:	bf00      	nop
 8002d52:	46bd      	mov	sp, r7
 8002d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d58:	4770      	bx	lr

08002d5a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d5a:	b480      	push	{r7}
 8002d5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d5e:	e7fe      	b.n	8002d5e <HardFault_Handler+0x4>

08002d60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d60:	b480      	push	{r7}
 8002d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d64:	e7fe      	b.n	8002d64 <MemManage_Handler+0x4>

08002d66 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d66:	b480      	push	{r7}
 8002d68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d6a:	e7fe      	b.n	8002d6a <BusFault_Handler+0x4>

08002d6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d70:	e7fe      	b.n	8002d70 <UsageFault_Handler+0x4>

08002d72 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002d72:	b480      	push	{r7}
 8002d74:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002d76:	bf00      	nop
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7e:	4770      	bx	lr

08002d80 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d80:	b480      	push	{r7}
 8002d82:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d84:	bf00      	nop
 8002d86:	46bd      	mov	sp, r7
 8002d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8c:	4770      	bx	lr

08002d8e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002d8e:	b480      	push	{r7}
 8002d90:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002d92:	bf00      	nop
 8002d94:	46bd      	mov	sp, r7
 8002d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9a:	4770      	bx	lr

08002d9c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */


	SystemTick += TICK_RATE; // 1 ms tick count
 8002da0:	4b0e      	ldr	r3, [pc, #56]	; (8002ddc <SysTick_Handler+0x40>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	3301      	adds	r3, #1
 8002da6:	4a0d      	ldr	r2, [pc, #52]	; (8002ddc <SysTick_Handler+0x40>)
 8002da8:	6013      	str	r3, [r2, #0]

			  __unix_ms += TICK_RATE;
 8002daa:	4b0d      	ldr	r3, [pc, #52]	; (8002de0 <SysTick_Handler+0x44>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	3301      	adds	r3, #1
 8002db0:	4a0b      	ldr	r2, [pc, #44]	; (8002de0 <SysTick_Handler+0x44>)
 8002db2:	6013      	str	r3, [r2, #0]

			  if (__unix_ms >= 1000)
 8002db4:	4b0a      	ldr	r3, [pc, #40]	; (8002de0 <SysTick_Handler+0x44>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002dbc:	d30a      	bcc.n	8002dd4 <SysTick_Handler+0x38>
			  {
			    __unix_ms -= 1000;
 8002dbe:	4b08      	ldr	r3, [pc, #32]	; (8002de0 <SysTick_Handler+0x44>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8002dc6:	4a06      	ldr	r2, [pc, #24]	; (8002de0 <SysTick_Handler+0x44>)
 8002dc8:	6013      	str	r3, [r2, #0]
			    __unix_sec++;
 8002dca:	4b06      	ldr	r3, [pc, #24]	; (8002de4 <SysTick_Handler+0x48>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	3301      	adds	r3, #1
 8002dd0:	4a04      	ldr	r2, [pc, #16]	; (8002de4 <SysTick_Handler+0x48>)
 8002dd2:	6013      	str	r3, [r2, #0]
			  }

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002dd4:	f000 f94a 	bl	800306c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002dd8:	bf00      	nop
 8002dda:	bd80      	pop	{r7, pc}
 8002ddc:	20000270 	.word	0x20000270
 8002de0:	20000274 	.word	0x20000274
 8002de4:	20000278 	.word	0x20000278

08002de8 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8002dec:	4802      	ldr	r0, [pc, #8]	; (8002df8 <SDIO_IRQHandler+0x10>)
 8002dee:	f002 fabd 	bl	800536c <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8002df2:	bf00      	nop
 8002df4:	bd80      	pop	{r7, pc}
 8002df6:	bf00      	nop
 8002df8:	20001bc0 	.word	0x20001bc0

08002dfc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002e00:	4802      	ldr	r0, [pc, #8]	; (8002e0c <TIM6_DAC_IRQHandler+0x10>)
 8002e02:	f004 f9b3 	bl	800716c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002e06:	bf00      	nop
 8002e08:	bd80      	pop	{r7, pc}
 8002e0a:	bf00      	nop
 8002e0c:	20001b60 	.word	0x20001b60

08002e10 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002e14:	4802      	ldr	r0, [pc, #8]	; (8002e20 <DMA2_Stream0_IRQHandler+0x10>)
 8002e16:	f000 ff8f 	bl	8003d38 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002e1a:	bf00      	nop
 8002e1c:	bd80      	pop	{r7, pc}
 8002e1e:	bf00      	nop
 8002e20:	20001a70 	.word	0x20001a70

08002e24 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8002e28:	4802      	ldr	r0, [pc, #8]	; (8002e34 <DMA2_Stream3_IRQHandler+0x10>)
 8002e2a:	f000 ff85 	bl	8003d38 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8002e2e:	bf00      	nop
 8002e30:	bd80      	pop	{r7, pc}
 8002e32:	bf00      	nop
 8002e34:	200006d8 	.word	0x200006d8

08002e38 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8002e3c:	4802      	ldr	r0, [pc, #8]	; (8002e48 <DMA2_Stream6_IRQHandler+0x10>)
 8002e3e:	f000 ff7b 	bl	8003d38 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8002e42:	bf00      	nop
 8002e44:	bd80      	pop	{r7, pc}
 8002e46:	bf00      	nop
 8002e48:	20001b00 	.word	0x20001b00

08002e4c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b086      	sub	sp, #24
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	60f8      	str	r0, [r7, #12]
 8002e54:	60b9      	str	r1, [r7, #8]
 8002e56:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e58:	2300      	movs	r3, #0
 8002e5a:	617b      	str	r3, [r7, #20]
 8002e5c:	e00a      	b.n	8002e74 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002e5e:	f3af 8000 	nop.w
 8002e62:	4601      	mov	r1, r0
 8002e64:	68bb      	ldr	r3, [r7, #8]
 8002e66:	1c5a      	adds	r2, r3, #1
 8002e68:	60ba      	str	r2, [r7, #8]
 8002e6a:	b2ca      	uxtb	r2, r1
 8002e6c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	3301      	adds	r3, #1
 8002e72:	617b      	str	r3, [r7, #20]
 8002e74:	697a      	ldr	r2, [r7, #20]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	429a      	cmp	r2, r3
 8002e7a:	dbf0      	blt.n	8002e5e <_read+0x12>
	}

return len;
 8002e7c:	687b      	ldr	r3, [r7, #4]
}
 8002e7e:	4618      	mov	r0, r3
 8002e80:	3718      	adds	r7, #24
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd80      	pop	{r7, pc}

08002e86 <_close>:
	}
	return len;
}

int _close(int file)
{
 8002e86:	b480      	push	{r7}
 8002e88:	b083      	sub	sp, #12
 8002e8a:	af00      	add	r7, sp, #0
 8002e8c:	6078      	str	r0, [r7, #4]
	return -1;
 8002e8e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e92:	4618      	mov	r0, r3
 8002e94:	370c      	adds	r7, #12
 8002e96:	46bd      	mov	sp, r7
 8002e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9c:	4770      	bx	lr

08002e9e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002e9e:	b480      	push	{r7}
 8002ea0:	b083      	sub	sp, #12
 8002ea2:	af00      	add	r7, sp, #0
 8002ea4:	6078      	str	r0, [r7, #4]
 8002ea6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002eae:	605a      	str	r2, [r3, #4]
	return 0;
 8002eb0:	2300      	movs	r3, #0
}
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	370c      	adds	r7, #12
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebc:	4770      	bx	lr

08002ebe <_isatty>:

int _isatty(int file)
{
 8002ebe:	b480      	push	{r7}
 8002ec0:	b083      	sub	sp, #12
 8002ec2:	af00      	add	r7, sp, #0
 8002ec4:	6078      	str	r0, [r7, #4]
	return 1;
 8002ec6:	2301      	movs	r3, #1
}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	370c      	adds	r7, #12
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed2:	4770      	bx	lr

08002ed4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	b085      	sub	sp, #20
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	60f8      	str	r0, [r7, #12]
 8002edc:	60b9      	str	r1, [r7, #8]
 8002ede:	607a      	str	r2, [r7, #4]
	return 0;
 8002ee0:	2300      	movs	r3, #0
}
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	3714      	adds	r7, #20
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eec:	4770      	bx	lr
	...

08002ef0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b084      	sub	sp, #16
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002ef8:	4b11      	ldr	r3, [pc, #68]	; (8002f40 <_sbrk+0x50>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d102      	bne.n	8002f06 <_sbrk+0x16>
		heap_end = &end;
 8002f00:	4b0f      	ldr	r3, [pc, #60]	; (8002f40 <_sbrk+0x50>)
 8002f02:	4a10      	ldr	r2, [pc, #64]	; (8002f44 <_sbrk+0x54>)
 8002f04:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002f06:	4b0e      	ldr	r3, [pc, #56]	; (8002f40 <_sbrk+0x50>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002f0c:	4b0c      	ldr	r3, [pc, #48]	; (8002f40 <_sbrk+0x50>)
 8002f0e:	681a      	ldr	r2, [r3, #0]
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	4413      	add	r3, r2
 8002f14:	466a      	mov	r2, sp
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d907      	bls.n	8002f2a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002f1a:	f008 fdf9 	bl	800bb10 <__errno>
 8002f1e:	4602      	mov	r2, r0
 8002f20:	230c      	movs	r3, #12
 8002f22:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002f24:	f04f 33ff 	mov.w	r3, #4294967295
 8002f28:	e006      	b.n	8002f38 <_sbrk+0x48>
	}

	heap_end += incr;
 8002f2a:	4b05      	ldr	r3, [pc, #20]	; (8002f40 <_sbrk+0x50>)
 8002f2c:	681a      	ldr	r2, [r3, #0]
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	4413      	add	r3, r2
 8002f32:	4a03      	ldr	r2, [pc, #12]	; (8002f40 <_sbrk+0x50>)
 8002f34:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002f36:	68fb      	ldr	r3, [r7, #12]
}
 8002f38:	4618      	mov	r0, r3
 8002f3a:	3710      	adds	r7, #16
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bd80      	pop	{r7, pc}
 8002f40:	2000028c 	.word	0x2000028c
 8002f44:	20006e00 	.word	0x20006e00

08002f48 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002f4c:	4b08      	ldr	r3, [pc, #32]	; (8002f70 <SystemInit+0x28>)
 8002f4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f52:	4a07      	ldr	r2, [pc, #28]	; (8002f70 <SystemInit+0x28>)
 8002f54:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002f58:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002f5c:	4b04      	ldr	r3, [pc, #16]	; (8002f70 <SystemInit+0x28>)
 8002f5e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002f62:	609a      	str	r2, [r3, #8]
#endif
}
 8002f64:	bf00      	nop
 8002f66:	46bd      	mov	sp, r7
 8002f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6c:	4770      	bx	lr
 8002f6e:	bf00      	nop
 8002f70:	e000ed00 	.word	0xe000ed00

08002f74 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002f74:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002fac <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002f78:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002f7a:	e003      	b.n	8002f84 <LoopCopyDataInit>

08002f7c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002f7c:	4b0c      	ldr	r3, [pc, #48]	; (8002fb0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002f7e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002f80:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002f82:	3104      	adds	r1, #4

08002f84 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002f84:	480b      	ldr	r0, [pc, #44]	; (8002fb4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002f86:	4b0c      	ldr	r3, [pc, #48]	; (8002fb8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002f88:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002f8a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002f8c:	d3f6      	bcc.n	8002f7c <CopyDataInit>
  ldr  r2, =_sbss
 8002f8e:	4a0b      	ldr	r2, [pc, #44]	; (8002fbc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002f90:	e002      	b.n	8002f98 <LoopFillZerobss>

08002f92 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002f92:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002f94:	f842 3b04 	str.w	r3, [r2], #4

08002f98 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002f98:	4b09      	ldr	r3, [pc, #36]	; (8002fc0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002f9a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002f9c:	d3f9      	bcc.n	8002f92 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002f9e:	f7ff ffd3 	bl	8002f48 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002fa2:	f008 fdbb 	bl	800bb1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002fa6:	f7fe fda9 	bl	8001afc <main>
  bx  lr    
 8002faa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002fac:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002fb0:	0800eef0 	.word	0x0800eef0
  ldr  r0, =_sdata
 8002fb4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002fb8:	20000254 	.word	0x20000254
  ldr  r2, =_sbss
 8002fbc:	20000254 	.word	0x20000254
  ldr  r3, = _ebss
 8002fc0:	20006e00 	.word	0x20006e00

08002fc4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002fc4:	e7fe      	b.n	8002fc4 <ADC_IRQHandler>
	...

08002fc8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002fcc:	4b0e      	ldr	r3, [pc, #56]	; (8003008 <HAL_Init+0x40>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a0d      	ldr	r2, [pc, #52]	; (8003008 <HAL_Init+0x40>)
 8002fd2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002fd6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002fd8:	4b0b      	ldr	r3, [pc, #44]	; (8003008 <HAL_Init+0x40>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a0a      	ldr	r2, [pc, #40]	; (8003008 <HAL_Init+0x40>)
 8002fde:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002fe2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002fe4:	4b08      	ldr	r3, [pc, #32]	; (8003008 <HAL_Init+0x40>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a07      	ldr	r2, [pc, #28]	; (8003008 <HAL_Init+0x40>)
 8002fea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ff0:	2003      	movs	r0, #3
 8002ff2:	f000 fd37 	bl	8003a64 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002ff6:	2000      	movs	r0, #0
 8002ff8:	f000 f808 	bl	800300c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ffc:	f7ff fc18 	bl	8002830 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003000:	2300      	movs	r3, #0
}
 8003002:	4618      	mov	r0, r3
 8003004:	bd80      	pop	{r7, pc}
 8003006:	bf00      	nop
 8003008:	40023c00 	.word	0x40023c00

0800300c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b082      	sub	sp, #8
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003014:	4b12      	ldr	r3, [pc, #72]	; (8003060 <HAL_InitTick+0x54>)
 8003016:	681a      	ldr	r2, [r3, #0]
 8003018:	4b12      	ldr	r3, [pc, #72]	; (8003064 <HAL_InitTick+0x58>)
 800301a:	781b      	ldrb	r3, [r3, #0]
 800301c:	4619      	mov	r1, r3
 800301e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003022:	fbb3 f3f1 	udiv	r3, r3, r1
 8003026:	fbb2 f3f3 	udiv	r3, r2, r3
 800302a:	4618      	mov	r0, r3
 800302c:	f000 fd4f 	bl	8003ace <HAL_SYSTICK_Config>
 8003030:	4603      	mov	r3, r0
 8003032:	2b00      	cmp	r3, #0
 8003034:	d001      	beq.n	800303a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003036:	2301      	movs	r3, #1
 8003038:	e00e      	b.n	8003058 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2b0f      	cmp	r3, #15
 800303e:	d80a      	bhi.n	8003056 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003040:	2200      	movs	r2, #0
 8003042:	6879      	ldr	r1, [r7, #4]
 8003044:	f04f 30ff 	mov.w	r0, #4294967295
 8003048:	f000 fd17 	bl	8003a7a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800304c:	4a06      	ldr	r2, [pc, #24]	; (8003068 <HAL_InitTick+0x5c>)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003052:	2300      	movs	r3, #0
 8003054:	e000      	b.n	8003058 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003056:	2301      	movs	r3, #1
}
 8003058:	4618      	mov	r0, r3
 800305a:	3708      	adds	r7, #8
 800305c:	46bd      	mov	sp, r7
 800305e:	bd80      	pop	{r7, pc}
 8003060:	20000078 	.word	0x20000078
 8003064:	20000080 	.word	0x20000080
 8003068:	2000007c 	.word	0x2000007c

0800306c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800306c:	b480      	push	{r7}
 800306e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003070:	4b06      	ldr	r3, [pc, #24]	; (800308c <HAL_IncTick+0x20>)
 8003072:	781b      	ldrb	r3, [r3, #0]
 8003074:	461a      	mov	r2, r3
 8003076:	4b06      	ldr	r3, [pc, #24]	; (8003090 <HAL_IncTick+0x24>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4413      	add	r3, r2
 800307c:	4a04      	ldr	r2, [pc, #16]	; (8003090 <HAL_IncTick+0x24>)
 800307e:	6013      	str	r3, [r2, #0]
}
 8003080:	bf00      	nop
 8003082:	46bd      	mov	sp, r7
 8003084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003088:	4770      	bx	lr
 800308a:	bf00      	nop
 800308c:	20000080 	.word	0x20000080
 8003090:	20004d88 	.word	0x20004d88

08003094 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003094:	b480      	push	{r7}
 8003096:	af00      	add	r7, sp, #0
  return uwTick;
 8003098:	4b03      	ldr	r3, [pc, #12]	; (80030a8 <HAL_GetTick+0x14>)
 800309a:	681b      	ldr	r3, [r3, #0]
}
 800309c:	4618      	mov	r0, r3
 800309e:	46bd      	mov	sp, r7
 80030a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a4:	4770      	bx	lr
 80030a6:	bf00      	nop
 80030a8:	20004d88 	.word	0x20004d88

080030ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b084      	sub	sp, #16
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80030b4:	f7ff ffee 	bl	8003094 <HAL_GetTick>
 80030b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030c4:	d005      	beq.n	80030d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80030c6:	4b09      	ldr	r3, [pc, #36]	; (80030ec <HAL_Delay+0x40>)
 80030c8:	781b      	ldrb	r3, [r3, #0]
 80030ca:	461a      	mov	r2, r3
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	4413      	add	r3, r2
 80030d0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80030d2:	bf00      	nop
 80030d4:	f7ff ffde 	bl	8003094 <HAL_GetTick>
 80030d8:	4602      	mov	r2, r0
 80030da:	68bb      	ldr	r3, [r7, #8]
 80030dc:	1ad3      	subs	r3, r2, r3
 80030de:	68fa      	ldr	r2, [r7, #12]
 80030e0:	429a      	cmp	r2, r3
 80030e2:	d8f7      	bhi.n	80030d4 <HAL_Delay+0x28>
  {
  }
}
 80030e4:	bf00      	nop
 80030e6:	3710      	adds	r7, #16
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd80      	pop	{r7, pc}
 80030ec:	20000080 	.word	0x20000080

080030f0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b084      	sub	sp, #16
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030f8:	2300      	movs	r3, #0
 80030fa:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d101      	bne.n	8003106 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003102:	2301      	movs	r3, #1
 8003104:	e033      	b.n	800316e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800310a:	2b00      	cmp	r3, #0
 800310c:	d109      	bne.n	8003122 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800310e:	6878      	ldr	r0, [r7, #4]
 8003110:	f7ff fbb6 	bl	8002880 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2200      	movs	r2, #0
 8003118:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2200      	movs	r2, #0
 800311e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003126:	f003 0310 	and.w	r3, r3, #16
 800312a:	2b00      	cmp	r3, #0
 800312c:	d118      	bne.n	8003160 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003132:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003136:	f023 0302 	bic.w	r3, r3, #2
 800313a:	f043 0202 	orr.w	r2, r3, #2
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003142:	6878      	ldr	r0, [r7, #4]
 8003144:	f000 fa40 	bl	80035c8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2200      	movs	r2, #0
 800314c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003152:	f023 0303 	bic.w	r3, r3, #3
 8003156:	f043 0201 	orr.w	r2, r3, #1
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	641a      	str	r2, [r3, #64]	; 0x40
 800315e:	e001      	b.n	8003164 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003160:	2301      	movs	r3, #1
 8003162:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2200      	movs	r2, #0
 8003168:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800316c:	7bfb      	ldrb	r3, [r7, #15]
}
 800316e:	4618      	mov	r0, r3
 8003170:	3710      	adds	r7, #16
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}
	...

08003178 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b086      	sub	sp, #24
 800317c:	af00      	add	r7, sp, #0
 800317e:	60f8      	str	r0, [r7, #12]
 8003180:	60b9      	str	r1, [r7, #8]
 8003182:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003184:	2300      	movs	r3, #0
 8003186:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800318e:	2b01      	cmp	r3, #1
 8003190:	d101      	bne.n	8003196 <HAL_ADC_Start_DMA+0x1e>
 8003192:	2302      	movs	r3, #2
 8003194:	e0cc      	b.n	8003330 <HAL_ADC_Start_DMA+0x1b8>
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	2201      	movs	r2, #1
 800319a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	689b      	ldr	r3, [r3, #8]
 80031a4:	f003 0301 	and.w	r3, r3, #1
 80031a8:	2b01      	cmp	r3, #1
 80031aa:	d018      	beq.n	80031de <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	689a      	ldr	r2, [r3, #8]
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f042 0201 	orr.w	r2, r2, #1
 80031ba:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80031bc:	4b5e      	ldr	r3, [pc, #376]	; (8003338 <HAL_ADC_Start_DMA+0x1c0>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a5e      	ldr	r2, [pc, #376]	; (800333c <HAL_ADC_Start_DMA+0x1c4>)
 80031c2:	fba2 2303 	umull	r2, r3, r2, r3
 80031c6:	0c9a      	lsrs	r2, r3, #18
 80031c8:	4613      	mov	r3, r2
 80031ca:	005b      	lsls	r3, r3, #1
 80031cc:	4413      	add	r3, r2
 80031ce:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80031d0:	e002      	b.n	80031d8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80031d2:	693b      	ldr	r3, [r7, #16]
 80031d4:	3b01      	subs	r3, #1
 80031d6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80031d8:	693b      	ldr	r3, [r7, #16]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d1f9      	bne.n	80031d2 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	689b      	ldr	r3, [r3, #8]
 80031e4:	f003 0301 	and.w	r3, r3, #1
 80031e8:	2b01      	cmp	r3, #1
 80031ea:	f040 80a0 	bne.w	800332e <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80031f6:	f023 0301 	bic.w	r3, r3, #1
 80031fa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800320c:	2b00      	cmp	r3, #0
 800320e:	d007      	beq.n	8003220 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003214:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003218:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003224:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003228:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800322c:	d106      	bne.n	800323c <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003232:	f023 0206 	bic.w	r2, r3, #6
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	645a      	str	r2, [r3, #68]	; 0x44
 800323a:	e002      	b.n	8003242 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	2200      	movs	r2, #0
 8003240:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	2200      	movs	r2, #0
 8003246:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800324a:	4b3d      	ldr	r3, [pc, #244]	; (8003340 <HAL_ADC_Start_DMA+0x1c8>)
 800324c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003252:	4a3c      	ldr	r2, [pc, #240]	; (8003344 <HAL_ADC_Start_DMA+0x1cc>)
 8003254:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800325a:	4a3b      	ldr	r2, [pc, #236]	; (8003348 <HAL_ADC_Start_DMA+0x1d0>)
 800325c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003262:	4a3a      	ldr	r2, [pc, #232]	; (800334c <HAL_ADC_Start_DMA+0x1d4>)
 8003264:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800326e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	685a      	ldr	r2, [r3, #4]
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800327e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	689a      	ldr	r2, [r3, #8]
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800328e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	334c      	adds	r3, #76	; 0x4c
 800329a:	4619      	mov	r1, r3
 800329c:	68ba      	ldr	r2, [r7, #8]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	f000 fcd0 	bl	8003c44 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	f003 031f 	and.w	r3, r3, #31
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d12a      	bne.n	8003306 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a26      	ldr	r2, [pc, #152]	; (8003350 <HAL_ADC_Start_DMA+0x1d8>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d015      	beq.n	80032e6 <HAL_ADC_Start_DMA+0x16e>
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a25      	ldr	r2, [pc, #148]	; (8003354 <HAL_ADC_Start_DMA+0x1dc>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d105      	bne.n	80032d0 <HAL_ADC_Start_DMA+0x158>
 80032c4:	4b1e      	ldr	r3, [pc, #120]	; (8003340 <HAL_ADC_Start_DMA+0x1c8>)
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	f003 031f 	and.w	r3, r3, #31
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d00a      	beq.n	80032e6 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a20      	ldr	r2, [pc, #128]	; (8003358 <HAL_ADC_Start_DMA+0x1e0>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d129      	bne.n	800332e <HAL_ADC_Start_DMA+0x1b6>
 80032da:	4b19      	ldr	r3, [pc, #100]	; (8003340 <HAL_ADC_Start_DMA+0x1c8>)
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	f003 031f 	and.w	r3, r3, #31
 80032e2:	2b0f      	cmp	r3, #15
 80032e4:	d823      	bhi.n	800332e <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d11c      	bne.n	800332e <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	689a      	ldr	r2, [r3, #8]
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003302:	609a      	str	r2, [r3, #8]
 8003304:	e013      	b.n	800332e <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4a11      	ldr	r2, [pc, #68]	; (8003350 <HAL_ADC_Start_DMA+0x1d8>)
 800330c:	4293      	cmp	r3, r2
 800330e:	d10e      	bne.n	800332e <HAL_ADC_Start_DMA+0x1b6>
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	689b      	ldr	r3, [r3, #8]
 8003316:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800331a:	2b00      	cmp	r3, #0
 800331c:	d107      	bne.n	800332e <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	689a      	ldr	r2, [r3, #8]
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800332c:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800332e:	2300      	movs	r3, #0
}
 8003330:	4618      	mov	r0, r3
 8003332:	3718      	adds	r7, #24
 8003334:	46bd      	mov	sp, r7
 8003336:	bd80      	pop	{r7, pc}
 8003338:	20000078 	.word	0x20000078
 800333c:	431bde83 	.word	0x431bde83
 8003340:	40012300 	.word	0x40012300
 8003344:	080037c1 	.word	0x080037c1
 8003348:	0800387b 	.word	0x0800387b
 800334c:	08003897 	.word	0x08003897
 8003350:	40012000 	.word	0x40012000
 8003354:	40012100 	.word	0x40012100
 8003358:	40012200 	.word	0x40012200

0800335c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800335c:	b480      	push	{r7}
 800335e:	b083      	sub	sp, #12
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003364:	bf00      	nop
 8003366:	370c      	adds	r7, #12
 8003368:	46bd      	mov	sp, r7
 800336a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336e:	4770      	bx	lr

08003370 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003370:	b480      	push	{r7}
 8003372:	b083      	sub	sp, #12
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003378:	bf00      	nop
 800337a:	370c      	adds	r7, #12
 800337c:	46bd      	mov	sp, r7
 800337e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003382:	4770      	bx	lr

08003384 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003384:	b480      	push	{r7}
 8003386:	b085      	sub	sp, #20
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
 800338c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800338e:	2300      	movs	r3, #0
 8003390:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003398:	2b01      	cmp	r3, #1
 800339a:	d101      	bne.n	80033a0 <HAL_ADC_ConfigChannel+0x1c>
 800339c:	2302      	movs	r3, #2
 800339e:	e105      	b.n	80035ac <HAL_ADC_ConfigChannel+0x228>
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2201      	movs	r2, #1
 80033a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	2b09      	cmp	r3, #9
 80033ae:	d925      	bls.n	80033fc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	68d9      	ldr	r1, [r3, #12]
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	b29b      	uxth	r3, r3
 80033bc:	461a      	mov	r2, r3
 80033be:	4613      	mov	r3, r2
 80033c0:	005b      	lsls	r3, r3, #1
 80033c2:	4413      	add	r3, r2
 80033c4:	3b1e      	subs	r3, #30
 80033c6:	2207      	movs	r2, #7
 80033c8:	fa02 f303 	lsl.w	r3, r2, r3
 80033cc:	43da      	mvns	r2, r3
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	400a      	ands	r2, r1
 80033d4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	68d9      	ldr	r1, [r3, #12]
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	689a      	ldr	r2, [r3, #8]
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	b29b      	uxth	r3, r3
 80033e6:	4618      	mov	r0, r3
 80033e8:	4603      	mov	r3, r0
 80033ea:	005b      	lsls	r3, r3, #1
 80033ec:	4403      	add	r3, r0
 80033ee:	3b1e      	subs	r3, #30
 80033f0:	409a      	lsls	r2, r3
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	430a      	orrs	r2, r1
 80033f8:	60da      	str	r2, [r3, #12]
 80033fa:	e022      	b.n	8003442 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	6919      	ldr	r1, [r3, #16]
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	b29b      	uxth	r3, r3
 8003408:	461a      	mov	r2, r3
 800340a:	4613      	mov	r3, r2
 800340c:	005b      	lsls	r3, r3, #1
 800340e:	4413      	add	r3, r2
 8003410:	2207      	movs	r2, #7
 8003412:	fa02 f303 	lsl.w	r3, r2, r3
 8003416:	43da      	mvns	r2, r3
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	400a      	ands	r2, r1
 800341e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	6919      	ldr	r1, [r3, #16]
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	689a      	ldr	r2, [r3, #8]
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	b29b      	uxth	r3, r3
 8003430:	4618      	mov	r0, r3
 8003432:	4603      	mov	r3, r0
 8003434:	005b      	lsls	r3, r3, #1
 8003436:	4403      	add	r3, r0
 8003438:	409a      	lsls	r2, r3
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	430a      	orrs	r2, r1
 8003440:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	2b06      	cmp	r3, #6
 8003448:	d824      	bhi.n	8003494 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	685a      	ldr	r2, [r3, #4]
 8003454:	4613      	mov	r3, r2
 8003456:	009b      	lsls	r3, r3, #2
 8003458:	4413      	add	r3, r2
 800345a:	3b05      	subs	r3, #5
 800345c:	221f      	movs	r2, #31
 800345e:	fa02 f303 	lsl.w	r3, r2, r3
 8003462:	43da      	mvns	r2, r3
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	400a      	ands	r2, r1
 800346a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	b29b      	uxth	r3, r3
 8003478:	4618      	mov	r0, r3
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	685a      	ldr	r2, [r3, #4]
 800347e:	4613      	mov	r3, r2
 8003480:	009b      	lsls	r3, r3, #2
 8003482:	4413      	add	r3, r2
 8003484:	3b05      	subs	r3, #5
 8003486:	fa00 f203 	lsl.w	r2, r0, r3
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	430a      	orrs	r2, r1
 8003490:	635a      	str	r2, [r3, #52]	; 0x34
 8003492:	e04c      	b.n	800352e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	2b0c      	cmp	r3, #12
 800349a:	d824      	bhi.n	80034e6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	685a      	ldr	r2, [r3, #4]
 80034a6:	4613      	mov	r3, r2
 80034a8:	009b      	lsls	r3, r3, #2
 80034aa:	4413      	add	r3, r2
 80034ac:	3b23      	subs	r3, #35	; 0x23
 80034ae:	221f      	movs	r2, #31
 80034b0:	fa02 f303 	lsl.w	r3, r2, r3
 80034b4:	43da      	mvns	r2, r3
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	400a      	ands	r2, r1
 80034bc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	b29b      	uxth	r3, r3
 80034ca:	4618      	mov	r0, r3
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	685a      	ldr	r2, [r3, #4]
 80034d0:	4613      	mov	r3, r2
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	4413      	add	r3, r2
 80034d6:	3b23      	subs	r3, #35	; 0x23
 80034d8:	fa00 f203 	lsl.w	r2, r0, r3
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	430a      	orrs	r2, r1
 80034e2:	631a      	str	r2, [r3, #48]	; 0x30
 80034e4:	e023      	b.n	800352e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	685a      	ldr	r2, [r3, #4]
 80034f0:	4613      	mov	r3, r2
 80034f2:	009b      	lsls	r3, r3, #2
 80034f4:	4413      	add	r3, r2
 80034f6:	3b41      	subs	r3, #65	; 0x41
 80034f8:	221f      	movs	r2, #31
 80034fa:	fa02 f303 	lsl.w	r3, r2, r3
 80034fe:	43da      	mvns	r2, r3
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	400a      	ands	r2, r1
 8003506:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	b29b      	uxth	r3, r3
 8003514:	4618      	mov	r0, r3
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	685a      	ldr	r2, [r3, #4]
 800351a:	4613      	mov	r3, r2
 800351c:	009b      	lsls	r3, r3, #2
 800351e:	4413      	add	r3, r2
 8003520:	3b41      	subs	r3, #65	; 0x41
 8003522:	fa00 f203 	lsl.w	r2, r0, r3
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	430a      	orrs	r2, r1
 800352c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800352e:	4b22      	ldr	r3, [pc, #136]	; (80035b8 <HAL_ADC_ConfigChannel+0x234>)
 8003530:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4a21      	ldr	r2, [pc, #132]	; (80035bc <HAL_ADC_ConfigChannel+0x238>)
 8003538:	4293      	cmp	r3, r2
 800353a:	d109      	bne.n	8003550 <HAL_ADC_ConfigChannel+0x1cc>
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	2b12      	cmp	r3, #18
 8003542:	d105      	bne.n	8003550 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	685b      	ldr	r3, [r3, #4]
 8003548:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4a19      	ldr	r2, [pc, #100]	; (80035bc <HAL_ADC_ConfigChannel+0x238>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d123      	bne.n	80035a2 <HAL_ADC_ConfigChannel+0x21e>
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	2b10      	cmp	r3, #16
 8003560:	d003      	beq.n	800356a <HAL_ADC_ConfigChannel+0x1e6>
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	2b11      	cmp	r3, #17
 8003568:	d11b      	bne.n	80035a2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	2b10      	cmp	r3, #16
 800357c:	d111      	bne.n	80035a2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800357e:	4b10      	ldr	r3, [pc, #64]	; (80035c0 <HAL_ADC_ConfigChannel+0x23c>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4a10      	ldr	r2, [pc, #64]	; (80035c4 <HAL_ADC_ConfigChannel+0x240>)
 8003584:	fba2 2303 	umull	r2, r3, r2, r3
 8003588:	0c9a      	lsrs	r2, r3, #18
 800358a:	4613      	mov	r3, r2
 800358c:	009b      	lsls	r3, r3, #2
 800358e:	4413      	add	r3, r2
 8003590:	005b      	lsls	r3, r3, #1
 8003592:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003594:	e002      	b.n	800359c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003596:	68bb      	ldr	r3, [r7, #8]
 8003598:	3b01      	subs	r3, #1
 800359a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d1f9      	bne.n	8003596 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2200      	movs	r2, #0
 80035a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80035aa:	2300      	movs	r3, #0
}
 80035ac:	4618      	mov	r0, r3
 80035ae:	3714      	adds	r7, #20
 80035b0:	46bd      	mov	sp, r7
 80035b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b6:	4770      	bx	lr
 80035b8:	40012300 	.word	0x40012300
 80035bc:	40012000 	.word	0x40012000
 80035c0:	20000078 	.word	0x20000078
 80035c4:	431bde83 	.word	0x431bde83

080035c8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80035c8:	b480      	push	{r7}
 80035ca:	b085      	sub	sp, #20
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80035d0:	4b79      	ldr	r3, [pc, #484]	; (80037b8 <ADC_Init+0x1f0>)
 80035d2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	685a      	ldr	r2, [r3, #4]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	431a      	orrs	r2, r3
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	685a      	ldr	r2, [r3, #4]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80035fc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	6859      	ldr	r1, [r3, #4]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	691b      	ldr	r3, [r3, #16]
 8003608:	021a      	lsls	r2, r3, #8
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	430a      	orrs	r2, r1
 8003610:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	685a      	ldr	r2, [r3, #4]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003620:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	6859      	ldr	r1, [r3, #4]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	689a      	ldr	r2, [r3, #8]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	430a      	orrs	r2, r1
 8003632:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	689a      	ldr	r2, [r3, #8]
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003642:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	6899      	ldr	r1, [r3, #8]
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	68da      	ldr	r2, [r3, #12]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	430a      	orrs	r2, r1
 8003654:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800365a:	4a58      	ldr	r2, [pc, #352]	; (80037bc <ADC_Init+0x1f4>)
 800365c:	4293      	cmp	r3, r2
 800365e:	d022      	beq.n	80036a6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	689a      	ldr	r2, [r3, #8]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800366e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	6899      	ldr	r1, [r3, #8]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	430a      	orrs	r2, r1
 8003680:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	689a      	ldr	r2, [r3, #8]
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003690:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	6899      	ldr	r1, [r3, #8]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	430a      	orrs	r2, r1
 80036a2:	609a      	str	r2, [r3, #8]
 80036a4:	e00f      	b.n	80036c6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	689a      	ldr	r2, [r3, #8]
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80036b4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	689a      	ldr	r2, [r3, #8]
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80036c4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	689a      	ldr	r2, [r3, #8]
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f022 0202 	bic.w	r2, r2, #2
 80036d4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	6899      	ldr	r1, [r3, #8]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	7e1b      	ldrb	r3, [r3, #24]
 80036e0:	005a      	lsls	r2, r3, #1
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	430a      	orrs	r2, r1
 80036e8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d01b      	beq.n	800372c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	685a      	ldr	r2, [r3, #4]
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003702:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	685a      	ldr	r2, [r3, #4]
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003712:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	6859      	ldr	r1, [r3, #4]
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800371e:	3b01      	subs	r3, #1
 8003720:	035a      	lsls	r2, r3, #13
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	430a      	orrs	r2, r1
 8003728:	605a      	str	r2, [r3, #4]
 800372a:	e007      	b.n	800373c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	685a      	ldr	r2, [r3, #4]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800373a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800374a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	69db      	ldr	r3, [r3, #28]
 8003756:	3b01      	subs	r3, #1
 8003758:	051a      	lsls	r2, r3, #20
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	430a      	orrs	r2, r1
 8003760:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	689a      	ldr	r2, [r3, #8]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003770:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	6899      	ldr	r1, [r3, #8]
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800377e:	025a      	lsls	r2, r3, #9
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	430a      	orrs	r2, r1
 8003786:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	689a      	ldr	r2, [r3, #8]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003796:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	6899      	ldr	r1, [r3, #8]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	695b      	ldr	r3, [r3, #20]
 80037a2:	029a      	lsls	r2, r3, #10
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	430a      	orrs	r2, r1
 80037aa:	609a      	str	r2, [r3, #8]
}
 80037ac:	bf00      	nop
 80037ae:	3714      	adds	r7, #20
 80037b0:	46bd      	mov	sp, r7
 80037b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b6:	4770      	bx	lr
 80037b8:	40012300 	.word	0x40012300
 80037bc:	0f000001 	.word	0x0f000001

080037c0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b084      	sub	sp, #16
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037cc:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037d2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d13c      	bne.n	8003854 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037de:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	689b      	ldr	r3, [r3, #8]
 80037ec:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d12b      	bne.n	800384c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d127      	bne.n	800384c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003802:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003806:	2b00      	cmp	r3, #0
 8003808:	d006      	beq.n	8003818 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	689b      	ldr	r3, [r3, #8]
 8003810:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003814:	2b00      	cmp	r3, #0
 8003816:	d119      	bne.n	800384c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	685a      	ldr	r2, [r3, #4]
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f022 0220 	bic.w	r2, r2, #32
 8003826:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800382c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003838:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800383c:	2b00      	cmp	r3, #0
 800383e:	d105      	bne.n	800384c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003844:	f043 0201 	orr.w	r2, r3, #1
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800384c:	68f8      	ldr	r0, [r7, #12]
 800384e:	f7fe f8f7 	bl	8001a40 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003852:	e00e      	b.n	8003872 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003858:	f003 0310 	and.w	r3, r3, #16
 800385c:	2b00      	cmp	r3, #0
 800385e:	d003      	beq.n	8003868 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003860:	68f8      	ldr	r0, [r7, #12]
 8003862:	f7ff fd85 	bl	8003370 <HAL_ADC_ErrorCallback>
}
 8003866:	e004      	b.n	8003872 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800386c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800386e:	6878      	ldr	r0, [r7, #4]
 8003870:	4798      	blx	r3
}
 8003872:	bf00      	nop
 8003874:	3710      	adds	r7, #16
 8003876:	46bd      	mov	sp, r7
 8003878:	bd80      	pop	{r7, pc}

0800387a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800387a:	b580      	push	{r7, lr}
 800387c:	b084      	sub	sp, #16
 800387e:	af00      	add	r7, sp, #0
 8003880:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003886:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003888:	68f8      	ldr	r0, [r7, #12]
 800388a:	f7ff fd67 	bl	800335c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800388e:	bf00      	nop
 8003890:	3710      	adds	r7, #16
 8003892:	46bd      	mov	sp, r7
 8003894:	bd80      	pop	{r7, pc}

08003896 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003896:	b580      	push	{r7, lr}
 8003898:	b084      	sub	sp, #16
 800389a:	af00      	add	r7, sp, #0
 800389c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038a2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	2240      	movs	r2, #64	; 0x40
 80038a8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038ae:	f043 0204 	orr.w	r2, r3, #4
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80038b6:	68f8      	ldr	r0, [r7, #12]
 80038b8:	f7ff fd5a 	bl	8003370 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80038bc:	bf00      	nop
 80038be:	3710      	adds	r7, #16
 80038c0:	46bd      	mov	sp, r7
 80038c2:	bd80      	pop	{r7, pc}

080038c4 <__NVIC_SetPriorityGrouping>:
{
 80038c4:	b480      	push	{r7}
 80038c6:	b085      	sub	sp, #20
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	f003 0307 	and.w	r3, r3, #7
 80038d2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80038d4:	4b0c      	ldr	r3, [pc, #48]	; (8003908 <__NVIC_SetPriorityGrouping+0x44>)
 80038d6:	68db      	ldr	r3, [r3, #12]
 80038d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80038da:	68ba      	ldr	r2, [r7, #8]
 80038dc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80038e0:	4013      	ands	r3, r2
 80038e2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80038e8:	68bb      	ldr	r3, [r7, #8]
 80038ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80038ec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80038f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80038f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80038f6:	4a04      	ldr	r2, [pc, #16]	; (8003908 <__NVIC_SetPriorityGrouping+0x44>)
 80038f8:	68bb      	ldr	r3, [r7, #8]
 80038fa:	60d3      	str	r3, [r2, #12]
}
 80038fc:	bf00      	nop
 80038fe:	3714      	adds	r7, #20
 8003900:	46bd      	mov	sp, r7
 8003902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003906:	4770      	bx	lr
 8003908:	e000ed00 	.word	0xe000ed00

0800390c <__NVIC_GetPriorityGrouping>:
{
 800390c:	b480      	push	{r7}
 800390e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003910:	4b04      	ldr	r3, [pc, #16]	; (8003924 <__NVIC_GetPriorityGrouping+0x18>)
 8003912:	68db      	ldr	r3, [r3, #12]
 8003914:	0a1b      	lsrs	r3, r3, #8
 8003916:	f003 0307 	and.w	r3, r3, #7
}
 800391a:	4618      	mov	r0, r3
 800391c:	46bd      	mov	sp, r7
 800391e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003922:	4770      	bx	lr
 8003924:	e000ed00 	.word	0xe000ed00

08003928 <__NVIC_EnableIRQ>:
{
 8003928:	b480      	push	{r7}
 800392a:	b083      	sub	sp, #12
 800392c:	af00      	add	r7, sp, #0
 800392e:	4603      	mov	r3, r0
 8003930:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003932:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003936:	2b00      	cmp	r3, #0
 8003938:	db0b      	blt.n	8003952 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800393a:	79fb      	ldrb	r3, [r7, #7]
 800393c:	f003 021f 	and.w	r2, r3, #31
 8003940:	4907      	ldr	r1, [pc, #28]	; (8003960 <__NVIC_EnableIRQ+0x38>)
 8003942:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003946:	095b      	lsrs	r3, r3, #5
 8003948:	2001      	movs	r0, #1
 800394a:	fa00 f202 	lsl.w	r2, r0, r2
 800394e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003952:	bf00      	nop
 8003954:	370c      	adds	r7, #12
 8003956:	46bd      	mov	sp, r7
 8003958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395c:	4770      	bx	lr
 800395e:	bf00      	nop
 8003960:	e000e100 	.word	0xe000e100

08003964 <__NVIC_SetPriority>:
{
 8003964:	b480      	push	{r7}
 8003966:	b083      	sub	sp, #12
 8003968:	af00      	add	r7, sp, #0
 800396a:	4603      	mov	r3, r0
 800396c:	6039      	str	r1, [r7, #0]
 800396e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003970:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003974:	2b00      	cmp	r3, #0
 8003976:	db0a      	blt.n	800398e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	b2da      	uxtb	r2, r3
 800397c:	490c      	ldr	r1, [pc, #48]	; (80039b0 <__NVIC_SetPriority+0x4c>)
 800397e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003982:	0112      	lsls	r2, r2, #4
 8003984:	b2d2      	uxtb	r2, r2
 8003986:	440b      	add	r3, r1
 8003988:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800398c:	e00a      	b.n	80039a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	b2da      	uxtb	r2, r3
 8003992:	4908      	ldr	r1, [pc, #32]	; (80039b4 <__NVIC_SetPriority+0x50>)
 8003994:	79fb      	ldrb	r3, [r7, #7]
 8003996:	f003 030f 	and.w	r3, r3, #15
 800399a:	3b04      	subs	r3, #4
 800399c:	0112      	lsls	r2, r2, #4
 800399e:	b2d2      	uxtb	r2, r2
 80039a0:	440b      	add	r3, r1
 80039a2:	761a      	strb	r2, [r3, #24]
}
 80039a4:	bf00      	nop
 80039a6:	370c      	adds	r7, #12
 80039a8:	46bd      	mov	sp, r7
 80039aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ae:	4770      	bx	lr
 80039b0:	e000e100 	.word	0xe000e100
 80039b4:	e000ed00 	.word	0xe000ed00

080039b8 <NVIC_EncodePriority>:
{
 80039b8:	b480      	push	{r7}
 80039ba:	b089      	sub	sp, #36	; 0x24
 80039bc:	af00      	add	r7, sp, #0
 80039be:	60f8      	str	r0, [r7, #12]
 80039c0:	60b9      	str	r1, [r7, #8]
 80039c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	f003 0307 	and.w	r3, r3, #7
 80039ca:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80039cc:	69fb      	ldr	r3, [r7, #28]
 80039ce:	f1c3 0307 	rsb	r3, r3, #7
 80039d2:	2b04      	cmp	r3, #4
 80039d4:	bf28      	it	cs
 80039d6:	2304      	movcs	r3, #4
 80039d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80039da:	69fb      	ldr	r3, [r7, #28]
 80039dc:	3304      	adds	r3, #4
 80039de:	2b06      	cmp	r3, #6
 80039e0:	d902      	bls.n	80039e8 <NVIC_EncodePriority+0x30>
 80039e2:	69fb      	ldr	r3, [r7, #28]
 80039e4:	3b03      	subs	r3, #3
 80039e6:	e000      	b.n	80039ea <NVIC_EncodePriority+0x32>
 80039e8:	2300      	movs	r3, #0
 80039ea:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039ec:	f04f 32ff 	mov.w	r2, #4294967295
 80039f0:	69bb      	ldr	r3, [r7, #24]
 80039f2:	fa02 f303 	lsl.w	r3, r2, r3
 80039f6:	43da      	mvns	r2, r3
 80039f8:	68bb      	ldr	r3, [r7, #8]
 80039fa:	401a      	ands	r2, r3
 80039fc:	697b      	ldr	r3, [r7, #20]
 80039fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a00:	f04f 31ff 	mov.w	r1, #4294967295
 8003a04:	697b      	ldr	r3, [r7, #20]
 8003a06:	fa01 f303 	lsl.w	r3, r1, r3
 8003a0a:	43d9      	mvns	r1, r3
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a10:	4313      	orrs	r3, r2
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	3724      	adds	r7, #36	; 0x24
 8003a16:	46bd      	mov	sp, r7
 8003a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1c:	4770      	bx	lr
	...

08003a20 <SysTick_Config>:
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b082      	sub	sp, #8
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	3b01      	subs	r3, #1
 8003a2c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003a30:	d301      	bcc.n	8003a36 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8003a32:	2301      	movs	r3, #1
 8003a34:	e00f      	b.n	8003a56 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a36:	4a0a      	ldr	r2, [pc, #40]	; (8003a60 <SysTick_Config+0x40>)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	3b01      	subs	r3, #1
 8003a3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a3e:	210f      	movs	r1, #15
 8003a40:	f04f 30ff 	mov.w	r0, #4294967295
 8003a44:	f7ff ff8e 	bl	8003964 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a48:	4b05      	ldr	r3, [pc, #20]	; (8003a60 <SysTick_Config+0x40>)
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a4e:	4b04      	ldr	r3, [pc, #16]	; (8003a60 <SysTick_Config+0x40>)
 8003a50:	2207      	movs	r2, #7
 8003a52:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8003a54:	2300      	movs	r3, #0
}
 8003a56:	4618      	mov	r0, r3
 8003a58:	3708      	adds	r7, #8
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	bd80      	pop	{r7, pc}
 8003a5e:	bf00      	nop
 8003a60:	e000e010 	.word	0xe000e010

08003a64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	b082      	sub	sp, #8
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a6c:	6878      	ldr	r0, [r7, #4]
 8003a6e:	f7ff ff29 	bl	80038c4 <__NVIC_SetPriorityGrouping>
}
 8003a72:	bf00      	nop
 8003a74:	3708      	adds	r7, #8
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bd80      	pop	{r7, pc}

08003a7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003a7a:	b580      	push	{r7, lr}
 8003a7c:	b086      	sub	sp, #24
 8003a7e:	af00      	add	r7, sp, #0
 8003a80:	4603      	mov	r3, r0
 8003a82:	60b9      	str	r1, [r7, #8]
 8003a84:	607a      	str	r2, [r7, #4]
 8003a86:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003a88:	2300      	movs	r3, #0
 8003a8a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003a8c:	f7ff ff3e 	bl	800390c <__NVIC_GetPriorityGrouping>
 8003a90:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a92:	687a      	ldr	r2, [r7, #4]
 8003a94:	68b9      	ldr	r1, [r7, #8]
 8003a96:	6978      	ldr	r0, [r7, #20]
 8003a98:	f7ff ff8e 	bl	80039b8 <NVIC_EncodePriority>
 8003a9c:	4602      	mov	r2, r0
 8003a9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003aa2:	4611      	mov	r1, r2
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	f7ff ff5d 	bl	8003964 <__NVIC_SetPriority>
}
 8003aaa:	bf00      	nop
 8003aac:	3718      	adds	r7, #24
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bd80      	pop	{r7, pc}

08003ab2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ab2:	b580      	push	{r7, lr}
 8003ab4:	b082      	sub	sp, #8
 8003ab6:	af00      	add	r7, sp, #0
 8003ab8:	4603      	mov	r3, r0
 8003aba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003abc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	f7ff ff31 	bl	8003928 <__NVIC_EnableIRQ>
}
 8003ac6:	bf00      	nop
 8003ac8:	3708      	adds	r7, #8
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bd80      	pop	{r7, pc}

08003ace <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003ace:	b580      	push	{r7, lr}
 8003ad0:	b082      	sub	sp, #8
 8003ad2:	af00      	add	r7, sp, #0
 8003ad4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003ad6:	6878      	ldr	r0, [r7, #4]
 8003ad8:	f7ff ffa2 	bl	8003a20 <SysTick_Config>
 8003adc:	4603      	mov	r3, r0
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	3708      	adds	r7, #8
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}
	...

08003ae8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b086      	sub	sp, #24
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003af0:	2300      	movs	r3, #0
 8003af2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003af4:	f7ff face 	bl	8003094 <HAL_GetTick>
 8003af8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d101      	bne.n	8003b04 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003b00:	2301      	movs	r3, #1
 8003b02:	e099      	b.n	8003c38 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2200      	movs	r2, #0
 8003b08:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2202      	movs	r2, #2
 8003b10:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	681a      	ldr	r2, [r3, #0]
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f022 0201 	bic.w	r2, r2, #1
 8003b22:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b24:	e00f      	b.n	8003b46 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003b26:	f7ff fab5 	bl	8003094 <HAL_GetTick>
 8003b2a:	4602      	mov	r2, r0
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	1ad3      	subs	r3, r2, r3
 8003b30:	2b05      	cmp	r3, #5
 8003b32:	d908      	bls.n	8003b46 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2220      	movs	r2, #32
 8003b38:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2203      	movs	r2, #3
 8003b3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003b42:	2303      	movs	r3, #3
 8003b44:	e078      	b.n	8003c38 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f003 0301 	and.w	r3, r3, #1
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d1e8      	bne.n	8003b26 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003b5c:	697a      	ldr	r2, [r7, #20]
 8003b5e:	4b38      	ldr	r3, [pc, #224]	; (8003c40 <HAL_DMA_Init+0x158>)
 8003b60:	4013      	ands	r3, r2
 8003b62:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	685a      	ldr	r2, [r3, #4]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	689b      	ldr	r3, [r3, #8]
 8003b6c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b72:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	691b      	ldr	r3, [r3, #16]
 8003b78:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b7e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	699b      	ldr	r3, [r3, #24]
 8003b84:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b8a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6a1b      	ldr	r3, [r3, #32]
 8003b90:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003b92:	697a      	ldr	r2, [r7, #20]
 8003b94:	4313      	orrs	r3, r2
 8003b96:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b9c:	2b04      	cmp	r3, #4
 8003b9e:	d107      	bne.n	8003bb0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	697a      	ldr	r2, [r7, #20]
 8003bac:	4313      	orrs	r3, r2
 8003bae:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	697a      	ldr	r2, [r7, #20]
 8003bb6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	695b      	ldr	r3, [r3, #20]
 8003bbe:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	f023 0307 	bic.w	r3, r3, #7
 8003bc6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bcc:	697a      	ldr	r2, [r7, #20]
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bd6:	2b04      	cmp	r3, #4
 8003bd8:	d117      	bne.n	8003c0a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bde:	697a      	ldr	r2, [r7, #20]
 8003be0:	4313      	orrs	r3, r2
 8003be2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d00e      	beq.n	8003c0a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003bec:	6878      	ldr	r0, [r7, #4]
 8003bee:	f000 fa9d 	bl	800412c <DMA_CheckFifoParam>
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d008      	beq.n	8003c0a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2240      	movs	r2, #64	; 0x40
 8003bfc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2201      	movs	r2, #1
 8003c02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003c06:	2301      	movs	r3, #1
 8003c08:	e016      	b.n	8003c38 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	697a      	ldr	r2, [r7, #20]
 8003c10:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003c12:	6878      	ldr	r0, [r7, #4]
 8003c14:	f000 fa54 	bl	80040c0 <DMA_CalcBaseAndBitshift>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c20:	223f      	movs	r2, #63	; 0x3f
 8003c22:	409a      	lsls	r2, r3
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2201      	movs	r2, #1
 8003c32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003c36:	2300      	movs	r3, #0
}
 8003c38:	4618      	mov	r0, r3
 8003c3a:	3718      	adds	r7, #24
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bd80      	pop	{r7, pc}
 8003c40:	f010803f 	.word	0xf010803f

08003c44 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b086      	sub	sp, #24
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	60f8      	str	r0, [r7, #12]
 8003c4c:	60b9      	str	r1, [r7, #8]
 8003c4e:	607a      	str	r2, [r7, #4]
 8003c50:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c52:	2300      	movs	r3, #0
 8003c54:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c5a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003c62:	2b01      	cmp	r3, #1
 8003c64:	d101      	bne.n	8003c6a <HAL_DMA_Start_IT+0x26>
 8003c66:	2302      	movs	r3, #2
 8003c68:	e040      	b.n	8003cec <HAL_DMA_Start_IT+0xa8>
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	2201      	movs	r2, #1
 8003c6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003c78:	b2db      	uxtb	r3, r3
 8003c7a:	2b01      	cmp	r3, #1
 8003c7c:	d12f      	bne.n	8003cde <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2202      	movs	r2, #2
 8003c82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	2200      	movs	r2, #0
 8003c8a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	687a      	ldr	r2, [r7, #4]
 8003c90:	68b9      	ldr	r1, [r7, #8]
 8003c92:	68f8      	ldr	r0, [r7, #12]
 8003c94:	f000 f9e6 	bl	8004064 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c9c:	223f      	movs	r2, #63	; 0x3f
 8003c9e:	409a      	lsls	r2, r3
 8003ca0:	693b      	ldr	r3, [r7, #16]
 8003ca2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	681a      	ldr	r2, [r3, #0]
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f042 0216 	orr.w	r2, r2, #22
 8003cb2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d007      	beq.n	8003ccc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	681a      	ldr	r2, [r3, #0]
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f042 0208 	orr.w	r2, r2, #8
 8003cca:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	681a      	ldr	r2, [r3, #0]
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f042 0201 	orr.w	r2, r2, #1
 8003cda:	601a      	str	r2, [r3, #0]
 8003cdc:	e005      	b.n	8003cea <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003ce6:	2302      	movs	r3, #2
 8003ce8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003cea:	7dfb      	ldrb	r3, [r7, #23]
}
 8003cec:	4618      	mov	r0, r3
 8003cee:	3718      	adds	r7, #24
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd80      	pop	{r7, pc}

08003cf4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	b083      	sub	sp, #12
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003d02:	b2db      	uxtb	r3, r3
 8003d04:	2b02      	cmp	r3, #2
 8003d06:	d004      	beq.n	8003d12 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2280      	movs	r2, #128	; 0x80
 8003d0c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	e00c      	b.n	8003d2c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2205      	movs	r2, #5
 8003d16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	681a      	ldr	r2, [r3, #0]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f022 0201 	bic.w	r2, r2, #1
 8003d28:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003d2a:	2300      	movs	r3, #0
}
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	370c      	adds	r7, #12
 8003d30:	46bd      	mov	sp, r7
 8003d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d36:	4770      	bx	lr

08003d38 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b086      	sub	sp, #24
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003d40:	2300      	movs	r3, #0
 8003d42:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003d44:	4b92      	ldr	r3, [pc, #584]	; (8003f90 <HAL_DMA_IRQHandler+0x258>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a92      	ldr	r2, [pc, #584]	; (8003f94 <HAL_DMA_IRQHandler+0x25c>)
 8003d4a:	fba2 2303 	umull	r2, r3, r2, r3
 8003d4e:	0a9b      	lsrs	r3, r3, #10
 8003d50:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d56:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003d58:	693b      	ldr	r3, [r7, #16]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d62:	2208      	movs	r2, #8
 8003d64:	409a      	lsls	r2, r3
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	4013      	ands	r3, r2
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d01a      	beq.n	8003da4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f003 0304 	and.w	r3, r3, #4
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d013      	beq.n	8003da4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	681a      	ldr	r2, [r3, #0]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f022 0204 	bic.w	r2, r2, #4
 8003d8a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d90:	2208      	movs	r2, #8
 8003d92:	409a      	lsls	r2, r3
 8003d94:	693b      	ldr	r3, [r7, #16]
 8003d96:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d9c:	f043 0201 	orr.w	r2, r3, #1
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003da8:	2201      	movs	r2, #1
 8003daa:	409a      	lsls	r2, r3
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	4013      	ands	r3, r2
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d012      	beq.n	8003dda <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	695b      	ldr	r3, [r3, #20]
 8003dba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d00b      	beq.n	8003dda <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dc6:	2201      	movs	r2, #1
 8003dc8:	409a      	lsls	r2, r3
 8003dca:	693b      	ldr	r3, [r7, #16]
 8003dcc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dd2:	f043 0202 	orr.w	r2, r3, #2
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dde:	2204      	movs	r2, #4
 8003de0:	409a      	lsls	r2, r3
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	4013      	ands	r3, r2
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d012      	beq.n	8003e10 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f003 0302 	and.w	r3, r3, #2
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d00b      	beq.n	8003e10 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dfc:	2204      	movs	r2, #4
 8003dfe:	409a      	lsls	r2, r3
 8003e00:	693b      	ldr	r3, [r7, #16]
 8003e02:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e08:	f043 0204 	orr.w	r2, r3, #4
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e14:	2210      	movs	r2, #16
 8003e16:	409a      	lsls	r2, r3
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	4013      	ands	r3, r2
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d043      	beq.n	8003ea8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f003 0308 	and.w	r3, r3, #8
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d03c      	beq.n	8003ea8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e32:	2210      	movs	r2, #16
 8003e34:	409a      	lsls	r2, r3
 8003e36:	693b      	ldr	r3, [r7, #16]
 8003e38:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d018      	beq.n	8003e7a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d108      	bne.n	8003e68 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d024      	beq.n	8003ea8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e62:	6878      	ldr	r0, [r7, #4]
 8003e64:	4798      	blx	r3
 8003e66:	e01f      	b.n	8003ea8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d01b      	beq.n	8003ea8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e74:	6878      	ldr	r0, [r7, #4]
 8003e76:	4798      	blx	r3
 8003e78:	e016      	b.n	8003ea8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d107      	bne.n	8003e98 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	681a      	ldr	r2, [r3, #0]
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f022 0208 	bic.w	r2, r2, #8
 8003e96:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d003      	beq.n	8003ea8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ea4:	6878      	ldr	r0, [r7, #4]
 8003ea6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003eac:	2220      	movs	r2, #32
 8003eae:	409a      	lsls	r2, r3
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	4013      	ands	r3, r2
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	f000 808e 	beq.w	8003fd6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f003 0310 	and.w	r3, r3, #16
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	f000 8086 	beq.w	8003fd6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ece:	2220      	movs	r2, #32
 8003ed0:	409a      	lsls	r2, r3
 8003ed2:	693b      	ldr	r3, [r7, #16]
 8003ed4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003edc:	b2db      	uxtb	r3, r3
 8003ede:	2b05      	cmp	r3, #5
 8003ee0:	d136      	bne.n	8003f50 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	681a      	ldr	r2, [r3, #0]
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f022 0216 	bic.w	r2, r2, #22
 8003ef0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	695a      	ldr	r2, [r3, #20]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003f00:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d103      	bne.n	8003f12 <HAL_DMA_IRQHandler+0x1da>
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d007      	beq.n	8003f22 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f022 0208 	bic.w	r2, r2, #8
 8003f20:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f26:	223f      	movs	r2, #63	; 0x3f
 8003f28:	409a      	lsls	r2, r3
 8003f2a:	693b      	ldr	r3, [r7, #16]
 8003f2c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2200      	movs	r2, #0
 8003f32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2201      	movs	r2, #1
 8003f3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d07d      	beq.n	8004042 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f4a:	6878      	ldr	r0, [r7, #4]
 8003f4c:	4798      	blx	r3
        }
        return;
 8003f4e:	e078      	b.n	8004042 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d01c      	beq.n	8003f98 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d108      	bne.n	8003f7e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d030      	beq.n	8003fd6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f78:	6878      	ldr	r0, [r7, #4]
 8003f7a:	4798      	blx	r3
 8003f7c:	e02b      	b.n	8003fd6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d027      	beq.n	8003fd6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f8a:	6878      	ldr	r0, [r7, #4]
 8003f8c:	4798      	blx	r3
 8003f8e:	e022      	b.n	8003fd6 <HAL_DMA_IRQHandler+0x29e>
 8003f90:	20000078 	.word	0x20000078
 8003f94:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d10f      	bne.n	8003fc6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	681a      	ldr	r2, [r3, #0]
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f022 0210 	bic.w	r2, r2, #16
 8003fb4:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2200      	movs	r2, #0
 8003fba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2201      	movs	r2, #1
 8003fc2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d003      	beq.n	8003fd6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fd2:	6878      	ldr	r0, [r7, #4]
 8003fd4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d032      	beq.n	8004044 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fe2:	f003 0301 	and.w	r3, r3, #1
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d022      	beq.n	8004030 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2205      	movs	r2, #5
 8003fee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	681a      	ldr	r2, [r3, #0]
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f022 0201 	bic.w	r2, r2, #1
 8004000:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004002:	68bb      	ldr	r3, [r7, #8]
 8004004:	3301      	adds	r3, #1
 8004006:	60bb      	str	r3, [r7, #8]
 8004008:	697a      	ldr	r2, [r7, #20]
 800400a:	429a      	cmp	r2, r3
 800400c:	d307      	bcc.n	800401e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f003 0301 	and.w	r3, r3, #1
 8004018:	2b00      	cmp	r3, #0
 800401a:	d1f2      	bne.n	8004002 <HAL_DMA_IRQHandler+0x2ca>
 800401c:	e000      	b.n	8004020 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800401e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2200      	movs	r2, #0
 8004024:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2201      	movs	r2, #1
 800402c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004034:	2b00      	cmp	r3, #0
 8004036:	d005      	beq.n	8004044 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800403c:	6878      	ldr	r0, [r7, #4]
 800403e:	4798      	blx	r3
 8004040:	e000      	b.n	8004044 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004042:	bf00      	nop
    }
  }
}
 8004044:	3718      	adds	r7, #24
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}
 800404a:	bf00      	nop

0800404c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800404c:	b480      	push	{r7}
 800404e:	b083      	sub	sp, #12
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8004058:	4618      	mov	r0, r3
 800405a:	370c      	adds	r7, #12
 800405c:	46bd      	mov	sp, r7
 800405e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004062:	4770      	bx	lr

08004064 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004064:	b480      	push	{r7}
 8004066:	b085      	sub	sp, #20
 8004068:	af00      	add	r7, sp, #0
 800406a:	60f8      	str	r0, [r7, #12]
 800406c:	60b9      	str	r1, [r7, #8]
 800406e:	607a      	str	r2, [r7, #4]
 8004070:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	681a      	ldr	r2, [r3, #0]
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004080:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	683a      	ldr	r2, [r7, #0]
 8004088:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	2b40      	cmp	r3, #64	; 0x40
 8004090:	d108      	bne.n	80040a4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	687a      	ldr	r2, [r7, #4]
 8004098:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	68ba      	ldr	r2, [r7, #8]
 80040a0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80040a2:	e007      	b.n	80040b4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	68ba      	ldr	r2, [r7, #8]
 80040aa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	687a      	ldr	r2, [r7, #4]
 80040b2:	60da      	str	r2, [r3, #12]
}
 80040b4:	bf00      	nop
 80040b6:	3714      	adds	r7, #20
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr

080040c0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80040c0:	b480      	push	{r7}
 80040c2:	b085      	sub	sp, #20
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	b2db      	uxtb	r3, r3
 80040ce:	3b10      	subs	r3, #16
 80040d0:	4a14      	ldr	r2, [pc, #80]	; (8004124 <DMA_CalcBaseAndBitshift+0x64>)
 80040d2:	fba2 2303 	umull	r2, r3, r2, r3
 80040d6:	091b      	lsrs	r3, r3, #4
 80040d8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80040da:	4a13      	ldr	r2, [pc, #76]	; (8004128 <DMA_CalcBaseAndBitshift+0x68>)
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	4413      	add	r3, r2
 80040e0:	781b      	ldrb	r3, [r3, #0]
 80040e2:	461a      	mov	r2, r3
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	2b03      	cmp	r3, #3
 80040ec:	d909      	bls.n	8004102 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80040f6:	f023 0303 	bic.w	r3, r3, #3
 80040fa:	1d1a      	adds	r2, r3, #4
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	659a      	str	r2, [r3, #88]	; 0x58
 8004100:	e007      	b.n	8004112 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800410a:	f023 0303 	bic.w	r3, r3, #3
 800410e:	687a      	ldr	r2, [r7, #4]
 8004110:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004116:	4618      	mov	r0, r3
 8004118:	3714      	adds	r7, #20
 800411a:	46bd      	mov	sp, r7
 800411c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004120:	4770      	bx	lr
 8004122:	bf00      	nop
 8004124:	aaaaaaab 	.word	0xaaaaaaab
 8004128:	0800e7c4 	.word	0x0800e7c4

0800412c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800412c:	b480      	push	{r7}
 800412e:	b085      	sub	sp, #20
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004134:	2300      	movs	r3, #0
 8004136:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800413c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	699b      	ldr	r3, [r3, #24]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d11f      	bne.n	8004186 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004146:	68bb      	ldr	r3, [r7, #8]
 8004148:	2b03      	cmp	r3, #3
 800414a:	d855      	bhi.n	80041f8 <DMA_CheckFifoParam+0xcc>
 800414c:	a201      	add	r2, pc, #4	; (adr r2, 8004154 <DMA_CheckFifoParam+0x28>)
 800414e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004152:	bf00      	nop
 8004154:	08004165 	.word	0x08004165
 8004158:	08004177 	.word	0x08004177
 800415c:	08004165 	.word	0x08004165
 8004160:	080041f9 	.word	0x080041f9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004168:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800416c:	2b00      	cmp	r3, #0
 800416e:	d045      	beq.n	80041fc <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8004170:	2301      	movs	r3, #1
 8004172:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004174:	e042      	b.n	80041fc <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800417a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800417e:	d13f      	bne.n	8004200 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8004180:	2301      	movs	r3, #1
 8004182:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004184:	e03c      	b.n	8004200 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	699b      	ldr	r3, [r3, #24]
 800418a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800418e:	d121      	bne.n	80041d4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004190:	68bb      	ldr	r3, [r7, #8]
 8004192:	2b03      	cmp	r3, #3
 8004194:	d836      	bhi.n	8004204 <DMA_CheckFifoParam+0xd8>
 8004196:	a201      	add	r2, pc, #4	; (adr r2, 800419c <DMA_CheckFifoParam+0x70>)
 8004198:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800419c:	080041ad 	.word	0x080041ad
 80041a0:	080041b3 	.word	0x080041b3
 80041a4:	080041ad 	.word	0x080041ad
 80041a8:	080041c5 	.word	0x080041c5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80041ac:	2301      	movs	r3, #1
 80041ae:	73fb      	strb	r3, [r7, #15]
      break;
 80041b0:	e02f      	b.n	8004212 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041b6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d024      	beq.n	8004208 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80041be:	2301      	movs	r3, #1
 80041c0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041c2:	e021      	b.n	8004208 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041c8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80041cc:	d11e      	bne.n	800420c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80041d2:	e01b      	b.n	800420c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	2b02      	cmp	r3, #2
 80041d8:	d902      	bls.n	80041e0 <DMA_CheckFifoParam+0xb4>
 80041da:	2b03      	cmp	r3, #3
 80041dc:	d003      	beq.n	80041e6 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80041de:	e018      	b.n	8004212 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80041e0:	2301      	movs	r3, #1
 80041e2:	73fb      	strb	r3, [r7, #15]
      break;
 80041e4:	e015      	b.n	8004212 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041ea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d00e      	beq.n	8004210 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80041f2:	2301      	movs	r3, #1
 80041f4:	73fb      	strb	r3, [r7, #15]
      break;
 80041f6:	e00b      	b.n	8004210 <DMA_CheckFifoParam+0xe4>
      break;
 80041f8:	bf00      	nop
 80041fa:	e00a      	b.n	8004212 <DMA_CheckFifoParam+0xe6>
      break;
 80041fc:	bf00      	nop
 80041fe:	e008      	b.n	8004212 <DMA_CheckFifoParam+0xe6>
      break;
 8004200:	bf00      	nop
 8004202:	e006      	b.n	8004212 <DMA_CheckFifoParam+0xe6>
      break;
 8004204:	bf00      	nop
 8004206:	e004      	b.n	8004212 <DMA_CheckFifoParam+0xe6>
      break;
 8004208:	bf00      	nop
 800420a:	e002      	b.n	8004212 <DMA_CheckFifoParam+0xe6>
      break;   
 800420c:	bf00      	nop
 800420e:	e000      	b.n	8004212 <DMA_CheckFifoParam+0xe6>
      break;
 8004210:	bf00      	nop
    }
  } 
  
  return status; 
 8004212:	7bfb      	ldrb	r3, [r7, #15]
}
 8004214:	4618      	mov	r0, r3
 8004216:	3714      	adds	r7, #20
 8004218:	46bd      	mov	sp, r7
 800421a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421e:	4770      	bx	lr

08004220 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004220:	b480      	push	{r7}
 8004222:	b089      	sub	sp, #36	; 0x24
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
 8004228:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800422a:	2300      	movs	r3, #0
 800422c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800422e:	2300      	movs	r3, #0
 8004230:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004232:	2300      	movs	r3, #0
 8004234:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004236:	2300      	movs	r3, #0
 8004238:	61fb      	str	r3, [r7, #28]
 800423a:	e16b      	b.n	8004514 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800423c:	2201      	movs	r2, #1
 800423e:	69fb      	ldr	r3, [r7, #28]
 8004240:	fa02 f303 	lsl.w	r3, r2, r3
 8004244:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	697a      	ldr	r2, [r7, #20]
 800424c:	4013      	ands	r3, r2
 800424e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004250:	693a      	ldr	r2, [r7, #16]
 8004252:	697b      	ldr	r3, [r7, #20]
 8004254:	429a      	cmp	r2, r3
 8004256:	f040 815a 	bne.w	800450e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	2b01      	cmp	r3, #1
 8004260:	d00b      	beq.n	800427a <HAL_GPIO_Init+0x5a>
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	2b02      	cmp	r3, #2
 8004268:	d007      	beq.n	800427a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800426e:	2b11      	cmp	r3, #17
 8004270:	d003      	beq.n	800427a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	685b      	ldr	r3, [r3, #4]
 8004276:	2b12      	cmp	r3, #18
 8004278:	d130      	bne.n	80042dc <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	689b      	ldr	r3, [r3, #8]
 800427e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004280:	69fb      	ldr	r3, [r7, #28]
 8004282:	005b      	lsls	r3, r3, #1
 8004284:	2203      	movs	r2, #3
 8004286:	fa02 f303 	lsl.w	r3, r2, r3
 800428a:	43db      	mvns	r3, r3
 800428c:	69ba      	ldr	r2, [r7, #24]
 800428e:	4013      	ands	r3, r2
 8004290:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	68da      	ldr	r2, [r3, #12]
 8004296:	69fb      	ldr	r3, [r7, #28]
 8004298:	005b      	lsls	r3, r3, #1
 800429a:	fa02 f303 	lsl.w	r3, r2, r3
 800429e:	69ba      	ldr	r2, [r7, #24]
 80042a0:	4313      	orrs	r3, r2
 80042a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	69ba      	ldr	r2, [r7, #24]
 80042a8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	685b      	ldr	r3, [r3, #4]
 80042ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80042b0:	2201      	movs	r2, #1
 80042b2:	69fb      	ldr	r3, [r7, #28]
 80042b4:	fa02 f303 	lsl.w	r3, r2, r3
 80042b8:	43db      	mvns	r3, r3
 80042ba:	69ba      	ldr	r2, [r7, #24]
 80042bc:	4013      	ands	r3, r2
 80042be:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	091b      	lsrs	r3, r3, #4
 80042c6:	f003 0201 	and.w	r2, r3, #1
 80042ca:	69fb      	ldr	r3, [r7, #28]
 80042cc:	fa02 f303 	lsl.w	r3, r2, r3
 80042d0:	69ba      	ldr	r2, [r7, #24]
 80042d2:	4313      	orrs	r3, r2
 80042d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	69ba      	ldr	r2, [r7, #24]
 80042da:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	68db      	ldr	r3, [r3, #12]
 80042e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80042e2:	69fb      	ldr	r3, [r7, #28]
 80042e4:	005b      	lsls	r3, r3, #1
 80042e6:	2203      	movs	r2, #3
 80042e8:	fa02 f303 	lsl.w	r3, r2, r3
 80042ec:	43db      	mvns	r3, r3
 80042ee:	69ba      	ldr	r2, [r7, #24]
 80042f0:	4013      	ands	r3, r2
 80042f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	689a      	ldr	r2, [r3, #8]
 80042f8:	69fb      	ldr	r3, [r7, #28]
 80042fa:	005b      	lsls	r3, r3, #1
 80042fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004300:	69ba      	ldr	r2, [r7, #24]
 8004302:	4313      	orrs	r3, r2
 8004304:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	69ba      	ldr	r2, [r7, #24]
 800430a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	685b      	ldr	r3, [r3, #4]
 8004310:	2b02      	cmp	r3, #2
 8004312:	d003      	beq.n	800431c <HAL_GPIO_Init+0xfc>
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	2b12      	cmp	r3, #18
 800431a:	d123      	bne.n	8004364 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800431c:	69fb      	ldr	r3, [r7, #28]
 800431e:	08da      	lsrs	r2, r3, #3
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	3208      	adds	r2, #8
 8004324:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004328:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800432a:	69fb      	ldr	r3, [r7, #28]
 800432c:	f003 0307 	and.w	r3, r3, #7
 8004330:	009b      	lsls	r3, r3, #2
 8004332:	220f      	movs	r2, #15
 8004334:	fa02 f303 	lsl.w	r3, r2, r3
 8004338:	43db      	mvns	r3, r3
 800433a:	69ba      	ldr	r2, [r7, #24]
 800433c:	4013      	ands	r3, r2
 800433e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	691a      	ldr	r2, [r3, #16]
 8004344:	69fb      	ldr	r3, [r7, #28]
 8004346:	f003 0307 	and.w	r3, r3, #7
 800434a:	009b      	lsls	r3, r3, #2
 800434c:	fa02 f303 	lsl.w	r3, r2, r3
 8004350:	69ba      	ldr	r2, [r7, #24]
 8004352:	4313      	orrs	r3, r2
 8004354:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004356:	69fb      	ldr	r3, [r7, #28]
 8004358:	08da      	lsrs	r2, r3, #3
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	3208      	adds	r2, #8
 800435e:	69b9      	ldr	r1, [r7, #24]
 8004360:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800436a:	69fb      	ldr	r3, [r7, #28]
 800436c:	005b      	lsls	r3, r3, #1
 800436e:	2203      	movs	r2, #3
 8004370:	fa02 f303 	lsl.w	r3, r2, r3
 8004374:	43db      	mvns	r3, r3
 8004376:	69ba      	ldr	r2, [r7, #24]
 8004378:	4013      	ands	r3, r2
 800437a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	685b      	ldr	r3, [r3, #4]
 8004380:	f003 0203 	and.w	r2, r3, #3
 8004384:	69fb      	ldr	r3, [r7, #28]
 8004386:	005b      	lsls	r3, r3, #1
 8004388:	fa02 f303 	lsl.w	r3, r2, r3
 800438c:	69ba      	ldr	r2, [r7, #24]
 800438e:	4313      	orrs	r3, r2
 8004390:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	69ba      	ldr	r2, [r7, #24]
 8004396:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	f000 80b4 	beq.w	800450e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043a6:	2300      	movs	r3, #0
 80043a8:	60fb      	str	r3, [r7, #12]
 80043aa:	4b5f      	ldr	r3, [pc, #380]	; (8004528 <HAL_GPIO_Init+0x308>)
 80043ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043ae:	4a5e      	ldr	r2, [pc, #376]	; (8004528 <HAL_GPIO_Init+0x308>)
 80043b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80043b4:	6453      	str	r3, [r2, #68]	; 0x44
 80043b6:	4b5c      	ldr	r3, [pc, #368]	; (8004528 <HAL_GPIO_Init+0x308>)
 80043b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80043be:	60fb      	str	r3, [r7, #12]
 80043c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80043c2:	4a5a      	ldr	r2, [pc, #360]	; (800452c <HAL_GPIO_Init+0x30c>)
 80043c4:	69fb      	ldr	r3, [r7, #28]
 80043c6:	089b      	lsrs	r3, r3, #2
 80043c8:	3302      	adds	r3, #2
 80043ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80043d0:	69fb      	ldr	r3, [r7, #28]
 80043d2:	f003 0303 	and.w	r3, r3, #3
 80043d6:	009b      	lsls	r3, r3, #2
 80043d8:	220f      	movs	r2, #15
 80043da:	fa02 f303 	lsl.w	r3, r2, r3
 80043de:	43db      	mvns	r3, r3
 80043e0:	69ba      	ldr	r2, [r7, #24]
 80043e2:	4013      	ands	r3, r2
 80043e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	4a51      	ldr	r2, [pc, #324]	; (8004530 <HAL_GPIO_Init+0x310>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d02b      	beq.n	8004446 <HAL_GPIO_Init+0x226>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	4a50      	ldr	r2, [pc, #320]	; (8004534 <HAL_GPIO_Init+0x314>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d025      	beq.n	8004442 <HAL_GPIO_Init+0x222>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	4a4f      	ldr	r2, [pc, #316]	; (8004538 <HAL_GPIO_Init+0x318>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d01f      	beq.n	800443e <HAL_GPIO_Init+0x21e>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	4a4e      	ldr	r2, [pc, #312]	; (800453c <HAL_GPIO_Init+0x31c>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d019      	beq.n	800443a <HAL_GPIO_Init+0x21a>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	4a4d      	ldr	r2, [pc, #308]	; (8004540 <HAL_GPIO_Init+0x320>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d013      	beq.n	8004436 <HAL_GPIO_Init+0x216>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	4a4c      	ldr	r2, [pc, #304]	; (8004544 <HAL_GPIO_Init+0x324>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d00d      	beq.n	8004432 <HAL_GPIO_Init+0x212>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	4a4b      	ldr	r2, [pc, #300]	; (8004548 <HAL_GPIO_Init+0x328>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d007      	beq.n	800442e <HAL_GPIO_Init+0x20e>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	4a4a      	ldr	r2, [pc, #296]	; (800454c <HAL_GPIO_Init+0x32c>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d101      	bne.n	800442a <HAL_GPIO_Init+0x20a>
 8004426:	2307      	movs	r3, #7
 8004428:	e00e      	b.n	8004448 <HAL_GPIO_Init+0x228>
 800442a:	2308      	movs	r3, #8
 800442c:	e00c      	b.n	8004448 <HAL_GPIO_Init+0x228>
 800442e:	2306      	movs	r3, #6
 8004430:	e00a      	b.n	8004448 <HAL_GPIO_Init+0x228>
 8004432:	2305      	movs	r3, #5
 8004434:	e008      	b.n	8004448 <HAL_GPIO_Init+0x228>
 8004436:	2304      	movs	r3, #4
 8004438:	e006      	b.n	8004448 <HAL_GPIO_Init+0x228>
 800443a:	2303      	movs	r3, #3
 800443c:	e004      	b.n	8004448 <HAL_GPIO_Init+0x228>
 800443e:	2302      	movs	r3, #2
 8004440:	e002      	b.n	8004448 <HAL_GPIO_Init+0x228>
 8004442:	2301      	movs	r3, #1
 8004444:	e000      	b.n	8004448 <HAL_GPIO_Init+0x228>
 8004446:	2300      	movs	r3, #0
 8004448:	69fa      	ldr	r2, [r7, #28]
 800444a:	f002 0203 	and.w	r2, r2, #3
 800444e:	0092      	lsls	r2, r2, #2
 8004450:	4093      	lsls	r3, r2
 8004452:	69ba      	ldr	r2, [r7, #24]
 8004454:	4313      	orrs	r3, r2
 8004456:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004458:	4934      	ldr	r1, [pc, #208]	; (800452c <HAL_GPIO_Init+0x30c>)
 800445a:	69fb      	ldr	r3, [r7, #28]
 800445c:	089b      	lsrs	r3, r3, #2
 800445e:	3302      	adds	r3, #2
 8004460:	69ba      	ldr	r2, [r7, #24]
 8004462:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004466:	4b3a      	ldr	r3, [pc, #232]	; (8004550 <HAL_GPIO_Init+0x330>)
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800446c:	693b      	ldr	r3, [r7, #16]
 800446e:	43db      	mvns	r3, r3
 8004470:	69ba      	ldr	r2, [r7, #24]
 8004472:	4013      	ands	r3, r2
 8004474:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	685b      	ldr	r3, [r3, #4]
 800447a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800447e:	2b00      	cmp	r3, #0
 8004480:	d003      	beq.n	800448a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004482:	69ba      	ldr	r2, [r7, #24]
 8004484:	693b      	ldr	r3, [r7, #16]
 8004486:	4313      	orrs	r3, r2
 8004488:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800448a:	4a31      	ldr	r2, [pc, #196]	; (8004550 <HAL_GPIO_Init+0x330>)
 800448c:	69bb      	ldr	r3, [r7, #24]
 800448e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004490:	4b2f      	ldr	r3, [pc, #188]	; (8004550 <HAL_GPIO_Init+0x330>)
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	43db      	mvns	r3, r3
 800449a:	69ba      	ldr	r2, [r7, #24]
 800449c:	4013      	ands	r3, r2
 800449e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d003      	beq.n	80044b4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80044ac:	69ba      	ldr	r2, [r7, #24]
 80044ae:	693b      	ldr	r3, [r7, #16]
 80044b0:	4313      	orrs	r3, r2
 80044b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80044b4:	4a26      	ldr	r2, [pc, #152]	; (8004550 <HAL_GPIO_Init+0x330>)
 80044b6:	69bb      	ldr	r3, [r7, #24]
 80044b8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80044ba:	4b25      	ldr	r3, [pc, #148]	; (8004550 <HAL_GPIO_Init+0x330>)
 80044bc:	689b      	ldr	r3, [r3, #8]
 80044be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044c0:	693b      	ldr	r3, [r7, #16]
 80044c2:	43db      	mvns	r3, r3
 80044c4:	69ba      	ldr	r2, [r7, #24]
 80044c6:	4013      	ands	r3, r2
 80044c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d003      	beq.n	80044de <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80044d6:	69ba      	ldr	r2, [r7, #24]
 80044d8:	693b      	ldr	r3, [r7, #16]
 80044da:	4313      	orrs	r3, r2
 80044dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80044de:	4a1c      	ldr	r2, [pc, #112]	; (8004550 <HAL_GPIO_Init+0x330>)
 80044e0:	69bb      	ldr	r3, [r7, #24]
 80044e2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80044e4:	4b1a      	ldr	r3, [pc, #104]	; (8004550 <HAL_GPIO_Init+0x330>)
 80044e6:	68db      	ldr	r3, [r3, #12]
 80044e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	43db      	mvns	r3, r3
 80044ee:	69ba      	ldr	r2, [r7, #24]
 80044f0:	4013      	ands	r3, r2
 80044f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d003      	beq.n	8004508 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004500:	69ba      	ldr	r2, [r7, #24]
 8004502:	693b      	ldr	r3, [r7, #16]
 8004504:	4313      	orrs	r3, r2
 8004506:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004508:	4a11      	ldr	r2, [pc, #68]	; (8004550 <HAL_GPIO_Init+0x330>)
 800450a:	69bb      	ldr	r3, [r7, #24]
 800450c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800450e:	69fb      	ldr	r3, [r7, #28]
 8004510:	3301      	adds	r3, #1
 8004512:	61fb      	str	r3, [r7, #28]
 8004514:	69fb      	ldr	r3, [r7, #28]
 8004516:	2b0f      	cmp	r3, #15
 8004518:	f67f ae90 	bls.w	800423c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800451c:	bf00      	nop
 800451e:	3724      	adds	r7, #36	; 0x24
 8004520:	46bd      	mov	sp, r7
 8004522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004526:	4770      	bx	lr
 8004528:	40023800 	.word	0x40023800
 800452c:	40013800 	.word	0x40013800
 8004530:	40020000 	.word	0x40020000
 8004534:	40020400 	.word	0x40020400
 8004538:	40020800 	.word	0x40020800
 800453c:	40020c00 	.word	0x40020c00
 8004540:	40021000 	.word	0x40021000
 8004544:	40021400 	.word	0x40021400
 8004548:	40021800 	.word	0x40021800
 800454c:	40021c00 	.word	0x40021c00
 8004550:	40013c00 	.word	0x40013c00

08004554 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004554:	b480      	push	{r7}
 8004556:	b085      	sub	sp, #20
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
 800455c:	460b      	mov	r3, r1
 800455e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	691a      	ldr	r2, [r3, #16]
 8004564:	887b      	ldrh	r3, [r7, #2]
 8004566:	4013      	ands	r3, r2
 8004568:	2b00      	cmp	r3, #0
 800456a:	d002      	beq.n	8004572 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800456c:	2301      	movs	r3, #1
 800456e:	73fb      	strb	r3, [r7, #15]
 8004570:	e001      	b.n	8004576 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004572:	2300      	movs	r3, #0
 8004574:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004576:	7bfb      	ldrb	r3, [r7, #15]
}
 8004578:	4618      	mov	r0, r3
 800457a:	3714      	adds	r7, #20
 800457c:	46bd      	mov	sp, r7
 800457e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004582:	4770      	bx	lr

08004584 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004584:	b480      	push	{r7}
 8004586:	b083      	sub	sp, #12
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
 800458c:	460b      	mov	r3, r1
 800458e:	807b      	strh	r3, [r7, #2]
 8004590:	4613      	mov	r3, r2
 8004592:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004594:	787b      	ldrb	r3, [r7, #1]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d003      	beq.n	80045a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800459a:	887a      	ldrh	r2, [r7, #2]
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80045a0:	e003      	b.n	80045aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80045a2:	887b      	ldrh	r3, [r7, #2]
 80045a4:	041a      	lsls	r2, r3, #16
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	619a      	str	r2, [r3, #24]
}
 80045aa:	bf00      	nop
 80045ac:	370c      	adds	r7, #12
 80045ae:	46bd      	mov	sp, r7
 80045b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b4:	4770      	bx	lr
	...

080045b8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b086      	sub	sp, #24
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d101      	bne.n	80045ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80045c6:	2301      	movs	r3, #1
 80045c8:	e25b      	b.n	8004a82 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f003 0301 	and.w	r3, r3, #1
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d075      	beq.n	80046c2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80045d6:	4ba3      	ldr	r3, [pc, #652]	; (8004864 <HAL_RCC_OscConfig+0x2ac>)
 80045d8:	689b      	ldr	r3, [r3, #8]
 80045da:	f003 030c 	and.w	r3, r3, #12
 80045de:	2b04      	cmp	r3, #4
 80045e0:	d00c      	beq.n	80045fc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80045e2:	4ba0      	ldr	r3, [pc, #640]	; (8004864 <HAL_RCC_OscConfig+0x2ac>)
 80045e4:	689b      	ldr	r3, [r3, #8]
 80045e6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80045ea:	2b08      	cmp	r3, #8
 80045ec:	d112      	bne.n	8004614 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80045ee:	4b9d      	ldr	r3, [pc, #628]	; (8004864 <HAL_RCC_OscConfig+0x2ac>)
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045f6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80045fa:	d10b      	bne.n	8004614 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045fc:	4b99      	ldr	r3, [pc, #612]	; (8004864 <HAL_RCC_OscConfig+0x2ac>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004604:	2b00      	cmp	r3, #0
 8004606:	d05b      	beq.n	80046c0 <HAL_RCC_OscConfig+0x108>
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d157      	bne.n	80046c0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004610:	2301      	movs	r3, #1
 8004612:	e236      	b.n	8004a82 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	685b      	ldr	r3, [r3, #4]
 8004618:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800461c:	d106      	bne.n	800462c <HAL_RCC_OscConfig+0x74>
 800461e:	4b91      	ldr	r3, [pc, #580]	; (8004864 <HAL_RCC_OscConfig+0x2ac>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4a90      	ldr	r2, [pc, #576]	; (8004864 <HAL_RCC_OscConfig+0x2ac>)
 8004624:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004628:	6013      	str	r3, [r2, #0]
 800462a:	e01d      	b.n	8004668 <HAL_RCC_OscConfig+0xb0>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004634:	d10c      	bne.n	8004650 <HAL_RCC_OscConfig+0x98>
 8004636:	4b8b      	ldr	r3, [pc, #556]	; (8004864 <HAL_RCC_OscConfig+0x2ac>)
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4a8a      	ldr	r2, [pc, #552]	; (8004864 <HAL_RCC_OscConfig+0x2ac>)
 800463c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004640:	6013      	str	r3, [r2, #0]
 8004642:	4b88      	ldr	r3, [pc, #544]	; (8004864 <HAL_RCC_OscConfig+0x2ac>)
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4a87      	ldr	r2, [pc, #540]	; (8004864 <HAL_RCC_OscConfig+0x2ac>)
 8004648:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800464c:	6013      	str	r3, [r2, #0]
 800464e:	e00b      	b.n	8004668 <HAL_RCC_OscConfig+0xb0>
 8004650:	4b84      	ldr	r3, [pc, #528]	; (8004864 <HAL_RCC_OscConfig+0x2ac>)
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a83      	ldr	r2, [pc, #524]	; (8004864 <HAL_RCC_OscConfig+0x2ac>)
 8004656:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800465a:	6013      	str	r3, [r2, #0]
 800465c:	4b81      	ldr	r3, [pc, #516]	; (8004864 <HAL_RCC_OscConfig+0x2ac>)
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	4a80      	ldr	r2, [pc, #512]	; (8004864 <HAL_RCC_OscConfig+0x2ac>)
 8004662:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004666:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	685b      	ldr	r3, [r3, #4]
 800466c:	2b00      	cmp	r3, #0
 800466e:	d013      	beq.n	8004698 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004670:	f7fe fd10 	bl	8003094 <HAL_GetTick>
 8004674:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004676:	e008      	b.n	800468a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004678:	f7fe fd0c 	bl	8003094 <HAL_GetTick>
 800467c:	4602      	mov	r2, r0
 800467e:	693b      	ldr	r3, [r7, #16]
 8004680:	1ad3      	subs	r3, r2, r3
 8004682:	2b64      	cmp	r3, #100	; 0x64
 8004684:	d901      	bls.n	800468a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004686:	2303      	movs	r3, #3
 8004688:	e1fb      	b.n	8004a82 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800468a:	4b76      	ldr	r3, [pc, #472]	; (8004864 <HAL_RCC_OscConfig+0x2ac>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004692:	2b00      	cmp	r3, #0
 8004694:	d0f0      	beq.n	8004678 <HAL_RCC_OscConfig+0xc0>
 8004696:	e014      	b.n	80046c2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004698:	f7fe fcfc 	bl	8003094 <HAL_GetTick>
 800469c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800469e:	e008      	b.n	80046b2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80046a0:	f7fe fcf8 	bl	8003094 <HAL_GetTick>
 80046a4:	4602      	mov	r2, r0
 80046a6:	693b      	ldr	r3, [r7, #16]
 80046a8:	1ad3      	subs	r3, r2, r3
 80046aa:	2b64      	cmp	r3, #100	; 0x64
 80046ac:	d901      	bls.n	80046b2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80046ae:	2303      	movs	r3, #3
 80046b0:	e1e7      	b.n	8004a82 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046b2:	4b6c      	ldr	r3, [pc, #432]	; (8004864 <HAL_RCC_OscConfig+0x2ac>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d1f0      	bne.n	80046a0 <HAL_RCC_OscConfig+0xe8>
 80046be:	e000      	b.n	80046c2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f003 0302 	and.w	r3, r3, #2
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d063      	beq.n	8004796 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80046ce:	4b65      	ldr	r3, [pc, #404]	; (8004864 <HAL_RCC_OscConfig+0x2ac>)
 80046d0:	689b      	ldr	r3, [r3, #8]
 80046d2:	f003 030c 	and.w	r3, r3, #12
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d00b      	beq.n	80046f2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80046da:	4b62      	ldr	r3, [pc, #392]	; (8004864 <HAL_RCC_OscConfig+0x2ac>)
 80046dc:	689b      	ldr	r3, [r3, #8]
 80046de:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80046e2:	2b08      	cmp	r3, #8
 80046e4:	d11c      	bne.n	8004720 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80046e6:	4b5f      	ldr	r3, [pc, #380]	; (8004864 <HAL_RCC_OscConfig+0x2ac>)
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d116      	bne.n	8004720 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046f2:	4b5c      	ldr	r3, [pc, #368]	; (8004864 <HAL_RCC_OscConfig+0x2ac>)
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f003 0302 	and.w	r3, r3, #2
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d005      	beq.n	800470a <HAL_RCC_OscConfig+0x152>
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	68db      	ldr	r3, [r3, #12]
 8004702:	2b01      	cmp	r3, #1
 8004704:	d001      	beq.n	800470a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004706:	2301      	movs	r3, #1
 8004708:	e1bb      	b.n	8004a82 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800470a:	4b56      	ldr	r3, [pc, #344]	; (8004864 <HAL_RCC_OscConfig+0x2ac>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	691b      	ldr	r3, [r3, #16]
 8004716:	00db      	lsls	r3, r3, #3
 8004718:	4952      	ldr	r1, [pc, #328]	; (8004864 <HAL_RCC_OscConfig+0x2ac>)
 800471a:	4313      	orrs	r3, r2
 800471c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800471e:	e03a      	b.n	8004796 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	68db      	ldr	r3, [r3, #12]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d020      	beq.n	800476a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004728:	4b4f      	ldr	r3, [pc, #316]	; (8004868 <HAL_RCC_OscConfig+0x2b0>)
 800472a:	2201      	movs	r2, #1
 800472c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800472e:	f7fe fcb1 	bl	8003094 <HAL_GetTick>
 8004732:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004734:	e008      	b.n	8004748 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004736:	f7fe fcad 	bl	8003094 <HAL_GetTick>
 800473a:	4602      	mov	r2, r0
 800473c:	693b      	ldr	r3, [r7, #16]
 800473e:	1ad3      	subs	r3, r2, r3
 8004740:	2b02      	cmp	r3, #2
 8004742:	d901      	bls.n	8004748 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004744:	2303      	movs	r3, #3
 8004746:	e19c      	b.n	8004a82 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004748:	4b46      	ldr	r3, [pc, #280]	; (8004864 <HAL_RCC_OscConfig+0x2ac>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f003 0302 	and.w	r3, r3, #2
 8004750:	2b00      	cmp	r3, #0
 8004752:	d0f0      	beq.n	8004736 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004754:	4b43      	ldr	r3, [pc, #268]	; (8004864 <HAL_RCC_OscConfig+0x2ac>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	691b      	ldr	r3, [r3, #16]
 8004760:	00db      	lsls	r3, r3, #3
 8004762:	4940      	ldr	r1, [pc, #256]	; (8004864 <HAL_RCC_OscConfig+0x2ac>)
 8004764:	4313      	orrs	r3, r2
 8004766:	600b      	str	r3, [r1, #0]
 8004768:	e015      	b.n	8004796 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800476a:	4b3f      	ldr	r3, [pc, #252]	; (8004868 <HAL_RCC_OscConfig+0x2b0>)
 800476c:	2200      	movs	r2, #0
 800476e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004770:	f7fe fc90 	bl	8003094 <HAL_GetTick>
 8004774:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004776:	e008      	b.n	800478a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004778:	f7fe fc8c 	bl	8003094 <HAL_GetTick>
 800477c:	4602      	mov	r2, r0
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	1ad3      	subs	r3, r2, r3
 8004782:	2b02      	cmp	r3, #2
 8004784:	d901      	bls.n	800478a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004786:	2303      	movs	r3, #3
 8004788:	e17b      	b.n	8004a82 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800478a:	4b36      	ldr	r3, [pc, #216]	; (8004864 <HAL_RCC_OscConfig+0x2ac>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f003 0302 	and.w	r3, r3, #2
 8004792:	2b00      	cmp	r3, #0
 8004794:	d1f0      	bne.n	8004778 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f003 0308 	and.w	r3, r3, #8
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d030      	beq.n	8004804 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	695b      	ldr	r3, [r3, #20]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d016      	beq.n	80047d8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80047aa:	4b30      	ldr	r3, [pc, #192]	; (800486c <HAL_RCC_OscConfig+0x2b4>)
 80047ac:	2201      	movs	r2, #1
 80047ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047b0:	f7fe fc70 	bl	8003094 <HAL_GetTick>
 80047b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047b6:	e008      	b.n	80047ca <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80047b8:	f7fe fc6c 	bl	8003094 <HAL_GetTick>
 80047bc:	4602      	mov	r2, r0
 80047be:	693b      	ldr	r3, [r7, #16]
 80047c0:	1ad3      	subs	r3, r2, r3
 80047c2:	2b02      	cmp	r3, #2
 80047c4:	d901      	bls.n	80047ca <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80047c6:	2303      	movs	r3, #3
 80047c8:	e15b      	b.n	8004a82 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047ca:	4b26      	ldr	r3, [pc, #152]	; (8004864 <HAL_RCC_OscConfig+0x2ac>)
 80047cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80047ce:	f003 0302 	and.w	r3, r3, #2
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d0f0      	beq.n	80047b8 <HAL_RCC_OscConfig+0x200>
 80047d6:	e015      	b.n	8004804 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80047d8:	4b24      	ldr	r3, [pc, #144]	; (800486c <HAL_RCC_OscConfig+0x2b4>)
 80047da:	2200      	movs	r2, #0
 80047dc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047de:	f7fe fc59 	bl	8003094 <HAL_GetTick>
 80047e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047e4:	e008      	b.n	80047f8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80047e6:	f7fe fc55 	bl	8003094 <HAL_GetTick>
 80047ea:	4602      	mov	r2, r0
 80047ec:	693b      	ldr	r3, [r7, #16]
 80047ee:	1ad3      	subs	r3, r2, r3
 80047f0:	2b02      	cmp	r3, #2
 80047f2:	d901      	bls.n	80047f8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80047f4:	2303      	movs	r3, #3
 80047f6:	e144      	b.n	8004a82 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047f8:	4b1a      	ldr	r3, [pc, #104]	; (8004864 <HAL_RCC_OscConfig+0x2ac>)
 80047fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80047fc:	f003 0302 	and.w	r3, r3, #2
 8004800:	2b00      	cmp	r3, #0
 8004802:	d1f0      	bne.n	80047e6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f003 0304 	and.w	r3, r3, #4
 800480c:	2b00      	cmp	r3, #0
 800480e:	f000 80a0 	beq.w	8004952 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004812:	2300      	movs	r3, #0
 8004814:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004816:	4b13      	ldr	r3, [pc, #76]	; (8004864 <HAL_RCC_OscConfig+0x2ac>)
 8004818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800481a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800481e:	2b00      	cmp	r3, #0
 8004820:	d10f      	bne.n	8004842 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004822:	2300      	movs	r3, #0
 8004824:	60bb      	str	r3, [r7, #8]
 8004826:	4b0f      	ldr	r3, [pc, #60]	; (8004864 <HAL_RCC_OscConfig+0x2ac>)
 8004828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800482a:	4a0e      	ldr	r2, [pc, #56]	; (8004864 <HAL_RCC_OscConfig+0x2ac>)
 800482c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004830:	6413      	str	r3, [r2, #64]	; 0x40
 8004832:	4b0c      	ldr	r3, [pc, #48]	; (8004864 <HAL_RCC_OscConfig+0x2ac>)
 8004834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004836:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800483a:	60bb      	str	r3, [r7, #8]
 800483c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800483e:	2301      	movs	r3, #1
 8004840:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004842:	4b0b      	ldr	r3, [pc, #44]	; (8004870 <HAL_RCC_OscConfig+0x2b8>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800484a:	2b00      	cmp	r3, #0
 800484c:	d121      	bne.n	8004892 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800484e:	4b08      	ldr	r3, [pc, #32]	; (8004870 <HAL_RCC_OscConfig+0x2b8>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	4a07      	ldr	r2, [pc, #28]	; (8004870 <HAL_RCC_OscConfig+0x2b8>)
 8004854:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004858:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800485a:	f7fe fc1b 	bl	8003094 <HAL_GetTick>
 800485e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004860:	e011      	b.n	8004886 <HAL_RCC_OscConfig+0x2ce>
 8004862:	bf00      	nop
 8004864:	40023800 	.word	0x40023800
 8004868:	42470000 	.word	0x42470000
 800486c:	42470e80 	.word	0x42470e80
 8004870:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004874:	f7fe fc0e 	bl	8003094 <HAL_GetTick>
 8004878:	4602      	mov	r2, r0
 800487a:	693b      	ldr	r3, [r7, #16]
 800487c:	1ad3      	subs	r3, r2, r3
 800487e:	2b02      	cmp	r3, #2
 8004880:	d901      	bls.n	8004886 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004882:	2303      	movs	r3, #3
 8004884:	e0fd      	b.n	8004a82 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004886:	4b81      	ldr	r3, [pc, #516]	; (8004a8c <HAL_RCC_OscConfig+0x4d4>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800488e:	2b00      	cmp	r3, #0
 8004890:	d0f0      	beq.n	8004874 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	689b      	ldr	r3, [r3, #8]
 8004896:	2b01      	cmp	r3, #1
 8004898:	d106      	bne.n	80048a8 <HAL_RCC_OscConfig+0x2f0>
 800489a:	4b7d      	ldr	r3, [pc, #500]	; (8004a90 <HAL_RCC_OscConfig+0x4d8>)
 800489c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800489e:	4a7c      	ldr	r2, [pc, #496]	; (8004a90 <HAL_RCC_OscConfig+0x4d8>)
 80048a0:	f043 0301 	orr.w	r3, r3, #1
 80048a4:	6713      	str	r3, [r2, #112]	; 0x70
 80048a6:	e01c      	b.n	80048e2 <HAL_RCC_OscConfig+0x32a>
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	689b      	ldr	r3, [r3, #8]
 80048ac:	2b05      	cmp	r3, #5
 80048ae:	d10c      	bne.n	80048ca <HAL_RCC_OscConfig+0x312>
 80048b0:	4b77      	ldr	r3, [pc, #476]	; (8004a90 <HAL_RCC_OscConfig+0x4d8>)
 80048b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048b4:	4a76      	ldr	r2, [pc, #472]	; (8004a90 <HAL_RCC_OscConfig+0x4d8>)
 80048b6:	f043 0304 	orr.w	r3, r3, #4
 80048ba:	6713      	str	r3, [r2, #112]	; 0x70
 80048bc:	4b74      	ldr	r3, [pc, #464]	; (8004a90 <HAL_RCC_OscConfig+0x4d8>)
 80048be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048c0:	4a73      	ldr	r2, [pc, #460]	; (8004a90 <HAL_RCC_OscConfig+0x4d8>)
 80048c2:	f043 0301 	orr.w	r3, r3, #1
 80048c6:	6713      	str	r3, [r2, #112]	; 0x70
 80048c8:	e00b      	b.n	80048e2 <HAL_RCC_OscConfig+0x32a>
 80048ca:	4b71      	ldr	r3, [pc, #452]	; (8004a90 <HAL_RCC_OscConfig+0x4d8>)
 80048cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048ce:	4a70      	ldr	r2, [pc, #448]	; (8004a90 <HAL_RCC_OscConfig+0x4d8>)
 80048d0:	f023 0301 	bic.w	r3, r3, #1
 80048d4:	6713      	str	r3, [r2, #112]	; 0x70
 80048d6:	4b6e      	ldr	r3, [pc, #440]	; (8004a90 <HAL_RCC_OscConfig+0x4d8>)
 80048d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048da:	4a6d      	ldr	r2, [pc, #436]	; (8004a90 <HAL_RCC_OscConfig+0x4d8>)
 80048dc:	f023 0304 	bic.w	r3, r3, #4
 80048e0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	689b      	ldr	r3, [r3, #8]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d015      	beq.n	8004916 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048ea:	f7fe fbd3 	bl	8003094 <HAL_GetTick>
 80048ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048f0:	e00a      	b.n	8004908 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80048f2:	f7fe fbcf 	bl	8003094 <HAL_GetTick>
 80048f6:	4602      	mov	r2, r0
 80048f8:	693b      	ldr	r3, [r7, #16]
 80048fa:	1ad3      	subs	r3, r2, r3
 80048fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8004900:	4293      	cmp	r3, r2
 8004902:	d901      	bls.n	8004908 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004904:	2303      	movs	r3, #3
 8004906:	e0bc      	b.n	8004a82 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004908:	4b61      	ldr	r3, [pc, #388]	; (8004a90 <HAL_RCC_OscConfig+0x4d8>)
 800490a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800490c:	f003 0302 	and.w	r3, r3, #2
 8004910:	2b00      	cmp	r3, #0
 8004912:	d0ee      	beq.n	80048f2 <HAL_RCC_OscConfig+0x33a>
 8004914:	e014      	b.n	8004940 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004916:	f7fe fbbd 	bl	8003094 <HAL_GetTick>
 800491a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800491c:	e00a      	b.n	8004934 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800491e:	f7fe fbb9 	bl	8003094 <HAL_GetTick>
 8004922:	4602      	mov	r2, r0
 8004924:	693b      	ldr	r3, [r7, #16]
 8004926:	1ad3      	subs	r3, r2, r3
 8004928:	f241 3288 	movw	r2, #5000	; 0x1388
 800492c:	4293      	cmp	r3, r2
 800492e:	d901      	bls.n	8004934 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004930:	2303      	movs	r3, #3
 8004932:	e0a6      	b.n	8004a82 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004934:	4b56      	ldr	r3, [pc, #344]	; (8004a90 <HAL_RCC_OscConfig+0x4d8>)
 8004936:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004938:	f003 0302 	and.w	r3, r3, #2
 800493c:	2b00      	cmp	r3, #0
 800493e:	d1ee      	bne.n	800491e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004940:	7dfb      	ldrb	r3, [r7, #23]
 8004942:	2b01      	cmp	r3, #1
 8004944:	d105      	bne.n	8004952 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004946:	4b52      	ldr	r3, [pc, #328]	; (8004a90 <HAL_RCC_OscConfig+0x4d8>)
 8004948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800494a:	4a51      	ldr	r2, [pc, #324]	; (8004a90 <HAL_RCC_OscConfig+0x4d8>)
 800494c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004950:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	699b      	ldr	r3, [r3, #24]
 8004956:	2b00      	cmp	r3, #0
 8004958:	f000 8092 	beq.w	8004a80 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800495c:	4b4c      	ldr	r3, [pc, #304]	; (8004a90 <HAL_RCC_OscConfig+0x4d8>)
 800495e:	689b      	ldr	r3, [r3, #8]
 8004960:	f003 030c 	and.w	r3, r3, #12
 8004964:	2b08      	cmp	r3, #8
 8004966:	d05c      	beq.n	8004a22 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	699b      	ldr	r3, [r3, #24]
 800496c:	2b02      	cmp	r3, #2
 800496e:	d141      	bne.n	80049f4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004970:	4b48      	ldr	r3, [pc, #288]	; (8004a94 <HAL_RCC_OscConfig+0x4dc>)
 8004972:	2200      	movs	r2, #0
 8004974:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004976:	f7fe fb8d 	bl	8003094 <HAL_GetTick>
 800497a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800497c:	e008      	b.n	8004990 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800497e:	f7fe fb89 	bl	8003094 <HAL_GetTick>
 8004982:	4602      	mov	r2, r0
 8004984:	693b      	ldr	r3, [r7, #16]
 8004986:	1ad3      	subs	r3, r2, r3
 8004988:	2b02      	cmp	r3, #2
 800498a:	d901      	bls.n	8004990 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800498c:	2303      	movs	r3, #3
 800498e:	e078      	b.n	8004a82 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004990:	4b3f      	ldr	r3, [pc, #252]	; (8004a90 <HAL_RCC_OscConfig+0x4d8>)
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004998:	2b00      	cmp	r3, #0
 800499a:	d1f0      	bne.n	800497e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	69da      	ldr	r2, [r3, #28]
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6a1b      	ldr	r3, [r3, #32]
 80049a4:	431a      	orrs	r2, r3
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049aa:	019b      	lsls	r3, r3, #6
 80049ac:	431a      	orrs	r2, r3
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049b2:	085b      	lsrs	r3, r3, #1
 80049b4:	3b01      	subs	r3, #1
 80049b6:	041b      	lsls	r3, r3, #16
 80049b8:	431a      	orrs	r2, r3
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049be:	061b      	lsls	r3, r3, #24
 80049c0:	4933      	ldr	r1, [pc, #204]	; (8004a90 <HAL_RCC_OscConfig+0x4d8>)
 80049c2:	4313      	orrs	r3, r2
 80049c4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80049c6:	4b33      	ldr	r3, [pc, #204]	; (8004a94 <HAL_RCC_OscConfig+0x4dc>)
 80049c8:	2201      	movs	r2, #1
 80049ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049cc:	f7fe fb62 	bl	8003094 <HAL_GetTick>
 80049d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049d2:	e008      	b.n	80049e6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80049d4:	f7fe fb5e 	bl	8003094 <HAL_GetTick>
 80049d8:	4602      	mov	r2, r0
 80049da:	693b      	ldr	r3, [r7, #16]
 80049dc:	1ad3      	subs	r3, r2, r3
 80049de:	2b02      	cmp	r3, #2
 80049e0:	d901      	bls.n	80049e6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80049e2:	2303      	movs	r3, #3
 80049e4:	e04d      	b.n	8004a82 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049e6:	4b2a      	ldr	r3, [pc, #168]	; (8004a90 <HAL_RCC_OscConfig+0x4d8>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d0f0      	beq.n	80049d4 <HAL_RCC_OscConfig+0x41c>
 80049f2:	e045      	b.n	8004a80 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049f4:	4b27      	ldr	r3, [pc, #156]	; (8004a94 <HAL_RCC_OscConfig+0x4dc>)
 80049f6:	2200      	movs	r2, #0
 80049f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049fa:	f7fe fb4b 	bl	8003094 <HAL_GetTick>
 80049fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a00:	e008      	b.n	8004a14 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a02:	f7fe fb47 	bl	8003094 <HAL_GetTick>
 8004a06:	4602      	mov	r2, r0
 8004a08:	693b      	ldr	r3, [r7, #16]
 8004a0a:	1ad3      	subs	r3, r2, r3
 8004a0c:	2b02      	cmp	r3, #2
 8004a0e:	d901      	bls.n	8004a14 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004a10:	2303      	movs	r3, #3
 8004a12:	e036      	b.n	8004a82 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a14:	4b1e      	ldr	r3, [pc, #120]	; (8004a90 <HAL_RCC_OscConfig+0x4d8>)
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d1f0      	bne.n	8004a02 <HAL_RCC_OscConfig+0x44a>
 8004a20:	e02e      	b.n	8004a80 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	699b      	ldr	r3, [r3, #24]
 8004a26:	2b01      	cmp	r3, #1
 8004a28:	d101      	bne.n	8004a2e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	e029      	b.n	8004a82 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004a2e:	4b18      	ldr	r3, [pc, #96]	; (8004a90 <HAL_RCC_OscConfig+0x4d8>)
 8004a30:	689b      	ldr	r3, [r3, #8]
 8004a32:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	69db      	ldr	r3, [r3, #28]
 8004a3e:	429a      	cmp	r2, r3
 8004a40:	d11c      	bne.n	8004a7c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a4c:	429a      	cmp	r2, r3
 8004a4e:	d115      	bne.n	8004a7c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004a50:	68fa      	ldr	r2, [r7, #12]
 8004a52:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004a56:	4013      	ands	r3, r2
 8004a58:	687a      	ldr	r2, [r7, #4]
 8004a5a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d10d      	bne.n	8004a7c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004a6a:	429a      	cmp	r2, r3
 8004a6c:	d106      	bne.n	8004a7c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004a78:	429a      	cmp	r2, r3
 8004a7a:	d001      	beq.n	8004a80 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	e000      	b.n	8004a82 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8004a80:	2300      	movs	r3, #0
}
 8004a82:	4618      	mov	r0, r3
 8004a84:	3718      	adds	r7, #24
 8004a86:	46bd      	mov	sp, r7
 8004a88:	bd80      	pop	{r7, pc}
 8004a8a:	bf00      	nop
 8004a8c:	40007000 	.word	0x40007000
 8004a90:	40023800 	.word	0x40023800
 8004a94:	42470060 	.word	0x42470060

08004a98 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b084      	sub	sp, #16
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
 8004aa0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d101      	bne.n	8004aac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004aa8:	2301      	movs	r3, #1
 8004aaa:	e0cc      	b.n	8004c46 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004aac:	4b68      	ldr	r3, [pc, #416]	; (8004c50 <HAL_RCC_ClockConfig+0x1b8>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f003 030f 	and.w	r3, r3, #15
 8004ab4:	683a      	ldr	r2, [r7, #0]
 8004ab6:	429a      	cmp	r2, r3
 8004ab8:	d90c      	bls.n	8004ad4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004aba:	4b65      	ldr	r3, [pc, #404]	; (8004c50 <HAL_RCC_ClockConfig+0x1b8>)
 8004abc:	683a      	ldr	r2, [r7, #0]
 8004abe:	b2d2      	uxtb	r2, r2
 8004ac0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ac2:	4b63      	ldr	r3, [pc, #396]	; (8004c50 <HAL_RCC_ClockConfig+0x1b8>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f003 030f 	and.w	r3, r3, #15
 8004aca:	683a      	ldr	r2, [r7, #0]
 8004acc:	429a      	cmp	r2, r3
 8004ace:	d001      	beq.n	8004ad4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	e0b8      	b.n	8004c46 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f003 0302 	and.w	r3, r3, #2
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d020      	beq.n	8004b22 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f003 0304 	and.w	r3, r3, #4
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d005      	beq.n	8004af8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004aec:	4b59      	ldr	r3, [pc, #356]	; (8004c54 <HAL_RCC_ClockConfig+0x1bc>)
 8004aee:	689b      	ldr	r3, [r3, #8]
 8004af0:	4a58      	ldr	r2, [pc, #352]	; (8004c54 <HAL_RCC_ClockConfig+0x1bc>)
 8004af2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004af6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f003 0308 	and.w	r3, r3, #8
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d005      	beq.n	8004b10 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004b04:	4b53      	ldr	r3, [pc, #332]	; (8004c54 <HAL_RCC_ClockConfig+0x1bc>)
 8004b06:	689b      	ldr	r3, [r3, #8]
 8004b08:	4a52      	ldr	r2, [pc, #328]	; (8004c54 <HAL_RCC_ClockConfig+0x1bc>)
 8004b0a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004b0e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b10:	4b50      	ldr	r3, [pc, #320]	; (8004c54 <HAL_RCC_ClockConfig+0x1bc>)
 8004b12:	689b      	ldr	r3, [r3, #8]
 8004b14:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	689b      	ldr	r3, [r3, #8]
 8004b1c:	494d      	ldr	r1, [pc, #308]	; (8004c54 <HAL_RCC_ClockConfig+0x1bc>)
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f003 0301 	and.w	r3, r3, #1
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d044      	beq.n	8004bb8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	685b      	ldr	r3, [r3, #4]
 8004b32:	2b01      	cmp	r3, #1
 8004b34:	d107      	bne.n	8004b46 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b36:	4b47      	ldr	r3, [pc, #284]	; (8004c54 <HAL_RCC_ClockConfig+0x1bc>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d119      	bne.n	8004b76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b42:	2301      	movs	r3, #1
 8004b44:	e07f      	b.n	8004c46 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	2b02      	cmp	r3, #2
 8004b4c:	d003      	beq.n	8004b56 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004b52:	2b03      	cmp	r3, #3
 8004b54:	d107      	bne.n	8004b66 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b56:	4b3f      	ldr	r3, [pc, #252]	; (8004c54 <HAL_RCC_ClockConfig+0x1bc>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d109      	bne.n	8004b76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b62:	2301      	movs	r3, #1
 8004b64:	e06f      	b.n	8004c46 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b66:	4b3b      	ldr	r3, [pc, #236]	; (8004c54 <HAL_RCC_ClockConfig+0x1bc>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f003 0302 	and.w	r3, r3, #2
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d101      	bne.n	8004b76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b72:	2301      	movs	r3, #1
 8004b74:	e067      	b.n	8004c46 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b76:	4b37      	ldr	r3, [pc, #220]	; (8004c54 <HAL_RCC_ClockConfig+0x1bc>)
 8004b78:	689b      	ldr	r3, [r3, #8]
 8004b7a:	f023 0203 	bic.w	r2, r3, #3
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	685b      	ldr	r3, [r3, #4]
 8004b82:	4934      	ldr	r1, [pc, #208]	; (8004c54 <HAL_RCC_ClockConfig+0x1bc>)
 8004b84:	4313      	orrs	r3, r2
 8004b86:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b88:	f7fe fa84 	bl	8003094 <HAL_GetTick>
 8004b8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b8e:	e00a      	b.n	8004ba6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b90:	f7fe fa80 	bl	8003094 <HAL_GetTick>
 8004b94:	4602      	mov	r2, r0
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	1ad3      	subs	r3, r2, r3
 8004b9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d901      	bls.n	8004ba6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004ba2:	2303      	movs	r3, #3
 8004ba4:	e04f      	b.n	8004c46 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ba6:	4b2b      	ldr	r3, [pc, #172]	; (8004c54 <HAL_RCC_ClockConfig+0x1bc>)
 8004ba8:	689b      	ldr	r3, [r3, #8]
 8004baa:	f003 020c 	and.w	r2, r3, #12
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	009b      	lsls	r3, r3, #2
 8004bb4:	429a      	cmp	r2, r3
 8004bb6:	d1eb      	bne.n	8004b90 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004bb8:	4b25      	ldr	r3, [pc, #148]	; (8004c50 <HAL_RCC_ClockConfig+0x1b8>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f003 030f 	and.w	r3, r3, #15
 8004bc0:	683a      	ldr	r2, [r7, #0]
 8004bc2:	429a      	cmp	r2, r3
 8004bc4:	d20c      	bcs.n	8004be0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bc6:	4b22      	ldr	r3, [pc, #136]	; (8004c50 <HAL_RCC_ClockConfig+0x1b8>)
 8004bc8:	683a      	ldr	r2, [r7, #0]
 8004bca:	b2d2      	uxtb	r2, r2
 8004bcc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bce:	4b20      	ldr	r3, [pc, #128]	; (8004c50 <HAL_RCC_ClockConfig+0x1b8>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f003 030f 	and.w	r3, r3, #15
 8004bd6:	683a      	ldr	r2, [r7, #0]
 8004bd8:	429a      	cmp	r2, r3
 8004bda:	d001      	beq.n	8004be0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004bdc:	2301      	movs	r3, #1
 8004bde:	e032      	b.n	8004c46 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f003 0304 	and.w	r3, r3, #4
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d008      	beq.n	8004bfe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004bec:	4b19      	ldr	r3, [pc, #100]	; (8004c54 <HAL_RCC_ClockConfig+0x1bc>)
 8004bee:	689b      	ldr	r3, [r3, #8]
 8004bf0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	68db      	ldr	r3, [r3, #12]
 8004bf8:	4916      	ldr	r1, [pc, #88]	; (8004c54 <HAL_RCC_ClockConfig+0x1bc>)
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f003 0308 	and.w	r3, r3, #8
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d009      	beq.n	8004c1e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004c0a:	4b12      	ldr	r3, [pc, #72]	; (8004c54 <HAL_RCC_ClockConfig+0x1bc>)
 8004c0c:	689b      	ldr	r3, [r3, #8]
 8004c0e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	691b      	ldr	r3, [r3, #16]
 8004c16:	00db      	lsls	r3, r3, #3
 8004c18:	490e      	ldr	r1, [pc, #56]	; (8004c54 <HAL_RCC_ClockConfig+0x1bc>)
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004c1e:	f000 f889 	bl	8004d34 <HAL_RCC_GetSysClockFreq>
 8004c22:	4601      	mov	r1, r0
 8004c24:	4b0b      	ldr	r3, [pc, #44]	; (8004c54 <HAL_RCC_ClockConfig+0x1bc>)
 8004c26:	689b      	ldr	r3, [r3, #8]
 8004c28:	091b      	lsrs	r3, r3, #4
 8004c2a:	f003 030f 	and.w	r3, r3, #15
 8004c2e:	4a0a      	ldr	r2, [pc, #40]	; (8004c58 <HAL_RCC_ClockConfig+0x1c0>)
 8004c30:	5cd3      	ldrb	r3, [r2, r3]
 8004c32:	fa21 f303 	lsr.w	r3, r1, r3
 8004c36:	4a09      	ldr	r2, [pc, #36]	; (8004c5c <HAL_RCC_ClockConfig+0x1c4>)
 8004c38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004c3a:	4b09      	ldr	r3, [pc, #36]	; (8004c60 <HAL_RCC_ClockConfig+0x1c8>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	4618      	mov	r0, r3
 8004c40:	f7fe f9e4 	bl	800300c <HAL_InitTick>

  return HAL_OK;
 8004c44:	2300      	movs	r3, #0
}
 8004c46:	4618      	mov	r0, r3
 8004c48:	3710      	adds	r7, #16
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	bd80      	pop	{r7, pc}
 8004c4e:	bf00      	nop
 8004c50:	40023c00 	.word	0x40023c00
 8004c54:	40023800 	.word	0x40023800
 8004c58:	0800e7b4 	.word	0x0800e7b4
 8004c5c:	20000078 	.word	0x20000078
 8004c60:	2000007c 	.word	0x2000007c

08004c64 <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b08c      	sub	sp, #48	; 0x30
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	60f8      	str	r0, [r7, #12]
 8004c6c:	60b9      	str	r1, [r7, #8]
 8004c6e:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d129      	bne.n	8004cca <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 8004c76:	2300      	movs	r3, #0
 8004c78:	61bb      	str	r3, [r7, #24]
 8004c7a:	4b2b      	ldr	r3, [pc, #172]	; (8004d28 <HAL_RCC_MCOConfig+0xc4>)
 8004c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c7e:	4a2a      	ldr	r2, [pc, #168]	; (8004d28 <HAL_RCC_MCOConfig+0xc4>)
 8004c80:	f043 0301 	orr.w	r3, r3, #1
 8004c84:	6313      	str	r3, [r2, #48]	; 0x30
 8004c86:	4b28      	ldr	r3, [pc, #160]	; (8004d28 <HAL_RCC_MCOConfig+0xc4>)
 8004c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c8a:	f003 0301 	and.w	r3, r3, #1
 8004c8e:	61bb      	str	r3, [r7, #24]
 8004c90:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8004c92:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004c96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c98:	2302      	movs	r3, #2
 8004c9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c9c:	2303      	movs	r3, #3
 8004c9e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8004ca8:	f107 031c 	add.w	r3, r7, #28
 8004cac:	4619      	mov	r1, r3
 8004cae:	481f      	ldr	r0, [pc, #124]	; (8004d2c <HAL_RCC_MCOConfig+0xc8>)
 8004cb0:	f7ff fab6 	bl	8004220 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8004cb4:	4b1c      	ldr	r3, [pc, #112]	; (8004d28 <HAL_RCC_MCOConfig+0xc4>)
 8004cb6:	689b      	ldr	r3, [r3, #8]
 8004cb8:	f023 62ec 	bic.w	r2, r3, #123731968	; 0x7600000
 8004cbc:	68b9      	ldr	r1, [r7, #8]
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	430b      	orrs	r3, r1
 8004cc2:	4919      	ldr	r1, [pc, #100]	; (8004d28 <HAL_RCC_MCOConfig+0xc4>)
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	608b      	str	r3, [r1, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8004cc8:	e029      	b.n	8004d1e <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 8004cca:	2300      	movs	r3, #0
 8004ccc:	617b      	str	r3, [r7, #20]
 8004cce:	4b16      	ldr	r3, [pc, #88]	; (8004d28 <HAL_RCC_MCOConfig+0xc4>)
 8004cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cd2:	4a15      	ldr	r2, [pc, #84]	; (8004d28 <HAL_RCC_MCOConfig+0xc4>)
 8004cd4:	f043 0304 	orr.w	r3, r3, #4
 8004cd8:	6313      	str	r3, [r2, #48]	; 0x30
 8004cda:	4b13      	ldr	r3, [pc, #76]	; (8004d28 <HAL_RCC_MCOConfig+0xc4>)
 8004cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cde:	f003 0304 	and.w	r3, r3, #4
 8004ce2:	617b      	str	r3, [r7, #20]
 8004ce4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8004ce6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004cea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cec:	2302      	movs	r3, #2
 8004cee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004cf0:	2303      	movs	r3, #3
 8004cf2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8004cfc:	f107 031c 	add.w	r3, r7, #28
 8004d00:	4619      	mov	r1, r3
 8004d02:	480b      	ldr	r0, [pc, #44]	; (8004d30 <HAL_RCC_MCOConfig+0xcc>)
 8004d04:	f7ff fa8c 	bl	8004220 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 8004d08:	4b07      	ldr	r3, [pc, #28]	; (8004d28 <HAL_RCC_MCOConfig+0xc4>)
 8004d0a:	689b      	ldr	r3, [r3, #8]
 8004d0c:	f023 4278 	bic.w	r2, r3, #4160749568	; 0xf8000000
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	00d9      	lsls	r1, r3, #3
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	430b      	orrs	r3, r1
 8004d18:	4903      	ldr	r1, [pc, #12]	; (8004d28 <HAL_RCC_MCOConfig+0xc4>)
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	608b      	str	r3, [r1, #8]
}
 8004d1e:	bf00      	nop
 8004d20:	3730      	adds	r7, #48	; 0x30
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}
 8004d26:	bf00      	nop
 8004d28:	40023800 	.word	0x40023800
 8004d2c:	40020000 	.word	0x40020000
 8004d30:	40020800 	.word	0x40020800

08004d34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d36:	b085      	sub	sp, #20
 8004d38:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	607b      	str	r3, [r7, #4]
 8004d3e:	2300      	movs	r3, #0
 8004d40:	60fb      	str	r3, [r7, #12]
 8004d42:	2300      	movs	r3, #0
 8004d44:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004d46:	2300      	movs	r3, #0
 8004d48:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004d4a:	4b50      	ldr	r3, [pc, #320]	; (8004e8c <HAL_RCC_GetSysClockFreq+0x158>)
 8004d4c:	689b      	ldr	r3, [r3, #8]
 8004d4e:	f003 030c 	and.w	r3, r3, #12
 8004d52:	2b04      	cmp	r3, #4
 8004d54:	d007      	beq.n	8004d66 <HAL_RCC_GetSysClockFreq+0x32>
 8004d56:	2b08      	cmp	r3, #8
 8004d58:	d008      	beq.n	8004d6c <HAL_RCC_GetSysClockFreq+0x38>
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	f040 808d 	bne.w	8004e7a <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004d60:	4b4b      	ldr	r3, [pc, #300]	; (8004e90 <HAL_RCC_GetSysClockFreq+0x15c>)
 8004d62:	60bb      	str	r3, [r7, #8]
       break;
 8004d64:	e08c      	b.n	8004e80 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004d66:	4b4b      	ldr	r3, [pc, #300]	; (8004e94 <HAL_RCC_GetSysClockFreq+0x160>)
 8004d68:	60bb      	str	r3, [r7, #8]
      break;
 8004d6a:	e089      	b.n	8004e80 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004d6c:	4b47      	ldr	r3, [pc, #284]	; (8004e8c <HAL_RCC_GetSysClockFreq+0x158>)
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004d74:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004d76:	4b45      	ldr	r3, [pc, #276]	; (8004e8c <HAL_RCC_GetSysClockFreq+0x158>)
 8004d78:	685b      	ldr	r3, [r3, #4]
 8004d7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d023      	beq.n	8004dca <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d82:	4b42      	ldr	r3, [pc, #264]	; (8004e8c <HAL_RCC_GetSysClockFreq+0x158>)
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	099b      	lsrs	r3, r3, #6
 8004d88:	f04f 0400 	mov.w	r4, #0
 8004d8c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004d90:	f04f 0200 	mov.w	r2, #0
 8004d94:	ea03 0501 	and.w	r5, r3, r1
 8004d98:	ea04 0602 	and.w	r6, r4, r2
 8004d9c:	4a3d      	ldr	r2, [pc, #244]	; (8004e94 <HAL_RCC_GetSysClockFreq+0x160>)
 8004d9e:	fb02 f106 	mul.w	r1, r2, r6
 8004da2:	2200      	movs	r2, #0
 8004da4:	fb02 f205 	mul.w	r2, r2, r5
 8004da8:	440a      	add	r2, r1
 8004daa:	493a      	ldr	r1, [pc, #232]	; (8004e94 <HAL_RCC_GetSysClockFreq+0x160>)
 8004dac:	fba5 0101 	umull	r0, r1, r5, r1
 8004db0:	1853      	adds	r3, r2, r1
 8004db2:	4619      	mov	r1, r3
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	f04f 0400 	mov.w	r4, #0
 8004dba:	461a      	mov	r2, r3
 8004dbc:	4623      	mov	r3, r4
 8004dbe:	f7fb ff43 	bl	8000c48 <__aeabi_uldivmod>
 8004dc2:	4603      	mov	r3, r0
 8004dc4:	460c      	mov	r4, r1
 8004dc6:	60fb      	str	r3, [r7, #12]
 8004dc8:	e049      	b.n	8004e5e <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004dca:	4b30      	ldr	r3, [pc, #192]	; (8004e8c <HAL_RCC_GetSysClockFreq+0x158>)
 8004dcc:	685b      	ldr	r3, [r3, #4]
 8004dce:	099b      	lsrs	r3, r3, #6
 8004dd0:	f04f 0400 	mov.w	r4, #0
 8004dd4:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004dd8:	f04f 0200 	mov.w	r2, #0
 8004ddc:	ea03 0501 	and.w	r5, r3, r1
 8004de0:	ea04 0602 	and.w	r6, r4, r2
 8004de4:	4629      	mov	r1, r5
 8004de6:	4632      	mov	r2, r6
 8004de8:	f04f 0300 	mov.w	r3, #0
 8004dec:	f04f 0400 	mov.w	r4, #0
 8004df0:	0154      	lsls	r4, r2, #5
 8004df2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004df6:	014b      	lsls	r3, r1, #5
 8004df8:	4619      	mov	r1, r3
 8004dfa:	4622      	mov	r2, r4
 8004dfc:	1b49      	subs	r1, r1, r5
 8004dfe:	eb62 0206 	sbc.w	r2, r2, r6
 8004e02:	f04f 0300 	mov.w	r3, #0
 8004e06:	f04f 0400 	mov.w	r4, #0
 8004e0a:	0194      	lsls	r4, r2, #6
 8004e0c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004e10:	018b      	lsls	r3, r1, #6
 8004e12:	1a5b      	subs	r3, r3, r1
 8004e14:	eb64 0402 	sbc.w	r4, r4, r2
 8004e18:	f04f 0100 	mov.w	r1, #0
 8004e1c:	f04f 0200 	mov.w	r2, #0
 8004e20:	00e2      	lsls	r2, r4, #3
 8004e22:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004e26:	00d9      	lsls	r1, r3, #3
 8004e28:	460b      	mov	r3, r1
 8004e2a:	4614      	mov	r4, r2
 8004e2c:	195b      	adds	r3, r3, r5
 8004e2e:	eb44 0406 	adc.w	r4, r4, r6
 8004e32:	f04f 0100 	mov.w	r1, #0
 8004e36:	f04f 0200 	mov.w	r2, #0
 8004e3a:	02a2      	lsls	r2, r4, #10
 8004e3c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004e40:	0299      	lsls	r1, r3, #10
 8004e42:	460b      	mov	r3, r1
 8004e44:	4614      	mov	r4, r2
 8004e46:	4618      	mov	r0, r3
 8004e48:	4621      	mov	r1, r4
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	f04f 0400 	mov.w	r4, #0
 8004e50:	461a      	mov	r2, r3
 8004e52:	4623      	mov	r3, r4
 8004e54:	f7fb fef8 	bl	8000c48 <__aeabi_uldivmod>
 8004e58:	4603      	mov	r3, r0
 8004e5a:	460c      	mov	r4, r1
 8004e5c:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004e5e:	4b0b      	ldr	r3, [pc, #44]	; (8004e8c <HAL_RCC_GetSysClockFreq+0x158>)
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	0c1b      	lsrs	r3, r3, #16
 8004e64:	f003 0303 	and.w	r3, r3, #3
 8004e68:	3301      	adds	r3, #1
 8004e6a:	005b      	lsls	r3, r3, #1
 8004e6c:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004e6e:	68fa      	ldr	r2, [r7, #12]
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e76:	60bb      	str	r3, [r7, #8]
      break;
 8004e78:	e002      	b.n	8004e80 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004e7a:	4b05      	ldr	r3, [pc, #20]	; (8004e90 <HAL_RCC_GetSysClockFreq+0x15c>)
 8004e7c:	60bb      	str	r3, [r7, #8]
      break;
 8004e7e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004e80:	68bb      	ldr	r3, [r7, #8]
}
 8004e82:	4618      	mov	r0, r3
 8004e84:	3714      	adds	r7, #20
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e8a:	bf00      	nop
 8004e8c:	40023800 	.word	0x40023800
 8004e90:	00f42400 	.word	0x00f42400
 8004e94:	017d7840 	.word	0x017d7840

08004e98 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b082      	sub	sp, #8
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d101      	bne.n	8004eaa <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	e022      	b.n	8004ef0 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004eb0:	b2db      	uxtb	r3, r3
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d105      	bne.n	8004ec2 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2200      	movs	r2, #0
 8004eba:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8004ebc:	6878      	ldr	r0, [r7, #4]
 8004ebe:	f7fd fd8f 	bl	80029e0 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2203      	movs	r2, #3
 8004ec6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8004eca:	6878      	ldr	r0, [r7, #4]
 8004ecc:	f000 f814 	bl	8004ef8 <HAL_SD_InitCard>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d001      	beq.n	8004eda <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	e00a      	b.n	8004ef0 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2200      	movs	r2, #0
 8004ede:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2201      	movs	r2, #1
 8004eea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004eee:	2300      	movs	r3, #0
}
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	3708      	adds	r7, #8
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	bd80      	pop	{r7, pc}

08004ef8 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004ef8:	b5b0      	push	{r4, r5, r7, lr}
 8004efa:	b08e      	sub	sp, #56	; 0x38
 8004efc:	af04      	add	r7, sp, #16
 8004efe:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8004f00:	2300      	movs	r3, #0
 8004f02:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8004f04:	2300      	movs	r3, #0
 8004f06:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8004f08:	2300      	movs	r3, #0
 8004f0a:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8004f10:	2300      	movs	r3, #0
 8004f12:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8004f14:	2376      	movs	r3, #118	; 0x76
 8004f16:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681d      	ldr	r5, [r3, #0]
 8004f1c:	466c      	mov	r4, sp
 8004f1e:	f107 0314 	add.w	r3, r7, #20
 8004f22:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004f26:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004f2a:	f107 0308 	add.w	r3, r7, #8
 8004f2e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004f30:	4628      	mov	r0, r5
 8004f32:	f002 fba1 	bl	8007678 <SDIO_Init>
 8004f36:	4603      	mov	r3, r0
 8004f38:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8004f3c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d001      	beq.n	8004f48 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8004f44:	2301      	movs	r3, #1
 8004f46:	e031      	b.n	8004fac <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8004f48:	4b1a      	ldr	r3, [pc, #104]	; (8004fb4 <HAL_SD_InitCard+0xbc>)
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	4618      	mov	r0, r3
 8004f54:	f002 fbd9 	bl	800770a <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8004f58:	4b16      	ldr	r3, [pc, #88]	; (8004fb4 <HAL_SD_InitCard+0xbc>)
 8004f5a:	2201      	movs	r2, #1
 8004f5c:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8004f5e:	6878      	ldr	r0, [r7, #4]
 8004f60:	f000 ffdc 	bl	8005f1c <SD_PowerON>
 8004f64:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004f66:	6a3b      	ldr	r3, [r7, #32]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d00b      	beq.n	8004f84 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2201      	movs	r2, #1
 8004f70:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004f78:	6a3b      	ldr	r3, [r7, #32]
 8004f7a:	431a      	orrs	r2, r3
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004f80:	2301      	movs	r3, #1
 8004f82:	e013      	b.n	8004fac <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8004f84:	6878      	ldr	r0, [r7, #4]
 8004f86:	f000 fefb 	bl	8005d80 <SD_InitCard>
 8004f8a:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004f8c:	6a3b      	ldr	r3, [r7, #32]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d00b      	beq.n	8004faa <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2201      	movs	r2, #1
 8004f96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004f9e:	6a3b      	ldr	r3, [r7, #32]
 8004fa0:	431a      	orrs	r2, r3
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	e000      	b.n	8004fac <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 8004faa:	2300      	movs	r3, #0
}
 8004fac:	4618      	mov	r0, r3
 8004fae:	3728      	adds	r7, #40	; 0x28
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	bdb0      	pop	{r4, r5, r7, pc}
 8004fb4:	422580a0 	.word	0x422580a0

08004fb8 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b08c      	sub	sp, #48	; 0x30
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	60f8      	str	r0, [r7, #12]
 8004fc0:	60b9      	str	r1, [r7, #8]
 8004fc2:	607a      	str	r2, [r7, #4]
 8004fc4:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d107      	bne.n	8004fe0 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fd4:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004fdc:	2301      	movs	r3, #1
 8004fde:	e0c9      	b.n	8005174 <HAL_SD_ReadBlocks_DMA+0x1bc>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004fe6:	b2db      	uxtb	r3, r3
 8004fe8:	2b01      	cmp	r3, #1
 8004fea:	f040 80c2 	bne.w	8005172 <HAL_SD_ReadBlocks_DMA+0x1ba>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8004ff4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	441a      	add	r2, r3
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ffe:	429a      	cmp	r2, r3
 8005000:	d907      	bls.n	8005012 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005006:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800500e:	2301      	movs	r3, #1
 8005010:	e0b0      	b.n	8005174 <HAL_SD_ReadBlocks_DMA+0x1bc>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	2203      	movs	r2, #3
 8005016:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	2200      	movs	r2, #0
 8005020:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005028:	68fa      	ldr	r2, [r7, #12]
 800502a:	6812      	ldr	r2, [r2, #0]
 800502c:	f443 734a 	orr.w	r3, r3, #808	; 0x328
 8005030:	f043 0302 	orr.w	r3, r3, #2
 8005034:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800503a:	4a50      	ldr	r2, [pc, #320]	; (800517c <HAL_SD_ReadBlocks_DMA+0x1c4>)
 800503c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005042:	4a4f      	ldr	r2, [pc, #316]	; (8005180 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 8005044:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800504a:	2200      	movs	r2, #0
 800504c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	3380      	adds	r3, #128	; 0x80
 8005058:	4619      	mov	r1, r3
 800505a:	68ba      	ldr	r2, [r7, #8]
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	025b      	lsls	r3, r3, #9
 8005060:	089b      	lsrs	r3, r3, #2
 8005062:	f7fe fdef 	bl	8003c44 <HAL_DMA_Start_IT>
 8005066:	4603      	mov	r3, r0
 8005068:	2b00      	cmp	r3, #0
 800506a:	d017      	beq.n	800509c <HAL_SD_ReadBlocks_DMA+0xe4>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 800507a:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4a40      	ldr	r2, [pc, #256]	; (8005184 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 8005082:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005088:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	2201      	movs	r2, #1
 8005094:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8005098:	2301      	movs	r3, #1
 800509a:	e06b      	b.n	8005174 <HAL_SD_ReadBlocks_DMA+0x1bc>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800509c:	4b3a      	ldr	r3, [pc, #232]	; (8005188 <HAL_SD_ReadBlocks_DMA+0x1d0>)
 800509e:	2201      	movs	r2, #1
 80050a0:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050a6:	2b01      	cmp	r3, #1
 80050a8:	d002      	beq.n	80050b0 <HAL_SD_ReadBlocks_DMA+0xf8>
      {
        add *= 512U;
 80050aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050ac:	025b      	lsls	r3, r3, #9
 80050ae:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Set Block Size for Card */
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80050b8:	4618      	mov	r0, r3
 80050ba:	f002 fbb9 	bl	8007830 <SDMMC_CmdBlockLength>
 80050be:	62f8      	str	r0, [r7, #44]	; 0x2c
      if(errorstate != HAL_SD_ERROR_NONE)
 80050c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d00f      	beq.n	80050e6 <HAL_SD_ReadBlocks_DMA+0x12e>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	4a2e      	ldr	r2, [pc, #184]	; (8005184 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 80050cc:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80050d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050d4:	431a      	orrs	r2, r3
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	2201      	movs	r2, #1
 80050de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	e046      	b.n	8005174 <HAL_SD_ReadBlocks_DMA+0x1bc>
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80050e6:	f04f 33ff 	mov.w	r3, #4294967295
 80050ea:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	025b      	lsls	r3, r3, #9
 80050f0:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80050f2:	2390      	movs	r3, #144	; 0x90
 80050f4:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80050f6:	2302      	movs	r3, #2
 80050f8:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80050fa:	2300      	movs	r3, #0
 80050fc:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 80050fe:	2301      	movs	r3, #1
 8005100:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f107 0210 	add.w	r2, r7, #16
 800510a:	4611      	mov	r1, r2
 800510c:	4618      	mov	r0, r3
 800510e:	f002 fb63 	bl	80077d8 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	2b01      	cmp	r3, #1
 8005116:	d90a      	bls.n	800512e <HAL_SD_ReadBlocks_DMA+0x176>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	2282      	movs	r2, #130	; 0x82
 800511c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005124:	4618      	mov	r0, r3
 8005126:	f002 fbc7 	bl	80078b8 <SDMMC_CmdReadMultiBlock>
 800512a:	62f8      	str	r0, [r7, #44]	; 0x2c
 800512c:	e009      	b.n	8005142 <HAL_SD_ReadBlocks_DMA+0x18a>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	2281      	movs	r2, #129	; 0x81
 8005132:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800513a:	4618      	mov	r0, r3
 800513c:	f002 fb9a 	bl	8007874 <SDMMC_CmdReadSingleBlock>
 8005140:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8005142:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005144:	2b00      	cmp	r3, #0
 8005146:	d012      	beq.n	800516e <HAL_SD_ReadBlocks_DMA+0x1b6>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4a0d      	ldr	r2, [pc, #52]	; (8005184 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 800514e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005154:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005156:	431a      	orrs	r2, r3
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	2201      	movs	r2, #1
 8005160:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	2200      	movs	r2, #0
 8005168:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800516a:	2301      	movs	r3, #1
 800516c:	e002      	b.n	8005174 <HAL_SD_ReadBlocks_DMA+0x1bc>
      }

      return HAL_OK;
 800516e:	2300      	movs	r3, #0
 8005170:	e000      	b.n	8005174 <HAL_SD_ReadBlocks_DMA+0x1bc>
    }
  }
  else
  {
    return HAL_BUSY;
 8005172:	2302      	movs	r3, #2
  }
}
 8005174:	4618      	mov	r0, r3
 8005176:	3730      	adds	r7, #48	; 0x30
 8005178:	46bd      	mov	sp, r7
 800517a:	bd80      	pop	{r7, pc}
 800517c:	08005b8f 	.word	0x08005b8f
 8005180:	08005c01 	.word	0x08005c01
 8005184:	004005ff 	.word	0x004005ff
 8005188:	4225858c 	.word	0x4225858c

0800518c <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b08c      	sub	sp, #48	; 0x30
 8005190:	af00      	add	r7, sp, #0
 8005192:	60f8      	str	r0, [r7, #12]
 8005194:	60b9      	str	r1, [r7, #8]
 8005196:	607a      	str	r2, [r7, #4]
 8005198:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800519e:	68bb      	ldr	r3, [r7, #8]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d107      	bne.n	80051b4 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051a8:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80051b0:	2301      	movs	r3, #1
 80051b2:	e0ce      	b.n	8005352 <HAL_SD_WriteBlocks_DMA+0x1c6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80051ba:	b2db      	uxtb	r3, r3
 80051bc:	2b01      	cmp	r3, #1
 80051be:	f040 80c7 	bne.w	8005350 <HAL_SD_WriteBlocks_DMA+0x1c4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	2200      	movs	r2, #0
 80051c6:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80051c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	441a      	add	r2, r3
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051d2:	429a      	cmp	r2, r3
 80051d4:	d907      	bls.n	80051e6 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051da:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80051e2:	2301      	movs	r3, #1
 80051e4:	e0b5      	b.n	8005352 <HAL_SD_WriteBlocks_DMA+0x1c6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	2203      	movs	r2, #3
 80051ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	2200      	movs	r2, #0
 80051f4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051fc:	68fa      	ldr	r2, [r7, #12]
 80051fe:	6812      	ldr	r2, [r2, #0]
 8005200:	f443 7306 	orr.w	r3, r3, #536	; 0x218
 8005204:	f043 0302 	orr.w	r3, r3, #2
 8005208:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800520e:	4a53      	ldr	r2, [pc, #332]	; (800535c <HAL_SD_WriteBlocks_DMA+0x1d0>)
 8005210:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005216:	4a52      	ldr	r2, [pc, #328]	; (8005360 <HAL_SD_WriteBlocks_DMA+0x1d4>)
 8005218:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800521e:	2200      	movs	r2, #0
 8005220:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005226:	2b01      	cmp	r3, #1
 8005228:	d002      	beq.n	8005230 <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 800522a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800522c:	025b      	lsls	r3, r3, #9
 800522e:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005238:	4618      	mov	r0, r3
 800523a:	f002 faf9 	bl	8007830 <SDMMC_CmdBlockLength>
 800523e:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005240:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005242:	2b00      	cmp	r3, #0
 8005244:	d00f      	beq.n	8005266 <HAL_SD_WriteBlocks_DMA+0xda>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	4a46      	ldr	r2, [pc, #280]	; (8005364 <HAL_SD_WriteBlocks_DMA+0x1d8>)
 800524c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005252:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005254:	431a      	orrs	r2, r3
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	2201      	movs	r2, #1
 800525e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8005262:	2301      	movs	r3, #1
 8005264:	e075      	b.n	8005352 <HAL_SD_WriteBlocks_DMA+0x1c6>
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	2b01      	cmp	r3, #1
 800526a:	d90a      	bls.n	8005282 <HAL_SD_WriteBlocks_DMA+0xf6>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	22a0      	movs	r2, #160	; 0xa0
 8005270:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005278:	4618      	mov	r0, r3
 800527a:	f002 fb61 	bl	8007940 <SDMMC_CmdWriteMultiBlock>
 800527e:	62f8      	str	r0, [r7, #44]	; 0x2c
 8005280:	e009      	b.n	8005296 <HAL_SD_WriteBlocks_DMA+0x10a>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	2290      	movs	r2, #144	; 0x90
 8005286:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800528e:	4618      	mov	r0, r3
 8005290:	f002 fb34 	bl	80078fc <SDMMC_CmdWriteSingleBlock>
 8005294:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8005296:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005298:	2b00      	cmp	r3, #0
 800529a:	d012      	beq.n	80052c2 <HAL_SD_WriteBlocks_DMA+0x136>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4a30      	ldr	r2, [pc, #192]	; (8005364 <HAL_SD_WriteBlocks_DMA+0x1d8>)
 80052a2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80052a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052aa:	431a      	orrs	r2, r3
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	2201      	movs	r2, #1
 80052b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	2200      	movs	r2, #0
 80052bc:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80052be:	2301      	movs	r3, #1
 80052c0:	e047      	b.n	8005352 <HAL_SD_WriteBlocks_DMA+0x1c6>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 80052c2:	4b29      	ldr	r3, [pc, #164]	; (8005368 <HAL_SD_WriteBlocks_DMA+0x1dc>)
 80052c4:	2201      	movs	r2, #1
 80052c6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80052cc:	68b9      	ldr	r1, [r7, #8]
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	3380      	adds	r3, #128	; 0x80
 80052d4:	461a      	mov	r2, r3
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	025b      	lsls	r3, r3, #9
 80052da:	089b      	lsrs	r3, r3, #2
 80052dc:	f7fe fcb2 	bl	8003c44 <HAL_DMA_Start_IT>
 80052e0:	4603      	mov	r3, r0
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d01c      	beq.n	8005320 <HAL_SD_WriteBlocks_DMA+0x194>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052ec:	68fa      	ldr	r2, [r7, #12]
 80052ee:	6812      	ldr	r2, [r2, #0]
 80052f0:	f423 7306 	bic.w	r3, r3, #536	; 0x218
 80052f4:	f023 0302 	bic.w	r3, r3, #2
 80052f8:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	4a19      	ldr	r2, [pc, #100]	; (8005364 <HAL_SD_WriteBlocks_DMA+0x1d8>)
 8005300:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005306:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	2201      	movs	r2, #1
 8005312:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	2200      	movs	r2, #0
 800531a:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800531c:	2301      	movs	r3, #1
 800531e:	e018      	b.n	8005352 <HAL_SD_WriteBlocks_DMA+0x1c6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8005320:	f04f 33ff 	mov.w	r3, #4294967295
 8005324:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	025b      	lsls	r3, r3, #9
 800532a:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800532c:	2390      	movs	r3, #144	; 0x90
 800532e:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8005330:	2300      	movs	r3, #0
 8005332:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8005334:	2300      	movs	r3, #0
 8005336:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8005338:	2301      	movs	r3, #1
 800533a:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f107 0210 	add.w	r2, r7, #16
 8005344:	4611      	mov	r1, r2
 8005346:	4618      	mov	r0, r3
 8005348:	f002 fa46 	bl	80077d8 <SDIO_ConfigData>

      return HAL_OK;
 800534c:	2300      	movs	r3, #0
 800534e:	e000      	b.n	8005352 <HAL_SD_WriteBlocks_DMA+0x1c6>
    }
  }
  else
  {
    return HAL_BUSY;
 8005350:	2302      	movs	r3, #2
  }
}
 8005352:	4618      	mov	r0, r3
 8005354:	3730      	adds	r7, #48	; 0x30
 8005356:	46bd      	mov	sp, r7
 8005358:	bd80      	pop	{r7, pc}
 800535a:	bf00      	nop
 800535c:	08005b65 	.word	0x08005b65
 8005360:	08005c01 	.word	0x08005c01
 8005364:	004005ff 	.word	0x004005ff
 8005368:	4225858c 	.word	0x4225858c

0800536c <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b084      	sub	sp, #16
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005378:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005380:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005384:	2b00      	cmp	r3, #0
 8005386:	d008      	beq.n	800539a <HAL_SD_IRQHandler+0x2e>
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	f003 0308 	and.w	r3, r3, #8
 800538e:	2b00      	cmp	r3, #0
 8005390:	d003      	beq.n	800539a <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8005392:	6878      	ldr	r0, [r7, #4]
 8005394:	f000 ffd8 	bl	8006348 <SD_Read_IT>
 8005398:	e165      	b.n	8005666 <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	f000 808f 	beq.w	80054c8 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f44f 7280 	mov.w	r2, #256	; 0x100
 80053b2:	639a      	str	r2, [r3, #56]	; 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053ba:	687a      	ldr	r2, [r7, #4]
 80053bc:	6812      	ldr	r2, [r2, #0]
 80053be:	f423 4343 	bic.w	r3, r3, #49920	; 0xc300
 80053c2:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 80053c6:	63d3      	str	r3, [r2, #60]	; 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f022 0201 	bic.w	r2, r2, #1
 80053d6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	f003 0308 	and.w	r3, r3, #8
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d039      	beq.n	8005456 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	f003 0302 	and.w	r3, r3, #2
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d104      	bne.n	80053f6 <HAL_SD_IRQHandler+0x8a>
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	f003 0320 	and.w	r3, r3, #32
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d011      	beq.n	800541a <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	4618      	mov	r0, r3
 80053fc:	f002 fac2 	bl	8007984 <SDMMC_CmdStopTransfer>
 8005400:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8005402:	68bb      	ldr	r3, [r7, #8]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d008      	beq.n	800541a <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	431a      	orrs	r2, r3
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8005414:	6878      	ldr	r0, [r7, #4]
 8005416:	f000 f92f 	bl	8005678 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f240 523a 	movw	r2, #1338	; 0x53a
 8005422:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2201      	movs	r2, #1
 8005428:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2200      	movs	r2, #0
 8005430:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	f003 0301 	and.w	r3, r3, #1
 8005438:	2b00      	cmp	r3, #0
 800543a:	d104      	bne.n	8005446 <HAL_SD_IRQHandler+0xda>
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	f003 0302 	and.w	r3, r3, #2
 8005442:	2b00      	cmp	r3, #0
 8005444:	d003      	beq.n	800544e <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8005446:	6878      	ldr	r0, [r7, #4]
 8005448:	f002 ff20 	bl	800828c <HAL_SD_RxCpltCallback>
 800544c:	e10b      	b.n	8005666 <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800544e:	6878      	ldr	r0, [r7, #4]
 8005450:	f002 ff12 	bl	8008278 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8005454:	e107      	b.n	8005666 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800545c:	2b00      	cmp	r3, #0
 800545e:	f000 8102 	beq.w	8005666 <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	f003 0320 	and.w	r3, r3, #32
 8005468:	2b00      	cmp	r3, #0
 800546a:	d011      	beq.n	8005490 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	4618      	mov	r0, r3
 8005472:	f002 fa87 	bl	8007984 <SDMMC_CmdStopTransfer>
 8005476:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8005478:	68bb      	ldr	r3, [r7, #8]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d008      	beq.n	8005490 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005482:	68bb      	ldr	r3, [r7, #8]
 8005484:	431a      	orrs	r2, r3
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 800548a:	6878      	ldr	r0, [r7, #4]
 800548c:	f000 f8f4 	bl	8005678 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	f003 0301 	and.w	r3, r3, #1
 8005496:	2b00      	cmp	r3, #0
 8005498:	f040 80e5 	bne.w	8005666 <HAL_SD_IRQHandler+0x2fa>
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	f003 0302 	and.w	r3, r3, #2
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	f040 80df 	bne.w	8005666 <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f022 0208 	bic.w	r2, r2, #8
 80054b6:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2201      	movs	r2, #1
 80054bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 80054c0:	6878      	ldr	r0, [r7, #4]
 80054c2:	f002 fed9 	bl	8008278 <HAL_SD_TxCpltCallback>
}
 80054c6:	e0ce      	b.n	8005666 <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d008      	beq.n	80054e8 <HAL_SD_IRQHandler+0x17c>
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	f003 0308 	and.w	r3, r3, #8
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d003      	beq.n	80054e8 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 80054e0:	6878      	ldr	r0, [r7, #4]
 80054e2:	f000 ff82 	bl	80063ea <SD_Write_IT>
 80054e6:	e0be      	b.n	8005666 <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80054ee:	f240 233a 	movw	r3, #570	; 0x23a
 80054f2:	4013      	ands	r3, r2
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	f000 80b6 	beq.w	8005666 <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005500:	f003 0302 	and.w	r3, r3, #2
 8005504:	2b00      	cmp	r3, #0
 8005506:	d005      	beq.n	8005514 <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800550c:	f043 0202 	orr.w	r2, r3, #2
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800551a:	f003 0308 	and.w	r3, r3, #8
 800551e:	2b00      	cmp	r3, #0
 8005520:	d005      	beq.n	800552e <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005526:	f043 0208 	orr.w	r2, r3, #8
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005534:	f003 0320 	and.w	r3, r3, #32
 8005538:	2b00      	cmp	r3, #0
 800553a:	d005      	beq.n	8005548 <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005540:	f043 0220 	orr.w	r2, r3, #32
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800554e:	f003 0310 	and.w	r3, r3, #16
 8005552:	2b00      	cmp	r3, #0
 8005554:	d005      	beq.n	8005562 <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800555a:	f043 0210 	orr.w	r2, r3, #16
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005568:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800556c:	2b00      	cmp	r3, #0
 800556e:	d005      	beq.n	800557c <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005574:	f043 0208 	orr.w	r2, r3, #8
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f240 723a 	movw	r2, #1850	; 0x73a
 8005584:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800558c:	687a      	ldr	r2, [r7, #4]
 800558e:	6812      	ldr	r2, [r2, #0]
 8005590:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 8005594:	f023 0302 	bic.w	r3, r3, #2
 8005598:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4618      	mov	r0, r3
 80055a0:	f002 f9f0 	bl	8007984 <SDMMC_CmdStopTransfer>
 80055a4:	4602      	mov	r2, r0
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055aa:	431a      	orrs	r2, r3
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	f003 0308 	and.w	r3, r3, #8
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d00a      	beq.n	80055d0 <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2201      	movs	r2, #1
 80055be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2200      	movs	r2, #0
 80055c6:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 80055c8:	6878      	ldr	r0, [r7, #4]
 80055ca:	f000 f855 	bl	8005678 <HAL_SD_ErrorCallback>
}
 80055ce:	e04a      	b.n	8005666 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d045      	beq.n	8005666 <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	f003 0310 	and.w	r3, r3, #16
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d104      	bne.n	80055ee <HAL_SD_IRQHandler+0x282>
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	f003 0320 	and.w	r3, r3, #32
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d011      	beq.n	8005612 <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055f2:	4a1f      	ldr	r2, [pc, #124]	; (8005670 <HAL_SD_IRQHandler+0x304>)
 80055f4:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055fa:	4618      	mov	r0, r3
 80055fc:	f7fe fb7a 	bl	8003cf4 <HAL_DMA_Abort_IT>
 8005600:	4603      	mov	r3, r0
 8005602:	2b00      	cmp	r3, #0
 8005604:	d02f      	beq.n	8005666 <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800560a:	4618      	mov	r0, r3
 800560c:	f000 fb4a 	bl	8005ca4 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8005610:	e029      	b.n	8005666 <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	f003 0301 	and.w	r3, r3, #1
 8005618:	2b00      	cmp	r3, #0
 800561a:	d104      	bne.n	8005626 <HAL_SD_IRQHandler+0x2ba>
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	f003 0302 	and.w	r3, r3, #2
 8005622:	2b00      	cmp	r3, #0
 8005624:	d011      	beq.n	800564a <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800562a:	4a12      	ldr	r2, [pc, #72]	; (8005674 <HAL_SD_IRQHandler+0x308>)
 800562c:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005632:	4618      	mov	r0, r3
 8005634:	f7fe fb5e 	bl	8003cf4 <HAL_DMA_Abort_IT>
 8005638:	4603      	mov	r3, r0
 800563a:	2b00      	cmp	r3, #0
 800563c:	d013      	beq.n	8005666 <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005642:	4618      	mov	r0, r3
 8005644:	f000 fb65 	bl	8005d12 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8005648:	e00d      	b.n	8005666 <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2200      	movs	r2, #0
 800564e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2201      	movs	r2, #1
 8005654:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2200      	movs	r2, #0
 800565c:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 800565e:	6878      	ldr	r0, [r7, #4]
 8005660:	f002 fe00 	bl	8008264 <HAL_SD_AbortCallback>
}
 8005664:	e7ff      	b.n	8005666 <HAL_SD_IRQHandler+0x2fa>
 8005666:	bf00      	nop
 8005668:	3710      	adds	r7, #16
 800566a:	46bd      	mov	sp, r7
 800566c:	bd80      	pop	{r7, pc}
 800566e:	bf00      	nop
 8005670:	08005ca5 	.word	0x08005ca5
 8005674:	08005d13 	.word	0x08005d13

08005678 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8005678:	b480      	push	{r7}
 800567a:	b083      	sub	sp, #12
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8005680:	bf00      	nop
 8005682:	370c      	adds	r7, #12
 8005684:	46bd      	mov	sp, r7
 8005686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568a:	4770      	bx	lr

0800568c <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800568c:	b480      	push	{r7}
 800568e:	b083      	sub	sp, #12
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
 8005694:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800569a:	0f9b      	lsrs	r3, r3, #30
 800569c:	b2da      	uxtb	r2, r3
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80056a6:	0e9b      	lsrs	r3, r3, #26
 80056a8:	b2db      	uxtb	r3, r3
 80056aa:	f003 030f 	and.w	r3, r3, #15
 80056ae:	b2da      	uxtb	r2, r3
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80056b8:	0e1b      	lsrs	r3, r3, #24
 80056ba:	b2db      	uxtb	r3, r3
 80056bc:	f003 0303 	and.w	r3, r3, #3
 80056c0:	b2da      	uxtb	r2, r3
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80056ca:	0c1b      	lsrs	r3, r3, #16
 80056cc:	b2da      	uxtb	r2, r3
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80056d6:	0a1b      	lsrs	r3, r3, #8
 80056d8:	b2da      	uxtb	r2, r3
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80056e2:	b2da      	uxtb	r2, r3
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80056ec:	0d1b      	lsrs	r3, r3, #20
 80056ee:	b29a      	uxth	r2, r3
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80056f8:	0c1b      	lsrs	r3, r3, #16
 80056fa:	b2db      	uxtb	r3, r3
 80056fc:	f003 030f 	and.w	r3, r3, #15
 8005700:	b2da      	uxtb	r2, r3
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800570a:	0bdb      	lsrs	r3, r3, #15
 800570c:	b2db      	uxtb	r3, r3
 800570e:	f003 0301 	and.w	r3, r3, #1
 8005712:	b2da      	uxtb	r2, r3
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800571c:	0b9b      	lsrs	r3, r3, #14
 800571e:	b2db      	uxtb	r3, r3
 8005720:	f003 0301 	and.w	r3, r3, #1
 8005724:	b2da      	uxtb	r2, r3
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800572e:	0b5b      	lsrs	r3, r3, #13
 8005730:	b2db      	uxtb	r3, r3
 8005732:	f003 0301 	and.w	r3, r3, #1
 8005736:	b2da      	uxtb	r2, r3
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005740:	0b1b      	lsrs	r3, r3, #12
 8005742:	b2db      	uxtb	r3, r3
 8005744:	f003 0301 	and.w	r3, r3, #1
 8005748:	b2da      	uxtb	r2, r3
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	2200      	movs	r2, #0
 8005752:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005758:	2b00      	cmp	r3, #0
 800575a:	d163      	bne.n	8005824 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005760:	009a      	lsls	r2, r3, #2
 8005762:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005766:	4013      	ands	r3, r2
 8005768:	687a      	ldr	r2, [r7, #4]
 800576a:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800576c:	0f92      	lsrs	r2, r2, #30
 800576e:	431a      	orrs	r2, r3
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005778:	0edb      	lsrs	r3, r3, #27
 800577a:	b2db      	uxtb	r3, r3
 800577c:	f003 0307 	and.w	r3, r3, #7
 8005780:	b2da      	uxtb	r2, r3
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800578a:	0e1b      	lsrs	r3, r3, #24
 800578c:	b2db      	uxtb	r3, r3
 800578e:	f003 0307 	and.w	r3, r3, #7
 8005792:	b2da      	uxtb	r2, r3
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800579c:	0d5b      	lsrs	r3, r3, #21
 800579e:	b2db      	uxtb	r3, r3
 80057a0:	f003 0307 	and.w	r3, r3, #7
 80057a4:	b2da      	uxtb	r2, r3
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80057ae:	0c9b      	lsrs	r3, r3, #18
 80057b0:	b2db      	uxtb	r3, r3
 80057b2:	f003 0307 	and.w	r3, r3, #7
 80057b6:	b2da      	uxtb	r2, r3
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80057c0:	0bdb      	lsrs	r3, r3, #15
 80057c2:	b2db      	uxtb	r3, r3
 80057c4:	f003 0307 	and.w	r3, r3, #7
 80057c8:	b2da      	uxtb	r2, r3
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	691b      	ldr	r3, [r3, #16]
 80057d2:	1c5a      	adds	r2, r3, #1
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	7e1b      	ldrb	r3, [r3, #24]
 80057dc:	b2db      	uxtb	r3, r3
 80057de:	f003 0307 	and.w	r3, r3, #7
 80057e2:	3302      	adds	r3, #2
 80057e4:	2201      	movs	r2, #1
 80057e6:	fa02 f303 	lsl.w	r3, r2, r3
 80057ea:	687a      	ldr	r2, [r7, #4]
 80057ec:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80057ee:	fb02 f203 	mul.w	r2, r2, r3
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	7a1b      	ldrb	r3, [r3, #8]
 80057fa:	b2db      	uxtb	r3, r3
 80057fc:	f003 030f 	and.w	r3, r3, #15
 8005800:	2201      	movs	r2, #1
 8005802:	409a      	lsls	r2, r3
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800580c:	687a      	ldr	r2, [r7, #4]
 800580e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8005810:	0a52      	lsrs	r2, r2, #9
 8005812:	fb02 f203 	mul.w	r2, r2, r3
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005820:	661a      	str	r2, [r3, #96]	; 0x60
 8005822:	e031      	b.n	8005888 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005828:	2b01      	cmp	r3, #1
 800582a:	d11d      	bne.n	8005868 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005830:	041b      	lsls	r3, r3, #16
 8005832:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800583a:	0c1b      	lsrs	r3, r3, #16
 800583c:	431a      	orrs	r2, r3
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	691b      	ldr	r3, [r3, #16]
 8005846:	3301      	adds	r3, #1
 8005848:	029a      	lsls	r2, r3, #10
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	f44f 7200 	mov.w	r2, #512	; 0x200
 800585c:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	661a      	str	r2, [r3, #96]	; 0x60
 8005866:	e00f      	b.n	8005888 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	4a58      	ldr	r2, [pc, #352]	; (80059d0 <HAL_SD_GetCardCSD+0x344>)
 800586e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005874:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2201      	movs	r2, #1
 8005880:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8005884:	2301      	movs	r3, #1
 8005886:	e09d      	b.n	80059c4 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800588c:	0b9b      	lsrs	r3, r3, #14
 800588e:	b2db      	uxtb	r3, r3
 8005890:	f003 0301 	and.w	r3, r3, #1
 8005894:	b2da      	uxtb	r2, r3
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800589e:	09db      	lsrs	r3, r3, #7
 80058a0:	b2db      	uxtb	r3, r3
 80058a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80058a6:	b2da      	uxtb	r2, r3
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80058b0:	b2db      	uxtb	r3, r3
 80058b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80058b6:	b2da      	uxtb	r2, r3
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058c0:	0fdb      	lsrs	r3, r3, #31
 80058c2:	b2da      	uxtb	r2, r3
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058cc:	0f5b      	lsrs	r3, r3, #29
 80058ce:	b2db      	uxtb	r3, r3
 80058d0:	f003 0303 	and.w	r3, r3, #3
 80058d4:	b2da      	uxtb	r2, r3
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058de:	0e9b      	lsrs	r3, r3, #26
 80058e0:	b2db      	uxtb	r3, r3
 80058e2:	f003 0307 	and.w	r3, r3, #7
 80058e6:	b2da      	uxtb	r2, r3
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058f0:	0d9b      	lsrs	r3, r3, #22
 80058f2:	b2db      	uxtb	r3, r3
 80058f4:	f003 030f 	and.w	r3, r3, #15
 80058f8:	b2da      	uxtb	r2, r3
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005902:	0d5b      	lsrs	r3, r3, #21
 8005904:	b2db      	uxtb	r3, r3
 8005906:	f003 0301 	and.w	r3, r3, #1
 800590a:	b2da      	uxtb	r2, r3
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	2200      	movs	r2, #0
 8005916:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800591e:	0c1b      	lsrs	r3, r3, #16
 8005920:	b2db      	uxtb	r3, r3
 8005922:	f003 0301 	and.w	r3, r3, #1
 8005926:	b2da      	uxtb	r2, r3
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005932:	0bdb      	lsrs	r3, r3, #15
 8005934:	b2db      	uxtb	r3, r3
 8005936:	f003 0301 	and.w	r3, r3, #1
 800593a:	b2da      	uxtb	r2, r3
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005946:	0b9b      	lsrs	r3, r3, #14
 8005948:	b2db      	uxtb	r3, r3
 800594a:	f003 0301 	and.w	r3, r3, #1
 800594e:	b2da      	uxtb	r2, r3
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800595a:	0b5b      	lsrs	r3, r3, #13
 800595c:	b2db      	uxtb	r3, r3
 800595e:	f003 0301 	and.w	r3, r3, #1
 8005962:	b2da      	uxtb	r2, r3
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800596e:	0b1b      	lsrs	r3, r3, #12
 8005970:	b2db      	uxtb	r3, r3
 8005972:	f003 0301 	and.w	r3, r3, #1
 8005976:	b2da      	uxtb	r2, r3
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005982:	0a9b      	lsrs	r3, r3, #10
 8005984:	b2db      	uxtb	r3, r3
 8005986:	f003 0303 	and.w	r3, r3, #3
 800598a:	b2da      	uxtb	r2, r3
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005996:	0a1b      	lsrs	r3, r3, #8
 8005998:	b2db      	uxtb	r3, r3
 800599a:	f003 0303 	and.w	r3, r3, #3
 800599e:	b2da      	uxtb	r2, r3
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059aa:	085b      	lsrs	r3, r3, #1
 80059ac:	b2db      	uxtb	r3, r3
 80059ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80059b2:	b2da      	uxtb	r2, r3
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	2201      	movs	r2, #1
 80059be:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 80059c2:	2300      	movs	r3, #0
}
 80059c4:	4618      	mov	r0, r3
 80059c6:	370c      	adds	r7, #12
 80059c8:	46bd      	mov	sp, r7
 80059ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ce:	4770      	bx	lr
 80059d0:	004005ff 	.word	0x004005ff

080059d4 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 80059d4:	b480      	push	{r7}
 80059d6:	b083      	sub	sp, #12
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
 80059dc:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80059fa:	683b      	ldr	r3, [r7, #0]
 80059fc:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8005a1e:	2300      	movs	r3, #0
}
 8005a20:	4618      	mov	r0, r3
 8005a22:	370c      	adds	r7, #12
 8005a24:	46bd      	mov	sp, r7
 8005a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2a:	4770      	bx	lr

08005a2c <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8005a2c:	b5b0      	push	{r4, r5, r7, lr}
 8005a2e:	b08e      	sub	sp, #56	; 0x38
 8005a30:	af04      	add	r7, sp, #16
 8005a32:	6078      	str	r0, [r7, #4]
 8005a34:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2203      	movs	r2, #3
 8005a3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a42:	2b03      	cmp	r3, #3
 8005a44:	d02e      	beq.n	8005aa4 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a4c:	d106      	bne.n	8005a5c <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a52:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	639a      	str	r2, [r3, #56]	; 0x38
 8005a5a:	e029      	b.n	8005ab0 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005a62:	d10a      	bne.n	8005a7a <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8005a64:	6878      	ldr	r0, [r7, #4]
 8005a66:	f000 fb0f 	bl	8006088 <SD_WideBus_Enable>
 8005a6a:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a72:	431a      	orrs	r2, r3
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	639a      	str	r2, [r3, #56]	; 0x38
 8005a78:	e01a      	b.n	8005ab0 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d10a      	bne.n	8005a96 <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8005a80:	6878      	ldr	r0, [r7, #4]
 8005a82:	f000 fb4c 	bl	800611e <SD_WideBus_Disable>
 8005a86:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a8e:	431a      	orrs	r2, r3
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	639a      	str	r2, [r3, #56]	; 0x38
 8005a94:	e00c      	b.n	8005ab0 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a9a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	639a      	str	r2, [r3, #56]	; 0x38
 8005aa2:	e005      	b.n	8005ab0 <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005aa8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d009      	beq.n	8005acc <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	4a18      	ldr	r2, [pc, #96]	; (8005b20 <HAL_SD_ConfigWideBusOperation+0xf4>)
 8005abe:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2201      	movs	r2, #1
 8005ac4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8005ac8:	2301      	movs	r3, #1
 8005aca:	e024      	b.n	8005b16 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	685b      	ldr	r3, [r3, #4]
 8005ad0:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	689b      	ldr	r3, [r3, #8]
 8005ad6:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	68db      	ldr	r3, [r3, #12]
 8005adc:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	695b      	ldr	r3, [r3, #20]
 8005ae6:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	699b      	ldr	r3, [r3, #24]
 8005aec:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681d      	ldr	r5, [r3, #0]
 8005af2:	466c      	mov	r4, sp
 8005af4:	f107 0318 	add.w	r3, r7, #24
 8005af8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005afc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005b00:	f107 030c 	add.w	r3, r7, #12
 8005b04:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005b06:	4628      	mov	r0, r5
 8005b08:	f001 fdb6 	bl	8007678 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2201      	movs	r2, #1
 8005b10:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005b14:	2300      	movs	r3, #0
}
 8005b16:	4618      	mov	r0, r3
 8005b18:	3728      	adds	r7, #40	; 0x28
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	bdb0      	pop	{r4, r5, r7, pc}
 8005b1e:	bf00      	nop
 8005b20:	004005ff 	.word	0x004005ff

08005b24 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b086      	sub	sp, #24
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8005b30:	f107 030c 	add.w	r3, r7, #12
 8005b34:	4619      	mov	r1, r3
 8005b36:	6878      	ldr	r0, [r7, #4]
 8005b38:	f000 fa7e 	bl	8006038 <SD_SendStatus>
 8005b3c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005b3e:	697b      	ldr	r3, [r7, #20]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d005      	beq.n	8005b50 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005b48:	697b      	ldr	r3, [r7, #20]
 8005b4a:	431a      	orrs	r2, r3
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	0a5b      	lsrs	r3, r3, #9
 8005b54:	f003 030f 	and.w	r3, r3, #15
 8005b58:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8005b5a:	693b      	ldr	r3, [r7, #16]
}
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	3718      	adds	r7, #24
 8005b60:	46bd      	mov	sp, r7
 8005b62:	bd80      	pop	{r7, pc}

08005b64 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005b64:	b480      	push	{r7}
 8005b66:	b085      	sub	sp, #20
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b70:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005b80:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8005b82:	bf00      	nop
 8005b84:	3714      	adds	r7, #20
 8005b86:	46bd      	mov	sp, r7
 8005b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8c:	4770      	bx	lr

08005b8e <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005b8e:	b580      	push	{r7, lr}
 8005b90:	b084      	sub	sp, #16
 8005b92:	af00      	add	r7, sp, #0
 8005b94:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b9a:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ba0:	2b82      	cmp	r3, #130	; 0x82
 8005ba2:	d111      	bne.n	8005bc8 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	4618      	mov	r0, r3
 8005baa:	f001 feeb 	bl	8007984 <SDMMC_CmdStopTransfer>
 8005bae:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005bb0:	68bb      	ldr	r3, [r7, #8]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d008      	beq.n	8005bc8 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005bba:	68bb      	ldr	r3, [r7, #8]
 8005bbc:	431a      	orrs	r2, r3
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8005bc2:	68f8      	ldr	r0, [r7, #12]
 8005bc4:	f7ff fd58 	bl	8005678 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f022 0208 	bic.w	r2, r2, #8
 8005bd6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f240 523a 	movw	r2, #1338	; 0x53a
 8005be0:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	2201      	movs	r2, #1
 8005be6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	2200      	movs	r2, #0
 8005bee:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8005bf0:	68f8      	ldr	r0, [r7, #12]
 8005bf2:	f002 fb4b 	bl	800828c <HAL_SD_RxCpltCallback>
#endif
}
 8005bf6:	bf00      	nop
 8005bf8:	3710      	adds	r7, #16
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	bd80      	pop	{r7, pc}
	...

08005c00 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b086      	sub	sp, #24
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c0c:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8005c0e:	6878      	ldr	r0, [r7, #4]
 8005c10:	f7fe fa1c 	bl	800404c <HAL_DMA_GetError>
 8005c14:	4603      	mov	r3, r0
 8005c16:	2b02      	cmp	r3, #2
 8005c18:	d03e      	beq.n	8005c98 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8005c1a:	697b      	ldr	r3, [r7, #20]
 8005c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c20:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8005c22:	697b      	ldr	r3, [r7, #20]
 8005c24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c28:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8005c2a:	693b      	ldr	r3, [r7, #16]
 8005c2c:	2b01      	cmp	r3, #1
 8005c2e:	d002      	beq.n	8005c36 <SD_DMAError+0x36>
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	2b01      	cmp	r3, #1
 8005c34:	d12d      	bne.n	8005c92 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005c36:	697b      	ldr	r3, [r7, #20]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	4a19      	ldr	r2, [pc, #100]	; (8005ca0 <SD_DMAError+0xa0>)
 8005c3c:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8005c3e:	697b      	ldr	r3, [r7, #20]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005c44:	697b      	ldr	r3, [r7, #20]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8005c4c:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8005c4e:	697b      	ldr	r3, [r7, #20]
 8005c50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c52:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005c56:	697b      	ldr	r3, [r7, #20]
 8005c58:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8005c5a:	6978      	ldr	r0, [r7, #20]
 8005c5c:	f7ff ff62 	bl	8005b24 <HAL_SD_GetCardState>
 8005c60:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8005c62:	68bb      	ldr	r3, [r7, #8]
 8005c64:	2b06      	cmp	r3, #6
 8005c66:	d002      	beq.n	8005c6e <SD_DMAError+0x6e>
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	2b05      	cmp	r3, #5
 8005c6c:	d10a      	bne.n	8005c84 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8005c6e:	697b      	ldr	r3, [r7, #20]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	4618      	mov	r0, r3
 8005c74:	f001 fe86 	bl	8007984 <SDMMC_CmdStopTransfer>
 8005c78:	4602      	mov	r2, r0
 8005c7a:	697b      	ldr	r3, [r7, #20]
 8005c7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c7e:	431a      	orrs	r2, r3
 8005c80:	697b      	ldr	r3, [r7, #20]
 8005c82:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8005c84:	697b      	ldr	r3, [r7, #20]
 8005c86:	2201      	movs	r2, #1
 8005c88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005c8c:	697b      	ldr	r3, [r7, #20]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8005c92:	6978      	ldr	r0, [r7, #20]
 8005c94:	f7ff fcf0 	bl	8005678 <HAL_SD_ErrorCallback>
#endif
  }
}
 8005c98:	bf00      	nop
 8005c9a:	3718      	adds	r7, #24
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	bd80      	pop	{r7, pc}
 8005ca0:	004005ff 	.word	0x004005ff

08005ca4 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	b084      	sub	sp, #16
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cb0:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f240 523a 	movw	r2, #1338	; 0x53a
 8005cba:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8005cbc:	68f8      	ldr	r0, [r7, #12]
 8005cbe:	f7ff ff31 	bl	8005b24 <HAL_SD_GetCardState>
 8005cc2:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	2201      	movs	r2, #1
 8005cc8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	2200      	movs	r2, #0
 8005cd0:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8005cd2:	68bb      	ldr	r3, [r7, #8]
 8005cd4:	2b06      	cmp	r3, #6
 8005cd6:	d002      	beq.n	8005cde <SD_DMATxAbort+0x3a>
 8005cd8:	68bb      	ldr	r3, [r7, #8]
 8005cda:	2b05      	cmp	r3, #5
 8005cdc:	d10a      	bne.n	8005cf4 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	f001 fe4e 	bl	8007984 <SDMMC_CmdStopTransfer>
 8005ce8:	4602      	mov	r2, r0
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cee:	431a      	orrs	r2, r3
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d103      	bne.n	8005d04 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8005cfc:	68f8      	ldr	r0, [r7, #12]
 8005cfe:	f002 fab1 	bl	8008264 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8005d02:	e002      	b.n	8005d0a <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8005d04:	68f8      	ldr	r0, [r7, #12]
 8005d06:	f7ff fcb7 	bl	8005678 <HAL_SD_ErrorCallback>
}
 8005d0a:	bf00      	nop
 8005d0c:	3710      	adds	r7, #16
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	bd80      	pop	{r7, pc}

08005d12 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8005d12:	b580      	push	{r7, lr}
 8005d14:	b084      	sub	sp, #16
 8005d16:	af00      	add	r7, sp, #0
 8005d18:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d1e:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f240 523a 	movw	r2, #1338	; 0x53a
 8005d28:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8005d2a:	68f8      	ldr	r0, [r7, #12]
 8005d2c:	f7ff fefa 	bl	8005b24 <HAL_SD_GetCardState>
 8005d30:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	2201      	movs	r2, #1
 8005d36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8005d40:	68bb      	ldr	r3, [r7, #8]
 8005d42:	2b06      	cmp	r3, #6
 8005d44:	d002      	beq.n	8005d4c <SD_DMARxAbort+0x3a>
 8005d46:	68bb      	ldr	r3, [r7, #8]
 8005d48:	2b05      	cmp	r3, #5
 8005d4a:	d10a      	bne.n	8005d62 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	4618      	mov	r0, r3
 8005d52:	f001 fe17 	bl	8007984 <SDMMC_CmdStopTransfer>
 8005d56:	4602      	mov	r2, r0
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d5c:	431a      	orrs	r2, r3
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d103      	bne.n	8005d72 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8005d6a:	68f8      	ldr	r0, [r7, #12]
 8005d6c:	f002 fa7a 	bl	8008264 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8005d70:	e002      	b.n	8005d78 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8005d72:	68f8      	ldr	r0, [r7, #12]
 8005d74:	f7ff fc80 	bl	8005678 <HAL_SD_ErrorCallback>
}
 8005d78:	bf00      	nop
 8005d7a:	3710      	adds	r7, #16
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	bd80      	pop	{r7, pc}

08005d80 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8005d80:	b5b0      	push	{r4, r5, r7, lr}
 8005d82:	b094      	sub	sp, #80	; 0x50
 8005d84:	af04      	add	r7, sp, #16
 8005d86:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8005d88:	2301      	movs	r3, #1
 8005d8a:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	4618      	mov	r0, r3
 8005d92:	f001 fcc9 	bl	8007728 <SDIO_GetPowerState>
 8005d96:	4603      	mov	r3, r0
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d102      	bne.n	8005da2 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005d9c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8005da0:	e0b7      	b.n	8005f12 <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005da6:	2b03      	cmp	r3, #3
 8005da8:	d02f      	beq.n	8005e0a <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	4618      	mov	r0, r3
 8005db0:	f001 fef2 	bl	8007b98 <SDMMC_CmdSendCID>
 8005db4:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005db6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d001      	beq.n	8005dc0 <SD_InitCard+0x40>
    {
      return errorstate;
 8005dbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005dbe:	e0a8      	b.n	8005f12 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	2100      	movs	r1, #0
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	f001 fcf3 	bl	80077b2 <SDIO_GetResponse>
 8005dcc:	4602      	mov	r2, r0
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	2104      	movs	r1, #4
 8005dd8:	4618      	mov	r0, r3
 8005dda:	f001 fcea 	bl	80077b2 <SDIO_GetResponse>
 8005dde:	4602      	mov	r2, r0
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	2108      	movs	r1, #8
 8005dea:	4618      	mov	r0, r3
 8005dec:	f001 fce1 	bl	80077b2 <SDIO_GetResponse>
 8005df0:	4602      	mov	r2, r0
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	210c      	movs	r1, #12
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	f001 fcd8 	bl	80077b2 <SDIO_GetResponse>
 8005e02:	4602      	mov	r2, r0
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e0e:	2b03      	cmp	r3, #3
 8005e10:	d00d      	beq.n	8005e2e <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f107 020e 	add.w	r2, r7, #14
 8005e1a:	4611      	mov	r1, r2
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	f001 fef8 	bl	8007c12 <SDMMC_CmdSetRelAdd>
 8005e22:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005e24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d001      	beq.n	8005e2e <SD_InitCard+0xae>
    {
      return errorstate;
 8005e2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e2c:	e071      	b.n	8005f12 <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e32:	2b03      	cmp	r3, #3
 8005e34:	d036      	beq.n	8005ea4 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8005e36:	89fb      	ldrh	r3, [r7, #14]
 8005e38:	461a      	mov	r2, r3
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681a      	ldr	r2, [r3, #0]
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e46:	041b      	lsls	r3, r3, #16
 8005e48:	4619      	mov	r1, r3
 8005e4a:	4610      	mov	r0, r2
 8005e4c:	f001 fec2 	bl	8007bd4 <SDMMC_CmdSendCSD>
 8005e50:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005e52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d001      	beq.n	8005e5c <SD_InitCard+0xdc>
    {
      return errorstate;
 8005e58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e5a:	e05a      	b.n	8005f12 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	2100      	movs	r1, #0
 8005e62:	4618      	mov	r0, r3
 8005e64:	f001 fca5 	bl	80077b2 <SDIO_GetResponse>
 8005e68:	4602      	mov	r2, r0
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	2104      	movs	r1, #4
 8005e74:	4618      	mov	r0, r3
 8005e76:	f001 fc9c 	bl	80077b2 <SDIO_GetResponse>
 8005e7a:	4602      	mov	r2, r0
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	2108      	movs	r1, #8
 8005e86:	4618      	mov	r0, r3
 8005e88:	f001 fc93 	bl	80077b2 <SDIO_GetResponse>
 8005e8c:	4602      	mov	r2, r0
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	210c      	movs	r1, #12
 8005e98:	4618      	mov	r0, r3
 8005e9a:	f001 fc8a 	bl	80077b2 <SDIO_GetResponse>
 8005e9e:	4602      	mov	r2, r0
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	2104      	movs	r1, #4
 8005eaa:	4618      	mov	r0, r3
 8005eac:	f001 fc81 	bl	80077b2 <SDIO_GetResponse>
 8005eb0:	4603      	mov	r3, r0
 8005eb2:	0d1a      	lsrs	r2, r3, #20
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8005eb8:	f107 0310 	add.w	r3, r7, #16
 8005ebc:	4619      	mov	r1, r3
 8005ebe:	6878      	ldr	r0, [r7, #4]
 8005ec0:	f7ff fbe4 	bl	800568c <HAL_SD_GetCardCSD>
 8005ec4:	4603      	mov	r3, r0
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d002      	beq.n	8005ed0 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005eca:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005ece:	e020      	b.n	8005f12 <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	6819      	ldr	r1, [r3, #0]
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ed8:	041b      	lsls	r3, r3, #16
 8005eda:	f04f 0400 	mov.w	r4, #0
 8005ede:	461a      	mov	r2, r3
 8005ee0:	4623      	mov	r3, r4
 8005ee2:	4608      	mov	r0, r1
 8005ee4:	f001 fd70 	bl	80079c8 <SDMMC_CmdSelDesel>
 8005ee8:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8005eea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d001      	beq.n	8005ef4 <SD_InitCard+0x174>
  {
    return errorstate;
 8005ef0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ef2:	e00e      	b.n	8005f12 <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681d      	ldr	r5, [r3, #0]
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	466c      	mov	r4, sp
 8005efc:	f103 0210 	add.w	r2, r3, #16
 8005f00:	ca07      	ldmia	r2, {r0, r1, r2}
 8005f02:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005f06:	3304      	adds	r3, #4
 8005f08:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005f0a:	4628      	mov	r0, r5
 8005f0c:	f001 fbb4 	bl	8007678 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8005f10:	2300      	movs	r3, #0
}
 8005f12:	4618      	mov	r0, r3
 8005f14:	3740      	adds	r7, #64	; 0x40
 8005f16:	46bd      	mov	sp, r7
 8005f18:	bdb0      	pop	{r4, r5, r7, pc}
	...

08005f1c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b086      	sub	sp, #24
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005f24:	2300      	movs	r3, #0
 8005f26:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8005f28:	2300      	movs	r3, #0
 8005f2a:	617b      	str	r3, [r7, #20]
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	4618      	mov	r0, r3
 8005f36:	f001 fd6a 	bl	8007a0e <SDMMC_CmdGoIdleState>
 8005f3a:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d001      	beq.n	8005f46 <SD_PowerON+0x2a>
  {
    return errorstate;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	e072      	b.n	800602c <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	f001 fd7d 	bl	8007a4a <SDMMC_CmdOperCond>
 8005f50:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d00d      	beq.n	8005f74 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	4618      	mov	r0, r3
 8005f64:	f001 fd53 	bl	8007a0e <SDMMC_CmdGoIdleState>
 8005f68:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d004      	beq.n	8005f7a <SD_PowerON+0x5e>
    {
      return errorstate;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	e05b      	b.n	800602c <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2201      	movs	r2, #1
 8005f78:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f7e:	2b01      	cmp	r3, #1
 8005f80:	d137      	bne.n	8005ff2 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	2100      	movs	r1, #0
 8005f88:	4618      	mov	r0, r3
 8005f8a:	f001 fd7d 	bl	8007a88 <SDMMC_CmdAppCommand>
 8005f8e:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d02d      	beq.n	8005ff2 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005f96:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005f9a:	e047      	b.n	800602c <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	2100      	movs	r1, #0
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	f001 fd70 	bl	8007a88 <SDMMC_CmdAppCommand>
 8005fa8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d001      	beq.n	8005fb4 <SD_PowerON+0x98>
    {
      return errorstate;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	e03b      	b.n	800602c <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	491e      	ldr	r1, [pc, #120]	; (8006034 <SD_PowerON+0x118>)
 8005fba:	4618      	mov	r0, r3
 8005fbc:	f001 fd86 	bl	8007acc <SDMMC_CmdAppOperCommand>
 8005fc0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d002      	beq.n	8005fce <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005fc8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005fcc:	e02e      	b.n	800602c <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	2100      	movs	r1, #0
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	f001 fbec 	bl	80077b2 <SDIO_GetResponse>
 8005fda:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8005fdc:	697b      	ldr	r3, [r7, #20]
 8005fde:	0fdb      	lsrs	r3, r3, #31
 8005fe0:	2b01      	cmp	r3, #1
 8005fe2:	d101      	bne.n	8005fe8 <SD_PowerON+0xcc>
 8005fe4:	2301      	movs	r3, #1
 8005fe6:	e000      	b.n	8005fea <SD_PowerON+0xce>
 8005fe8:	2300      	movs	r3, #0
 8005fea:	613b      	str	r3, [r7, #16]

    count++;
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	3301      	adds	r3, #1
 8005ff0:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8005ff2:	68bb      	ldr	r3, [r7, #8]
 8005ff4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d802      	bhi.n	8006002 <SD_PowerON+0xe6>
 8005ffc:	693b      	ldr	r3, [r7, #16]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d0cc      	beq.n	8005f9c <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8006002:	68bb      	ldr	r3, [r7, #8]
 8006004:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8006008:	4293      	cmp	r3, r2
 800600a:	d902      	bls.n	8006012 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800600c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006010:	e00c      	b.n	800602c <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8006012:	697b      	ldr	r3, [r7, #20]
 8006014:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006018:	2b00      	cmp	r3, #0
 800601a:	d003      	beq.n	8006024 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2201      	movs	r2, #1
 8006020:	645a      	str	r2, [r3, #68]	; 0x44
 8006022:	e002      	b.n	800602a <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2200      	movs	r2, #0
 8006028:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800602a:	2300      	movs	r3, #0
}
 800602c:	4618      	mov	r0, r3
 800602e:	3718      	adds	r7, #24
 8006030:	46bd      	mov	sp, r7
 8006032:	bd80      	pop	{r7, pc}
 8006034:	c1100000 	.word	0xc1100000

08006038 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8006038:	b580      	push	{r7, lr}
 800603a:	b084      	sub	sp, #16
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
 8006040:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d102      	bne.n	800604e <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8006048:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800604c:	e018      	b.n	8006080 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681a      	ldr	r2, [r3, #0]
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006056:	041b      	lsls	r3, r3, #16
 8006058:	4619      	mov	r1, r3
 800605a:	4610      	mov	r0, r2
 800605c:	f001 fdfa 	bl	8007c54 <SDMMC_CmdSendStatus>
 8006060:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d001      	beq.n	800606c <SD_SendStatus+0x34>
  {
    return errorstate;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	e009      	b.n	8006080 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	2100      	movs	r1, #0
 8006072:	4618      	mov	r0, r3
 8006074:	f001 fb9d 	bl	80077b2 <SDIO_GetResponse>
 8006078:	4602      	mov	r2, r0
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800607e:	2300      	movs	r3, #0
}
 8006080:	4618      	mov	r0, r3
 8006082:	3710      	adds	r7, #16
 8006084:	46bd      	mov	sp, r7
 8006086:	bd80      	pop	{r7, pc}

08006088 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8006088:	b580      	push	{r7, lr}
 800608a:	b086      	sub	sp, #24
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8006090:	2300      	movs	r3, #0
 8006092:	60fb      	str	r3, [r7, #12]
 8006094:	2300      	movs	r3, #0
 8006096:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	2100      	movs	r1, #0
 800609e:	4618      	mov	r0, r3
 80060a0:	f001 fb87 	bl	80077b2 <SDIO_GetResponse>
 80060a4:	4603      	mov	r3, r0
 80060a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060aa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80060ae:	d102      	bne.n	80060b6 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80060b0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80060b4:	e02f      	b.n	8006116 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80060b6:	f107 030c 	add.w	r3, r7, #12
 80060ba:	4619      	mov	r1, r3
 80060bc:	6878      	ldr	r0, [r7, #4]
 80060be:	f000 f879 	bl	80061b4 <SD_FindSCR>
 80060c2:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80060c4:	697b      	ldr	r3, [r7, #20]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d001      	beq.n	80060ce <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 80060ca:	697b      	ldr	r3, [r7, #20]
 80060cc:	e023      	b.n	8006116 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80060ce:	693b      	ldr	r3, [r7, #16]
 80060d0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d01c      	beq.n	8006112 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681a      	ldr	r2, [r3, #0]
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80060e0:	041b      	lsls	r3, r3, #16
 80060e2:	4619      	mov	r1, r3
 80060e4:	4610      	mov	r0, r2
 80060e6:	f001 fccf 	bl	8007a88 <SDMMC_CmdAppCommand>
 80060ea:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80060ec:	697b      	ldr	r3, [r7, #20]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d001      	beq.n	80060f6 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 80060f2:	697b      	ldr	r3, [r7, #20]
 80060f4:	e00f      	b.n	8006116 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	2102      	movs	r1, #2
 80060fc:	4618      	mov	r0, r3
 80060fe:	f001 fd08 	bl	8007b12 <SDMMC_CmdBusWidth>
 8006102:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006104:	697b      	ldr	r3, [r7, #20]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d001      	beq.n	800610e <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800610a:	697b      	ldr	r3, [r7, #20]
 800610c:	e003      	b.n	8006116 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800610e:	2300      	movs	r3, #0
 8006110:	e001      	b.n	8006116 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006112:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8006116:	4618      	mov	r0, r3
 8006118:	3718      	adds	r7, #24
 800611a:	46bd      	mov	sp, r7
 800611c:	bd80      	pop	{r7, pc}

0800611e <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800611e:	b580      	push	{r7, lr}
 8006120:	b086      	sub	sp, #24
 8006122:	af00      	add	r7, sp, #0
 8006124:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8006126:	2300      	movs	r3, #0
 8006128:	60fb      	str	r3, [r7, #12]
 800612a:	2300      	movs	r3, #0
 800612c:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	2100      	movs	r1, #0
 8006134:	4618      	mov	r0, r3
 8006136:	f001 fb3c 	bl	80077b2 <SDIO_GetResponse>
 800613a:	4603      	mov	r3, r0
 800613c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006140:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006144:	d102      	bne.n	800614c <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8006146:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800614a:	e02f      	b.n	80061ac <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800614c:	f107 030c 	add.w	r3, r7, #12
 8006150:	4619      	mov	r1, r3
 8006152:	6878      	ldr	r0, [r7, #4]
 8006154:	f000 f82e 	bl	80061b4 <SD_FindSCR>
 8006158:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800615a:	697b      	ldr	r3, [r7, #20]
 800615c:	2b00      	cmp	r3, #0
 800615e:	d001      	beq.n	8006164 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8006160:	697b      	ldr	r3, [r7, #20]
 8006162:	e023      	b.n	80061ac <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8006164:	693b      	ldr	r3, [r7, #16]
 8006166:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800616a:	2b00      	cmp	r3, #0
 800616c:	d01c      	beq.n	80061a8 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681a      	ldr	r2, [r3, #0]
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006176:	041b      	lsls	r3, r3, #16
 8006178:	4619      	mov	r1, r3
 800617a:	4610      	mov	r0, r2
 800617c:	f001 fc84 	bl	8007a88 <SDMMC_CmdAppCommand>
 8006180:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006182:	697b      	ldr	r3, [r7, #20]
 8006184:	2b00      	cmp	r3, #0
 8006186:	d001      	beq.n	800618c <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8006188:	697b      	ldr	r3, [r7, #20]
 800618a:	e00f      	b.n	80061ac <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	2100      	movs	r1, #0
 8006192:	4618      	mov	r0, r3
 8006194:	f001 fcbd 	bl	8007b12 <SDMMC_CmdBusWidth>
 8006198:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800619a:	697b      	ldr	r3, [r7, #20]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d001      	beq.n	80061a4 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 80061a0:	697b      	ldr	r3, [r7, #20]
 80061a2:	e003      	b.n	80061ac <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80061a4:	2300      	movs	r3, #0
 80061a6:	e001      	b.n	80061ac <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80061a8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80061ac:	4618      	mov	r0, r3
 80061ae:	3718      	adds	r7, #24
 80061b0:	46bd      	mov	sp, r7
 80061b2:	bd80      	pop	{r7, pc}

080061b4 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80061b4:	b590      	push	{r4, r7, lr}
 80061b6:	b08f      	sub	sp, #60	; 0x3c
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
 80061bc:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80061be:	f7fc ff69 	bl	8003094 <HAL_GetTick>
 80061c2:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 80061c4:	2300      	movs	r3, #0
 80061c6:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 80061c8:	2300      	movs	r3, #0
 80061ca:	60bb      	str	r3, [r7, #8]
 80061cc:	2300      	movs	r3, #0
 80061ce:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	2108      	movs	r1, #8
 80061da:	4618      	mov	r0, r3
 80061dc:	f001 fb28 	bl	8007830 <SDMMC_CmdBlockLength>
 80061e0:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80061e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d001      	beq.n	80061ec <SD_FindSCR+0x38>
  {
    return errorstate;
 80061e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061ea:	e0a9      	b.n	8006340 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681a      	ldr	r2, [r3, #0]
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061f4:	041b      	lsls	r3, r3, #16
 80061f6:	4619      	mov	r1, r3
 80061f8:	4610      	mov	r0, r2
 80061fa:	f001 fc45 	bl	8007a88 <SDMMC_CmdAppCommand>
 80061fe:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8006200:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006202:	2b00      	cmp	r3, #0
 8006204:	d001      	beq.n	800620a <SD_FindSCR+0x56>
  {
    return errorstate;
 8006206:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006208:	e09a      	b.n	8006340 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800620a:	f04f 33ff 	mov.w	r3, #4294967295
 800620e:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8006210:	2308      	movs	r3, #8
 8006212:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8006214:	2330      	movs	r3, #48	; 0x30
 8006216:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8006218:	2302      	movs	r3, #2
 800621a:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800621c:	2300      	movs	r3, #0
 800621e:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8006220:	2301      	movs	r3, #1
 8006222:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f107 0210 	add.w	r2, r7, #16
 800622c:	4611      	mov	r1, r2
 800622e:	4618      	mov	r0, r3
 8006230:	f001 fad2 	bl	80077d8 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	4618      	mov	r0, r3
 800623a:	f001 fc8c 	bl	8007b56 <SDMMC_CmdSendSCR>
 800623e:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8006240:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006242:	2b00      	cmp	r3, #0
 8006244:	d022      	beq.n	800628c <SD_FindSCR+0xd8>
  {
    return errorstate;
 8006246:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006248:	e07a      	b.n	8006340 <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006250:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006254:	2b00      	cmp	r3, #0
 8006256:	d00e      	beq.n	8006276 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	6819      	ldr	r1, [r3, #0]
 800625c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800625e:	009b      	lsls	r3, r3, #2
 8006260:	f107 0208 	add.w	r2, r7, #8
 8006264:	18d4      	adds	r4, r2, r3
 8006266:	4608      	mov	r0, r1
 8006268:	f001 fa31 	bl	80076ce <SDIO_ReadFIFO>
 800626c:	4603      	mov	r3, r0
 800626e:	6023      	str	r3, [r4, #0]
      index++;
 8006270:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006272:	3301      	adds	r3, #1
 8006274:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8006276:	f7fc ff0d 	bl	8003094 <HAL_GetTick>
 800627a:	4602      	mov	r2, r0
 800627c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800627e:	1ad3      	subs	r3, r2, r3
 8006280:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006284:	d102      	bne.n	800628c <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8006286:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800628a:	e059      	b.n	8006340 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006292:	f240 432a 	movw	r3, #1066	; 0x42a
 8006296:	4013      	ands	r3, r2
 8006298:	2b00      	cmp	r3, #0
 800629a:	d0d6      	beq.n	800624a <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062a2:	f003 0308 	and.w	r3, r3, #8
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d005      	beq.n	80062b6 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	2208      	movs	r2, #8
 80062b0:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 80062b2:	2308      	movs	r3, #8
 80062b4:	e044      	b.n	8006340 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062bc:	f003 0302 	and.w	r3, r3, #2
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d005      	beq.n	80062d0 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	2202      	movs	r2, #2
 80062ca:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80062cc:	2302      	movs	r3, #2
 80062ce:	e037      	b.n	8006340 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062d6:	f003 0320 	and.w	r3, r3, #32
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d005      	beq.n	80062ea <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	2220      	movs	r2, #32
 80062e4:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 80062e6:	2320      	movs	r3, #32
 80062e8:	e02a      	b.n	8006340 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f240 523a 	movw	r2, #1338	; 0x53a
 80062f2:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	061a      	lsls	r2, r3, #24
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	021b      	lsls	r3, r3, #8
 80062fc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006300:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	0a1b      	lsrs	r3, r3, #8
 8006306:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800630a:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	0e1b      	lsrs	r3, r3, #24
 8006310:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8006312:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006314:	601a      	str	r2, [r3, #0]
    scr++;
 8006316:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006318:	3304      	adds	r3, #4
 800631a:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	061a      	lsls	r2, r3, #24
 8006320:	68bb      	ldr	r3, [r7, #8]
 8006322:	021b      	lsls	r3, r3, #8
 8006324:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006328:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800632a:	68bb      	ldr	r3, [r7, #8]
 800632c:	0a1b      	lsrs	r3, r3, #8
 800632e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006332:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8006334:	68bb      	ldr	r3, [r7, #8]
 8006336:	0e1b      	lsrs	r3, r3, #24
 8006338:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800633a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800633c:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800633e:	2300      	movs	r3, #0
}
 8006340:	4618      	mov	r0, r3
 8006342:	373c      	adds	r7, #60	; 0x3c
 8006344:	46bd      	mov	sp, r7
 8006346:	bd90      	pop	{r4, r7, pc}

08006348 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8006348:	b580      	push	{r7, lr}
 800634a:	b086      	sub	sp, #24
 800634c:	af00      	add	r7, sp, #0
 800634e:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006354:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800635a:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800635c:	693b      	ldr	r3, [r7, #16]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d03f      	beq.n	80063e2 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8006362:	2300      	movs	r3, #0
 8006364:	617b      	str	r3, [r7, #20]
 8006366:	e033      	b.n	80063d0 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	4618      	mov	r0, r3
 800636e:	f001 f9ae 	bl	80076ce <SDIO_ReadFIFO>
 8006372:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	b2da      	uxtb	r2, r3
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	3301      	adds	r3, #1
 8006380:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006382:	693b      	ldr	r3, [r7, #16]
 8006384:	3b01      	subs	r3, #1
 8006386:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8006388:	68bb      	ldr	r3, [r7, #8]
 800638a:	0a1b      	lsrs	r3, r3, #8
 800638c:	b2da      	uxtb	r2, r3
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	701a      	strb	r2, [r3, #0]
      tmp++;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	3301      	adds	r3, #1
 8006396:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006398:	693b      	ldr	r3, [r7, #16]
 800639a:	3b01      	subs	r3, #1
 800639c:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800639e:	68bb      	ldr	r3, [r7, #8]
 80063a0:	0c1b      	lsrs	r3, r3, #16
 80063a2:	b2da      	uxtb	r2, r3
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	701a      	strb	r2, [r3, #0]
      tmp++;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	3301      	adds	r3, #1
 80063ac:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80063ae:	693b      	ldr	r3, [r7, #16]
 80063b0:	3b01      	subs	r3, #1
 80063b2:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 80063b4:	68bb      	ldr	r3, [r7, #8]
 80063b6:	0e1b      	lsrs	r3, r3, #24
 80063b8:	b2da      	uxtb	r2, r3
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	701a      	strb	r2, [r3, #0]
      tmp++;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	3301      	adds	r3, #1
 80063c2:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80063c4:	693b      	ldr	r3, [r7, #16]
 80063c6:	3b01      	subs	r3, #1
 80063c8:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 80063ca:	697b      	ldr	r3, [r7, #20]
 80063cc:	3301      	adds	r3, #1
 80063ce:	617b      	str	r3, [r7, #20]
 80063d0:	697b      	ldr	r3, [r7, #20]
 80063d2:	2b07      	cmp	r3, #7
 80063d4:	d9c8      	bls.n	8006368 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	68fa      	ldr	r2, [r7, #12]
 80063da:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	693a      	ldr	r2, [r7, #16]
 80063e0:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 80063e2:	bf00      	nop
 80063e4:	3718      	adds	r7, #24
 80063e6:	46bd      	mov	sp, r7
 80063e8:	bd80      	pop	{r7, pc}

080063ea <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 80063ea:	b580      	push	{r7, lr}
 80063ec:	b086      	sub	sp, #24
 80063ee:	af00      	add	r7, sp, #0
 80063f0:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6a1b      	ldr	r3, [r3, #32]
 80063f6:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063fc:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80063fe:	693b      	ldr	r3, [r7, #16]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d043      	beq.n	800648c <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8006404:	2300      	movs	r3, #0
 8006406:	617b      	str	r3, [r7, #20]
 8006408:	e037      	b.n	800647a <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	781b      	ldrb	r3, [r3, #0]
 800640e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	3301      	adds	r3, #1
 8006414:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006416:	693b      	ldr	r3, [r7, #16]
 8006418:	3b01      	subs	r3, #1
 800641a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	781b      	ldrb	r3, [r3, #0]
 8006420:	021a      	lsls	r2, r3, #8
 8006422:	68bb      	ldr	r3, [r7, #8]
 8006424:	4313      	orrs	r3, r2
 8006426:	60bb      	str	r3, [r7, #8]
      tmp++;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	3301      	adds	r3, #1
 800642c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800642e:	693b      	ldr	r3, [r7, #16]
 8006430:	3b01      	subs	r3, #1
 8006432:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	781b      	ldrb	r3, [r3, #0]
 8006438:	041a      	lsls	r2, r3, #16
 800643a:	68bb      	ldr	r3, [r7, #8]
 800643c:	4313      	orrs	r3, r2
 800643e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	3301      	adds	r3, #1
 8006444:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006446:	693b      	ldr	r3, [r7, #16]
 8006448:	3b01      	subs	r3, #1
 800644a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	781b      	ldrb	r3, [r3, #0]
 8006450:	061a      	lsls	r2, r3, #24
 8006452:	68bb      	ldr	r3, [r7, #8]
 8006454:	4313      	orrs	r3, r2
 8006456:	60bb      	str	r3, [r7, #8]
      tmp++;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	3301      	adds	r3, #1
 800645c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800645e:	693b      	ldr	r3, [r7, #16]
 8006460:	3b01      	subs	r3, #1
 8006462:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f107 0208 	add.w	r2, r7, #8
 800646c:	4611      	mov	r1, r2
 800646e:	4618      	mov	r0, r3
 8006470:	f001 f93a 	bl	80076e8 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8006474:	697b      	ldr	r3, [r7, #20]
 8006476:	3301      	adds	r3, #1
 8006478:	617b      	str	r3, [r7, #20]
 800647a:	697b      	ldr	r3, [r7, #20]
 800647c:	2b07      	cmp	r3, #7
 800647e:	d9c4      	bls.n	800640a <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	68fa      	ldr	r2, [r7, #12]
 8006484:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	693a      	ldr	r2, [r7, #16]
 800648a:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800648c:	bf00      	nop
 800648e:	3718      	adds	r7, #24
 8006490:	46bd      	mov	sp, r7
 8006492:	bd80      	pop	{r7, pc}

08006494 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006494:	b580      	push	{r7, lr}
 8006496:	b082      	sub	sp, #8
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d101      	bne.n	80064a6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80064a2:	2301      	movs	r3, #1
 80064a4:	e056      	b.n	8006554 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	2200      	movs	r2, #0
 80064aa:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80064b2:	b2db      	uxtb	r3, r3
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d106      	bne.n	80064c6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2200      	movs	r2, #0
 80064bc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80064c0:	6878      	ldr	r0, [r7, #4]
 80064c2:	f7fc fb8d 	bl	8002be0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2202      	movs	r2, #2
 80064ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	681a      	ldr	r2, [r3, #0]
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80064dc:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	685a      	ldr	r2, [r3, #4]
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	689b      	ldr	r3, [r3, #8]
 80064e6:	431a      	orrs	r2, r3
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	68db      	ldr	r3, [r3, #12]
 80064ec:	431a      	orrs	r2, r3
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	691b      	ldr	r3, [r3, #16]
 80064f2:	431a      	orrs	r2, r3
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	695b      	ldr	r3, [r3, #20]
 80064f8:	431a      	orrs	r2, r3
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	699b      	ldr	r3, [r3, #24]
 80064fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006502:	431a      	orrs	r2, r3
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	69db      	ldr	r3, [r3, #28]
 8006508:	431a      	orrs	r2, r3
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	6a1b      	ldr	r3, [r3, #32]
 800650e:	ea42 0103 	orr.w	r1, r2, r3
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	430a      	orrs	r2, r1
 800651c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	699b      	ldr	r3, [r3, #24]
 8006522:	0c1b      	lsrs	r3, r3, #16
 8006524:	f003 0104 	and.w	r1, r3, #4
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	430a      	orrs	r2, r1
 8006532:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	69da      	ldr	r2, [r3, #28]
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006542:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2200      	movs	r2, #0
 8006548:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	2201      	movs	r2, #1
 800654e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006552:	2300      	movs	r3, #0
}
 8006554:	4618      	mov	r0, r3
 8006556:	3708      	adds	r7, #8
 8006558:	46bd      	mov	sp, r7
 800655a:	bd80      	pop	{r7, pc}

0800655c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b088      	sub	sp, #32
 8006560:	af00      	add	r7, sp, #0
 8006562:	60f8      	str	r0, [r7, #12]
 8006564:	60b9      	str	r1, [r7, #8]
 8006566:	603b      	str	r3, [r7, #0]
 8006568:	4613      	mov	r3, r2
 800656a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800656c:	2300      	movs	r3, #0
 800656e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006576:	2b01      	cmp	r3, #1
 8006578:	d101      	bne.n	800657e <HAL_SPI_Transmit+0x22>
 800657a:	2302      	movs	r3, #2
 800657c:	e11e      	b.n	80067bc <HAL_SPI_Transmit+0x260>
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	2201      	movs	r2, #1
 8006582:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006586:	f7fc fd85 	bl	8003094 <HAL_GetTick>
 800658a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800658c:	88fb      	ldrh	r3, [r7, #6]
 800658e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006596:	b2db      	uxtb	r3, r3
 8006598:	2b01      	cmp	r3, #1
 800659a:	d002      	beq.n	80065a2 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800659c:	2302      	movs	r3, #2
 800659e:	77fb      	strb	r3, [r7, #31]
    goto error;
 80065a0:	e103      	b.n	80067aa <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 80065a2:	68bb      	ldr	r3, [r7, #8]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d002      	beq.n	80065ae <HAL_SPI_Transmit+0x52>
 80065a8:	88fb      	ldrh	r3, [r7, #6]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d102      	bne.n	80065b4 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80065ae:	2301      	movs	r3, #1
 80065b0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80065b2:	e0fa      	b.n	80067aa <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	2203      	movs	r2, #3
 80065b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	2200      	movs	r2, #0
 80065c0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	68ba      	ldr	r2, [r7, #8]
 80065c6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	88fa      	ldrh	r2, [r7, #6]
 80065cc:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	88fa      	ldrh	r2, [r7, #6]
 80065d2:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	2200      	movs	r2, #0
 80065d8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	2200      	movs	r2, #0
 80065de:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	2200      	movs	r2, #0
 80065e4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	2200      	movs	r2, #0
 80065ea:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	2200      	movs	r2, #0
 80065f0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	689b      	ldr	r3, [r3, #8]
 80065f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80065fa:	d107      	bne.n	800660c <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	681a      	ldr	r2, [r3, #0]
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800660a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006616:	2b40      	cmp	r3, #64	; 0x40
 8006618:	d007      	beq.n	800662a <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	681a      	ldr	r2, [r3, #0]
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006628:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	68db      	ldr	r3, [r3, #12]
 800662e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006632:	d14b      	bne.n	80066cc <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	685b      	ldr	r3, [r3, #4]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d002      	beq.n	8006642 <HAL_SPI_Transmit+0xe6>
 800663c:	8afb      	ldrh	r3, [r7, #22]
 800663e:	2b01      	cmp	r3, #1
 8006640:	d13e      	bne.n	80066c0 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006646:	881a      	ldrh	r2, [r3, #0]
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006652:	1c9a      	adds	r2, r3, #2
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800665c:	b29b      	uxth	r3, r3
 800665e:	3b01      	subs	r3, #1
 8006660:	b29a      	uxth	r2, r3
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006666:	e02b      	b.n	80066c0 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	689b      	ldr	r3, [r3, #8]
 800666e:	f003 0302 	and.w	r3, r3, #2
 8006672:	2b02      	cmp	r3, #2
 8006674:	d112      	bne.n	800669c <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800667a:	881a      	ldrh	r2, [r3, #0]
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006686:	1c9a      	adds	r2, r3, #2
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006690:	b29b      	uxth	r3, r3
 8006692:	3b01      	subs	r3, #1
 8006694:	b29a      	uxth	r2, r3
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	86da      	strh	r2, [r3, #54]	; 0x36
 800669a:	e011      	b.n	80066c0 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800669c:	f7fc fcfa 	bl	8003094 <HAL_GetTick>
 80066a0:	4602      	mov	r2, r0
 80066a2:	69bb      	ldr	r3, [r7, #24]
 80066a4:	1ad3      	subs	r3, r2, r3
 80066a6:	683a      	ldr	r2, [r7, #0]
 80066a8:	429a      	cmp	r2, r3
 80066aa:	d803      	bhi.n	80066b4 <HAL_SPI_Transmit+0x158>
 80066ac:	683b      	ldr	r3, [r7, #0]
 80066ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066b2:	d102      	bne.n	80066ba <HAL_SPI_Transmit+0x15e>
 80066b4:	683b      	ldr	r3, [r7, #0]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d102      	bne.n	80066c0 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 80066ba:	2303      	movs	r3, #3
 80066bc:	77fb      	strb	r3, [r7, #31]
          goto error;
 80066be:	e074      	b.n	80067aa <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80066c4:	b29b      	uxth	r3, r3
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d1ce      	bne.n	8006668 <HAL_SPI_Transmit+0x10c>
 80066ca:	e04c      	b.n	8006766 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	685b      	ldr	r3, [r3, #4]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d002      	beq.n	80066da <HAL_SPI_Transmit+0x17e>
 80066d4:	8afb      	ldrh	r3, [r7, #22]
 80066d6:	2b01      	cmp	r3, #1
 80066d8:	d140      	bne.n	800675c <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	330c      	adds	r3, #12
 80066e4:	7812      	ldrb	r2, [r2, #0]
 80066e6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066ec:	1c5a      	adds	r2, r3, #1
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80066f6:	b29b      	uxth	r3, r3
 80066f8:	3b01      	subs	r3, #1
 80066fa:	b29a      	uxth	r2, r3
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006700:	e02c      	b.n	800675c <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	689b      	ldr	r3, [r3, #8]
 8006708:	f003 0302 	and.w	r3, r3, #2
 800670c:	2b02      	cmp	r3, #2
 800670e:	d113      	bne.n	8006738 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	330c      	adds	r3, #12
 800671a:	7812      	ldrb	r2, [r2, #0]
 800671c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006722:	1c5a      	adds	r2, r3, #1
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800672c:	b29b      	uxth	r3, r3
 800672e:	3b01      	subs	r3, #1
 8006730:	b29a      	uxth	r2, r3
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	86da      	strh	r2, [r3, #54]	; 0x36
 8006736:	e011      	b.n	800675c <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006738:	f7fc fcac 	bl	8003094 <HAL_GetTick>
 800673c:	4602      	mov	r2, r0
 800673e:	69bb      	ldr	r3, [r7, #24]
 8006740:	1ad3      	subs	r3, r2, r3
 8006742:	683a      	ldr	r2, [r7, #0]
 8006744:	429a      	cmp	r2, r3
 8006746:	d803      	bhi.n	8006750 <HAL_SPI_Transmit+0x1f4>
 8006748:	683b      	ldr	r3, [r7, #0]
 800674a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800674e:	d102      	bne.n	8006756 <HAL_SPI_Transmit+0x1fa>
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d102      	bne.n	800675c <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8006756:	2303      	movs	r3, #3
 8006758:	77fb      	strb	r3, [r7, #31]
          goto error;
 800675a:	e026      	b.n	80067aa <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006760:	b29b      	uxth	r3, r3
 8006762:	2b00      	cmp	r3, #0
 8006764:	d1cd      	bne.n	8006702 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006766:	69ba      	ldr	r2, [r7, #24]
 8006768:	6839      	ldr	r1, [r7, #0]
 800676a:	68f8      	ldr	r0, [r7, #12]
 800676c:	f000 fba4 	bl	8006eb8 <SPI_EndRxTxTransaction>
 8006770:	4603      	mov	r3, r0
 8006772:	2b00      	cmp	r3, #0
 8006774:	d002      	beq.n	800677c <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	2220      	movs	r2, #32
 800677a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	689b      	ldr	r3, [r3, #8]
 8006780:	2b00      	cmp	r3, #0
 8006782:	d10a      	bne.n	800679a <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006784:	2300      	movs	r3, #0
 8006786:	613b      	str	r3, [r7, #16]
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	68db      	ldr	r3, [r3, #12]
 800678e:	613b      	str	r3, [r7, #16]
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	689b      	ldr	r3, [r3, #8]
 8006796:	613b      	str	r3, [r7, #16]
 8006798:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d002      	beq.n	80067a8 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 80067a2:	2301      	movs	r3, #1
 80067a4:	77fb      	strb	r3, [r7, #31]
 80067a6:	e000      	b.n	80067aa <HAL_SPI_Transmit+0x24e>
  }

error:
 80067a8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	2201      	movs	r2, #1
 80067ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	2200      	movs	r2, #0
 80067b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80067ba:	7ffb      	ldrb	r3, [r7, #31]
}
 80067bc:	4618      	mov	r0, r3
 80067be:	3720      	adds	r7, #32
 80067c0:	46bd      	mov	sp, r7
 80067c2:	bd80      	pop	{r7, pc}

080067c4 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b088      	sub	sp, #32
 80067c8:	af02      	add	r7, sp, #8
 80067ca:	60f8      	str	r0, [r7, #12]
 80067cc:	60b9      	str	r1, [r7, #8]
 80067ce:	603b      	str	r3, [r7, #0]
 80067d0:	4613      	mov	r3, r2
 80067d2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80067d4:	2300      	movs	r3, #0
 80067d6:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	685b      	ldr	r3, [r3, #4]
 80067dc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80067e0:	d112      	bne.n	8006808 <HAL_SPI_Receive+0x44>
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	689b      	ldr	r3, [r3, #8]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d10e      	bne.n	8006808 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	2204      	movs	r2, #4
 80067ee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80067f2:	88fa      	ldrh	r2, [r7, #6]
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	9300      	str	r3, [sp, #0]
 80067f8:	4613      	mov	r3, r2
 80067fa:	68ba      	ldr	r2, [r7, #8]
 80067fc:	68b9      	ldr	r1, [r7, #8]
 80067fe:	68f8      	ldr	r0, [r7, #12]
 8006800:	f000 f8e9 	bl	80069d6 <HAL_SPI_TransmitReceive>
 8006804:	4603      	mov	r3, r0
 8006806:	e0e2      	b.n	80069ce <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800680e:	2b01      	cmp	r3, #1
 8006810:	d101      	bne.n	8006816 <HAL_SPI_Receive+0x52>
 8006812:	2302      	movs	r3, #2
 8006814:	e0db      	b.n	80069ce <HAL_SPI_Receive+0x20a>
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	2201      	movs	r2, #1
 800681a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800681e:	f7fc fc39 	bl	8003094 <HAL_GetTick>
 8006822:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800682a:	b2db      	uxtb	r3, r3
 800682c:	2b01      	cmp	r3, #1
 800682e:	d002      	beq.n	8006836 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8006830:	2302      	movs	r3, #2
 8006832:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006834:	e0c2      	b.n	80069bc <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8006836:	68bb      	ldr	r3, [r7, #8]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d002      	beq.n	8006842 <HAL_SPI_Receive+0x7e>
 800683c:	88fb      	ldrh	r3, [r7, #6]
 800683e:	2b00      	cmp	r3, #0
 8006840:	d102      	bne.n	8006848 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006842:	2301      	movs	r3, #1
 8006844:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006846:	e0b9      	b.n	80069bc <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	2204      	movs	r2, #4
 800684c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	2200      	movs	r2, #0
 8006854:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	68ba      	ldr	r2, [r7, #8]
 800685a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	88fa      	ldrh	r2, [r7, #6]
 8006860:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	88fa      	ldrh	r2, [r7, #6]
 8006866:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	2200      	movs	r2, #0
 800686c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	2200      	movs	r2, #0
 8006872:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	2200      	movs	r2, #0
 8006878:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	2200      	movs	r2, #0
 800687e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	2200      	movs	r2, #0
 8006884:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	689b      	ldr	r3, [r3, #8]
 800688a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800688e:	d107      	bne.n	80068a0 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	681a      	ldr	r2, [r3, #0]
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800689e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068aa:	2b40      	cmp	r3, #64	; 0x40
 80068ac:	d007      	beq.n	80068be <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	681a      	ldr	r2, [r3, #0]
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80068bc:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	68db      	ldr	r3, [r3, #12]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d162      	bne.n	800698c <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80068c6:	e02e      	b.n	8006926 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	689b      	ldr	r3, [r3, #8]
 80068ce:	f003 0301 	and.w	r3, r3, #1
 80068d2:	2b01      	cmp	r3, #1
 80068d4:	d115      	bne.n	8006902 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f103 020c 	add.w	r2, r3, #12
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068e2:	7812      	ldrb	r2, [r2, #0]
 80068e4:	b2d2      	uxtb	r2, r2
 80068e6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068ec:	1c5a      	adds	r2, r3, #1
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068f6:	b29b      	uxth	r3, r3
 80068f8:	3b01      	subs	r3, #1
 80068fa:	b29a      	uxth	r2, r3
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006900:	e011      	b.n	8006926 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006902:	f7fc fbc7 	bl	8003094 <HAL_GetTick>
 8006906:	4602      	mov	r2, r0
 8006908:	693b      	ldr	r3, [r7, #16]
 800690a:	1ad3      	subs	r3, r2, r3
 800690c:	683a      	ldr	r2, [r7, #0]
 800690e:	429a      	cmp	r2, r3
 8006910:	d803      	bhi.n	800691a <HAL_SPI_Receive+0x156>
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006918:	d102      	bne.n	8006920 <HAL_SPI_Receive+0x15c>
 800691a:	683b      	ldr	r3, [r7, #0]
 800691c:	2b00      	cmp	r3, #0
 800691e:	d102      	bne.n	8006926 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 8006920:	2303      	movs	r3, #3
 8006922:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006924:	e04a      	b.n	80069bc <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800692a:	b29b      	uxth	r3, r3
 800692c:	2b00      	cmp	r3, #0
 800692e:	d1cb      	bne.n	80068c8 <HAL_SPI_Receive+0x104>
 8006930:	e031      	b.n	8006996 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	689b      	ldr	r3, [r3, #8]
 8006938:	f003 0301 	and.w	r3, r3, #1
 800693c:	2b01      	cmp	r3, #1
 800693e:	d113      	bne.n	8006968 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	68da      	ldr	r2, [r3, #12]
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800694a:	b292      	uxth	r2, r2
 800694c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006952:	1c9a      	adds	r2, r3, #2
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800695c:	b29b      	uxth	r3, r3
 800695e:	3b01      	subs	r3, #1
 8006960:	b29a      	uxth	r2, r3
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006966:	e011      	b.n	800698c <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006968:	f7fc fb94 	bl	8003094 <HAL_GetTick>
 800696c:	4602      	mov	r2, r0
 800696e:	693b      	ldr	r3, [r7, #16]
 8006970:	1ad3      	subs	r3, r2, r3
 8006972:	683a      	ldr	r2, [r7, #0]
 8006974:	429a      	cmp	r2, r3
 8006976:	d803      	bhi.n	8006980 <HAL_SPI_Receive+0x1bc>
 8006978:	683b      	ldr	r3, [r7, #0]
 800697a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800697e:	d102      	bne.n	8006986 <HAL_SPI_Receive+0x1c2>
 8006980:	683b      	ldr	r3, [r7, #0]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d102      	bne.n	800698c <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8006986:	2303      	movs	r3, #3
 8006988:	75fb      	strb	r3, [r7, #23]
          goto error;
 800698a:	e017      	b.n	80069bc <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006990:	b29b      	uxth	r3, r3
 8006992:	2b00      	cmp	r3, #0
 8006994:	d1cd      	bne.n	8006932 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006996:	693a      	ldr	r2, [r7, #16]
 8006998:	6839      	ldr	r1, [r7, #0]
 800699a:	68f8      	ldr	r0, [r7, #12]
 800699c:	f000 fa27 	bl	8006dee <SPI_EndRxTransaction>
 80069a0:	4603      	mov	r3, r0
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d002      	beq.n	80069ac <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	2220      	movs	r2, #32
 80069aa:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d002      	beq.n	80069ba <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 80069b4:	2301      	movs	r3, #1
 80069b6:	75fb      	strb	r3, [r7, #23]
 80069b8:	e000      	b.n	80069bc <HAL_SPI_Receive+0x1f8>
  }

error :
 80069ba:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	2201      	movs	r2, #1
 80069c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	2200      	movs	r2, #0
 80069c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80069cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80069ce:	4618      	mov	r0, r3
 80069d0:	3718      	adds	r7, #24
 80069d2:	46bd      	mov	sp, r7
 80069d4:	bd80      	pop	{r7, pc}

080069d6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80069d6:	b580      	push	{r7, lr}
 80069d8:	b08c      	sub	sp, #48	; 0x30
 80069da:	af00      	add	r7, sp, #0
 80069dc:	60f8      	str	r0, [r7, #12]
 80069de:	60b9      	str	r1, [r7, #8]
 80069e0:	607a      	str	r2, [r7, #4]
 80069e2:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80069e4:	2301      	movs	r3, #1
 80069e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80069e8:	2300      	movs	r3, #0
 80069ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80069f4:	2b01      	cmp	r3, #1
 80069f6:	d101      	bne.n	80069fc <HAL_SPI_TransmitReceive+0x26>
 80069f8:	2302      	movs	r3, #2
 80069fa:	e18a      	b.n	8006d12 <HAL_SPI_TransmitReceive+0x33c>
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	2201      	movs	r2, #1
 8006a00:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006a04:	f7fc fb46 	bl	8003094 <HAL_GetTick>
 8006a08:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006a10:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	685b      	ldr	r3, [r3, #4]
 8006a18:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006a1a:	887b      	ldrh	r3, [r7, #2]
 8006a1c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006a1e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006a22:	2b01      	cmp	r3, #1
 8006a24:	d00f      	beq.n	8006a46 <HAL_SPI_TransmitReceive+0x70>
 8006a26:	69fb      	ldr	r3, [r7, #28]
 8006a28:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006a2c:	d107      	bne.n	8006a3e <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	689b      	ldr	r3, [r3, #8]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d103      	bne.n	8006a3e <HAL_SPI_TransmitReceive+0x68>
 8006a36:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006a3a:	2b04      	cmp	r3, #4
 8006a3c:	d003      	beq.n	8006a46 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006a3e:	2302      	movs	r3, #2
 8006a40:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006a44:	e15b      	b.n	8006cfe <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006a46:	68bb      	ldr	r3, [r7, #8]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d005      	beq.n	8006a58 <HAL_SPI_TransmitReceive+0x82>
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d002      	beq.n	8006a58 <HAL_SPI_TransmitReceive+0x82>
 8006a52:	887b      	ldrh	r3, [r7, #2]
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d103      	bne.n	8006a60 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006a58:	2301      	movs	r3, #1
 8006a5a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006a5e:	e14e      	b.n	8006cfe <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006a66:	b2db      	uxtb	r3, r3
 8006a68:	2b04      	cmp	r3, #4
 8006a6a:	d003      	beq.n	8006a74 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	2205      	movs	r2, #5
 8006a70:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	2200      	movs	r2, #0
 8006a78:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	687a      	ldr	r2, [r7, #4]
 8006a7e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	887a      	ldrh	r2, [r7, #2]
 8006a84:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	887a      	ldrh	r2, [r7, #2]
 8006a8a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	68ba      	ldr	r2, [r7, #8]
 8006a90:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	887a      	ldrh	r2, [r7, #2]
 8006a96:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	887a      	ldrh	r2, [r7, #2]
 8006a9c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ab4:	2b40      	cmp	r3, #64	; 0x40
 8006ab6:	d007      	beq.n	8006ac8 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	681a      	ldr	r2, [r3, #0]
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006ac6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	68db      	ldr	r3, [r3, #12]
 8006acc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006ad0:	d178      	bne.n	8006bc4 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	685b      	ldr	r3, [r3, #4]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d002      	beq.n	8006ae0 <HAL_SPI_TransmitReceive+0x10a>
 8006ada:	8b7b      	ldrh	r3, [r7, #26]
 8006adc:	2b01      	cmp	r3, #1
 8006ade:	d166      	bne.n	8006bae <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ae4:	881a      	ldrh	r2, [r3, #0]
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006af0:	1c9a      	adds	r2, r3, #2
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006afa:	b29b      	uxth	r3, r3
 8006afc:	3b01      	subs	r3, #1
 8006afe:	b29a      	uxth	r2, r3
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b04:	e053      	b.n	8006bae <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	689b      	ldr	r3, [r3, #8]
 8006b0c:	f003 0302 	and.w	r3, r3, #2
 8006b10:	2b02      	cmp	r3, #2
 8006b12:	d11b      	bne.n	8006b4c <HAL_SPI_TransmitReceive+0x176>
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b18:	b29b      	uxth	r3, r3
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d016      	beq.n	8006b4c <HAL_SPI_TransmitReceive+0x176>
 8006b1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b20:	2b01      	cmp	r3, #1
 8006b22:	d113      	bne.n	8006b4c <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b28:	881a      	ldrh	r2, [r3, #0]
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b34:	1c9a      	adds	r2, r3, #2
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b3e:	b29b      	uxth	r3, r3
 8006b40:	3b01      	subs	r3, #1
 8006b42:	b29a      	uxth	r2, r3
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006b48:	2300      	movs	r3, #0
 8006b4a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	689b      	ldr	r3, [r3, #8]
 8006b52:	f003 0301 	and.w	r3, r3, #1
 8006b56:	2b01      	cmp	r3, #1
 8006b58:	d119      	bne.n	8006b8e <HAL_SPI_TransmitReceive+0x1b8>
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b5e:	b29b      	uxth	r3, r3
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d014      	beq.n	8006b8e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	68da      	ldr	r2, [r3, #12]
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b6e:	b292      	uxth	r2, r2
 8006b70:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b76:	1c9a      	adds	r2, r3, #2
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b80:	b29b      	uxth	r3, r3
 8006b82:	3b01      	subs	r3, #1
 8006b84:	b29a      	uxth	r2, r3
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006b8a:	2301      	movs	r3, #1
 8006b8c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006b8e:	f7fc fa81 	bl	8003094 <HAL_GetTick>
 8006b92:	4602      	mov	r2, r0
 8006b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b96:	1ad3      	subs	r3, r2, r3
 8006b98:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006b9a:	429a      	cmp	r2, r3
 8006b9c:	d807      	bhi.n	8006bae <HAL_SPI_TransmitReceive+0x1d8>
 8006b9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ba0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ba4:	d003      	beq.n	8006bae <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8006ba6:	2303      	movs	r3, #3
 8006ba8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006bac:	e0a7      	b.n	8006cfe <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006bb2:	b29b      	uxth	r3, r3
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d1a6      	bne.n	8006b06 <HAL_SPI_TransmitReceive+0x130>
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006bbc:	b29b      	uxth	r3, r3
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d1a1      	bne.n	8006b06 <HAL_SPI_TransmitReceive+0x130>
 8006bc2:	e07c      	b.n	8006cbe <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	685b      	ldr	r3, [r3, #4]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d002      	beq.n	8006bd2 <HAL_SPI_TransmitReceive+0x1fc>
 8006bcc:	8b7b      	ldrh	r3, [r7, #26]
 8006bce:	2b01      	cmp	r3, #1
 8006bd0:	d16b      	bne.n	8006caa <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	330c      	adds	r3, #12
 8006bdc:	7812      	ldrb	r2, [r2, #0]
 8006bde:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006be4:	1c5a      	adds	r2, r3, #1
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006bee:	b29b      	uxth	r3, r3
 8006bf0:	3b01      	subs	r3, #1
 8006bf2:	b29a      	uxth	r2, r3
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006bf8:	e057      	b.n	8006caa <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	689b      	ldr	r3, [r3, #8]
 8006c00:	f003 0302 	and.w	r3, r3, #2
 8006c04:	2b02      	cmp	r3, #2
 8006c06:	d11c      	bne.n	8006c42 <HAL_SPI_TransmitReceive+0x26c>
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006c0c:	b29b      	uxth	r3, r3
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d017      	beq.n	8006c42 <HAL_SPI_TransmitReceive+0x26c>
 8006c12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c14:	2b01      	cmp	r3, #1
 8006c16:	d114      	bne.n	8006c42 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	330c      	adds	r3, #12
 8006c22:	7812      	ldrb	r2, [r2, #0]
 8006c24:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c2a:	1c5a      	adds	r2, r3, #1
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006c34:	b29b      	uxth	r3, r3
 8006c36:	3b01      	subs	r3, #1
 8006c38:	b29a      	uxth	r2, r3
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006c3e:	2300      	movs	r3, #0
 8006c40:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	689b      	ldr	r3, [r3, #8]
 8006c48:	f003 0301 	and.w	r3, r3, #1
 8006c4c:	2b01      	cmp	r3, #1
 8006c4e:	d119      	bne.n	8006c84 <HAL_SPI_TransmitReceive+0x2ae>
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c54:	b29b      	uxth	r3, r3
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d014      	beq.n	8006c84 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	68da      	ldr	r2, [r3, #12]
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c64:	b2d2      	uxtb	r2, r2
 8006c66:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c6c:	1c5a      	adds	r2, r3, #1
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c76:	b29b      	uxth	r3, r3
 8006c78:	3b01      	subs	r3, #1
 8006c7a:	b29a      	uxth	r2, r3
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006c80:	2301      	movs	r3, #1
 8006c82:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006c84:	f7fc fa06 	bl	8003094 <HAL_GetTick>
 8006c88:	4602      	mov	r2, r0
 8006c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c8c:	1ad3      	subs	r3, r2, r3
 8006c8e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006c90:	429a      	cmp	r2, r3
 8006c92:	d803      	bhi.n	8006c9c <HAL_SPI_TransmitReceive+0x2c6>
 8006c94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c9a:	d102      	bne.n	8006ca2 <HAL_SPI_TransmitReceive+0x2cc>
 8006c9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d103      	bne.n	8006caa <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8006ca2:	2303      	movs	r3, #3
 8006ca4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006ca8:	e029      	b.n	8006cfe <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006cae:	b29b      	uxth	r3, r3
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d1a2      	bne.n	8006bfa <HAL_SPI_TransmitReceive+0x224>
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006cb8:	b29b      	uxth	r3, r3
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d19d      	bne.n	8006bfa <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006cbe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006cc0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006cc2:	68f8      	ldr	r0, [r7, #12]
 8006cc4:	f000 f8f8 	bl	8006eb8 <SPI_EndRxTxTransaction>
 8006cc8:	4603      	mov	r3, r0
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d006      	beq.n	8006cdc <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8006cce:	2301      	movs	r3, #1
 8006cd0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	2220      	movs	r2, #32
 8006cd8:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006cda:	e010      	b.n	8006cfe <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	689b      	ldr	r3, [r3, #8]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d10b      	bne.n	8006cfc <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	617b      	str	r3, [r7, #20]
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	68db      	ldr	r3, [r3, #12]
 8006cee:	617b      	str	r3, [r7, #20]
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	689b      	ldr	r3, [r3, #8]
 8006cf6:	617b      	str	r3, [r7, #20]
 8006cf8:	697b      	ldr	r3, [r7, #20]
 8006cfa:	e000      	b.n	8006cfe <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8006cfc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	2201      	movs	r2, #1
 8006d02:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	2200      	movs	r2, #0
 8006d0a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006d0e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006d12:	4618      	mov	r0, r3
 8006d14:	3730      	adds	r7, #48	; 0x30
 8006d16:	46bd      	mov	sp, r7
 8006d18:	bd80      	pop	{r7, pc}

08006d1a <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006d1a:	b580      	push	{r7, lr}
 8006d1c:	b084      	sub	sp, #16
 8006d1e:	af00      	add	r7, sp, #0
 8006d20:	60f8      	str	r0, [r7, #12]
 8006d22:	60b9      	str	r1, [r7, #8]
 8006d24:	603b      	str	r3, [r7, #0]
 8006d26:	4613      	mov	r3, r2
 8006d28:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006d2a:	e04c      	b.n	8006dc6 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d32:	d048      	beq.n	8006dc6 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8006d34:	f7fc f9ae 	bl	8003094 <HAL_GetTick>
 8006d38:	4602      	mov	r2, r0
 8006d3a:	69bb      	ldr	r3, [r7, #24]
 8006d3c:	1ad3      	subs	r3, r2, r3
 8006d3e:	683a      	ldr	r2, [r7, #0]
 8006d40:	429a      	cmp	r2, r3
 8006d42:	d902      	bls.n	8006d4a <SPI_WaitFlagStateUntilTimeout+0x30>
 8006d44:	683b      	ldr	r3, [r7, #0]
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d13d      	bne.n	8006dc6 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	685a      	ldr	r2, [r3, #4]
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006d58:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	685b      	ldr	r3, [r3, #4]
 8006d5e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006d62:	d111      	bne.n	8006d88 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	689b      	ldr	r3, [r3, #8]
 8006d68:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d6c:	d004      	beq.n	8006d78 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	689b      	ldr	r3, [r3, #8]
 8006d72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d76:	d107      	bne.n	8006d88 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	681a      	ldr	r2, [r3, #0]
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006d86:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d8c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d90:	d10f      	bne.n	8006db2 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	681a      	ldr	r2, [r3, #0]
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006da0:	601a      	str	r2, [r3, #0]
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	681a      	ldr	r2, [r3, #0]
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006db0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	2201      	movs	r2, #1
 8006db6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	2200      	movs	r2, #0
 8006dbe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006dc2:	2303      	movs	r3, #3
 8006dc4:	e00f      	b.n	8006de6 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	689a      	ldr	r2, [r3, #8]
 8006dcc:	68bb      	ldr	r3, [r7, #8]
 8006dce:	4013      	ands	r3, r2
 8006dd0:	68ba      	ldr	r2, [r7, #8]
 8006dd2:	429a      	cmp	r2, r3
 8006dd4:	bf0c      	ite	eq
 8006dd6:	2301      	moveq	r3, #1
 8006dd8:	2300      	movne	r3, #0
 8006dda:	b2db      	uxtb	r3, r3
 8006ddc:	461a      	mov	r2, r3
 8006dde:	79fb      	ldrb	r3, [r7, #7]
 8006de0:	429a      	cmp	r2, r3
 8006de2:	d1a3      	bne.n	8006d2c <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8006de4:	2300      	movs	r3, #0
}
 8006de6:	4618      	mov	r0, r3
 8006de8:	3710      	adds	r7, #16
 8006dea:	46bd      	mov	sp, r7
 8006dec:	bd80      	pop	{r7, pc}

08006dee <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006dee:	b580      	push	{r7, lr}
 8006df0:	b086      	sub	sp, #24
 8006df2:	af02      	add	r7, sp, #8
 8006df4:	60f8      	str	r0, [r7, #12]
 8006df6:	60b9      	str	r1, [r7, #8]
 8006df8:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	685b      	ldr	r3, [r3, #4]
 8006dfe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006e02:	d111      	bne.n	8006e28 <SPI_EndRxTransaction+0x3a>
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	689b      	ldr	r3, [r3, #8]
 8006e08:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006e0c:	d004      	beq.n	8006e18 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	689b      	ldr	r3, [r3, #8]
 8006e12:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e16:	d107      	bne.n	8006e28 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	681a      	ldr	r2, [r3, #0]
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006e26:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	685b      	ldr	r3, [r3, #4]
 8006e2c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006e30:	d12a      	bne.n	8006e88 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	689b      	ldr	r3, [r3, #8]
 8006e36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e3a:	d012      	beq.n	8006e62 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	9300      	str	r3, [sp, #0]
 8006e40:	68bb      	ldr	r3, [r7, #8]
 8006e42:	2200      	movs	r2, #0
 8006e44:	2180      	movs	r1, #128	; 0x80
 8006e46:	68f8      	ldr	r0, [r7, #12]
 8006e48:	f7ff ff67 	bl	8006d1a <SPI_WaitFlagStateUntilTimeout>
 8006e4c:	4603      	mov	r3, r0
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d02d      	beq.n	8006eae <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e56:	f043 0220 	orr.w	r2, r3, #32
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006e5e:	2303      	movs	r3, #3
 8006e60:	e026      	b.n	8006eb0 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	9300      	str	r3, [sp, #0]
 8006e66:	68bb      	ldr	r3, [r7, #8]
 8006e68:	2200      	movs	r2, #0
 8006e6a:	2101      	movs	r1, #1
 8006e6c:	68f8      	ldr	r0, [r7, #12]
 8006e6e:	f7ff ff54 	bl	8006d1a <SPI_WaitFlagStateUntilTimeout>
 8006e72:	4603      	mov	r3, r0
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d01a      	beq.n	8006eae <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e7c:	f043 0220 	orr.w	r2, r3, #32
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006e84:	2303      	movs	r3, #3
 8006e86:	e013      	b.n	8006eb0 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	9300      	str	r3, [sp, #0]
 8006e8c:	68bb      	ldr	r3, [r7, #8]
 8006e8e:	2200      	movs	r2, #0
 8006e90:	2101      	movs	r1, #1
 8006e92:	68f8      	ldr	r0, [r7, #12]
 8006e94:	f7ff ff41 	bl	8006d1a <SPI_WaitFlagStateUntilTimeout>
 8006e98:	4603      	mov	r3, r0
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d007      	beq.n	8006eae <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ea2:	f043 0220 	orr.w	r2, r3, #32
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006eaa:	2303      	movs	r3, #3
 8006eac:	e000      	b.n	8006eb0 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8006eae:	2300      	movs	r3, #0
}
 8006eb0:	4618      	mov	r0, r3
 8006eb2:	3710      	adds	r7, #16
 8006eb4:	46bd      	mov	sp, r7
 8006eb6:	bd80      	pop	{r7, pc}

08006eb8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006eb8:	b580      	push	{r7, lr}
 8006eba:	b088      	sub	sp, #32
 8006ebc:	af02      	add	r7, sp, #8
 8006ebe:	60f8      	str	r0, [r7, #12]
 8006ec0:	60b9      	str	r1, [r7, #8]
 8006ec2:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006ec4:	4b1b      	ldr	r3, [pc, #108]	; (8006f34 <SPI_EndRxTxTransaction+0x7c>)
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	4a1b      	ldr	r2, [pc, #108]	; (8006f38 <SPI_EndRxTxTransaction+0x80>)
 8006eca:	fba2 2303 	umull	r2, r3, r2, r3
 8006ece:	0d5b      	lsrs	r3, r3, #21
 8006ed0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006ed4:	fb02 f303 	mul.w	r3, r2, r3
 8006ed8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	685b      	ldr	r3, [r3, #4]
 8006ede:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006ee2:	d112      	bne.n	8006f0a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	9300      	str	r3, [sp, #0]
 8006ee8:	68bb      	ldr	r3, [r7, #8]
 8006eea:	2200      	movs	r2, #0
 8006eec:	2180      	movs	r1, #128	; 0x80
 8006eee:	68f8      	ldr	r0, [r7, #12]
 8006ef0:	f7ff ff13 	bl	8006d1a <SPI_WaitFlagStateUntilTimeout>
 8006ef4:	4603      	mov	r3, r0
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d016      	beq.n	8006f28 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006efe:	f043 0220 	orr.w	r2, r3, #32
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006f06:	2303      	movs	r3, #3
 8006f08:	e00f      	b.n	8006f2a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006f0a:	697b      	ldr	r3, [r7, #20]
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d00a      	beq.n	8006f26 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006f10:	697b      	ldr	r3, [r7, #20]
 8006f12:	3b01      	subs	r3, #1
 8006f14:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	689b      	ldr	r3, [r3, #8]
 8006f1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f20:	2b80      	cmp	r3, #128	; 0x80
 8006f22:	d0f2      	beq.n	8006f0a <SPI_EndRxTxTransaction+0x52>
 8006f24:	e000      	b.n	8006f28 <SPI_EndRxTxTransaction+0x70>
        break;
 8006f26:	bf00      	nop
  }

  return HAL_OK;
 8006f28:	2300      	movs	r3, #0
}
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	3718      	adds	r7, #24
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	bd80      	pop	{r7, pc}
 8006f32:	bf00      	nop
 8006f34:	20000078 	.word	0x20000078
 8006f38:	165e9f81 	.word	0x165e9f81

08006f3c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006f3c:	b580      	push	{r7, lr}
 8006f3e:	b082      	sub	sp, #8
 8006f40:	af00      	add	r7, sp, #0
 8006f42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d101      	bne.n	8006f4e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	e01d      	b.n	8006f8a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f54:	b2db      	uxtb	r3, r3
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d106      	bne.n	8006f68 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006f62:	6878      	ldr	r0, [r7, #4]
 8006f64:	f7fb feca 	bl	8002cfc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2202      	movs	r2, #2
 8006f6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681a      	ldr	r2, [r3, #0]
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	3304      	adds	r3, #4
 8006f78:	4619      	mov	r1, r3
 8006f7a:	4610      	mov	r0, r2
 8006f7c:	f000 fa26 	bl	80073cc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2201      	movs	r2, #1
 8006f84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006f88:	2300      	movs	r3, #0
}
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	3708      	adds	r7, #8
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	bd80      	pop	{r7, pc}

08006f92 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006f92:	b480      	push	{r7}
 8006f94:	b085      	sub	sp, #20
 8006f96:	af00      	add	r7, sp, #0
 8006f98:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	68da      	ldr	r2, [r3, #12]
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	f042 0201 	orr.w	r2, r2, #1
 8006fa8:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	689b      	ldr	r3, [r3, #8]
 8006fb0:	f003 0307 	and.w	r3, r3, #7
 8006fb4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	2b06      	cmp	r3, #6
 8006fba:	d007      	beq.n	8006fcc <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	681a      	ldr	r2, [r3, #0]
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f042 0201 	orr.w	r2, r2, #1
 8006fca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006fcc:	2300      	movs	r3, #0
}
 8006fce:	4618      	mov	r0, r3
 8006fd0:	3714      	adds	r7, #20
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd8:	4770      	bx	lr

08006fda <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8006fda:	b580      	push	{r7, lr}
 8006fdc:	b086      	sub	sp, #24
 8006fde:	af00      	add	r7, sp, #0
 8006fe0:	6078      	str	r0, [r7, #4]
 8006fe2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d101      	bne.n	8006fee <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006fea:	2301      	movs	r3, #1
 8006fec:	e083      	b.n	80070f6 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ff4:	b2db      	uxtb	r3, r3
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d106      	bne.n	8007008 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007002:	6878      	ldr	r0, [r7, #4]
 8007004:	f7fb fe34 	bl	8002c70 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2202      	movs	r2, #2
 800700c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	689b      	ldr	r3, [r3, #8]
 8007016:	687a      	ldr	r2, [r7, #4]
 8007018:	6812      	ldr	r2, [r2, #0]
 800701a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800701e:	f023 0307 	bic.w	r3, r3, #7
 8007022:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681a      	ldr	r2, [r3, #0]
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	3304      	adds	r3, #4
 800702c:	4619      	mov	r1, r3
 800702e:	4610      	mov	r0, r2
 8007030:	f000 f9cc 	bl	80073cc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	689b      	ldr	r3, [r3, #8]
 800703a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	699b      	ldr	r3, [r3, #24]
 8007042:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	6a1b      	ldr	r3, [r3, #32]
 800704a:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	697a      	ldr	r2, [r7, #20]
 8007052:	4313      	orrs	r3, r2
 8007054:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007056:	693b      	ldr	r3, [r7, #16]
 8007058:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800705c:	f023 0303 	bic.w	r3, r3, #3
 8007060:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	689a      	ldr	r2, [r3, #8]
 8007066:	683b      	ldr	r3, [r7, #0]
 8007068:	699b      	ldr	r3, [r3, #24]
 800706a:	021b      	lsls	r3, r3, #8
 800706c:	4313      	orrs	r3, r2
 800706e:	693a      	ldr	r2, [r7, #16]
 8007070:	4313      	orrs	r3, r2
 8007072:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007074:	693b      	ldr	r3, [r7, #16]
 8007076:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800707a:	f023 030c 	bic.w	r3, r3, #12
 800707e:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007080:	693b      	ldr	r3, [r7, #16]
 8007082:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007086:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800708a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	68da      	ldr	r2, [r3, #12]
 8007090:	683b      	ldr	r3, [r7, #0]
 8007092:	69db      	ldr	r3, [r3, #28]
 8007094:	021b      	lsls	r3, r3, #8
 8007096:	4313      	orrs	r3, r2
 8007098:	693a      	ldr	r2, [r7, #16]
 800709a:	4313      	orrs	r3, r2
 800709c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800709e:	683b      	ldr	r3, [r7, #0]
 80070a0:	691b      	ldr	r3, [r3, #16]
 80070a2:	011a      	lsls	r2, r3, #4
 80070a4:	683b      	ldr	r3, [r7, #0]
 80070a6:	6a1b      	ldr	r3, [r3, #32]
 80070a8:	031b      	lsls	r3, r3, #12
 80070aa:	4313      	orrs	r3, r2
 80070ac:	693a      	ldr	r2, [r7, #16]
 80070ae:	4313      	orrs	r3, r2
 80070b0:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80070b8:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80070c0:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	685a      	ldr	r2, [r3, #4]
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	695b      	ldr	r3, [r3, #20]
 80070ca:	011b      	lsls	r3, r3, #4
 80070cc:	4313      	orrs	r3, r2
 80070ce:	68fa      	ldr	r2, [r7, #12]
 80070d0:	4313      	orrs	r3, r2
 80070d2:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	697a      	ldr	r2, [r7, #20]
 80070da:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	693a      	ldr	r2, [r7, #16]
 80070e2:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	68fa      	ldr	r2, [r7, #12]
 80070ea:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2201      	movs	r2, #1
 80070f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80070f4:	2300      	movs	r3, #0
}
 80070f6:	4618      	mov	r0, r3
 80070f8:	3718      	adds	r7, #24
 80070fa:	46bd      	mov	sp, r7
 80070fc:	bd80      	pop	{r7, pc}

080070fe <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80070fe:	b580      	push	{r7, lr}
 8007100:	b082      	sub	sp, #8
 8007102:	af00      	add	r7, sp, #0
 8007104:	6078      	str	r0, [r7, #4]
 8007106:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 8007108:	683b      	ldr	r3, [r7, #0]
 800710a:	2b00      	cmp	r3, #0
 800710c:	d002      	beq.n	8007114 <HAL_TIM_Encoder_Start+0x16>
 800710e:	2b04      	cmp	r3, #4
 8007110:	d008      	beq.n	8007124 <HAL_TIM_Encoder_Start+0x26>
 8007112:	e00f      	b.n	8007134 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	2201      	movs	r2, #1
 800711a:	2100      	movs	r1, #0
 800711c:	4618      	mov	r0, r3
 800711e:	f000 f9f5 	bl	800750c <TIM_CCxChannelCmd>
      break;
 8007122:	e016      	b.n	8007152 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	2201      	movs	r2, #1
 800712a:	2104      	movs	r1, #4
 800712c:	4618      	mov	r0, r3
 800712e:	f000 f9ed 	bl	800750c <TIM_CCxChannelCmd>
      break;
 8007132:	e00e      	b.n	8007152 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	2201      	movs	r2, #1
 800713a:	2100      	movs	r1, #0
 800713c:	4618      	mov	r0, r3
 800713e:	f000 f9e5 	bl	800750c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	2201      	movs	r2, #1
 8007148:	2104      	movs	r1, #4
 800714a:	4618      	mov	r0, r3
 800714c:	f000 f9de 	bl	800750c <TIM_CCxChannelCmd>
      break;
 8007150:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	681a      	ldr	r2, [r3, #0]
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	f042 0201 	orr.w	r2, r2, #1
 8007160:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007162:	2300      	movs	r3, #0
}
 8007164:	4618      	mov	r0, r3
 8007166:	3708      	adds	r7, #8
 8007168:	46bd      	mov	sp, r7
 800716a:	bd80      	pop	{r7, pc}

0800716c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800716c:	b580      	push	{r7, lr}
 800716e:	b082      	sub	sp, #8
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	691b      	ldr	r3, [r3, #16]
 800717a:	f003 0302 	and.w	r3, r3, #2
 800717e:	2b02      	cmp	r3, #2
 8007180:	d122      	bne.n	80071c8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	68db      	ldr	r3, [r3, #12]
 8007188:	f003 0302 	and.w	r3, r3, #2
 800718c:	2b02      	cmp	r3, #2
 800718e:	d11b      	bne.n	80071c8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f06f 0202 	mvn.w	r2, #2
 8007198:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	2201      	movs	r2, #1
 800719e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	699b      	ldr	r3, [r3, #24]
 80071a6:	f003 0303 	and.w	r3, r3, #3
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d003      	beq.n	80071b6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80071ae:	6878      	ldr	r0, [r7, #4]
 80071b0:	f000 f8ee 	bl	8007390 <HAL_TIM_IC_CaptureCallback>
 80071b4:	e005      	b.n	80071c2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80071b6:	6878      	ldr	r0, [r7, #4]
 80071b8:	f000 f8e0 	bl	800737c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071bc:	6878      	ldr	r0, [r7, #4]
 80071be:	f000 f8f1 	bl	80073a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2200      	movs	r2, #0
 80071c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	691b      	ldr	r3, [r3, #16]
 80071ce:	f003 0304 	and.w	r3, r3, #4
 80071d2:	2b04      	cmp	r3, #4
 80071d4:	d122      	bne.n	800721c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	68db      	ldr	r3, [r3, #12]
 80071dc:	f003 0304 	and.w	r3, r3, #4
 80071e0:	2b04      	cmp	r3, #4
 80071e2:	d11b      	bne.n	800721c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f06f 0204 	mvn.w	r2, #4
 80071ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	2202      	movs	r2, #2
 80071f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	699b      	ldr	r3, [r3, #24]
 80071fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d003      	beq.n	800720a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007202:	6878      	ldr	r0, [r7, #4]
 8007204:	f000 f8c4 	bl	8007390 <HAL_TIM_IC_CaptureCallback>
 8007208:	e005      	b.n	8007216 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800720a:	6878      	ldr	r0, [r7, #4]
 800720c:	f000 f8b6 	bl	800737c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007210:	6878      	ldr	r0, [r7, #4]
 8007212:	f000 f8c7 	bl	80073a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2200      	movs	r2, #0
 800721a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	691b      	ldr	r3, [r3, #16]
 8007222:	f003 0308 	and.w	r3, r3, #8
 8007226:	2b08      	cmp	r3, #8
 8007228:	d122      	bne.n	8007270 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	68db      	ldr	r3, [r3, #12]
 8007230:	f003 0308 	and.w	r3, r3, #8
 8007234:	2b08      	cmp	r3, #8
 8007236:	d11b      	bne.n	8007270 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f06f 0208 	mvn.w	r2, #8
 8007240:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2204      	movs	r2, #4
 8007246:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	69db      	ldr	r3, [r3, #28]
 800724e:	f003 0303 	and.w	r3, r3, #3
 8007252:	2b00      	cmp	r3, #0
 8007254:	d003      	beq.n	800725e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007256:	6878      	ldr	r0, [r7, #4]
 8007258:	f000 f89a 	bl	8007390 <HAL_TIM_IC_CaptureCallback>
 800725c:	e005      	b.n	800726a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800725e:	6878      	ldr	r0, [r7, #4]
 8007260:	f000 f88c 	bl	800737c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007264:	6878      	ldr	r0, [r7, #4]
 8007266:	f000 f89d 	bl	80073a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	2200      	movs	r2, #0
 800726e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	691b      	ldr	r3, [r3, #16]
 8007276:	f003 0310 	and.w	r3, r3, #16
 800727a:	2b10      	cmp	r3, #16
 800727c:	d122      	bne.n	80072c4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	68db      	ldr	r3, [r3, #12]
 8007284:	f003 0310 	and.w	r3, r3, #16
 8007288:	2b10      	cmp	r3, #16
 800728a:	d11b      	bne.n	80072c4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	f06f 0210 	mvn.w	r2, #16
 8007294:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2208      	movs	r2, #8
 800729a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	69db      	ldr	r3, [r3, #28]
 80072a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d003      	beq.n	80072b2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80072aa:	6878      	ldr	r0, [r7, #4]
 80072ac:	f000 f870 	bl	8007390 <HAL_TIM_IC_CaptureCallback>
 80072b0:	e005      	b.n	80072be <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80072b2:	6878      	ldr	r0, [r7, #4]
 80072b4:	f000 f862 	bl	800737c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072b8:	6878      	ldr	r0, [r7, #4]
 80072ba:	f000 f873 	bl	80073a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	2200      	movs	r2, #0
 80072c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	691b      	ldr	r3, [r3, #16]
 80072ca:	f003 0301 	and.w	r3, r3, #1
 80072ce:	2b01      	cmp	r3, #1
 80072d0:	d10e      	bne.n	80072f0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	68db      	ldr	r3, [r3, #12]
 80072d8:	f003 0301 	and.w	r3, r3, #1
 80072dc:	2b01      	cmp	r3, #1
 80072de:	d107      	bne.n	80072f0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f06f 0201 	mvn.w	r2, #1
 80072e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80072ea:	6878      	ldr	r0, [r7, #4]
 80072ec:	f7fa fbce 	bl	8001a8c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	691b      	ldr	r3, [r3, #16]
 80072f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072fa:	2b80      	cmp	r3, #128	; 0x80
 80072fc:	d10e      	bne.n	800731c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	68db      	ldr	r3, [r3, #12]
 8007304:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007308:	2b80      	cmp	r3, #128	; 0x80
 800730a:	d107      	bne.n	800731c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007314:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007316:	6878      	ldr	r0, [r7, #4]
 8007318:	f000 f9a4 	bl	8007664 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	691b      	ldr	r3, [r3, #16]
 8007322:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007326:	2b40      	cmp	r3, #64	; 0x40
 8007328:	d10e      	bne.n	8007348 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	68db      	ldr	r3, [r3, #12]
 8007330:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007334:	2b40      	cmp	r3, #64	; 0x40
 8007336:	d107      	bne.n	8007348 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007340:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007342:	6878      	ldr	r0, [r7, #4]
 8007344:	f000 f838 	bl	80073b8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	691b      	ldr	r3, [r3, #16]
 800734e:	f003 0320 	and.w	r3, r3, #32
 8007352:	2b20      	cmp	r3, #32
 8007354:	d10e      	bne.n	8007374 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	68db      	ldr	r3, [r3, #12]
 800735c:	f003 0320 	and.w	r3, r3, #32
 8007360:	2b20      	cmp	r3, #32
 8007362:	d107      	bne.n	8007374 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f06f 0220 	mvn.w	r2, #32
 800736c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800736e:	6878      	ldr	r0, [r7, #4]
 8007370:	f000 f96e 	bl	8007650 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007374:	bf00      	nop
 8007376:	3708      	adds	r7, #8
 8007378:	46bd      	mov	sp, r7
 800737a:	bd80      	pop	{r7, pc}

0800737c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800737c:	b480      	push	{r7}
 800737e:	b083      	sub	sp, #12
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007384:	bf00      	nop
 8007386:	370c      	adds	r7, #12
 8007388:	46bd      	mov	sp, r7
 800738a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738e:	4770      	bx	lr

08007390 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007390:	b480      	push	{r7}
 8007392:	b083      	sub	sp, #12
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007398:	bf00      	nop
 800739a:	370c      	adds	r7, #12
 800739c:	46bd      	mov	sp, r7
 800739e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a2:	4770      	bx	lr

080073a4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80073a4:	b480      	push	{r7}
 80073a6:	b083      	sub	sp, #12
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80073ac:	bf00      	nop
 80073ae:	370c      	adds	r7, #12
 80073b0:	46bd      	mov	sp, r7
 80073b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b6:	4770      	bx	lr

080073b8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80073b8:	b480      	push	{r7}
 80073ba:	b083      	sub	sp, #12
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80073c0:	bf00      	nop
 80073c2:	370c      	adds	r7, #12
 80073c4:	46bd      	mov	sp, r7
 80073c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ca:	4770      	bx	lr

080073cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80073cc:	b480      	push	{r7}
 80073ce:	b085      	sub	sp, #20
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	6078      	str	r0, [r7, #4]
 80073d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	4a40      	ldr	r2, [pc, #256]	; (80074e0 <TIM_Base_SetConfig+0x114>)
 80073e0:	4293      	cmp	r3, r2
 80073e2:	d013      	beq.n	800740c <TIM_Base_SetConfig+0x40>
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073ea:	d00f      	beq.n	800740c <TIM_Base_SetConfig+0x40>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	4a3d      	ldr	r2, [pc, #244]	; (80074e4 <TIM_Base_SetConfig+0x118>)
 80073f0:	4293      	cmp	r3, r2
 80073f2:	d00b      	beq.n	800740c <TIM_Base_SetConfig+0x40>
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	4a3c      	ldr	r2, [pc, #240]	; (80074e8 <TIM_Base_SetConfig+0x11c>)
 80073f8:	4293      	cmp	r3, r2
 80073fa:	d007      	beq.n	800740c <TIM_Base_SetConfig+0x40>
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	4a3b      	ldr	r2, [pc, #236]	; (80074ec <TIM_Base_SetConfig+0x120>)
 8007400:	4293      	cmp	r3, r2
 8007402:	d003      	beq.n	800740c <TIM_Base_SetConfig+0x40>
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	4a3a      	ldr	r2, [pc, #232]	; (80074f0 <TIM_Base_SetConfig+0x124>)
 8007408:	4293      	cmp	r3, r2
 800740a:	d108      	bne.n	800741e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007412:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007414:	683b      	ldr	r3, [r7, #0]
 8007416:	685b      	ldr	r3, [r3, #4]
 8007418:	68fa      	ldr	r2, [r7, #12]
 800741a:	4313      	orrs	r3, r2
 800741c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	4a2f      	ldr	r2, [pc, #188]	; (80074e0 <TIM_Base_SetConfig+0x114>)
 8007422:	4293      	cmp	r3, r2
 8007424:	d02b      	beq.n	800747e <TIM_Base_SetConfig+0xb2>
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800742c:	d027      	beq.n	800747e <TIM_Base_SetConfig+0xb2>
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	4a2c      	ldr	r2, [pc, #176]	; (80074e4 <TIM_Base_SetConfig+0x118>)
 8007432:	4293      	cmp	r3, r2
 8007434:	d023      	beq.n	800747e <TIM_Base_SetConfig+0xb2>
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	4a2b      	ldr	r2, [pc, #172]	; (80074e8 <TIM_Base_SetConfig+0x11c>)
 800743a:	4293      	cmp	r3, r2
 800743c:	d01f      	beq.n	800747e <TIM_Base_SetConfig+0xb2>
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	4a2a      	ldr	r2, [pc, #168]	; (80074ec <TIM_Base_SetConfig+0x120>)
 8007442:	4293      	cmp	r3, r2
 8007444:	d01b      	beq.n	800747e <TIM_Base_SetConfig+0xb2>
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	4a29      	ldr	r2, [pc, #164]	; (80074f0 <TIM_Base_SetConfig+0x124>)
 800744a:	4293      	cmp	r3, r2
 800744c:	d017      	beq.n	800747e <TIM_Base_SetConfig+0xb2>
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	4a28      	ldr	r2, [pc, #160]	; (80074f4 <TIM_Base_SetConfig+0x128>)
 8007452:	4293      	cmp	r3, r2
 8007454:	d013      	beq.n	800747e <TIM_Base_SetConfig+0xb2>
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	4a27      	ldr	r2, [pc, #156]	; (80074f8 <TIM_Base_SetConfig+0x12c>)
 800745a:	4293      	cmp	r3, r2
 800745c:	d00f      	beq.n	800747e <TIM_Base_SetConfig+0xb2>
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	4a26      	ldr	r2, [pc, #152]	; (80074fc <TIM_Base_SetConfig+0x130>)
 8007462:	4293      	cmp	r3, r2
 8007464:	d00b      	beq.n	800747e <TIM_Base_SetConfig+0xb2>
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	4a25      	ldr	r2, [pc, #148]	; (8007500 <TIM_Base_SetConfig+0x134>)
 800746a:	4293      	cmp	r3, r2
 800746c:	d007      	beq.n	800747e <TIM_Base_SetConfig+0xb2>
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	4a24      	ldr	r2, [pc, #144]	; (8007504 <TIM_Base_SetConfig+0x138>)
 8007472:	4293      	cmp	r3, r2
 8007474:	d003      	beq.n	800747e <TIM_Base_SetConfig+0xb2>
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	4a23      	ldr	r2, [pc, #140]	; (8007508 <TIM_Base_SetConfig+0x13c>)
 800747a:	4293      	cmp	r3, r2
 800747c:	d108      	bne.n	8007490 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007484:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	68db      	ldr	r3, [r3, #12]
 800748a:	68fa      	ldr	r2, [r7, #12]
 800748c:	4313      	orrs	r3, r2
 800748e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007496:	683b      	ldr	r3, [r7, #0]
 8007498:	695b      	ldr	r3, [r3, #20]
 800749a:	4313      	orrs	r3, r2
 800749c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	68fa      	ldr	r2, [r7, #12]
 80074a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80074a4:	683b      	ldr	r3, [r7, #0]
 80074a6:	689a      	ldr	r2, [r3, #8]
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80074ac:	683b      	ldr	r3, [r7, #0]
 80074ae:	681a      	ldr	r2, [r3, #0]
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	4a0a      	ldr	r2, [pc, #40]	; (80074e0 <TIM_Base_SetConfig+0x114>)
 80074b8:	4293      	cmp	r3, r2
 80074ba:	d003      	beq.n	80074c4 <TIM_Base_SetConfig+0xf8>
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	4a0c      	ldr	r2, [pc, #48]	; (80074f0 <TIM_Base_SetConfig+0x124>)
 80074c0:	4293      	cmp	r3, r2
 80074c2:	d103      	bne.n	80074cc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80074c4:	683b      	ldr	r3, [r7, #0]
 80074c6:	691a      	ldr	r2, [r3, #16]
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2201      	movs	r2, #1
 80074d0:	615a      	str	r2, [r3, #20]
}
 80074d2:	bf00      	nop
 80074d4:	3714      	adds	r7, #20
 80074d6:	46bd      	mov	sp, r7
 80074d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074dc:	4770      	bx	lr
 80074de:	bf00      	nop
 80074e0:	40010000 	.word	0x40010000
 80074e4:	40000400 	.word	0x40000400
 80074e8:	40000800 	.word	0x40000800
 80074ec:	40000c00 	.word	0x40000c00
 80074f0:	40010400 	.word	0x40010400
 80074f4:	40014000 	.word	0x40014000
 80074f8:	40014400 	.word	0x40014400
 80074fc:	40014800 	.word	0x40014800
 8007500:	40001800 	.word	0x40001800
 8007504:	40001c00 	.word	0x40001c00
 8007508:	40002000 	.word	0x40002000

0800750c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800750c:	b480      	push	{r7}
 800750e:	b087      	sub	sp, #28
 8007510:	af00      	add	r7, sp, #0
 8007512:	60f8      	str	r0, [r7, #12]
 8007514:	60b9      	str	r1, [r7, #8]
 8007516:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007518:	68bb      	ldr	r3, [r7, #8]
 800751a:	f003 031f 	and.w	r3, r3, #31
 800751e:	2201      	movs	r2, #1
 8007520:	fa02 f303 	lsl.w	r3, r2, r3
 8007524:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	6a1a      	ldr	r2, [r3, #32]
 800752a:	697b      	ldr	r3, [r7, #20]
 800752c:	43db      	mvns	r3, r3
 800752e:	401a      	ands	r2, r3
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	6a1a      	ldr	r2, [r3, #32]
 8007538:	68bb      	ldr	r3, [r7, #8]
 800753a:	f003 031f 	and.w	r3, r3, #31
 800753e:	6879      	ldr	r1, [r7, #4]
 8007540:	fa01 f303 	lsl.w	r3, r1, r3
 8007544:	431a      	orrs	r2, r3
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	621a      	str	r2, [r3, #32]
}
 800754a:	bf00      	nop
 800754c:	371c      	adds	r7, #28
 800754e:	46bd      	mov	sp, r7
 8007550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007554:	4770      	bx	lr
	...

08007558 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007558:	b480      	push	{r7}
 800755a:	b085      	sub	sp, #20
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
 8007560:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007568:	2b01      	cmp	r3, #1
 800756a:	d101      	bne.n	8007570 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800756c:	2302      	movs	r3, #2
 800756e:	e05a      	b.n	8007626 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2201      	movs	r2, #1
 8007574:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2202      	movs	r2, #2
 800757c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	685b      	ldr	r3, [r3, #4]
 8007586:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	689b      	ldr	r3, [r3, #8]
 800758e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007596:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007598:	683b      	ldr	r3, [r7, #0]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	68fa      	ldr	r2, [r7, #12]
 800759e:	4313      	orrs	r3, r2
 80075a0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	68fa      	ldr	r2, [r7, #12]
 80075a8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	4a21      	ldr	r2, [pc, #132]	; (8007634 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80075b0:	4293      	cmp	r3, r2
 80075b2:	d022      	beq.n	80075fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80075bc:	d01d      	beq.n	80075fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	4a1d      	ldr	r2, [pc, #116]	; (8007638 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80075c4:	4293      	cmp	r3, r2
 80075c6:	d018      	beq.n	80075fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	4a1b      	ldr	r2, [pc, #108]	; (800763c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80075ce:	4293      	cmp	r3, r2
 80075d0:	d013      	beq.n	80075fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	4a1a      	ldr	r2, [pc, #104]	; (8007640 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80075d8:	4293      	cmp	r3, r2
 80075da:	d00e      	beq.n	80075fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	4a18      	ldr	r2, [pc, #96]	; (8007644 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80075e2:	4293      	cmp	r3, r2
 80075e4:	d009      	beq.n	80075fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	4a17      	ldr	r2, [pc, #92]	; (8007648 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80075ec:	4293      	cmp	r3, r2
 80075ee:	d004      	beq.n	80075fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	4a15      	ldr	r2, [pc, #84]	; (800764c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80075f6:	4293      	cmp	r3, r2
 80075f8:	d10c      	bne.n	8007614 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80075fa:	68bb      	ldr	r3, [r7, #8]
 80075fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007600:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007602:	683b      	ldr	r3, [r7, #0]
 8007604:	685b      	ldr	r3, [r3, #4]
 8007606:	68ba      	ldr	r2, [r7, #8]
 8007608:	4313      	orrs	r3, r2
 800760a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	68ba      	ldr	r2, [r7, #8]
 8007612:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2201      	movs	r2, #1
 8007618:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2200      	movs	r2, #0
 8007620:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007624:	2300      	movs	r3, #0
}
 8007626:	4618      	mov	r0, r3
 8007628:	3714      	adds	r7, #20
 800762a:	46bd      	mov	sp, r7
 800762c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007630:	4770      	bx	lr
 8007632:	bf00      	nop
 8007634:	40010000 	.word	0x40010000
 8007638:	40000400 	.word	0x40000400
 800763c:	40000800 	.word	0x40000800
 8007640:	40000c00 	.word	0x40000c00
 8007644:	40010400 	.word	0x40010400
 8007648:	40014000 	.word	0x40014000
 800764c:	40001800 	.word	0x40001800

08007650 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007650:	b480      	push	{r7}
 8007652:	b083      	sub	sp, #12
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007658:	bf00      	nop
 800765a:	370c      	adds	r7, #12
 800765c:	46bd      	mov	sp, r7
 800765e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007662:	4770      	bx	lr

08007664 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007664:	b480      	push	{r7}
 8007666:	b083      	sub	sp, #12
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800766c:	bf00      	nop
 800766e:	370c      	adds	r7, #12
 8007670:	46bd      	mov	sp, r7
 8007672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007676:	4770      	bx	lr

08007678 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8007678:	b084      	sub	sp, #16
 800767a:	b480      	push	{r7}
 800767c:	b085      	sub	sp, #20
 800767e:	af00      	add	r7, sp, #0
 8007680:	6078      	str	r0, [r7, #4]
 8007682:	f107 001c 	add.w	r0, r7, #28
 8007686:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800768a:	2300      	movs	r3, #0
 800768c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800768e:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8007690:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8007692:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8007694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8007696:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8007698:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800769a:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800769c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800769e:	431a      	orrs	r2, r3
             Init.ClockDiv
 80076a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 80076a2:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80076a4:	68fa      	ldr	r2, [r7, #12]
 80076a6:	4313      	orrs	r3, r2
 80076a8:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	685b      	ldr	r3, [r3, #4]
 80076ae:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 80076b2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80076b6:	68fa      	ldr	r2, [r7, #12]
 80076b8:	431a      	orrs	r2, r3
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80076be:	2300      	movs	r3, #0
}
 80076c0:	4618      	mov	r0, r3
 80076c2:	3714      	adds	r7, #20
 80076c4:	46bd      	mov	sp, r7
 80076c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ca:	b004      	add	sp, #16
 80076cc:	4770      	bx	lr

080076ce <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 80076ce:	b480      	push	{r7}
 80076d0:	b083      	sub	sp, #12
 80076d2:	af00      	add	r7, sp, #0
 80076d4:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 80076dc:	4618      	mov	r0, r3
 80076de:	370c      	adds	r7, #12
 80076e0:	46bd      	mov	sp, r7
 80076e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e6:	4770      	bx	lr

080076e8 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 80076e8:	b480      	push	{r7}
 80076ea:	b083      	sub	sp, #12
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
 80076f0:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 80076f2:	683b      	ldr	r3, [r7, #0]
 80076f4:	681a      	ldr	r2, [r3, #0]
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80076fc:	2300      	movs	r3, #0
}
 80076fe:	4618      	mov	r0, r3
 8007700:	370c      	adds	r7, #12
 8007702:	46bd      	mov	sp, r7
 8007704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007708:	4770      	bx	lr

0800770a <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800770a:	b580      	push	{r7, lr}
 800770c:	b082      	sub	sp, #8
 800770e:	af00      	add	r7, sp, #0
 8007710:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	2203      	movs	r2, #3
 8007716:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 8007718:	2002      	movs	r0, #2
 800771a:	f7fb fcc7 	bl	80030ac <HAL_Delay>
  
  return HAL_OK;
 800771e:	2300      	movs	r3, #0
}
 8007720:	4618      	mov	r0, r3
 8007722:	3708      	adds	r7, #8
 8007724:	46bd      	mov	sp, r7
 8007726:	bd80      	pop	{r7, pc}

08007728 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8007728:	b480      	push	{r7}
 800772a:	b083      	sub	sp, #12
 800772c:	af00      	add	r7, sp, #0
 800772e:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	f003 0303 	and.w	r3, r3, #3
}
 8007738:	4618      	mov	r0, r3
 800773a:	370c      	adds	r7, #12
 800773c:	46bd      	mov	sp, r7
 800773e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007742:	4770      	bx	lr

08007744 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8007744:	b480      	push	{r7}
 8007746:	b085      	sub	sp, #20
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
 800774c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800774e:	2300      	movs	r3, #0
 8007750:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	681a      	ldr	r2, [r3, #0]
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800775a:	683b      	ldr	r3, [r7, #0]
 800775c:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8007762:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8007764:	683b      	ldr	r3, [r7, #0]
 8007766:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8007768:	431a      	orrs	r2, r3
                       Command->CPSM);
 800776a:	683b      	ldr	r3, [r7, #0]
 800776c:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800776e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8007770:	68fa      	ldr	r2, [r7, #12]
 8007772:	4313      	orrs	r3, r2
 8007774:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	68db      	ldr	r3, [r3, #12]
 800777a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800777e:	f023 030f 	bic.w	r3, r3, #15
 8007782:	68fa      	ldr	r2, [r7, #12]
 8007784:	431a      	orrs	r2, r3
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800778a:	2300      	movs	r3, #0
}
 800778c:	4618      	mov	r0, r3
 800778e:	3714      	adds	r7, #20
 8007790:	46bd      	mov	sp, r7
 8007792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007796:	4770      	bx	lr

08007798 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8007798:	b480      	push	{r7}
 800779a:	b083      	sub	sp, #12
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	691b      	ldr	r3, [r3, #16]
 80077a4:	b2db      	uxtb	r3, r3
}
 80077a6:	4618      	mov	r0, r3
 80077a8:	370c      	adds	r7, #12
 80077aa:	46bd      	mov	sp, r7
 80077ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b0:	4770      	bx	lr

080077b2 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 80077b2:	b480      	push	{r7}
 80077b4:	b085      	sub	sp, #20
 80077b6:	af00      	add	r7, sp, #0
 80077b8:	6078      	str	r0, [r7, #4]
 80077ba:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	3314      	adds	r3, #20
 80077c0:	461a      	mov	r2, r3
 80077c2:	683b      	ldr	r3, [r7, #0]
 80077c4:	4413      	add	r3, r2
 80077c6:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	681b      	ldr	r3, [r3, #0]
}  
 80077cc:	4618      	mov	r0, r3
 80077ce:	3714      	adds	r7, #20
 80077d0:	46bd      	mov	sp, r7
 80077d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d6:	4770      	bx	lr

080077d8 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 80077d8:	b480      	push	{r7}
 80077da:	b085      	sub	sp, #20
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
 80077e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80077e2:	2300      	movs	r3, #0
 80077e4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 80077e6:	683b      	ldr	r3, [r7, #0]
 80077e8:	681a      	ldr	r2, [r3, #0]
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 80077ee:	683b      	ldr	r3, [r7, #0]
 80077f0:	685a      	ldr	r2, [r3, #4]
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 80077fa:	683b      	ldr	r3, [r7, #0]
 80077fc:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80077fe:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8007800:	683b      	ldr	r3, [r7, #0]
 8007802:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8007804:	431a      	orrs	r2, r3
                       Data->DPSM);
 8007806:	683b      	ldr	r3, [r7, #0]
 8007808:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800780a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800780c:	68fa      	ldr	r2, [r7, #12]
 800780e:	4313      	orrs	r3, r2
 8007810:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007816:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	431a      	orrs	r2, r3
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8007822:	2300      	movs	r3, #0

}
 8007824:	4618      	mov	r0, r3
 8007826:	3714      	adds	r7, #20
 8007828:	46bd      	mov	sp, r7
 800782a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782e:	4770      	bx	lr

08007830 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8007830:	b580      	push	{r7, lr}
 8007832:	b088      	sub	sp, #32
 8007834:	af00      	add	r7, sp, #0
 8007836:	6078      	str	r0, [r7, #4]
 8007838:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800783a:	683b      	ldr	r3, [r7, #0]
 800783c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800783e:	2310      	movs	r3, #16
 8007840:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007842:	2340      	movs	r3, #64	; 0x40
 8007844:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007846:	2300      	movs	r3, #0
 8007848:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800784a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800784e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007850:	f107 0308 	add.w	r3, r7, #8
 8007854:	4619      	mov	r1, r3
 8007856:	6878      	ldr	r0, [r7, #4]
 8007858:	f7ff ff74 	bl	8007744 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800785c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007860:	2110      	movs	r1, #16
 8007862:	6878      	ldr	r0, [r7, #4]
 8007864:	f000 fa40 	bl	8007ce8 <SDMMC_GetCmdResp1>
 8007868:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800786a:	69fb      	ldr	r3, [r7, #28]
}
 800786c:	4618      	mov	r0, r3
 800786e:	3720      	adds	r7, #32
 8007870:	46bd      	mov	sp, r7
 8007872:	bd80      	pop	{r7, pc}

08007874 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8007874:	b580      	push	{r7, lr}
 8007876:	b088      	sub	sp, #32
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
 800787c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800787e:	683b      	ldr	r3, [r7, #0]
 8007880:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8007882:	2311      	movs	r3, #17
 8007884:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007886:	2340      	movs	r3, #64	; 0x40
 8007888:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800788a:	2300      	movs	r3, #0
 800788c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800788e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007892:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007894:	f107 0308 	add.w	r3, r7, #8
 8007898:	4619      	mov	r1, r3
 800789a:	6878      	ldr	r0, [r7, #4]
 800789c:	f7ff ff52 	bl	8007744 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80078a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80078a4:	2111      	movs	r1, #17
 80078a6:	6878      	ldr	r0, [r7, #4]
 80078a8:	f000 fa1e 	bl	8007ce8 <SDMMC_GetCmdResp1>
 80078ac:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80078ae:	69fb      	ldr	r3, [r7, #28]
}
 80078b0:	4618      	mov	r0, r3
 80078b2:	3720      	adds	r7, #32
 80078b4:	46bd      	mov	sp, r7
 80078b6:	bd80      	pop	{r7, pc}

080078b8 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b088      	sub	sp, #32
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
 80078c0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80078c2:	683b      	ldr	r3, [r7, #0]
 80078c4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80078c6:	2312      	movs	r3, #18
 80078c8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80078ca:	2340      	movs	r3, #64	; 0x40
 80078cc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80078ce:	2300      	movs	r3, #0
 80078d0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80078d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80078d6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80078d8:	f107 0308 	add.w	r3, r7, #8
 80078dc:	4619      	mov	r1, r3
 80078de:	6878      	ldr	r0, [r7, #4]
 80078e0:	f7ff ff30 	bl	8007744 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80078e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80078e8:	2112      	movs	r1, #18
 80078ea:	6878      	ldr	r0, [r7, #4]
 80078ec:	f000 f9fc 	bl	8007ce8 <SDMMC_GetCmdResp1>
 80078f0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80078f2:	69fb      	ldr	r3, [r7, #28]
}
 80078f4:	4618      	mov	r0, r3
 80078f6:	3720      	adds	r7, #32
 80078f8:	46bd      	mov	sp, r7
 80078fa:	bd80      	pop	{r7, pc}

080078fc <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80078fc:	b580      	push	{r7, lr}
 80078fe:	b088      	sub	sp, #32
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
 8007904:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8007906:	683b      	ldr	r3, [r7, #0]
 8007908:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800790a:	2318      	movs	r3, #24
 800790c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800790e:	2340      	movs	r3, #64	; 0x40
 8007910:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007912:	2300      	movs	r3, #0
 8007914:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007916:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800791a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800791c:	f107 0308 	add.w	r3, r7, #8
 8007920:	4619      	mov	r1, r3
 8007922:	6878      	ldr	r0, [r7, #4]
 8007924:	f7ff ff0e 	bl	8007744 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8007928:	f241 3288 	movw	r2, #5000	; 0x1388
 800792c:	2118      	movs	r1, #24
 800792e:	6878      	ldr	r0, [r7, #4]
 8007930:	f000 f9da 	bl	8007ce8 <SDMMC_GetCmdResp1>
 8007934:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007936:	69fb      	ldr	r3, [r7, #28]
}
 8007938:	4618      	mov	r0, r3
 800793a:	3720      	adds	r7, #32
 800793c:	46bd      	mov	sp, r7
 800793e:	bd80      	pop	{r7, pc}

08007940 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8007940:	b580      	push	{r7, lr}
 8007942:	b088      	sub	sp, #32
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]
 8007948:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800794a:	683b      	ldr	r3, [r7, #0]
 800794c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800794e:	2319      	movs	r3, #25
 8007950:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007952:	2340      	movs	r3, #64	; 0x40
 8007954:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007956:	2300      	movs	r3, #0
 8007958:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800795a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800795e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007960:	f107 0308 	add.w	r3, r7, #8
 8007964:	4619      	mov	r1, r3
 8007966:	6878      	ldr	r0, [r7, #4]
 8007968:	f7ff feec 	bl	8007744 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800796c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007970:	2119      	movs	r1, #25
 8007972:	6878      	ldr	r0, [r7, #4]
 8007974:	f000 f9b8 	bl	8007ce8 <SDMMC_GetCmdResp1>
 8007978:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800797a:	69fb      	ldr	r3, [r7, #28]
}
 800797c:	4618      	mov	r0, r3
 800797e:	3720      	adds	r7, #32
 8007980:	46bd      	mov	sp, r7
 8007982:	bd80      	pop	{r7, pc}

08007984 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8007984:	b580      	push	{r7, lr}
 8007986:	b088      	sub	sp, #32
 8007988:	af00      	add	r7, sp, #0
 800798a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800798c:	2300      	movs	r3, #0
 800798e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8007990:	230c      	movs	r3, #12
 8007992:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007994:	2340      	movs	r3, #64	; 0x40
 8007996:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007998:	2300      	movs	r3, #0
 800799a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800799c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80079a0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80079a2:	f107 0308 	add.w	r3, r7, #8
 80079a6:	4619      	mov	r1, r3
 80079a8:	6878      	ldr	r0, [r7, #4]
 80079aa:	f7ff fecb 	bl	8007744 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 80079ae:	4a05      	ldr	r2, [pc, #20]	; (80079c4 <SDMMC_CmdStopTransfer+0x40>)
 80079b0:	210c      	movs	r1, #12
 80079b2:	6878      	ldr	r0, [r7, #4]
 80079b4:	f000 f998 	bl	8007ce8 <SDMMC_GetCmdResp1>
 80079b8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80079ba:	69fb      	ldr	r3, [r7, #28]
}
 80079bc:	4618      	mov	r0, r3
 80079be:	3720      	adds	r7, #32
 80079c0:	46bd      	mov	sp, r7
 80079c2:	bd80      	pop	{r7, pc}
 80079c4:	05f5e100 	.word	0x05f5e100

080079c8 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 80079c8:	b580      	push	{r7, lr}
 80079ca:	b08a      	sub	sp, #40	; 0x28
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	60f8      	str	r0, [r7, #12]
 80079d0:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80079d4:	683b      	ldr	r3, [r7, #0]
 80079d6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80079d8:	2307      	movs	r3, #7
 80079da:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80079dc:	2340      	movs	r3, #64	; 0x40
 80079de:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80079e0:	2300      	movs	r3, #0
 80079e2:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80079e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80079e8:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80079ea:	f107 0310 	add.w	r3, r7, #16
 80079ee:	4619      	mov	r1, r3
 80079f0:	68f8      	ldr	r0, [r7, #12]
 80079f2:	f7ff fea7 	bl	8007744 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 80079f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80079fa:	2107      	movs	r1, #7
 80079fc:	68f8      	ldr	r0, [r7, #12]
 80079fe:	f000 f973 	bl	8007ce8 <SDMMC_GetCmdResp1>
 8007a02:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8007a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007a06:	4618      	mov	r0, r3
 8007a08:	3728      	adds	r7, #40	; 0x28
 8007a0a:	46bd      	mov	sp, r7
 8007a0c:	bd80      	pop	{r7, pc}

08007a0e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8007a0e:	b580      	push	{r7, lr}
 8007a10:	b088      	sub	sp, #32
 8007a12:	af00      	add	r7, sp, #0
 8007a14:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8007a16:	2300      	movs	r3, #0
 8007a18:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8007a1e:	2300      	movs	r3, #0
 8007a20:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007a22:	2300      	movs	r3, #0
 8007a24:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007a26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a2a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007a2c:	f107 0308 	add.w	r3, r7, #8
 8007a30:	4619      	mov	r1, r3
 8007a32:	6878      	ldr	r0, [r7, #4]
 8007a34:	f7ff fe86 	bl	8007744 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8007a38:	6878      	ldr	r0, [r7, #4]
 8007a3a:	f000 f92d 	bl	8007c98 <SDMMC_GetCmdError>
 8007a3e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007a40:	69fb      	ldr	r3, [r7, #28]
}
 8007a42:	4618      	mov	r0, r3
 8007a44:	3720      	adds	r7, #32
 8007a46:	46bd      	mov	sp, r7
 8007a48:	bd80      	pop	{r7, pc}

08007a4a <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8007a4a:	b580      	push	{r7, lr}
 8007a4c:	b088      	sub	sp, #32
 8007a4e:	af00      	add	r7, sp, #0
 8007a50:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8007a52:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8007a56:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8007a58:	2308      	movs	r3, #8
 8007a5a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007a5c:	2340      	movs	r3, #64	; 0x40
 8007a5e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007a60:	2300      	movs	r3, #0
 8007a62:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007a64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a68:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007a6a:	f107 0308 	add.w	r3, r7, #8
 8007a6e:	4619      	mov	r1, r3
 8007a70:	6878      	ldr	r0, [r7, #4]
 8007a72:	f7ff fe67 	bl	8007744 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8007a76:	6878      	ldr	r0, [r7, #4]
 8007a78:	f000 fb16 	bl	80080a8 <SDMMC_GetCmdResp7>
 8007a7c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007a7e:	69fb      	ldr	r3, [r7, #28]
}
 8007a80:	4618      	mov	r0, r3
 8007a82:	3720      	adds	r7, #32
 8007a84:	46bd      	mov	sp, r7
 8007a86:	bd80      	pop	{r7, pc}

08007a88 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b088      	sub	sp, #32
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
 8007a90:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8007a92:	683b      	ldr	r3, [r7, #0]
 8007a94:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8007a96:	2337      	movs	r3, #55	; 0x37
 8007a98:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007a9a:	2340      	movs	r3, #64	; 0x40
 8007a9c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007a9e:	2300      	movs	r3, #0
 8007aa0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007aa2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007aa6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007aa8:	f107 0308 	add.w	r3, r7, #8
 8007aac:	4619      	mov	r1, r3
 8007aae:	6878      	ldr	r0, [r7, #4]
 8007ab0:	f7ff fe48 	bl	8007744 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8007ab4:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ab8:	2137      	movs	r1, #55	; 0x37
 8007aba:	6878      	ldr	r0, [r7, #4]
 8007abc:	f000 f914 	bl	8007ce8 <SDMMC_GetCmdResp1>
 8007ac0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007ac2:	69fb      	ldr	r3, [r7, #28]
}
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	3720      	adds	r7, #32
 8007ac8:	46bd      	mov	sp, r7
 8007aca:	bd80      	pop	{r7, pc}

08007acc <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b088      	sub	sp, #32
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	6078      	str	r0, [r7, #4]
 8007ad4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007adc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007ae0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8007ae2:	2329      	movs	r3, #41	; 0x29
 8007ae4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007ae6:	2340      	movs	r3, #64	; 0x40
 8007ae8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007aea:	2300      	movs	r3, #0
 8007aec:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007aee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007af2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007af4:	f107 0308 	add.w	r3, r7, #8
 8007af8:	4619      	mov	r1, r3
 8007afa:	6878      	ldr	r0, [r7, #4]
 8007afc:	f7ff fe22 	bl	8007744 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8007b00:	6878      	ldr	r0, [r7, #4]
 8007b02:	f000 fa23 	bl	8007f4c <SDMMC_GetCmdResp3>
 8007b06:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007b08:	69fb      	ldr	r3, [r7, #28]
}
 8007b0a:	4618      	mov	r0, r3
 8007b0c:	3720      	adds	r7, #32
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	bd80      	pop	{r7, pc}

08007b12 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8007b12:	b580      	push	{r7, lr}
 8007b14:	b088      	sub	sp, #32
 8007b16:	af00      	add	r7, sp, #0
 8007b18:	6078      	str	r0, [r7, #4]
 8007b1a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8007b20:	2306      	movs	r3, #6
 8007b22:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007b24:	2340      	movs	r3, #64	; 0x40
 8007b26:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007b28:	2300      	movs	r3, #0
 8007b2a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007b2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007b30:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007b32:	f107 0308 	add.w	r3, r7, #8
 8007b36:	4619      	mov	r1, r3
 8007b38:	6878      	ldr	r0, [r7, #4]
 8007b3a:	f7ff fe03 	bl	8007744 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8007b3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007b42:	2106      	movs	r1, #6
 8007b44:	6878      	ldr	r0, [r7, #4]
 8007b46:	f000 f8cf 	bl	8007ce8 <SDMMC_GetCmdResp1>
 8007b4a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007b4c:	69fb      	ldr	r3, [r7, #28]
}
 8007b4e:	4618      	mov	r0, r3
 8007b50:	3720      	adds	r7, #32
 8007b52:	46bd      	mov	sp, r7
 8007b54:	bd80      	pop	{r7, pc}

08007b56 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8007b56:	b580      	push	{r7, lr}
 8007b58:	b088      	sub	sp, #32
 8007b5a:	af00      	add	r7, sp, #0
 8007b5c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8007b5e:	2300      	movs	r3, #0
 8007b60:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8007b62:	2333      	movs	r3, #51	; 0x33
 8007b64:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007b66:	2340      	movs	r3, #64	; 0x40
 8007b68:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007b6e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007b72:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007b74:	f107 0308 	add.w	r3, r7, #8
 8007b78:	4619      	mov	r1, r3
 8007b7a:	6878      	ldr	r0, [r7, #4]
 8007b7c:	f7ff fde2 	bl	8007744 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8007b80:	f241 3288 	movw	r2, #5000	; 0x1388
 8007b84:	2133      	movs	r1, #51	; 0x33
 8007b86:	6878      	ldr	r0, [r7, #4]
 8007b88:	f000 f8ae 	bl	8007ce8 <SDMMC_GetCmdResp1>
 8007b8c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007b8e:	69fb      	ldr	r3, [r7, #28]
}
 8007b90:	4618      	mov	r0, r3
 8007b92:	3720      	adds	r7, #32
 8007b94:	46bd      	mov	sp, r7
 8007b96:	bd80      	pop	{r7, pc}

08007b98 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8007b98:	b580      	push	{r7, lr}
 8007b9a:	b088      	sub	sp, #32
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8007ba4:	2302      	movs	r3, #2
 8007ba6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8007ba8:	23c0      	movs	r3, #192	; 0xc0
 8007baa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007bac:	2300      	movs	r3, #0
 8007bae:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007bb0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007bb4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007bb6:	f107 0308 	add.w	r3, r7, #8
 8007bba:	4619      	mov	r1, r3
 8007bbc:	6878      	ldr	r0, [r7, #4]
 8007bbe:	f7ff fdc1 	bl	8007744 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8007bc2:	6878      	ldr	r0, [r7, #4]
 8007bc4:	f000 f97c 	bl	8007ec0 <SDMMC_GetCmdResp2>
 8007bc8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007bca:	69fb      	ldr	r3, [r7, #28]
}
 8007bcc:	4618      	mov	r0, r3
 8007bce:	3720      	adds	r7, #32
 8007bd0:	46bd      	mov	sp, r7
 8007bd2:	bd80      	pop	{r7, pc}

08007bd4 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007bd4:	b580      	push	{r7, lr}
 8007bd6:	b088      	sub	sp, #32
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	6078      	str	r0, [r7, #4]
 8007bdc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8007bde:	683b      	ldr	r3, [r7, #0]
 8007be0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8007be2:	2309      	movs	r3, #9
 8007be4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8007be6:	23c0      	movs	r3, #192	; 0xc0
 8007be8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007bea:	2300      	movs	r3, #0
 8007bec:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007bee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007bf2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007bf4:	f107 0308 	add.w	r3, r7, #8
 8007bf8:	4619      	mov	r1, r3
 8007bfa:	6878      	ldr	r0, [r7, #4]
 8007bfc:	f7ff fda2 	bl	8007744 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8007c00:	6878      	ldr	r0, [r7, #4]
 8007c02:	f000 f95d 	bl	8007ec0 <SDMMC_GetCmdResp2>
 8007c06:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007c08:	69fb      	ldr	r3, [r7, #28]
}
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	3720      	adds	r7, #32
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	bd80      	pop	{r7, pc}

08007c12 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8007c12:	b580      	push	{r7, lr}
 8007c14:	b088      	sub	sp, #32
 8007c16:	af00      	add	r7, sp, #0
 8007c18:	6078      	str	r0, [r7, #4]
 8007c1a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8007c1c:	2300      	movs	r3, #0
 8007c1e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8007c20:	2303      	movs	r3, #3
 8007c22:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007c24:	2340      	movs	r3, #64	; 0x40
 8007c26:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007c28:	2300      	movs	r3, #0
 8007c2a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007c2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007c30:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007c32:	f107 0308 	add.w	r3, r7, #8
 8007c36:	4619      	mov	r1, r3
 8007c38:	6878      	ldr	r0, [r7, #4]
 8007c3a:	f7ff fd83 	bl	8007744 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8007c3e:	683a      	ldr	r2, [r7, #0]
 8007c40:	2103      	movs	r1, #3
 8007c42:	6878      	ldr	r0, [r7, #4]
 8007c44:	f000 f9bc 	bl	8007fc0 <SDMMC_GetCmdResp6>
 8007c48:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007c4a:	69fb      	ldr	r3, [r7, #28]
}
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	3720      	adds	r7, #32
 8007c50:	46bd      	mov	sp, r7
 8007c52:	bd80      	pop	{r7, pc}

08007c54 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007c54:	b580      	push	{r7, lr}
 8007c56:	b088      	sub	sp, #32
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	6078      	str	r0, [r7, #4]
 8007c5c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8007c62:	230d      	movs	r3, #13
 8007c64:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007c66:	2340      	movs	r3, #64	; 0x40
 8007c68:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007c6e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007c72:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007c74:	f107 0308 	add.w	r3, r7, #8
 8007c78:	4619      	mov	r1, r3
 8007c7a:	6878      	ldr	r0, [r7, #4]
 8007c7c:	f7ff fd62 	bl	8007744 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8007c80:	f241 3288 	movw	r2, #5000	; 0x1388
 8007c84:	210d      	movs	r1, #13
 8007c86:	6878      	ldr	r0, [r7, #4]
 8007c88:	f000 f82e 	bl	8007ce8 <SDMMC_GetCmdResp1>
 8007c8c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007c8e:	69fb      	ldr	r3, [r7, #28]
}
 8007c90:	4618      	mov	r0, r3
 8007c92:	3720      	adds	r7, #32
 8007c94:	46bd      	mov	sp, r7
 8007c96:	bd80      	pop	{r7, pc}

08007c98 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8007c98:	b490      	push	{r4, r7}
 8007c9a:	b082      	sub	sp, #8
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007ca0:	4b0f      	ldr	r3, [pc, #60]	; (8007ce0 <SDMMC_GetCmdError+0x48>)
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	4a0f      	ldr	r2, [pc, #60]	; (8007ce4 <SDMMC_GetCmdError+0x4c>)
 8007ca6:	fba2 2303 	umull	r2, r3, r2, r3
 8007caa:	0a5b      	lsrs	r3, r3, #9
 8007cac:	f241 3288 	movw	r2, #5000	; 0x1388
 8007cb0:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007cb4:	4623      	mov	r3, r4
 8007cb6:	1e5c      	subs	r4, r3, #1
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d102      	bne.n	8007cc2 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007cbc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007cc0:	e009      	b.n	8007cd6 <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007cc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d0f2      	beq.n	8007cb4 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	22c5      	movs	r2, #197	; 0xc5
 8007cd2:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8007cd4:	2300      	movs	r3, #0
}
 8007cd6:	4618      	mov	r0, r3
 8007cd8:	3708      	adds	r7, #8
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	bc90      	pop	{r4, r7}
 8007cde:	4770      	bx	lr
 8007ce0:	20000078 	.word	0x20000078
 8007ce4:	10624dd3 	.word	0x10624dd3

08007ce8 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8007ce8:	b590      	push	{r4, r7, lr}
 8007cea:	b087      	sub	sp, #28
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	60f8      	str	r0, [r7, #12]
 8007cf0:	460b      	mov	r3, r1
 8007cf2:	607a      	str	r2, [r7, #4]
 8007cf4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8007cf6:	4b6f      	ldr	r3, [pc, #444]	; (8007eb4 <SDMMC_GetCmdResp1+0x1cc>)
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	4a6f      	ldr	r2, [pc, #444]	; (8007eb8 <SDMMC_GetCmdResp1+0x1d0>)
 8007cfc:	fba2 2303 	umull	r2, r3, r2, r3
 8007d00:	0a5b      	lsrs	r3, r3, #9
 8007d02:	687a      	ldr	r2, [r7, #4]
 8007d04:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007d08:	4623      	mov	r3, r4
 8007d0a:	1e5c      	subs	r4, r3, #1
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d102      	bne.n	8007d16 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007d10:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007d14:	e0c9      	b.n	8007eaa <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d1a:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007d1c:	697b      	ldr	r3, [r7, #20]
 8007d1e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d0f0      	beq.n	8007d08 <SDMMC_GetCmdResp1+0x20>
 8007d26:	697b      	ldr	r3, [r7, #20]
 8007d28:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d1eb      	bne.n	8007d08 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d34:	f003 0304 	and.w	r3, r3, #4
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d004      	beq.n	8007d46 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	2204      	movs	r2, #4
 8007d40:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007d42:	2304      	movs	r3, #4
 8007d44:	e0b1      	b.n	8007eaa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d4a:	f003 0301 	and.w	r3, r3, #1
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d004      	beq.n	8007d5c <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	2201      	movs	r2, #1
 8007d56:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007d58:	2301      	movs	r3, #1
 8007d5a:	e0a6      	b.n	8007eaa <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	22c5      	movs	r2, #197	; 0xc5
 8007d60:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8007d62:	68f8      	ldr	r0, [r7, #12]
 8007d64:	f7ff fd18 	bl	8007798 <SDIO_GetCommandResponse>
 8007d68:	4603      	mov	r3, r0
 8007d6a:	461a      	mov	r2, r3
 8007d6c:	7afb      	ldrb	r3, [r7, #11]
 8007d6e:	4293      	cmp	r3, r2
 8007d70:	d001      	beq.n	8007d76 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007d72:	2301      	movs	r3, #1
 8007d74:	e099      	b.n	8007eaa <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8007d76:	2100      	movs	r1, #0
 8007d78:	68f8      	ldr	r0, [r7, #12]
 8007d7a:	f7ff fd1a 	bl	80077b2 <SDIO_GetResponse>
 8007d7e:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8007d80:	693a      	ldr	r2, [r7, #16]
 8007d82:	4b4e      	ldr	r3, [pc, #312]	; (8007ebc <SDMMC_GetCmdResp1+0x1d4>)
 8007d84:	4013      	ands	r3, r2
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d101      	bne.n	8007d8e <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	e08d      	b.n	8007eaa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8007d8e:	693b      	ldr	r3, [r7, #16]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	da02      	bge.n	8007d9a <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8007d94:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007d98:	e087      	b.n	8007eaa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8007d9a:	693b      	ldr	r3, [r7, #16]
 8007d9c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d001      	beq.n	8007da8 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8007da4:	2340      	movs	r3, #64	; 0x40
 8007da6:	e080      	b.n	8007eaa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8007da8:	693b      	ldr	r3, [r7, #16]
 8007daa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d001      	beq.n	8007db6 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8007db2:	2380      	movs	r3, #128	; 0x80
 8007db4:	e079      	b.n	8007eaa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8007db6:	693b      	ldr	r3, [r7, #16]
 8007db8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d002      	beq.n	8007dc6 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8007dc0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007dc4:	e071      	b.n	8007eaa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8007dc6:	693b      	ldr	r3, [r7, #16]
 8007dc8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d002      	beq.n	8007dd6 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8007dd0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007dd4:	e069      	b.n	8007eaa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8007dd6:	693b      	ldr	r3, [r7, #16]
 8007dd8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d002      	beq.n	8007de6 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8007de0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007de4:	e061      	b.n	8007eaa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8007de6:	693b      	ldr	r3, [r7, #16]
 8007de8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d002      	beq.n	8007df6 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8007df0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007df4:	e059      	b.n	8007eaa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8007df6:	693b      	ldr	r3, [r7, #16]
 8007df8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d002      	beq.n	8007e06 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8007e00:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007e04:	e051      	b.n	8007eaa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8007e06:	693b      	ldr	r3, [r7, #16]
 8007e08:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d002      	beq.n	8007e16 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007e10:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007e14:	e049      	b.n	8007eaa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8007e16:	693b      	ldr	r3, [r7, #16]
 8007e18:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d002      	beq.n	8007e26 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8007e20:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007e24:	e041      	b.n	8007eaa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8007e26:	693b      	ldr	r3, [r7, #16]
 8007e28:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d002      	beq.n	8007e36 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 8007e30:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007e34:	e039      	b.n	8007eaa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8007e36:	693b      	ldr	r3, [r7, #16]
 8007e38:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d002      	beq.n	8007e46 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8007e40:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007e44:	e031      	b.n	8007eaa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8007e46:	693b      	ldr	r3, [r7, #16]
 8007e48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d002      	beq.n	8007e56 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8007e50:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007e54:	e029      	b.n	8007eaa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8007e56:	693b      	ldr	r3, [r7, #16]
 8007e58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d002      	beq.n	8007e66 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8007e60:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007e64:	e021      	b.n	8007eaa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8007e66:	693b      	ldr	r3, [r7, #16]
 8007e68:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d002      	beq.n	8007e76 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8007e70:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007e74:	e019      	b.n	8007eaa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8007e76:	693b      	ldr	r3, [r7, #16]
 8007e78:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d002      	beq.n	8007e86 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8007e80:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007e84:	e011      	b.n	8007eaa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8007e86:	693b      	ldr	r3, [r7, #16]
 8007e88:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d002      	beq.n	8007e96 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8007e90:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007e94:	e009      	b.n	8007eaa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8007e96:	693b      	ldr	r3, [r7, #16]
 8007e98:	f003 0308 	and.w	r3, r3, #8
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d002      	beq.n	8007ea6 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8007ea0:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8007ea4:	e001      	b.n	8007eaa <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8007ea6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8007eaa:	4618      	mov	r0, r3
 8007eac:	371c      	adds	r7, #28
 8007eae:	46bd      	mov	sp, r7
 8007eb0:	bd90      	pop	{r4, r7, pc}
 8007eb2:	bf00      	nop
 8007eb4:	20000078 	.word	0x20000078
 8007eb8:	10624dd3 	.word	0x10624dd3
 8007ebc:	fdffe008 	.word	0xfdffe008

08007ec0 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8007ec0:	b490      	push	{r4, r7}
 8007ec2:	b084      	sub	sp, #16
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007ec8:	4b1e      	ldr	r3, [pc, #120]	; (8007f44 <SDMMC_GetCmdResp2+0x84>)
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	4a1e      	ldr	r2, [pc, #120]	; (8007f48 <SDMMC_GetCmdResp2+0x88>)
 8007ece:	fba2 2303 	umull	r2, r3, r2, r3
 8007ed2:	0a5b      	lsrs	r3, r3, #9
 8007ed4:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ed8:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007edc:	4623      	mov	r3, r4
 8007ede:	1e5c      	subs	r4, r3, #1
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d102      	bne.n	8007eea <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007ee4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007ee8:	e026      	b.n	8007f38 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007eee:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d0f0      	beq.n	8007edc <SDMMC_GetCmdResp2+0x1c>
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d1eb      	bne.n	8007edc <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f08:	f003 0304 	and.w	r3, r3, #4
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d004      	beq.n	8007f1a <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	2204      	movs	r2, #4
 8007f14:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007f16:	2304      	movs	r3, #4
 8007f18:	e00e      	b.n	8007f38 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f1e:	f003 0301 	and.w	r3, r3, #1
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d004      	beq.n	8007f30 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	2201      	movs	r2, #1
 8007f2a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007f2c:	2301      	movs	r3, #1
 8007f2e:	e003      	b.n	8007f38 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	22c5      	movs	r2, #197	; 0xc5
 8007f34:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8007f36:	2300      	movs	r3, #0
}
 8007f38:	4618      	mov	r0, r3
 8007f3a:	3710      	adds	r7, #16
 8007f3c:	46bd      	mov	sp, r7
 8007f3e:	bc90      	pop	{r4, r7}
 8007f40:	4770      	bx	lr
 8007f42:	bf00      	nop
 8007f44:	20000078 	.word	0x20000078
 8007f48:	10624dd3 	.word	0x10624dd3

08007f4c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8007f4c:	b490      	push	{r4, r7}
 8007f4e:	b084      	sub	sp, #16
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007f54:	4b18      	ldr	r3, [pc, #96]	; (8007fb8 <SDMMC_GetCmdResp3+0x6c>)
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	4a18      	ldr	r2, [pc, #96]	; (8007fbc <SDMMC_GetCmdResp3+0x70>)
 8007f5a:	fba2 2303 	umull	r2, r3, r2, r3
 8007f5e:	0a5b      	lsrs	r3, r3, #9
 8007f60:	f241 3288 	movw	r2, #5000	; 0x1388
 8007f64:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007f68:	4623      	mov	r3, r4
 8007f6a:	1e5c      	subs	r4, r3, #1
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d102      	bne.n	8007f76 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007f70:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007f74:	e01b      	b.n	8007fae <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f7a:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d0f0      	beq.n	8007f68 <SDMMC_GetCmdResp3+0x1c>
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d1eb      	bne.n	8007f68 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f94:	f003 0304 	and.w	r3, r3, #4
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d004      	beq.n	8007fa6 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2204      	movs	r2, #4
 8007fa0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007fa2:	2304      	movs	r3, #4
 8007fa4:	e003      	b.n	8007fae <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	22c5      	movs	r2, #197	; 0xc5
 8007faa:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8007fac:	2300      	movs	r3, #0
}
 8007fae:	4618      	mov	r0, r3
 8007fb0:	3710      	adds	r7, #16
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	bc90      	pop	{r4, r7}
 8007fb6:	4770      	bx	lr
 8007fb8:	20000078 	.word	0x20000078
 8007fbc:	10624dd3 	.word	0x10624dd3

08007fc0 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8007fc0:	b590      	push	{r4, r7, lr}
 8007fc2:	b087      	sub	sp, #28
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	60f8      	str	r0, [r7, #12]
 8007fc8:	460b      	mov	r3, r1
 8007fca:	607a      	str	r2, [r7, #4]
 8007fcc:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007fce:	4b34      	ldr	r3, [pc, #208]	; (80080a0 <SDMMC_GetCmdResp6+0xe0>)
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	4a34      	ldr	r2, [pc, #208]	; (80080a4 <SDMMC_GetCmdResp6+0xe4>)
 8007fd4:	fba2 2303 	umull	r2, r3, r2, r3
 8007fd8:	0a5b      	lsrs	r3, r3, #9
 8007fda:	f241 3288 	movw	r2, #5000	; 0x1388
 8007fde:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007fe2:	4623      	mov	r3, r4
 8007fe4:	1e5c      	subs	r4, r3, #1
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d102      	bne.n	8007ff0 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007fea:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007fee:	e052      	b.n	8008096 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ff4:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007ff6:	697b      	ldr	r3, [r7, #20]
 8007ff8:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d0f0      	beq.n	8007fe2 <SDMMC_GetCmdResp6+0x22>
 8008000:	697b      	ldr	r3, [r7, #20]
 8008002:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008006:	2b00      	cmp	r3, #0
 8008008:	d1eb      	bne.n	8007fe2 <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800800e:	f003 0304 	and.w	r3, r3, #4
 8008012:	2b00      	cmp	r3, #0
 8008014:	d004      	beq.n	8008020 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	2204      	movs	r2, #4
 800801a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800801c:	2304      	movs	r3, #4
 800801e:	e03a      	b.n	8008096 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008024:	f003 0301 	and.w	r3, r3, #1
 8008028:	2b00      	cmp	r3, #0
 800802a:	d004      	beq.n	8008036 <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	2201      	movs	r2, #1
 8008030:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008032:	2301      	movs	r3, #1
 8008034:	e02f      	b.n	8008096 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8008036:	68f8      	ldr	r0, [r7, #12]
 8008038:	f7ff fbae 	bl	8007798 <SDIO_GetCommandResponse>
 800803c:	4603      	mov	r3, r0
 800803e:	461a      	mov	r2, r3
 8008040:	7afb      	ldrb	r3, [r7, #11]
 8008042:	4293      	cmp	r3, r2
 8008044:	d001      	beq.n	800804a <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008046:	2301      	movs	r3, #1
 8008048:	e025      	b.n	8008096 <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	22c5      	movs	r2, #197	; 0xc5
 800804e:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8008050:	2100      	movs	r1, #0
 8008052:	68f8      	ldr	r0, [r7, #12]
 8008054:	f7ff fbad 	bl	80077b2 <SDIO_GetResponse>
 8008058:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800805a:	693b      	ldr	r3, [r7, #16]
 800805c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8008060:	2b00      	cmp	r3, #0
 8008062:	d106      	bne.n	8008072 <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8008064:	693b      	ldr	r3, [r7, #16]
 8008066:	0c1b      	lsrs	r3, r3, #16
 8008068:	b29a      	uxth	r2, r3
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800806e:	2300      	movs	r3, #0
 8008070:	e011      	b.n	8008096 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8008072:	693b      	ldr	r3, [r7, #16]
 8008074:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008078:	2b00      	cmp	r3, #0
 800807a:	d002      	beq.n	8008082 <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800807c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008080:	e009      	b.n	8008096 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8008082:	693b      	ldr	r3, [r7, #16]
 8008084:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008088:	2b00      	cmp	r3, #0
 800808a:	d002      	beq.n	8008092 <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800808c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008090:	e001      	b.n	8008096 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8008092:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8008096:	4618      	mov	r0, r3
 8008098:	371c      	adds	r7, #28
 800809a:	46bd      	mov	sp, r7
 800809c:	bd90      	pop	{r4, r7, pc}
 800809e:	bf00      	nop
 80080a0:	20000078 	.word	0x20000078
 80080a4:	10624dd3 	.word	0x10624dd3

080080a8 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 80080a8:	b490      	push	{r4, r7}
 80080aa:	b084      	sub	sp, #16
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80080b0:	4b21      	ldr	r3, [pc, #132]	; (8008138 <SDMMC_GetCmdResp7+0x90>)
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	4a21      	ldr	r2, [pc, #132]	; (800813c <SDMMC_GetCmdResp7+0x94>)
 80080b6:	fba2 2303 	umull	r2, r3, r2, r3
 80080ba:	0a5b      	lsrs	r3, r3, #9
 80080bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80080c0:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80080c4:	4623      	mov	r3, r4
 80080c6:	1e5c      	subs	r4, r3, #1
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d102      	bne.n	80080d2 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 80080cc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80080d0:	e02c      	b.n	800812c <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80080d6:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d0f0      	beq.n	80080c4 <SDMMC_GetCmdResp7+0x1c>
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d1eb      	bne.n	80080c4 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80080f0:	f003 0304 	and.w	r3, r3, #4
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d004      	beq.n	8008102 <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	2204      	movs	r2, #4
 80080fc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80080fe:	2304      	movs	r3, #4
 8008100:	e014      	b.n	800812c <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008106:	f003 0301 	and.w	r3, r3, #1
 800810a:	2b00      	cmp	r3, #0
 800810c:	d004      	beq.n	8008118 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	2201      	movs	r2, #1
 8008112:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008114:	2301      	movs	r3, #1
 8008116:	e009      	b.n	800812c <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800811c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008120:	2b00      	cmp	r3, #0
 8008122:	d002      	beq.n	800812a <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	2240      	movs	r2, #64	; 0x40
 8008128:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800812a:	2300      	movs	r3, #0
  
}
 800812c:	4618      	mov	r0, r3
 800812e:	3710      	adds	r7, #16
 8008130:	46bd      	mov	sp, r7
 8008132:	bc90      	pop	{r4, r7}
 8008134:	4770      	bx	lr
 8008136:	bf00      	nop
 8008138:	20000078 	.word	0x20000078
 800813c:	10624dd3 	.word	0x10624dd3

08008140 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 8008140:	b580      	push	{r7, lr}
 8008142:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8008144:	4904      	ldr	r1, [pc, #16]	; (8008158 <MX_FATFS_Init+0x18>)
 8008146:	4805      	ldr	r0, [pc, #20]	; (800815c <MX_FATFS_Init+0x1c>)
 8008148:	f003 fc0c 	bl	800b964 <FATFS_LinkDriver>
 800814c:	4603      	mov	r3, r0
 800814e:	461a      	mov	r2, r3
 8008150:	4b03      	ldr	r3, [pc, #12]	; (8008160 <MX_FATFS_Init+0x20>)
 8008152:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 8008154:	bf00      	nop
 8008156:	bd80      	pop	{r7, pc}
 8008158:	20004d90 	.word	0x20004d90
 800815c:	0800e7cc 	.word	0x0800e7cc
 8008160:	20004d8c 	.word	0x20004d8c

08008164 <get_fattime>:
  * @brief  Gets Time from RTC 
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8008164:	b480      	push	{r7}
 8008166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8008168:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */  
}
 800816a:	4618      	mov	r0, r3
 800816c:	46bd      	mov	sp, r7
 800816e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008172:	4770      	bx	lr

08008174 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
uint8_t BSP_SD_Init(void)
{
 8008174:	b580      	push	{r7, lr}
 8008176:	b082      	sub	sp, #8
 8008178:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800817a:	2300      	movs	r3, #0
 800817c:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800817e:	f000 f896 	bl	80082ae <BSP_SD_IsDetected>
 8008182:	4603      	mov	r3, r0
 8008184:	2b01      	cmp	r3, #1
 8008186:	d001      	beq.n	800818c <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8008188:	2301      	movs	r3, #1
 800818a:	e012      	b.n	80081b2 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800818c:	480b      	ldr	r0, [pc, #44]	; (80081bc <BSP_SD_Init+0x48>)
 800818e:	f7fc fe83 	bl	8004e98 <HAL_SD_Init>
 8008192:	4603      	mov	r3, r0
 8008194:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8008196:	79fb      	ldrb	r3, [r7, #7]
 8008198:	2b00      	cmp	r3, #0
 800819a:	d109      	bne.n	80081b0 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800819c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80081a0:	4806      	ldr	r0, [pc, #24]	; (80081bc <BSP_SD_Init+0x48>)
 80081a2:	f7fd fc43 	bl	8005a2c <HAL_SD_ConfigWideBusOperation>
 80081a6:	4603      	mov	r3, r0
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d001      	beq.n	80081b0 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 80081ac:	2301      	movs	r3, #1
 80081ae:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 80081b0:	79fb      	ldrb	r3, [r7, #7]
}
 80081b2:	4618      	mov	r0, r3
 80081b4:	3708      	adds	r7, #8
 80081b6:	46bd      	mov	sp, r7
 80081b8:	bd80      	pop	{r7, pc}
 80081ba:	bf00      	nop
 80081bc:	20001bc0 	.word	0x20001bc0

080081c0 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read 
  * @retval SD status
  */
uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 80081c0:	b580      	push	{r7, lr}
 80081c2:	b086      	sub	sp, #24
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	60f8      	str	r0, [r7, #12]
 80081c8:	60b9      	str	r1, [r7, #8]
 80081ca:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 80081cc:	2300      	movs	r3, #0
 80081ce:	75fb      	strb	r3, [r7, #23]
  
  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	68ba      	ldr	r2, [r7, #8]
 80081d4:	68f9      	ldr	r1, [r7, #12]
 80081d6:	4806      	ldr	r0, [pc, #24]	; (80081f0 <BSP_SD_ReadBlocks_DMA+0x30>)
 80081d8:	f7fc feee 	bl	8004fb8 <HAL_SD_ReadBlocks_DMA>
 80081dc:	4603      	mov	r3, r0
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d001      	beq.n	80081e6 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 80081e2:	2301      	movs	r3, #1
 80081e4:	75fb      	strb	r3, [r7, #23]
  }
  
  return sd_state; 
 80081e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80081e8:	4618      	mov	r0, r3
 80081ea:	3718      	adds	r7, #24
 80081ec:	46bd      	mov	sp, r7
 80081ee:	bd80      	pop	{r7, pc}
 80081f0:	20001bc0 	.word	0x20001bc0

080081f4 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write 
  * @retval SD status
  */
uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 80081f4:	b580      	push	{r7, lr}
 80081f6:	b086      	sub	sp, #24
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	60f8      	str	r0, [r7, #12]
 80081fc:	60b9      	str	r1, [r7, #8]
 80081fe:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8008200:	2300      	movs	r3, #0
 8008202:	75fb      	strb	r3, [r7, #23]
  
  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	68ba      	ldr	r2, [r7, #8]
 8008208:	68f9      	ldr	r1, [r7, #12]
 800820a:	4806      	ldr	r0, [pc, #24]	; (8008224 <BSP_SD_WriteBlocks_DMA+0x30>)
 800820c:	f7fc ffbe 	bl	800518c <HAL_SD_WriteBlocks_DMA>
 8008210:	4603      	mov	r3, r0
 8008212:	2b00      	cmp	r3, #0
 8008214:	d001      	beq.n	800821a <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8008216:	2301      	movs	r3, #1
 8008218:	75fb      	strb	r3, [r7, #23]
  }
  
  return sd_state; 
 800821a:	7dfb      	ldrb	r3, [r7, #23]
}
 800821c:	4618      	mov	r0, r3
 800821e:	3718      	adds	r7, #24
 8008220:	46bd      	mov	sp, r7
 8008222:	bd80      	pop	{r7, pc}
 8008224:	20001bc0 	.word	0x20001bc0

08008228 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
uint8_t BSP_SD_GetCardState(void)
{
 8008228:	b580      	push	{r7, lr}
 800822a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800822c:	4805      	ldr	r0, [pc, #20]	; (8008244 <BSP_SD_GetCardState+0x1c>)
 800822e:	f7fd fc79 	bl	8005b24 <HAL_SD_GetCardState>
 8008232:	4603      	mov	r3, r0
 8008234:	2b04      	cmp	r3, #4
 8008236:	bf14      	ite	ne
 8008238:	2301      	movne	r3, #1
 800823a:	2300      	moveq	r3, #0
 800823c:	b2db      	uxtb	r3, r3
}
 800823e:	4618      	mov	r0, r3
 8008240:	bd80      	pop	{r7, pc}
 8008242:	bf00      	nop
 8008244:	20001bc0 	.word	0x20001bc0

08008248 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None 
  */
void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8008248:	b580      	push	{r7, lr}
 800824a:	b082      	sub	sp, #8
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8008250:	6879      	ldr	r1, [r7, #4]
 8008252:	4803      	ldr	r0, [pc, #12]	; (8008260 <BSP_SD_GetCardInfo+0x18>)
 8008254:	f7fd fbbe 	bl	80059d4 <HAL_SD_GetCardInfo>
}
 8008258:	bf00      	nop
 800825a:	3708      	adds	r7, #8
 800825c:	46bd      	mov	sp, r7
 800825e:	bd80      	pop	{r7, pc}
 8008260:	20001bc0 	.word	0x20001bc0

08008264 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8008264:	b580      	push	{r7, lr}
 8008266:	b082      	sub	sp, #8
 8008268:	af00      	add	r7, sp, #0
 800826a:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800826c:	f000 f818 	bl	80082a0 <BSP_SD_AbortCallback>
}
 8008270:	bf00      	nop
 8008272:	3708      	adds	r7, #8
 8008274:	46bd      	mov	sp, r7
 8008276:	bd80      	pop	{r7, pc}

08008278 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8008278:	b580      	push	{r7, lr}
 800827a:	b082      	sub	sp, #8
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8008280:	f000 fa54 	bl	800872c <BSP_SD_WriteCpltCallback>
}
 8008284:	bf00      	nop
 8008286:	3708      	adds	r7, #8
 8008288:	46bd      	mov	sp, r7
 800828a:	bd80      	pop	{r7, pc}

0800828c <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800828c:	b580      	push	{r7, lr}
 800828e:	b082      	sub	sp, #8
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8008294:	f000 fa56 	bl	8008744 <BSP_SD_ReadCpltCallback>
}
 8008298:	bf00      	nop
 800829a:	3708      	adds	r7, #8
 800829c:	46bd      	mov	sp, r7
 800829e:	bd80      	pop	{r7, pc}

080082a0 <BSP_SD_AbortCallback>:
/**
  * @brief BSP SD Abort callback
  * @retval None
  */
__weak void BSP_SD_AbortCallback(void)
{
 80082a0:	b480      	push	{r7}
 80082a2:	af00      	add	r7, sp, #0

}
 80082a4:	bf00      	nop
 80082a6:	46bd      	mov	sp, r7
 80082a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ac:	4770      	bx	lr

080082ae <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
uint8_t BSP_SD_IsDetected(void)
{
 80082ae:	b580      	push	{r7, lr}
 80082b0:	b082      	sub	sp, #8
 80082b2:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 80082b4:	2301      	movs	r3, #1
 80082b6:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0) 
 80082b8:	f000 f80c 	bl	80082d4 <BSP_PlatformIsDetected>
 80082bc:	4603      	mov	r3, r0
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d101      	bne.n	80082c6 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 80082c2:	2300      	movs	r3, #0
 80082c4:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 80082c6:	79fb      	ldrb	r3, [r7, #7]
 80082c8:	b2db      	uxtb	r3, r3
}
 80082ca:	4618      	mov	r0, r3
 80082cc:	3708      	adds	r7, #8
 80082ce:	46bd      	mov	sp, r7
 80082d0:	bd80      	pop	{r7, pc}
	...

080082d4 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 80082d4:	b580      	push	{r7, lr}
 80082d6:	b082      	sub	sp, #8
 80082d8:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 80082da:	2301      	movs	r3, #1
 80082dc:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 80082de:	2180      	movs	r1, #128	; 0x80
 80082e0:	480a      	ldr	r0, [pc, #40]	; (800830c <BSP_PlatformIsDetected+0x38>)
 80082e2:	f7fc f937 	bl	8004554 <HAL_GPIO_ReadPin>
 80082e6:	4603      	mov	r3, r0
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d001      	beq.n	80082f0 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 80082ec:	2300      	movs	r3, #0
 80082ee:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    //printf("s - %u\n", status);
    if(status == SD_PRESENT) status = SD_NOT_PRESENT;
 80082f0:	79fb      	ldrb	r3, [r7, #7]
 80082f2:	2b01      	cmp	r3, #1
 80082f4:	d102      	bne.n	80082fc <BSP_PlatformIsDetected+0x28>
 80082f6:	2300      	movs	r3, #0
 80082f8:	71fb      	strb	r3, [r7, #7]
 80082fa:	e001      	b.n	8008300 <BSP_PlatformIsDetected+0x2c>
    else status = SD_PRESENT;
 80082fc:	2301      	movs	r3, #1
 80082fe:	71fb      	strb	r3, [r7, #7]
    //printf("s - %u\n", status);
    /* user code can be inserted here */
    /* USER CODE END 1 */ 
    return status;
 8008300:	79fb      	ldrb	r3, [r7, #7]
}  
 8008302:	4618      	mov	r0, r3
 8008304:	3708      	adds	r7, #8
 8008306:	46bd      	mov	sp, r7
 8008308:	bd80      	pop	{r7, pc}
 800830a:	bf00      	nop
 800830c:	40020800 	.word	0x40020800

08008310 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8008310:	b580      	push	{r7, lr}
 8008312:	b084      	sub	sp, #16
 8008314:	af00      	add	r7, sp, #0
 8008316:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 8008318:	f7fa febc 	bl	8003094 <HAL_GetTick>
 800831c:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800831e:	e006      	b.n	800832e <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8008320:	f7ff ff82 	bl	8008228 <BSP_SD_GetCardState>
 8008324:	4603      	mov	r3, r0
 8008326:	2b00      	cmp	r3, #0
 8008328:	d101      	bne.n	800832e <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800832a:	2300      	movs	r3, #0
 800832c:	e009      	b.n	8008342 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 800832e:	f7fa feb1 	bl	8003094 <HAL_GetTick>
 8008332:	4602      	mov	r2, r0
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	1ad3      	subs	r3, r2, r3
 8008338:	687a      	ldr	r2, [r7, #4]
 800833a:	429a      	cmp	r2, r3
 800833c:	d8f0      	bhi.n	8008320 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800833e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008342:	4618      	mov	r0, r3
 8008344:	3710      	adds	r7, #16
 8008346:	46bd      	mov	sp, r7
 8008348:	bd80      	pop	{r7, pc}
	...

0800834c <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800834c:	b580      	push	{r7, lr}
 800834e:	b082      	sub	sp, #8
 8008350:	af00      	add	r7, sp, #0
 8008352:	4603      	mov	r3, r0
 8008354:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8008356:	4b0b      	ldr	r3, [pc, #44]	; (8008384 <SD_CheckStatus+0x38>)
 8008358:	2201      	movs	r2, #1
 800835a:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800835c:	f7ff ff64 	bl	8008228 <BSP_SD_GetCardState>
 8008360:	4603      	mov	r3, r0
 8008362:	2b00      	cmp	r3, #0
 8008364:	d107      	bne.n	8008376 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8008366:	4b07      	ldr	r3, [pc, #28]	; (8008384 <SD_CheckStatus+0x38>)
 8008368:	781b      	ldrb	r3, [r3, #0]
 800836a:	b2db      	uxtb	r3, r3
 800836c:	f023 0301 	bic.w	r3, r3, #1
 8008370:	b2da      	uxtb	r2, r3
 8008372:	4b04      	ldr	r3, [pc, #16]	; (8008384 <SD_CheckStatus+0x38>)
 8008374:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8008376:	4b03      	ldr	r3, [pc, #12]	; (8008384 <SD_CheckStatus+0x38>)
 8008378:	781b      	ldrb	r3, [r3, #0]
 800837a:	b2db      	uxtb	r3, r3
}
 800837c:	4618      	mov	r0, r3
 800837e:	3708      	adds	r7, #8
 8008380:	46bd      	mov	sp, r7
 8008382:	bd80      	pop	{r7, pc}
 8008384:	20000081 	.word	0x20000081

08008388 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8008388:	b580      	push	{r7, lr}
 800838a:	b082      	sub	sp, #8
 800838c:	af00      	add	r7, sp, #0
 800838e:	4603      	mov	r3, r0
 8008390:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8008392:	f7ff feef 	bl	8008174 <BSP_SD_Init>
 8008396:	4603      	mov	r3, r0
 8008398:	2b00      	cmp	r3, #0
 800839a:	d107      	bne.n	80083ac <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 800839c:	79fb      	ldrb	r3, [r7, #7]
 800839e:	4618      	mov	r0, r3
 80083a0:	f7ff ffd4 	bl	800834c <SD_CheckStatus>
 80083a4:	4603      	mov	r3, r0
 80083a6:	461a      	mov	r2, r3
 80083a8:	4b04      	ldr	r3, [pc, #16]	; (80083bc <SD_initialize+0x34>)
 80083aa:	701a      	strb	r2, [r3, #0]
  }

#else
  Stat = SD_CheckStatus(lun);
#endif
  return Stat;
 80083ac:	4b03      	ldr	r3, [pc, #12]	; (80083bc <SD_initialize+0x34>)
 80083ae:	781b      	ldrb	r3, [r3, #0]
 80083b0:	b2db      	uxtb	r3, r3
}
 80083b2:	4618      	mov	r0, r3
 80083b4:	3708      	adds	r7, #8
 80083b6:	46bd      	mov	sp, r7
 80083b8:	bd80      	pop	{r7, pc}
 80083ba:	bf00      	nop
 80083bc:	20000081 	.word	0x20000081

080083c0 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b082      	sub	sp, #8
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	4603      	mov	r3, r0
 80083c8:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 80083ca:	79fb      	ldrb	r3, [r7, #7]
 80083cc:	4618      	mov	r0, r3
 80083ce:	f7ff ffbd 	bl	800834c <SD_CheckStatus>
 80083d2:	4603      	mov	r3, r0
}
 80083d4:	4618      	mov	r0, r3
 80083d6:	3708      	adds	r7, #8
 80083d8:	46bd      	mov	sp, r7
 80083da:	bd80      	pop	{r7, pc}

080083dc <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
              
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 80083dc:	b580      	push	{r7, lr}
 80083de:	b088      	sub	sp, #32
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	60b9      	str	r1, [r7, #8]
 80083e4:	607a      	str	r2, [r7, #4]
 80083e6:	603b      	str	r3, [r7, #0]
 80083e8:	4603      	mov	r3, r0
 80083ea:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80083ec:	2301      	movs	r3, #1
 80083ee:	77fb      	strb	r3, [r7, #31]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 80083f0:	f247 5030 	movw	r0, #30000	; 0x7530
 80083f4:	f7ff ff8c 	bl	8008310 <SD_CheckStatusWithTimeout>
 80083f8:	4603      	mov	r3, r0
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	da01      	bge.n	8008402 <SD_read+0x26>
  {
    return res;
 80083fe:	7ffb      	ldrb	r3, [r7, #31]
 8008400:	e08b      	b.n	800851a <SD_read+0x13e>
  }

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
 8008402:	68bb      	ldr	r3, [r7, #8]
 8008404:	f003 0303 	and.w	r3, r3, #3
 8008408:	2b00      	cmp	r3, #0
 800840a:	f040 8085 	bne.w	8008518 <SD_read+0x13c>
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800840e:	683a      	ldr	r2, [r7, #0]
 8008410:	6879      	ldr	r1, [r7, #4]
 8008412:	68b8      	ldr	r0, [r7, #8]
 8008414:	f7ff fed4 	bl	80081c0 <BSP_SD_ReadBlocks_DMA>
 8008418:	4603      	mov	r3, r0
 800841a:	2b00      	cmp	r3, #0
 800841c:	d133      	bne.n	8008486 <SD_read+0xaa>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800841e:	4b41      	ldr	r3, [pc, #260]	; (8008524 <SD_read+0x148>)
 8008420:	2200      	movs	r2, #0
 8008422:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 8008424:	f7fa fe36 	bl	8003094 <HAL_GetTick>
 8008428:	6178      	str	r0, [r7, #20]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800842a:	bf00      	nop
 800842c:	4b3d      	ldr	r3, [pc, #244]	; (8008524 <SD_read+0x148>)
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	2b00      	cmp	r3, #0
 8008432:	d108      	bne.n	8008446 <SD_read+0x6a>
 8008434:	f7fa fe2e 	bl	8003094 <HAL_GetTick>
 8008438:	4602      	mov	r2, r0
 800843a:	697b      	ldr	r3, [r7, #20]
 800843c:	1ad3      	subs	r3, r2, r3
 800843e:	f247 522f 	movw	r2, #29999	; 0x752f
 8008442:	4293      	cmp	r3, r2
 8008444:	d9f2      	bls.n	800842c <SD_read+0x50>
      {
      }
      /* incase of a timeout return error */
      if (ReadStatus == 0)
 8008446:	4b37      	ldr	r3, [pc, #220]	; (8008524 <SD_read+0x148>)
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	2b00      	cmp	r3, #0
 800844c:	d102      	bne.n	8008454 <SD_read+0x78>
      {
        res = RES_ERROR;
 800844e:	2301      	movs	r3, #1
 8008450:	77fb      	strb	r3, [r7, #31]
 8008452:	e061      	b.n	8008518 <SD_read+0x13c>
      }
      else
      {
        ReadStatus = 0;
 8008454:	4b33      	ldr	r3, [pc, #204]	; (8008524 <SD_read+0x148>)
 8008456:	2200      	movs	r2, #0
 8008458:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800845a:	f7fa fe1b 	bl	8003094 <HAL_GetTick>
 800845e:	6178      	str	r0, [r7, #20]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8008460:	e007      	b.n	8008472 <SD_read+0x96>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8008462:	f7ff fee1 	bl	8008228 <BSP_SD_GetCardState>
 8008466:	4603      	mov	r3, r0
 8008468:	2b00      	cmp	r3, #0
 800846a:	d102      	bne.n	8008472 <SD_read+0x96>
          {
            res = RES_OK;
 800846c:	2300      	movs	r3, #0
 800846e:	77fb      	strb	r3, [r7, #31]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 8008470:	e052      	b.n	8008518 <SD_read+0x13c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8008472:	f7fa fe0f 	bl	8003094 <HAL_GetTick>
 8008476:	4602      	mov	r2, r0
 8008478:	697b      	ldr	r3, [r7, #20]
 800847a:	1ad3      	subs	r3, r2, r3
 800847c:	f247 522f 	movw	r2, #29999	; 0x752f
 8008480:	4293      	cmp	r3, r2
 8008482:	d9ee      	bls.n	8008462 <SD_read+0x86>
 8008484:	e048      	b.n	8008518 <SD_read+0x13c>
#if defined(ENABLE_SCRATCH_BUFFER)
    else {
      /* Slow path, fetch each sector a part and memcpy to destination buffer */
      int i;

      for (i = 0; i < count; i++) {
 8008486:	2300      	movs	r3, #0
 8008488:	61bb      	str	r3, [r7, #24]
 800848a:	e034      	b.n	80084f6 <SD_read+0x11a>
        ret = BSP_SD_ReadBlocks_DMA((uint32_t*)scratch, (uint32_t)sector++, 1);
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	1c5a      	adds	r2, r3, #1
 8008490:	607a      	str	r2, [r7, #4]
 8008492:	2201      	movs	r2, #1
 8008494:	4619      	mov	r1, r3
 8008496:	4824      	ldr	r0, [pc, #144]	; (8008528 <SD_read+0x14c>)
 8008498:	f7ff fe92 	bl	80081c0 <BSP_SD_ReadBlocks_DMA>
 800849c:	4603      	mov	r3, r0
 800849e:	77bb      	strb	r3, [r7, #30]
        if (ret == MSD_OK) {
 80084a0:	7fbb      	ldrb	r3, [r7, #30]
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d12c      	bne.n	8008500 <SD_read+0x124>
          /* wait until the read is successful or a timeout occurs */

          ReadStatus = 0;
 80084a6:	4b1f      	ldr	r3, [pc, #124]	; (8008524 <SD_read+0x148>)
 80084a8:	2200      	movs	r2, #0
 80084aa:	601a      	str	r2, [r3, #0]
          timeout = HAL_GetTick();
 80084ac:	f7fa fdf2 	bl	8003094 <HAL_GetTick>
 80084b0:	6178      	str	r0, [r7, #20]
          while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 80084b2:	bf00      	nop
 80084b4:	4b1b      	ldr	r3, [pc, #108]	; (8008524 <SD_read+0x148>)
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d108      	bne.n	80084ce <SD_read+0xf2>
 80084bc:	f7fa fdea 	bl	8003094 <HAL_GetTick>
 80084c0:	4602      	mov	r2, r0
 80084c2:	697b      	ldr	r3, [r7, #20]
 80084c4:	1ad3      	subs	r3, r2, r3
 80084c6:	f247 522f 	movw	r2, #29999	; 0x752f
 80084ca:	4293      	cmp	r3, r2
 80084cc:	d9f2      	bls.n	80084b4 <SD_read+0xd8>
          {
          }
          if (ReadStatus == 0)
 80084ce:	4b15      	ldr	r3, [pc, #84]	; (8008524 <SD_read+0x148>)
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d016      	beq.n	8008504 <SD_read+0x128>
          *
          * invalidate the scratch buffer before the next read to get the actual data instead of the cached one
          */
          SCB_InvalidateDCache_by_Addr((uint32_t*)scratch, BLOCKSIZE);
#endif
          memcpy(buff, scratch, BLOCKSIZE);
 80084d6:	68bb      	ldr	r3, [r7, #8]
 80084d8:	4a13      	ldr	r2, [pc, #76]	; (8008528 <SD_read+0x14c>)
 80084da:	4618      	mov	r0, r3
 80084dc:	4611      	mov	r1, r2
 80084de:	f44f 7300 	mov.w	r3, #512	; 0x200
 80084e2:	461a      	mov	r2, r3
 80084e4:	f003 fb3e 	bl	800bb64 <memcpy>
          buff += BLOCKSIZE;
 80084e8:	68bb      	ldr	r3, [r7, #8]
 80084ea:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80084ee:	60bb      	str	r3, [r7, #8]
      for (i = 0; i < count; i++) {
 80084f0:	69bb      	ldr	r3, [r7, #24]
 80084f2:	3301      	adds	r3, #1
 80084f4:	61bb      	str	r3, [r7, #24]
 80084f6:	69bb      	ldr	r3, [r7, #24]
 80084f8:	683a      	ldr	r2, [r7, #0]
 80084fa:	429a      	cmp	r2, r3
 80084fc:	d8c6      	bhi.n	800848c <SD_read+0xb0>
 80084fe:	e002      	b.n	8008506 <SD_read+0x12a>
        }
        else
        {
          break;
 8008500:	bf00      	nop
 8008502:	e000      	b.n	8008506 <SD_read+0x12a>
            break;
 8008504:	bf00      	nop
        }
      }

      if ((i == count) && (ret == MSD_OK))
 8008506:	69bb      	ldr	r3, [r7, #24]
 8008508:	683a      	ldr	r2, [r7, #0]
 800850a:	429a      	cmp	r2, r3
 800850c:	d104      	bne.n	8008518 <SD_read+0x13c>
 800850e:	7fbb      	ldrb	r3, [r7, #30]
 8008510:	2b00      	cmp	r3, #0
 8008512:	d101      	bne.n	8008518 <SD_read+0x13c>
        res = RES_OK;
 8008514:	2300      	movs	r3, #0
 8008516:	77fb      	strb	r3, [r7, #31]
    }
#endif
  }

  return res;
 8008518:	7ffb      	ldrb	r3, [r7, #31]
}
 800851a:	4618      	mov	r0, r3
 800851c:	3720      	adds	r7, #32
 800851e:	46bd      	mov	sp, r7
 8008520:	bd80      	pop	{r7, pc}
 8008522:	bf00      	nop
 8008524:	20000494 	.word	0x20000494
 8008528:	20000290 	.word	0x20000290

0800852c <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
              
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800852c:	b580      	push	{r7, lr}
 800852e:	b088      	sub	sp, #32
 8008530:	af00      	add	r7, sp, #0
 8008532:	60b9      	str	r1, [r7, #8]
 8008534:	607a      	str	r2, [r7, #4]
 8008536:	603b      	str	r3, [r7, #0]
 8008538:	4603      	mov	r3, r0
 800853a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800853c:	2301      	movs	r3, #1
 800853e:	77fb      	strb	r3, [r7, #31]
  uint32_t timeout;
  uint8_t ret;
  int i;

   WriteStatus = 0;
 8008540:	4b4c      	ldr	r3, [pc, #304]	; (8008674 <SD_write+0x148>)
 8008542:	2200      	movs	r2, #0
 8008544:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)   
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8008546:	f247 5030 	movw	r0, #30000	; 0x7530
 800854a:	f7ff fee1 	bl	8008310 <SD_CheckStatusWithTimeout>
 800854e:	4603      	mov	r3, r0
 8008550:	2b00      	cmp	r3, #0
 8008552:	da01      	bge.n	8008558 <SD_write+0x2c>
  {
    return res;
 8008554:	7ffb      	ldrb	r3, [r7, #31]
 8008556:	e088      	b.n	800866a <SD_write+0x13e>
  }

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
 8008558:	68bb      	ldr	r3, [r7, #8]
 800855a:	f003 0303 	and.w	r3, r3, #3
 800855e:	2b00      	cmp	r3, #0
 8008560:	f040 8082 	bne.w	8008668 <SD_write+0x13c>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8008564:	683a      	ldr	r2, [r7, #0]
 8008566:	6879      	ldr	r1, [r7, #4]
 8008568:	68b8      	ldr	r0, [r7, #8]
 800856a:	f7ff fe43 	bl	80081f4 <BSP_SD_WriteBlocks_DMA>
 800856e:	4603      	mov	r3, r0
 8008570:	2b00      	cmp	r3, #0
 8008572:	d130      	bne.n	80085d6 <SD_write+0xaa>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 8008574:	f7fa fd8e 	bl	8003094 <HAL_GetTick>
 8008578:	6178      	str	r0, [r7, #20]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800857a:	bf00      	nop
 800857c:	4b3d      	ldr	r3, [pc, #244]	; (8008674 <SD_write+0x148>)
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	2b00      	cmp	r3, #0
 8008582:	d108      	bne.n	8008596 <SD_write+0x6a>
 8008584:	f7fa fd86 	bl	8003094 <HAL_GetTick>
 8008588:	4602      	mov	r2, r0
 800858a:	697b      	ldr	r3, [r7, #20]
 800858c:	1ad3      	subs	r3, r2, r3
 800858e:	f247 522f 	movw	r2, #29999	; 0x752f
 8008592:	4293      	cmp	r3, r2
 8008594:	d9f2      	bls.n	800857c <SD_write+0x50>
      {
      }
      /* incase of a timeout return error */
      if (WriteStatus == 0)
 8008596:	4b37      	ldr	r3, [pc, #220]	; (8008674 <SD_write+0x148>)
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	2b00      	cmp	r3, #0
 800859c:	d102      	bne.n	80085a4 <SD_write+0x78>
      {
        res = RES_ERROR;
 800859e:	2301      	movs	r3, #1
 80085a0:	77fb      	strb	r3, [r7, #31]
 80085a2:	e061      	b.n	8008668 <SD_write+0x13c>
      }
      else
      {
        WriteStatus = 0;
 80085a4:	4b33      	ldr	r3, [pc, #204]	; (8008674 <SD_write+0x148>)
 80085a6:	2200      	movs	r2, #0
 80085a8:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 80085aa:	f7fa fd73 	bl	8003094 <HAL_GetTick>
 80085ae:	6178      	str	r0, [r7, #20]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80085b0:	e007      	b.n	80085c2 <SD_write+0x96>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80085b2:	f7ff fe39 	bl	8008228 <BSP_SD_GetCardState>
 80085b6:	4603      	mov	r3, r0
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d102      	bne.n	80085c2 <SD_write+0x96>
          {
            res = RES_OK;
 80085bc:	2300      	movs	r3, #0
 80085be:	77fb      	strb	r3, [r7, #31]
            break;
 80085c0:	e052      	b.n	8008668 <SD_write+0x13c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80085c2:	f7fa fd67 	bl	8003094 <HAL_GetTick>
 80085c6:	4602      	mov	r2, r0
 80085c8:	697b      	ldr	r3, [r7, #20]
 80085ca:	1ad3      	subs	r3, r2, r3
 80085cc:	f247 522f 	movw	r2, #29999	; 0x752f
 80085d0:	4293      	cmp	r3, r2
 80085d2:	d9ee      	bls.n	80085b2 <SD_write+0x86>
 80085d4:	e048      	b.n	8008668 <SD_write+0x13c>
      * invalidate the scratch buffer before the next write to get the actual data instead of the cached one
      */
      SCB_InvalidateDCache_by_Addr((uint32_t*)scratch, BLOCKSIZE);
#endif

      for (i = 0; i < count; i++)
 80085d6:	2300      	movs	r3, #0
 80085d8:	61bb      	str	r3, [r7, #24]
 80085da:	e034      	b.n	8008646 <SD_write+0x11a>
      {
        WriteStatus = 0;
 80085dc:	4b25      	ldr	r3, [pc, #148]	; (8008674 <SD_write+0x148>)
 80085de:	2200      	movs	r2, #0
 80085e0:	601a      	str	r2, [r3, #0]
        ret = BSP_SD_WriteBlocks_DMA((uint32_t*)scratch, (uint32_t)sector++, 1);
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	1c5a      	adds	r2, r3, #1
 80085e6:	607a      	str	r2, [r7, #4]
 80085e8:	2201      	movs	r2, #1
 80085ea:	4619      	mov	r1, r3
 80085ec:	4822      	ldr	r0, [pc, #136]	; (8008678 <SD_write+0x14c>)
 80085ee:	f7ff fe01 	bl	80081f4 <BSP_SD_WriteBlocks_DMA>
 80085f2:	4603      	mov	r3, r0
 80085f4:	77bb      	strb	r3, [r7, #30]
        if (ret == MSD_OK) {
 80085f6:	7fbb      	ldrb	r3, [r7, #30]
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d129      	bne.n	8008650 <SD_write+0x124>
          /* wait for a message from the queue or a timeout */
          timeout = HAL_GetTick();
 80085fc:	f7fa fd4a 	bl	8003094 <HAL_GetTick>
 8008600:	6178      	str	r0, [r7, #20]
          while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8008602:	bf00      	nop
 8008604:	4b1b      	ldr	r3, [pc, #108]	; (8008674 <SD_write+0x148>)
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	2b00      	cmp	r3, #0
 800860a:	d108      	bne.n	800861e <SD_write+0xf2>
 800860c:	f7fa fd42 	bl	8003094 <HAL_GetTick>
 8008610:	4602      	mov	r2, r0
 8008612:	697b      	ldr	r3, [r7, #20]
 8008614:	1ad3      	subs	r3, r2, r3
 8008616:	f247 522f 	movw	r2, #29999	; 0x752f
 800861a:	4293      	cmp	r3, r2
 800861c:	d9f2      	bls.n	8008604 <SD_write+0xd8>
          {
          }
          if (WriteStatus == 0)
 800861e:	4b15      	ldr	r3, [pc, #84]	; (8008674 <SD_write+0x148>)
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	2b00      	cmp	r3, #0
 8008624:	d016      	beq.n	8008654 <SD_write+0x128>
          {
            break;
          }

          memcpy((void *)buff, (void *)scratch, BLOCKSIZE);
 8008626:	68bb      	ldr	r3, [r7, #8]
 8008628:	4a13      	ldr	r2, [pc, #76]	; (8008678 <SD_write+0x14c>)
 800862a:	4618      	mov	r0, r3
 800862c:	4611      	mov	r1, r2
 800862e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008632:	461a      	mov	r2, r3
 8008634:	f003 fa96 	bl	800bb64 <memcpy>
          buff += BLOCKSIZE;
 8008638:	68bb      	ldr	r3, [r7, #8]
 800863a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800863e:	60bb      	str	r3, [r7, #8]
      for (i = 0; i < count; i++)
 8008640:	69bb      	ldr	r3, [r7, #24]
 8008642:	3301      	adds	r3, #1
 8008644:	61bb      	str	r3, [r7, #24]
 8008646:	69bb      	ldr	r3, [r7, #24]
 8008648:	683a      	ldr	r2, [r7, #0]
 800864a:	429a      	cmp	r2, r3
 800864c:	d8c6      	bhi.n	80085dc <SD_write+0xb0>
 800864e:	e002      	b.n	8008656 <SD_write+0x12a>
        }
        else
        {
          break;
 8008650:	bf00      	nop
 8008652:	e000      	b.n	8008656 <SD_write+0x12a>
            break;
 8008654:	bf00      	nop
        }
      }
      if ((i == count) && (ret == MSD_OK))
 8008656:	69bb      	ldr	r3, [r7, #24]
 8008658:	683a      	ldr	r2, [r7, #0]
 800865a:	429a      	cmp	r2, r3
 800865c:	d104      	bne.n	8008668 <SD_write+0x13c>
 800865e:	7fbb      	ldrb	r3, [r7, #30]
 8008660:	2b00      	cmp	r3, #0
 8008662:	d101      	bne.n	8008668 <SD_write+0x13c>
        res = RES_OK;
 8008664:	2300      	movs	r3, #0
 8008666:	77fb      	strb	r3, [r7, #31]
    }

  }
  return res;
 8008668:	7ffb      	ldrb	r3, [r7, #31]
}
 800866a:	4618      	mov	r0, r3
 800866c:	3720      	adds	r7, #32
 800866e:	46bd      	mov	sp, r7
 8008670:	bd80      	pop	{r7, pc}
 8008672:	bf00      	nop
 8008674:	20000490 	.word	0x20000490
 8008678:	20000290 	.word	0x20000290

0800867c <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800867c:	b580      	push	{r7, lr}
 800867e:	b08c      	sub	sp, #48	; 0x30
 8008680:	af00      	add	r7, sp, #0
 8008682:	4603      	mov	r3, r0
 8008684:	603a      	str	r2, [r7, #0]
 8008686:	71fb      	strb	r3, [r7, #7]
 8008688:	460b      	mov	r3, r1
 800868a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800868c:	2301      	movs	r3, #1
 800868e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8008692:	4b25      	ldr	r3, [pc, #148]	; (8008728 <SD_ioctl+0xac>)
 8008694:	781b      	ldrb	r3, [r3, #0]
 8008696:	b2db      	uxtb	r3, r3
 8008698:	f003 0301 	and.w	r3, r3, #1
 800869c:	2b00      	cmp	r3, #0
 800869e:	d001      	beq.n	80086a4 <SD_ioctl+0x28>
 80086a0:	2303      	movs	r3, #3
 80086a2:	e03c      	b.n	800871e <SD_ioctl+0xa2>

  switch (cmd)
 80086a4:	79bb      	ldrb	r3, [r7, #6]
 80086a6:	2b03      	cmp	r3, #3
 80086a8:	d834      	bhi.n	8008714 <SD_ioctl+0x98>
 80086aa:	a201      	add	r2, pc, #4	; (adr r2, 80086b0 <SD_ioctl+0x34>)
 80086ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086b0:	080086c1 	.word	0x080086c1
 80086b4:	080086c9 	.word	0x080086c9
 80086b8:	080086e1 	.word	0x080086e1
 80086bc:	080086fb 	.word	0x080086fb
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 80086c0:	2300      	movs	r3, #0
 80086c2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80086c6:	e028      	b.n	800871a <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 80086c8:	f107 030c 	add.w	r3, r7, #12
 80086cc:	4618      	mov	r0, r3
 80086ce:	f7ff fdbb 	bl	8008248 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 80086d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80086d4:	683b      	ldr	r3, [r7, #0]
 80086d6:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80086d8:	2300      	movs	r3, #0
 80086da:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80086de:	e01c      	b.n	800871a <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80086e0:	f107 030c 	add.w	r3, r7, #12
 80086e4:	4618      	mov	r0, r3
 80086e6:	f7ff fdaf 	bl	8008248 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 80086ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086ec:	b29a      	uxth	r2, r3
 80086ee:	683b      	ldr	r3, [r7, #0]
 80086f0:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 80086f2:	2300      	movs	r3, #0
 80086f4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80086f8:	e00f      	b.n	800871a <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80086fa:	f107 030c 	add.w	r3, r7, #12
 80086fe:	4618      	mov	r0, r3
 8008700:	f7ff fda2 	bl	8008248 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8008704:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008706:	0a5a      	lsrs	r2, r3, #9
 8008708:	683b      	ldr	r3, [r7, #0]
 800870a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800870c:	2300      	movs	r3, #0
 800870e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8008712:	e002      	b.n	800871a <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8008714:	2304      	movs	r3, #4
 8008716:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800871a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800871e:	4618      	mov	r0, r3
 8008720:	3730      	adds	r7, #48	; 0x30
 8008722:	46bd      	mov	sp, r7
 8008724:	bd80      	pop	{r7, pc}
 8008726:	bf00      	nop
 8008728:	20000081 	.word	0x20000081

0800872c <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800872c:	b480      	push	{r7}
 800872e:	af00      	add	r7, sp, #0
             
  WriteStatus = 1;
 8008730:	4b03      	ldr	r3, [pc, #12]	; (8008740 <BSP_SD_WriteCpltCallback+0x14>)
 8008732:	2201      	movs	r2, #1
 8008734:	601a      	str	r2, [r3, #0]
}
 8008736:	bf00      	nop
 8008738:	46bd      	mov	sp, r7
 800873a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873e:	4770      	bx	lr
 8008740:	20000490 	.word	0x20000490

08008744 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8008744:	b480      	push	{r7}
 8008746:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 8008748:	4b03      	ldr	r3, [pc, #12]	; (8008758 <BSP_SD_ReadCpltCallback+0x14>)
 800874a:	2201      	movs	r2, #1
 800874c:	601a      	str	r2, [r3, #0]
}
 800874e:	bf00      	nop
 8008750:	46bd      	mov	sp, r7
 8008752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008756:	4770      	bx	lr
 8008758:	20000494 	.word	0x20000494

0800875c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800875c:	b580      	push	{r7, lr}
 800875e:	b084      	sub	sp, #16
 8008760:	af00      	add	r7, sp, #0
 8008762:	4603      	mov	r3, r0
 8008764:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8008766:	79fb      	ldrb	r3, [r7, #7]
 8008768:	4a08      	ldr	r2, [pc, #32]	; (800878c <disk_status+0x30>)
 800876a:	009b      	lsls	r3, r3, #2
 800876c:	4413      	add	r3, r2
 800876e:	685b      	ldr	r3, [r3, #4]
 8008770:	685b      	ldr	r3, [r3, #4]
 8008772:	79fa      	ldrb	r2, [r7, #7]
 8008774:	4905      	ldr	r1, [pc, #20]	; (800878c <disk_status+0x30>)
 8008776:	440a      	add	r2, r1
 8008778:	7a12      	ldrb	r2, [r2, #8]
 800877a:	4610      	mov	r0, r2
 800877c:	4798      	blx	r3
 800877e:	4603      	mov	r3, r0
 8008780:	73fb      	strb	r3, [r7, #15]
  return stat;
 8008782:	7bfb      	ldrb	r3, [r7, #15]
}
 8008784:	4618      	mov	r0, r3
 8008786:	3710      	adds	r7, #16
 8008788:	46bd      	mov	sp, r7
 800878a:	bd80      	pop	{r7, pc}
 800878c:	200006c0 	.word	0x200006c0

08008790 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8008790:	b580      	push	{r7, lr}
 8008792:	b084      	sub	sp, #16
 8008794:	af00      	add	r7, sp, #0
 8008796:	4603      	mov	r3, r0
 8008798:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800879a:	2300      	movs	r3, #0
 800879c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800879e:	79fb      	ldrb	r3, [r7, #7]
 80087a0:	4a0d      	ldr	r2, [pc, #52]	; (80087d8 <disk_initialize+0x48>)
 80087a2:	5cd3      	ldrb	r3, [r2, r3]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d111      	bne.n	80087cc <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 80087a8:	79fb      	ldrb	r3, [r7, #7]
 80087aa:	4a0b      	ldr	r2, [pc, #44]	; (80087d8 <disk_initialize+0x48>)
 80087ac:	2101      	movs	r1, #1
 80087ae:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80087b0:	79fb      	ldrb	r3, [r7, #7]
 80087b2:	4a09      	ldr	r2, [pc, #36]	; (80087d8 <disk_initialize+0x48>)
 80087b4:	009b      	lsls	r3, r3, #2
 80087b6:	4413      	add	r3, r2
 80087b8:	685b      	ldr	r3, [r3, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	79fa      	ldrb	r2, [r7, #7]
 80087be:	4906      	ldr	r1, [pc, #24]	; (80087d8 <disk_initialize+0x48>)
 80087c0:	440a      	add	r2, r1
 80087c2:	7a12      	ldrb	r2, [r2, #8]
 80087c4:	4610      	mov	r0, r2
 80087c6:	4798      	blx	r3
 80087c8:	4603      	mov	r3, r0
 80087ca:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80087cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80087ce:	4618      	mov	r0, r3
 80087d0:	3710      	adds	r7, #16
 80087d2:	46bd      	mov	sp, r7
 80087d4:	bd80      	pop	{r7, pc}
 80087d6:	bf00      	nop
 80087d8:	200006c0 	.word	0x200006c0

080087dc <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80087dc:	b590      	push	{r4, r7, lr}
 80087de:	b087      	sub	sp, #28
 80087e0:	af00      	add	r7, sp, #0
 80087e2:	60b9      	str	r1, [r7, #8]
 80087e4:	607a      	str	r2, [r7, #4]
 80087e6:	603b      	str	r3, [r7, #0]
 80087e8:	4603      	mov	r3, r0
 80087ea:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80087ec:	7bfb      	ldrb	r3, [r7, #15]
 80087ee:	4a0a      	ldr	r2, [pc, #40]	; (8008818 <disk_read+0x3c>)
 80087f0:	009b      	lsls	r3, r3, #2
 80087f2:	4413      	add	r3, r2
 80087f4:	685b      	ldr	r3, [r3, #4]
 80087f6:	689c      	ldr	r4, [r3, #8]
 80087f8:	7bfb      	ldrb	r3, [r7, #15]
 80087fa:	4a07      	ldr	r2, [pc, #28]	; (8008818 <disk_read+0x3c>)
 80087fc:	4413      	add	r3, r2
 80087fe:	7a18      	ldrb	r0, [r3, #8]
 8008800:	683b      	ldr	r3, [r7, #0]
 8008802:	687a      	ldr	r2, [r7, #4]
 8008804:	68b9      	ldr	r1, [r7, #8]
 8008806:	47a0      	blx	r4
 8008808:	4603      	mov	r3, r0
 800880a:	75fb      	strb	r3, [r7, #23]
  return res;
 800880c:	7dfb      	ldrb	r3, [r7, #23]
}
 800880e:	4618      	mov	r0, r3
 8008810:	371c      	adds	r7, #28
 8008812:	46bd      	mov	sp, r7
 8008814:	bd90      	pop	{r4, r7, pc}
 8008816:	bf00      	nop
 8008818:	200006c0 	.word	0x200006c0

0800881c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800881c:	b590      	push	{r4, r7, lr}
 800881e:	b087      	sub	sp, #28
 8008820:	af00      	add	r7, sp, #0
 8008822:	60b9      	str	r1, [r7, #8]
 8008824:	607a      	str	r2, [r7, #4]
 8008826:	603b      	str	r3, [r7, #0]
 8008828:	4603      	mov	r3, r0
 800882a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800882c:	7bfb      	ldrb	r3, [r7, #15]
 800882e:	4a0a      	ldr	r2, [pc, #40]	; (8008858 <disk_write+0x3c>)
 8008830:	009b      	lsls	r3, r3, #2
 8008832:	4413      	add	r3, r2
 8008834:	685b      	ldr	r3, [r3, #4]
 8008836:	68dc      	ldr	r4, [r3, #12]
 8008838:	7bfb      	ldrb	r3, [r7, #15]
 800883a:	4a07      	ldr	r2, [pc, #28]	; (8008858 <disk_write+0x3c>)
 800883c:	4413      	add	r3, r2
 800883e:	7a18      	ldrb	r0, [r3, #8]
 8008840:	683b      	ldr	r3, [r7, #0]
 8008842:	687a      	ldr	r2, [r7, #4]
 8008844:	68b9      	ldr	r1, [r7, #8]
 8008846:	47a0      	blx	r4
 8008848:	4603      	mov	r3, r0
 800884a:	75fb      	strb	r3, [r7, #23]
  return res;
 800884c:	7dfb      	ldrb	r3, [r7, #23]
}
 800884e:	4618      	mov	r0, r3
 8008850:	371c      	adds	r7, #28
 8008852:	46bd      	mov	sp, r7
 8008854:	bd90      	pop	{r4, r7, pc}
 8008856:	bf00      	nop
 8008858:	200006c0 	.word	0x200006c0

0800885c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800885c:	b580      	push	{r7, lr}
 800885e:	b084      	sub	sp, #16
 8008860:	af00      	add	r7, sp, #0
 8008862:	4603      	mov	r3, r0
 8008864:	603a      	str	r2, [r7, #0]
 8008866:	71fb      	strb	r3, [r7, #7]
 8008868:	460b      	mov	r3, r1
 800886a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800886c:	79fb      	ldrb	r3, [r7, #7]
 800886e:	4a09      	ldr	r2, [pc, #36]	; (8008894 <disk_ioctl+0x38>)
 8008870:	009b      	lsls	r3, r3, #2
 8008872:	4413      	add	r3, r2
 8008874:	685b      	ldr	r3, [r3, #4]
 8008876:	691b      	ldr	r3, [r3, #16]
 8008878:	79fa      	ldrb	r2, [r7, #7]
 800887a:	4906      	ldr	r1, [pc, #24]	; (8008894 <disk_ioctl+0x38>)
 800887c:	440a      	add	r2, r1
 800887e:	7a10      	ldrb	r0, [r2, #8]
 8008880:	79b9      	ldrb	r1, [r7, #6]
 8008882:	683a      	ldr	r2, [r7, #0]
 8008884:	4798      	blx	r3
 8008886:	4603      	mov	r3, r0
 8008888:	73fb      	strb	r3, [r7, #15]
  return res;
 800888a:	7bfb      	ldrb	r3, [r7, #15]
}
 800888c:	4618      	mov	r0, r3
 800888e:	3710      	adds	r7, #16
 8008890:	46bd      	mov	sp, r7
 8008892:	bd80      	pop	{r7, pc}
 8008894:	200006c0 	.word	0x200006c0

08008898 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8008898:	b480      	push	{r7}
 800889a:	b085      	sub	sp, #20
 800889c:	af00      	add	r7, sp, #0
 800889e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	3301      	adds	r3, #1
 80088a4:	781b      	ldrb	r3, [r3, #0]
 80088a6:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80088a8:	89fb      	ldrh	r3, [r7, #14]
 80088aa:	021b      	lsls	r3, r3, #8
 80088ac:	b21a      	sxth	r2, r3
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	781b      	ldrb	r3, [r3, #0]
 80088b2:	b21b      	sxth	r3, r3
 80088b4:	4313      	orrs	r3, r2
 80088b6:	b21b      	sxth	r3, r3
 80088b8:	81fb      	strh	r3, [r7, #14]
	return rv;
 80088ba:	89fb      	ldrh	r3, [r7, #14]
}
 80088bc:	4618      	mov	r0, r3
 80088be:	3714      	adds	r7, #20
 80088c0:	46bd      	mov	sp, r7
 80088c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c6:	4770      	bx	lr

080088c8 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80088c8:	b480      	push	{r7}
 80088ca:	b085      	sub	sp, #20
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	3303      	adds	r3, #3
 80088d4:	781b      	ldrb	r3, [r3, #0]
 80088d6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	021b      	lsls	r3, r3, #8
 80088dc:	687a      	ldr	r2, [r7, #4]
 80088de:	3202      	adds	r2, #2
 80088e0:	7812      	ldrb	r2, [r2, #0]
 80088e2:	4313      	orrs	r3, r2
 80088e4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	021b      	lsls	r3, r3, #8
 80088ea:	687a      	ldr	r2, [r7, #4]
 80088ec:	3201      	adds	r2, #1
 80088ee:	7812      	ldrb	r2, [r2, #0]
 80088f0:	4313      	orrs	r3, r2
 80088f2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	021b      	lsls	r3, r3, #8
 80088f8:	687a      	ldr	r2, [r7, #4]
 80088fa:	7812      	ldrb	r2, [r2, #0]
 80088fc:	4313      	orrs	r3, r2
 80088fe:	60fb      	str	r3, [r7, #12]
	return rv;
 8008900:	68fb      	ldr	r3, [r7, #12]
}
 8008902:	4618      	mov	r0, r3
 8008904:	3714      	adds	r7, #20
 8008906:	46bd      	mov	sp, r7
 8008908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800890c:	4770      	bx	lr

0800890e <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800890e:	b480      	push	{r7}
 8008910:	b083      	sub	sp, #12
 8008912:	af00      	add	r7, sp, #0
 8008914:	6078      	str	r0, [r7, #4]
 8008916:	460b      	mov	r3, r1
 8008918:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	1c5a      	adds	r2, r3, #1
 800891e:	607a      	str	r2, [r7, #4]
 8008920:	887a      	ldrh	r2, [r7, #2]
 8008922:	b2d2      	uxtb	r2, r2
 8008924:	701a      	strb	r2, [r3, #0]
 8008926:	887b      	ldrh	r3, [r7, #2]
 8008928:	0a1b      	lsrs	r3, r3, #8
 800892a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	1c5a      	adds	r2, r3, #1
 8008930:	607a      	str	r2, [r7, #4]
 8008932:	887a      	ldrh	r2, [r7, #2]
 8008934:	b2d2      	uxtb	r2, r2
 8008936:	701a      	strb	r2, [r3, #0]
}
 8008938:	bf00      	nop
 800893a:	370c      	adds	r7, #12
 800893c:	46bd      	mov	sp, r7
 800893e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008942:	4770      	bx	lr

08008944 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8008944:	b480      	push	{r7}
 8008946:	b083      	sub	sp, #12
 8008948:	af00      	add	r7, sp, #0
 800894a:	6078      	str	r0, [r7, #4]
 800894c:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	1c5a      	adds	r2, r3, #1
 8008952:	607a      	str	r2, [r7, #4]
 8008954:	683a      	ldr	r2, [r7, #0]
 8008956:	b2d2      	uxtb	r2, r2
 8008958:	701a      	strb	r2, [r3, #0]
 800895a:	683b      	ldr	r3, [r7, #0]
 800895c:	0a1b      	lsrs	r3, r3, #8
 800895e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	1c5a      	adds	r2, r3, #1
 8008964:	607a      	str	r2, [r7, #4]
 8008966:	683a      	ldr	r2, [r7, #0]
 8008968:	b2d2      	uxtb	r2, r2
 800896a:	701a      	strb	r2, [r3, #0]
 800896c:	683b      	ldr	r3, [r7, #0]
 800896e:	0a1b      	lsrs	r3, r3, #8
 8008970:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	1c5a      	adds	r2, r3, #1
 8008976:	607a      	str	r2, [r7, #4]
 8008978:	683a      	ldr	r2, [r7, #0]
 800897a:	b2d2      	uxtb	r2, r2
 800897c:	701a      	strb	r2, [r3, #0]
 800897e:	683b      	ldr	r3, [r7, #0]
 8008980:	0a1b      	lsrs	r3, r3, #8
 8008982:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	1c5a      	adds	r2, r3, #1
 8008988:	607a      	str	r2, [r7, #4]
 800898a:	683a      	ldr	r2, [r7, #0]
 800898c:	b2d2      	uxtb	r2, r2
 800898e:	701a      	strb	r2, [r3, #0]
}
 8008990:	bf00      	nop
 8008992:	370c      	adds	r7, #12
 8008994:	46bd      	mov	sp, r7
 8008996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800899a:	4770      	bx	lr

0800899c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800899c:	b480      	push	{r7}
 800899e:	b087      	sub	sp, #28
 80089a0:	af00      	add	r7, sp, #0
 80089a2:	60f8      	str	r0, [r7, #12]
 80089a4:	60b9      	str	r1, [r7, #8]
 80089a6:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80089ac:	68bb      	ldr	r3, [r7, #8]
 80089ae:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d00d      	beq.n	80089d2 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80089b6:	693a      	ldr	r2, [r7, #16]
 80089b8:	1c53      	adds	r3, r2, #1
 80089ba:	613b      	str	r3, [r7, #16]
 80089bc:	697b      	ldr	r3, [r7, #20]
 80089be:	1c59      	adds	r1, r3, #1
 80089c0:	6179      	str	r1, [r7, #20]
 80089c2:	7812      	ldrb	r2, [r2, #0]
 80089c4:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	3b01      	subs	r3, #1
 80089ca:	607b      	str	r3, [r7, #4]
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d1f1      	bne.n	80089b6 <mem_cpy+0x1a>
	}
}
 80089d2:	bf00      	nop
 80089d4:	371c      	adds	r7, #28
 80089d6:	46bd      	mov	sp, r7
 80089d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089dc:	4770      	bx	lr

080089de <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80089de:	b480      	push	{r7}
 80089e0:	b087      	sub	sp, #28
 80089e2:	af00      	add	r7, sp, #0
 80089e4:	60f8      	str	r0, [r7, #12]
 80089e6:	60b9      	str	r1, [r7, #8]
 80089e8:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80089ee:	697b      	ldr	r3, [r7, #20]
 80089f0:	1c5a      	adds	r2, r3, #1
 80089f2:	617a      	str	r2, [r7, #20]
 80089f4:	68ba      	ldr	r2, [r7, #8]
 80089f6:	b2d2      	uxtb	r2, r2
 80089f8:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	3b01      	subs	r3, #1
 80089fe:	607b      	str	r3, [r7, #4]
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d1f3      	bne.n	80089ee <mem_set+0x10>
}
 8008a06:	bf00      	nop
 8008a08:	371c      	adds	r7, #28
 8008a0a:	46bd      	mov	sp, r7
 8008a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a10:	4770      	bx	lr

08008a12 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8008a12:	b480      	push	{r7}
 8008a14:	b089      	sub	sp, #36	; 0x24
 8008a16:	af00      	add	r7, sp, #0
 8008a18:	60f8      	str	r0, [r7, #12]
 8008a1a:	60b9      	str	r1, [r7, #8]
 8008a1c:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	61fb      	str	r3, [r7, #28]
 8008a22:	68bb      	ldr	r3, [r7, #8]
 8008a24:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8008a26:	2300      	movs	r3, #0
 8008a28:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8008a2a:	69fb      	ldr	r3, [r7, #28]
 8008a2c:	1c5a      	adds	r2, r3, #1
 8008a2e:	61fa      	str	r2, [r7, #28]
 8008a30:	781b      	ldrb	r3, [r3, #0]
 8008a32:	4619      	mov	r1, r3
 8008a34:	69bb      	ldr	r3, [r7, #24]
 8008a36:	1c5a      	adds	r2, r3, #1
 8008a38:	61ba      	str	r2, [r7, #24]
 8008a3a:	781b      	ldrb	r3, [r3, #0]
 8008a3c:	1acb      	subs	r3, r1, r3
 8008a3e:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	3b01      	subs	r3, #1
 8008a44:	607b      	str	r3, [r7, #4]
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d002      	beq.n	8008a52 <mem_cmp+0x40>
 8008a4c:	697b      	ldr	r3, [r7, #20]
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d0eb      	beq.n	8008a2a <mem_cmp+0x18>

	return r;
 8008a52:	697b      	ldr	r3, [r7, #20]
}
 8008a54:	4618      	mov	r0, r3
 8008a56:	3724      	adds	r7, #36	; 0x24
 8008a58:	46bd      	mov	sp, r7
 8008a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5e:	4770      	bx	lr

08008a60 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8008a60:	b480      	push	{r7}
 8008a62:	b083      	sub	sp, #12
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	6078      	str	r0, [r7, #4]
 8008a68:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8008a6a:	e002      	b.n	8008a72 <chk_chr+0x12>
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	3301      	adds	r3, #1
 8008a70:	607b      	str	r3, [r7, #4]
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	781b      	ldrb	r3, [r3, #0]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d005      	beq.n	8008a86 <chk_chr+0x26>
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	781b      	ldrb	r3, [r3, #0]
 8008a7e:	461a      	mov	r2, r3
 8008a80:	683b      	ldr	r3, [r7, #0]
 8008a82:	4293      	cmp	r3, r2
 8008a84:	d1f2      	bne.n	8008a6c <chk_chr+0xc>
	return *str;
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	781b      	ldrb	r3, [r3, #0]
}
 8008a8a:	4618      	mov	r0, r3
 8008a8c:	370c      	adds	r7, #12
 8008a8e:	46bd      	mov	sp, r7
 8008a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a94:	4770      	bx	lr
	...

08008a98 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008a98:	b480      	push	{r7}
 8008a9a:	b085      	sub	sp, #20
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	6078      	str	r0, [r7, #4]
 8008aa0:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	60bb      	str	r3, [r7, #8]
 8008aa6:	68bb      	ldr	r3, [r7, #8]
 8008aa8:	60fb      	str	r3, [r7, #12]
 8008aaa:	e029      	b.n	8008b00 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8008aac:	4a27      	ldr	r2, [pc, #156]	; (8008b4c <chk_lock+0xb4>)
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	011b      	lsls	r3, r3, #4
 8008ab2:	4413      	add	r3, r2
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d01d      	beq.n	8008af6 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008aba:	4a24      	ldr	r2, [pc, #144]	; (8008b4c <chk_lock+0xb4>)
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	011b      	lsls	r3, r3, #4
 8008ac0:	4413      	add	r3, r2
 8008ac2:	681a      	ldr	r2, [r3, #0]
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	429a      	cmp	r2, r3
 8008aca:	d116      	bne.n	8008afa <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8008acc:	4a1f      	ldr	r2, [pc, #124]	; (8008b4c <chk_lock+0xb4>)
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	011b      	lsls	r3, r3, #4
 8008ad2:	4413      	add	r3, r2
 8008ad4:	3304      	adds	r3, #4
 8008ad6:	681a      	ldr	r2, [r3, #0]
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008adc:	429a      	cmp	r2, r3
 8008ade:	d10c      	bne.n	8008afa <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008ae0:	4a1a      	ldr	r2, [pc, #104]	; (8008b4c <chk_lock+0xb4>)
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	011b      	lsls	r3, r3, #4
 8008ae6:	4413      	add	r3, r2
 8008ae8:	3308      	adds	r3, #8
 8008aea:	681a      	ldr	r2, [r3, #0]
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8008af0:	429a      	cmp	r2, r3
 8008af2:	d102      	bne.n	8008afa <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008af4:	e007      	b.n	8008b06 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8008af6:	2301      	movs	r3, #1
 8008af8:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	3301      	adds	r3, #1
 8008afe:	60fb      	str	r3, [r7, #12]
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	2b01      	cmp	r3, #1
 8008b04:	d9d2      	bls.n	8008aac <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	2b02      	cmp	r3, #2
 8008b0a:	d109      	bne.n	8008b20 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8008b0c:	68bb      	ldr	r3, [r7, #8]
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d102      	bne.n	8008b18 <chk_lock+0x80>
 8008b12:	683b      	ldr	r3, [r7, #0]
 8008b14:	2b02      	cmp	r3, #2
 8008b16:	d101      	bne.n	8008b1c <chk_lock+0x84>
 8008b18:	2300      	movs	r3, #0
 8008b1a:	e010      	b.n	8008b3e <chk_lock+0xa6>
 8008b1c:	2312      	movs	r3, #18
 8008b1e:	e00e      	b.n	8008b3e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8008b20:	683b      	ldr	r3, [r7, #0]
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d108      	bne.n	8008b38 <chk_lock+0xa0>
 8008b26:	4a09      	ldr	r2, [pc, #36]	; (8008b4c <chk_lock+0xb4>)
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	011b      	lsls	r3, r3, #4
 8008b2c:	4413      	add	r3, r2
 8008b2e:	330c      	adds	r3, #12
 8008b30:	881b      	ldrh	r3, [r3, #0]
 8008b32:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008b36:	d101      	bne.n	8008b3c <chk_lock+0xa4>
 8008b38:	2310      	movs	r3, #16
 8008b3a:	e000      	b.n	8008b3e <chk_lock+0xa6>
 8008b3c:	2300      	movs	r3, #0
}
 8008b3e:	4618      	mov	r0, r3
 8008b40:	3714      	adds	r7, #20
 8008b42:	46bd      	mov	sp, r7
 8008b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b48:	4770      	bx	lr
 8008b4a:	bf00      	nop
 8008b4c:	200004a0 	.word	0x200004a0

08008b50 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8008b50:	b480      	push	{r7}
 8008b52:	b083      	sub	sp, #12
 8008b54:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008b56:	2300      	movs	r3, #0
 8008b58:	607b      	str	r3, [r7, #4]
 8008b5a:	e002      	b.n	8008b62 <enq_lock+0x12>
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	3301      	adds	r3, #1
 8008b60:	607b      	str	r3, [r7, #4]
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	2b01      	cmp	r3, #1
 8008b66:	d806      	bhi.n	8008b76 <enq_lock+0x26>
 8008b68:	4a09      	ldr	r2, [pc, #36]	; (8008b90 <enq_lock+0x40>)
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	011b      	lsls	r3, r3, #4
 8008b6e:	4413      	add	r3, r2
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d1f2      	bne.n	8008b5c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	2b02      	cmp	r3, #2
 8008b7a:	bf14      	ite	ne
 8008b7c:	2301      	movne	r3, #1
 8008b7e:	2300      	moveq	r3, #0
 8008b80:	b2db      	uxtb	r3, r3
}
 8008b82:	4618      	mov	r0, r3
 8008b84:	370c      	adds	r7, #12
 8008b86:	46bd      	mov	sp, r7
 8008b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8c:	4770      	bx	lr
 8008b8e:	bf00      	nop
 8008b90:	200004a0 	.word	0x200004a0

08008b94 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008b94:	b480      	push	{r7}
 8008b96:	b085      	sub	sp, #20
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]
 8008b9c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008b9e:	2300      	movs	r3, #0
 8008ba0:	60fb      	str	r3, [r7, #12]
 8008ba2:	e01f      	b.n	8008be4 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8008ba4:	4a41      	ldr	r2, [pc, #260]	; (8008cac <inc_lock+0x118>)
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	011b      	lsls	r3, r3, #4
 8008baa:	4413      	add	r3, r2
 8008bac:	681a      	ldr	r2, [r3, #0]
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	429a      	cmp	r2, r3
 8008bb4:	d113      	bne.n	8008bde <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8008bb6:	4a3d      	ldr	r2, [pc, #244]	; (8008cac <inc_lock+0x118>)
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	011b      	lsls	r3, r3, #4
 8008bbc:	4413      	add	r3, r2
 8008bbe:	3304      	adds	r3, #4
 8008bc0:	681a      	ldr	r2, [r3, #0]
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8008bc6:	429a      	cmp	r2, r3
 8008bc8:	d109      	bne.n	8008bde <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8008bca:	4a38      	ldr	r2, [pc, #224]	; (8008cac <inc_lock+0x118>)
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	011b      	lsls	r3, r3, #4
 8008bd0:	4413      	add	r3, r2
 8008bd2:	3308      	adds	r3, #8
 8008bd4:	681a      	ldr	r2, [r3, #0]
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8008bda:	429a      	cmp	r2, r3
 8008bdc:	d006      	beq.n	8008bec <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	3301      	adds	r3, #1
 8008be2:	60fb      	str	r3, [r7, #12]
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	2b01      	cmp	r3, #1
 8008be8:	d9dc      	bls.n	8008ba4 <inc_lock+0x10>
 8008bea:	e000      	b.n	8008bee <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8008bec:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	2b02      	cmp	r3, #2
 8008bf2:	d132      	bne.n	8008c5a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	60fb      	str	r3, [r7, #12]
 8008bf8:	e002      	b.n	8008c00 <inc_lock+0x6c>
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	3301      	adds	r3, #1
 8008bfe:	60fb      	str	r3, [r7, #12]
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	2b01      	cmp	r3, #1
 8008c04:	d806      	bhi.n	8008c14 <inc_lock+0x80>
 8008c06:	4a29      	ldr	r2, [pc, #164]	; (8008cac <inc_lock+0x118>)
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	011b      	lsls	r3, r3, #4
 8008c0c:	4413      	add	r3, r2
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d1f2      	bne.n	8008bfa <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	2b02      	cmp	r3, #2
 8008c18:	d101      	bne.n	8008c1e <inc_lock+0x8a>
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	e040      	b.n	8008ca0 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681a      	ldr	r2, [r3, #0]
 8008c22:	4922      	ldr	r1, [pc, #136]	; (8008cac <inc_lock+0x118>)
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	011b      	lsls	r3, r3, #4
 8008c28:	440b      	add	r3, r1
 8008c2a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	689a      	ldr	r2, [r3, #8]
 8008c30:	491e      	ldr	r1, [pc, #120]	; (8008cac <inc_lock+0x118>)
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	011b      	lsls	r3, r3, #4
 8008c36:	440b      	add	r3, r1
 8008c38:	3304      	adds	r3, #4
 8008c3a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	695a      	ldr	r2, [r3, #20]
 8008c40:	491a      	ldr	r1, [pc, #104]	; (8008cac <inc_lock+0x118>)
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	011b      	lsls	r3, r3, #4
 8008c46:	440b      	add	r3, r1
 8008c48:	3308      	adds	r3, #8
 8008c4a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8008c4c:	4a17      	ldr	r2, [pc, #92]	; (8008cac <inc_lock+0x118>)
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	011b      	lsls	r3, r3, #4
 8008c52:	4413      	add	r3, r2
 8008c54:	330c      	adds	r3, #12
 8008c56:	2200      	movs	r2, #0
 8008c58:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8008c5a:	683b      	ldr	r3, [r7, #0]
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d009      	beq.n	8008c74 <inc_lock+0xe0>
 8008c60:	4a12      	ldr	r2, [pc, #72]	; (8008cac <inc_lock+0x118>)
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	011b      	lsls	r3, r3, #4
 8008c66:	4413      	add	r3, r2
 8008c68:	330c      	adds	r3, #12
 8008c6a:	881b      	ldrh	r3, [r3, #0]
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d001      	beq.n	8008c74 <inc_lock+0xe0>
 8008c70:	2300      	movs	r3, #0
 8008c72:	e015      	b.n	8008ca0 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8008c74:	683b      	ldr	r3, [r7, #0]
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d108      	bne.n	8008c8c <inc_lock+0xf8>
 8008c7a:	4a0c      	ldr	r2, [pc, #48]	; (8008cac <inc_lock+0x118>)
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	011b      	lsls	r3, r3, #4
 8008c80:	4413      	add	r3, r2
 8008c82:	330c      	adds	r3, #12
 8008c84:	881b      	ldrh	r3, [r3, #0]
 8008c86:	3301      	adds	r3, #1
 8008c88:	b29a      	uxth	r2, r3
 8008c8a:	e001      	b.n	8008c90 <inc_lock+0xfc>
 8008c8c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008c90:	4906      	ldr	r1, [pc, #24]	; (8008cac <inc_lock+0x118>)
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	011b      	lsls	r3, r3, #4
 8008c96:	440b      	add	r3, r1
 8008c98:	330c      	adds	r3, #12
 8008c9a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	3301      	adds	r3, #1
}
 8008ca0:	4618      	mov	r0, r3
 8008ca2:	3714      	adds	r7, #20
 8008ca4:	46bd      	mov	sp, r7
 8008ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008caa:	4770      	bx	lr
 8008cac:	200004a0 	.word	0x200004a0

08008cb0 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8008cb0:	b480      	push	{r7}
 8008cb2:	b085      	sub	sp, #20
 8008cb4:	af00      	add	r7, sp, #0
 8008cb6:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	3b01      	subs	r3, #1
 8008cbc:	607b      	str	r3, [r7, #4]
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	2b01      	cmp	r3, #1
 8008cc2:	d825      	bhi.n	8008d10 <dec_lock+0x60>
		n = Files[i].ctr;
 8008cc4:	4a17      	ldr	r2, [pc, #92]	; (8008d24 <dec_lock+0x74>)
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	011b      	lsls	r3, r3, #4
 8008cca:	4413      	add	r3, r2
 8008ccc:	330c      	adds	r3, #12
 8008cce:	881b      	ldrh	r3, [r3, #0]
 8008cd0:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8008cd2:	89fb      	ldrh	r3, [r7, #14]
 8008cd4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008cd8:	d101      	bne.n	8008cde <dec_lock+0x2e>
 8008cda:	2300      	movs	r3, #0
 8008cdc:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8008cde:	89fb      	ldrh	r3, [r7, #14]
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d002      	beq.n	8008cea <dec_lock+0x3a>
 8008ce4:	89fb      	ldrh	r3, [r7, #14]
 8008ce6:	3b01      	subs	r3, #1
 8008ce8:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8008cea:	4a0e      	ldr	r2, [pc, #56]	; (8008d24 <dec_lock+0x74>)
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	011b      	lsls	r3, r3, #4
 8008cf0:	4413      	add	r3, r2
 8008cf2:	330c      	adds	r3, #12
 8008cf4:	89fa      	ldrh	r2, [r7, #14]
 8008cf6:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8008cf8:	89fb      	ldrh	r3, [r7, #14]
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d105      	bne.n	8008d0a <dec_lock+0x5a>
 8008cfe:	4a09      	ldr	r2, [pc, #36]	; (8008d24 <dec_lock+0x74>)
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	011b      	lsls	r3, r3, #4
 8008d04:	4413      	add	r3, r2
 8008d06:	2200      	movs	r2, #0
 8008d08:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8008d0a:	2300      	movs	r3, #0
 8008d0c:	737b      	strb	r3, [r7, #13]
 8008d0e:	e001      	b.n	8008d14 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8008d10:	2302      	movs	r3, #2
 8008d12:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8008d14:	7b7b      	ldrb	r3, [r7, #13]
}
 8008d16:	4618      	mov	r0, r3
 8008d18:	3714      	adds	r7, #20
 8008d1a:	46bd      	mov	sp, r7
 8008d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d20:	4770      	bx	lr
 8008d22:	bf00      	nop
 8008d24:	200004a0 	.word	0x200004a0

08008d28 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8008d28:	b480      	push	{r7}
 8008d2a:	b085      	sub	sp, #20
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8008d30:	2300      	movs	r3, #0
 8008d32:	60fb      	str	r3, [r7, #12]
 8008d34:	e010      	b.n	8008d58 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8008d36:	4a0d      	ldr	r2, [pc, #52]	; (8008d6c <clear_lock+0x44>)
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	011b      	lsls	r3, r3, #4
 8008d3c:	4413      	add	r3, r2
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	687a      	ldr	r2, [r7, #4]
 8008d42:	429a      	cmp	r2, r3
 8008d44:	d105      	bne.n	8008d52 <clear_lock+0x2a>
 8008d46:	4a09      	ldr	r2, [pc, #36]	; (8008d6c <clear_lock+0x44>)
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	011b      	lsls	r3, r3, #4
 8008d4c:	4413      	add	r3, r2
 8008d4e:	2200      	movs	r2, #0
 8008d50:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	3301      	adds	r3, #1
 8008d56:	60fb      	str	r3, [r7, #12]
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	2b01      	cmp	r3, #1
 8008d5c:	d9eb      	bls.n	8008d36 <clear_lock+0xe>
	}
}
 8008d5e:	bf00      	nop
 8008d60:	3714      	adds	r7, #20
 8008d62:	46bd      	mov	sp, r7
 8008d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d68:	4770      	bx	lr
 8008d6a:	bf00      	nop
 8008d6c:	200004a0 	.word	0x200004a0

08008d70 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8008d70:	b580      	push	{r7, lr}
 8008d72:	b086      	sub	sp, #24
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8008d78:	2300      	movs	r3, #0
 8008d7a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	78db      	ldrb	r3, [r3, #3]
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d034      	beq.n	8008dee <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d88:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	7858      	ldrb	r0, [r3, #1]
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008d94:	2301      	movs	r3, #1
 8008d96:	697a      	ldr	r2, [r7, #20]
 8008d98:	f7ff fd40 	bl	800881c <disk_write>
 8008d9c:	4603      	mov	r3, r0
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d002      	beq.n	8008da8 <sync_window+0x38>
			res = FR_DISK_ERR;
 8008da2:	2301      	movs	r3, #1
 8008da4:	73fb      	strb	r3, [r7, #15]
 8008da6:	e022      	b.n	8008dee <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	2200      	movs	r2, #0
 8008dac:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008db2:	697a      	ldr	r2, [r7, #20]
 8008db4:	1ad2      	subs	r2, r2, r3
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	6a1b      	ldr	r3, [r3, #32]
 8008dba:	429a      	cmp	r2, r3
 8008dbc:	d217      	bcs.n	8008dee <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	789b      	ldrb	r3, [r3, #2]
 8008dc2:	613b      	str	r3, [r7, #16]
 8008dc4:	e010      	b.n	8008de8 <sync_window+0x78>
					wsect += fs->fsize;
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	6a1b      	ldr	r3, [r3, #32]
 8008dca:	697a      	ldr	r2, [r7, #20]
 8008dcc:	4413      	add	r3, r2
 8008dce:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	7858      	ldrb	r0, [r3, #1]
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008dda:	2301      	movs	r3, #1
 8008ddc:	697a      	ldr	r2, [r7, #20]
 8008dde:	f7ff fd1d 	bl	800881c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008de2:	693b      	ldr	r3, [r7, #16]
 8008de4:	3b01      	subs	r3, #1
 8008de6:	613b      	str	r3, [r7, #16]
 8008de8:	693b      	ldr	r3, [r7, #16]
 8008dea:	2b01      	cmp	r3, #1
 8008dec:	d8eb      	bhi.n	8008dc6 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8008dee:	7bfb      	ldrb	r3, [r7, #15]
}
 8008df0:	4618      	mov	r0, r3
 8008df2:	3718      	adds	r7, #24
 8008df4:	46bd      	mov	sp, r7
 8008df6:	bd80      	pop	{r7, pc}

08008df8 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8008df8:	b580      	push	{r7, lr}
 8008dfa:	b084      	sub	sp, #16
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	6078      	str	r0, [r7, #4]
 8008e00:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8008e02:	2300      	movs	r3, #0
 8008e04:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e0a:	683a      	ldr	r2, [r7, #0]
 8008e0c:	429a      	cmp	r2, r3
 8008e0e:	d01b      	beq.n	8008e48 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8008e10:	6878      	ldr	r0, [r7, #4]
 8008e12:	f7ff ffad 	bl	8008d70 <sync_window>
 8008e16:	4603      	mov	r3, r0
 8008e18:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8008e1a:	7bfb      	ldrb	r3, [r7, #15]
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d113      	bne.n	8008e48 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	7858      	ldrb	r0, [r3, #1]
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008e2a:	2301      	movs	r3, #1
 8008e2c:	683a      	ldr	r2, [r7, #0]
 8008e2e:	f7ff fcd5 	bl	80087dc <disk_read>
 8008e32:	4603      	mov	r3, r0
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d004      	beq.n	8008e42 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8008e38:	f04f 33ff 	mov.w	r3, #4294967295
 8008e3c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8008e3e:	2301      	movs	r3, #1
 8008e40:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	683a      	ldr	r2, [r7, #0]
 8008e46:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 8008e48:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e4a:	4618      	mov	r0, r3
 8008e4c:	3710      	adds	r7, #16
 8008e4e:	46bd      	mov	sp, r7
 8008e50:	bd80      	pop	{r7, pc}
	...

08008e54 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8008e54:	b580      	push	{r7, lr}
 8008e56:	b084      	sub	sp, #16
 8008e58:	af00      	add	r7, sp, #0
 8008e5a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8008e5c:	6878      	ldr	r0, [r7, #4]
 8008e5e:	f7ff ff87 	bl	8008d70 <sync_window>
 8008e62:	4603      	mov	r3, r0
 8008e64:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8008e66:	7bfb      	ldrb	r3, [r7, #15]
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d159      	bne.n	8008f20 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	781b      	ldrb	r3, [r3, #0]
 8008e70:	2b03      	cmp	r3, #3
 8008e72:	d149      	bne.n	8008f08 <sync_fs+0xb4>
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	791b      	ldrb	r3, [r3, #4]
 8008e78:	2b01      	cmp	r3, #1
 8008e7a:	d145      	bne.n	8008f08 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	899b      	ldrh	r3, [r3, #12]
 8008e86:	461a      	mov	r2, r3
 8008e88:	2100      	movs	r1, #0
 8008e8a:	f7ff fda8 	bl	80089de <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	3338      	adds	r3, #56	; 0x38
 8008e92:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008e96:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8008e9a:	4618      	mov	r0, r3
 8008e9c:	f7ff fd37 	bl	800890e <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	3338      	adds	r3, #56	; 0x38
 8008ea4:	4921      	ldr	r1, [pc, #132]	; (8008f2c <sync_fs+0xd8>)
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	f7ff fd4c 	bl	8008944 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	3338      	adds	r3, #56	; 0x38
 8008eb0:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8008eb4:	491e      	ldr	r1, [pc, #120]	; (8008f30 <sync_fs+0xdc>)
 8008eb6:	4618      	mov	r0, r3
 8008eb8:	f7ff fd44 	bl	8008944 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	3338      	adds	r3, #56	; 0x38
 8008ec0:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	699b      	ldr	r3, [r3, #24]
 8008ec8:	4619      	mov	r1, r3
 8008eca:	4610      	mov	r0, r2
 8008ecc:	f7ff fd3a 	bl	8008944 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	3338      	adds	r3, #56	; 0x38
 8008ed4:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	695b      	ldr	r3, [r3, #20]
 8008edc:	4619      	mov	r1, r3
 8008ede:	4610      	mov	r0, r2
 8008ee0:	f7ff fd30 	bl	8008944 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ee8:	1c5a      	adds	r2, r3, #1
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	7858      	ldrb	r0, [r3, #1]
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008efc:	2301      	movs	r3, #1
 8008efe:	f7ff fc8d 	bl	800881c <disk_write>
			fs->fsi_flag = 0;
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	2200      	movs	r2, #0
 8008f06:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	785b      	ldrb	r3, [r3, #1]
 8008f0c:	2200      	movs	r2, #0
 8008f0e:	2100      	movs	r1, #0
 8008f10:	4618      	mov	r0, r3
 8008f12:	f7ff fca3 	bl	800885c <disk_ioctl>
 8008f16:	4603      	mov	r3, r0
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d001      	beq.n	8008f20 <sync_fs+0xcc>
 8008f1c:	2301      	movs	r3, #1
 8008f1e:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8008f20:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f22:	4618      	mov	r0, r3
 8008f24:	3710      	adds	r7, #16
 8008f26:	46bd      	mov	sp, r7
 8008f28:	bd80      	pop	{r7, pc}
 8008f2a:	bf00      	nop
 8008f2c:	41615252 	.word	0x41615252
 8008f30:	61417272 	.word	0x61417272

08008f34 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8008f34:	b480      	push	{r7}
 8008f36:	b083      	sub	sp, #12
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	6078      	str	r0, [r7, #4]
 8008f3c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8008f3e:	683b      	ldr	r3, [r7, #0]
 8008f40:	3b02      	subs	r3, #2
 8008f42:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	69db      	ldr	r3, [r3, #28]
 8008f48:	3b02      	subs	r3, #2
 8008f4a:	683a      	ldr	r2, [r7, #0]
 8008f4c:	429a      	cmp	r2, r3
 8008f4e:	d301      	bcc.n	8008f54 <clust2sect+0x20>
 8008f50:	2300      	movs	r3, #0
 8008f52:	e008      	b.n	8008f66 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	895b      	ldrh	r3, [r3, #10]
 8008f58:	461a      	mov	r2, r3
 8008f5a:	683b      	ldr	r3, [r7, #0]
 8008f5c:	fb03 f202 	mul.w	r2, r3, r2
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f64:	4413      	add	r3, r2
}
 8008f66:	4618      	mov	r0, r3
 8008f68:	370c      	adds	r7, #12
 8008f6a:	46bd      	mov	sp, r7
 8008f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f70:	4770      	bx	lr

08008f72 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8008f72:	b580      	push	{r7, lr}
 8008f74:	b086      	sub	sp, #24
 8008f76:	af00      	add	r7, sp, #0
 8008f78:	6078      	str	r0, [r7, #4]
 8008f7a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8008f82:	683b      	ldr	r3, [r7, #0]
 8008f84:	2b01      	cmp	r3, #1
 8008f86:	d904      	bls.n	8008f92 <get_fat+0x20>
 8008f88:	693b      	ldr	r3, [r7, #16]
 8008f8a:	69db      	ldr	r3, [r3, #28]
 8008f8c:	683a      	ldr	r2, [r7, #0]
 8008f8e:	429a      	cmp	r2, r3
 8008f90:	d302      	bcc.n	8008f98 <get_fat+0x26>
		val = 1;	/* Internal error */
 8008f92:	2301      	movs	r3, #1
 8008f94:	617b      	str	r3, [r7, #20]
 8008f96:	e0b7      	b.n	8009108 <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8008f98:	f04f 33ff 	mov.w	r3, #4294967295
 8008f9c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8008f9e:	693b      	ldr	r3, [r7, #16]
 8008fa0:	781b      	ldrb	r3, [r3, #0]
 8008fa2:	2b02      	cmp	r3, #2
 8008fa4:	d05a      	beq.n	800905c <get_fat+0xea>
 8008fa6:	2b03      	cmp	r3, #3
 8008fa8:	d07d      	beq.n	80090a6 <get_fat+0x134>
 8008faa:	2b01      	cmp	r3, #1
 8008fac:	f040 80a2 	bne.w	80090f4 <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8008fb0:	683b      	ldr	r3, [r7, #0]
 8008fb2:	60fb      	str	r3, [r7, #12]
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	085b      	lsrs	r3, r3, #1
 8008fb8:	68fa      	ldr	r2, [r7, #12]
 8008fba:	4413      	add	r3, r2
 8008fbc:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008fbe:	693b      	ldr	r3, [r7, #16]
 8008fc0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008fc2:	693b      	ldr	r3, [r7, #16]
 8008fc4:	899b      	ldrh	r3, [r3, #12]
 8008fc6:	4619      	mov	r1, r3
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	fbb3 f3f1 	udiv	r3, r3, r1
 8008fce:	4413      	add	r3, r2
 8008fd0:	4619      	mov	r1, r3
 8008fd2:	6938      	ldr	r0, [r7, #16]
 8008fd4:	f7ff ff10 	bl	8008df8 <move_window>
 8008fd8:	4603      	mov	r3, r0
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	f040 808d 	bne.w	80090fa <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	1c5a      	adds	r2, r3, #1
 8008fe4:	60fa      	str	r2, [r7, #12]
 8008fe6:	693a      	ldr	r2, [r7, #16]
 8008fe8:	8992      	ldrh	r2, [r2, #12]
 8008fea:	fbb3 f1f2 	udiv	r1, r3, r2
 8008fee:	fb02 f201 	mul.w	r2, r2, r1
 8008ff2:	1a9b      	subs	r3, r3, r2
 8008ff4:	693a      	ldr	r2, [r7, #16]
 8008ff6:	4413      	add	r3, r2
 8008ff8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008ffc:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008ffe:	693b      	ldr	r3, [r7, #16]
 8009000:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009002:	693b      	ldr	r3, [r7, #16]
 8009004:	899b      	ldrh	r3, [r3, #12]
 8009006:	4619      	mov	r1, r3
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	fbb3 f3f1 	udiv	r3, r3, r1
 800900e:	4413      	add	r3, r2
 8009010:	4619      	mov	r1, r3
 8009012:	6938      	ldr	r0, [r7, #16]
 8009014:	f7ff fef0 	bl	8008df8 <move_window>
 8009018:	4603      	mov	r3, r0
 800901a:	2b00      	cmp	r3, #0
 800901c:	d16f      	bne.n	80090fe <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800901e:	693b      	ldr	r3, [r7, #16]
 8009020:	899b      	ldrh	r3, [r3, #12]
 8009022:	461a      	mov	r2, r3
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	fbb3 f1f2 	udiv	r1, r3, r2
 800902a:	fb02 f201 	mul.w	r2, r2, r1
 800902e:	1a9b      	subs	r3, r3, r2
 8009030:	693a      	ldr	r2, [r7, #16]
 8009032:	4413      	add	r3, r2
 8009034:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009038:	021b      	lsls	r3, r3, #8
 800903a:	461a      	mov	r2, r3
 800903c:	68bb      	ldr	r3, [r7, #8]
 800903e:	4313      	orrs	r3, r2
 8009040:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8009042:	683b      	ldr	r3, [r7, #0]
 8009044:	f003 0301 	and.w	r3, r3, #1
 8009048:	2b00      	cmp	r3, #0
 800904a:	d002      	beq.n	8009052 <get_fat+0xe0>
 800904c:	68bb      	ldr	r3, [r7, #8]
 800904e:	091b      	lsrs	r3, r3, #4
 8009050:	e002      	b.n	8009058 <get_fat+0xe6>
 8009052:	68bb      	ldr	r3, [r7, #8]
 8009054:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009058:	617b      	str	r3, [r7, #20]
			break;
 800905a:	e055      	b.n	8009108 <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800905c:	693b      	ldr	r3, [r7, #16]
 800905e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009060:	693b      	ldr	r3, [r7, #16]
 8009062:	899b      	ldrh	r3, [r3, #12]
 8009064:	085b      	lsrs	r3, r3, #1
 8009066:	b29b      	uxth	r3, r3
 8009068:	4619      	mov	r1, r3
 800906a:	683b      	ldr	r3, [r7, #0]
 800906c:	fbb3 f3f1 	udiv	r3, r3, r1
 8009070:	4413      	add	r3, r2
 8009072:	4619      	mov	r1, r3
 8009074:	6938      	ldr	r0, [r7, #16]
 8009076:	f7ff febf 	bl	8008df8 <move_window>
 800907a:	4603      	mov	r3, r0
 800907c:	2b00      	cmp	r3, #0
 800907e:	d140      	bne.n	8009102 <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8009080:	693b      	ldr	r3, [r7, #16]
 8009082:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8009086:	683b      	ldr	r3, [r7, #0]
 8009088:	005b      	lsls	r3, r3, #1
 800908a:	693a      	ldr	r2, [r7, #16]
 800908c:	8992      	ldrh	r2, [r2, #12]
 800908e:	fbb3 f0f2 	udiv	r0, r3, r2
 8009092:	fb02 f200 	mul.w	r2, r2, r0
 8009096:	1a9b      	subs	r3, r3, r2
 8009098:	440b      	add	r3, r1
 800909a:	4618      	mov	r0, r3
 800909c:	f7ff fbfc 	bl	8008898 <ld_word>
 80090a0:	4603      	mov	r3, r0
 80090a2:	617b      	str	r3, [r7, #20]
			break;
 80090a4:	e030      	b.n	8009108 <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80090a6:	693b      	ldr	r3, [r7, #16]
 80090a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80090aa:	693b      	ldr	r3, [r7, #16]
 80090ac:	899b      	ldrh	r3, [r3, #12]
 80090ae:	089b      	lsrs	r3, r3, #2
 80090b0:	b29b      	uxth	r3, r3
 80090b2:	4619      	mov	r1, r3
 80090b4:	683b      	ldr	r3, [r7, #0]
 80090b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80090ba:	4413      	add	r3, r2
 80090bc:	4619      	mov	r1, r3
 80090be:	6938      	ldr	r0, [r7, #16]
 80090c0:	f7ff fe9a 	bl	8008df8 <move_window>
 80090c4:	4603      	mov	r3, r0
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d11d      	bne.n	8009106 <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80090ca:	693b      	ldr	r3, [r7, #16]
 80090cc:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80090d0:	683b      	ldr	r3, [r7, #0]
 80090d2:	009b      	lsls	r3, r3, #2
 80090d4:	693a      	ldr	r2, [r7, #16]
 80090d6:	8992      	ldrh	r2, [r2, #12]
 80090d8:	fbb3 f0f2 	udiv	r0, r3, r2
 80090dc:	fb02 f200 	mul.w	r2, r2, r0
 80090e0:	1a9b      	subs	r3, r3, r2
 80090e2:	440b      	add	r3, r1
 80090e4:	4618      	mov	r0, r3
 80090e6:	f7ff fbef 	bl	80088c8 <ld_dword>
 80090ea:	4603      	mov	r3, r0
 80090ec:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80090f0:	617b      	str	r3, [r7, #20]
			break;
 80090f2:	e009      	b.n	8009108 <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80090f4:	2301      	movs	r3, #1
 80090f6:	617b      	str	r3, [r7, #20]
 80090f8:	e006      	b.n	8009108 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80090fa:	bf00      	nop
 80090fc:	e004      	b.n	8009108 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80090fe:	bf00      	nop
 8009100:	e002      	b.n	8009108 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8009102:	bf00      	nop
 8009104:	e000      	b.n	8009108 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8009106:	bf00      	nop
		}
	}

	return val;
 8009108:	697b      	ldr	r3, [r7, #20]
}
 800910a:	4618      	mov	r0, r3
 800910c:	3718      	adds	r7, #24
 800910e:	46bd      	mov	sp, r7
 8009110:	bd80      	pop	{r7, pc}

08009112 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8009112:	b590      	push	{r4, r7, lr}
 8009114:	b089      	sub	sp, #36	; 0x24
 8009116:	af00      	add	r7, sp, #0
 8009118:	60f8      	str	r0, [r7, #12]
 800911a:	60b9      	str	r1, [r7, #8]
 800911c:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800911e:	2302      	movs	r3, #2
 8009120:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8009122:	68bb      	ldr	r3, [r7, #8]
 8009124:	2b01      	cmp	r3, #1
 8009126:	f240 8106 	bls.w	8009336 <put_fat+0x224>
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	69db      	ldr	r3, [r3, #28]
 800912e:	68ba      	ldr	r2, [r7, #8]
 8009130:	429a      	cmp	r2, r3
 8009132:	f080 8100 	bcs.w	8009336 <put_fat+0x224>
		switch (fs->fs_type) {
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	781b      	ldrb	r3, [r3, #0]
 800913a:	2b02      	cmp	r3, #2
 800913c:	f000 8088 	beq.w	8009250 <put_fat+0x13e>
 8009140:	2b03      	cmp	r3, #3
 8009142:	f000 80b0 	beq.w	80092a6 <put_fat+0x194>
 8009146:	2b01      	cmp	r3, #1
 8009148:	f040 80f5 	bne.w	8009336 <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800914c:	68bb      	ldr	r3, [r7, #8]
 800914e:	61bb      	str	r3, [r7, #24]
 8009150:	69bb      	ldr	r3, [r7, #24]
 8009152:	085b      	lsrs	r3, r3, #1
 8009154:	69ba      	ldr	r2, [r7, #24]
 8009156:	4413      	add	r3, r2
 8009158:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	899b      	ldrh	r3, [r3, #12]
 8009162:	4619      	mov	r1, r3
 8009164:	69bb      	ldr	r3, [r7, #24]
 8009166:	fbb3 f3f1 	udiv	r3, r3, r1
 800916a:	4413      	add	r3, r2
 800916c:	4619      	mov	r1, r3
 800916e:	68f8      	ldr	r0, [r7, #12]
 8009170:	f7ff fe42 	bl	8008df8 <move_window>
 8009174:	4603      	mov	r3, r0
 8009176:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009178:	7ffb      	ldrb	r3, [r7, #31]
 800917a:	2b00      	cmp	r3, #0
 800917c:	f040 80d4 	bne.w	8009328 <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8009186:	69bb      	ldr	r3, [r7, #24]
 8009188:	1c5a      	adds	r2, r3, #1
 800918a:	61ba      	str	r2, [r7, #24]
 800918c:	68fa      	ldr	r2, [r7, #12]
 800918e:	8992      	ldrh	r2, [r2, #12]
 8009190:	fbb3 f0f2 	udiv	r0, r3, r2
 8009194:	fb02 f200 	mul.w	r2, r2, r0
 8009198:	1a9b      	subs	r3, r3, r2
 800919a:	440b      	add	r3, r1
 800919c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800919e:	68bb      	ldr	r3, [r7, #8]
 80091a0:	f003 0301 	and.w	r3, r3, #1
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d00d      	beq.n	80091c4 <put_fat+0xb2>
 80091a8:	697b      	ldr	r3, [r7, #20]
 80091aa:	781b      	ldrb	r3, [r3, #0]
 80091ac:	b25b      	sxtb	r3, r3
 80091ae:	f003 030f 	and.w	r3, r3, #15
 80091b2:	b25a      	sxtb	r2, r3
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	b2db      	uxtb	r3, r3
 80091b8:	011b      	lsls	r3, r3, #4
 80091ba:	b25b      	sxtb	r3, r3
 80091bc:	4313      	orrs	r3, r2
 80091be:	b25b      	sxtb	r3, r3
 80091c0:	b2db      	uxtb	r3, r3
 80091c2:	e001      	b.n	80091c8 <put_fat+0xb6>
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	b2db      	uxtb	r3, r3
 80091c8:	697a      	ldr	r2, [r7, #20]
 80091ca:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	2201      	movs	r2, #1
 80091d0:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	899b      	ldrh	r3, [r3, #12]
 80091da:	4619      	mov	r1, r3
 80091dc:	69bb      	ldr	r3, [r7, #24]
 80091de:	fbb3 f3f1 	udiv	r3, r3, r1
 80091e2:	4413      	add	r3, r2
 80091e4:	4619      	mov	r1, r3
 80091e6:	68f8      	ldr	r0, [r7, #12]
 80091e8:	f7ff fe06 	bl	8008df8 <move_window>
 80091ec:	4603      	mov	r3, r0
 80091ee:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80091f0:	7ffb      	ldrb	r3, [r7, #31]
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	f040 809a 	bne.w	800932c <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	899b      	ldrh	r3, [r3, #12]
 8009202:	461a      	mov	r2, r3
 8009204:	69bb      	ldr	r3, [r7, #24]
 8009206:	fbb3 f0f2 	udiv	r0, r3, r2
 800920a:	fb02 f200 	mul.w	r2, r2, r0
 800920e:	1a9b      	subs	r3, r3, r2
 8009210:	440b      	add	r3, r1
 8009212:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8009214:	68bb      	ldr	r3, [r7, #8]
 8009216:	f003 0301 	and.w	r3, r3, #1
 800921a:	2b00      	cmp	r3, #0
 800921c:	d003      	beq.n	8009226 <put_fat+0x114>
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	091b      	lsrs	r3, r3, #4
 8009222:	b2db      	uxtb	r3, r3
 8009224:	e00e      	b.n	8009244 <put_fat+0x132>
 8009226:	697b      	ldr	r3, [r7, #20]
 8009228:	781b      	ldrb	r3, [r3, #0]
 800922a:	b25b      	sxtb	r3, r3
 800922c:	f023 030f 	bic.w	r3, r3, #15
 8009230:	b25a      	sxtb	r2, r3
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	0a1b      	lsrs	r3, r3, #8
 8009236:	b25b      	sxtb	r3, r3
 8009238:	f003 030f 	and.w	r3, r3, #15
 800923c:	b25b      	sxtb	r3, r3
 800923e:	4313      	orrs	r3, r2
 8009240:	b25b      	sxtb	r3, r3
 8009242:	b2db      	uxtb	r3, r3
 8009244:	697a      	ldr	r2, [r7, #20]
 8009246:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	2201      	movs	r2, #1
 800924c:	70da      	strb	r2, [r3, #3]
			break;
 800924e:	e072      	b.n	8009336 <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	899b      	ldrh	r3, [r3, #12]
 8009258:	085b      	lsrs	r3, r3, #1
 800925a:	b29b      	uxth	r3, r3
 800925c:	4619      	mov	r1, r3
 800925e:	68bb      	ldr	r3, [r7, #8]
 8009260:	fbb3 f3f1 	udiv	r3, r3, r1
 8009264:	4413      	add	r3, r2
 8009266:	4619      	mov	r1, r3
 8009268:	68f8      	ldr	r0, [r7, #12]
 800926a:	f7ff fdc5 	bl	8008df8 <move_window>
 800926e:	4603      	mov	r3, r0
 8009270:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009272:	7ffb      	ldrb	r3, [r7, #31]
 8009274:	2b00      	cmp	r3, #0
 8009276:	d15b      	bne.n	8009330 <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800927e:	68bb      	ldr	r3, [r7, #8]
 8009280:	005b      	lsls	r3, r3, #1
 8009282:	68fa      	ldr	r2, [r7, #12]
 8009284:	8992      	ldrh	r2, [r2, #12]
 8009286:	fbb3 f0f2 	udiv	r0, r3, r2
 800928a:	fb02 f200 	mul.w	r2, r2, r0
 800928e:	1a9b      	subs	r3, r3, r2
 8009290:	440b      	add	r3, r1
 8009292:	687a      	ldr	r2, [r7, #4]
 8009294:	b292      	uxth	r2, r2
 8009296:	4611      	mov	r1, r2
 8009298:	4618      	mov	r0, r3
 800929a:	f7ff fb38 	bl	800890e <st_word>
			fs->wflag = 1;
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	2201      	movs	r2, #1
 80092a2:	70da      	strb	r2, [r3, #3]
			break;
 80092a4:	e047      	b.n	8009336 <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	899b      	ldrh	r3, [r3, #12]
 80092ae:	089b      	lsrs	r3, r3, #2
 80092b0:	b29b      	uxth	r3, r3
 80092b2:	4619      	mov	r1, r3
 80092b4:	68bb      	ldr	r3, [r7, #8]
 80092b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80092ba:	4413      	add	r3, r2
 80092bc:	4619      	mov	r1, r3
 80092be:	68f8      	ldr	r0, [r7, #12]
 80092c0:	f7ff fd9a 	bl	8008df8 <move_window>
 80092c4:	4603      	mov	r3, r0
 80092c6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80092c8:	7ffb      	ldrb	r3, [r7, #31]
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d132      	bne.n	8009334 <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80092da:	68bb      	ldr	r3, [r7, #8]
 80092dc:	009b      	lsls	r3, r3, #2
 80092de:	68fa      	ldr	r2, [r7, #12]
 80092e0:	8992      	ldrh	r2, [r2, #12]
 80092e2:	fbb3 f0f2 	udiv	r0, r3, r2
 80092e6:	fb02 f200 	mul.w	r2, r2, r0
 80092ea:	1a9b      	subs	r3, r3, r2
 80092ec:	440b      	add	r3, r1
 80092ee:	4618      	mov	r0, r3
 80092f0:	f7ff faea 	bl	80088c8 <ld_dword>
 80092f4:	4603      	mov	r3, r0
 80092f6:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80092fa:	4323      	orrs	r3, r4
 80092fc:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8009304:	68bb      	ldr	r3, [r7, #8]
 8009306:	009b      	lsls	r3, r3, #2
 8009308:	68fa      	ldr	r2, [r7, #12]
 800930a:	8992      	ldrh	r2, [r2, #12]
 800930c:	fbb3 f0f2 	udiv	r0, r3, r2
 8009310:	fb02 f200 	mul.w	r2, r2, r0
 8009314:	1a9b      	subs	r3, r3, r2
 8009316:	440b      	add	r3, r1
 8009318:	6879      	ldr	r1, [r7, #4]
 800931a:	4618      	mov	r0, r3
 800931c:	f7ff fb12 	bl	8008944 <st_dword>
			fs->wflag = 1;
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	2201      	movs	r2, #1
 8009324:	70da      	strb	r2, [r3, #3]
			break;
 8009326:	e006      	b.n	8009336 <put_fat+0x224>
			if (res != FR_OK) break;
 8009328:	bf00      	nop
 800932a:	e004      	b.n	8009336 <put_fat+0x224>
			if (res != FR_OK) break;
 800932c:	bf00      	nop
 800932e:	e002      	b.n	8009336 <put_fat+0x224>
			if (res != FR_OK) break;
 8009330:	bf00      	nop
 8009332:	e000      	b.n	8009336 <put_fat+0x224>
			if (res != FR_OK) break;
 8009334:	bf00      	nop
		}
	}
	return res;
 8009336:	7ffb      	ldrb	r3, [r7, #31]
}
 8009338:	4618      	mov	r0, r3
 800933a:	3724      	adds	r7, #36	; 0x24
 800933c:	46bd      	mov	sp, r7
 800933e:	bd90      	pop	{r4, r7, pc}

08009340 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8009340:	b580      	push	{r7, lr}
 8009342:	b088      	sub	sp, #32
 8009344:	af00      	add	r7, sp, #0
 8009346:	60f8      	str	r0, [r7, #12]
 8009348:	60b9      	str	r1, [r7, #8]
 800934a:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800934c:	2300      	movs	r3, #0
 800934e:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8009356:	68bb      	ldr	r3, [r7, #8]
 8009358:	2b01      	cmp	r3, #1
 800935a:	d904      	bls.n	8009366 <remove_chain+0x26>
 800935c:	69bb      	ldr	r3, [r7, #24]
 800935e:	69db      	ldr	r3, [r3, #28]
 8009360:	68ba      	ldr	r2, [r7, #8]
 8009362:	429a      	cmp	r2, r3
 8009364:	d301      	bcc.n	800936a <remove_chain+0x2a>
 8009366:	2302      	movs	r3, #2
 8009368:	e04b      	b.n	8009402 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	2b00      	cmp	r3, #0
 800936e:	d00c      	beq.n	800938a <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8009370:	f04f 32ff 	mov.w	r2, #4294967295
 8009374:	6879      	ldr	r1, [r7, #4]
 8009376:	69b8      	ldr	r0, [r7, #24]
 8009378:	f7ff fecb 	bl	8009112 <put_fat>
 800937c:	4603      	mov	r3, r0
 800937e:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8009380:	7ffb      	ldrb	r3, [r7, #31]
 8009382:	2b00      	cmp	r3, #0
 8009384:	d001      	beq.n	800938a <remove_chain+0x4a>
 8009386:	7ffb      	ldrb	r3, [r7, #31]
 8009388:	e03b      	b.n	8009402 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800938a:	68b9      	ldr	r1, [r7, #8]
 800938c:	68f8      	ldr	r0, [r7, #12]
 800938e:	f7ff fdf0 	bl	8008f72 <get_fat>
 8009392:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8009394:	697b      	ldr	r3, [r7, #20]
 8009396:	2b00      	cmp	r3, #0
 8009398:	d031      	beq.n	80093fe <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800939a:	697b      	ldr	r3, [r7, #20]
 800939c:	2b01      	cmp	r3, #1
 800939e:	d101      	bne.n	80093a4 <remove_chain+0x64>
 80093a0:	2302      	movs	r3, #2
 80093a2:	e02e      	b.n	8009402 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80093a4:	697b      	ldr	r3, [r7, #20]
 80093a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093aa:	d101      	bne.n	80093b0 <remove_chain+0x70>
 80093ac:	2301      	movs	r3, #1
 80093ae:	e028      	b.n	8009402 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80093b0:	2200      	movs	r2, #0
 80093b2:	68b9      	ldr	r1, [r7, #8]
 80093b4:	69b8      	ldr	r0, [r7, #24]
 80093b6:	f7ff feac 	bl	8009112 <put_fat>
 80093ba:	4603      	mov	r3, r0
 80093bc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80093be:	7ffb      	ldrb	r3, [r7, #31]
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d001      	beq.n	80093c8 <remove_chain+0x88>
 80093c4:	7ffb      	ldrb	r3, [r7, #31]
 80093c6:	e01c      	b.n	8009402 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80093c8:	69bb      	ldr	r3, [r7, #24]
 80093ca:	699a      	ldr	r2, [r3, #24]
 80093cc:	69bb      	ldr	r3, [r7, #24]
 80093ce:	69db      	ldr	r3, [r3, #28]
 80093d0:	3b02      	subs	r3, #2
 80093d2:	429a      	cmp	r2, r3
 80093d4:	d20b      	bcs.n	80093ee <remove_chain+0xae>
			fs->free_clst++;
 80093d6:	69bb      	ldr	r3, [r7, #24]
 80093d8:	699b      	ldr	r3, [r3, #24]
 80093da:	1c5a      	adds	r2, r3, #1
 80093dc:	69bb      	ldr	r3, [r7, #24]
 80093de:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 80093e0:	69bb      	ldr	r3, [r7, #24]
 80093e2:	791b      	ldrb	r3, [r3, #4]
 80093e4:	f043 0301 	orr.w	r3, r3, #1
 80093e8:	b2da      	uxtb	r2, r3
 80093ea:	69bb      	ldr	r3, [r7, #24]
 80093ec:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80093ee:	697b      	ldr	r3, [r7, #20]
 80093f0:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80093f2:	69bb      	ldr	r3, [r7, #24]
 80093f4:	69db      	ldr	r3, [r3, #28]
 80093f6:	68ba      	ldr	r2, [r7, #8]
 80093f8:	429a      	cmp	r2, r3
 80093fa:	d3c6      	bcc.n	800938a <remove_chain+0x4a>
 80093fc:	e000      	b.n	8009400 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80093fe:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8009400:	2300      	movs	r3, #0
}
 8009402:	4618      	mov	r0, r3
 8009404:	3720      	adds	r7, #32
 8009406:	46bd      	mov	sp, r7
 8009408:	bd80      	pop	{r7, pc}

0800940a <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800940a:	b580      	push	{r7, lr}
 800940c:	b088      	sub	sp, #32
 800940e:	af00      	add	r7, sp, #0
 8009410:	6078      	str	r0, [r7, #4]
 8009412:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800941a:	683b      	ldr	r3, [r7, #0]
 800941c:	2b00      	cmp	r3, #0
 800941e:	d10d      	bne.n	800943c <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8009420:	693b      	ldr	r3, [r7, #16]
 8009422:	695b      	ldr	r3, [r3, #20]
 8009424:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8009426:	69bb      	ldr	r3, [r7, #24]
 8009428:	2b00      	cmp	r3, #0
 800942a:	d004      	beq.n	8009436 <create_chain+0x2c>
 800942c:	693b      	ldr	r3, [r7, #16]
 800942e:	69db      	ldr	r3, [r3, #28]
 8009430:	69ba      	ldr	r2, [r7, #24]
 8009432:	429a      	cmp	r2, r3
 8009434:	d31b      	bcc.n	800946e <create_chain+0x64>
 8009436:	2301      	movs	r3, #1
 8009438:	61bb      	str	r3, [r7, #24]
 800943a:	e018      	b.n	800946e <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800943c:	6839      	ldr	r1, [r7, #0]
 800943e:	6878      	ldr	r0, [r7, #4]
 8009440:	f7ff fd97 	bl	8008f72 <get_fat>
 8009444:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	2b01      	cmp	r3, #1
 800944a:	d801      	bhi.n	8009450 <create_chain+0x46>
 800944c:	2301      	movs	r3, #1
 800944e:	e070      	b.n	8009532 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009456:	d101      	bne.n	800945c <create_chain+0x52>
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	e06a      	b.n	8009532 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800945c:	693b      	ldr	r3, [r7, #16]
 800945e:	69db      	ldr	r3, [r3, #28]
 8009460:	68fa      	ldr	r2, [r7, #12]
 8009462:	429a      	cmp	r2, r3
 8009464:	d201      	bcs.n	800946a <create_chain+0x60>
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	e063      	b.n	8009532 <create_chain+0x128>
		scl = clst;
 800946a:	683b      	ldr	r3, [r7, #0]
 800946c:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800946e:	69bb      	ldr	r3, [r7, #24]
 8009470:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8009472:	69fb      	ldr	r3, [r7, #28]
 8009474:	3301      	adds	r3, #1
 8009476:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8009478:	693b      	ldr	r3, [r7, #16]
 800947a:	69db      	ldr	r3, [r3, #28]
 800947c:	69fa      	ldr	r2, [r7, #28]
 800947e:	429a      	cmp	r2, r3
 8009480:	d307      	bcc.n	8009492 <create_chain+0x88>
				ncl = 2;
 8009482:	2302      	movs	r3, #2
 8009484:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8009486:	69fa      	ldr	r2, [r7, #28]
 8009488:	69bb      	ldr	r3, [r7, #24]
 800948a:	429a      	cmp	r2, r3
 800948c:	d901      	bls.n	8009492 <create_chain+0x88>
 800948e:	2300      	movs	r3, #0
 8009490:	e04f      	b.n	8009532 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8009492:	69f9      	ldr	r1, [r7, #28]
 8009494:	6878      	ldr	r0, [r7, #4]
 8009496:	f7ff fd6c 	bl	8008f72 <get_fat>
 800949a:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d00e      	beq.n	80094c0 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	2b01      	cmp	r3, #1
 80094a6:	d003      	beq.n	80094b0 <create_chain+0xa6>
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094ae:	d101      	bne.n	80094b4 <create_chain+0xaa>
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	e03e      	b.n	8009532 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80094b4:	69fa      	ldr	r2, [r7, #28]
 80094b6:	69bb      	ldr	r3, [r7, #24]
 80094b8:	429a      	cmp	r2, r3
 80094ba:	d1da      	bne.n	8009472 <create_chain+0x68>
 80094bc:	2300      	movs	r3, #0
 80094be:	e038      	b.n	8009532 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80094c0:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80094c2:	f04f 32ff 	mov.w	r2, #4294967295
 80094c6:	69f9      	ldr	r1, [r7, #28]
 80094c8:	6938      	ldr	r0, [r7, #16]
 80094ca:	f7ff fe22 	bl	8009112 <put_fat>
 80094ce:	4603      	mov	r3, r0
 80094d0:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80094d2:	7dfb      	ldrb	r3, [r7, #23]
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d109      	bne.n	80094ec <create_chain+0xe2>
 80094d8:	683b      	ldr	r3, [r7, #0]
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d006      	beq.n	80094ec <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80094de:	69fa      	ldr	r2, [r7, #28]
 80094e0:	6839      	ldr	r1, [r7, #0]
 80094e2:	6938      	ldr	r0, [r7, #16]
 80094e4:	f7ff fe15 	bl	8009112 <put_fat>
 80094e8:	4603      	mov	r3, r0
 80094ea:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80094ec:	7dfb      	ldrb	r3, [r7, #23]
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d116      	bne.n	8009520 <create_chain+0x116>
		fs->last_clst = ncl;
 80094f2:	693b      	ldr	r3, [r7, #16]
 80094f4:	69fa      	ldr	r2, [r7, #28]
 80094f6:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80094f8:	693b      	ldr	r3, [r7, #16]
 80094fa:	699a      	ldr	r2, [r3, #24]
 80094fc:	693b      	ldr	r3, [r7, #16]
 80094fe:	69db      	ldr	r3, [r3, #28]
 8009500:	3b02      	subs	r3, #2
 8009502:	429a      	cmp	r2, r3
 8009504:	d804      	bhi.n	8009510 <create_chain+0x106>
 8009506:	693b      	ldr	r3, [r7, #16]
 8009508:	699b      	ldr	r3, [r3, #24]
 800950a:	1e5a      	subs	r2, r3, #1
 800950c:	693b      	ldr	r3, [r7, #16]
 800950e:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8009510:	693b      	ldr	r3, [r7, #16]
 8009512:	791b      	ldrb	r3, [r3, #4]
 8009514:	f043 0301 	orr.w	r3, r3, #1
 8009518:	b2da      	uxtb	r2, r3
 800951a:	693b      	ldr	r3, [r7, #16]
 800951c:	711a      	strb	r2, [r3, #4]
 800951e:	e007      	b.n	8009530 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8009520:	7dfb      	ldrb	r3, [r7, #23]
 8009522:	2b01      	cmp	r3, #1
 8009524:	d102      	bne.n	800952c <create_chain+0x122>
 8009526:	f04f 33ff 	mov.w	r3, #4294967295
 800952a:	e000      	b.n	800952e <create_chain+0x124>
 800952c:	2301      	movs	r3, #1
 800952e:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8009530:	69fb      	ldr	r3, [r7, #28]
}
 8009532:	4618      	mov	r0, r3
 8009534:	3720      	adds	r7, #32
 8009536:	46bd      	mov	sp, r7
 8009538:	bd80      	pop	{r7, pc}

0800953a <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800953a:	b480      	push	{r7}
 800953c:	b087      	sub	sp, #28
 800953e:	af00      	add	r7, sp, #0
 8009540:	6078      	str	r0, [r7, #4]
 8009542:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800954e:	3304      	adds	r3, #4
 8009550:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	899b      	ldrh	r3, [r3, #12]
 8009556:	461a      	mov	r2, r3
 8009558:	683b      	ldr	r3, [r7, #0]
 800955a:	fbb3 f3f2 	udiv	r3, r3, r2
 800955e:	68fa      	ldr	r2, [r7, #12]
 8009560:	8952      	ldrh	r2, [r2, #10]
 8009562:	fbb3 f3f2 	udiv	r3, r3, r2
 8009566:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8009568:	693b      	ldr	r3, [r7, #16]
 800956a:	1d1a      	adds	r2, r3, #4
 800956c:	613a      	str	r2, [r7, #16]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8009572:	68bb      	ldr	r3, [r7, #8]
 8009574:	2b00      	cmp	r3, #0
 8009576:	d101      	bne.n	800957c <clmt_clust+0x42>
 8009578:	2300      	movs	r3, #0
 800957a:	e010      	b.n	800959e <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800957c:	697a      	ldr	r2, [r7, #20]
 800957e:	68bb      	ldr	r3, [r7, #8]
 8009580:	429a      	cmp	r2, r3
 8009582:	d307      	bcc.n	8009594 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8009584:	697a      	ldr	r2, [r7, #20]
 8009586:	68bb      	ldr	r3, [r7, #8]
 8009588:	1ad3      	subs	r3, r2, r3
 800958a:	617b      	str	r3, [r7, #20]
 800958c:	693b      	ldr	r3, [r7, #16]
 800958e:	3304      	adds	r3, #4
 8009590:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8009592:	e7e9      	b.n	8009568 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8009594:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8009596:	693b      	ldr	r3, [r7, #16]
 8009598:	681a      	ldr	r2, [r3, #0]
 800959a:	697b      	ldr	r3, [r7, #20]
 800959c:	4413      	add	r3, r2
}
 800959e:	4618      	mov	r0, r3
 80095a0:	371c      	adds	r7, #28
 80095a2:	46bd      	mov	sp, r7
 80095a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a8:	4770      	bx	lr

080095aa <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80095aa:	b580      	push	{r7, lr}
 80095ac:	b086      	sub	sp, #24
 80095ae:	af00      	add	r7, sp, #0
 80095b0:	6078      	str	r0, [r7, #4]
 80095b2:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80095ba:	683b      	ldr	r3, [r7, #0]
 80095bc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80095c0:	d204      	bcs.n	80095cc <dir_sdi+0x22>
 80095c2:	683b      	ldr	r3, [r7, #0]
 80095c4:	f003 031f 	and.w	r3, r3, #31
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d001      	beq.n	80095d0 <dir_sdi+0x26>
		return FR_INT_ERR;
 80095cc:	2302      	movs	r3, #2
 80095ce:	e071      	b.n	80096b4 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	683a      	ldr	r2, [r7, #0]
 80095d4:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	689b      	ldr	r3, [r3, #8]
 80095da:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80095dc:	697b      	ldr	r3, [r7, #20]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d106      	bne.n	80095f0 <dir_sdi+0x46>
 80095e2:	693b      	ldr	r3, [r7, #16]
 80095e4:	781b      	ldrb	r3, [r3, #0]
 80095e6:	2b02      	cmp	r3, #2
 80095e8:	d902      	bls.n	80095f0 <dir_sdi+0x46>
		clst = fs->dirbase;
 80095ea:	693b      	ldr	r3, [r7, #16]
 80095ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095ee:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80095f0:	697b      	ldr	r3, [r7, #20]
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d10c      	bne.n	8009610 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80095f6:	683b      	ldr	r3, [r7, #0]
 80095f8:	095b      	lsrs	r3, r3, #5
 80095fa:	693a      	ldr	r2, [r7, #16]
 80095fc:	8912      	ldrh	r2, [r2, #8]
 80095fe:	4293      	cmp	r3, r2
 8009600:	d301      	bcc.n	8009606 <dir_sdi+0x5c>
 8009602:	2302      	movs	r3, #2
 8009604:	e056      	b.n	80096b4 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8009606:	693b      	ldr	r3, [r7, #16]
 8009608:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	61da      	str	r2, [r3, #28]
 800960e:	e02d      	b.n	800966c <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8009610:	693b      	ldr	r3, [r7, #16]
 8009612:	895b      	ldrh	r3, [r3, #10]
 8009614:	461a      	mov	r2, r3
 8009616:	693b      	ldr	r3, [r7, #16]
 8009618:	899b      	ldrh	r3, [r3, #12]
 800961a:	fb03 f302 	mul.w	r3, r3, r2
 800961e:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8009620:	e019      	b.n	8009656 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	6979      	ldr	r1, [r7, #20]
 8009626:	4618      	mov	r0, r3
 8009628:	f7ff fca3 	bl	8008f72 <get_fat>
 800962c:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800962e:	697b      	ldr	r3, [r7, #20]
 8009630:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009634:	d101      	bne.n	800963a <dir_sdi+0x90>
 8009636:	2301      	movs	r3, #1
 8009638:	e03c      	b.n	80096b4 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800963a:	697b      	ldr	r3, [r7, #20]
 800963c:	2b01      	cmp	r3, #1
 800963e:	d904      	bls.n	800964a <dir_sdi+0xa0>
 8009640:	693b      	ldr	r3, [r7, #16]
 8009642:	69db      	ldr	r3, [r3, #28]
 8009644:	697a      	ldr	r2, [r7, #20]
 8009646:	429a      	cmp	r2, r3
 8009648:	d301      	bcc.n	800964e <dir_sdi+0xa4>
 800964a:	2302      	movs	r3, #2
 800964c:	e032      	b.n	80096b4 <dir_sdi+0x10a>
			ofs -= csz;
 800964e:	683a      	ldr	r2, [r7, #0]
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	1ad3      	subs	r3, r2, r3
 8009654:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8009656:	683a      	ldr	r2, [r7, #0]
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	429a      	cmp	r2, r3
 800965c:	d2e1      	bcs.n	8009622 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800965e:	6979      	ldr	r1, [r7, #20]
 8009660:	6938      	ldr	r0, [r7, #16]
 8009662:	f7ff fc67 	bl	8008f34 <clust2sect>
 8009666:	4602      	mov	r2, r0
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	697a      	ldr	r2, [r7, #20]
 8009670:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	69db      	ldr	r3, [r3, #28]
 8009676:	2b00      	cmp	r3, #0
 8009678:	d101      	bne.n	800967e <dir_sdi+0xd4>
 800967a:	2302      	movs	r3, #2
 800967c:	e01a      	b.n	80096b4 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	69da      	ldr	r2, [r3, #28]
 8009682:	693b      	ldr	r3, [r7, #16]
 8009684:	899b      	ldrh	r3, [r3, #12]
 8009686:	4619      	mov	r1, r3
 8009688:	683b      	ldr	r3, [r7, #0]
 800968a:	fbb3 f3f1 	udiv	r3, r3, r1
 800968e:	441a      	add	r2, r3
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8009694:	693b      	ldr	r3, [r7, #16]
 8009696:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800969a:	693b      	ldr	r3, [r7, #16]
 800969c:	899b      	ldrh	r3, [r3, #12]
 800969e:	461a      	mov	r2, r3
 80096a0:	683b      	ldr	r3, [r7, #0]
 80096a2:	fbb3 f0f2 	udiv	r0, r3, r2
 80096a6:	fb02 f200 	mul.w	r2, r2, r0
 80096aa:	1a9b      	subs	r3, r3, r2
 80096ac:	18ca      	adds	r2, r1, r3
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80096b2:	2300      	movs	r3, #0
}
 80096b4:	4618      	mov	r0, r3
 80096b6:	3718      	adds	r7, #24
 80096b8:	46bd      	mov	sp, r7
 80096ba:	bd80      	pop	{r7, pc}

080096bc <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80096bc:	b580      	push	{r7, lr}
 80096be:	b086      	sub	sp, #24
 80096c0:	af00      	add	r7, sp, #0
 80096c2:	6078      	str	r0, [r7, #4]
 80096c4:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	695b      	ldr	r3, [r3, #20]
 80096d0:	3320      	adds	r3, #32
 80096d2:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	69db      	ldr	r3, [r3, #28]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d003      	beq.n	80096e4 <dir_next+0x28>
 80096dc:	68bb      	ldr	r3, [r7, #8]
 80096de:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80096e2:	d301      	bcc.n	80096e8 <dir_next+0x2c>
 80096e4:	2304      	movs	r3, #4
 80096e6:	e0bb      	b.n	8009860 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	899b      	ldrh	r3, [r3, #12]
 80096ec:	461a      	mov	r2, r3
 80096ee:	68bb      	ldr	r3, [r7, #8]
 80096f0:	fbb3 f1f2 	udiv	r1, r3, r2
 80096f4:	fb02 f201 	mul.w	r2, r2, r1
 80096f8:	1a9b      	subs	r3, r3, r2
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	f040 809d 	bne.w	800983a <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	69db      	ldr	r3, [r3, #28]
 8009704:	1c5a      	adds	r2, r3, #1
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	699b      	ldr	r3, [r3, #24]
 800970e:	2b00      	cmp	r3, #0
 8009710:	d10b      	bne.n	800972a <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8009712:	68bb      	ldr	r3, [r7, #8]
 8009714:	095b      	lsrs	r3, r3, #5
 8009716:	68fa      	ldr	r2, [r7, #12]
 8009718:	8912      	ldrh	r2, [r2, #8]
 800971a:	4293      	cmp	r3, r2
 800971c:	f0c0 808d 	bcc.w	800983a <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	2200      	movs	r2, #0
 8009724:	61da      	str	r2, [r3, #28]
 8009726:	2304      	movs	r3, #4
 8009728:	e09a      	b.n	8009860 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	899b      	ldrh	r3, [r3, #12]
 800972e:	461a      	mov	r2, r3
 8009730:	68bb      	ldr	r3, [r7, #8]
 8009732:	fbb3 f3f2 	udiv	r3, r3, r2
 8009736:	68fa      	ldr	r2, [r7, #12]
 8009738:	8952      	ldrh	r2, [r2, #10]
 800973a:	3a01      	subs	r2, #1
 800973c:	4013      	ands	r3, r2
 800973e:	2b00      	cmp	r3, #0
 8009740:	d17b      	bne.n	800983a <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8009742:	687a      	ldr	r2, [r7, #4]
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	699b      	ldr	r3, [r3, #24]
 8009748:	4619      	mov	r1, r3
 800974a:	4610      	mov	r0, r2
 800974c:	f7ff fc11 	bl	8008f72 <get_fat>
 8009750:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8009752:	697b      	ldr	r3, [r7, #20]
 8009754:	2b01      	cmp	r3, #1
 8009756:	d801      	bhi.n	800975c <dir_next+0xa0>
 8009758:	2302      	movs	r3, #2
 800975a:	e081      	b.n	8009860 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800975c:	697b      	ldr	r3, [r7, #20]
 800975e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009762:	d101      	bne.n	8009768 <dir_next+0xac>
 8009764:	2301      	movs	r3, #1
 8009766:	e07b      	b.n	8009860 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	69db      	ldr	r3, [r3, #28]
 800976c:	697a      	ldr	r2, [r7, #20]
 800976e:	429a      	cmp	r2, r3
 8009770:	d359      	bcc.n	8009826 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8009772:	683b      	ldr	r3, [r7, #0]
 8009774:	2b00      	cmp	r3, #0
 8009776:	d104      	bne.n	8009782 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	2200      	movs	r2, #0
 800977c:	61da      	str	r2, [r3, #28]
 800977e:	2304      	movs	r3, #4
 8009780:	e06e      	b.n	8009860 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8009782:	687a      	ldr	r2, [r7, #4]
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	699b      	ldr	r3, [r3, #24]
 8009788:	4619      	mov	r1, r3
 800978a:	4610      	mov	r0, r2
 800978c:	f7ff fe3d 	bl	800940a <create_chain>
 8009790:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8009792:	697b      	ldr	r3, [r7, #20]
 8009794:	2b00      	cmp	r3, #0
 8009796:	d101      	bne.n	800979c <dir_next+0xe0>
 8009798:	2307      	movs	r3, #7
 800979a:	e061      	b.n	8009860 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800979c:	697b      	ldr	r3, [r7, #20]
 800979e:	2b01      	cmp	r3, #1
 80097a0:	d101      	bne.n	80097a6 <dir_next+0xea>
 80097a2:	2302      	movs	r3, #2
 80097a4:	e05c      	b.n	8009860 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80097a6:	697b      	ldr	r3, [r7, #20]
 80097a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097ac:	d101      	bne.n	80097b2 <dir_next+0xf6>
 80097ae:	2301      	movs	r3, #1
 80097b0:	e056      	b.n	8009860 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80097b2:	68f8      	ldr	r0, [r7, #12]
 80097b4:	f7ff fadc 	bl	8008d70 <sync_window>
 80097b8:	4603      	mov	r3, r0
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d001      	beq.n	80097c2 <dir_next+0x106>
 80097be:	2301      	movs	r3, #1
 80097c0:	e04e      	b.n	8009860 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	f103 0038 	add.w	r0, r3, #56	; 0x38
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	899b      	ldrh	r3, [r3, #12]
 80097cc:	461a      	mov	r2, r3
 80097ce:	2100      	movs	r1, #0
 80097d0:	f7ff f905 	bl	80089de <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80097d4:	2300      	movs	r3, #0
 80097d6:	613b      	str	r3, [r7, #16]
 80097d8:	6979      	ldr	r1, [r7, #20]
 80097da:	68f8      	ldr	r0, [r7, #12]
 80097dc:	f7ff fbaa 	bl	8008f34 <clust2sect>
 80097e0:	4602      	mov	r2, r0
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	635a      	str	r2, [r3, #52]	; 0x34
 80097e6:	e012      	b.n	800980e <dir_next+0x152>
						fs->wflag = 1;
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	2201      	movs	r2, #1
 80097ec:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80097ee:	68f8      	ldr	r0, [r7, #12]
 80097f0:	f7ff fabe 	bl	8008d70 <sync_window>
 80097f4:	4603      	mov	r3, r0
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d001      	beq.n	80097fe <dir_next+0x142>
 80097fa:	2301      	movs	r3, #1
 80097fc:	e030      	b.n	8009860 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80097fe:	693b      	ldr	r3, [r7, #16]
 8009800:	3301      	adds	r3, #1
 8009802:	613b      	str	r3, [r7, #16]
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009808:	1c5a      	adds	r2, r3, #1
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	635a      	str	r2, [r3, #52]	; 0x34
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	895b      	ldrh	r3, [r3, #10]
 8009812:	461a      	mov	r2, r3
 8009814:	693b      	ldr	r3, [r7, #16]
 8009816:	4293      	cmp	r3, r2
 8009818:	d3e6      	bcc.n	80097e8 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800981e:	693b      	ldr	r3, [r7, #16]
 8009820:	1ad2      	subs	r2, r2, r3
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	697a      	ldr	r2, [r7, #20]
 800982a:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800982c:	6979      	ldr	r1, [r7, #20]
 800982e:	68f8      	ldr	r0, [r7, #12]
 8009830:	f7ff fb80 	bl	8008f34 <clust2sect>
 8009834:	4602      	mov	r2, r0
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	68ba      	ldr	r2, [r7, #8]
 800983e:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	899b      	ldrh	r3, [r3, #12]
 800984a:	461a      	mov	r2, r3
 800984c:	68bb      	ldr	r3, [r7, #8]
 800984e:	fbb3 f0f2 	udiv	r0, r3, r2
 8009852:	fb02 f200 	mul.w	r2, r2, r0
 8009856:	1a9b      	subs	r3, r3, r2
 8009858:	18ca      	adds	r2, r1, r3
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800985e:	2300      	movs	r3, #0
}
 8009860:	4618      	mov	r0, r3
 8009862:	3718      	adds	r7, #24
 8009864:	46bd      	mov	sp, r7
 8009866:	bd80      	pop	{r7, pc}

08009868 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8009868:	b580      	push	{r7, lr}
 800986a:	b086      	sub	sp, #24
 800986c:	af00      	add	r7, sp, #0
 800986e:	6078      	str	r0, [r7, #4]
 8009870:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8009878:	2100      	movs	r1, #0
 800987a:	6878      	ldr	r0, [r7, #4]
 800987c:	f7ff fe95 	bl	80095aa <dir_sdi>
 8009880:	4603      	mov	r3, r0
 8009882:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009884:	7dfb      	ldrb	r3, [r7, #23]
 8009886:	2b00      	cmp	r3, #0
 8009888:	d12b      	bne.n	80098e2 <dir_alloc+0x7a>
		n = 0;
 800988a:	2300      	movs	r3, #0
 800988c:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	69db      	ldr	r3, [r3, #28]
 8009892:	4619      	mov	r1, r3
 8009894:	68f8      	ldr	r0, [r7, #12]
 8009896:	f7ff faaf 	bl	8008df8 <move_window>
 800989a:	4603      	mov	r3, r0
 800989c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800989e:	7dfb      	ldrb	r3, [r7, #23]
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d11d      	bne.n	80098e0 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	6a1b      	ldr	r3, [r3, #32]
 80098a8:	781b      	ldrb	r3, [r3, #0]
 80098aa:	2be5      	cmp	r3, #229	; 0xe5
 80098ac:	d004      	beq.n	80098b8 <dir_alloc+0x50>
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	6a1b      	ldr	r3, [r3, #32]
 80098b2:	781b      	ldrb	r3, [r3, #0]
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d107      	bne.n	80098c8 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80098b8:	693b      	ldr	r3, [r7, #16]
 80098ba:	3301      	adds	r3, #1
 80098bc:	613b      	str	r3, [r7, #16]
 80098be:	693a      	ldr	r2, [r7, #16]
 80098c0:	683b      	ldr	r3, [r7, #0]
 80098c2:	429a      	cmp	r2, r3
 80098c4:	d102      	bne.n	80098cc <dir_alloc+0x64>
 80098c6:	e00c      	b.n	80098e2 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80098c8:	2300      	movs	r3, #0
 80098ca:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80098cc:	2101      	movs	r1, #1
 80098ce:	6878      	ldr	r0, [r7, #4]
 80098d0:	f7ff fef4 	bl	80096bc <dir_next>
 80098d4:	4603      	mov	r3, r0
 80098d6:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80098d8:	7dfb      	ldrb	r3, [r7, #23]
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d0d7      	beq.n	800988e <dir_alloc+0x26>
 80098de:	e000      	b.n	80098e2 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80098e0:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80098e2:	7dfb      	ldrb	r3, [r7, #23]
 80098e4:	2b04      	cmp	r3, #4
 80098e6:	d101      	bne.n	80098ec <dir_alloc+0x84>
 80098e8:	2307      	movs	r3, #7
 80098ea:	75fb      	strb	r3, [r7, #23]
	return res;
 80098ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80098ee:	4618      	mov	r0, r3
 80098f0:	3718      	adds	r7, #24
 80098f2:	46bd      	mov	sp, r7
 80098f4:	bd80      	pop	{r7, pc}

080098f6 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80098f6:	b580      	push	{r7, lr}
 80098f8:	b084      	sub	sp, #16
 80098fa:	af00      	add	r7, sp, #0
 80098fc:	6078      	str	r0, [r7, #4]
 80098fe:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8009900:	683b      	ldr	r3, [r7, #0]
 8009902:	331a      	adds	r3, #26
 8009904:	4618      	mov	r0, r3
 8009906:	f7fe ffc7 	bl	8008898 <ld_word>
 800990a:	4603      	mov	r3, r0
 800990c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	781b      	ldrb	r3, [r3, #0]
 8009912:	2b03      	cmp	r3, #3
 8009914:	d109      	bne.n	800992a <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8009916:	683b      	ldr	r3, [r7, #0]
 8009918:	3314      	adds	r3, #20
 800991a:	4618      	mov	r0, r3
 800991c:	f7fe ffbc 	bl	8008898 <ld_word>
 8009920:	4603      	mov	r3, r0
 8009922:	041b      	lsls	r3, r3, #16
 8009924:	68fa      	ldr	r2, [r7, #12]
 8009926:	4313      	orrs	r3, r2
 8009928:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800992a:	68fb      	ldr	r3, [r7, #12]
}
 800992c:	4618      	mov	r0, r3
 800992e:	3710      	adds	r7, #16
 8009930:	46bd      	mov	sp, r7
 8009932:	bd80      	pop	{r7, pc}

08009934 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8009934:	b580      	push	{r7, lr}
 8009936:	b084      	sub	sp, #16
 8009938:	af00      	add	r7, sp, #0
 800993a:	60f8      	str	r0, [r7, #12]
 800993c:	60b9      	str	r1, [r7, #8]
 800993e:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8009940:	68bb      	ldr	r3, [r7, #8]
 8009942:	331a      	adds	r3, #26
 8009944:	687a      	ldr	r2, [r7, #4]
 8009946:	b292      	uxth	r2, r2
 8009948:	4611      	mov	r1, r2
 800994a:	4618      	mov	r0, r3
 800994c:	f7fe ffdf 	bl	800890e <st_word>
	if (fs->fs_type == FS_FAT32) {
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	781b      	ldrb	r3, [r3, #0]
 8009954:	2b03      	cmp	r3, #3
 8009956:	d109      	bne.n	800996c <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8009958:	68bb      	ldr	r3, [r7, #8]
 800995a:	f103 0214 	add.w	r2, r3, #20
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	0c1b      	lsrs	r3, r3, #16
 8009962:	b29b      	uxth	r3, r3
 8009964:	4619      	mov	r1, r3
 8009966:	4610      	mov	r0, r2
 8009968:	f7fe ffd1 	bl	800890e <st_word>
	}
}
 800996c:	bf00      	nop
 800996e:	3710      	adds	r7, #16
 8009970:	46bd      	mov	sp, r7
 8009972:	bd80      	pop	{r7, pc}

08009974 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8009974:	b590      	push	{r4, r7, lr}
 8009976:	b087      	sub	sp, #28
 8009978:	af00      	add	r7, sp, #0
 800997a:	6078      	str	r0, [r7, #4]
 800997c:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800997e:	683b      	ldr	r3, [r7, #0]
 8009980:	331a      	adds	r3, #26
 8009982:	4618      	mov	r0, r3
 8009984:	f7fe ff88 	bl	8008898 <ld_word>
 8009988:	4603      	mov	r3, r0
 800998a:	2b00      	cmp	r3, #0
 800998c:	d001      	beq.n	8009992 <cmp_lfn+0x1e>
 800998e:	2300      	movs	r3, #0
 8009990:	e059      	b.n	8009a46 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8009992:	683b      	ldr	r3, [r7, #0]
 8009994:	781b      	ldrb	r3, [r3, #0]
 8009996:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800999a:	1e5a      	subs	r2, r3, #1
 800999c:	4613      	mov	r3, r2
 800999e:	005b      	lsls	r3, r3, #1
 80099a0:	4413      	add	r3, r2
 80099a2:	009b      	lsls	r3, r3, #2
 80099a4:	4413      	add	r3, r2
 80099a6:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80099a8:	2301      	movs	r3, #1
 80099aa:	81fb      	strh	r3, [r7, #14]
 80099ac:	2300      	movs	r3, #0
 80099ae:	613b      	str	r3, [r7, #16]
 80099b0:	e033      	b.n	8009a1a <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 80099b2:	4a27      	ldr	r2, [pc, #156]	; (8009a50 <cmp_lfn+0xdc>)
 80099b4:	693b      	ldr	r3, [r7, #16]
 80099b6:	4413      	add	r3, r2
 80099b8:	781b      	ldrb	r3, [r3, #0]
 80099ba:	461a      	mov	r2, r3
 80099bc:	683b      	ldr	r3, [r7, #0]
 80099be:	4413      	add	r3, r2
 80099c0:	4618      	mov	r0, r3
 80099c2:	f7fe ff69 	bl	8008898 <ld_word>
 80099c6:	4603      	mov	r3, r0
 80099c8:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 80099ca:	89fb      	ldrh	r3, [r7, #14]
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d01a      	beq.n	8009a06 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 80099d0:	697b      	ldr	r3, [r7, #20]
 80099d2:	2bfe      	cmp	r3, #254	; 0xfe
 80099d4:	d812      	bhi.n	80099fc <cmp_lfn+0x88>
 80099d6:	89bb      	ldrh	r3, [r7, #12]
 80099d8:	4618      	mov	r0, r3
 80099da:	f002 f80f 	bl	800b9fc <ff_wtoupper>
 80099de:	4603      	mov	r3, r0
 80099e0:	461c      	mov	r4, r3
 80099e2:	697b      	ldr	r3, [r7, #20]
 80099e4:	1c5a      	adds	r2, r3, #1
 80099e6:	617a      	str	r2, [r7, #20]
 80099e8:	005b      	lsls	r3, r3, #1
 80099ea:	687a      	ldr	r2, [r7, #4]
 80099ec:	4413      	add	r3, r2
 80099ee:	881b      	ldrh	r3, [r3, #0]
 80099f0:	4618      	mov	r0, r3
 80099f2:	f002 f803 	bl	800b9fc <ff_wtoupper>
 80099f6:	4603      	mov	r3, r0
 80099f8:	429c      	cmp	r4, r3
 80099fa:	d001      	beq.n	8009a00 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 80099fc:	2300      	movs	r3, #0
 80099fe:	e022      	b.n	8009a46 <cmp_lfn+0xd2>
			}
			wc = uc;
 8009a00:	89bb      	ldrh	r3, [r7, #12]
 8009a02:	81fb      	strh	r3, [r7, #14]
 8009a04:	e006      	b.n	8009a14 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8009a06:	89bb      	ldrh	r3, [r7, #12]
 8009a08:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009a0c:	4293      	cmp	r3, r2
 8009a0e:	d001      	beq.n	8009a14 <cmp_lfn+0xa0>
 8009a10:	2300      	movs	r3, #0
 8009a12:	e018      	b.n	8009a46 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8009a14:	693b      	ldr	r3, [r7, #16]
 8009a16:	3301      	adds	r3, #1
 8009a18:	613b      	str	r3, [r7, #16]
 8009a1a:	693b      	ldr	r3, [r7, #16]
 8009a1c:	2b0c      	cmp	r3, #12
 8009a1e:	d9c8      	bls.n	80099b2 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8009a20:	683b      	ldr	r3, [r7, #0]
 8009a22:	781b      	ldrb	r3, [r3, #0]
 8009a24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d00b      	beq.n	8009a44 <cmp_lfn+0xd0>
 8009a2c:	89fb      	ldrh	r3, [r7, #14]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d008      	beq.n	8009a44 <cmp_lfn+0xd0>
 8009a32:	697b      	ldr	r3, [r7, #20]
 8009a34:	005b      	lsls	r3, r3, #1
 8009a36:	687a      	ldr	r2, [r7, #4]
 8009a38:	4413      	add	r3, r2
 8009a3a:	881b      	ldrh	r3, [r3, #0]
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d001      	beq.n	8009a44 <cmp_lfn+0xd0>
 8009a40:	2300      	movs	r3, #0
 8009a42:	e000      	b.n	8009a46 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8009a44:	2301      	movs	r3, #1
}
 8009a46:	4618      	mov	r0, r3
 8009a48:	371c      	adds	r7, #28
 8009a4a:	46bd      	mov	sp, r7
 8009a4c:	bd90      	pop	{r4, r7, pc}
 8009a4e:	bf00      	nop
 8009a50:	0800e860 	.word	0x0800e860

08009a54 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8009a54:	b580      	push	{r7, lr}
 8009a56:	b088      	sub	sp, #32
 8009a58:	af00      	add	r7, sp, #0
 8009a5a:	60f8      	str	r0, [r7, #12]
 8009a5c:	60b9      	str	r1, [r7, #8]
 8009a5e:	4611      	mov	r1, r2
 8009a60:	461a      	mov	r2, r3
 8009a62:	460b      	mov	r3, r1
 8009a64:	71fb      	strb	r3, [r7, #7]
 8009a66:	4613      	mov	r3, r2
 8009a68:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8009a6a:	68bb      	ldr	r3, [r7, #8]
 8009a6c:	330d      	adds	r3, #13
 8009a6e:	79ba      	ldrb	r2, [r7, #6]
 8009a70:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8009a72:	68bb      	ldr	r3, [r7, #8]
 8009a74:	330b      	adds	r3, #11
 8009a76:	220f      	movs	r2, #15
 8009a78:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8009a7a:	68bb      	ldr	r3, [r7, #8]
 8009a7c:	330c      	adds	r3, #12
 8009a7e:	2200      	movs	r2, #0
 8009a80:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8009a82:	68bb      	ldr	r3, [r7, #8]
 8009a84:	331a      	adds	r3, #26
 8009a86:	2100      	movs	r1, #0
 8009a88:	4618      	mov	r0, r3
 8009a8a:	f7fe ff40 	bl	800890e <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8009a8e:	79fb      	ldrb	r3, [r7, #7]
 8009a90:	1e5a      	subs	r2, r3, #1
 8009a92:	4613      	mov	r3, r2
 8009a94:	005b      	lsls	r3, r3, #1
 8009a96:	4413      	add	r3, r2
 8009a98:	009b      	lsls	r3, r3, #2
 8009a9a:	4413      	add	r3, r2
 8009a9c:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	82fb      	strh	r3, [r7, #22]
 8009aa2:	2300      	movs	r3, #0
 8009aa4:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8009aa6:	8afb      	ldrh	r3, [r7, #22]
 8009aa8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009aac:	4293      	cmp	r3, r2
 8009aae:	d007      	beq.n	8009ac0 <put_lfn+0x6c>
 8009ab0:	69fb      	ldr	r3, [r7, #28]
 8009ab2:	1c5a      	adds	r2, r3, #1
 8009ab4:	61fa      	str	r2, [r7, #28]
 8009ab6:	005b      	lsls	r3, r3, #1
 8009ab8:	68fa      	ldr	r2, [r7, #12]
 8009aba:	4413      	add	r3, r2
 8009abc:	881b      	ldrh	r3, [r3, #0]
 8009abe:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8009ac0:	4a17      	ldr	r2, [pc, #92]	; (8009b20 <put_lfn+0xcc>)
 8009ac2:	69bb      	ldr	r3, [r7, #24]
 8009ac4:	4413      	add	r3, r2
 8009ac6:	781b      	ldrb	r3, [r3, #0]
 8009ac8:	461a      	mov	r2, r3
 8009aca:	68bb      	ldr	r3, [r7, #8]
 8009acc:	4413      	add	r3, r2
 8009ace:	8afa      	ldrh	r2, [r7, #22]
 8009ad0:	4611      	mov	r1, r2
 8009ad2:	4618      	mov	r0, r3
 8009ad4:	f7fe ff1b 	bl	800890e <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8009ad8:	8afb      	ldrh	r3, [r7, #22]
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d102      	bne.n	8009ae4 <put_lfn+0x90>
 8009ade:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009ae2:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8009ae4:	69bb      	ldr	r3, [r7, #24]
 8009ae6:	3301      	adds	r3, #1
 8009ae8:	61bb      	str	r3, [r7, #24]
 8009aea:	69bb      	ldr	r3, [r7, #24]
 8009aec:	2b0c      	cmp	r3, #12
 8009aee:	d9da      	bls.n	8009aa6 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8009af0:	8afb      	ldrh	r3, [r7, #22]
 8009af2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009af6:	4293      	cmp	r3, r2
 8009af8:	d006      	beq.n	8009b08 <put_lfn+0xb4>
 8009afa:	69fb      	ldr	r3, [r7, #28]
 8009afc:	005b      	lsls	r3, r3, #1
 8009afe:	68fa      	ldr	r2, [r7, #12]
 8009b00:	4413      	add	r3, r2
 8009b02:	881b      	ldrh	r3, [r3, #0]
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d103      	bne.n	8009b10 <put_lfn+0xbc>
 8009b08:	79fb      	ldrb	r3, [r7, #7]
 8009b0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009b0e:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8009b10:	68bb      	ldr	r3, [r7, #8]
 8009b12:	79fa      	ldrb	r2, [r7, #7]
 8009b14:	701a      	strb	r2, [r3, #0]
}
 8009b16:	bf00      	nop
 8009b18:	3720      	adds	r7, #32
 8009b1a:	46bd      	mov	sp, r7
 8009b1c:	bd80      	pop	{r7, pc}
 8009b1e:	bf00      	nop
 8009b20:	0800e860 	.word	0x0800e860

08009b24 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8009b24:	b580      	push	{r7, lr}
 8009b26:	b08c      	sub	sp, #48	; 0x30
 8009b28:	af00      	add	r7, sp, #0
 8009b2a:	60f8      	str	r0, [r7, #12]
 8009b2c:	60b9      	str	r1, [r7, #8]
 8009b2e:	607a      	str	r2, [r7, #4]
 8009b30:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8009b32:	220b      	movs	r2, #11
 8009b34:	68b9      	ldr	r1, [r7, #8]
 8009b36:	68f8      	ldr	r0, [r7, #12]
 8009b38:	f7fe ff30 	bl	800899c <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8009b3c:	683b      	ldr	r3, [r7, #0]
 8009b3e:	2b05      	cmp	r3, #5
 8009b40:	d92b      	bls.n	8009b9a <gen_numname+0x76>
		sr = seq;
 8009b42:	683b      	ldr	r3, [r7, #0]
 8009b44:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8009b46:	e022      	b.n	8009b8e <gen_numname+0x6a>
			wc = *lfn++;
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	1c9a      	adds	r2, r3, #2
 8009b4c:	607a      	str	r2, [r7, #4]
 8009b4e:	881b      	ldrh	r3, [r3, #0]
 8009b50:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 8009b52:	2300      	movs	r3, #0
 8009b54:	62bb      	str	r3, [r7, #40]	; 0x28
 8009b56:	e017      	b.n	8009b88 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8009b58:	69fb      	ldr	r3, [r7, #28]
 8009b5a:	005a      	lsls	r2, r3, #1
 8009b5c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8009b5e:	f003 0301 	and.w	r3, r3, #1
 8009b62:	4413      	add	r3, r2
 8009b64:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8009b66:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8009b68:	085b      	lsrs	r3, r3, #1
 8009b6a:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8009b6c:	69fb      	ldr	r3, [r7, #28]
 8009b6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d005      	beq.n	8009b82 <gen_numname+0x5e>
 8009b76:	69fb      	ldr	r3, [r7, #28]
 8009b78:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 8009b7c:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 8009b80:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8009b82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b84:	3301      	adds	r3, #1
 8009b86:	62bb      	str	r3, [r7, #40]	; 0x28
 8009b88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b8a:	2b0f      	cmp	r3, #15
 8009b8c:	d9e4      	bls.n	8009b58 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	881b      	ldrh	r3, [r3, #0]
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d1d8      	bne.n	8009b48 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8009b96:	69fb      	ldr	r3, [r7, #28]
 8009b98:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8009b9a:	2307      	movs	r3, #7
 8009b9c:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8009b9e:	683b      	ldr	r3, [r7, #0]
 8009ba0:	b2db      	uxtb	r3, r3
 8009ba2:	f003 030f 	and.w	r3, r3, #15
 8009ba6:	b2db      	uxtb	r3, r3
 8009ba8:	3330      	adds	r3, #48	; 0x30
 8009baa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 8009bae:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009bb2:	2b39      	cmp	r3, #57	; 0x39
 8009bb4:	d904      	bls.n	8009bc0 <gen_numname+0x9c>
 8009bb6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009bba:	3307      	adds	r3, #7
 8009bbc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 8009bc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bc2:	1e5a      	subs	r2, r3, #1
 8009bc4:	62ba      	str	r2, [r7, #40]	; 0x28
 8009bc6:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8009bca:	4413      	add	r3, r2
 8009bcc:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8009bd0:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8009bd4:	683b      	ldr	r3, [r7, #0]
 8009bd6:	091b      	lsrs	r3, r3, #4
 8009bd8:	603b      	str	r3, [r7, #0]
	} while (seq);
 8009bda:	683b      	ldr	r3, [r7, #0]
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d1de      	bne.n	8009b9e <gen_numname+0x7a>
	ns[i] = '~';
 8009be0:	f107 0214 	add.w	r2, r7, #20
 8009be4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009be6:	4413      	add	r3, r2
 8009be8:	227e      	movs	r2, #126	; 0x7e
 8009bea:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8009bec:	2300      	movs	r3, #0
 8009bee:	627b      	str	r3, [r7, #36]	; 0x24
 8009bf0:	e002      	b.n	8009bf8 <gen_numname+0xd4>
 8009bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bf4:	3301      	adds	r3, #1
 8009bf6:	627b      	str	r3, [r7, #36]	; 0x24
 8009bf8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009bfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bfc:	429a      	cmp	r2, r3
 8009bfe:	d205      	bcs.n	8009c0c <gen_numname+0xe8>
 8009c00:	68fa      	ldr	r2, [r7, #12]
 8009c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c04:	4413      	add	r3, r2
 8009c06:	781b      	ldrb	r3, [r3, #0]
 8009c08:	2b20      	cmp	r3, #32
 8009c0a:	d1f2      	bne.n	8009bf2 <gen_numname+0xce>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8009c0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c0e:	2b07      	cmp	r3, #7
 8009c10:	d808      	bhi.n	8009c24 <gen_numname+0x100>
 8009c12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c14:	1c5a      	adds	r2, r3, #1
 8009c16:	62ba      	str	r2, [r7, #40]	; 0x28
 8009c18:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8009c1c:	4413      	add	r3, r2
 8009c1e:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8009c22:	e000      	b.n	8009c26 <gen_numname+0x102>
 8009c24:	2120      	movs	r1, #32
 8009c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c28:	1c5a      	adds	r2, r3, #1
 8009c2a:	627a      	str	r2, [r7, #36]	; 0x24
 8009c2c:	68fa      	ldr	r2, [r7, #12]
 8009c2e:	4413      	add	r3, r2
 8009c30:	460a      	mov	r2, r1
 8009c32:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8009c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c36:	2b07      	cmp	r3, #7
 8009c38:	d9e8      	bls.n	8009c0c <gen_numname+0xe8>
}
 8009c3a:	bf00      	nop
 8009c3c:	3730      	adds	r7, #48	; 0x30
 8009c3e:	46bd      	mov	sp, r7
 8009c40:	bd80      	pop	{r7, pc}

08009c42 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8009c42:	b480      	push	{r7}
 8009c44:	b085      	sub	sp, #20
 8009c46:	af00      	add	r7, sp, #0
 8009c48:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8009c4e:	230b      	movs	r3, #11
 8009c50:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8009c52:	7bfb      	ldrb	r3, [r7, #15]
 8009c54:	b2da      	uxtb	r2, r3
 8009c56:	0852      	lsrs	r2, r2, #1
 8009c58:	01db      	lsls	r3, r3, #7
 8009c5a:	4313      	orrs	r3, r2
 8009c5c:	b2da      	uxtb	r2, r3
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	1c59      	adds	r1, r3, #1
 8009c62:	6079      	str	r1, [r7, #4]
 8009c64:	781b      	ldrb	r3, [r3, #0]
 8009c66:	4413      	add	r3, r2
 8009c68:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8009c6a:	68bb      	ldr	r3, [r7, #8]
 8009c6c:	3b01      	subs	r3, #1
 8009c6e:	60bb      	str	r3, [r7, #8]
 8009c70:	68bb      	ldr	r3, [r7, #8]
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d1ed      	bne.n	8009c52 <sum_sfn+0x10>
	return sum;
 8009c76:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c78:	4618      	mov	r0, r3
 8009c7a:	3714      	adds	r7, #20
 8009c7c:	46bd      	mov	sp, r7
 8009c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c82:	4770      	bx	lr

08009c84 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8009c84:	b580      	push	{r7, lr}
 8009c86:	b086      	sub	sp, #24
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8009c92:	2100      	movs	r1, #0
 8009c94:	6878      	ldr	r0, [r7, #4]
 8009c96:	f7ff fc88 	bl	80095aa <dir_sdi>
 8009c9a:	4603      	mov	r3, r0
 8009c9c:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8009c9e:	7dfb      	ldrb	r3, [r7, #23]
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d001      	beq.n	8009ca8 <dir_find+0x24>
 8009ca4:	7dfb      	ldrb	r3, [r7, #23]
 8009ca6:	e0a9      	b.n	8009dfc <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8009ca8:	23ff      	movs	r3, #255	; 0xff
 8009caa:	753b      	strb	r3, [r7, #20]
 8009cac:	7d3b      	ldrb	r3, [r7, #20]
 8009cae:	757b      	strb	r3, [r7, #21]
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	f04f 32ff 	mov.w	r2, #4294967295
 8009cb6:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	69db      	ldr	r3, [r3, #28]
 8009cbc:	4619      	mov	r1, r3
 8009cbe:	6938      	ldr	r0, [r7, #16]
 8009cc0:	f7ff f89a 	bl	8008df8 <move_window>
 8009cc4:	4603      	mov	r3, r0
 8009cc6:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8009cc8:	7dfb      	ldrb	r3, [r7, #23]
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	f040 8090 	bne.w	8009df0 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	6a1b      	ldr	r3, [r3, #32]
 8009cd4:	781b      	ldrb	r3, [r3, #0]
 8009cd6:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8009cd8:	7dbb      	ldrb	r3, [r7, #22]
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d102      	bne.n	8009ce4 <dir_find+0x60>
 8009cde:	2304      	movs	r3, #4
 8009ce0:	75fb      	strb	r3, [r7, #23]
 8009ce2:	e08a      	b.n	8009dfa <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	6a1b      	ldr	r3, [r3, #32]
 8009ce8:	330b      	adds	r3, #11
 8009cea:	781b      	ldrb	r3, [r3, #0]
 8009cec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009cf0:	73fb      	strb	r3, [r7, #15]
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	7bfa      	ldrb	r2, [r7, #15]
 8009cf6:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8009cf8:	7dbb      	ldrb	r3, [r7, #22]
 8009cfa:	2be5      	cmp	r3, #229	; 0xe5
 8009cfc:	d007      	beq.n	8009d0e <dir_find+0x8a>
 8009cfe:	7bfb      	ldrb	r3, [r7, #15]
 8009d00:	f003 0308 	and.w	r3, r3, #8
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d009      	beq.n	8009d1c <dir_find+0x98>
 8009d08:	7bfb      	ldrb	r3, [r7, #15]
 8009d0a:	2b0f      	cmp	r3, #15
 8009d0c:	d006      	beq.n	8009d1c <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8009d0e:	23ff      	movs	r3, #255	; 0xff
 8009d10:	757b      	strb	r3, [r7, #21]
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	f04f 32ff 	mov.w	r2, #4294967295
 8009d18:	631a      	str	r2, [r3, #48]	; 0x30
 8009d1a:	e05e      	b.n	8009dda <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8009d1c:	7bfb      	ldrb	r3, [r7, #15]
 8009d1e:	2b0f      	cmp	r3, #15
 8009d20:	d136      	bne.n	8009d90 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8009d28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d154      	bne.n	8009dda <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8009d30:	7dbb      	ldrb	r3, [r7, #22]
 8009d32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d00d      	beq.n	8009d56 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	6a1b      	ldr	r3, [r3, #32]
 8009d3e:	7b5b      	ldrb	r3, [r3, #13]
 8009d40:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8009d42:	7dbb      	ldrb	r3, [r7, #22]
 8009d44:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009d48:	75bb      	strb	r3, [r7, #22]
 8009d4a:	7dbb      	ldrb	r3, [r7, #22]
 8009d4c:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	695a      	ldr	r2, [r3, #20]
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8009d56:	7dba      	ldrb	r2, [r7, #22]
 8009d58:	7d7b      	ldrb	r3, [r7, #21]
 8009d5a:	429a      	cmp	r2, r3
 8009d5c:	d115      	bne.n	8009d8a <dir_find+0x106>
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	6a1b      	ldr	r3, [r3, #32]
 8009d62:	330d      	adds	r3, #13
 8009d64:	781b      	ldrb	r3, [r3, #0]
 8009d66:	7d3a      	ldrb	r2, [r7, #20]
 8009d68:	429a      	cmp	r2, r3
 8009d6a:	d10e      	bne.n	8009d8a <dir_find+0x106>
 8009d6c:	693b      	ldr	r3, [r7, #16]
 8009d6e:	691a      	ldr	r2, [r3, #16]
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	6a1b      	ldr	r3, [r3, #32]
 8009d74:	4619      	mov	r1, r3
 8009d76:	4610      	mov	r0, r2
 8009d78:	f7ff fdfc 	bl	8009974 <cmp_lfn>
 8009d7c:	4603      	mov	r3, r0
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d003      	beq.n	8009d8a <dir_find+0x106>
 8009d82:	7d7b      	ldrb	r3, [r7, #21]
 8009d84:	3b01      	subs	r3, #1
 8009d86:	b2db      	uxtb	r3, r3
 8009d88:	e000      	b.n	8009d8c <dir_find+0x108>
 8009d8a:	23ff      	movs	r3, #255	; 0xff
 8009d8c:	757b      	strb	r3, [r7, #21]
 8009d8e:	e024      	b.n	8009dda <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8009d90:	7d7b      	ldrb	r3, [r7, #21]
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d109      	bne.n	8009daa <dir_find+0x126>
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	6a1b      	ldr	r3, [r3, #32]
 8009d9a:	4618      	mov	r0, r3
 8009d9c:	f7ff ff51 	bl	8009c42 <sum_sfn>
 8009da0:	4603      	mov	r3, r0
 8009da2:	461a      	mov	r2, r3
 8009da4:	7d3b      	ldrb	r3, [r7, #20]
 8009da6:	4293      	cmp	r3, r2
 8009da8:	d024      	beq.n	8009df4 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8009db0:	f003 0301 	and.w	r3, r3, #1
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d10a      	bne.n	8009dce <dir_find+0x14a>
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	6a18      	ldr	r0, [r3, #32]
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	3324      	adds	r3, #36	; 0x24
 8009dc0:	220b      	movs	r2, #11
 8009dc2:	4619      	mov	r1, r3
 8009dc4:	f7fe fe25 	bl	8008a12 <mem_cmp>
 8009dc8:	4603      	mov	r3, r0
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d014      	beq.n	8009df8 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8009dce:	23ff      	movs	r3, #255	; 0xff
 8009dd0:	757b      	strb	r3, [r7, #21]
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	f04f 32ff 	mov.w	r2, #4294967295
 8009dd8:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8009dda:	2100      	movs	r1, #0
 8009ddc:	6878      	ldr	r0, [r7, #4]
 8009dde:	f7ff fc6d 	bl	80096bc <dir_next>
 8009de2:	4603      	mov	r3, r0
 8009de4:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8009de6:	7dfb      	ldrb	r3, [r7, #23]
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	f43f af65 	beq.w	8009cb8 <dir_find+0x34>
 8009dee:	e004      	b.n	8009dfa <dir_find+0x176>
		if (res != FR_OK) break;
 8009df0:	bf00      	nop
 8009df2:	e002      	b.n	8009dfa <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8009df4:	bf00      	nop
 8009df6:	e000      	b.n	8009dfa <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8009df8:	bf00      	nop

	return res;
 8009dfa:	7dfb      	ldrb	r3, [r7, #23]
}
 8009dfc:	4618      	mov	r0, r3
 8009dfe:	3718      	adds	r7, #24
 8009e00:	46bd      	mov	sp, r7
 8009e02:	bd80      	pop	{r7, pc}

08009e04 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8009e04:	b580      	push	{r7, lr}
 8009e06:	b08c      	sub	sp, #48	; 0x30
 8009e08:	af00      	add	r7, sp, #0
 8009e0a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8009e18:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d001      	beq.n	8009e24 <dir_register+0x20>
 8009e20:	2306      	movs	r3, #6
 8009e22:	e0e0      	b.n	8009fe6 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8009e24:	2300      	movs	r3, #0
 8009e26:	627b      	str	r3, [r7, #36]	; 0x24
 8009e28:	e002      	b.n	8009e30 <dir_register+0x2c>
 8009e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e2c:	3301      	adds	r3, #1
 8009e2e:	627b      	str	r3, [r7, #36]	; 0x24
 8009e30:	69fb      	ldr	r3, [r7, #28]
 8009e32:	691a      	ldr	r2, [r3, #16]
 8009e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e36:	005b      	lsls	r3, r3, #1
 8009e38:	4413      	add	r3, r2
 8009e3a:	881b      	ldrh	r3, [r3, #0]
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d1f4      	bne.n	8009e2a <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8009e46:	f107 030c 	add.w	r3, r7, #12
 8009e4a:	220c      	movs	r2, #12
 8009e4c:	4618      	mov	r0, r3
 8009e4e:	f7fe fda5 	bl	800899c <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8009e52:	7dfb      	ldrb	r3, [r7, #23]
 8009e54:	f003 0301 	and.w	r3, r3, #1
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d032      	beq.n	8009ec2 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	2240      	movs	r2, #64	; 0x40
 8009e60:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 8009e64:	2301      	movs	r3, #1
 8009e66:	62bb      	str	r3, [r7, #40]	; 0x28
 8009e68:	e016      	b.n	8009e98 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	f103 0024 	add.w	r0, r3, #36	; 0x24
 8009e70:	69fb      	ldr	r3, [r7, #28]
 8009e72:	691a      	ldr	r2, [r3, #16]
 8009e74:	f107 010c 	add.w	r1, r7, #12
 8009e78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e7a:	f7ff fe53 	bl	8009b24 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8009e7e:	6878      	ldr	r0, [r7, #4]
 8009e80:	f7ff ff00 	bl	8009c84 <dir_find>
 8009e84:	4603      	mov	r3, r0
 8009e86:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 8009e8a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d106      	bne.n	8009ea0 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8009e92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e94:	3301      	adds	r3, #1
 8009e96:	62bb      	str	r3, [r7, #40]	; 0x28
 8009e98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e9a:	2b63      	cmp	r3, #99	; 0x63
 8009e9c:	d9e5      	bls.n	8009e6a <dir_register+0x66>
 8009e9e:	e000      	b.n	8009ea2 <dir_register+0x9e>
			if (res != FR_OK) break;
 8009ea0:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8009ea2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ea4:	2b64      	cmp	r3, #100	; 0x64
 8009ea6:	d101      	bne.n	8009eac <dir_register+0xa8>
 8009ea8:	2307      	movs	r3, #7
 8009eaa:	e09c      	b.n	8009fe6 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8009eac:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009eb0:	2b04      	cmp	r3, #4
 8009eb2:	d002      	beq.n	8009eba <dir_register+0xb6>
 8009eb4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009eb8:	e095      	b.n	8009fe6 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8009eba:	7dfa      	ldrb	r2, [r7, #23]
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8009ec2:	7dfb      	ldrb	r3, [r7, #23]
 8009ec4:	f003 0302 	and.w	r3, r3, #2
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d007      	beq.n	8009edc <dir_register+0xd8>
 8009ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ece:	330c      	adds	r3, #12
 8009ed0:	4a47      	ldr	r2, [pc, #284]	; (8009ff0 <dir_register+0x1ec>)
 8009ed2:	fba2 2303 	umull	r2, r3, r2, r3
 8009ed6:	089b      	lsrs	r3, r3, #2
 8009ed8:	3301      	adds	r3, #1
 8009eda:	e000      	b.n	8009ede <dir_register+0xda>
 8009edc:	2301      	movs	r3, #1
 8009ede:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8009ee0:	6a39      	ldr	r1, [r7, #32]
 8009ee2:	6878      	ldr	r0, [r7, #4]
 8009ee4:	f7ff fcc0 	bl	8009868 <dir_alloc>
 8009ee8:	4603      	mov	r3, r0
 8009eea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8009eee:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d148      	bne.n	8009f88 <dir_register+0x184>
 8009ef6:	6a3b      	ldr	r3, [r7, #32]
 8009ef8:	3b01      	subs	r3, #1
 8009efa:	623b      	str	r3, [r7, #32]
 8009efc:	6a3b      	ldr	r3, [r7, #32]
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d042      	beq.n	8009f88 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	695a      	ldr	r2, [r3, #20]
 8009f06:	6a3b      	ldr	r3, [r7, #32]
 8009f08:	015b      	lsls	r3, r3, #5
 8009f0a:	1ad3      	subs	r3, r2, r3
 8009f0c:	4619      	mov	r1, r3
 8009f0e:	6878      	ldr	r0, [r7, #4]
 8009f10:	f7ff fb4b 	bl	80095aa <dir_sdi>
 8009f14:	4603      	mov	r3, r0
 8009f16:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8009f1a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d132      	bne.n	8009f88 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	3324      	adds	r3, #36	; 0x24
 8009f26:	4618      	mov	r0, r3
 8009f28:	f7ff fe8b 	bl	8009c42 <sum_sfn>
 8009f2c:	4603      	mov	r3, r0
 8009f2e:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	69db      	ldr	r3, [r3, #28]
 8009f34:	4619      	mov	r1, r3
 8009f36:	69f8      	ldr	r0, [r7, #28]
 8009f38:	f7fe ff5e 	bl	8008df8 <move_window>
 8009f3c:	4603      	mov	r3, r0
 8009f3e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 8009f42:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d11d      	bne.n	8009f86 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8009f4a:	69fb      	ldr	r3, [r7, #28]
 8009f4c:	6918      	ldr	r0, [r3, #16]
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	6a19      	ldr	r1, [r3, #32]
 8009f52:	6a3b      	ldr	r3, [r7, #32]
 8009f54:	b2da      	uxtb	r2, r3
 8009f56:	7efb      	ldrb	r3, [r7, #27]
 8009f58:	f7ff fd7c 	bl	8009a54 <put_lfn>
				fs->wflag = 1;
 8009f5c:	69fb      	ldr	r3, [r7, #28]
 8009f5e:	2201      	movs	r2, #1
 8009f60:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8009f62:	2100      	movs	r1, #0
 8009f64:	6878      	ldr	r0, [r7, #4]
 8009f66:	f7ff fba9 	bl	80096bc <dir_next>
 8009f6a:	4603      	mov	r3, r0
 8009f6c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 8009f70:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d107      	bne.n	8009f88 <dir_register+0x184>
 8009f78:	6a3b      	ldr	r3, [r7, #32]
 8009f7a:	3b01      	subs	r3, #1
 8009f7c:	623b      	str	r3, [r7, #32]
 8009f7e:	6a3b      	ldr	r3, [r7, #32]
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d1d5      	bne.n	8009f30 <dir_register+0x12c>
 8009f84:	e000      	b.n	8009f88 <dir_register+0x184>
				if (res != FR_OK) break;
 8009f86:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8009f88:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d128      	bne.n	8009fe2 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	69db      	ldr	r3, [r3, #28]
 8009f94:	4619      	mov	r1, r3
 8009f96:	69f8      	ldr	r0, [r7, #28]
 8009f98:	f7fe ff2e 	bl	8008df8 <move_window>
 8009f9c:	4603      	mov	r3, r0
 8009f9e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8009fa2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d11b      	bne.n	8009fe2 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	6a1b      	ldr	r3, [r3, #32]
 8009fae:	2220      	movs	r2, #32
 8009fb0:	2100      	movs	r1, #0
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	f7fe fd13 	bl	80089de <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	6a18      	ldr	r0, [r3, #32]
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	3324      	adds	r3, #36	; 0x24
 8009fc0:	220b      	movs	r2, #11
 8009fc2:	4619      	mov	r1, r3
 8009fc4:	f7fe fcea 	bl	800899c <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	6a1b      	ldr	r3, [r3, #32]
 8009fd2:	330c      	adds	r3, #12
 8009fd4:	f002 0218 	and.w	r2, r2, #24
 8009fd8:	b2d2      	uxtb	r2, r2
 8009fda:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8009fdc:	69fb      	ldr	r3, [r7, #28]
 8009fde:	2201      	movs	r2, #1
 8009fe0:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8009fe2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8009fe6:	4618      	mov	r0, r3
 8009fe8:	3730      	adds	r7, #48	; 0x30
 8009fea:	46bd      	mov	sp, r7
 8009fec:	bd80      	pop	{r7, pc}
 8009fee:	bf00      	nop
 8009ff0:	4ec4ec4f 	.word	0x4ec4ec4f

08009ff4 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8009ff4:	b580      	push	{r7, lr}
 8009ff6:	b08a      	sub	sp, #40	; 0x28
 8009ff8:	af00      	add	r7, sp, #0
 8009ffa:	6078      	str	r0, [r7, #4]
 8009ffc:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8009ffe:	683b      	ldr	r3, [r7, #0]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	613b      	str	r3, [r7, #16]
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	691b      	ldr	r3, [r3, #16]
 800a00a:	60fb      	str	r3, [r7, #12]
 800a00c:	2300      	movs	r3, #0
 800a00e:	617b      	str	r3, [r7, #20]
 800a010:	697b      	ldr	r3, [r7, #20]
 800a012:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800a014:	69bb      	ldr	r3, [r7, #24]
 800a016:	1c5a      	adds	r2, r3, #1
 800a018:	61ba      	str	r2, [r7, #24]
 800a01a:	693a      	ldr	r2, [r7, #16]
 800a01c:	4413      	add	r3, r2
 800a01e:	781b      	ldrb	r3, [r3, #0]
 800a020:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800a022:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a024:	2b1f      	cmp	r3, #31
 800a026:	d940      	bls.n	800a0aa <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800a028:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a02a:	2b2f      	cmp	r3, #47	; 0x2f
 800a02c:	d006      	beq.n	800a03c <create_name+0x48>
 800a02e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a030:	2b5c      	cmp	r3, #92	; 0x5c
 800a032:	d110      	bne.n	800a056 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800a034:	e002      	b.n	800a03c <create_name+0x48>
 800a036:	69bb      	ldr	r3, [r7, #24]
 800a038:	3301      	adds	r3, #1
 800a03a:	61bb      	str	r3, [r7, #24]
 800a03c:	693a      	ldr	r2, [r7, #16]
 800a03e:	69bb      	ldr	r3, [r7, #24]
 800a040:	4413      	add	r3, r2
 800a042:	781b      	ldrb	r3, [r3, #0]
 800a044:	2b2f      	cmp	r3, #47	; 0x2f
 800a046:	d0f6      	beq.n	800a036 <create_name+0x42>
 800a048:	693a      	ldr	r2, [r7, #16]
 800a04a:	69bb      	ldr	r3, [r7, #24]
 800a04c:	4413      	add	r3, r2
 800a04e:	781b      	ldrb	r3, [r3, #0]
 800a050:	2b5c      	cmp	r3, #92	; 0x5c
 800a052:	d0f0      	beq.n	800a036 <create_name+0x42>
			break;
 800a054:	e02a      	b.n	800a0ac <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800a056:	697b      	ldr	r3, [r7, #20]
 800a058:	2bfe      	cmp	r3, #254	; 0xfe
 800a05a:	d901      	bls.n	800a060 <create_name+0x6c>
 800a05c:	2306      	movs	r3, #6
 800a05e:	e177      	b.n	800a350 <create_name+0x35c>
#if !_LFN_UNICODE
		w &= 0xFF;
 800a060:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a062:	b2db      	uxtb	r3, r3
 800a064:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800a066:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a068:	2101      	movs	r1, #1
 800a06a:	4618      	mov	r0, r3
 800a06c:	f001 fc8a 	bl	800b984 <ff_convert>
 800a070:	4603      	mov	r3, r0
 800a072:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800a074:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a076:	2b00      	cmp	r3, #0
 800a078:	d101      	bne.n	800a07e <create_name+0x8a>
 800a07a:	2306      	movs	r3, #6
 800a07c:	e168      	b.n	800a350 <create_name+0x35c>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800a07e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a080:	2b7f      	cmp	r3, #127	; 0x7f
 800a082:	d809      	bhi.n	800a098 <create_name+0xa4>
 800a084:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a086:	4619      	mov	r1, r3
 800a088:	48b3      	ldr	r0, [pc, #716]	; (800a358 <create_name+0x364>)
 800a08a:	f7fe fce9 	bl	8008a60 <chk_chr>
 800a08e:	4603      	mov	r3, r0
 800a090:	2b00      	cmp	r3, #0
 800a092:	d001      	beq.n	800a098 <create_name+0xa4>
 800a094:	2306      	movs	r3, #6
 800a096:	e15b      	b.n	800a350 <create_name+0x35c>
		lfn[di++] = w;					/* Store the Unicode character */
 800a098:	697b      	ldr	r3, [r7, #20]
 800a09a:	1c5a      	adds	r2, r3, #1
 800a09c:	617a      	str	r2, [r7, #20]
 800a09e:	005b      	lsls	r3, r3, #1
 800a0a0:	68fa      	ldr	r2, [r7, #12]
 800a0a2:	4413      	add	r3, r2
 800a0a4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800a0a6:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800a0a8:	e7b4      	b.n	800a014 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800a0aa:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800a0ac:	693a      	ldr	r2, [r7, #16]
 800a0ae:	69bb      	ldr	r3, [r7, #24]
 800a0b0:	441a      	add	r2, r3
 800a0b2:	683b      	ldr	r3, [r7, #0]
 800a0b4:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800a0b6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a0b8:	2b1f      	cmp	r3, #31
 800a0ba:	d801      	bhi.n	800a0c0 <create_name+0xcc>
 800a0bc:	2304      	movs	r3, #4
 800a0be:	e000      	b.n	800a0c2 <create_name+0xce>
 800a0c0:	2300      	movs	r3, #0
 800a0c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800a0c6:	e011      	b.n	800a0ec <create_name+0xf8>
		w = lfn[di - 1];
 800a0c8:	697b      	ldr	r3, [r7, #20]
 800a0ca:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800a0ce:	3b01      	subs	r3, #1
 800a0d0:	005b      	lsls	r3, r3, #1
 800a0d2:	68fa      	ldr	r2, [r7, #12]
 800a0d4:	4413      	add	r3, r2
 800a0d6:	881b      	ldrh	r3, [r3, #0]
 800a0d8:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 800a0da:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a0dc:	2b20      	cmp	r3, #32
 800a0de:	d002      	beq.n	800a0e6 <create_name+0xf2>
 800a0e0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a0e2:	2b2e      	cmp	r3, #46	; 0x2e
 800a0e4:	d106      	bne.n	800a0f4 <create_name+0x100>
		di--;
 800a0e6:	697b      	ldr	r3, [r7, #20]
 800a0e8:	3b01      	subs	r3, #1
 800a0ea:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800a0ec:	697b      	ldr	r3, [r7, #20]
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d1ea      	bne.n	800a0c8 <create_name+0xd4>
 800a0f2:	e000      	b.n	800a0f6 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800a0f4:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800a0f6:	697b      	ldr	r3, [r7, #20]
 800a0f8:	005b      	lsls	r3, r3, #1
 800a0fa:	68fa      	ldr	r2, [r7, #12]
 800a0fc:	4413      	add	r3, r2
 800a0fe:	2200      	movs	r2, #0
 800a100:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800a102:	697b      	ldr	r3, [r7, #20]
 800a104:	2b00      	cmp	r3, #0
 800a106:	d101      	bne.n	800a10c <create_name+0x118>
 800a108:	2306      	movs	r3, #6
 800a10a:	e121      	b.n	800a350 <create_name+0x35c>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	3324      	adds	r3, #36	; 0x24
 800a110:	220b      	movs	r2, #11
 800a112:	2120      	movs	r1, #32
 800a114:	4618      	mov	r0, r3
 800a116:	f7fe fc62 	bl	80089de <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800a11a:	2300      	movs	r3, #0
 800a11c:	61bb      	str	r3, [r7, #24]
 800a11e:	e002      	b.n	800a126 <create_name+0x132>
 800a120:	69bb      	ldr	r3, [r7, #24]
 800a122:	3301      	adds	r3, #1
 800a124:	61bb      	str	r3, [r7, #24]
 800a126:	69bb      	ldr	r3, [r7, #24]
 800a128:	005b      	lsls	r3, r3, #1
 800a12a:	68fa      	ldr	r2, [r7, #12]
 800a12c:	4413      	add	r3, r2
 800a12e:	881b      	ldrh	r3, [r3, #0]
 800a130:	2b20      	cmp	r3, #32
 800a132:	d0f5      	beq.n	800a120 <create_name+0x12c>
 800a134:	69bb      	ldr	r3, [r7, #24]
 800a136:	005b      	lsls	r3, r3, #1
 800a138:	68fa      	ldr	r2, [r7, #12]
 800a13a:	4413      	add	r3, r2
 800a13c:	881b      	ldrh	r3, [r3, #0]
 800a13e:	2b2e      	cmp	r3, #46	; 0x2e
 800a140:	d0ee      	beq.n	800a120 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800a142:	69bb      	ldr	r3, [r7, #24]
 800a144:	2b00      	cmp	r3, #0
 800a146:	d009      	beq.n	800a15c <create_name+0x168>
 800a148:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a14c:	f043 0303 	orr.w	r3, r3, #3
 800a150:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800a154:	e002      	b.n	800a15c <create_name+0x168>
 800a156:	697b      	ldr	r3, [r7, #20]
 800a158:	3b01      	subs	r3, #1
 800a15a:	617b      	str	r3, [r7, #20]
 800a15c:	697b      	ldr	r3, [r7, #20]
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d009      	beq.n	800a176 <create_name+0x182>
 800a162:	697b      	ldr	r3, [r7, #20]
 800a164:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800a168:	3b01      	subs	r3, #1
 800a16a:	005b      	lsls	r3, r3, #1
 800a16c:	68fa      	ldr	r2, [r7, #12]
 800a16e:	4413      	add	r3, r2
 800a170:	881b      	ldrh	r3, [r3, #0]
 800a172:	2b2e      	cmp	r3, #46	; 0x2e
 800a174:	d1ef      	bne.n	800a156 <create_name+0x162>

	i = b = 0; ni = 8;
 800a176:	2300      	movs	r3, #0
 800a178:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800a17c:	2300      	movs	r3, #0
 800a17e:	623b      	str	r3, [r7, #32]
 800a180:	2308      	movs	r3, #8
 800a182:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800a184:	69bb      	ldr	r3, [r7, #24]
 800a186:	1c5a      	adds	r2, r3, #1
 800a188:	61ba      	str	r2, [r7, #24]
 800a18a:	005b      	lsls	r3, r3, #1
 800a18c:	68fa      	ldr	r2, [r7, #12]
 800a18e:	4413      	add	r3, r2
 800a190:	881b      	ldrh	r3, [r3, #0]
 800a192:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 800a194:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a196:	2b00      	cmp	r3, #0
 800a198:	f000 8090 	beq.w	800a2bc <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800a19c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a19e:	2b20      	cmp	r3, #32
 800a1a0:	d006      	beq.n	800a1b0 <create_name+0x1bc>
 800a1a2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a1a4:	2b2e      	cmp	r3, #46	; 0x2e
 800a1a6:	d10a      	bne.n	800a1be <create_name+0x1ca>
 800a1a8:	69ba      	ldr	r2, [r7, #24]
 800a1aa:	697b      	ldr	r3, [r7, #20]
 800a1ac:	429a      	cmp	r2, r3
 800a1ae:	d006      	beq.n	800a1be <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800a1b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a1b4:	f043 0303 	orr.w	r3, r3, #3
 800a1b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a1bc:	e07d      	b.n	800a2ba <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800a1be:	6a3a      	ldr	r2, [r7, #32]
 800a1c0:	69fb      	ldr	r3, [r7, #28]
 800a1c2:	429a      	cmp	r2, r3
 800a1c4:	d203      	bcs.n	800a1ce <create_name+0x1da>
 800a1c6:	69ba      	ldr	r2, [r7, #24]
 800a1c8:	697b      	ldr	r3, [r7, #20]
 800a1ca:	429a      	cmp	r2, r3
 800a1cc:	d123      	bne.n	800a216 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800a1ce:	69fb      	ldr	r3, [r7, #28]
 800a1d0:	2b0b      	cmp	r3, #11
 800a1d2:	d106      	bne.n	800a1e2 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800a1d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a1d8:	f043 0303 	orr.w	r3, r3, #3
 800a1dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a1e0:	e06f      	b.n	800a2c2 <create_name+0x2ce>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800a1e2:	69ba      	ldr	r2, [r7, #24]
 800a1e4:	697b      	ldr	r3, [r7, #20]
 800a1e6:	429a      	cmp	r2, r3
 800a1e8:	d005      	beq.n	800a1f6 <create_name+0x202>
 800a1ea:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a1ee:	f043 0303 	orr.w	r3, r3, #3
 800a1f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 800a1f6:	69ba      	ldr	r2, [r7, #24]
 800a1f8:	697b      	ldr	r3, [r7, #20]
 800a1fa:	429a      	cmp	r2, r3
 800a1fc:	d860      	bhi.n	800a2c0 <create_name+0x2cc>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800a1fe:	697b      	ldr	r3, [r7, #20]
 800a200:	61bb      	str	r3, [r7, #24]
 800a202:	2308      	movs	r3, #8
 800a204:	623b      	str	r3, [r7, #32]
 800a206:	230b      	movs	r3, #11
 800a208:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800a20a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a20e:	009b      	lsls	r3, r3, #2
 800a210:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800a214:	e051      	b.n	800a2ba <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800a216:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a218:	2b7f      	cmp	r3, #127	; 0x7f
 800a21a:	d914      	bls.n	800a246 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800a21c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a21e:	2100      	movs	r1, #0
 800a220:	4618      	mov	r0, r3
 800a222:	f001 fbaf 	bl	800b984 <ff_convert>
 800a226:	4603      	mov	r3, r0
 800a228:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800a22a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d004      	beq.n	800a23a <create_name+0x246>
 800a230:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a232:	3b80      	subs	r3, #128	; 0x80
 800a234:	4a49      	ldr	r2, [pc, #292]	; (800a35c <create_name+0x368>)
 800a236:	5cd3      	ldrb	r3, [r2, r3]
 800a238:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800a23a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a23e:	f043 0302 	orr.w	r3, r3, #2
 800a242:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800a246:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d007      	beq.n	800a25c <create_name+0x268>
 800a24c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a24e:	4619      	mov	r1, r3
 800a250:	4843      	ldr	r0, [pc, #268]	; (800a360 <create_name+0x36c>)
 800a252:	f7fe fc05 	bl	8008a60 <chk_chr>
 800a256:	4603      	mov	r3, r0
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d008      	beq.n	800a26e <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800a25c:	235f      	movs	r3, #95	; 0x5f
 800a25e:	84bb      	strh	r3, [r7, #36]	; 0x24
 800a260:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a264:	f043 0303 	orr.w	r3, r3, #3
 800a268:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800a26c:	e01b      	b.n	800a2a6 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800a26e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a270:	2b40      	cmp	r3, #64	; 0x40
 800a272:	d909      	bls.n	800a288 <create_name+0x294>
 800a274:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a276:	2b5a      	cmp	r3, #90	; 0x5a
 800a278:	d806      	bhi.n	800a288 <create_name+0x294>
					b |= 2;
 800a27a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a27e:	f043 0302 	orr.w	r3, r3, #2
 800a282:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800a286:	e00e      	b.n	800a2a6 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800a288:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a28a:	2b60      	cmp	r3, #96	; 0x60
 800a28c:	d90b      	bls.n	800a2a6 <create_name+0x2b2>
 800a28e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a290:	2b7a      	cmp	r3, #122	; 0x7a
 800a292:	d808      	bhi.n	800a2a6 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800a294:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a298:	f043 0301 	orr.w	r3, r3, #1
 800a29c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800a2a0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a2a2:	3b20      	subs	r3, #32
 800a2a4:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800a2a6:	6a3b      	ldr	r3, [r7, #32]
 800a2a8:	1c5a      	adds	r2, r3, #1
 800a2aa:	623a      	str	r2, [r7, #32]
 800a2ac:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800a2ae:	b2d1      	uxtb	r1, r2
 800a2b0:	687a      	ldr	r2, [r7, #4]
 800a2b2:	4413      	add	r3, r2
 800a2b4:	460a      	mov	r2, r1
 800a2b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 800a2ba:	e763      	b.n	800a184 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800a2bc:	bf00      	nop
 800a2be:	e000      	b.n	800a2c2 <create_name+0x2ce>
			if (si > di) break;			/* No extension */
 800a2c0:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800a2c8:	2be5      	cmp	r3, #229	; 0xe5
 800a2ca:	d103      	bne.n	800a2d4 <create_name+0x2e0>
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	2205      	movs	r2, #5
 800a2d0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 800a2d4:	69fb      	ldr	r3, [r7, #28]
 800a2d6:	2b08      	cmp	r3, #8
 800a2d8:	d104      	bne.n	800a2e4 <create_name+0x2f0>
 800a2da:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a2de:	009b      	lsls	r3, r3, #2
 800a2e0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800a2e4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a2e8:	f003 030c 	and.w	r3, r3, #12
 800a2ec:	2b0c      	cmp	r3, #12
 800a2ee:	d005      	beq.n	800a2fc <create_name+0x308>
 800a2f0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a2f4:	f003 0303 	and.w	r3, r3, #3
 800a2f8:	2b03      	cmp	r3, #3
 800a2fa:	d105      	bne.n	800a308 <create_name+0x314>
 800a2fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a300:	f043 0302 	orr.w	r3, r3, #2
 800a304:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800a308:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a30c:	f003 0302 	and.w	r3, r3, #2
 800a310:	2b00      	cmp	r3, #0
 800a312:	d117      	bne.n	800a344 <create_name+0x350>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800a314:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a318:	f003 0303 	and.w	r3, r3, #3
 800a31c:	2b01      	cmp	r3, #1
 800a31e:	d105      	bne.n	800a32c <create_name+0x338>
 800a320:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a324:	f043 0310 	orr.w	r3, r3, #16
 800a328:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800a32c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a330:	f003 030c 	and.w	r3, r3, #12
 800a334:	2b04      	cmp	r3, #4
 800a336:	d105      	bne.n	800a344 <create_name+0x350>
 800a338:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a33c:	f043 0308 	orr.w	r3, r3, #8
 800a340:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800a34a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800a34e:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800a350:	4618      	mov	r0, r3
 800a352:	3728      	adds	r7, #40	; 0x28
 800a354:	46bd      	mov	sp, r7
 800a356:	bd80      	pop	{r7, pc}
 800a358:	0800e76c 	.word	0x0800e76c
 800a35c:	0800e7e0 	.word	0x0800e7e0
 800a360:	0800e778 	.word	0x0800e778

0800a364 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800a364:	b580      	push	{r7, lr}
 800a366:	b086      	sub	sp, #24
 800a368:	af00      	add	r7, sp, #0
 800a36a:	6078      	str	r0, [r7, #4]
 800a36c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800a372:	693b      	ldr	r3, [r7, #16]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800a378:	e002      	b.n	800a380 <follow_path+0x1c>
 800a37a:	683b      	ldr	r3, [r7, #0]
 800a37c:	3301      	adds	r3, #1
 800a37e:	603b      	str	r3, [r7, #0]
 800a380:	683b      	ldr	r3, [r7, #0]
 800a382:	781b      	ldrb	r3, [r3, #0]
 800a384:	2b2f      	cmp	r3, #47	; 0x2f
 800a386:	d0f8      	beq.n	800a37a <follow_path+0x16>
 800a388:	683b      	ldr	r3, [r7, #0]
 800a38a:	781b      	ldrb	r3, [r3, #0]
 800a38c:	2b5c      	cmp	r3, #92	; 0x5c
 800a38e:	d0f4      	beq.n	800a37a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800a390:	693b      	ldr	r3, [r7, #16]
 800a392:	2200      	movs	r2, #0
 800a394:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800a396:	683b      	ldr	r3, [r7, #0]
 800a398:	781b      	ldrb	r3, [r3, #0]
 800a39a:	2b1f      	cmp	r3, #31
 800a39c:	d80a      	bhi.n	800a3b4 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	2280      	movs	r2, #128	; 0x80
 800a3a2:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800a3a6:	2100      	movs	r1, #0
 800a3a8:	6878      	ldr	r0, [r7, #4]
 800a3aa:	f7ff f8fe 	bl	80095aa <dir_sdi>
 800a3ae:	4603      	mov	r3, r0
 800a3b0:	75fb      	strb	r3, [r7, #23]
 800a3b2:	e048      	b.n	800a446 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800a3b4:	463b      	mov	r3, r7
 800a3b6:	4619      	mov	r1, r3
 800a3b8:	6878      	ldr	r0, [r7, #4]
 800a3ba:	f7ff fe1b 	bl	8009ff4 <create_name>
 800a3be:	4603      	mov	r3, r0
 800a3c0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800a3c2:	7dfb      	ldrb	r3, [r7, #23]
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d139      	bne.n	800a43c <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 800a3c8:	6878      	ldr	r0, [r7, #4]
 800a3ca:	f7ff fc5b 	bl	8009c84 <dir_find>
 800a3ce:	4603      	mov	r3, r0
 800a3d0:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800a3d8:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800a3da:	7dfb      	ldrb	r3, [r7, #23]
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d00a      	beq.n	800a3f6 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800a3e0:	7dfb      	ldrb	r3, [r7, #23]
 800a3e2:	2b04      	cmp	r3, #4
 800a3e4:	d12c      	bne.n	800a440 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800a3e6:	7afb      	ldrb	r3, [r7, #11]
 800a3e8:	f003 0304 	and.w	r3, r3, #4
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d127      	bne.n	800a440 <follow_path+0xdc>
 800a3f0:	2305      	movs	r3, #5
 800a3f2:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800a3f4:	e024      	b.n	800a440 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800a3f6:	7afb      	ldrb	r3, [r7, #11]
 800a3f8:	f003 0304 	and.w	r3, r3, #4
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d121      	bne.n	800a444 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800a400:	693b      	ldr	r3, [r7, #16]
 800a402:	799b      	ldrb	r3, [r3, #6]
 800a404:	f003 0310 	and.w	r3, r3, #16
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d102      	bne.n	800a412 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800a40c:	2305      	movs	r3, #5
 800a40e:	75fb      	strb	r3, [r7, #23]
 800a410:	e019      	b.n	800a446 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	695b      	ldr	r3, [r3, #20]
 800a41c:	68fa      	ldr	r2, [r7, #12]
 800a41e:	8992      	ldrh	r2, [r2, #12]
 800a420:	fbb3 f0f2 	udiv	r0, r3, r2
 800a424:	fb02 f200 	mul.w	r2, r2, r0
 800a428:	1a9b      	subs	r3, r3, r2
 800a42a:	440b      	add	r3, r1
 800a42c:	4619      	mov	r1, r3
 800a42e:	68f8      	ldr	r0, [r7, #12]
 800a430:	f7ff fa61 	bl	80098f6 <ld_clust>
 800a434:	4602      	mov	r2, r0
 800a436:	693b      	ldr	r3, [r7, #16]
 800a438:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800a43a:	e7bb      	b.n	800a3b4 <follow_path+0x50>
			if (res != FR_OK) break;
 800a43c:	bf00      	nop
 800a43e:	e002      	b.n	800a446 <follow_path+0xe2>
				break;
 800a440:	bf00      	nop
 800a442:	e000      	b.n	800a446 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800a444:	bf00      	nop
			}
		}
	}

	return res;
 800a446:	7dfb      	ldrb	r3, [r7, #23]
}
 800a448:	4618      	mov	r0, r3
 800a44a:	3718      	adds	r7, #24
 800a44c:	46bd      	mov	sp, r7
 800a44e:	bd80      	pop	{r7, pc}

0800a450 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800a450:	b480      	push	{r7}
 800a452:	b087      	sub	sp, #28
 800a454:	af00      	add	r7, sp, #0
 800a456:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800a458:	f04f 33ff 	mov.w	r3, #4294967295
 800a45c:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	2b00      	cmp	r3, #0
 800a464:	d031      	beq.n	800a4ca <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	617b      	str	r3, [r7, #20]
 800a46c:	e002      	b.n	800a474 <get_ldnumber+0x24>
 800a46e:	697b      	ldr	r3, [r7, #20]
 800a470:	3301      	adds	r3, #1
 800a472:	617b      	str	r3, [r7, #20]
 800a474:	697b      	ldr	r3, [r7, #20]
 800a476:	781b      	ldrb	r3, [r3, #0]
 800a478:	2b1f      	cmp	r3, #31
 800a47a:	d903      	bls.n	800a484 <get_ldnumber+0x34>
 800a47c:	697b      	ldr	r3, [r7, #20]
 800a47e:	781b      	ldrb	r3, [r3, #0]
 800a480:	2b3a      	cmp	r3, #58	; 0x3a
 800a482:	d1f4      	bne.n	800a46e <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800a484:	697b      	ldr	r3, [r7, #20]
 800a486:	781b      	ldrb	r3, [r3, #0]
 800a488:	2b3a      	cmp	r3, #58	; 0x3a
 800a48a:	d11c      	bne.n	800a4c6 <get_ldnumber+0x76>
			tp = *path;
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	1c5a      	adds	r2, r3, #1
 800a496:	60fa      	str	r2, [r7, #12]
 800a498:	781b      	ldrb	r3, [r3, #0]
 800a49a:	3b30      	subs	r3, #48	; 0x30
 800a49c:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800a49e:	68bb      	ldr	r3, [r7, #8]
 800a4a0:	2b09      	cmp	r3, #9
 800a4a2:	d80e      	bhi.n	800a4c2 <get_ldnumber+0x72>
 800a4a4:	68fa      	ldr	r2, [r7, #12]
 800a4a6:	697b      	ldr	r3, [r7, #20]
 800a4a8:	429a      	cmp	r2, r3
 800a4aa:	d10a      	bne.n	800a4c2 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800a4ac:	68bb      	ldr	r3, [r7, #8]
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d107      	bne.n	800a4c2 <get_ldnumber+0x72>
					vol = (int)i;
 800a4b2:	68bb      	ldr	r3, [r7, #8]
 800a4b4:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800a4b6:	697b      	ldr	r3, [r7, #20]
 800a4b8:	3301      	adds	r3, #1
 800a4ba:	617b      	str	r3, [r7, #20]
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	697a      	ldr	r2, [r7, #20]
 800a4c0:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800a4c2:	693b      	ldr	r3, [r7, #16]
 800a4c4:	e002      	b.n	800a4cc <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800a4c6:	2300      	movs	r3, #0
 800a4c8:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800a4ca:	693b      	ldr	r3, [r7, #16]
}
 800a4cc:	4618      	mov	r0, r3
 800a4ce:	371c      	adds	r7, #28
 800a4d0:	46bd      	mov	sp, r7
 800a4d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d6:	4770      	bx	lr

0800a4d8 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800a4d8:	b580      	push	{r7, lr}
 800a4da:	b082      	sub	sp, #8
 800a4dc:	af00      	add	r7, sp, #0
 800a4de:	6078      	str	r0, [r7, #4]
 800a4e0:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	2200      	movs	r2, #0
 800a4e6:	70da      	strb	r2, [r3, #3]
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	f04f 32ff 	mov.w	r2, #4294967295
 800a4ee:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800a4f0:	6839      	ldr	r1, [r7, #0]
 800a4f2:	6878      	ldr	r0, [r7, #4]
 800a4f4:	f7fe fc80 	bl	8008df8 <move_window>
 800a4f8:	4603      	mov	r3, r0
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d001      	beq.n	800a502 <check_fs+0x2a>
 800a4fe:	2304      	movs	r3, #4
 800a500:	e038      	b.n	800a574 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	3338      	adds	r3, #56	; 0x38
 800a506:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800a50a:	4618      	mov	r0, r3
 800a50c:	f7fe f9c4 	bl	8008898 <ld_word>
 800a510:	4603      	mov	r3, r0
 800a512:	461a      	mov	r2, r3
 800a514:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800a518:	429a      	cmp	r2, r3
 800a51a:	d001      	beq.n	800a520 <check_fs+0x48>
 800a51c:	2303      	movs	r3, #3
 800a51e:	e029      	b.n	800a574 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a526:	2be9      	cmp	r3, #233	; 0xe9
 800a528:	d009      	beq.n	800a53e <check_fs+0x66>
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a530:	2beb      	cmp	r3, #235	; 0xeb
 800a532:	d11e      	bne.n	800a572 <check_fs+0x9a>
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800a53a:	2b90      	cmp	r3, #144	; 0x90
 800a53c:	d119      	bne.n	800a572 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	3338      	adds	r3, #56	; 0x38
 800a542:	3336      	adds	r3, #54	; 0x36
 800a544:	4618      	mov	r0, r3
 800a546:	f7fe f9bf 	bl	80088c8 <ld_dword>
 800a54a:	4603      	mov	r3, r0
 800a54c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800a550:	4a0a      	ldr	r2, [pc, #40]	; (800a57c <check_fs+0xa4>)
 800a552:	4293      	cmp	r3, r2
 800a554:	d101      	bne.n	800a55a <check_fs+0x82>
 800a556:	2300      	movs	r3, #0
 800a558:	e00c      	b.n	800a574 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	3338      	adds	r3, #56	; 0x38
 800a55e:	3352      	adds	r3, #82	; 0x52
 800a560:	4618      	mov	r0, r3
 800a562:	f7fe f9b1 	bl	80088c8 <ld_dword>
 800a566:	4602      	mov	r2, r0
 800a568:	4b05      	ldr	r3, [pc, #20]	; (800a580 <check_fs+0xa8>)
 800a56a:	429a      	cmp	r2, r3
 800a56c:	d101      	bne.n	800a572 <check_fs+0x9a>
 800a56e:	2300      	movs	r3, #0
 800a570:	e000      	b.n	800a574 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800a572:	2302      	movs	r3, #2
}
 800a574:	4618      	mov	r0, r3
 800a576:	3708      	adds	r7, #8
 800a578:	46bd      	mov	sp, r7
 800a57a:	bd80      	pop	{r7, pc}
 800a57c:	00544146 	.word	0x00544146
 800a580:	33544146 	.word	0x33544146

0800a584 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800a584:	b580      	push	{r7, lr}
 800a586:	b096      	sub	sp, #88	; 0x58
 800a588:	af00      	add	r7, sp, #0
 800a58a:	60f8      	str	r0, [r7, #12]
 800a58c:	60b9      	str	r1, [r7, #8]
 800a58e:	4613      	mov	r3, r2
 800a590:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800a592:	68bb      	ldr	r3, [r7, #8]
 800a594:	2200      	movs	r2, #0
 800a596:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800a598:	68f8      	ldr	r0, [r7, #12]
 800a59a:	f7ff ff59 	bl	800a450 <get_ldnumber>
 800a59e:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800a5a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	da01      	bge.n	800a5aa <find_volume+0x26>
 800a5a6:	230b      	movs	r3, #11
 800a5a8:	e268      	b.n	800aa7c <find_volume+0x4f8>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800a5aa:	4ab0      	ldr	r2, [pc, #704]	; (800a86c <find_volume+0x2e8>)
 800a5ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a5ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a5b2:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800a5b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d101      	bne.n	800a5be <find_volume+0x3a>
 800a5ba:	230c      	movs	r3, #12
 800a5bc:	e25e      	b.n	800aa7c <find_volume+0x4f8>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800a5be:	68bb      	ldr	r3, [r7, #8]
 800a5c0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a5c2:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800a5c4:	79fb      	ldrb	r3, [r7, #7]
 800a5c6:	f023 0301 	bic.w	r3, r3, #1
 800a5ca:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800a5cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5ce:	781b      	ldrb	r3, [r3, #0]
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d01a      	beq.n	800a60a <find_volume+0x86>
		stat = disk_status(fs->drv);
 800a5d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5d6:	785b      	ldrb	r3, [r3, #1]
 800a5d8:	4618      	mov	r0, r3
 800a5da:	f7fe f8bf 	bl	800875c <disk_status>
 800a5de:	4603      	mov	r3, r0
 800a5e0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800a5e4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a5e8:	f003 0301 	and.w	r3, r3, #1
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d10c      	bne.n	800a60a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800a5f0:	79fb      	ldrb	r3, [r7, #7]
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d007      	beq.n	800a606 <find_volume+0x82>
 800a5f6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a5fa:	f003 0304 	and.w	r3, r3, #4
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d001      	beq.n	800a606 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800a602:	230a      	movs	r3, #10
 800a604:	e23a      	b.n	800aa7c <find_volume+0x4f8>
			}
			return FR_OK;				/* The file system object is valid */
 800a606:	2300      	movs	r3, #0
 800a608:	e238      	b.n	800aa7c <find_volume+0x4f8>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800a60a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a60c:	2200      	movs	r2, #0
 800a60e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800a610:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a612:	b2da      	uxtb	r2, r3
 800a614:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a616:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800a618:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a61a:	785b      	ldrb	r3, [r3, #1]
 800a61c:	4618      	mov	r0, r3
 800a61e:	f7fe f8b7 	bl	8008790 <disk_initialize>
 800a622:	4603      	mov	r3, r0
 800a624:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800a628:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a62c:	f003 0301 	and.w	r3, r3, #1
 800a630:	2b00      	cmp	r3, #0
 800a632:	d001      	beq.n	800a638 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800a634:	2303      	movs	r3, #3
 800a636:	e221      	b.n	800aa7c <find_volume+0x4f8>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800a638:	79fb      	ldrb	r3, [r7, #7]
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d007      	beq.n	800a64e <find_volume+0xca>
 800a63e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a642:	f003 0304 	and.w	r3, r3, #4
 800a646:	2b00      	cmp	r3, #0
 800a648:	d001      	beq.n	800a64e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800a64a:	230a      	movs	r3, #10
 800a64c:	e216      	b.n	800aa7c <find_volume+0x4f8>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800a64e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a650:	7858      	ldrb	r0, [r3, #1]
 800a652:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a654:	330c      	adds	r3, #12
 800a656:	461a      	mov	r2, r3
 800a658:	2102      	movs	r1, #2
 800a65a:	f7fe f8ff 	bl	800885c <disk_ioctl>
 800a65e:	4603      	mov	r3, r0
 800a660:	2b00      	cmp	r3, #0
 800a662:	d001      	beq.n	800a668 <find_volume+0xe4>
 800a664:	2301      	movs	r3, #1
 800a666:	e209      	b.n	800aa7c <find_volume+0x4f8>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800a668:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a66a:	899b      	ldrh	r3, [r3, #12]
 800a66c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a670:	d80d      	bhi.n	800a68e <find_volume+0x10a>
 800a672:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a674:	899b      	ldrh	r3, [r3, #12]
 800a676:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a67a:	d308      	bcc.n	800a68e <find_volume+0x10a>
 800a67c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a67e:	899b      	ldrh	r3, [r3, #12]
 800a680:	461a      	mov	r2, r3
 800a682:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a684:	899b      	ldrh	r3, [r3, #12]
 800a686:	3b01      	subs	r3, #1
 800a688:	4013      	ands	r3, r2
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d001      	beq.n	800a692 <find_volume+0x10e>
 800a68e:	2301      	movs	r3, #1
 800a690:	e1f4      	b.n	800aa7c <find_volume+0x4f8>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800a692:	2300      	movs	r3, #0
 800a694:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800a696:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a698:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a69a:	f7ff ff1d 	bl	800a4d8 <check_fs>
 800a69e:	4603      	mov	r3, r0
 800a6a0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800a6a4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a6a8:	2b02      	cmp	r3, #2
 800a6aa:	d14b      	bne.n	800a744 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800a6ac:	2300      	movs	r3, #0
 800a6ae:	643b      	str	r3, [r7, #64]	; 0x40
 800a6b0:	e01f      	b.n	800a6f2 <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800a6b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6b4:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800a6b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a6ba:	011b      	lsls	r3, r3, #4
 800a6bc:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800a6c0:	4413      	add	r3, r2
 800a6c2:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800a6c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6c6:	3304      	adds	r3, #4
 800a6c8:	781b      	ldrb	r3, [r3, #0]
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d006      	beq.n	800a6dc <find_volume+0x158>
 800a6ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6d0:	3308      	adds	r3, #8
 800a6d2:	4618      	mov	r0, r3
 800a6d4:	f7fe f8f8 	bl	80088c8 <ld_dword>
 800a6d8:	4602      	mov	r2, r0
 800a6da:	e000      	b.n	800a6de <find_volume+0x15a>
 800a6dc:	2200      	movs	r2, #0
 800a6de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a6e0:	009b      	lsls	r3, r3, #2
 800a6e2:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800a6e6:	440b      	add	r3, r1
 800a6e8:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800a6ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a6ee:	3301      	adds	r3, #1
 800a6f0:	643b      	str	r3, [r7, #64]	; 0x40
 800a6f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a6f4:	2b03      	cmp	r3, #3
 800a6f6:	d9dc      	bls.n	800a6b2 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800a6f8:	2300      	movs	r3, #0
 800a6fa:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800a6fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d002      	beq.n	800a708 <find_volume+0x184>
 800a702:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a704:	3b01      	subs	r3, #1
 800a706:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800a708:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a70a:	009b      	lsls	r3, r3, #2
 800a70c:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800a710:	4413      	add	r3, r2
 800a712:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800a716:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800a718:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d005      	beq.n	800a72a <find_volume+0x1a6>
 800a71e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a720:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a722:	f7ff fed9 	bl	800a4d8 <check_fs>
 800a726:	4603      	mov	r3, r0
 800a728:	e000      	b.n	800a72c <find_volume+0x1a8>
 800a72a:	2303      	movs	r3, #3
 800a72c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800a730:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a734:	2b01      	cmp	r3, #1
 800a736:	d905      	bls.n	800a744 <find_volume+0x1c0>
 800a738:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a73a:	3301      	adds	r3, #1
 800a73c:	643b      	str	r3, [r7, #64]	; 0x40
 800a73e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a740:	2b03      	cmp	r3, #3
 800a742:	d9e1      	bls.n	800a708 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800a744:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a748:	2b04      	cmp	r3, #4
 800a74a:	d101      	bne.n	800a750 <find_volume+0x1cc>
 800a74c:	2301      	movs	r3, #1
 800a74e:	e195      	b.n	800aa7c <find_volume+0x4f8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800a750:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a754:	2b01      	cmp	r3, #1
 800a756:	d901      	bls.n	800a75c <find_volume+0x1d8>
 800a758:	230d      	movs	r3, #13
 800a75a:	e18f      	b.n	800aa7c <find_volume+0x4f8>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800a75c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a75e:	3338      	adds	r3, #56	; 0x38
 800a760:	330b      	adds	r3, #11
 800a762:	4618      	mov	r0, r3
 800a764:	f7fe f898 	bl	8008898 <ld_word>
 800a768:	4603      	mov	r3, r0
 800a76a:	461a      	mov	r2, r3
 800a76c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a76e:	899b      	ldrh	r3, [r3, #12]
 800a770:	429a      	cmp	r2, r3
 800a772:	d001      	beq.n	800a778 <find_volume+0x1f4>
 800a774:	230d      	movs	r3, #13
 800a776:	e181      	b.n	800aa7c <find_volume+0x4f8>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800a778:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a77a:	3338      	adds	r3, #56	; 0x38
 800a77c:	3316      	adds	r3, #22
 800a77e:	4618      	mov	r0, r3
 800a780:	f7fe f88a 	bl	8008898 <ld_word>
 800a784:	4603      	mov	r3, r0
 800a786:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800a788:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d106      	bne.n	800a79c <find_volume+0x218>
 800a78e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a790:	3338      	adds	r3, #56	; 0x38
 800a792:	3324      	adds	r3, #36	; 0x24
 800a794:	4618      	mov	r0, r3
 800a796:	f7fe f897 	bl	80088c8 <ld_dword>
 800a79a:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800a79c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a79e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a7a0:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800a7a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7a4:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 800a7a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7aa:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800a7ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7ae:	789b      	ldrb	r3, [r3, #2]
 800a7b0:	2b01      	cmp	r3, #1
 800a7b2:	d005      	beq.n	800a7c0 <find_volume+0x23c>
 800a7b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7b6:	789b      	ldrb	r3, [r3, #2]
 800a7b8:	2b02      	cmp	r3, #2
 800a7ba:	d001      	beq.n	800a7c0 <find_volume+0x23c>
 800a7bc:	230d      	movs	r3, #13
 800a7be:	e15d      	b.n	800aa7c <find_volume+0x4f8>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800a7c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7c2:	789b      	ldrb	r3, [r3, #2]
 800a7c4:	461a      	mov	r2, r3
 800a7c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a7c8:	fb02 f303 	mul.w	r3, r2, r3
 800a7cc:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800a7ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7d0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a7d4:	b29a      	uxth	r2, r3
 800a7d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7d8:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800a7da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7dc:	895b      	ldrh	r3, [r3, #10]
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d008      	beq.n	800a7f4 <find_volume+0x270>
 800a7e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7e4:	895b      	ldrh	r3, [r3, #10]
 800a7e6:	461a      	mov	r2, r3
 800a7e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7ea:	895b      	ldrh	r3, [r3, #10]
 800a7ec:	3b01      	subs	r3, #1
 800a7ee:	4013      	ands	r3, r2
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d001      	beq.n	800a7f8 <find_volume+0x274>
 800a7f4:	230d      	movs	r3, #13
 800a7f6:	e141      	b.n	800aa7c <find_volume+0x4f8>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800a7f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7fa:	3338      	adds	r3, #56	; 0x38
 800a7fc:	3311      	adds	r3, #17
 800a7fe:	4618      	mov	r0, r3
 800a800:	f7fe f84a 	bl	8008898 <ld_word>
 800a804:	4603      	mov	r3, r0
 800a806:	461a      	mov	r2, r3
 800a808:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a80a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800a80c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a80e:	891b      	ldrh	r3, [r3, #8]
 800a810:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a812:	8992      	ldrh	r2, [r2, #12]
 800a814:	0952      	lsrs	r2, r2, #5
 800a816:	b292      	uxth	r2, r2
 800a818:	fbb3 f1f2 	udiv	r1, r3, r2
 800a81c:	fb02 f201 	mul.w	r2, r2, r1
 800a820:	1a9b      	subs	r3, r3, r2
 800a822:	b29b      	uxth	r3, r3
 800a824:	2b00      	cmp	r3, #0
 800a826:	d001      	beq.n	800a82c <find_volume+0x2a8>
 800a828:	230d      	movs	r3, #13
 800a82a:	e127      	b.n	800aa7c <find_volume+0x4f8>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800a82c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a82e:	3338      	adds	r3, #56	; 0x38
 800a830:	3313      	adds	r3, #19
 800a832:	4618      	mov	r0, r3
 800a834:	f7fe f830 	bl	8008898 <ld_word>
 800a838:	4603      	mov	r3, r0
 800a83a:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800a83c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d106      	bne.n	800a850 <find_volume+0x2cc>
 800a842:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a844:	3338      	adds	r3, #56	; 0x38
 800a846:	3320      	adds	r3, #32
 800a848:	4618      	mov	r0, r3
 800a84a:	f7fe f83d 	bl	80088c8 <ld_dword>
 800a84e:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800a850:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a852:	3338      	adds	r3, #56	; 0x38
 800a854:	330e      	adds	r3, #14
 800a856:	4618      	mov	r0, r3
 800a858:	f7fe f81e 	bl	8008898 <ld_word>
 800a85c:	4603      	mov	r3, r0
 800a85e:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800a860:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800a862:	2b00      	cmp	r3, #0
 800a864:	d104      	bne.n	800a870 <find_volume+0x2ec>
 800a866:	230d      	movs	r3, #13
 800a868:	e108      	b.n	800aa7c <find_volume+0x4f8>
 800a86a:	bf00      	nop
 800a86c:	20000498 	.word	0x20000498

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800a870:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800a872:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a874:	4413      	add	r3, r2
 800a876:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a878:	8911      	ldrh	r1, [r2, #8]
 800a87a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a87c:	8992      	ldrh	r2, [r2, #12]
 800a87e:	0952      	lsrs	r2, r2, #5
 800a880:	b292      	uxth	r2, r2
 800a882:	fbb1 f2f2 	udiv	r2, r1, r2
 800a886:	b292      	uxth	r2, r2
 800a888:	4413      	add	r3, r2
 800a88a:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800a88c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a88e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a890:	429a      	cmp	r2, r3
 800a892:	d201      	bcs.n	800a898 <find_volume+0x314>
 800a894:	230d      	movs	r3, #13
 800a896:	e0f1      	b.n	800aa7c <find_volume+0x4f8>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800a898:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a89a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a89c:	1ad3      	subs	r3, r2, r3
 800a89e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a8a0:	8952      	ldrh	r2, [r2, #10]
 800a8a2:	fbb3 f3f2 	udiv	r3, r3, r2
 800a8a6:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800a8a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d101      	bne.n	800a8b2 <find_volume+0x32e>
 800a8ae:	230d      	movs	r3, #13
 800a8b0:	e0e4      	b.n	800aa7c <find_volume+0x4f8>
		fmt = FS_FAT32;
 800a8b2:	2303      	movs	r3, #3
 800a8b4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800a8b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8ba:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800a8be:	4293      	cmp	r3, r2
 800a8c0:	d802      	bhi.n	800a8c8 <find_volume+0x344>
 800a8c2:	2302      	movs	r3, #2
 800a8c4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800a8c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8ca:	f640 72f5 	movw	r2, #4085	; 0xff5
 800a8ce:	4293      	cmp	r3, r2
 800a8d0:	d802      	bhi.n	800a8d8 <find_volume+0x354>
 800a8d2:	2301      	movs	r3, #1
 800a8d4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800a8d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8da:	1c9a      	adds	r2, r3, #2
 800a8dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8de:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800a8e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8e2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a8e4:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800a8e6:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800a8e8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a8ea:	441a      	add	r2, r3
 800a8ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8ee:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800a8f0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a8f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8f4:	441a      	add	r2, r3
 800a8f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8f8:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 800a8fa:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a8fe:	2b03      	cmp	r3, #3
 800a900:	d11e      	bne.n	800a940 <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800a902:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a904:	3338      	adds	r3, #56	; 0x38
 800a906:	332a      	adds	r3, #42	; 0x2a
 800a908:	4618      	mov	r0, r3
 800a90a:	f7fd ffc5 	bl	8008898 <ld_word>
 800a90e:	4603      	mov	r3, r0
 800a910:	2b00      	cmp	r3, #0
 800a912:	d001      	beq.n	800a918 <find_volume+0x394>
 800a914:	230d      	movs	r3, #13
 800a916:	e0b1      	b.n	800aa7c <find_volume+0x4f8>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800a918:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a91a:	891b      	ldrh	r3, [r3, #8]
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d001      	beq.n	800a924 <find_volume+0x3a0>
 800a920:	230d      	movs	r3, #13
 800a922:	e0ab      	b.n	800aa7c <find_volume+0x4f8>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800a924:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a926:	3338      	adds	r3, #56	; 0x38
 800a928:	332c      	adds	r3, #44	; 0x2c
 800a92a:	4618      	mov	r0, r3
 800a92c:	f7fd ffcc 	bl	80088c8 <ld_dword>
 800a930:	4602      	mov	r2, r0
 800a932:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a934:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800a936:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a938:	69db      	ldr	r3, [r3, #28]
 800a93a:	009b      	lsls	r3, r3, #2
 800a93c:	647b      	str	r3, [r7, #68]	; 0x44
 800a93e:	e01f      	b.n	800a980 <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800a940:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a942:	891b      	ldrh	r3, [r3, #8]
 800a944:	2b00      	cmp	r3, #0
 800a946:	d101      	bne.n	800a94c <find_volume+0x3c8>
 800a948:	230d      	movs	r3, #13
 800a94a:	e097      	b.n	800aa7c <find_volume+0x4f8>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800a94c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a94e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a950:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a952:	441a      	add	r2, r3
 800a954:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a956:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800a958:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a95c:	2b02      	cmp	r3, #2
 800a95e:	d103      	bne.n	800a968 <find_volume+0x3e4>
 800a960:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a962:	69db      	ldr	r3, [r3, #28]
 800a964:	005b      	lsls	r3, r3, #1
 800a966:	e00a      	b.n	800a97e <find_volume+0x3fa>
 800a968:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a96a:	69da      	ldr	r2, [r3, #28]
 800a96c:	4613      	mov	r3, r2
 800a96e:	005b      	lsls	r3, r3, #1
 800a970:	4413      	add	r3, r2
 800a972:	085a      	lsrs	r2, r3, #1
 800a974:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a976:	69db      	ldr	r3, [r3, #28]
 800a978:	f003 0301 	and.w	r3, r3, #1
 800a97c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800a97e:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800a980:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a982:	6a1a      	ldr	r2, [r3, #32]
 800a984:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a986:	899b      	ldrh	r3, [r3, #12]
 800a988:	4619      	mov	r1, r3
 800a98a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a98c:	440b      	add	r3, r1
 800a98e:	3b01      	subs	r3, #1
 800a990:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a992:	8989      	ldrh	r1, [r1, #12]
 800a994:	fbb3 f3f1 	udiv	r3, r3, r1
 800a998:	429a      	cmp	r2, r3
 800a99a:	d201      	bcs.n	800a9a0 <find_volume+0x41c>
 800a99c:	230d      	movs	r3, #13
 800a99e:	e06d      	b.n	800aa7c <find_volume+0x4f8>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800a9a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9a2:	f04f 32ff 	mov.w	r2, #4294967295
 800a9a6:	619a      	str	r2, [r3, #24]
 800a9a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9aa:	699a      	ldr	r2, [r3, #24]
 800a9ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9ae:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800a9b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9b2:	2280      	movs	r2, #128	; 0x80
 800a9b4:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800a9b6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a9ba:	2b03      	cmp	r3, #3
 800a9bc:	d149      	bne.n	800aa52 <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800a9be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9c0:	3338      	adds	r3, #56	; 0x38
 800a9c2:	3330      	adds	r3, #48	; 0x30
 800a9c4:	4618      	mov	r0, r3
 800a9c6:	f7fd ff67 	bl	8008898 <ld_word>
 800a9ca:	4603      	mov	r3, r0
 800a9cc:	2b01      	cmp	r3, #1
 800a9ce:	d140      	bne.n	800aa52 <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 800a9d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a9d2:	3301      	adds	r3, #1
 800a9d4:	4619      	mov	r1, r3
 800a9d6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a9d8:	f7fe fa0e 	bl	8008df8 <move_window>
 800a9dc:	4603      	mov	r3, r0
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d137      	bne.n	800aa52 <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 800a9e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9e4:	2200      	movs	r2, #0
 800a9e6:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800a9e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9ea:	3338      	adds	r3, #56	; 0x38
 800a9ec:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800a9f0:	4618      	mov	r0, r3
 800a9f2:	f7fd ff51 	bl	8008898 <ld_word>
 800a9f6:	4603      	mov	r3, r0
 800a9f8:	461a      	mov	r2, r3
 800a9fa:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800a9fe:	429a      	cmp	r2, r3
 800aa00:	d127      	bne.n	800aa52 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800aa02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa04:	3338      	adds	r3, #56	; 0x38
 800aa06:	4618      	mov	r0, r3
 800aa08:	f7fd ff5e 	bl	80088c8 <ld_dword>
 800aa0c:	4602      	mov	r2, r0
 800aa0e:	4b1d      	ldr	r3, [pc, #116]	; (800aa84 <find_volume+0x500>)
 800aa10:	429a      	cmp	r2, r3
 800aa12:	d11e      	bne.n	800aa52 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800aa14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa16:	3338      	adds	r3, #56	; 0x38
 800aa18:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800aa1c:	4618      	mov	r0, r3
 800aa1e:	f7fd ff53 	bl	80088c8 <ld_dword>
 800aa22:	4602      	mov	r2, r0
 800aa24:	4b18      	ldr	r3, [pc, #96]	; (800aa88 <find_volume+0x504>)
 800aa26:	429a      	cmp	r2, r3
 800aa28:	d113      	bne.n	800aa52 <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800aa2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa2c:	3338      	adds	r3, #56	; 0x38
 800aa2e:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800aa32:	4618      	mov	r0, r3
 800aa34:	f7fd ff48 	bl	80088c8 <ld_dword>
 800aa38:	4602      	mov	r2, r0
 800aa3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa3c:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800aa3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa40:	3338      	adds	r3, #56	; 0x38
 800aa42:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800aa46:	4618      	mov	r0, r3
 800aa48:	f7fd ff3e 	bl	80088c8 <ld_dword>
 800aa4c:	4602      	mov	r2, r0
 800aa4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa50:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800aa52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa54:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800aa58:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800aa5a:	4b0c      	ldr	r3, [pc, #48]	; (800aa8c <find_volume+0x508>)
 800aa5c:	881b      	ldrh	r3, [r3, #0]
 800aa5e:	3301      	adds	r3, #1
 800aa60:	b29a      	uxth	r2, r3
 800aa62:	4b0a      	ldr	r3, [pc, #40]	; (800aa8c <find_volume+0x508>)
 800aa64:	801a      	strh	r2, [r3, #0]
 800aa66:	4b09      	ldr	r3, [pc, #36]	; (800aa8c <find_volume+0x508>)
 800aa68:	881a      	ldrh	r2, [r3, #0]
 800aa6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa6c:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800aa6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa70:	4a07      	ldr	r2, [pc, #28]	; (800aa90 <find_volume+0x50c>)
 800aa72:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800aa74:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800aa76:	f7fe f957 	bl	8008d28 <clear_lock>
#endif
	return FR_OK;
 800aa7a:	2300      	movs	r3, #0
}
 800aa7c:	4618      	mov	r0, r3
 800aa7e:	3758      	adds	r7, #88	; 0x58
 800aa80:	46bd      	mov	sp, r7
 800aa82:	bd80      	pop	{r7, pc}
 800aa84:	41615252 	.word	0x41615252
 800aa88:	61417272 	.word	0x61417272
 800aa8c:	2000049c 	.word	0x2000049c
 800aa90:	200004c0 	.word	0x200004c0

0800aa94 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800aa94:	b580      	push	{r7, lr}
 800aa96:	b084      	sub	sp, #16
 800aa98:	af00      	add	r7, sp, #0
 800aa9a:	6078      	str	r0, [r7, #4]
 800aa9c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800aa9e:	2309      	movs	r3, #9
 800aaa0:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d01c      	beq.n	800aae2 <validate+0x4e>
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d018      	beq.n	800aae2 <validate+0x4e>
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	781b      	ldrb	r3, [r3, #0]
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d013      	beq.n	800aae2 <validate+0x4e>
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	889a      	ldrh	r2, [r3, #4]
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	88db      	ldrh	r3, [r3, #6]
 800aac4:	429a      	cmp	r2, r3
 800aac6:	d10c      	bne.n	800aae2 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	785b      	ldrb	r3, [r3, #1]
 800aace:	4618      	mov	r0, r3
 800aad0:	f7fd fe44 	bl	800875c <disk_status>
 800aad4:	4603      	mov	r3, r0
 800aad6:	f003 0301 	and.w	r3, r3, #1
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d101      	bne.n	800aae2 <validate+0x4e>
			res = FR_OK;
 800aade:	2300      	movs	r3, #0
 800aae0:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800aae2:	7bfb      	ldrb	r3, [r7, #15]
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d102      	bne.n	800aaee <validate+0x5a>
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	e000      	b.n	800aaf0 <validate+0x5c>
 800aaee:	2300      	movs	r3, #0
 800aaf0:	683a      	ldr	r2, [r7, #0]
 800aaf2:	6013      	str	r3, [r2, #0]
	return res;
 800aaf4:	7bfb      	ldrb	r3, [r7, #15]
}
 800aaf6:	4618      	mov	r0, r3
 800aaf8:	3710      	adds	r7, #16
 800aafa:	46bd      	mov	sp, r7
 800aafc:	bd80      	pop	{r7, pc}
	...

0800ab00 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800ab00:	b580      	push	{r7, lr}
 800ab02:	b088      	sub	sp, #32
 800ab04:	af00      	add	r7, sp, #0
 800ab06:	60f8      	str	r0, [r7, #12]
 800ab08:	60b9      	str	r1, [r7, #8]
 800ab0a:	4613      	mov	r3, r2
 800ab0c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800ab0e:	68bb      	ldr	r3, [r7, #8]
 800ab10:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800ab12:	f107 0310 	add.w	r3, r7, #16
 800ab16:	4618      	mov	r0, r3
 800ab18:	f7ff fc9a 	bl	800a450 <get_ldnumber>
 800ab1c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800ab1e:	69fb      	ldr	r3, [r7, #28]
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	da01      	bge.n	800ab28 <f_mount+0x28>
 800ab24:	230b      	movs	r3, #11
 800ab26:	e02b      	b.n	800ab80 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800ab28:	4a17      	ldr	r2, [pc, #92]	; (800ab88 <f_mount+0x88>)
 800ab2a:	69fb      	ldr	r3, [r7, #28]
 800ab2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ab30:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800ab32:	69bb      	ldr	r3, [r7, #24]
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d005      	beq.n	800ab44 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800ab38:	69b8      	ldr	r0, [r7, #24]
 800ab3a:	f7fe f8f5 	bl	8008d28 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800ab3e:	69bb      	ldr	r3, [r7, #24]
 800ab40:	2200      	movs	r2, #0
 800ab42:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d002      	beq.n	800ab50 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	2200      	movs	r2, #0
 800ab4e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800ab50:	68fa      	ldr	r2, [r7, #12]
 800ab52:	490d      	ldr	r1, [pc, #52]	; (800ab88 <f_mount+0x88>)
 800ab54:	69fb      	ldr	r3, [r7, #28]
 800ab56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	d002      	beq.n	800ab66 <f_mount+0x66>
 800ab60:	79fb      	ldrb	r3, [r7, #7]
 800ab62:	2b01      	cmp	r3, #1
 800ab64:	d001      	beq.n	800ab6a <f_mount+0x6a>
 800ab66:	2300      	movs	r3, #0
 800ab68:	e00a      	b.n	800ab80 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800ab6a:	f107 010c 	add.w	r1, r7, #12
 800ab6e:	f107 0308 	add.w	r3, r7, #8
 800ab72:	2200      	movs	r2, #0
 800ab74:	4618      	mov	r0, r3
 800ab76:	f7ff fd05 	bl	800a584 <find_volume>
 800ab7a:	4603      	mov	r3, r0
 800ab7c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800ab7e:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab80:	4618      	mov	r0, r3
 800ab82:	3720      	adds	r7, #32
 800ab84:	46bd      	mov	sp, r7
 800ab86:	bd80      	pop	{r7, pc}
 800ab88:	20000498 	.word	0x20000498

0800ab8c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800ab8c:	b580      	push	{r7, lr}
 800ab8e:	b09a      	sub	sp, #104	; 0x68
 800ab90:	af00      	add	r7, sp, #0
 800ab92:	60f8      	str	r0, [r7, #12]
 800ab94:	60b9      	str	r1, [r7, #8]
 800ab96:	4613      	mov	r3, r2
 800ab98:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d101      	bne.n	800aba4 <f_open+0x18>
 800aba0:	2309      	movs	r3, #9
 800aba2:	e1bb      	b.n	800af1c <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800aba4:	79fb      	ldrb	r3, [r7, #7]
 800aba6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800abaa:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800abac:	79fa      	ldrb	r2, [r7, #7]
 800abae:	f107 0114 	add.w	r1, r7, #20
 800abb2:	f107 0308 	add.w	r3, r7, #8
 800abb6:	4618      	mov	r0, r3
 800abb8:	f7ff fce4 	bl	800a584 <find_volume>
 800abbc:	4603      	mov	r3, r0
 800abbe:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 800abc2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	f040 819f 	bne.w	800af0a <f_open+0x37e>
		dj.obj.fs = fs;
 800abcc:	697b      	ldr	r3, [r7, #20]
 800abce:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800abd0:	68ba      	ldr	r2, [r7, #8]
 800abd2:	f107 0318 	add.w	r3, r7, #24
 800abd6:	4611      	mov	r1, r2
 800abd8:	4618      	mov	r0, r3
 800abda:	f7ff fbc3 	bl	800a364 <follow_path>
 800abde:	4603      	mov	r3, r0
 800abe0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800abe4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d11a      	bne.n	800ac22 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800abec:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800abf0:	b25b      	sxtb	r3, r3
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	da03      	bge.n	800abfe <f_open+0x72>
				res = FR_INVALID_NAME;
 800abf6:	2306      	movs	r3, #6
 800abf8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800abfc:	e011      	b.n	800ac22 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800abfe:	79fb      	ldrb	r3, [r7, #7]
 800ac00:	f023 0301 	bic.w	r3, r3, #1
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	bf14      	ite	ne
 800ac08:	2301      	movne	r3, #1
 800ac0a:	2300      	moveq	r3, #0
 800ac0c:	b2db      	uxtb	r3, r3
 800ac0e:	461a      	mov	r2, r3
 800ac10:	f107 0318 	add.w	r3, r7, #24
 800ac14:	4611      	mov	r1, r2
 800ac16:	4618      	mov	r0, r3
 800ac18:	f7fd ff3e 	bl	8008a98 <chk_lock>
 800ac1c:	4603      	mov	r3, r0
 800ac1e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800ac22:	79fb      	ldrb	r3, [r7, #7]
 800ac24:	f003 031c 	and.w	r3, r3, #28
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d07f      	beq.n	800ad2c <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800ac2c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	d017      	beq.n	800ac64 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800ac34:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800ac38:	2b04      	cmp	r3, #4
 800ac3a:	d10e      	bne.n	800ac5a <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800ac3c:	f7fd ff88 	bl	8008b50 <enq_lock>
 800ac40:	4603      	mov	r3, r0
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d006      	beq.n	800ac54 <f_open+0xc8>
 800ac46:	f107 0318 	add.w	r3, r7, #24
 800ac4a:	4618      	mov	r0, r3
 800ac4c:	f7ff f8da 	bl	8009e04 <dir_register>
 800ac50:	4603      	mov	r3, r0
 800ac52:	e000      	b.n	800ac56 <f_open+0xca>
 800ac54:	2312      	movs	r3, #18
 800ac56:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800ac5a:	79fb      	ldrb	r3, [r7, #7]
 800ac5c:	f043 0308 	orr.w	r3, r3, #8
 800ac60:	71fb      	strb	r3, [r7, #7]
 800ac62:	e010      	b.n	800ac86 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800ac64:	7fbb      	ldrb	r3, [r7, #30]
 800ac66:	f003 0311 	and.w	r3, r3, #17
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d003      	beq.n	800ac76 <f_open+0xea>
					res = FR_DENIED;
 800ac6e:	2307      	movs	r3, #7
 800ac70:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800ac74:	e007      	b.n	800ac86 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800ac76:	79fb      	ldrb	r3, [r7, #7]
 800ac78:	f003 0304 	and.w	r3, r3, #4
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d002      	beq.n	800ac86 <f_open+0xfa>
 800ac80:	2308      	movs	r3, #8
 800ac82:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800ac86:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d168      	bne.n	800ad60 <f_open+0x1d4>
 800ac8e:	79fb      	ldrb	r3, [r7, #7]
 800ac90:	f003 0308 	and.w	r3, r3, #8
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d063      	beq.n	800ad60 <f_open+0x1d4>
				dw = GET_FATTIME();
 800ac98:	f7fd fa64 	bl	8008164 <get_fattime>
 800ac9c:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800ac9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aca0:	330e      	adds	r3, #14
 800aca2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800aca4:	4618      	mov	r0, r3
 800aca6:	f7fd fe4d 	bl	8008944 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800acaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800acac:	3316      	adds	r3, #22
 800acae:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800acb0:	4618      	mov	r0, r3
 800acb2:	f7fd fe47 	bl	8008944 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800acb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800acb8:	330b      	adds	r3, #11
 800acba:	2220      	movs	r2, #32
 800acbc:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800acbe:	697b      	ldr	r3, [r7, #20]
 800acc0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800acc2:	4611      	mov	r1, r2
 800acc4:	4618      	mov	r0, r3
 800acc6:	f7fe fe16 	bl	80098f6 <ld_clust>
 800acca:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800accc:	697b      	ldr	r3, [r7, #20]
 800acce:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800acd0:	2200      	movs	r2, #0
 800acd2:	4618      	mov	r0, r3
 800acd4:	f7fe fe2e 	bl	8009934 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800acd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800acda:	331c      	adds	r3, #28
 800acdc:	2100      	movs	r1, #0
 800acde:	4618      	mov	r0, r3
 800ace0:	f7fd fe30 	bl	8008944 <st_dword>
					fs->wflag = 1;
 800ace4:	697b      	ldr	r3, [r7, #20]
 800ace6:	2201      	movs	r2, #1
 800ace8:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800acea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800acec:	2b00      	cmp	r3, #0
 800acee:	d037      	beq.n	800ad60 <f_open+0x1d4>
						dw = fs->winsect;
 800acf0:	697b      	ldr	r3, [r7, #20]
 800acf2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800acf4:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 800acf6:	f107 0318 	add.w	r3, r7, #24
 800acfa:	2200      	movs	r2, #0
 800acfc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800acfe:	4618      	mov	r0, r3
 800ad00:	f7fe fb1e 	bl	8009340 <remove_chain>
 800ad04:	4603      	mov	r3, r0
 800ad06:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 800ad0a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d126      	bne.n	800ad60 <f_open+0x1d4>
							res = move_window(fs, dw);
 800ad12:	697b      	ldr	r3, [r7, #20]
 800ad14:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800ad16:	4618      	mov	r0, r3
 800ad18:	f7fe f86e 	bl	8008df8 <move_window>
 800ad1c:	4603      	mov	r3, r0
 800ad1e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800ad22:	697b      	ldr	r3, [r7, #20]
 800ad24:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800ad26:	3a01      	subs	r2, #1
 800ad28:	615a      	str	r2, [r3, #20]
 800ad2a:	e019      	b.n	800ad60 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800ad2c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d115      	bne.n	800ad60 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800ad34:	7fbb      	ldrb	r3, [r7, #30]
 800ad36:	f003 0310 	and.w	r3, r3, #16
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d003      	beq.n	800ad46 <f_open+0x1ba>
					res = FR_NO_FILE;
 800ad3e:	2304      	movs	r3, #4
 800ad40:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800ad44:	e00c      	b.n	800ad60 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800ad46:	79fb      	ldrb	r3, [r7, #7]
 800ad48:	f003 0302 	and.w	r3, r3, #2
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d007      	beq.n	800ad60 <f_open+0x1d4>
 800ad50:	7fbb      	ldrb	r3, [r7, #30]
 800ad52:	f003 0301 	and.w	r3, r3, #1
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d002      	beq.n	800ad60 <f_open+0x1d4>
						res = FR_DENIED;
 800ad5a:	2307      	movs	r3, #7
 800ad5c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800ad60:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d128      	bne.n	800adba <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800ad68:	79fb      	ldrb	r3, [r7, #7]
 800ad6a:	f003 0308 	and.w	r3, r3, #8
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d003      	beq.n	800ad7a <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800ad72:	79fb      	ldrb	r3, [r7, #7]
 800ad74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ad78:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800ad7a:	697b      	ldr	r3, [r7, #20]
 800ad7c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800ad82:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800ad88:	79fb      	ldrb	r3, [r7, #7]
 800ad8a:	f023 0301 	bic.w	r3, r3, #1
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	bf14      	ite	ne
 800ad92:	2301      	movne	r3, #1
 800ad94:	2300      	moveq	r3, #0
 800ad96:	b2db      	uxtb	r3, r3
 800ad98:	461a      	mov	r2, r3
 800ad9a:	f107 0318 	add.w	r3, r7, #24
 800ad9e:	4611      	mov	r1, r2
 800ada0:	4618      	mov	r0, r3
 800ada2:	f7fd fef7 	bl	8008b94 <inc_lock>
 800ada6:	4602      	mov	r2, r0
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	691b      	ldr	r3, [r3, #16]
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d102      	bne.n	800adba <f_open+0x22e>
 800adb4:	2302      	movs	r3, #2
 800adb6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800adba:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	f040 80a3 	bne.w	800af0a <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800adc4:	697b      	ldr	r3, [r7, #20]
 800adc6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800adc8:	4611      	mov	r1, r2
 800adca:	4618      	mov	r0, r3
 800adcc:	f7fe fd93 	bl	80098f6 <ld_clust>
 800add0:	4602      	mov	r2, r0
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800add6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800add8:	331c      	adds	r3, #28
 800adda:	4618      	mov	r0, r3
 800addc:	f7fd fd74 	bl	80088c8 <ld_dword>
 800ade0:	4602      	mov	r2, r0
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	2200      	movs	r2, #0
 800adea:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800adec:	697a      	ldr	r2, [r7, #20]
 800adee:	68fb      	ldr	r3, [r7, #12]
 800adf0:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800adf2:	697b      	ldr	r3, [r7, #20]
 800adf4:	88da      	ldrh	r2, [r3, #6]
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	79fa      	ldrb	r2, [r7, #7]
 800adfe:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	2200      	movs	r2, #0
 800ae04:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	2200      	movs	r2, #0
 800ae0a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	2200      	movs	r2, #0
 800ae10:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	3330      	adds	r3, #48	; 0x30
 800ae16:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800ae1a:	2100      	movs	r1, #0
 800ae1c:	4618      	mov	r0, r3
 800ae1e:	f7fd fdde 	bl	80089de <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800ae22:	79fb      	ldrb	r3, [r7, #7]
 800ae24:	f003 0320 	and.w	r3, r3, #32
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d06e      	beq.n	800af0a <f_open+0x37e>
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	68db      	ldr	r3, [r3, #12]
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d06a      	beq.n	800af0a <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	68da      	ldr	r2, [r3, #12]
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800ae3c:	697b      	ldr	r3, [r7, #20]
 800ae3e:	895b      	ldrh	r3, [r3, #10]
 800ae40:	461a      	mov	r2, r3
 800ae42:	697b      	ldr	r3, [r7, #20]
 800ae44:	899b      	ldrh	r3, [r3, #12]
 800ae46:	fb03 f302 	mul.w	r3, r3, r2
 800ae4a:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	689b      	ldr	r3, [r3, #8]
 800ae50:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	68db      	ldr	r3, [r3, #12]
 800ae56:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ae58:	e016      	b.n	800ae88 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800ae5e:	4618      	mov	r0, r3
 800ae60:	f7fe f887 	bl	8008f72 <get_fat>
 800ae64:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800ae66:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ae68:	2b01      	cmp	r3, #1
 800ae6a:	d802      	bhi.n	800ae72 <f_open+0x2e6>
 800ae6c:	2302      	movs	r3, #2
 800ae6e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800ae72:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ae74:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae78:	d102      	bne.n	800ae80 <f_open+0x2f4>
 800ae7a:	2301      	movs	r3, #1
 800ae7c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800ae80:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800ae82:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ae84:	1ad3      	subs	r3, r2, r3
 800ae86:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ae88:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	d103      	bne.n	800ae98 <f_open+0x30c>
 800ae90:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800ae92:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ae94:	429a      	cmp	r2, r3
 800ae96:	d8e0      	bhi.n	800ae5a <f_open+0x2ce>
				}
				fp->clust = clst;
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800ae9c:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800ae9e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d131      	bne.n	800af0a <f_open+0x37e>
 800aea6:	697b      	ldr	r3, [r7, #20]
 800aea8:	899b      	ldrh	r3, [r3, #12]
 800aeaa:	461a      	mov	r2, r3
 800aeac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800aeae:	fbb3 f1f2 	udiv	r1, r3, r2
 800aeb2:	fb02 f201 	mul.w	r2, r2, r1
 800aeb6:	1a9b      	subs	r3, r3, r2
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	d026      	beq.n	800af0a <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800aebc:	697b      	ldr	r3, [r7, #20]
 800aebe:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800aec0:	4618      	mov	r0, r3
 800aec2:	f7fe f837 	bl	8008f34 <clust2sect>
 800aec6:	64f8      	str	r0, [r7, #76]	; 0x4c
 800aec8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d103      	bne.n	800aed6 <f_open+0x34a>
						res = FR_INT_ERR;
 800aece:	2302      	movs	r3, #2
 800aed0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800aed4:	e019      	b.n	800af0a <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800aed6:	697b      	ldr	r3, [r7, #20]
 800aed8:	899b      	ldrh	r3, [r3, #12]
 800aeda:	461a      	mov	r2, r3
 800aedc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800aede:	fbb3 f2f2 	udiv	r2, r3, r2
 800aee2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800aee4:	441a      	add	r2, r3
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800aeea:	697b      	ldr	r3, [r7, #20]
 800aeec:	7858      	ldrb	r0, [r3, #1]
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	6a1a      	ldr	r2, [r3, #32]
 800aef8:	2301      	movs	r3, #1
 800aefa:	f7fd fc6f 	bl	80087dc <disk_read>
 800aefe:	4603      	mov	r3, r0
 800af00:	2b00      	cmp	r3, #0
 800af02:	d002      	beq.n	800af0a <f_open+0x37e>
 800af04:	2301      	movs	r3, #1
 800af06:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800af0a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d002      	beq.n	800af18 <f_open+0x38c>
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	2200      	movs	r2, #0
 800af16:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800af18:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800af1c:	4618      	mov	r0, r3
 800af1e:	3768      	adds	r7, #104	; 0x68
 800af20:	46bd      	mov	sp, r7
 800af22:	bd80      	pop	{r7, pc}

0800af24 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800af24:	b580      	push	{r7, lr}
 800af26:	b08c      	sub	sp, #48	; 0x30
 800af28:	af00      	add	r7, sp, #0
 800af2a:	60f8      	str	r0, [r7, #12]
 800af2c:	60b9      	str	r1, [r7, #8]
 800af2e:	607a      	str	r2, [r7, #4]
 800af30:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800af32:	68bb      	ldr	r3, [r7, #8]
 800af34:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800af36:	683b      	ldr	r3, [r7, #0]
 800af38:	2200      	movs	r2, #0
 800af3a:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	f107 0210 	add.w	r2, r7, #16
 800af42:	4611      	mov	r1, r2
 800af44:	4618      	mov	r0, r3
 800af46:	f7ff fda5 	bl	800aa94 <validate>
 800af4a:	4603      	mov	r3, r0
 800af4c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800af50:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800af54:	2b00      	cmp	r3, #0
 800af56:	d107      	bne.n	800af68 <f_write+0x44>
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	7d5b      	ldrb	r3, [r3, #21]
 800af5c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800af60:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800af64:	2b00      	cmp	r3, #0
 800af66:	d002      	beq.n	800af6e <f_write+0x4a>
 800af68:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800af6c:	e16a      	b.n	800b244 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	7d1b      	ldrb	r3, [r3, #20]
 800af72:	f003 0302 	and.w	r3, r3, #2
 800af76:	2b00      	cmp	r3, #0
 800af78:	d101      	bne.n	800af7e <f_write+0x5a>
 800af7a:	2307      	movs	r3, #7
 800af7c:	e162      	b.n	800b244 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800af7e:	68fb      	ldr	r3, [r7, #12]
 800af80:	699a      	ldr	r2, [r3, #24]
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	441a      	add	r2, r3
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	699b      	ldr	r3, [r3, #24]
 800af8a:	429a      	cmp	r2, r3
 800af8c:	f080 814c 	bcs.w	800b228 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	699b      	ldr	r3, [r3, #24]
 800af94:	43db      	mvns	r3, r3
 800af96:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800af98:	e146      	b.n	800b228 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	699b      	ldr	r3, [r3, #24]
 800af9e:	693a      	ldr	r2, [r7, #16]
 800afa0:	8992      	ldrh	r2, [r2, #12]
 800afa2:	fbb3 f1f2 	udiv	r1, r3, r2
 800afa6:	fb02 f201 	mul.w	r2, r2, r1
 800afaa:	1a9b      	subs	r3, r3, r2
 800afac:	2b00      	cmp	r3, #0
 800afae:	f040 80f1 	bne.w	800b194 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	699b      	ldr	r3, [r3, #24]
 800afb6:	693a      	ldr	r2, [r7, #16]
 800afb8:	8992      	ldrh	r2, [r2, #12]
 800afba:	fbb3 f3f2 	udiv	r3, r3, r2
 800afbe:	693a      	ldr	r2, [r7, #16]
 800afc0:	8952      	ldrh	r2, [r2, #10]
 800afc2:	3a01      	subs	r2, #1
 800afc4:	4013      	ands	r3, r2
 800afc6:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800afc8:	69bb      	ldr	r3, [r7, #24]
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d143      	bne.n	800b056 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	699b      	ldr	r3, [r3, #24]
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d10c      	bne.n	800aff0 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800afd6:	68fb      	ldr	r3, [r7, #12]
 800afd8:	689b      	ldr	r3, [r3, #8]
 800afda:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800afdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d11a      	bne.n	800b018 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	2100      	movs	r1, #0
 800afe6:	4618      	mov	r0, r3
 800afe8:	f7fe fa0f 	bl	800940a <create_chain>
 800afec:	62b8      	str	r0, [r7, #40]	; 0x28
 800afee:	e013      	b.n	800b018 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d007      	beq.n	800b008 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	699b      	ldr	r3, [r3, #24]
 800affc:	4619      	mov	r1, r3
 800affe:	68f8      	ldr	r0, [r7, #12]
 800b000:	f7fe fa9b 	bl	800953a <clmt_clust>
 800b004:	62b8      	str	r0, [r7, #40]	; 0x28
 800b006:	e007      	b.n	800b018 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800b008:	68fa      	ldr	r2, [r7, #12]
 800b00a:	68fb      	ldr	r3, [r7, #12]
 800b00c:	69db      	ldr	r3, [r3, #28]
 800b00e:	4619      	mov	r1, r3
 800b010:	4610      	mov	r0, r2
 800b012:	f7fe f9fa 	bl	800940a <create_chain>
 800b016:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800b018:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	f000 8109 	beq.w	800b232 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800b020:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b022:	2b01      	cmp	r3, #1
 800b024:	d104      	bne.n	800b030 <f_write+0x10c>
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	2202      	movs	r2, #2
 800b02a:	755a      	strb	r2, [r3, #21]
 800b02c:	2302      	movs	r3, #2
 800b02e:	e109      	b.n	800b244 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800b030:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b032:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b036:	d104      	bne.n	800b042 <f_write+0x11e>
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	2201      	movs	r2, #1
 800b03c:	755a      	strb	r2, [r3, #21]
 800b03e:	2301      	movs	r3, #1
 800b040:	e100      	b.n	800b244 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b046:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800b048:	68fb      	ldr	r3, [r7, #12]
 800b04a:	689b      	ldr	r3, [r3, #8]
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d102      	bne.n	800b056 <f_write+0x132>
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b054:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	7d1b      	ldrb	r3, [r3, #20]
 800b05a:	b25b      	sxtb	r3, r3
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	da18      	bge.n	800b092 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800b060:	693b      	ldr	r3, [r7, #16]
 800b062:	7858      	ldrb	r0, [r3, #1]
 800b064:	68fb      	ldr	r3, [r7, #12]
 800b066:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	6a1a      	ldr	r2, [r3, #32]
 800b06e:	2301      	movs	r3, #1
 800b070:	f7fd fbd4 	bl	800881c <disk_write>
 800b074:	4603      	mov	r3, r0
 800b076:	2b00      	cmp	r3, #0
 800b078:	d004      	beq.n	800b084 <f_write+0x160>
 800b07a:	68fb      	ldr	r3, [r7, #12]
 800b07c:	2201      	movs	r2, #1
 800b07e:	755a      	strb	r2, [r3, #21]
 800b080:	2301      	movs	r3, #1
 800b082:	e0df      	b.n	800b244 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	7d1b      	ldrb	r3, [r3, #20]
 800b088:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b08c:	b2da      	uxtb	r2, r3
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800b092:	693a      	ldr	r2, [r7, #16]
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	69db      	ldr	r3, [r3, #28]
 800b098:	4619      	mov	r1, r3
 800b09a:	4610      	mov	r0, r2
 800b09c:	f7fd ff4a 	bl	8008f34 <clust2sect>
 800b0a0:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800b0a2:	697b      	ldr	r3, [r7, #20]
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	d104      	bne.n	800b0b2 <f_write+0x18e>
 800b0a8:	68fb      	ldr	r3, [r7, #12]
 800b0aa:	2202      	movs	r2, #2
 800b0ac:	755a      	strb	r2, [r3, #21]
 800b0ae:	2302      	movs	r3, #2
 800b0b0:	e0c8      	b.n	800b244 <f_write+0x320>
			sect += csect;
 800b0b2:	697a      	ldr	r2, [r7, #20]
 800b0b4:	69bb      	ldr	r3, [r7, #24]
 800b0b6:	4413      	add	r3, r2
 800b0b8:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800b0ba:	693b      	ldr	r3, [r7, #16]
 800b0bc:	899b      	ldrh	r3, [r3, #12]
 800b0be:	461a      	mov	r2, r3
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	fbb3 f3f2 	udiv	r3, r3, r2
 800b0c6:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800b0c8:	6a3b      	ldr	r3, [r7, #32]
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d043      	beq.n	800b156 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800b0ce:	69ba      	ldr	r2, [r7, #24]
 800b0d0:	6a3b      	ldr	r3, [r7, #32]
 800b0d2:	4413      	add	r3, r2
 800b0d4:	693a      	ldr	r2, [r7, #16]
 800b0d6:	8952      	ldrh	r2, [r2, #10]
 800b0d8:	4293      	cmp	r3, r2
 800b0da:	d905      	bls.n	800b0e8 <f_write+0x1c4>
					cc = fs->csize - csect;
 800b0dc:	693b      	ldr	r3, [r7, #16]
 800b0de:	895b      	ldrh	r3, [r3, #10]
 800b0e0:	461a      	mov	r2, r3
 800b0e2:	69bb      	ldr	r3, [r7, #24]
 800b0e4:	1ad3      	subs	r3, r2, r3
 800b0e6:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800b0e8:	693b      	ldr	r3, [r7, #16]
 800b0ea:	7858      	ldrb	r0, [r3, #1]
 800b0ec:	6a3b      	ldr	r3, [r7, #32]
 800b0ee:	697a      	ldr	r2, [r7, #20]
 800b0f0:	69f9      	ldr	r1, [r7, #28]
 800b0f2:	f7fd fb93 	bl	800881c <disk_write>
 800b0f6:	4603      	mov	r3, r0
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d004      	beq.n	800b106 <f_write+0x1e2>
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	2201      	movs	r2, #1
 800b100:	755a      	strb	r2, [r3, #21]
 800b102:	2301      	movs	r3, #1
 800b104:	e09e      	b.n	800b244 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	6a1a      	ldr	r2, [r3, #32]
 800b10a:	697b      	ldr	r3, [r7, #20]
 800b10c:	1ad3      	subs	r3, r2, r3
 800b10e:	6a3a      	ldr	r2, [r7, #32]
 800b110:	429a      	cmp	r2, r3
 800b112:	d918      	bls.n	800b146 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	6a1a      	ldr	r2, [r3, #32]
 800b11e:	697b      	ldr	r3, [r7, #20]
 800b120:	1ad3      	subs	r3, r2, r3
 800b122:	693a      	ldr	r2, [r7, #16]
 800b124:	8992      	ldrh	r2, [r2, #12]
 800b126:	fb02 f303 	mul.w	r3, r2, r3
 800b12a:	69fa      	ldr	r2, [r7, #28]
 800b12c:	18d1      	adds	r1, r2, r3
 800b12e:	693b      	ldr	r3, [r7, #16]
 800b130:	899b      	ldrh	r3, [r3, #12]
 800b132:	461a      	mov	r2, r3
 800b134:	f7fd fc32 	bl	800899c <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	7d1b      	ldrb	r3, [r3, #20]
 800b13c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b140:	b2da      	uxtb	r2, r3
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800b146:	693b      	ldr	r3, [r7, #16]
 800b148:	899b      	ldrh	r3, [r3, #12]
 800b14a:	461a      	mov	r2, r3
 800b14c:	6a3b      	ldr	r3, [r7, #32]
 800b14e:	fb02 f303 	mul.w	r3, r2, r3
 800b152:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800b154:	e04b      	b.n	800b1ee <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	6a1b      	ldr	r3, [r3, #32]
 800b15a:	697a      	ldr	r2, [r7, #20]
 800b15c:	429a      	cmp	r2, r3
 800b15e:	d016      	beq.n	800b18e <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 800b160:	68fb      	ldr	r3, [r7, #12]
 800b162:	699a      	ldr	r2, [r3, #24]
 800b164:	68fb      	ldr	r3, [r7, #12]
 800b166:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800b168:	429a      	cmp	r2, r3
 800b16a:	d210      	bcs.n	800b18e <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800b16c:	693b      	ldr	r3, [r7, #16]
 800b16e:	7858      	ldrb	r0, [r3, #1]
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800b176:	2301      	movs	r3, #1
 800b178:	697a      	ldr	r2, [r7, #20]
 800b17a:	f7fd fb2f 	bl	80087dc <disk_read>
 800b17e:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800b180:	2b00      	cmp	r3, #0
 800b182:	d004      	beq.n	800b18e <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	2201      	movs	r2, #1
 800b188:	755a      	strb	r2, [r3, #21]
 800b18a:	2301      	movs	r3, #1
 800b18c:	e05a      	b.n	800b244 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	697a      	ldr	r2, [r7, #20]
 800b192:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800b194:	693b      	ldr	r3, [r7, #16]
 800b196:	899b      	ldrh	r3, [r3, #12]
 800b198:	4618      	mov	r0, r3
 800b19a:	68fb      	ldr	r3, [r7, #12]
 800b19c:	699b      	ldr	r3, [r3, #24]
 800b19e:	693a      	ldr	r2, [r7, #16]
 800b1a0:	8992      	ldrh	r2, [r2, #12]
 800b1a2:	fbb3 f1f2 	udiv	r1, r3, r2
 800b1a6:	fb02 f201 	mul.w	r2, r2, r1
 800b1aa:	1a9b      	subs	r3, r3, r2
 800b1ac:	1ac3      	subs	r3, r0, r3
 800b1ae:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800b1b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	429a      	cmp	r2, r3
 800b1b6:	d901      	bls.n	800b1bc <f_write+0x298>
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	699b      	ldr	r3, [r3, #24]
 800b1c6:	693a      	ldr	r2, [r7, #16]
 800b1c8:	8992      	ldrh	r2, [r2, #12]
 800b1ca:	fbb3 f0f2 	udiv	r0, r3, r2
 800b1ce:	fb02 f200 	mul.w	r2, r2, r0
 800b1d2:	1a9b      	subs	r3, r3, r2
 800b1d4:	440b      	add	r3, r1
 800b1d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b1d8:	69f9      	ldr	r1, [r7, #28]
 800b1da:	4618      	mov	r0, r3
 800b1dc:	f7fd fbde 	bl	800899c <mem_cpy>
		fp->flag |= FA_DIRTY;
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	7d1b      	ldrb	r3, [r3, #20]
 800b1e4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800b1e8:	b2da      	uxtb	r2, r3
 800b1ea:	68fb      	ldr	r3, [r7, #12]
 800b1ec:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800b1ee:	69fa      	ldr	r2, [r7, #28]
 800b1f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1f2:	4413      	add	r3, r2
 800b1f4:	61fb      	str	r3, [r7, #28]
 800b1f6:	68fb      	ldr	r3, [r7, #12]
 800b1f8:	699a      	ldr	r2, [r3, #24]
 800b1fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1fc:	441a      	add	r2, r3
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	619a      	str	r2, [r3, #24]
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	68da      	ldr	r2, [r3, #12]
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	699b      	ldr	r3, [r3, #24]
 800b20a:	429a      	cmp	r2, r3
 800b20c:	bf38      	it	cc
 800b20e:	461a      	movcc	r2, r3
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	60da      	str	r2, [r3, #12]
 800b214:	683b      	ldr	r3, [r7, #0]
 800b216:	681a      	ldr	r2, [r3, #0]
 800b218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b21a:	441a      	add	r2, r3
 800b21c:	683b      	ldr	r3, [r7, #0]
 800b21e:	601a      	str	r2, [r3, #0]
 800b220:	687a      	ldr	r2, [r7, #4]
 800b222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b224:	1ad3      	subs	r3, r2, r3
 800b226:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	f47f aeb5 	bne.w	800af9a <f_write+0x76>
 800b230:	e000      	b.n	800b234 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800b232:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	7d1b      	ldrb	r3, [r3, #20]
 800b238:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b23c:	b2da      	uxtb	r2, r3
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800b242:	2300      	movs	r3, #0
}
 800b244:	4618      	mov	r0, r3
 800b246:	3730      	adds	r7, #48	; 0x30
 800b248:	46bd      	mov	sp, r7
 800b24a:	bd80      	pop	{r7, pc}

0800b24c <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800b24c:	b580      	push	{r7, lr}
 800b24e:	b086      	sub	sp, #24
 800b250:	af00      	add	r7, sp, #0
 800b252:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	f107 0208 	add.w	r2, r7, #8
 800b25a:	4611      	mov	r1, r2
 800b25c:	4618      	mov	r0, r3
 800b25e:	f7ff fc19 	bl	800aa94 <validate>
 800b262:	4603      	mov	r3, r0
 800b264:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800b266:	7dfb      	ldrb	r3, [r7, #23]
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d168      	bne.n	800b33e <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	7d1b      	ldrb	r3, [r3, #20]
 800b270:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b274:	2b00      	cmp	r3, #0
 800b276:	d062      	beq.n	800b33e <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	7d1b      	ldrb	r3, [r3, #20]
 800b27c:	b25b      	sxtb	r3, r3
 800b27e:	2b00      	cmp	r3, #0
 800b280:	da15      	bge.n	800b2ae <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800b282:	68bb      	ldr	r3, [r7, #8]
 800b284:	7858      	ldrb	r0, [r3, #1]
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	6a1a      	ldr	r2, [r3, #32]
 800b290:	2301      	movs	r3, #1
 800b292:	f7fd fac3 	bl	800881c <disk_write>
 800b296:	4603      	mov	r3, r0
 800b298:	2b00      	cmp	r3, #0
 800b29a:	d001      	beq.n	800b2a0 <f_sync+0x54>
 800b29c:	2301      	movs	r3, #1
 800b29e:	e04f      	b.n	800b340 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	7d1b      	ldrb	r3, [r3, #20]
 800b2a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b2a8:	b2da      	uxtb	r2, r3
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800b2ae:	f7fc ff59 	bl	8008164 <get_fattime>
 800b2b2:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800b2b4:	68ba      	ldr	r2, [r7, #8]
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b2ba:	4619      	mov	r1, r3
 800b2bc:	4610      	mov	r0, r2
 800b2be:	f7fd fd9b 	bl	8008df8 <move_window>
 800b2c2:	4603      	mov	r3, r0
 800b2c4:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800b2c6:	7dfb      	ldrb	r3, [r7, #23]
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d138      	bne.n	800b33e <f_sync+0xf2>
					dir = fp->dir_ptr;
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b2d0:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800b2d2:	68fb      	ldr	r3, [r7, #12]
 800b2d4:	330b      	adds	r3, #11
 800b2d6:	781a      	ldrb	r2, [r3, #0]
 800b2d8:	68fb      	ldr	r3, [r7, #12]
 800b2da:	330b      	adds	r3, #11
 800b2dc:	f042 0220 	orr.w	r2, r2, #32
 800b2e0:	b2d2      	uxtb	r2, r2
 800b2e2:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	6818      	ldr	r0, [r3, #0]
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	689b      	ldr	r3, [r3, #8]
 800b2ec:	461a      	mov	r2, r3
 800b2ee:	68f9      	ldr	r1, [r7, #12]
 800b2f0:	f7fe fb20 	bl	8009934 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	f103 021c 	add.w	r2, r3, #28
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	68db      	ldr	r3, [r3, #12]
 800b2fe:	4619      	mov	r1, r3
 800b300:	4610      	mov	r0, r2
 800b302:	f7fd fb1f 	bl	8008944 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	3316      	adds	r3, #22
 800b30a:	6939      	ldr	r1, [r7, #16]
 800b30c:	4618      	mov	r0, r3
 800b30e:	f7fd fb19 	bl	8008944 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	3312      	adds	r3, #18
 800b316:	2100      	movs	r1, #0
 800b318:	4618      	mov	r0, r3
 800b31a:	f7fd faf8 	bl	800890e <st_word>
					fs->wflag = 1;
 800b31e:	68bb      	ldr	r3, [r7, #8]
 800b320:	2201      	movs	r2, #1
 800b322:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800b324:	68bb      	ldr	r3, [r7, #8]
 800b326:	4618      	mov	r0, r3
 800b328:	f7fd fd94 	bl	8008e54 <sync_fs>
 800b32c:	4603      	mov	r3, r0
 800b32e:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	7d1b      	ldrb	r3, [r3, #20]
 800b334:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b338:	b2da      	uxtb	r2, r3
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800b33e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b340:	4618      	mov	r0, r3
 800b342:	3718      	adds	r7, #24
 800b344:	46bd      	mov	sp, r7
 800b346:	bd80      	pop	{r7, pc}

0800b348 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800b348:	b580      	push	{r7, lr}
 800b34a:	b084      	sub	sp, #16
 800b34c:	af00      	add	r7, sp, #0
 800b34e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800b350:	6878      	ldr	r0, [r7, #4]
 800b352:	f7ff ff7b 	bl	800b24c <f_sync>
 800b356:	4603      	mov	r3, r0
 800b358:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800b35a:	7bfb      	ldrb	r3, [r7, #15]
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d118      	bne.n	800b392 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	f107 0208 	add.w	r2, r7, #8
 800b366:	4611      	mov	r1, r2
 800b368:	4618      	mov	r0, r3
 800b36a:	f7ff fb93 	bl	800aa94 <validate>
 800b36e:	4603      	mov	r3, r0
 800b370:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800b372:	7bfb      	ldrb	r3, [r7, #15]
 800b374:	2b00      	cmp	r3, #0
 800b376:	d10c      	bne.n	800b392 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	691b      	ldr	r3, [r3, #16]
 800b37c:	4618      	mov	r0, r3
 800b37e:	f7fd fc97 	bl	8008cb0 <dec_lock>
 800b382:	4603      	mov	r3, r0
 800b384:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800b386:	7bfb      	ldrb	r3, [r7, #15]
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d102      	bne.n	800b392 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	2200      	movs	r2, #0
 800b390:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800b392:	7bfb      	ldrb	r3, [r7, #15]
}
 800b394:	4618      	mov	r0, r3
 800b396:	3710      	adds	r7, #16
 800b398:	46bd      	mov	sp, r7
 800b39a:	bd80      	pop	{r7, pc}

0800b39c <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 800b39c:	b580      	push	{r7, lr}
 800b39e:	b084      	sub	sp, #16
 800b3a0:	af00      	add	r7, sp, #0
 800b3a2:	6078      	str	r0, [r7, #4]
 800b3a4:	460b      	mov	r3, r1
 800b3a6:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 800b3a8:	78fb      	ldrb	r3, [r7, #3]
 800b3aa:	2b0a      	cmp	r3, #10
 800b3ac:	d103      	bne.n	800b3b6 <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 800b3ae:	210d      	movs	r1, #13
 800b3b0:	6878      	ldr	r0, [r7, #4]
 800b3b2:	f7ff fff3 	bl	800b39c <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	685b      	ldr	r3, [r3, #4]
 800b3ba:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	db25      	blt.n	800b40e <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	1c5a      	adds	r2, r3, #1
 800b3c6:	60fa      	str	r2, [r7, #12]
 800b3c8:	687a      	ldr	r2, [r7, #4]
 800b3ca:	4413      	add	r3, r2
 800b3cc:	78fa      	ldrb	r2, [r7, #3]
 800b3ce:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	2b3c      	cmp	r3, #60	; 0x3c
 800b3d4:	dd12      	ble.n	800b3fc <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	6818      	ldr	r0, [r3, #0]
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	f103 010c 	add.w	r1, r3, #12
 800b3e0:	68fa      	ldr	r2, [r7, #12]
 800b3e2:	f107 0308 	add.w	r3, r7, #8
 800b3e6:	f7ff fd9d 	bl	800af24 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 800b3ea:	68ba      	ldr	r2, [r7, #8]
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	429a      	cmp	r2, r3
 800b3f0:	d101      	bne.n	800b3f6 <putc_bfd+0x5a>
 800b3f2:	2300      	movs	r3, #0
 800b3f4:	e001      	b.n	800b3fa <putc_bfd+0x5e>
 800b3f6:	f04f 33ff 	mov.w	r3, #4294967295
 800b3fa:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	68fa      	ldr	r2, [r7, #12]
 800b400:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	689b      	ldr	r3, [r3, #8]
 800b406:	1c5a      	adds	r2, r3, #1
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	609a      	str	r2, [r3, #8]
 800b40c:	e000      	b.n	800b410 <putc_bfd+0x74>
	if (i < 0) return;
 800b40e:	bf00      	nop
}
 800b410:	3710      	adds	r7, #16
 800b412:	46bd      	mov	sp, r7
 800b414:	bd80      	pop	{r7, pc}

0800b416 <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 800b416:	b580      	push	{r7, lr}
 800b418:	b084      	sub	sp, #16
 800b41a:	af00      	add	r7, sp, #0
 800b41c:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	685b      	ldr	r3, [r3, #4]
 800b422:	2b00      	cmp	r3, #0
 800b424:	db17      	blt.n	800b456 <putc_flush+0x40>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	6818      	ldr	r0, [r3, #0]
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	f103 010c 	add.w	r1, r3, #12
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	685b      	ldr	r3, [r3, #4]
 800b434:	461a      	mov	r2, r3
 800b436:	f107 030c 	add.w	r3, r7, #12
 800b43a:	f7ff fd73 	bl	800af24 <f_write>
 800b43e:	4603      	mov	r3, r0
 800b440:	2b00      	cmp	r3, #0
 800b442:	d108      	bne.n	800b456 <putc_flush+0x40>
		&& (UINT)pb->idx == nw) return pb->nchr;
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	685b      	ldr	r3, [r3, #4]
 800b448:	461a      	mov	r2, r3
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	429a      	cmp	r2, r3
 800b44e:	d102      	bne.n	800b456 <putc_flush+0x40>
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	689b      	ldr	r3, [r3, #8]
 800b454:	e001      	b.n	800b45a <putc_flush+0x44>
	return EOF;
 800b456:	f04f 33ff 	mov.w	r3, #4294967295
}
 800b45a:	4618      	mov	r0, r3
 800b45c:	3710      	adds	r7, #16
 800b45e:	46bd      	mov	sp, r7
 800b460:	bd80      	pop	{r7, pc}

0800b462 <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 800b462:	b480      	push	{r7}
 800b464:	b083      	sub	sp, #12
 800b466:	af00      	add	r7, sp, #0
 800b468:	6078      	str	r0, [r7, #4]
 800b46a:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	683a      	ldr	r2, [r7, #0]
 800b470:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	2200      	movs	r2, #0
 800b476:	605a      	str	r2, [r3, #4]
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	685a      	ldr	r2, [r3, #4]
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	609a      	str	r2, [r3, #8]
}
 800b480:	bf00      	nop
 800b482:	370c      	adds	r7, #12
 800b484:	46bd      	mov	sp, r7
 800b486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b48a:	4770      	bx	lr

0800b48c <f_printf>:
int f_printf (
	FIL* fp,			/* Pointer to the file object */
	const TCHAR* fmt,	/* Pointer to the format string */
	...					/* Optional arguments... */
)
{
 800b48c:	b40e      	push	{r1, r2, r3}
 800b48e:	b580      	push	{r7, lr}
 800b490:	b0a7      	sub	sp, #156	; 0x9c
 800b492:	af00      	add	r7, sp, #0
 800b494:	6078      	str	r0, [r7, #4]
	UINT i, j, w;
	DWORD v;
	TCHAR c, d, str[32], *p;


	putc_init(&pb, fp);
 800b496:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b49a:	6879      	ldr	r1, [r7, #4]
 800b49c:	4618      	mov	r0, r3
 800b49e:	f7ff ffe0 	bl	800b462 <putc_init>

	va_start(arp, fmt);
 800b4a2:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800b4a6:	67bb      	str	r3, [r7, #120]	; 0x78

	for (;;) {
		c = *fmt++;
 800b4a8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800b4ac:	1c5a      	adds	r2, r3, #1
 800b4ae:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b4b2:	781b      	ldrb	r3, [r3, #0]
 800b4b4:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		if (c == 0) break;			/* End of string */
 800b4b8:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	f000 81f4 	beq.w	800b8aa <f_printf+0x41e>
		if (c != '%') {				/* Non escape character */
 800b4c2:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b4c6:	2b25      	cmp	r3, #37	; 0x25
 800b4c8:	d008      	beq.n	800b4dc <f_printf+0x50>
			putc_bfd(&pb, c);
 800b4ca:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
 800b4ce:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b4d2:	4611      	mov	r1, r2
 800b4d4:	4618      	mov	r0, r3
 800b4d6:	f7ff ff61 	bl	800b39c <putc_bfd>
			continue;
 800b4da:	e1e5      	b.n	800b8a8 <f_printf+0x41c>
		}
		w = f = 0;
 800b4dc:	2300      	movs	r3, #0
 800b4de:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800b4e2:	2300      	movs	r3, #0
 800b4e4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
		c = *fmt++;
 800b4e8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800b4ec:	1c5a      	adds	r2, r3, #1
 800b4ee:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b4f2:	781b      	ldrb	r3, [r3, #0]
 800b4f4:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		if (c == '0') {				/* Flag: '0' padding */
 800b4f8:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b4fc:	2b30      	cmp	r3, #48	; 0x30
 800b4fe:	d10b      	bne.n	800b518 <f_printf+0x8c>
			f = 1; c = *fmt++;
 800b500:	2301      	movs	r3, #1
 800b502:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800b506:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800b50a:	1c5a      	adds	r2, r3, #1
 800b50c:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b510:	781b      	ldrb	r3, [r3, #0]
 800b512:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
 800b516:	e024      	b.n	800b562 <f_printf+0xd6>
		} else {
			if (c == '-') {			/* Flag: left justified */
 800b518:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b51c:	2b2d      	cmp	r3, #45	; 0x2d
 800b51e:	d120      	bne.n	800b562 <f_printf+0xd6>
				f = 2; c = *fmt++;
 800b520:	2302      	movs	r3, #2
 800b522:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800b526:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800b52a:	1c5a      	adds	r2, r3, #1
 800b52c:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b530:	781b      	ldrb	r3, [r3, #0]
 800b532:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
			}
		}
		while (IsDigit(c)) {		/* Precision */
 800b536:	e014      	b.n	800b562 <f_printf+0xd6>
			w = w * 10 + c - '0';
 800b538:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800b53c:	4613      	mov	r3, r2
 800b53e:	009b      	lsls	r3, r3, #2
 800b540:	4413      	add	r3, r2
 800b542:	005b      	lsls	r3, r3, #1
 800b544:	461a      	mov	r2, r3
 800b546:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b54a:	4413      	add	r3, r2
 800b54c:	3b30      	subs	r3, #48	; 0x30
 800b54e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			c = *fmt++;
 800b552:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800b556:	1c5a      	adds	r2, r3, #1
 800b558:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b55c:	781b      	ldrb	r3, [r3, #0]
 800b55e:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		while (IsDigit(c)) {		/* Precision */
 800b562:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b566:	2b2f      	cmp	r3, #47	; 0x2f
 800b568:	d903      	bls.n	800b572 <f_printf+0xe6>
 800b56a:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b56e:	2b39      	cmp	r3, #57	; 0x39
 800b570:	d9e2      	bls.n	800b538 <f_printf+0xac>
		}
		if (c == 'l' || c == 'L') {	/* Prefix: Size is long int */
 800b572:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b576:	2b6c      	cmp	r3, #108	; 0x6c
 800b578:	d003      	beq.n	800b582 <f_printf+0xf6>
 800b57a:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b57e:	2b4c      	cmp	r3, #76	; 0x4c
 800b580:	d10d      	bne.n	800b59e <f_printf+0x112>
			f |= 4; c = *fmt++;
 800b582:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800b586:	f043 0304 	orr.w	r3, r3, #4
 800b58a:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800b58e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800b592:	1c5a      	adds	r2, r3, #1
 800b594:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b598:	781b      	ldrb	r3, [r3, #0]
 800b59a:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		}
		if (!c) break;
 800b59e:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	f000 8183 	beq.w	800b8ae <f_printf+0x422>
		d = c;
 800b5a8:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b5ac:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		if (IsLower(d)) d -= 0x20;
 800b5b0:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800b5b4:	2b60      	cmp	r3, #96	; 0x60
 800b5b6:	d908      	bls.n	800b5ca <f_printf+0x13e>
 800b5b8:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800b5bc:	2b7a      	cmp	r3, #122	; 0x7a
 800b5be:	d804      	bhi.n	800b5ca <f_printf+0x13e>
 800b5c0:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800b5c4:	3b20      	subs	r3, #32
 800b5c6:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		switch (d) {				/* Type is... */
 800b5ca:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800b5ce:	3b42      	subs	r3, #66	; 0x42
 800b5d0:	2b16      	cmp	r3, #22
 800b5d2:	f200 8098 	bhi.w	800b706 <f_printf+0x27a>
 800b5d6:	a201      	add	r2, pc, #4	; (adr r2, 800b5dc <f_printf+0x150>)
 800b5d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5dc:	0800b6e7 	.word	0x0800b6e7
 800b5e0:	0800b6cf 	.word	0x0800b6cf
 800b5e4:	0800b6f7 	.word	0x0800b6f7
 800b5e8:	0800b707 	.word	0x0800b707
 800b5ec:	0800b707 	.word	0x0800b707
 800b5f0:	0800b707 	.word	0x0800b707
 800b5f4:	0800b707 	.word	0x0800b707
 800b5f8:	0800b707 	.word	0x0800b707
 800b5fc:	0800b707 	.word	0x0800b707
 800b600:	0800b707 	.word	0x0800b707
 800b604:	0800b707 	.word	0x0800b707
 800b608:	0800b707 	.word	0x0800b707
 800b60c:	0800b707 	.word	0x0800b707
 800b610:	0800b6ef 	.word	0x0800b6ef
 800b614:	0800b707 	.word	0x0800b707
 800b618:	0800b707 	.word	0x0800b707
 800b61c:	0800b707 	.word	0x0800b707
 800b620:	0800b639 	.word	0x0800b639
 800b624:	0800b707 	.word	0x0800b707
 800b628:	0800b6f7 	.word	0x0800b6f7
 800b62c:	0800b707 	.word	0x0800b707
 800b630:	0800b707 	.word	0x0800b707
 800b634:	0800b6ff 	.word	0x0800b6ff
		case 'S' :					/* String */
			p = va_arg(arp, TCHAR*);
 800b638:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b63a:	1d1a      	adds	r2, r3, #4
 800b63c:	67ba      	str	r2, [r7, #120]	; 0x78
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	67fb      	str	r3, [r7, #124]	; 0x7c
			for (j = 0; p[j]; j++) ;
 800b642:	2300      	movs	r3, #0
 800b644:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800b648:	e004      	b.n	800b654 <f_printf+0x1c8>
 800b64a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b64e:	3301      	adds	r3, #1
 800b650:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800b654:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800b656:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b65a:	4413      	add	r3, r2
 800b65c:	781b      	ldrb	r3, [r3, #0]
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d1f3      	bne.n	800b64a <f_printf+0x1be>
			if (!(f & 2)) {
 800b662:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800b666:	f003 0302 	and.w	r3, r3, #2
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d11a      	bne.n	800b6a4 <f_printf+0x218>
				while (j++ < w) putc_bfd(&pb, ' ');
 800b66e:	e005      	b.n	800b67c <f_printf+0x1f0>
 800b670:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b674:	2120      	movs	r1, #32
 800b676:	4618      	mov	r0, r3
 800b678:	f7ff fe90 	bl	800b39c <putc_bfd>
 800b67c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b680:	1c5a      	adds	r2, r3, #1
 800b682:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800b686:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800b68a:	429a      	cmp	r2, r3
 800b68c:	d8f0      	bhi.n	800b670 <f_printf+0x1e4>
			}
			while (*p) putc_bfd(&pb, *p++);
 800b68e:	e009      	b.n	800b6a4 <f_printf+0x218>
 800b690:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800b692:	1c5a      	adds	r2, r3, #1
 800b694:	67fa      	str	r2, [r7, #124]	; 0x7c
 800b696:	781a      	ldrb	r2, [r3, #0]
 800b698:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b69c:	4611      	mov	r1, r2
 800b69e:	4618      	mov	r0, r3
 800b6a0:	f7ff fe7c 	bl	800b39c <putc_bfd>
 800b6a4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800b6a6:	781b      	ldrb	r3, [r3, #0]
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d1f1      	bne.n	800b690 <f_printf+0x204>
			while (j++ < w) putc_bfd(&pb, ' ');
 800b6ac:	e005      	b.n	800b6ba <f_printf+0x22e>
 800b6ae:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b6b2:	2120      	movs	r1, #32
 800b6b4:	4618      	mov	r0, r3
 800b6b6:	f7ff fe71 	bl	800b39c <putc_bfd>
 800b6ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b6be:	1c5a      	adds	r2, r3, #1
 800b6c0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800b6c4:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800b6c8:	429a      	cmp	r2, r3
 800b6ca:	d8f0      	bhi.n	800b6ae <f_printf+0x222>
			continue;
 800b6cc:	e0ec      	b.n	800b8a8 <f_printf+0x41c>

		case 'C' :					/* Character */
			putc_bfd(&pb, (TCHAR)va_arg(arp, int)); continue;
 800b6ce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b6d0:	1d1a      	adds	r2, r3, #4
 800b6d2:	67ba      	str	r2, [r7, #120]	; 0x78
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	b2da      	uxtb	r2, r3
 800b6d8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b6dc:	4611      	mov	r1, r2
 800b6de:	4618      	mov	r0, r3
 800b6e0:	f7ff fe5c 	bl	800b39c <putc_bfd>
 800b6e4:	e0e0      	b.n	800b8a8 <f_printf+0x41c>

		case 'B' :					/* Binary */
			r = 2; break;
 800b6e6:	2302      	movs	r3, #2
 800b6e8:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 800b6ec:	e014      	b.n	800b718 <f_printf+0x28c>

		case 'O' :					/* Octal */
			r = 8; break;
 800b6ee:	2308      	movs	r3, #8
 800b6f0:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 800b6f4:	e010      	b.n	800b718 <f_printf+0x28c>

		case 'D' :					/* Signed decimal */
		case 'U' :					/* Unsigned decimal */
			r = 10; break;
 800b6f6:	230a      	movs	r3, #10
 800b6f8:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 800b6fc:	e00c      	b.n	800b718 <f_printf+0x28c>

		case 'X' :					/* Hexdecimal */
			r = 16; break;
 800b6fe:	2310      	movs	r3, #16
 800b700:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 800b704:	e008      	b.n	800b718 <f_printf+0x28c>

		default:					/* Unknown type (pass-through) */
			putc_bfd(&pb, c); continue;
 800b706:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
 800b70a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b70e:	4611      	mov	r1, r2
 800b710:	4618      	mov	r0, r3
 800b712:	f7ff fe43 	bl	800b39c <putc_bfd>
 800b716:	e0c7      	b.n	800b8a8 <f_printf+0x41c>
		}

		/* Get an argument and put it in numeral */
		v = (f & 4) ? (DWORD)va_arg(arp, long) : ((d == 'D') ? (DWORD)(long)va_arg(arp, int) : (DWORD)va_arg(arp, unsigned int));
 800b718:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800b71c:	f003 0304 	and.w	r3, r3, #4
 800b720:	2b00      	cmp	r3, #0
 800b722:	d004      	beq.n	800b72e <f_printf+0x2a2>
 800b724:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b726:	1d1a      	adds	r2, r3, #4
 800b728:	67ba      	str	r2, [r7, #120]	; 0x78
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	e00c      	b.n	800b748 <f_printf+0x2bc>
 800b72e:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800b732:	2b44      	cmp	r3, #68	; 0x44
 800b734:	d104      	bne.n	800b740 <f_printf+0x2b4>
 800b736:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b738:	1d1a      	adds	r2, r3, #4
 800b73a:	67ba      	str	r2, [r7, #120]	; 0x78
 800b73c:	681b      	ldr	r3, [r3, #0]
 800b73e:	e003      	b.n	800b748 <f_printf+0x2bc>
 800b740:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b742:	1d1a      	adds	r2, r3, #4
 800b744:	67ba      	str	r2, [r7, #120]	; 0x78
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		if (d == 'D' && (v & 0x80000000)) {
 800b74c:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800b750:	2b44      	cmp	r3, #68	; 0x44
 800b752:	d10e      	bne.n	800b772 <f_printf+0x2e6>
 800b754:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b758:	2b00      	cmp	r3, #0
 800b75a:	da0a      	bge.n	800b772 <f_printf+0x2e6>
			v = 0 - v;
 800b75c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b760:	425b      	negs	r3, r3
 800b762:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			f |= 8;
 800b766:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800b76a:	f043 0308 	orr.w	r3, r3, #8
 800b76e:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
		}
		i = 0;
 800b772:	2300      	movs	r3, #0
 800b774:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
		do {
			d = (TCHAR)(v % r); v /= r;
 800b778:	f897 2096 	ldrb.w	r2, [r7, #150]	; 0x96
 800b77c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b780:	fbb3 f1f2 	udiv	r1, r3, r2
 800b784:	fb02 f201 	mul.w	r2, r2, r1
 800b788:	1a9b      	subs	r3, r3, r2
 800b78a:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
 800b78e:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 800b792:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800b796:	fbb2 f3f3 	udiv	r3, r2, r3
 800b79a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 800b79e:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800b7a2:	2b09      	cmp	r3, #9
 800b7a4:	d90b      	bls.n	800b7be <f_printf+0x332>
 800b7a6:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800b7aa:	2b78      	cmp	r3, #120	; 0x78
 800b7ac:	d101      	bne.n	800b7b2 <f_printf+0x326>
 800b7ae:	2227      	movs	r2, #39	; 0x27
 800b7b0:	e000      	b.n	800b7b4 <f_printf+0x328>
 800b7b2:	2207      	movs	r2, #7
 800b7b4:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800b7b8:	4413      	add	r3, r2
 800b7ba:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
			str[i++] = d + '0';
 800b7be:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b7c2:	1c5a      	adds	r2, r3, #1
 800b7c4:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 800b7c8:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 800b7cc:	3230      	adds	r2, #48	; 0x30
 800b7ce:	b2d2      	uxtb	r2, r2
 800b7d0:	f107 0198 	add.w	r1, r7, #152	; 0x98
 800b7d4:	440b      	add	r3, r1
 800b7d6:	f803 2c8c 	strb.w	r2, [r3, #-140]
		} while (v && i < sizeof str / sizeof str[0]);
 800b7da:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d003      	beq.n	800b7ea <f_printf+0x35e>
 800b7e2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b7e6:	2b1f      	cmp	r3, #31
 800b7e8:	d9c6      	bls.n	800b778 <f_printf+0x2ec>
		if (f & 8) str[i++] = '-';
 800b7ea:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800b7ee:	f003 0308 	and.w	r3, r3, #8
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d00a      	beq.n	800b80c <f_printf+0x380>
 800b7f6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b7fa:	1c5a      	adds	r2, r3, #1
 800b7fc:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 800b800:	f107 0298 	add.w	r2, r7, #152	; 0x98
 800b804:	4413      	add	r3, r2
 800b806:	222d      	movs	r2, #45	; 0x2d
 800b808:	f803 2c8c 	strb.w	r2, [r3, #-140]
		j = i; d = (f & 1) ? '0' : ' ';
 800b80c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b810:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800b814:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800b818:	f003 0301 	and.w	r3, r3, #1
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d001      	beq.n	800b824 <f_printf+0x398>
 800b820:	2330      	movs	r3, #48	; 0x30
 800b822:	e000      	b.n	800b826 <f_printf+0x39a>
 800b824:	2320      	movs	r3, #32
 800b826:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		while (!(f & 2) && j++ < w) putc_bfd(&pb, d);
 800b82a:	e007      	b.n	800b83c <f_printf+0x3b0>
 800b82c:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 800b830:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b834:	4611      	mov	r1, r2
 800b836:	4618      	mov	r0, r3
 800b838:	f7ff fdb0 	bl	800b39c <putc_bfd>
 800b83c:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800b840:	f003 0302 	and.w	r3, r3, #2
 800b844:	2b00      	cmp	r3, #0
 800b846:	d108      	bne.n	800b85a <f_printf+0x3ce>
 800b848:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b84c:	1c5a      	adds	r2, r3, #1
 800b84e:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800b852:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800b856:	429a      	cmp	r2, r3
 800b858:	d8e8      	bhi.n	800b82c <f_printf+0x3a0>
		do {
			putc_bfd(&pb, str[--i]);
 800b85a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b85e:	3b01      	subs	r3, #1
 800b860:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800b864:	f107 020c 	add.w	r2, r7, #12
 800b868:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b86c:	4413      	add	r3, r2
 800b86e:	781a      	ldrb	r2, [r3, #0]
 800b870:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b874:	4611      	mov	r1, r2
 800b876:	4618      	mov	r0, r3
 800b878:	f7ff fd90 	bl	800b39c <putc_bfd>
		} while (i);
 800b87c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b880:	2b00      	cmp	r3, #0
 800b882:	d1ea      	bne.n	800b85a <f_printf+0x3ce>
		while (j++ < w) putc_bfd(&pb, d);
 800b884:	e007      	b.n	800b896 <f_printf+0x40a>
 800b886:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 800b88a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b88e:	4611      	mov	r1, r2
 800b890:	4618      	mov	r0, r3
 800b892:	f7ff fd83 	bl	800b39c <putc_bfd>
 800b896:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b89a:	1c5a      	adds	r2, r3, #1
 800b89c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800b8a0:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800b8a4:	429a      	cmp	r2, r3
 800b8a6:	d8ee      	bhi.n	800b886 <f_printf+0x3fa>
		c = *fmt++;
 800b8a8:	e5fe      	b.n	800b4a8 <f_printf+0x1c>
		if (c == 0) break;			/* End of string */
 800b8aa:	bf00      	nop
 800b8ac:	e000      	b.n	800b8b0 <f_printf+0x424>
		if (!c) break;
 800b8ae:	bf00      	nop
	}

	va_end(arp);

	return putc_flush(&pb);
 800b8b0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b8b4:	4618      	mov	r0, r3
 800b8b6:	f7ff fdae 	bl	800b416 <putc_flush>
 800b8ba:	4603      	mov	r3, r0
}
 800b8bc:	4618      	mov	r0, r3
 800b8be:	379c      	adds	r7, #156	; 0x9c
 800b8c0:	46bd      	mov	sp, r7
 800b8c2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b8c6:	b003      	add	sp, #12
 800b8c8:	4770      	bx	lr
 800b8ca:	bf00      	nop

0800b8cc <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800b8cc:	b480      	push	{r7}
 800b8ce:	b087      	sub	sp, #28
 800b8d0:	af00      	add	r7, sp, #0
 800b8d2:	60f8      	str	r0, [r7, #12]
 800b8d4:	60b9      	str	r1, [r7, #8]
 800b8d6:	4613      	mov	r3, r2
 800b8d8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800b8da:	2301      	movs	r3, #1
 800b8dc:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800b8de:	2300      	movs	r3, #0
 800b8e0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800b8e2:	4b1f      	ldr	r3, [pc, #124]	; (800b960 <FATFS_LinkDriverEx+0x94>)
 800b8e4:	7a5b      	ldrb	r3, [r3, #9]
 800b8e6:	b2db      	uxtb	r3, r3
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d131      	bne.n	800b950 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800b8ec:	4b1c      	ldr	r3, [pc, #112]	; (800b960 <FATFS_LinkDriverEx+0x94>)
 800b8ee:	7a5b      	ldrb	r3, [r3, #9]
 800b8f0:	b2db      	uxtb	r3, r3
 800b8f2:	461a      	mov	r2, r3
 800b8f4:	4b1a      	ldr	r3, [pc, #104]	; (800b960 <FATFS_LinkDriverEx+0x94>)
 800b8f6:	2100      	movs	r1, #0
 800b8f8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800b8fa:	4b19      	ldr	r3, [pc, #100]	; (800b960 <FATFS_LinkDriverEx+0x94>)
 800b8fc:	7a5b      	ldrb	r3, [r3, #9]
 800b8fe:	b2db      	uxtb	r3, r3
 800b900:	4a17      	ldr	r2, [pc, #92]	; (800b960 <FATFS_LinkDriverEx+0x94>)
 800b902:	009b      	lsls	r3, r3, #2
 800b904:	4413      	add	r3, r2
 800b906:	68fa      	ldr	r2, [r7, #12]
 800b908:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800b90a:	4b15      	ldr	r3, [pc, #84]	; (800b960 <FATFS_LinkDriverEx+0x94>)
 800b90c:	7a5b      	ldrb	r3, [r3, #9]
 800b90e:	b2db      	uxtb	r3, r3
 800b910:	461a      	mov	r2, r3
 800b912:	4b13      	ldr	r3, [pc, #76]	; (800b960 <FATFS_LinkDriverEx+0x94>)
 800b914:	4413      	add	r3, r2
 800b916:	79fa      	ldrb	r2, [r7, #7]
 800b918:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800b91a:	4b11      	ldr	r3, [pc, #68]	; (800b960 <FATFS_LinkDriverEx+0x94>)
 800b91c:	7a5b      	ldrb	r3, [r3, #9]
 800b91e:	b2db      	uxtb	r3, r3
 800b920:	1c5a      	adds	r2, r3, #1
 800b922:	b2d1      	uxtb	r1, r2
 800b924:	4a0e      	ldr	r2, [pc, #56]	; (800b960 <FATFS_LinkDriverEx+0x94>)
 800b926:	7251      	strb	r1, [r2, #9]
 800b928:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800b92a:	7dbb      	ldrb	r3, [r7, #22]
 800b92c:	3330      	adds	r3, #48	; 0x30
 800b92e:	b2da      	uxtb	r2, r3
 800b930:	68bb      	ldr	r3, [r7, #8]
 800b932:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800b934:	68bb      	ldr	r3, [r7, #8]
 800b936:	3301      	adds	r3, #1
 800b938:	223a      	movs	r2, #58	; 0x3a
 800b93a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800b93c:	68bb      	ldr	r3, [r7, #8]
 800b93e:	3302      	adds	r3, #2
 800b940:	222f      	movs	r2, #47	; 0x2f
 800b942:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800b944:	68bb      	ldr	r3, [r7, #8]
 800b946:	3303      	adds	r3, #3
 800b948:	2200      	movs	r2, #0
 800b94a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800b94c:	2300      	movs	r3, #0
 800b94e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800b950:	7dfb      	ldrb	r3, [r7, #23]
}
 800b952:	4618      	mov	r0, r3
 800b954:	371c      	adds	r7, #28
 800b956:	46bd      	mov	sp, r7
 800b958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b95c:	4770      	bx	lr
 800b95e:	bf00      	nop
 800b960:	200006c0 	.word	0x200006c0

0800b964 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800b964:	b580      	push	{r7, lr}
 800b966:	b082      	sub	sp, #8
 800b968:	af00      	add	r7, sp, #0
 800b96a:	6078      	str	r0, [r7, #4]
 800b96c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800b96e:	2200      	movs	r2, #0
 800b970:	6839      	ldr	r1, [r7, #0]
 800b972:	6878      	ldr	r0, [r7, #4]
 800b974:	f7ff ffaa 	bl	800b8cc <FATFS_LinkDriverEx>
 800b978:	4603      	mov	r3, r0
}
 800b97a:	4618      	mov	r0, r3
 800b97c:	3708      	adds	r7, #8
 800b97e:	46bd      	mov	sp, r7
 800b980:	bd80      	pop	{r7, pc}
	...

0800b984 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800b984:	b480      	push	{r7}
 800b986:	b085      	sub	sp, #20
 800b988:	af00      	add	r7, sp, #0
 800b98a:	4603      	mov	r3, r0
 800b98c:	6039      	str	r1, [r7, #0]
 800b98e:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800b990:	88fb      	ldrh	r3, [r7, #6]
 800b992:	2b7f      	cmp	r3, #127	; 0x7f
 800b994:	d802      	bhi.n	800b99c <ff_convert+0x18>
		c = chr;
 800b996:	88fb      	ldrh	r3, [r7, #6]
 800b998:	81fb      	strh	r3, [r7, #14]
 800b99a:	e025      	b.n	800b9e8 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800b99c:	683b      	ldr	r3, [r7, #0]
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	d00b      	beq.n	800b9ba <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800b9a2:	88fb      	ldrh	r3, [r7, #6]
 800b9a4:	2bff      	cmp	r3, #255	; 0xff
 800b9a6:	d805      	bhi.n	800b9b4 <ff_convert+0x30>
 800b9a8:	88fb      	ldrh	r3, [r7, #6]
 800b9aa:	3b80      	subs	r3, #128	; 0x80
 800b9ac:	4a12      	ldr	r2, [pc, #72]	; (800b9f8 <ff_convert+0x74>)
 800b9ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b9b2:	e000      	b.n	800b9b6 <ff_convert+0x32>
 800b9b4:	2300      	movs	r3, #0
 800b9b6:	81fb      	strh	r3, [r7, #14]
 800b9b8:	e016      	b.n	800b9e8 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800b9ba:	2300      	movs	r3, #0
 800b9bc:	81fb      	strh	r3, [r7, #14]
 800b9be:	e009      	b.n	800b9d4 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800b9c0:	89fb      	ldrh	r3, [r7, #14]
 800b9c2:	4a0d      	ldr	r2, [pc, #52]	; (800b9f8 <ff_convert+0x74>)
 800b9c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b9c8:	88fa      	ldrh	r2, [r7, #6]
 800b9ca:	429a      	cmp	r2, r3
 800b9cc:	d006      	beq.n	800b9dc <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800b9ce:	89fb      	ldrh	r3, [r7, #14]
 800b9d0:	3301      	adds	r3, #1
 800b9d2:	81fb      	strh	r3, [r7, #14]
 800b9d4:	89fb      	ldrh	r3, [r7, #14]
 800b9d6:	2b7f      	cmp	r3, #127	; 0x7f
 800b9d8:	d9f2      	bls.n	800b9c0 <ff_convert+0x3c>
 800b9da:	e000      	b.n	800b9de <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800b9dc:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800b9de:	89fb      	ldrh	r3, [r7, #14]
 800b9e0:	3380      	adds	r3, #128	; 0x80
 800b9e2:	b29b      	uxth	r3, r3
 800b9e4:	b2db      	uxtb	r3, r3
 800b9e6:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800b9e8:	89fb      	ldrh	r3, [r7, #14]
}
 800b9ea:	4618      	mov	r0, r3
 800b9ec:	3714      	adds	r7, #20
 800b9ee:	46bd      	mov	sp, r7
 800b9f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9f4:	4770      	bx	lr
 800b9f6:	bf00      	nop
 800b9f8:	0800e870 	.word	0x0800e870

0800b9fc <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800b9fc:	b480      	push	{r7}
 800b9fe:	b087      	sub	sp, #28
 800ba00:	af00      	add	r7, sp, #0
 800ba02:	4603      	mov	r3, r0
 800ba04:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800ba06:	88fb      	ldrh	r3, [r7, #6]
 800ba08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ba0c:	d201      	bcs.n	800ba12 <ff_wtoupper+0x16>
 800ba0e:	4b3e      	ldr	r3, [pc, #248]	; (800bb08 <ff_wtoupper+0x10c>)
 800ba10:	e000      	b.n	800ba14 <ff_wtoupper+0x18>
 800ba12:	4b3e      	ldr	r3, [pc, #248]	; (800bb0c <ff_wtoupper+0x110>)
 800ba14:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800ba16:	697b      	ldr	r3, [r7, #20]
 800ba18:	1c9a      	adds	r2, r3, #2
 800ba1a:	617a      	str	r2, [r7, #20]
 800ba1c:	881b      	ldrh	r3, [r3, #0]
 800ba1e:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800ba20:	8a7b      	ldrh	r3, [r7, #18]
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	d068      	beq.n	800baf8 <ff_wtoupper+0xfc>
 800ba26:	88fa      	ldrh	r2, [r7, #6]
 800ba28:	8a7b      	ldrh	r3, [r7, #18]
 800ba2a:	429a      	cmp	r2, r3
 800ba2c:	d364      	bcc.n	800baf8 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800ba2e:	697b      	ldr	r3, [r7, #20]
 800ba30:	1c9a      	adds	r2, r3, #2
 800ba32:	617a      	str	r2, [r7, #20]
 800ba34:	881b      	ldrh	r3, [r3, #0]
 800ba36:	823b      	strh	r3, [r7, #16]
 800ba38:	8a3b      	ldrh	r3, [r7, #16]
 800ba3a:	0a1b      	lsrs	r3, r3, #8
 800ba3c:	81fb      	strh	r3, [r7, #14]
 800ba3e:	8a3b      	ldrh	r3, [r7, #16]
 800ba40:	b2db      	uxtb	r3, r3
 800ba42:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800ba44:	88fa      	ldrh	r2, [r7, #6]
 800ba46:	8a79      	ldrh	r1, [r7, #18]
 800ba48:	8a3b      	ldrh	r3, [r7, #16]
 800ba4a:	440b      	add	r3, r1
 800ba4c:	429a      	cmp	r2, r3
 800ba4e:	da49      	bge.n	800bae4 <ff_wtoupper+0xe8>
			switch (cmd) {
 800ba50:	89fb      	ldrh	r3, [r7, #14]
 800ba52:	2b08      	cmp	r3, #8
 800ba54:	d84f      	bhi.n	800baf6 <ff_wtoupper+0xfa>
 800ba56:	a201      	add	r2, pc, #4	; (adr r2, 800ba5c <ff_wtoupper+0x60>)
 800ba58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba5c:	0800ba81 	.word	0x0800ba81
 800ba60:	0800ba93 	.word	0x0800ba93
 800ba64:	0800baa9 	.word	0x0800baa9
 800ba68:	0800bab1 	.word	0x0800bab1
 800ba6c:	0800bab9 	.word	0x0800bab9
 800ba70:	0800bac1 	.word	0x0800bac1
 800ba74:	0800bac9 	.word	0x0800bac9
 800ba78:	0800bad1 	.word	0x0800bad1
 800ba7c:	0800bad9 	.word	0x0800bad9
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800ba80:	88fa      	ldrh	r2, [r7, #6]
 800ba82:	8a7b      	ldrh	r3, [r7, #18]
 800ba84:	1ad3      	subs	r3, r2, r3
 800ba86:	005b      	lsls	r3, r3, #1
 800ba88:	697a      	ldr	r2, [r7, #20]
 800ba8a:	4413      	add	r3, r2
 800ba8c:	881b      	ldrh	r3, [r3, #0]
 800ba8e:	80fb      	strh	r3, [r7, #6]
 800ba90:	e027      	b.n	800bae2 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800ba92:	88fa      	ldrh	r2, [r7, #6]
 800ba94:	8a7b      	ldrh	r3, [r7, #18]
 800ba96:	1ad3      	subs	r3, r2, r3
 800ba98:	b29b      	uxth	r3, r3
 800ba9a:	f003 0301 	and.w	r3, r3, #1
 800ba9e:	b29b      	uxth	r3, r3
 800baa0:	88fa      	ldrh	r2, [r7, #6]
 800baa2:	1ad3      	subs	r3, r2, r3
 800baa4:	80fb      	strh	r3, [r7, #6]
 800baa6:	e01c      	b.n	800bae2 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800baa8:	88fb      	ldrh	r3, [r7, #6]
 800baaa:	3b10      	subs	r3, #16
 800baac:	80fb      	strh	r3, [r7, #6]
 800baae:	e018      	b.n	800bae2 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800bab0:	88fb      	ldrh	r3, [r7, #6]
 800bab2:	3b20      	subs	r3, #32
 800bab4:	80fb      	strh	r3, [r7, #6]
 800bab6:	e014      	b.n	800bae2 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800bab8:	88fb      	ldrh	r3, [r7, #6]
 800baba:	3b30      	subs	r3, #48	; 0x30
 800babc:	80fb      	strh	r3, [r7, #6]
 800babe:	e010      	b.n	800bae2 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800bac0:	88fb      	ldrh	r3, [r7, #6]
 800bac2:	3b1a      	subs	r3, #26
 800bac4:	80fb      	strh	r3, [r7, #6]
 800bac6:	e00c      	b.n	800bae2 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800bac8:	88fb      	ldrh	r3, [r7, #6]
 800baca:	3308      	adds	r3, #8
 800bacc:	80fb      	strh	r3, [r7, #6]
 800bace:	e008      	b.n	800bae2 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800bad0:	88fb      	ldrh	r3, [r7, #6]
 800bad2:	3b50      	subs	r3, #80	; 0x50
 800bad4:	80fb      	strh	r3, [r7, #6]
 800bad6:	e004      	b.n	800bae2 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800bad8:	88fb      	ldrh	r3, [r7, #6]
 800bada:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800bade:	80fb      	strh	r3, [r7, #6]
 800bae0:	bf00      	nop
			}
			break;
 800bae2:	e008      	b.n	800baf6 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800bae4:	89fb      	ldrh	r3, [r7, #14]
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d195      	bne.n	800ba16 <ff_wtoupper+0x1a>
 800baea:	8a3b      	ldrh	r3, [r7, #16]
 800baec:	005b      	lsls	r3, r3, #1
 800baee:	697a      	ldr	r2, [r7, #20]
 800baf0:	4413      	add	r3, r2
 800baf2:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800baf4:	e78f      	b.n	800ba16 <ff_wtoupper+0x1a>
			break;
 800baf6:	bf00      	nop
	}

	return chr;
 800baf8:	88fb      	ldrh	r3, [r7, #6]
}
 800bafa:	4618      	mov	r0, r3
 800bafc:	371c      	adds	r7, #28
 800bafe:	46bd      	mov	sp, r7
 800bb00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb04:	4770      	bx	lr
 800bb06:	bf00      	nop
 800bb08:	0800e970 	.word	0x0800e970
 800bb0c:	0800eb64 	.word	0x0800eb64

0800bb10 <__errno>:
 800bb10:	4b01      	ldr	r3, [pc, #4]	; (800bb18 <__errno+0x8>)
 800bb12:	6818      	ldr	r0, [r3, #0]
 800bb14:	4770      	bx	lr
 800bb16:	bf00      	nop
 800bb18:	20000084 	.word	0x20000084

0800bb1c <__libc_init_array>:
 800bb1c:	b570      	push	{r4, r5, r6, lr}
 800bb1e:	4e0d      	ldr	r6, [pc, #52]	; (800bb54 <__libc_init_array+0x38>)
 800bb20:	4c0d      	ldr	r4, [pc, #52]	; (800bb58 <__libc_init_array+0x3c>)
 800bb22:	1ba4      	subs	r4, r4, r6
 800bb24:	10a4      	asrs	r4, r4, #2
 800bb26:	2500      	movs	r5, #0
 800bb28:	42a5      	cmp	r5, r4
 800bb2a:	d109      	bne.n	800bb40 <__libc_init_array+0x24>
 800bb2c:	4e0b      	ldr	r6, [pc, #44]	; (800bb5c <__libc_init_array+0x40>)
 800bb2e:	4c0c      	ldr	r4, [pc, #48]	; (800bb60 <__libc_init_array+0x44>)
 800bb30:	f002 fd78 	bl	800e624 <_init>
 800bb34:	1ba4      	subs	r4, r4, r6
 800bb36:	10a4      	asrs	r4, r4, #2
 800bb38:	2500      	movs	r5, #0
 800bb3a:	42a5      	cmp	r5, r4
 800bb3c:	d105      	bne.n	800bb4a <__libc_init_array+0x2e>
 800bb3e:	bd70      	pop	{r4, r5, r6, pc}
 800bb40:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800bb44:	4798      	blx	r3
 800bb46:	3501      	adds	r5, #1
 800bb48:	e7ee      	b.n	800bb28 <__libc_init_array+0xc>
 800bb4a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800bb4e:	4798      	blx	r3
 800bb50:	3501      	adds	r5, #1
 800bb52:	e7f2      	b.n	800bb3a <__libc_init_array+0x1e>
 800bb54:	0800eee8 	.word	0x0800eee8
 800bb58:	0800eee8 	.word	0x0800eee8
 800bb5c:	0800eee8 	.word	0x0800eee8
 800bb60:	0800eeec 	.word	0x0800eeec

0800bb64 <memcpy>:
 800bb64:	b510      	push	{r4, lr}
 800bb66:	1e43      	subs	r3, r0, #1
 800bb68:	440a      	add	r2, r1
 800bb6a:	4291      	cmp	r1, r2
 800bb6c:	d100      	bne.n	800bb70 <memcpy+0xc>
 800bb6e:	bd10      	pop	{r4, pc}
 800bb70:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bb74:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bb78:	e7f7      	b.n	800bb6a <memcpy+0x6>

0800bb7a <memset>:
 800bb7a:	4402      	add	r2, r0
 800bb7c:	4603      	mov	r3, r0
 800bb7e:	4293      	cmp	r3, r2
 800bb80:	d100      	bne.n	800bb84 <memset+0xa>
 800bb82:	4770      	bx	lr
 800bb84:	f803 1b01 	strb.w	r1, [r3], #1
 800bb88:	e7f9      	b.n	800bb7e <memset+0x4>

0800bb8a <__cvt>:
 800bb8a:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bb8e:	ec55 4b10 	vmov	r4, r5, d0
 800bb92:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800bb94:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800bb98:	2d00      	cmp	r5, #0
 800bb9a:	460e      	mov	r6, r1
 800bb9c:	4691      	mov	r9, r2
 800bb9e:	4619      	mov	r1, r3
 800bba0:	bfb8      	it	lt
 800bba2:	4622      	movlt	r2, r4
 800bba4:	462b      	mov	r3, r5
 800bba6:	f027 0720 	bic.w	r7, r7, #32
 800bbaa:	bfbb      	ittet	lt
 800bbac:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800bbb0:	461d      	movlt	r5, r3
 800bbb2:	2300      	movge	r3, #0
 800bbb4:	232d      	movlt	r3, #45	; 0x2d
 800bbb6:	bfb8      	it	lt
 800bbb8:	4614      	movlt	r4, r2
 800bbba:	2f46      	cmp	r7, #70	; 0x46
 800bbbc:	700b      	strb	r3, [r1, #0]
 800bbbe:	d004      	beq.n	800bbca <__cvt+0x40>
 800bbc0:	2f45      	cmp	r7, #69	; 0x45
 800bbc2:	d100      	bne.n	800bbc6 <__cvt+0x3c>
 800bbc4:	3601      	adds	r6, #1
 800bbc6:	2102      	movs	r1, #2
 800bbc8:	e000      	b.n	800bbcc <__cvt+0x42>
 800bbca:	2103      	movs	r1, #3
 800bbcc:	ab03      	add	r3, sp, #12
 800bbce:	9301      	str	r3, [sp, #4]
 800bbd0:	ab02      	add	r3, sp, #8
 800bbd2:	9300      	str	r3, [sp, #0]
 800bbd4:	4632      	mov	r2, r6
 800bbd6:	4653      	mov	r3, sl
 800bbd8:	ec45 4b10 	vmov	d0, r4, r5
 800bbdc:	f000 fe2c 	bl	800c838 <_dtoa_r>
 800bbe0:	2f47      	cmp	r7, #71	; 0x47
 800bbe2:	4680      	mov	r8, r0
 800bbe4:	d102      	bne.n	800bbec <__cvt+0x62>
 800bbe6:	f019 0f01 	tst.w	r9, #1
 800bbea:	d026      	beq.n	800bc3a <__cvt+0xb0>
 800bbec:	2f46      	cmp	r7, #70	; 0x46
 800bbee:	eb08 0906 	add.w	r9, r8, r6
 800bbf2:	d111      	bne.n	800bc18 <__cvt+0x8e>
 800bbf4:	f898 3000 	ldrb.w	r3, [r8]
 800bbf8:	2b30      	cmp	r3, #48	; 0x30
 800bbfa:	d10a      	bne.n	800bc12 <__cvt+0x88>
 800bbfc:	2200      	movs	r2, #0
 800bbfe:	2300      	movs	r3, #0
 800bc00:	4620      	mov	r0, r4
 800bc02:	4629      	mov	r1, r5
 800bc04:	f7f4 ff60 	bl	8000ac8 <__aeabi_dcmpeq>
 800bc08:	b918      	cbnz	r0, 800bc12 <__cvt+0x88>
 800bc0a:	f1c6 0601 	rsb	r6, r6, #1
 800bc0e:	f8ca 6000 	str.w	r6, [sl]
 800bc12:	f8da 3000 	ldr.w	r3, [sl]
 800bc16:	4499      	add	r9, r3
 800bc18:	2200      	movs	r2, #0
 800bc1a:	2300      	movs	r3, #0
 800bc1c:	4620      	mov	r0, r4
 800bc1e:	4629      	mov	r1, r5
 800bc20:	f7f4 ff52 	bl	8000ac8 <__aeabi_dcmpeq>
 800bc24:	b938      	cbnz	r0, 800bc36 <__cvt+0xac>
 800bc26:	2230      	movs	r2, #48	; 0x30
 800bc28:	9b03      	ldr	r3, [sp, #12]
 800bc2a:	454b      	cmp	r3, r9
 800bc2c:	d205      	bcs.n	800bc3a <__cvt+0xb0>
 800bc2e:	1c59      	adds	r1, r3, #1
 800bc30:	9103      	str	r1, [sp, #12]
 800bc32:	701a      	strb	r2, [r3, #0]
 800bc34:	e7f8      	b.n	800bc28 <__cvt+0x9e>
 800bc36:	f8cd 900c 	str.w	r9, [sp, #12]
 800bc3a:	9b03      	ldr	r3, [sp, #12]
 800bc3c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bc3e:	eba3 0308 	sub.w	r3, r3, r8
 800bc42:	4640      	mov	r0, r8
 800bc44:	6013      	str	r3, [r2, #0]
 800bc46:	b004      	add	sp, #16
 800bc48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800bc4c <__exponent>:
 800bc4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bc4e:	2900      	cmp	r1, #0
 800bc50:	4604      	mov	r4, r0
 800bc52:	bfba      	itte	lt
 800bc54:	4249      	neglt	r1, r1
 800bc56:	232d      	movlt	r3, #45	; 0x2d
 800bc58:	232b      	movge	r3, #43	; 0x2b
 800bc5a:	2909      	cmp	r1, #9
 800bc5c:	f804 2b02 	strb.w	r2, [r4], #2
 800bc60:	7043      	strb	r3, [r0, #1]
 800bc62:	dd20      	ble.n	800bca6 <__exponent+0x5a>
 800bc64:	f10d 0307 	add.w	r3, sp, #7
 800bc68:	461f      	mov	r7, r3
 800bc6a:	260a      	movs	r6, #10
 800bc6c:	fb91 f5f6 	sdiv	r5, r1, r6
 800bc70:	fb06 1115 	mls	r1, r6, r5, r1
 800bc74:	3130      	adds	r1, #48	; 0x30
 800bc76:	2d09      	cmp	r5, #9
 800bc78:	f803 1c01 	strb.w	r1, [r3, #-1]
 800bc7c:	f103 32ff 	add.w	r2, r3, #4294967295
 800bc80:	4629      	mov	r1, r5
 800bc82:	dc09      	bgt.n	800bc98 <__exponent+0x4c>
 800bc84:	3130      	adds	r1, #48	; 0x30
 800bc86:	3b02      	subs	r3, #2
 800bc88:	f802 1c01 	strb.w	r1, [r2, #-1]
 800bc8c:	42bb      	cmp	r3, r7
 800bc8e:	4622      	mov	r2, r4
 800bc90:	d304      	bcc.n	800bc9c <__exponent+0x50>
 800bc92:	1a10      	subs	r0, r2, r0
 800bc94:	b003      	add	sp, #12
 800bc96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bc98:	4613      	mov	r3, r2
 800bc9a:	e7e7      	b.n	800bc6c <__exponent+0x20>
 800bc9c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bca0:	f804 2b01 	strb.w	r2, [r4], #1
 800bca4:	e7f2      	b.n	800bc8c <__exponent+0x40>
 800bca6:	2330      	movs	r3, #48	; 0x30
 800bca8:	4419      	add	r1, r3
 800bcaa:	7083      	strb	r3, [r0, #2]
 800bcac:	1d02      	adds	r2, r0, #4
 800bcae:	70c1      	strb	r1, [r0, #3]
 800bcb0:	e7ef      	b.n	800bc92 <__exponent+0x46>
	...

0800bcb4 <_printf_float>:
 800bcb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcb8:	b08d      	sub	sp, #52	; 0x34
 800bcba:	460c      	mov	r4, r1
 800bcbc:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800bcc0:	4616      	mov	r6, r2
 800bcc2:	461f      	mov	r7, r3
 800bcc4:	4605      	mov	r5, r0
 800bcc6:	f001 fce9 	bl	800d69c <_localeconv_r>
 800bcca:	6803      	ldr	r3, [r0, #0]
 800bccc:	9304      	str	r3, [sp, #16]
 800bcce:	4618      	mov	r0, r3
 800bcd0:	f7f4 fa7e 	bl	80001d0 <strlen>
 800bcd4:	2300      	movs	r3, #0
 800bcd6:	930a      	str	r3, [sp, #40]	; 0x28
 800bcd8:	f8d8 3000 	ldr.w	r3, [r8]
 800bcdc:	9005      	str	r0, [sp, #20]
 800bcde:	3307      	adds	r3, #7
 800bce0:	f023 0307 	bic.w	r3, r3, #7
 800bce4:	f103 0208 	add.w	r2, r3, #8
 800bce8:	f894 a018 	ldrb.w	sl, [r4, #24]
 800bcec:	f8d4 b000 	ldr.w	fp, [r4]
 800bcf0:	f8c8 2000 	str.w	r2, [r8]
 800bcf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcf8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800bcfc:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800bd00:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800bd04:	9307      	str	r3, [sp, #28]
 800bd06:	f8cd 8018 	str.w	r8, [sp, #24]
 800bd0a:	f04f 32ff 	mov.w	r2, #4294967295
 800bd0e:	4ba7      	ldr	r3, [pc, #668]	; (800bfac <_printf_float+0x2f8>)
 800bd10:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bd14:	f7f4 ff0a 	bl	8000b2c <__aeabi_dcmpun>
 800bd18:	bb70      	cbnz	r0, 800bd78 <_printf_float+0xc4>
 800bd1a:	f04f 32ff 	mov.w	r2, #4294967295
 800bd1e:	4ba3      	ldr	r3, [pc, #652]	; (800bfac <_printf_float+0x2f8>)
 800bd20:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bd24:	f7f4 fee4 	bl	8000af0 <__aeabi_dcmple>
 800bd28:	bb30      	cbnz	r0, 800bd78 <_printf_float+0xc4>
 800bd2a:	2200      	movs	r2, #0
 800bd2c:	2300      	movs	r3, #0
 800bd2e:	4640      	mov	r0, r8
 800bd30:	4649      	mov	r1, r9
 800bd32:	f7f4 fed3 	bl	8000adc <__aeabi_dcmplt>
 800bd36:	b110      	cbz	r0, 800bd3e <_printf_float+0x8a>
 800bd38:	232d      	movs	r3, #45	; 0x2d
 800bd3a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bd3e:	4a9c      	ldr	r2, [pc, #624]	; (800bfb0 <_printf_float+0x2fc>)
 800bd40:	4b9c      	ldr	r3, [pc, #624]	; (800bfb4 <_printf_float+0x300>)
 800bd42:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800bd46:	bf8c      	ite	hi
 800bd48:	4690      	movhi	r8, r2
 800bd4a:	4698      	movls	r8, r3
 800bd4c:	2303      	movs	r3, #3
 800bd4e:	f02b 0204 	bic.w	r2, fp, #4
 800bd52:	6123      	str	r3, [r4, #16]
 800bd54:	6022      	str	r2, [r4, #0]
 800bd56:	f04f 0900 	mov.w	r9, #0
 800bd5a:	9700      	str	r7, [sp, #0]
 800bd5c:	4633      	mov	r3, r6
 800bd5e:	aa0b      	add	r2, sp, #44	; 0x2c
 800bd60:	4621      	mov	r1, r4
 800bd62:	4628      	mov	r0, r5
 800bd64:	f000 f9e6 	bl	800c134 <_printf_common>
 800bd68:	3001      	adds	r0, #1
 800bd6a:	f040 808d 	bne.w	800be88 <_printf_float+0x1d4>
 800bd6e:	f04f 30ff 	mov.w	r0, #4294967295
 800bd72:	b00d      	add	sp, #52	; 0x34
 800bd74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd78:	4642      	mov	r2, r8
 800bd7a:	464b      	mov	r3, r9
 800bd7c:	4640      	mov	r0, r8
 800bd7e:	4649      	mov	r1, r9
 800bd80:	f7f4 fed4 	bl	8000b2c <__aeabi_dcmpun>
 800bd84:	b110      	cbz	r0, 800bd8c <_printf_float+0xd8>
 800bd86:	4a8c      	ldr	r2, [pc, #560]	; (800bfb8 <_printf_float+0x304>)
 800bd88:	4b8c      	ldr	r3, [pc, #560]	; (800bfbc <_printf_float+0x308>)
 800bd8a:	e7da      	b.n	800bd42 <_printf_float+0x8e>
 800bd8c:	6861      	ldr	r1, [r4, #4]
 800bd8e:	1c4b      	adds	r3, r1, #1
 800bd90:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800bd94:	a80a      	add	r0, sp, #40	; 0x28
 800bd96:	d13e      	bne.n	800be16 <_printf_float+0x162>
 800bd98:	2306      	movs	r3, #6
 800bd9a:	6063      	str	r3, [r4, #4]
 800bd9c:	2300      	movs	r3, #0
 800bd9e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800bda2:	ab09      	add	r3, sp, #36	; 0x24
 800bda4:	9300      	str	r3, [sp, #0]
 800bda6:	ec49 8b10 	vmov	d0, r8, r9
 800bdaa:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800bdae:	6022      	str	r2, [r4, #0]
 800bdb0:	f8cd a004 	str.w	sl, [sp, #4]
 800bdb4:	6861      	ldr	r1, [r4, #4]
 800bdb6:	4628      	mov	r0, r5
 800bdb8:	f7ff fee7 	bl	800bb8a <__cvt>
 800bdbc:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800bdc0:	2b47      	cmp	r3, #71	; 0x47
 800bdc2:	4680      	mov	r8, r0
 800bdc4:	d109      	bne.n	800bdda <_printf_float+0x126>
 800bdc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bdc8:	1cd8      	adds	r0, r3, #3
 800bdca:	db02      	blt.n	800bdd2 <_printf_float+0x11e>
 800bdcc:	6862      	ldr	r2, [r4, #4]
 800bdce:	4293      	cmp	r3, r2
 800bdd0:	dd47      	ble.n	800be62 <_printf_float+0x1ae>
 800bdd2:	f1aa 0a02 	sub.w	sl, sl, #2
 800bdd6:	fa5f fa8a 	uxtb.w	sl, sl
 800bdda:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800bdde:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bde0:	d824      	bhi.n	800be2c <_printf_float+0x178>
 800bde2:	3901      	subs	r1, #1
 800bde4:	4652      	mov	r2, sl
 800bde6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800bdea:	9109      	str	r1, [sp, #36]	; 0x24
 800bdec:	f7ff ff2e 	bl	800bc4c <__exponent>
 800bdf0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bdf2:	1813      	adds	r3, r2, r0
 800bdf4:	2a01      	cmp	r2, #1
 800bdf6:	4681      	mov	r9, r0
 800bdf8:	6123      	str	r3, [r4, #16]
 800bdfa:	dc02      	bgt.n	800be02 <_printf_float+0x14e>
 800bdfc:	6822      	ldr	r2, [r4, #0]
 800bdfe:	07d1      	lsls	r1, r2, #31
 800be00:	d501      	bpl.n	800be06 <_printf_float+0x152>
 800be02:	3301      	adds	r3, #1
 800be04:	6123      	str	r3, [r4, #16]
 800be06:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d0a5      	beq.n	800bd5a <_printf_float+0xa6>
 800be0e:	232d      	movs	r3, #45	; 0x2d
 800be10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800be14:	e7a1      	b.n	800bd5a <_printf_float+0xa6>
 800be16:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800be1a:	f000 8177 	beq.w	800c10c <_printf_float+0x458>
 800be1e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800be22:	d1bb      	bne.n	800bd9c <_printf_float+0xe8>
 800be24:	2900      	cmp	r1, #0
 800be26:	d1b9      	bne.n	800bd9c <_printf_float+0xe8>
 800be28:	2301      	movs	r3, #1
 800be2a:	e7b6      	b.n	800bd9a <_printf_float+0xe6>
 800be2c:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800be30:	d119      	bne.n	800be66 <_printf_float+0x1b2>
 800be32:	2900      	cmp	r1, #0
 800be34:	6863      	ldr	r3, [r4, #4]
 800be36:	dd0c      	ble.n	800be52 <_printf_float+0x19e>
 800be38:	6121      	str	r1, [r4, #16]
 800be3a:	b913      	cbnz	r3, 800be42 <_printf_float+0x18e>
 800be3c:	6822      	ldr	r2, [r4, #0]
 800be3e:	07d2      	lsls	r2, r2, #31
 800be40:	d502      	bpl.n	800be48 <_printf_float+0x194>
 800be42:	3301      	adds	r3, #1
 800be44:	440b      	add	r3, r1
 800be46:	6123      	str	r3, [r4, #16]
 800be48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be4a:	65a3      	str	r3, [r4, #88]	; 0x58
 800be4c:	f04f 0900 	mov.w	r9, #0
 800be50:	e7d9      	b.n	800be06 <_printf_float+0x152>
 800be52:	b913      	cbnz	r3, 800be5a <_printf_float+0x1a6>
 800be54:	6822      	ldr	r2, [r4, #0]
 800be56:	07d0      	lsls	r0, r2, #31
 800be58:	d501      	bpl.n	800be5e <_printf_float+0x1aa>
 800be5a:	3302      	adds	r3, #2
 800be5c:	e7f3      	b.n	800be46 <_printf_float+0x192>
 800be5e:	2301      	movs	r3, #1
 800be60:	e7f1      	b.n	800be46 <_printf_float+0x192>
 800be62:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800be66:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800be6a:	4293      	cmp	r3, r2
 800be6c:	db05      	blt.n	800be7a <_printf_float+0x1c6>
 800be6e:	6822      	ldr	r2, [r4, #0]
 800be70:	6123      	str	r3, [r4, #16]
 800be72:	07d1      	lsls	r1, r2, #31
 800be74:	d5e8      	bpl.n	800be48 <_printf_float+0x194>
 800be76:	3301      	adds	r3, #1
 800be78:	e7e5      	b.n	800be46 <_printf_float+0x192>
 800be7a:	2b00      	cmp	r3, #0
 800be7c:	bfd4      	ite	le
 800be7e:	f1c3 0302 	rsble	r3, r3, #2
 800be82:	2301      	movgt	r3, #1
 800be84:	4413      	add	r3, r2
 800be86:	e7de      	b.n	800be46 <_printf_float+0x192>
 800be88:	6823      	ldr	r3, [r4, #0]
 800be8a:	055a      	lsls	r2, r3, #21
 800be8c:	d407      	bmi.n	800be9e <_printf_float+0x1ea>
 800be8e:	6923      	ldr	r3, [r4, #16]
 800be90:	4642      	mov	r2, r8
 800be92:	4631      	mov	r1, r6
 800be94:	4628      	mov	r0, r5
 800be96:	47b8      	blx	r7
 800be98:	3001      	adds	r0, #1
 800be9a:	d12b      	bne.n	800bef4 <_printf_float+0x240>
 800be9c:	e767      	b.n	800bd6e <_printf_float+0xba>
 800be9e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800bea2:	f240 80dc 	bls.w	800c05e <_printf_float+0x3aa>
 800bea6:	2200      	movs	r2, #0
 800bea8:	2300      	movs	r3, #0
 800beaa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800beae:	f7f4 fe0b 	bl	8000ac8 <__aeabi_dcmpeq>
 800beb2:	2800      	cmp	r0, #0
 800beb4:	d033      	beq.n	800bf1e <_printf_float+0x26a>
 800beb6:	2301      	movs	r3, #1
 800beb8:	4a41      	ldr	r2, [pc, #260]	; (800bfc0 <_printf_float+0x30c>)
 800beba:	4631      	mov	r1, r6
 800bebc:	4628      	mov	r0, r5
 800bebe:	47b8      	blx	r7
 800bec0:	3001      	adds	r0, #1
 800bec2:	f43f af54 	beq.w	800bd6e <_printf_float+0xba>
 800bec6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800beca:	429a      	cmp	r2, r3
 800becc:	db02      	blt.n	800bed4 <_printf_float+0x220>
 800bece:	6823      	ldr	r3, [r4, #0]
 800bed0:	07d8      	lsls	r0, r3, #31
 800bed2:	d50f      	bpl.n	800bef4 <_printf_float+0x240>
 800bed4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bed8:	4631      	mov	r1, r6
 800beda:	4628      	mov	r0, r5
 800bedc:	47b8      	blx	r7
 800bede:	3001      	adds	r0, #1
 800bee0:	f43f af45 	beq.w	800bd6e <_printf_float+0xba>
 800bee4:	f04f 0800 	mov.w	r8, #0
 800bee8:	f104 091a 	add.w	r9, r4, #26
 800beec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800beee:	3b01      	subs	r3, #1
 800bef0:	4543      	cmp	r3, r8
 800bef2:	dc09      	bgt.n	800bf08 <_printf_float+0x254>
 800bef4:	6823      	ldr	r3, [r4, #0]
 800bef6:	079b      	lsls	r3, r3, #30
 800bef8:	f100 8103 	bmi.w	800c102 <_printf_float+0x44e>
 800befc:	68e0      	ldr	r0, [r4, #12]
 800befe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bf00:	4298      	cmp	r0, r3
 800bf02:	bfb8      	it	lt
 800bf04:	4618      	movlt	r0, r3
 800bf06:	e734      	b.n	800bd72 <_printf_float+0xbe>
 800bf08:	2301      	movs	r3, #1
 800bf0a:	464a      	mov	r2, r9
 800bf0c:	4631      	mov	r1, r6
 800bf0e:	4628      	mov	r0, r5
 800bf10:	47b8      	blx	r7
 800bf12:	3001      	adds	r0, #1
 800bf14:	f43f af2b 	beq.w	800bd6e <_printf_float+0xba>
 800bf18:	f108 0801 	add.w	r8, r8, #1
 800bf1c:	e7e6      	b.n	800beec <_printf_float+0x238>
 800bf1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	dc2b      	bgt.n	800bf7c <_printf_float+0x2c8>
 800bf24:	2301      	movs	r3, #1
 800bf26:	4a26      	ldr	r2, [pc, #152]	; (800bfc0 <_printf_float+0x30c>)
 800bf28:	4631      	mov	r1, r6
 800bf2a:	4628      	mov	r0, r5
 800bf2c:	47b8      	blx	r7
 800bf2e:	3001      	adds	r0, #1
 800bf30:	f43f af1d 	beq.w	800bd6e <_printf_float+0xba>
 800bf34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf36:	b923      	cbnz	r3, 800bf42 <_printf_float+0x28e>
 800bf38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bf3a:	b913      	cbnz	r3, 800bf42 <_printf_float+0x28e>
 800bf3c:	6823      	ldr	r3, [r4, #0]
 800bf3e:	07d9      	lsls	r1, r3, #31
 800bf40:	d5d8      	bpl.n	800bef4 <_printf_float+0x240>
 800bf42:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bf46:	4631      	mov	r1, r6
 800bf48:	4628      	mov	r0, r5
 800bf4a:	47b8      	blx	r7
 800bf4c:	3001      	adds	r0, #1
 800bf4e:	f43f af0e 	beq.w	800bd6e <_printf_float+0xba>
 800bf52:	f04f 0900 	mov.w	r9, #0
 800bf56:	f104 0a1a 	add.w	sl, r4, #26
 800bf5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf5c:	425b      	negs	r3, r3
 800bf5e:	454b      	cmp	r3, r9
 800bf60:	dc01      	bgt.n	800bf66 <_printf_float+0x2b2>
 800bf62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bf64:	e794      	b.n	800be90 <_printf_float+0x1dc>
 800bf66:	2301      	movs	r3, #1
 800bf68:	4652      	mov	r2, sl
 800bf6a:	4631      	mov	r1, r6
 800bf6c:	4628      	mov	r0, r5
 800bf6e:	47b8      	blx	r7
 800bf70:	3001      	adds	r0, #1
 800bf72:	f43f aefc 	beq.w	800bd6e <_printf_float+0xba>
 800bf76:	f109 0901 	add.w	r9, r9, #1
 800bf7a:	e7ee      	b.n	800bf5a <_printf_float+0x2a6>
 800bf7c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bf7e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800bf80:	429a      	cmp	r2, r3
 800bf82:	bfa8      	it	ge
 800bf84:	461a      	movge	r2, r3
 800bf86:	2a00      	cmp	r2, #0
 800bf88:	4691      	mov	r9, r2
 800bf8a:	dd07      	ble.n	800bf9c <_printf_float+0x2e8>
 800bf8c:	4613      	mov	r3, r2
 800bf8e:	4631      	mov	r1, r6
 800bf90:	4642      	mov	r2, r8
 800bf92:	4628      	mov	r0, r5
 800bf94:	47b8      	blx	r7
 800bf96:	3001      	adds	r0, #1
 800bf98:	f43f aee9 	beq.w	800bd6e <_printf_float+0xba>
 800bf9c:	f104 031a 	add.w	r3, r4, #26
 800bfa0:	f04f 0b00 	mov.w	fp, #0
 800bfa4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bfa8:	9306      	str	r3, [sp, #24]
 800bfaa:	e015      	b.n	800bfd8 <_printf_float+0x324>
 800bfac:	7fefffff 	.word	0x7fefffff
 800bfb0:	0800ec28 	.word	0x0800ec28
 800bfb4:	0800ec24 	.word	0x0800ec24
 800bfb8:	0800ec30 	.word	0x0800ec30
 800bfbc:	0800ec2c 	.word	0x0800ec2c
 800bfc0:	0800ec34 	.word	0x0800ec34
 800bfc4:	2301      	movs	r3, #1
 800bfc6:	9a06      	ldr	r2, [sp, #24]
 800bfc8:	4631      	mov	r1, r6
 800bfca:	4628      	mov	r0, r5
 800bfcc:	47b8      	blx	r7
 800bfce:	3001      	adds	r0, #1
 800bfd0:	f43f aecd 	beq.w	800bd6e <_printf_float+0xba>
 800bfd4:	f10b 0b01 	add.w	fp, fp, #1
 800bfd8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800bfdc:	ebaa 0309 	sub.w	r3, sl, r9
 800bfe0:	455b      	cmp	r3, fp
 800bfe2:	dcef      	bgt.n	800bfc4 <_printf_float+0x310>
 800bfe4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bfe8:	429a      	cmp	r2, r3
 800bfea:	44d0      	add	r8, sl
 800bfec:	db15      	blt.n	800c01a <_printf_float+0x366>
 800bfee:	6823      	ldr	r3, [r4, #0]
 800bff0:	07da      	lsls	r2, r3, #31
 800bff2:	d412      	bmi.n	800c01a <_printf_float+0x366>
 800bff4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bff6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bff8:	eba3 020a 	sub.w	r2, r3, sl
 800bffc:	eba3 0a01 	sub.w	sl, r3, r1
 800c000:	4592      	cmp	sl, r2
 800c002:	bfa8      	it	ge
 800c004:	4692      	movge	sl, r2
 800c006:	f1ba 0f00 	cmp.w	sl, #0
 800c00a:	dc0e      	bgt.n	800c02a <_printf_float+0x376>
 800c00c:	f04f 0800 	mov.w	r8, #0
 800c010:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c014:	f104 091a 	add.w	r9, r4, #26
 800c018:	e019      	b.n	800c04e <_printf_float+0x39a>
 800c01a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c01e:	4631      	mov	r1, r6
 800c020:	4628      	mov	r0, r5
 800c022:	47b8      	blx	r7
 800c024:	3001      	adds	r0, #1
 800c026:	d1e5      	bne.n	800bff4 <_printf_float+0x340>
 800c028:	e6a1      	b.n	800bd6e <_printf_float+0xba>
 800c02a:	4653      	mov	r3, sl
 800c02c:	4642      	mov	r2, r8
 800c02e:	4631      	mov	r1, r6
 800c030:	4628      	mov	r0, r5
 800c032:	47b8      	blx	r7
 800c034:	3001      	adds	r0, #1
 800c036:	d1e9      	bne.n	800c00c <_printf_float+0x358>
 800c038:	e699      	b.n	800bd6e <_printf_float+0xba>
 800c03a:	2301      	movs	r3, #1
 800c03c:	464a      	mov	r2, r9
 800c03e:	4631      	mov	r1, r6
 800c040:	4628      	mov	r0, r5
 800c042:	47b8      	blx	r7
 800c044:	3001      	adds	r0, #1
 800c046:	f43f ae92 	beq.w	800bd6e <_printf_float+0xba>
 800c04a:	f108 0801 	add.w	r8, r8, #1
 800c04e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c052:	1a9b      	subs	r3, r3, r2
 800c054:	eba3 030a 	sub.w	r3, r3, sl
 800c058:	4543      	cmp	r3, r8
 800c05a:	dcee      	bgt.n	800c03a <_printf_float+0x386>
 800c05c:	e74a      	b.n	800bef4 <_printf_float+0x240>
 800c05e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c060:	2a01      	cmp	r2, #1
 800c062:	dc01      	bgt.n	800c068 <_printf_float+0x3b4>
 800c064:	07db      	lsls	r3, r3, #31
 800c066:	d53a      	bpl.n	800c0de <_printf_float+0x42a>
 800c068:	2301      	movs	r3, #1
 800c06a:	4642      	mov	r2, r8
 800c06c:	4631      	mov	r1, r6
 800c06e:	4628      	mov	r0, r5
 800c070:	47b8      	blx	r7
 800c072:	3001      	adds	r0, #1
 800c074:	f43f ae7b 	beq.w	800bd6e <_printf_float+0xba>
 800c078:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c07c:	4631      	mov	r1, r6
 800c07e:	4628      	mov	r0, r5
 800c080:	47b8      	blx	r7
 800c082:	3001      	adds	r0, #1
 800c084:	f108 0801 	add.w	r8, r8, #1
 800c088:	f43f ae71 	beq.w	800bd6e <_printf_float+0xba>
 800c08c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c08e:	2200      	movs	r2, #0
 800c090:	f103 3aff 	add.w	sl, r3, #4294967295
 800c094:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c098:	2300      	movs	r3, #0
 800c09a:	f7f4 fd15 	bl	8000ac8 <__aeabi_dcmpeq>
 800c09e:	b9c8      	cbnz	r0, 800c0d4 <_printf_float+0x420>
 800c0a0:	4653      	mov	r3, sl
 800c0a2:	4642      	mov	r2, r8
 800c0a4:	4631      	mov	r1, r6
 800c0a6:	4628      	mov	r0, r5
 800c0a8:	47b8      	blx	r7
 800c0aa:	3001      	adds	r0, #1
 800c0ac:	d10e      	bne.n	800c0cc <_printf_float+0x418>
 800c0ae:	e65e      	b.n	800bd6e <_printf_float+0xba>
 800c0b0:	2301      	movs	r3, #1
 800c0b2:	4652      	mov	r2, sl
 800c0b4:	4631      	mov	r1, r6
 800c0b6:	4628      	mov	r0, r5
 800c0b8:	47b8      	blx	r7
 800c0ba:	3001      	adds	r0, #1
 800c0bc:	f43f ae57 	beq.w	800bd6e <_printf_float+0xba>
 800c0c0:	f108 0801 	add.w	r8, r8, #1
 800c0c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c0c6:	3b01      	subs	r3, #1
 800c0c8:	4543      	cmp	r3, r8
 800c0ca:	dcf1      	bgt.n	800c0b0 <_printf_float+0x3fc>
 800c0cc:	464b      	mov	r3, r9
 800c0ce:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c0d2:	e6de      	b.n	800be92 <_printf_float+0x1de>
 800c0d4:	f04f 0800 	mov.w	r8, #0
 800c0d8:	f104 0a1a 	add.w	sl, r4, #26
 800c0dc:	e7f2      	b.n	800c0c4 <_printf_float+0x410>
 800c0de:	2301      	movs	r3, #1
 800c0e0:	e7df      	b.n	800c0a2 <_printf_float+0x3ee>
 800c0e2:	2301      	movs	r3, #1
 800c0e4:	464a      	mov	r2, r9
 800c0e6:	4631      	mov	r1, r6
 800c0e8:	4628      	mov	r0, r5
 800c0ea:	47b8      	blx	r7
 800c0ec:	3001      	adds	r0, #1
 800c0ee:	f43f ae3e 	beq.w	800bd6e <_printf_float+0xba>
 800c0f2:	f108 0801 	add.w	r8, r8, #1
 800c0f6:	68e3      	ldr	r3, [r4, #12]
 800c0f8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c0fa:	1a9b      	subs	r3, r3, r2
 800c0fc:	4543      	cmp	r3, r8
 800c0fe:	dcf0      	bgt.n	800c0e2 <_printf_float+0x42e>
 800c100:	e6fc      	b.n	800befc <_printf_float+0x248>
 800c102:	f04f 0800 	mov.w	r8, #0
 800c106:	f104 0919 	add.w	r9, r4, #25
 800c10a:	e7f4      	b.n	800c0f6 <_printf_float+0x442>
 800c10c:	2900      	cmp	r1, #0
 800c10e:	f43f ae8b 	beq.w	800be28 <_printf_float+0x174>
 800c112:	2300      	movs	r3, #0
 800c114:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800c118:	ab09      	add	r3, sp, #36	; 0x24
 800c11a:	9300      	str	r3, [sp, #0]
 800c11c:	ec49 8b10 	vmov	d0, r8, r9
 800c120:	6022      	str	r2, [r4, #0]
 800c122:	f8cd a004 	str.w	sl, [sp, #4]
 800c126:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c12a:	4628      	mov	r0, r5
 800c12c:	f7ff fd2d 	bl	800bb8a <__cvt>
 800c130:	4680      	mov	r8, r0
 800c132:	e648      	b.n	800bdc6 <_printf_float+0x112>

0800c134 <_printf_common>:
 800c134:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c138:	4691      	mov	r9, r2
 800c13a:	461f      	mov	r7, r3
 800c13c:	688a      	ldr	r2, [r1, #8]
 800c13e:	690b      	ldr	r3, [r1, #16]
 800c140:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c144:	4293      	cmp	r3, r2
 800c146:	bfb8      	it	lt
 800c148:	4613      	movlt	r3, r2
 800c14a:	f8c9 3000 	str.w	r3, [r9]
 800c14e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c152:	4606      	mov	r6, r0
 800c154:	460c      	mov	r4, r1
 800c156:	b112      	cbz	r2, 800c15e <_printf_common+0x2a>
 800c158:	3301      	adds	r3, #1
 800c15a:	f8c9 3000 	str.w	r3, [r9]
 800c15e:	6823      	ldr	r3, [r4, #0]
 800c160:	0699      	lsls	r1, r3, #26
 800c162:	bf42      	ittt	mi
 800c164:	f8d9 3000 	ldrmi.w	r3, [r9]
 800c168:	3302      	addmi	r3, #2
 800c16a:	f8c9 3000 	strmi.w	r3, [r9]
 800c16e:	6825      	ldr	r5, [r4, #0]
 800c170:	f015 0506 	ands.w	r5, r5, #6
 800c174:	d107      	bne.n	800c186 <_printf_common+0x52>
 800c176:	f104 0a19 	add.w	sl, r4, #25
 800c17a:	68e3      	ldr	r3, [r4, #12]
 800c17c:	f8d9 2000 	ldr.w	r2, [r9]
 800c180:	1a9b      	subs	r3, r3, r2
 800c182:	42ab      	cmp	r3, r5
 800c184:	dc28      	bgt.n	800c1d8 <_printf_common+0xa4>
 800c186:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800c18a:	6822      	ldr	r2, [r4, #0]
 800c18c:	3300      	adds	r3, #0
 800c18e:	bf18      	it	ne
 800c190:	2301      	movne	r3, #1
 800c192:	0692      	lsls	r2, r2, #26
 800c194:	d42d      	bmi.n	800c1f2 <_printf_common+0xbe>
 800c196:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c19a:	4639      	mov	r1, r7
 800c19c:	4630      	mov	r0, r6
 800c19e:	47c0      	blx	r8
 800c1a0:	3001      	adds	r0, #1
 800c1a2:	d020      	beq.n	800c1e6 <_printf_common+0xb2>
 800c1a4:	6823      	ldr	r3, [r4, #0]
 800c1a6:	68e5      	ldr	r5, [r4, #12]
 800c1a8:	f8d9 2000 	ldr.w	r2, [r9]
 800c1ac:	f003 0306 	and.w	r3, r3, #6
 800c1b0:	2b04      	cmp	r3, #4
 800c1b2:	bf08      	it	eq
 800c1b4:	1aad      	subeq	r5, r5, r2
 800c1b6:	68a3      	ldr	r3, [r4, #8]
 800c1b8:	6922      	ldr	r2, [r4, #16]
 800c1ba:	bf0c      	ite	eq
 800c1bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c1c0:	2500      	movne	r5, #0
 800c1c2:	4293      	cmp	r3, r2
 800c1c4:	bfc4      	itt	gt
 800c1c6:	1a9b      	subgt	r3, r3, r2
 800c1c8:	18ed      	addgt	r5, r5, r3
 800c1ca:	f04f 0900 	mov.w	r9, #0
 800c1ce:	341a      	adds	r4, #26
 800c1d0:	454d      	cmp	r5, r9
 800c1d2:	d11a      	bne.n	800c20a <_printf_common+0xd6>
 800c1d4:	2000      	movs	r0, #0
 800c1d6:	e008      	b.n	800c1ea <_printf_common+0xb6>
 800c1d8:	2301      	movs	r3, #1
 800c1da:	4652      	mov	r2, sl
 800c1dc:	4639      	mov	r1, r7
 800c1de:	4630      	mov	r0, r6
 800c1e0:	47c0      	blx	r8
 800c1e2:	3001      	adds	r0, #1
 800c1e4:	d103      	bne.n	800c1ee <_printf_common+0xba>
 800c1e6:	f04f 30ff 	mov.w	r0, #4294967295
 800c1ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c1ee:	3501      	adds	r5, #1
 800c1f0:	e7c3      	b.n	800c17a <_printf_common+0x46>
 800c1f2:	18e1      	adds	r1, r4, r3
 800c1f4:	1c5a      	adds	r2, r3, #1
 800c1f6:	2030      	movs	r0, #48	; 0x30
 800c1f8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c1fc:	4422      	add	r2, r4
 800c1fe:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c202:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c206:	3302      	adds	r3, #2
 800c208:	e7c5      	b.n	800c196 <_printf_common+0x62>
 800c20a:	2301      	movs	r3, #1
 800c20c:	4622      	mov	r2, r4
 800c20e:	4639      	mov	r1, r7
 800c210:	4630      	mov	r0, r6
 800c212:	47c0      	blx	r8
 800c214:	3001      	adds	r0, #1
 800c216:	d0e6      	beq.n	800c1e6 <_printf_common+0xb2>
 800c218:	f109 0901 	add.w	r9, r9, #1
 800c21c:	e7d8      	b.n	800c1d0 <_printf_common+0x9c>
	...

0800c220 <_printf_i>:
 800c220:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c224:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800c228:	460c      	mov	r4, r1
 800c22a:	7e09      	ldrb	r1, [r1, #24]
 800c22c:	b085      	sub	sp, #20
 800c22e:	296e      	cmp	r1, #110	; 0x6e
 800c230:	4617      	mov	r7, r2
 800c232:	4606      	mov	r6, r0
 800c234:	4698      	mov	r8, r3
 800c236:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c238:	f000 80b3 	beq.w	800c3a2 <_printf_i+0x182>
 800c23c:	d822      	bhi.n	800c284 <_printf_i+0x64>
 800c23e:	2963      	cmp	r1, #99	; 0x63
 800c240:	d036      	beq.n	800c2b0 <_printf_i+0x90>
 800c242:	d80a      	bhi.n	800c25a <_printf_i+0x3a>
 800c244:	2900      	cmp	r1, #0
 800c246:	f000 80b9 	beq.w	800c3bc <_printf_i+0x19c>
 800c24a:	2958      	cmp	r1, #88	; 0x58
 800c24c:	f000 8083 	beq.w	800c356 <_printf_i+0x136>
 800c250:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c254:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800c258:	e032      	b.n	800c2c0 <_printf_i+0xa0>
 800c25a:	2964      	cmp	r1, #100	; 0x64
 800c25c:	d001      	beq.n	800c262 <_printf_i+0x42>
 800c25e:	2969      	cmp	r1, #105	; 0x69
 800c260:	d1f6      	bne.n	800c250 <_printf_i+0x30>
 800c262:	6820      	ldr	r0, [r4, #0]
 800c264:	6813      	ldr	r3, [r2, #0]
 800c266:	0605      	lsls	r5, r0, #24
 800c268:	f103 0104 	add.w	r1, r3, #4
 800c26c:	d52a      	bpl.n	800c2c4 <_printf_i+0xa4>
 800c26e:	681b      	ldr	r3, [r3, #0]
 800c270:	6011      	str	r1, [r2, #0]
 800c272:	2b00      	cmp	r3, #0
 800c274:	da03      	bge.n	800c27e <_printf_i+0x5e>
 800c276:	222d      	movs	r2, #45	; 0x2d
 800c278:	425b      	negs	r3, r3
 800c27a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800c27e:	486f      	ldr	r0, [pc, #444]	; (800c43c <_printf_i+0x21c>)
 800c280:	220a      	movs	r2, #10
 800c282:	e039      	b.n	800c2f8 <_printf_i+0xd8>
 800c284:	2973      	cmp	r1, #115	; 0x73
 800c286:	f000 809d 	beq.w	800c3c4 <_printf_i+0x1a4>
 800c28a:	d808      	bhi.n	800c29e <_printf_i+0x7e>
 800c28c:	296f      	cmp	r1, #111	; 0x6f
 800c28e:	d020      	beq.n	800c2d2 <_printf_i+0xb2>
 800c290:	2970      	cmp	r1, #112	; 0x70
 800c292:	d1dd      	bne.n	800c250 <_printf_i+0x30>
 800c294:	6823      	ldr	r3, [r4, #0]
 800c296:	f043 0320 	orr.w	r3, r3, #32
 800c29a:	6023      	str	r3, [r4, #0]
 800c29c:	e003      	b.n	800c2a6 <_printf_i+0x86>
 800c29e:	2975      	cmp	r1, #117	; 0x75
 800c2a0:	d017      	beq.n	800c2d2 <_printf_i+0xb2>
 800c2a2:	2978      	cmp	r1, #120	; 0x78
 800c2a4:	d1d4      	bne.n	800c250 <_printf_i+0x30>
 800c2a6:	2378      	movs	r3, #120	; 0x78
 800c2a8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c2ac:	4864      	ldr	r0, [pc, #400]	; (800c440 <_printf_i+0x220>)
 800c2ae:	e055      	b.n	800c35c <_printf_i+0x13c>
 800c2b0:	6813      	ldr	r3, [r2, #0]
 800c2b2:	1d19      	adds	r1, r3, #4
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	6011      	str	r1, [r2, #0]
 800c2b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c2bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c2c0:	2301      	movs	r3, #1
 800c2c2:	e08c      	b.n	800c3de <_printf_i+0x1be>
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	6011      	str	r1, [r2, #0]
 800c2c8:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c2cc:	bf18      	it	ne
 800c2ce:	b21b      	sxthne	r3, r3
 800c2d0:	e7cf      	b.n	800c272 <_printf_i+0x52>
 800c2d2:	6813      	ldr	r3, [r2, #0]
 800c2d4:	6825      	ldr	r5, [r4, #0]
 800c2d6:	1d18      	adds	r0, r3, #4
 800c2d8:	6010      	str	r0, [r2, #0]
 800c2da:	0628      	lsls	r0, r5, #24
 800c2dc:	d501      	bpl.n	800c2e2 <_printf_i+0xc2>
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	e002      	b.n	800c2e8 <_printf_i+0xc8>
 800c2e2:	0668      	lsls	r0, r5, #25
 800c2e4:	d5fb      	bpl.n	800c2de <_printf_i+0xbe>
 800c2e6:	881b      	ldrh	r3, [r3, #0]
 800c2e8:	4854      	ldr	r0, [pc, #336]	; (800c43c <_printf_i+0x21c>)
 800c2ea:	296f      	cmp	r1, #111	; 0x6f
 800c2ec:	bf14      	ite	ne
 800c2ee:	220a      	movne	r2, #10
 800c2f0:	2208      	moveq	r2, #8
 800c2f2:	2100      	movs	r1, #0
 800c2f4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c2f8:	6865      	ldr	r5, [r4, #4]
 800c2fa:	60a5      	str	r5, [r4, #8]
 800c2fc:	2d00      	cmp	r5, #0
 800c2fe:	f2c0 8095 	blt.w	800c42c <_printf_i+0x20c>
 800c302:	6821      	ldr	r1, [r4, #0]
 800c304:	f021 0104 	bic.w	r1, r1, #4
 800c308:	6021      	str	r1, [r4, #0]
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	d13d      	bne.n	800c38a <_printf_i+0x16a>
 800c30e:	2d00      	cmp	r5, #0
 800c310:	f040 808e 	bne.w	800c430 <_printf_i+0x210>
 800c314:	4665      	mov	r5, ip
 800c316:	2a08      	cmp	r2, #8
 800c318:	d10b      	bne.n	800c332 <_printf_i+0x112>
 800c31a:	6823      	ldr	r3, [r4, #0]
 800c31c:	07db      	lsls	r3, r3, #31
 800c31e:	d508      	bpl.n	800c332 <_printf_i+0x112>
 800c320:	6923      	ldr	r3, [r4, #16]
 800c322:	6862      	ldr	r2, [r4, #4]
 800c324:	429a      	cmp	r2, r3
 800c326:	bfde      	ittt	le
 800c328:	2330      	movle	r3, #48	; 0x30
 800c32a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c32e:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c332:	ebac 0305 	sub.w	r3, ip, r5
 800c336:	6123      	str	r3, [r4, #16]
 800c338:	f8cd 8000 	str.w	r8, [sp]
 800c33c:	463b      	mov	r3, r7
 800c33e:	aa03      	add	r2, sp, #12
 800c340:	4621      	mov	r1, r4
 800c342:	4630      	mov	r0, r6
 800c344:	f7ff fef6 	bl	800c134 <_printf_common>
 800c348:	3001      	adds	r0, #1
 800c34a:	d14d      	bne.n	800c3e8 <_printf_i+0x1c8>
 800c34c:	f04f 30ff 	mov.w	r0, #4294967295
 800c350:	b005      	add	sp, #20
 800c352:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c356:	4839      	ldr	r0, [pc, #228]	; (800c43c <_printf_i+0x21c>)
 800c358:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800c35c:	6813      	ldr	r3, [r2, #0]
 800c35e:	6821      	ldr	r1, [r4, #0]
 800c360:	1d1d      	adds	r5, r3, #4
 800c362:	681b      	ldr	r3, [r3, #0]
 800c364:	6015      	str	r5, [r2, #0]
 800c366:	060a      	lsls	r2, r1, #24
 800c368:	d50b      	bpl.n	800c382 <_printf_i+0x162>
 800c36a:	07ca      	lsls	r2, r1, #31
 800c36c:	bf44      	itt	mi
 800c36e:	f041 0120 	orrmi.w	r1, r1, #32
 800c372:	6021      	strmi	r1, [r4, #0]
 800c374:	b91b      	cbnz	r3, 800c37e <_printf_i+0x15e>
 800c376:	6822      	ldr	r2, [r4, #0]
 800c378:	f022 0220 	bic.w	r2, r2, #32
 800c37c:	6022      	str	r2, [r4, #0]
 800c37e:	2210      	movs	r2, #16
 800c380:	e7b7      	b.n	800c2f2 <_printf_i+0xd2>
 800c382:	064d      	lsls	r5, r1, #25
 800c384:	bf48      	it	mi
 800c386:	b29b      	uxthmi	r3, r3
 800c388:	e7ef      	b.n	800c36a <_printf_i+0x14a>
 800c38a:	4665      	mov	r5, ip
 800c38c:	fbb3 f1f2 	udiv	r1, r3, r2
 800c390:	fb02 3311 	mls	r3, r2, r1, r3
 800c394:	5cc3      	ldrb	r3, [r0, r3]
 800c396:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800c39a:	460b      	mov	r3, r1
 800c39c:	2900      	cmp	r1, #0
 800c39e:	d1f5      	bne.n	800c38c <_printf_i+0x16c>
 800c3a0:	e7b9      	b.n	800c316 <_printf_i+0xf6>
 800c3a2:	6813      	ldr	r3, [r2, #0]
 800c3a4:	6825      	ldr	r5, [r4, #0]
 800c3a6:	6961      	ldr	r1, [r4, #20]
 800c3a8:	1d18      	adds	r0, r3, #4
 800c3aa:	6010      	str	r0, [r2, #0]
 800c3ac:	0628      	lsls	r0, r5, #24
 800c3ae:	681b      	ldr	r3, [r3, #0]
 800c3b0:	d501      	bpl.n	800c3b6 <_printf_i+0x196>
 800c3b2:	6019      	str	r1, [r3, #0]
 800c3b4:	e002      	b.n	800c3bc <_printf_i+0x19c>
 800c3b6:	066a      	lsls	r2, r5, #25
 800c3b8:	d5fb      	bpl.n	800c3b2 <_printf_i+0x192>
 800c3ba:	8019      	strh	r1, [r3, #0]
 800c3bc:	2300      	movs	r3, #0
 800c3be:	6123      	str	r3, [r4, #16]
 800c3c0:	4665      	mov	r5, ip
 800c3c2:	e7b9      	b.n	800c338 <_printf_i+0x118>
 800c3c4:	6813      	ldr	r3, [r2, #0]
 800c3c6:	1d19      	adds	r1, r3, #4
 800c3c8:	6011      	str	r1, [r2, #0]
 800c3ca:	681d      	ldr	r5, [r3, #0]
 800c3cc:	6862      	ldr	r2, [r4, #4]
 800c3ce:	2100      	movs	r1, #0
 800c3d0:	4628      	mov	r0, r5
 800c3d2:	f7f3 ff05 	bl	80001e0 <memchr>
 800c3d6:	b108      	cbz	r0, 800c3dc <_printf_i+0x1bc>
 800c3d8:	1b40      	subs	r0, r0, r5
 800c3da:	6060      	str	r0, [r4, #4]
 800c3dc:	6863      	ldr	r3, [r4, #4]
 800c3de:	6123      	str	r3, [r4, #16]
 800c3e0:	2300      	movs	r3, #0
 800c3e2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c3e6:	e7a7      	b.n	800c338 <_printf_i+0x118>
 800c3e8:	6923      	ldr	r3, [r4, #16]
 800c3ea:	462a      	mov	r2, r5
 800c3ec:	4639      	mov	r1, r7
 800c3ee:	4630      	mov	r0, r6
 800c3f0:	47c0      	blx	r8
 800c3f2:	3001      	adds	r0, #1
 800c3f4:	d0aa      	beq.n	800c34c <_printf_i+0x12c>
 800c3f6:	6823      	ldr	r3, [r4, #0]
 800c3f8:	079b      	lsls	r3, r3, #30
 800c3fa:	d413      	bmi.n	800c424 <_printf_i+0x204>
 800c3fc:	68e0      	ldr	r0, [r4, #12]
 800c3fe:	9b03      	ldr	r3, [sp, #12]
 800c400:	4298      	cmp	r0, r3
 800c402:	bfb8      	it	lt
 800c404:	4618      	movlt	r0, r3
 800c406:	e7a3      	b.n	800c350 <_printf_i+0x130>
 800c408:	2301      	movs	r3, #1
 800c40a:	464a      	mov	r2, r9
 800c40c:	4639      	mov	r1, r7
 800c40e:	4630      	mov	r0, r6
 800c410:	47c0      	blx	r8
 800c412:	3001      	adds	r0, #1
 800c414:	d09a      	beq.n	800c34c <_printf_i+0x12c>
 800c416:	3501      	adds	r5, #1
 800c418:	68e3      	ldr	r3, [r4, #12]
 800c41a:	9a03      	ldr	r2, [sp, #12]
 800c41c:	1a9b      	subs	r3, r3, r2
 800c41e:	42ab      	cmp	r3, r5
 800c420:	dcf2      	bgt.n	800c408 <_printf_i+0x1e8>
 800c422:	e7eb      	b.n	800c3fc <_printf_i+0x1dc>
 800c424:	2500      	movs	r5, #0
 800c426:	f104 0919 	add.w	r9, r4, #25
 800c42a:	e7f5      	b.n	800c418 <_printf_i+0x1f8>
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	d1ac      	bne.n	800c38a <_printf_i+0x16a>
 800c430:	7803      	ldrb	r3, [r0, #0]
 800c432:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c436:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c43a:	e76c      	b.n	800c316 <_printf_i+0xf6>
 800c43c:	0800ec36 	.word	0x0800ec36
 800c440:	0800ec47 	.word	0x0800ec47

0800c444 <iprintf>:
 800c444:	b40f      	push	{r0, r1, r2, r3}
 800c446:	4b0a      	ldr	r3, [pc, #40]	; (800c470 <iprintf+0x2c>)
 800c448:	b513      	push	{r0, r1, r4, lr}
 800c44a:	681c      	ldr	r4, [r3, #0]
 800c44c:	b124      	cbz	r4, 800c458 <iprintf+0x14>
 800c44e:	69a3      	ldr	r3, [r4, #24]
 800c450:	b913      	cbnz	r3, 800c458 <iprintf+0x14>
 800c452:	4620      	mov	r0, r4
 800c454:	f001 f898 	bl	800d588 <__sinit>
 800c458:	ab05      	add	r3, sp, #20
 800c45a:	9a04      	ldr	r2, [sp, #16]
 800c45c:	68a1      	ldr	r1, [r4, #8]
 800c45e:	9301      	str	r3, [sp, #4]
 800c460:	4620      	mov	r0, r4
 800c462:	f001 fea3 	bl	800e1ac <_vfiprintf_r>
 800c466:	b002      	add	sp, #8
 800c468:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c46c:	b004      	add	sp, #16
 800c46e:	4770      	bx	lr
 800c470:	20000084 	.word	0x20000084

0800c474 <_puts_r>:
 800c474:	b570      	push	{r4, r5, r6, lr}
 800c476:	460e      	mov	r6, r1
 800c478:	4605      	mov	r5, r0
 800c47a:	b118      	cbz	r0, 800c484 <_puts_r+0x10>
 800c47c:	6983      	ldr	r3, [r0, #24]
 800c47e:	b90b      	cbnz	r3, 800c484 <_puts_r+0x10>
 800c480:	f001 f882 	bl	800d588 <__sinit>
 800c484:	69ab      	ldr	r3, [r5, #24]
 800c486:	68ac      	ldr	r4, [r5, #8]
 800c488:	b913      	cbnz	r3, 800c490 <_puts_r+0x1c>
 800c48a:	4628      	mov	r0, r5
 800c48c:	f001 f87c 	bl	800d588 <__sinit>
 800c490:	4b23      	ldr	r3, [pc, #140]	; (800c520 <_puts_r+0xac>)
 800c492:	429c      	cmp	r4, r3
 800c494:	d117      	bne.n	800c4c6 <_puts_r+0x52>
 800c496:	686c      	ldr	r4, [r5, #4]
 800c498:	89a3      	ldrh	r3, [r4, #12]
 800c49a:	071b      	lsls	r3, r3, #28
 800c49c:	d51d      	bpl.n	800c4da <_puts_r+0x66>
 800c49e:	6923      	ldr	r3, [r4, #16]
 800c4a0:	b1db      	cbz	r3, 800c4da <_puts_r+0x66>
 800c4a2:	3e01      	subs	r6, #1
 800c4a4:	68a3      	ldr	r3, [r4, #8]
 800c4a6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c4aa:	3b01      	subs	r3, #1
 800c4ac:	60a3      	str	r3, [r4, #8]
 800c4ae:	b9e9      	cbnz	r1, 800c4ec <_puts_r+0x78>
 800c4b0:	2b00      	cmp	r3, #0
 800c4b2:	da2e      	bge.n	800c512 <_puts_r+0x9e>
 800c4b4:	4622      	mov	r2, r4
 800c4b6:	210a      	movs	r1, #10
 800c4b8:	4628      	mov	r0, r5
 800c4ba:	f000 f86f 	bl	800c59c <__swbuf_r>
 800c4be:	3001      	adds	r0, #1
 800c4c0:	d011      	beq.n	800c4e6 <_puts_r+0x72>
 800c4c2:	200a      	movs	r0, #10
 800c4c4:	e011      	b.n	800c4ea <_puts_r+0x76>
 800c4c6:	4b17      	ldr	r3, [pc, #92]	; (800c524 <_puts_r+0xb0>)
 800c4c8:	429c      	cmp	r4, r3
 800c4ca:	d101      	bne.n	800c4d0 <_puts_r+0x5c>
 800c4cc:	68ac      	ldr	r4, [r5, #8]
 800c4ce:	e7e3      	b.n	800c498 <_puts_r+0x24>
 800c4d0:	4b15      	ldr	r3, [pc, #84]	; (800c528 <_puts_r+0xb4>)
 800c4d2:	429c      	cmp	r4, r3
 800c4d4:	bf08      	it	eq
 800c4d6:	68ec      	ldreq	r4, [r5, #12]
 800c4d8:	e7de      	b.n	800c498 <_puts_r+0x24>
 800c4da:	4621      	mov	r1, r4
 800c4dc:	4628      	mov	r0, r5
 800c4de:	f000 f8af 	bl	800c640 <__swsetup_r>
 800c4e2:	2800      	cmp	r0, #0
 800c4e4:	d0dd      	beq.n	800c4a2 <_puts_r+0x2e>
 800c4e6:	f04f 30ff 	mov.w	r0, #4294967295
 800c4ea:	bd70      	pop	{r4, r5, r6, pc}
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	da04      	bge.n	800c4fa <_puts_r+0x86>
 800c4f0:	69a2      	ldr	r2, [r4, #24]
 800c4f2:	429a      	cmp	r2, r3
 800c4f4:	dc06      	bgt.n	800c504 <_puts_r+0x90>
 800c4f6:	290a      	cmp	r1, #10
 800c4f8:	d004      	beq.n	800c504 <_puts_r+0x90>
 800c4fa:	6823      	ldr	r3, [r4, #0]
 800c4fc:	1c5a      	adds	r2, r3, #1
 800c4fe:	6022      	str	r2, [r4, #0]
 800c500:	7019      	strb	r1, [r3, #0]
 800c502:	e7cf      	b.n	800c4a4 <_puts_r+0x30>
 800c504:	4622      	mov	r2, r4
 800c506:	4628      	mov	r0, r5
 800c508:	f000 f848 	bl	800c59c <__swbuf_r>
 800c50c:	3001      	adds	r0, #1
 800c50e:	d1c9      	bne.n	800c4a4 <_puts_r+0x30>
 800c510:	e7e9      	b.n	800c4e6 <_puts_r+0x72>
 800c512:	6823      	ldr	r3, [r4, #0]
 800c514:	200a      	movs	r0, #10
 800c516:	1c5a      	adds	r2, r3, #1
 800c518:	6022      	str	r2, [r4, #0]
 800c51a:	7018      	strb	r0, [r3, #0]
 800c51c:	e7e5      	b.n	800c4ea <_puts_r+0x76>
 800c51e:	bf00      	nop
 800c520:	0800ec88 	.word	0x0800ec88
 800c524:	0800eca8 	.word	0x0800eca8
 800c528:	0800ec68 	.word	0x0800ec68

0800c52c <puts>:
 800c52c:	4b02      	ldr	r3, [pc, #8]	; (800c538 <puts+0xc>)
 800c52e:	4601      	mov	r1, r0
 800c530:	6818      	ldr	r0, [r3, #0]
 800c532:	f7ff bf9f 	b.w	800c474 <_puts_r>
 800c536:	bf00      	nop
 800c538:	20000084 	.word	0x20000084

0800c53c <siprintf>:
 800c53c:	b40e      	push	{r1, r2, r3}
 800c53e:	b500      	push	{lr}
 800c540:	b09c      	sub	sp, #112	; 0x70
 800c542:	ab1d      	add	r3, sp, #116	; 0x74
 800c544:	9002      	str	r0, [sp, #8]
 800c546:	9006      	str	r0, [sp, #24]
 800c548:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c54c:	4809      	ldr	r0, [pc, #36]	; (800c574 <siprintf+0x38>)
 800c54e:	9107      	str	r1, [sp, #28]
 800c550:	9104      	str	r1, [sp, #16]
 800c552:	4909      	ldr	r1, [pc, #36]	; (800c578 <siprintf+0x3c>)
 800c554:	f853 2b04 	ldr.w	r2, [r3], #4
 800c558:	9105      	str	r1, [sp, #20]
 800c55a:	6800      	ldr	r0, [r0, #0]
 800c55c:	9301      	str	r3, [sp, #4]
 800c55e:	a902      	add	r1, sp, #8
 800c560:	f001 fd02 	bl	800df68 <_svfiprintf_r>
 800c564:	9b02      	ldr	r3, [sp, #8]
 800c566:	2200      	movs	r2, #0
 800c568:	701a      	strb	r2, [r3, #0]
 800c56a:	b01c      	add	sp, #112	; 0x70
 800c56c:	f85d eb04 	ldr.w	lr, [sp], #4
 800c570:	b003      	add	sp, #12
 800c572:	4770      	bx	lr
 800c574:	20000084 	.word	0x20000084
 800c578:	ffff0208 	.word	0xffff0208

0800c57c <strcat>:
 800c57c:	b510      	push	{r4, lr}
 800c57e:	4603      	mov	r3, r0
 800c580:	781a      	ldrb	r2, [r3, #0]
 800c582:	1c5c      	adds	r4, r3, #1
 800c584:	b93a      	cbnz	r2, 800c596 <strcat+0x1a>
 800c586:	3b01      	subs	r3, #1
 800c588:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c58c:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c590:	2a00      	cmp	r2, #0
 800c592:	d1f9      	bne.n	800c588 <strcat+0xc>
 800c594:	bd10      	pop	{r4, pc}
 800c596:	4623      	mov	r3, r4
 800c598:	e7f2      	b.n	800c580 <strcat+0x4>
	...

0800c59c <__swbuf_r>:
 800c59c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c59e:	460e      	mov	r6, r1
 800c5a0:	4614      	mov	r4, r2
 800c5a2:	4605      	mov	r5, r0
 800c5a4:	b118      	cbz	r0, 800c5ae <__swbuf_r+0x12>
 800c5a6:	6983      	ldr	r3, [r0, #24]
 800c5a8:	b90b      	cbnz	r3, 800c5ae <__swbuf_r+0x12>
 800c5aa:	f000 ffed 	bl	800d588 <__sinit>
 800c5ae:	4b21      	ldr	r3, [pc, #132]	; (800c634 <__swbuf_r+0x98>)
 800c5b0:	429c      	cmp	r4, r3
 800c5b2:	d12a      	bne.n	800c60a <__swbuf_r+0x6e>
 800c5b4:	686c      	ldr	r4, [r5, #4]
 800c5b6:	69a3      	ldr	r3, [r4, #24]
 800c5b8:	60a3      	str	r3, [r4, #8]
 800c5ba:	89a3      	ldrh	r3, [r4, #12]
 800c5bc:	071a      	lsls	r2, r3, #28
 800c5be:	d52e      	bpl.n	800c61e <__swbuf_r+0x82>
 800c5c0:	6923      	ldr	r3, [r4, #16]
 800c5c2:	b363      	cbz	r3, 800c61e <__swbuf_r+0x82>
 800c5c4:	6923      	ldr	r3, [r4, #16]
 800c5c6:	6820      	ldr	r0, [r4, #0]
 800c5c8:	1ac0      	subs	r0, r0, r3
 800c5ca:	6963      	ldr	r3, [r4, #20]
 800c5cc:	b2f6      	uxtb	r6, r6
 800c5ce:	4283      	cmp	r3, r0
 800c5d0:	4637      	mov	r7, r6
 800c5d2:	dc04      	bgt.n	800c5de <__swbuf_r+0x42>
 800c5d4:	4621      	mov	r1, r4
 800c5d6:	4628      	mov	r0, r5
 800c5d8:	f000 ff6c 	bl	800d4b4 <_fflush_r>
 800c5dc:	bb28      	cbnz	r0, 800c62a <__swbuf_r+0x8e>
 800c5de:	68a3      	ldr	r3, [r4, #8]
 800c5e0:	3b01      	subs	r3, #1
 800c5e2:	60a3      	str	r3, [r4, #8]
 800c5e4:	6823      	ldr	r3, [r4, #0]
 800c5e6:	1c5a      	adds	r2, r3, #1
 800c5e8:	6022      	str	r2, [r4, #0]
 800c5ea:	701e      	strb	r6, [r3, #0]
 800c5ec:	6963      	ldr	r3, [r4, #20]
 800c5ee:	3001      	adds	r0, #1
 800c5f0:	4283      	cmp	r3, r0
 800c5f2:	d004      	beq.n	800c5fe <__swbuf_r+0x62>
 800c5f4:	89a3      	ldrh	r3, [r4, #12]
 800c5f6:	07db      	lsls	r3, r3, #31
 800c5f8:	d519      	bpl.n	800c62e <__swbuf_r+0x92>
 800c5fa:	2e0a      	cmp	r6, #10
 800c5fc:	d117      	bne.n	800c62e <__swbuf_r+0x92>
 800c5fe:	4621      	mov	r1, r4
 800c600:	4628      	mov	r0, r5
 800c602:	f000 ff57 	bl	800d4b4 <_fflush_r>
 800c606:	b190      	cbz	r0, 800c62e <__swbuf_r+0x92>
 800c608:	e00f      	b.n	800c62a <__swbuf_r+0x8e>
 800c60a:	4b0b      	ldr	r3, [pc, #44]	; (800c638 <__swbuf_r+0x9c>)
 800c60c:	429c      	cmp	r4, r3
 800c60e:	d101      	bne.n	800c614 <__swbuf_r+0x78>
 800c610:	68ac      	ldr	r4, [r5, #8]
 800c612:	e7d0      	b.n	800c5b6 <__swbuf_r+0x1a>
 800c614:	4b09      	ldr	r3, [pc, #36]	; (800c63c <__swbuf_r+0xa0>)
 800c616:	429c      	cmp	r4, r3
 800c618:	bf08      	it	eq
 800c61a:	68ec      	ldreq	r4, [r5, #12]
 800c61c:	e7cb      	b.n	800c5b6 <__swbuf_r+0x1a>
 800c61e:	4621      	mov	r1, r4
 800c620:	4628      	mov	r0, r5
 800c622:	f000 f80d 	bl	800c640 <__swsetup_r>
 800c626:	2800      	cmp	r0, #0
 800c628:	d0cc      	beq.n	800c5c4 <__swbuf_r+0x28>
 800c62a:	f04f 37ff 	mov.w	r7, #4294967295
 800c62e:	4638      	mov	r0, r7
 800c630:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c632:	bf00      	nop
 800c634:	0800ec88 	.word	0x0800ec88
 800c638:	0800eca8 	.word	0x0800eca8
 800c63c:	0800ec68 	.word	0x0800ec68

0800c640 <__swsetup_r>:
 800c640:	4b32      	ldr	r3, [pc, #200]	; (800c70c <__swsetup_r+0xcc>)
 800c642:	b570      	push	{r4, r5, r6, lr}
 800c644:	681d      	ldr	r5, [r3, #0]
 800c646:	4606      	mov	r6, r0
 800c648:	460c      	mov	r4, r1
 800c64a:	b125      	cbz	r5, 800c656 <__swsetup_r+0x16>
 800c64c:	69ab      	ldr	r3, [r5, #24]
 800c64e:	b913      	cbnz	r3, 800c656 <__swsetup_r+0x16>
 800c650:	4628      	mov	r0, r5
 800c652:	f000 ff99 	bl	800d588 <__sinit>
 800c656:	4b2e      	ldr	r3, [pc, #184]	; (800c710 <__swsetup_r+0xd0>)
 800c658:	429c      	cmp	r4, r3
 800c65a:	d10f      	bne.n	800c67c <__swsetup_r+0x3c>
 800c65c:	686c      	ldr	r4, [r5, #4]
 800c65e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c662:	b29a      	uxth	r2, r3
 800c664:	0715      	lsls	r5, r2, #28
 800c666:	d42c      	bmi.n	800c6c2 <__swsetup_r+0x82>
 800c668:	06d0      	lsls	r0, r2, #27
 800c66a:	d411      	bmi.n	800c690 <__swsetup_r+0x50>
 800c66c:	2209      	movs	r2, #9
 800c66e:	6032      	str	r2, [r6, #0]
 800c670:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c674:	81a3      	strh	r3, [r4, #12]
 800c676:	f04f 30ff 	mov.w	r0, #4294967295
 800c67a:	e03e      	b.n	800c6fa <__swsetup_r+0xba>
 800c67c:	4b25      	ldr	r3, [pc, #148]	; (800c714 <__swsetup_r+0xd4>)
 800c67e:	429c      	cmp	r4, r3
 800c680:	d101      	bne.n	800c686 <__swsetup_r+0x46>
 800c682:	68ac      	ldr	r4, [r5, #8]
 800c684:	e7eb      	b.n	800c65e <__swsetup_r+0x1e>
 800c686:	4b24      	ldr	r3, [pc, #144]	; (800c718 <__swsetup_r+0xd8>)
 800c688:	429c      	cmp	r4, r3
 800c68a:	bf08      	it	eq
 800c68c:	68ec      	ldreq	r4, [r5, #12]
 800c68e:	e7e6      	b.n	800c65e <__swsetup_r+0x1e>
 800c690:	0751      	lsls	r1, r2, #29
 800c692:	d512      	bpl.n	800c6ba <__swsetup_r+0x7a>
 800c694:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c696:	b141      	cbz	r1, 800c6aa <__swsetup_r+0x6a>
 800c698:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c69c:	4299      	cmp	r1, r3
 800c69e:	d002      	beq.n	800c6a6 <__swsetup_r+0x66>
 800c6a0:	4630      	mov	r0, r6
 800c6a2:	f001 fb5f 	bl	800dd64 <_free_r>
 800c6a6:	2300      	movs	r3, #0
 800c6a8:	6363      	str	r3, [r4, #52]	; 0x34
 800c6aa:	89a3      	ldrh	r3, [r4, #12]
 800c6ac:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c6b0:	81a3      	strh	r3, [r4, #12]
 800c6b2:	2300      	movs	r3, #0
 800c6b4:	6063      	str	r3, [r4, #4]
 800c6b6:	6923      	ldr	r3, [r4, #16]
 800c6b8:	6023      	str	r3, [r4, #0]
 800c6ba:	89a3      	ldrh	r3, [r4, #12]
 800c6bc:	f043 0308 	orr.w	r3, r3, #8
 800c6c0:	81a3      	strh	r3, [r4, #12]
 800c6c2:	6923      	ldr	r3, [r4, #16]
 800c6c4:	b94b      	cbnz	r3, 800c6da <__swsetup_r+0x9a>
 800c6c6:	89a3      	ldrh	r3, [r4, #12]
 800c6c8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c6cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c6d0:	d003      	beq.n	800c6da <__swsetup_r+0x9a>
 800c6d2:	4621      	mov	r1, r4
 800c6d4:	4630      	mov	r0, r6
 800c6d6:	f001 f813 	bl	800d700 <__smakebuf_r>
 800c6da:	89a2      	ldrh	r2, [r4, #12]
 800c6dc:	f012 0301 	ands.w	r3, r2, #1
 800c6e0:	d00c      	beq.n	800c6fc <__swsetup_r+0xbc>
 800c6e2:	2300      	movs	r3, #0
 800c6e4:	60a3      	str	r3, [r4, #8]
 800c6e6:	6963      	ldr	r3, [r4, #20]
 800c6e8:	425b      	negs	r3, r3
 800c6ea:	61a3      	str	r3, [r4, #24]
 800c6ec:	6923      	ldr	r3, [r4, #16]
 800c6ee:	b953      	cbnz	r3, 800c706 <__swsetup_r+0xc6>
 800c6f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c6f4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800c6f8:	d1ba      	bne.n	800c670 <__swsetup_r+0x30>
 800c6fa:	bd70      	pop	{r4, r5, r6, pc}
 800c6fc:	0792      	lsls	r2, r2, #30
 800c6fe:	bf58      	it	pl
 800c700:	6963      	ldrpl	r3, [r4, #20]
 800c702:	60a3      	str	r3, [r4, #8]
 800c704:	e7f2      	b.n	800c6ec <__swsetup_r+0xac>
 800c706:	2000      	movs	r0, #0
 800c708:	e7f7      	b.n	800c6fa <__swsetup_r+0xba>
 800c70a:	bf00      	nop
 800c70c:	20000084 	.word	0x20000084
 800c710:	0800ec88 	.word	0x0800ec88
 800c714:	0800eca8 	.word	0x0800eca8
 800c718:	0800ec68 	.word	0x0800ec68

0800c71c <quorem>:
 800c71c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c720:	6903      	ldr	r3, [r0, #16]
 800c722:	690c      	ldr	r4, [r1, #16]
 800c724:	42a3      	cmp	r3, r4
 800c726:	4680      	mov	r8, r0
 800c728:	f2c0 8082 	blt.w	800c830 <quorem+0x114>
 800c72c:	3c01      	subs	r4, #1
 800c72e:	f101 0714 	add.w	r7, r1, #20
 800c732:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800c736:	f100 0614 	add.w	r6, r0, #20
 800c73a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800c73e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800c742:	eb06 030c 	add.w	r3, r6, ip
 800c746:	3501      	adds	r5, #1
 800c748:	eb07 090c 	add.w	r9, r7, ip
 800c74c:	9301      	str	r3, [sp, #4]
 800c74e:	fbb0 f5f5 	udiv	r5, r0, r5
 800c752:	b395      	cbz	r5, 800c7ba <quorem+0x9e>
 800c754:	f04f 0a00 	mov.w	sl, #0
 800c758:	4638      	mov	r0, r7
 800c75a:	46b6      	mov	lr, r6
 800c75c:	46d3      	mov	fp, sl
 800c75e:	f850 2b04 	ldr.w	r2, [r0], #4
 800c762:	b293      	uxth	r3, r2
 800c764:	fb05 a303 	mla	r3, r5, r3, sl
 800c768:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c76c:	b29b      	uxth	r3, r3
 800c76e:	ebab 0303 	sub.w	r3, fp, r3
 800c772:	0c12      	lsrs	r2, r2, #16
 800c774:	f8de b000 	ldr.w	fp, [lr]
 800c778:	fb05 a202 	mla	r2, r5, r2, sl
 800c77c:	fa13 f38b 	uxtah	r3, r3, fp
 800c780:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800c784:	fa1f fb82 	uxth.w	fp, r2
 800c788:	f8de 2000 	ldr.w	r2, [lr]
 800c78c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800c790:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c794:	b29b      	uxth	r3, r3
 800c796:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c79a:	4581      	cmp	r9, r0
 800c79c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800c7a0:	f84e 3b04 	str.w	r3, [lr], #4
 800c7a4:	d2db      	bcs.n	800c75e <quorem+0x42>
 800c7a6:	f856 300c 	ldr.w	r3, [r6, ip]
 800c7aa:	b933      	cbnz	r3, 800c7ba <quorem+0x9e>
 800c7ac:	9b01      	ldr	r3, [sp, #4]
 800c7ae:	3b04      	subs	r3, #4
 800c7b0:	429e      	cmp	r6, r3
 800c7b2:	461a      	mov	r2, r3
 800c7b4:	d330      	bcc.n	800c818 <quorem+0xfc>
 800c7b6:	f8c8 4010 	str.w	r4, [r8, #16]
 800c7ba:	4640      	mov	r0, r8
 800c7bc:	f001 f9fe 	bl	800dbbc <__mcmp>
 800c7c0:	2800      	cmp	r0, #0
 800c7c2:	db25      	blt.n	800c810 <quorem+0xf4>
 800c7c4:	3501      	adds	r5, #1
 800c7c6:	4630      	mov	r0, r6
 800c7c8:	f04f 0c00 	mov.w	ip, #0
 800c7cc:	f857 2b04 	ldr.w	r2, [r7], #4
 800c7d0:	f8d0 e000 	ldr.w	lr, [r0]
 800c7d4:	b293      	uxth	r3, r2
 800c7d6:	ebac 0303 	sub.w	r3, ip, r3
 800c7da:	0c12      	lsrs	r2, r2, #16
 800c7dc:	fa13 f38e 	uxtah	r3, r3, lr
 800c7e0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800c7e4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c7e8:	b29b      	uxth	r3, r3
 800c7ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c7ee:	45b9      	cmp	r9, r7
 800c7f0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800c7f4:	f840 3b04 	str.w	r3, [r0], #4
 800c7f8:	d2e8      	bcs.n	800c7cc <quorem+0xb0>
 800c7fa:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800c7fe:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800c802:	b92a      	cbnz	r2, 800c810 <quorem+0xf4>
 800c804:	3b04      	subs	r3, #4
 800c806:	429e      	cmp	r6, r3
 800c808:	461a      	mov	r2, r3
 800c80a:	d30b      	bcc.n	800c824 <quorem+0x108>
 800c80c:	f8c8 4010 	str.w	r4, [r8, #16]
 800c810:	4628      	mov	r0, r5
 800c812:	b003      	add	sp, #12
 800c814:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c818:	6812      	ldr	r2, [r2, #0]
 800c81a:	3b04      	subs	r3, #4
 800c81c:	2a00      	cmp	r2, #0
 800c81e:	d1ca      	bne.n	800c7b6 <quorem+0x9a>
 800c820:	3c01      	subs	r4, #1
 800c822:	e7c5      	b.n	800c7b0 <quorem+0x94>
 800c824:	6812      	ldr	r2, [r2, #0]
 800c826:	3b04      	subs	r3, #4
 800c828:	2a00      	cmp	r2, #0
 800c82a:	d1ef      	bne.n	800c80c <quorem+0xf0>
 800c82c:	3c01      	subs	r4, #1
 800c82e:	e7ea      	b.n	800c806 <quorem+0xea>
 800c830:	2000      	movs	r0, #0
 800c832:	e7ee      	b.n	800c812 <quorem+0xf6>
 800c834:	0000      	movs	r0, r0
	...

0800c838 <_dtoa_r>:
 800c838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c83c:	ec57 6b10 	vmov	r6, r7, d0
 800c840:	b097      	sub	sp, #92	; 0x5c
 800c842:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800c844:	9106      	str	r1, [sp, #24]
 800c846:	4604      	mov	r4, r0
 800c848:	920b      	str	r2, [sp, #44]	; 0x2c
 800c84a:	9312      	str	r3, [sp, #72]	; 0x48
 800c84c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800c850:	e9cd 6700 	strd	r6, r7, [sp]
 800c854:	b93d      	cbnz	r5, 800c866 <_dtoa_r+0x2e>
 800c856:	2010      	movs	r0, #16
 800c858:	f000 ff92 	bl	800d780 <malloc>
 800c85c:	6260      	str	r0, [r4, #36]	; 0x24
 800c85e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c862:	6005      	str	r5, [r0, #0]
 800c864:	60c5      	str	r5, [r0, #12]
 800c866:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c868:	6819      	ldr	r1, [r3, #0]
 800c86a:	b151      	cbz	r1, 800c882 <_dtoa_r+0x4a>
 800c86c:	685a      	ldr	r2, [r3, #4]
 800c86e:	604a      	str	r2, [r1, #4]
 800c870:	2301      	movs	r3, #1
 800c872:	4093      	lsls	r3, r2
 800c874:	608b      	str	r3, [r1, #8]
 800c876:	4620      	mov	r0, r4
 800c878:	f000 ffbe 	bl	800d7f8 <_Bfree>
 800c87c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c87e:	2200      	movs	r2, #0
 800c880:	601a      	str	r2, [r3, #0]
 800c882:	1e3b      	subs	r3, r7, #0
 800c884:	bfbb      	ittet	lt
 800c886:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800c88a:	9301      	strlt	r3, [sp, #4]
 800c88c:	2300      	movge	r3, #0
 800c88e:	2201      	movlt	r2, #1
 800c890:	bfac      	ite	ge
 800c892:	f8c8 3000 	strge.w	r3, [r8]
 800c896:	f8c8 2000 	strlt.w	r2, [r8]
 800c89a:	4baf      	ldr	r3, [pc, #700]	; (800cb58 <_dtoa_r+0x320>)
 800c89c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800c8a0:	ea33 0308 	bics.w	r3, r3, r8
 800c8a4:	d114      	bne.n	800c8d0 <_dtoa_r+0x98>
 800c8a6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c8a8:	f242 730f 	movw	r3, #9999	; 0x270f
 800c8ac:	6013      	str	r3, [r2, #0]
 800c8ae:	9b00      	ldr	r3, [sp, #0]
 800c8b0:	b923      	cbnz	r3, 800c8bc <_dtoa_r+0x84>
 800c8b2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800c8b6:	2800      	cmp	r0, #0
 800c8b8:	f000 8542 	beq.w	800d340 <_dtoa_r+0xb08>
 800c8bc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c8be:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800cb6c <_dtoa_r+0x334>
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	f000 8544 	beq.w	800d350 <_dtoa_r+0xb18>
 800c8c8:	f10b 0303 	add.w	r3, fp, #3
 800c8cc:	f000 bd3e 	b.w	800d34c <_dtoa_r+0xb14>
 800c8d0:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c8d4:	2200      	movs	r2, #0
 800c8d6:	2300      	movs	r3, #0
 800c8d8:	4630      	mov	r0, r6
 800c8da:	4639      	mov	r1, r7
 800c8dc:	f7f4 f8f4 	bl	8000ac8 <__aeabi_dcmpeq>
 800c8e0:	4681      	mov	r9, r0
 800c8e2:	b168      	cbz	r0, 800c900 <_dtoa_r+0xc8>
 800c8e4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c8e6:	2301      	movs	r3, #1
 800c8e8:	6013      	str	r3, [r2, #0]
 800c8ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	f000 8524 	beq.w	800d33a <_dtoa_r+0xb02>
 800c8f2:	4b9a      	ldr	r3, [pc, #616]	; (800cb5c <_dtoa_r+0x324>)
 800c8f4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c8f6:	f103 3bff 	add.w	fp, r3, #4294967295
 800c8fa:	6013      	str	r3, [r2, #0]
 800c8fc:	f000 bd28 	b.w	800d350 <_dtoa_r+0xb18>
 800c900:	aa14      	add	r2, sp, #80	; 0x50
 800c902:	a915      	add	r1, sp, #84	; 0x54
 800c904:	ec47 6b10 	vmov	d0, r6, r7
 800c908:	4620      	mov	r0, r4
 800c90a:	f001 f9ce 	bl	800dcaa <__d2b>
 800c90e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800c912:	9004      	str	r0, [sp, #16]
 800c914:	2d00      	cmp	r5, #0
 800c916:	d07c      	beq.n	800ca12 <_dtoa_r+0x1da>
 800c918:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c91c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800c920:	46b2      	mov	sl, r6
 800c922:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800c926:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800c92a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800c92e:	2200      	movs	r2, #0
 800c930:	4b8b      	ldr	r3, [pc, #556]	; (800cb60 <_dtoa_r+0x328>)
 800c932:	4650      	mov	r0, sl
 800c934:	4659      	mov	r1, fp
 800c936:	f7f3 fca7 	bl	8000288 <__aeabi_dsub>
 800c93a:	a381      	add	r3, pc, #516	; (adr r3, 800cb40 <_dtoa_r+0x308>)
 800c93c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c940:	f7f3 fe5a 	bl	80005f8 <__aeabi_dmul>
 800c944:	a380      	add	r3, pc, #512	; (adr r3, 800cb48 <_dtoa_r+0x310>)
 800c946:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c94a:	f7f3 fc9f 	bl	800028c <__adddf3>
 800c94e:	4606      	mov	r6, r0
 800c950:	4628      	mov	r0, r5
 800c952:	460f      	mov	r7, r1
 800c954:	f7f3 fde6 	bl	8000524 <__aeabi_i2d>
 800c958:	a37d      	add	r3, pc, #500	; (adr r3, 800cb50 <_dtoa_r+0x318>)
 800c95a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c95e:	f7f3 fe4b 	bl	80005f8 <__aeabi_dmul>
 800c962:	4602      	mov	r2, r0
 800c964:	460b      	mov	r3, r1
 800c966:	4630      	mov	r0, r6
 800c968:	4639      	mov	r1, r7
 800c96a:	f7f3 fc8f 	bl	800028c <__adddf3>
 800c96e:	4606      	mov	r6, r0
 800c970:	460f      	mov	r7, r1
 800c972:	f7f4 f8f1 	bl	8000b58 <__aeabi_d2iz>
 800c976:	2200      	movs	r2, #0
 800c978:	4682      	mov	sl, r0
 800c97a:	2300      	movs	r3, #0
 800c97c:	4630      	mov	r0, r6
 800c97e:	4639      	mov	r1, r7
 800c980:	f7f4 f8ac 	bl	8000adc <__aeabi_dcmplt>
 800c984:	b148      	cbz	r0, 800c99a <_dtoa_r+0x162>
 800c986:	4650      	mov	r0, sl
 800c988:	f7f3 fdcc 	bl	8000524 <__aeabi_i2d>
 800c98c:	4632      	mov	r2, r6
 800c98e:	463b      	mov	r3, r7
 800c990:	f7f4 f89a 	bl	8000ac8 <__aeabi_dcmpeq>
 800c994:	b908      	cbnz	r0, 800c99a <_dtoa_r+0x162>
 800c996:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c99a:	f1ba 0f16 	cmp.w	sl, #22
 800c99e:	d859      	bhi.n	800ca54 <_dtoa_r+0x21c>
 800c9a0:	4970      	ldr	r1, [pc, #448]	; (800cb64 <_dtoa_r+0x32c>)
 800c9a2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800c9a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c9aa:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c9ae:	f7f4 f8b3 	bl	8000b18 <__aeabi_dcmpgt>
 800c9b2:	2800      	cmp	r0, #0
 800c9b4:	d050      	beq.n	800ca58 <_dtoa_r+0x220>
 800c9b6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c9ba:	2300      	movs	r3, #0
 800c9bc:	930f      	str	r3, [sp, #60]	; 0x3c
 800c9be:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c9c0:	1b5d      	subs	r5, r3, r5
 800c9c2:	f1b5 0801 	subs.w	r8, r5, #1
 800c9c6:	bf49      	itett	mi
 800c9c8:	f1c5 0301 	rsbmi	r3, r5, #1
 800c9cc:	2300      	movpl	r3, #0
 800c9ce:	9305      	strmi	r3, [sp, #20]
 800c9d0:	f04f 0800 	movmi.w	r8, #0
 800c9d4:	bf58      	it	pl
 800c9d6:	9305      	strpl	r3, [sp, #20]
 800c9d8:	f1ba 0f00 	cmp.w	sl, #0
 800c9dc:	db3e      	blt.n	800ca5c <_dtoa_r+0x224>
 800c9de:	2300      	movs	r3, #0
 800c9e0:	44d0      	add	r8, sl
 800c9e2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800c9e6:	9307      	str	r3, [sp, #28]
 800c9e8:	9b06      	ldr	r3, [sp, #24]
 800c9ea:	2b09      	cmp	r3, #9
 800c9ec:	f200 8090 	bhi.w	800cb10 <_dtoa_r+0x2d8>
 800c9f0:	2b05      	cmp	r3, #5
 800c9f2:	bfc4      	itt	gt
 800c9f4:	3b04      	subgt	r3, #4
 800c9f6:	9306      	strgt	r3, [sp, #24]
 800c9f8:	9b06      	ldr	r3, [sp, #24]
 800c9fa:	f1a3 0302 	sub.w	r3, r3, #2
 800c9fe:	bfcc      	ite	gt
 800ca00:	2500      	movgt	r5, #0
 800ca02:	2501      	movle	r5, #1
 800ca04:	2b03      	cmp	r3, #3
 800ca06:	f200 808f 	bhi.w	800cb28 <_dtoa_r+0x2f0>
 800ca0a:	e8df f003 	tbb	[pc, r3]
 800ca0e:	7f7d      	.short	0x7f7d
 800ca10:	7131      	.short	0x7131
 800ca12:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800ca16:	441d      	add	r5, r3
 800ca18:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800ca1c:	2820      	cmp	r0, #32
 800ca1e:	dd13      	ble.n	800ca48 <_dtoa_r+0x210>
 800ca20:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800ca24:	9b00      	ldr	r3, [sp, #0]
 800ca26:	fa08 f800 	lsl.w	r8, r8, r0
 800ca2a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800ca2e:	fa23 f000 	lsr.w	r0, r3, r0
 800ca32:	ea48 0000 	orr.w	r0, r8, r0
 800ca36:	f7f3 fd65 	bl	8000504 <__aeabi_ui2d>
 800ca3a:	2301      	movs	r3, #1
 800ca3c:	4682      	mov	sl, r0
 800ca3e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800ca42:	3d01      	subs	r5, #1
 800ca44:	9313      	str	r3, [sp, #76]	; 0x4c
 800ca46:	e772      	b.n	800c92e <_dtoa_r+0xf6>
 800ca48:	9b00      	ldr	r3, [sp, #0]
 800ca4a:	f1c0 0020 	rsb	r0, r0, #32
 800ca4e:	fa03 f000 	lsl.w	r0, r3, r0
 800ca52:	e7f0      	b.n	800ca36 <_dtoa_r+0x1fe>
 800ca54:	2301      	movs	r3, #1
 800ca56:	e7b1      	b.n	800c9bc <_dtoa_r+0x184>
 800ca58:	900f      	str	r0, [sp, #60]	; 0x3c
 800ca5a:	e7b0      	b.n	800c9be <_dtoa_r+0x186>
 800ca5c:	9b05      	ldr	r3, [sp, #20]
 800ca5e:	eba3 030a 	sub.w	r3, r3, sl
 800ca62:	9305      	str	r3, [sp, #20]
 800ca64:	f1ca 0300 	rsb	r3, sl, #0
 800ca68:	9307      	str	r3, [sp, #28]
 800ca6a:	2300      	movs	r3, #0
 800ca6c:	930e      	str	r3, [sp, #56]	; 0x38
 800ca6e:	e7bb      	b.n	800c9e8 <_dtoa_r+0x1b0>
 800ca70:	2301      	movs	r3, #1
 800ca72:	930a      	str	r3, [sp, #40]	; 0x28
 800ca74:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	dd59      	ble.n	800cb2e <_dtoa_r+0x2f6>
 800ca7a:	9302      	str	r3, [sp, #8]
 800ca7c:	4699      	mov	r9, r3
 800ca7e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ca80:	2200      	movs	r2, #0
 800ca82:	6072      	str	r2, [r6, #4]
 800ca84:	2204      	movs	r2, #4
 800ca86:	f102 0014 	add.w	r0, r2, #20
 800ca8a:	4298      	cmp	r0, r3
 800ca8c:	6871      	ldr	r1, [r6, #4]
 800ca8e:	d953      	bls.n	800cb38 <_dtoa_r+0x300>
 800ca90:	4620      	mov	r0, r4
 800ca92:	f000 fe7d 	bl	800d790 <_Balloc>
 800ca96:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ca98:	6030      	str	r0, [r6, #0]
 800ca9a:	f1b9 0f0e 	cmp.w	r9, #14
 800ca9e:	f8d3 b000 	ldr.w	fp, [r3]
 800caa2:	f200 80e6 	bhi.w	800cc72 <_dtoa_r+0x43a>
 800caa6:	2d00      	cmp	r5, #0
 800caa8:	f000 80e3 	beq.w	800cc72 <_dtoa_r+0x43a>
 800caac:	ed9d 7b00 	vldr	d7, [sp]
 800cab0:	f1ba 0f00 	cmp.w	sl, #0
 800cab4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800cab8:	dd74      	ble.n	800cba4 <_dtoa_r+0x36c>
 800caba:	4a2a      	ldr	r2, [pc, #168]	; (800cb64 <_dtoa_r+0x32c>)
 800cabc:	f00a 030f 	and.w	r3, sl, #15
 800cac0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800cac4:	ed93 7b00 	vldr	d7, [r3]
 800cac8:	ea4f 162a 	mov.w	r6, sl, asr #4
 800cacc:	06f0      	lsls	r0, r6, #27
 800cace:	ed8d 7b08 	vstr	d7, [sp, #32]
 800cad2:	d565      	bpl.n	800cba0 <_dtoa_r+0x368>
 800cad4:	4b24      	ldr	r3, [pc, #144]	; (800cb68 <_dtoa_r+0x330>)
 800cad6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800cada:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800cade:	f7f3 feb5 	bl	800084c <__aeabi_ddiv>
 800cae2:	e9cd 0100 	strd	r0, r1, [sp]
 800cae6:	f006 060f 	and.w	r6, r6, #15
 800caea:	2503      	movs	r5, #3
 800caec:	4f1e      	ldr	r7, [pc, #120]	; (800cb68 <_dtoa_r+0x330>)
 800caee:	e04c      	b.n	800cb8a <_dtoa_r+0x352>
 800caf0:	2301      	movs	r3, #1
 800caf2:	930a      	str	r3, [sp, #40]	; 0x28
 800caf4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800caf6:	4453      	add	r3, sl
 800caf8:	f103 0901 	add.w	r9, r3, #1
 800cafc:	9302      	str	r3, [sp, #8]
 800cafe:	464b      	mov	r3, r9
 800cb00:	2b01      	cmp	r3, #1
 800cb02:	bfb8      	it	lt
 800cb04:	2301      	movlt	r3, #1
 800cb06:	e7ba      	b.n	800ca7e <_dtoa_r+0x246>
 800cb08:	2300      	movs	r3, #0
 800cb0a:	e7b2      	b.n	800ca72 <_dtoa_r+0x23a>
 800cb0c:	2300      	movs	r3, #0
 800cb0e:	e7f0      	b.n	800caf2 <_dtoa_r+0x2ba>
 800cb10:	2501      	movs	r5, #1
 800cb12:	2300      	movs	r3, #0
 800cb14:	9306      	str	r3, [sp, #24]
 800cb16:	950a      	str	r5, [sp, #40]	; 0x28
 800cb18:	f04f 33ff 	mov.w	r3, #4294967295
 800cb1c:	9302      	str	r3, [sp, #8]
 800cb1e:	4699      	mov	r9, r3
 800cb20:	2200      	movs	r2, #0
 800cb22:	2312      	movs	r3, #18
 800cb24:	920b      	str	r2, [sp, #44]	; 0x2c
 800cb26:	e7aa      	b.n	800ca7e <_dtoa_r+0x246>
 800cb28:	2301      	movs	r3, #1
 800cb2a:	930a      	str	r3, [sp, #40]	; 0x28
 800cb2c:	e7f4      	b.n	800cb18 <_dtoa_r+0x2e0>
 800cb2e:	2301      	movs	r3, #1
 800cb30:	9302      	str	r3, [sp, #8]
 800cb32:	4699      	mov	r9, r3
 800cb34:	461a      	mov	r2, r3
 800cb36:	e7f5      	b.n	800cb24 <_dtoa_r+0x2ec>
 800cb38:	3101      	adds	r1, #1
 800cb3a:	6071      	str	r1, [r6, #4]
 800cb3c:	0052      	lsls	r2, r2, #1
 800cb3e:	e7a2      	b.n	800ca86 <_dtoa_r+0x24e>
 800cb40:	636f4361 	.word	0x636f4361
 800cb44:	3fd287a7 	.word	0x3fd287a7
 800cb48:	8b60c8b3 	.word	0x8b60c8b3
 800cb4c:	3fc68a28 	.word	0x3fc68a28
 800cb50:	509f79fb 	.word	0x509f79fb
 800cb54:	3fd34413 	.word	0x3fd34413
 800cb58:	7ff00000 	.word	0x7ff00000
 800cb5c:	0800ec35 	.word	0x0800ec35
 800cb60:	3ff80000 	.word	0x3ff80000
 800cb64:	0800ecf0 	.word	0x0800ecf0
 800cb68:	0800ecc8 	.word	0x0800ecc8
 800cb6c:	0800ec61 	.word	0x0800ec61
 800cb70:	07f1      	lsls	r1, r6, #31
 800cb72:	d508      	bpl.n	800cb86 <_dtoa_r+0x34e>
 800cb74:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800cb78:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cb7c:	f7f3 fd3c 	bl	80005f8 <__aeabi_dmul>
 800cb80:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800cb84:	3501      	adds	r5, #1
 800cb86:	1076      	asrs	r6, r6, #1
 800cb88:	3708      	adds	r7, #8
 800cb8a:	2e00      	cmp	r6, #0
 800cb8c:	d1f0      	bne.n	800cb70 <_dtoa_r+0x338>
 800cb8e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800cb92:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cb96:	f7f3 fe59 	bl	800084c <__aeabi_ddiv>
 800cb9a:	e9cd 0100 	strd	r0, r1, [sp]
 800cb9e:	e01a      	b.n	800cbd6 <_dtoa_r+0x39e>
 800cba0:	2502      	movs	r5, #2
 800cba2:	e7a3      	b.n	800caec <_dtoa_r+0x2b4>
 800cba4:	f000 80a0 	beq.w	800cce8 <_dtoa_r+0x4b0>
 800cba8:	f1ca 0600 	rsb	r6, sl, #0
 800cbac:	4b9f      	ldr	r3, [pc, #636]	; (800ce2c <_dtoa_r+0x5f4>)
 800cbae:	4fa0      	ldr	r7, [pc, #640]	; (800ce30 <_dtoa_r+0x5f8>)
 800cbb0:	f006 020f 	and.w	r2, r6, #15
 800cbb4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cbb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbbc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800cbc0:	f7f3 fd1a 	bl	80005f8 <__aeabi_dmul>
 800cbc4:	e9cd 0100 	strd	r0, r1, [sp]
 800cbc8:	1136      	asrs	r6, r6, #4
 800cbca:	2300      	movs	r3, #0
 800cbcc:	2502      	movs	r5, #2
 800cbce:	2e00      	cmp	r6, #0
 800cbd0:	d17f      	bne.n	800ccd2 <_dtoa_r+0x49a>
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	d1e1      	bne.n	800cb9a <_dtoa_r+0x362>
 800cbd6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cbd8:	2b00      	cmp	r3, #0
 800cbda:	f000 8087 	beq.w	800ccec <_dtoa_r+0x4b4>
 800cbde:	e9dd 6700 	ldrd	r6, r7, [sp]
 800cbe2:	2200      	movs	r2, #0
 800cbe4:	4b93      	ldr	r3, [pc, #588]	; (800ce34 <_dtoa_r+0x5fc>)
 800cbe6:	4630      	mov	r0, r6
 800cbe8:	4639      	mov	r1, r7
 800cbea:	f7f3 ff77 	bl	8000adc <__aeabi_dcmplt>
 800cbee:	2800      	cmp	r0, #0
 800cbf0:	d07c      	beq.n	800ccec <_dtoa_r+0x4b4>
 800cbf2:	f1b9 0f00 	cmp.w	r9, #0
 800cbf6:	d079      	beq.n	800ccec <_dtoa_r+0x4b4>
 800cbf8:	9b02      	ldr	r3, [sp, #8]
 800cbfa:	2b00      	cmp	r3, #0
 800cbfc:	dd35      	ble.n	800cc6a <_dtoa_r+0x432>
 800cbfe:	f10a 33ff 	add.w	r3, sl, #4294967295
 800cc02:	9308      	str	r3, [sp, #32]
 800cc04:	4639      	mov	r1, r7
 800cc06:	2200      	movs	r2, #0
 800cc08:	4b8b      	ldr	r3, [pc, #556]	; (800ce38 <_dtoa_r+0x600>)
 800cc0a:	4630      	mov	r0, r6
 800cc0c:	f7f3 fcf4 	bl	80005f8 <__aeabi_dmul>
 800cc10:	e9cd 0100 	strd	r0, r1, [sp]
 800cc14:	9f02      	ldr	r7, [sp, #8]
 800cc16:	3501      	adds	r5, #1
 800cc18:	4628      	mov	r0, r5
 800cc1a:	f7f3 fc83 	bl	8000524 <__aeabi_i2d>
 800cc1e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cc22:	f7f3 fce9 	bl	80005f8 <__aeabi_dmul>
 800cc26:	2200      	movs	r2, #0
 800cc28:	4b84      	ldr	r3, [pc, #528]	; (800ce3c <_dtoa_r+0x604>)
 800cc2a:	f7f3 fb2f 	bl	800028c <__adddf3>
 800cc2e:	4605      	mov	r5, r0
 800cc30:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800cc34:	2f00      	cmp	r7, #0
 800cc36:	d15d      	bne.n	800ccf4 <_dtoa_r+0x4bc>
 800cc38:	2200      	movs	r2, #0
 800cc3a:	4b81      	ldr	r3, [pc, #516]	; (800ce40 <_dtoa_r+0x608>)
 800cc3c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cc40:	f7f3 fb22 	bl	8000288 <__aeabi_dsub>
 800cc44:	462a      	mov	r2, r5
 800cc46:	4633      	mov	r3, r6
 800cc48:	e9cd 0100 	strd	r0, r1, [sp]
 800cc4c:	f7f3 ff64 	bl	8000b18 <__aeabi_dcmpgt>
 800cc50:	2800      	cmp	r0, #0
 800cc52:	f040 8288 	bne.w	800d166 <_dtoa_r+0x92e>
 800cc56:	462a      	mov	r2, r5
 800cc58:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800cc5c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cc60:	f7f3 ff3c 	bl	8000adc <__aeabi_dcmplt>
 800cc64:	2800      	cmp	r0, #0
 800cc66:	f040 827c 	bne.w	800d162 <_dtoa_r+0x92a>
 800cc6a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800cc6e:	e9cd 2300 	strd	r2, r3, [sp]
 800cc72:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	f2c0 8150 	blt.w	800cf1a <_dtoa_r+0x6e2>
 800cc7a:	f1ba 0f0e 	cmp.w	sl, #14
 800cc7e:	f300 814c 	bgt.w	800cf1a <_dtoa_r+0x6e2>
 800cc82:	4b6a      	ldr	r3, [pc, #424]	; (800ce2c <_dtoa_r+0x5f4>)
 800cc84:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800cc88:	ed93 7b00 	vldr	d7, [r3]
 800cc8c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	ed8d 7b02 	vstr	d7, [sp, #8]
 800cc94:	f280 80d8 	bge.w	800ce48 <_dtoa_r+0x610>
 800cc98:	f1b9 0f00 	cmp.w	r9, #0
 800cc9c:	f300 80d4 	bgt.w	800ce48 <_dtoa_r+0x610>
 800cca0:	f040 825e 	bne.w	800d160 <_dtoa_r+0x928>
 800cca4:	2200      	movs	r2, #0
 800cca6:	4b66      	ldr	r3, [pc, #408]	; (800ce40 <_dtoa_r+0x608>)
 800cca8:	ec51 0b17 	vmov	r0, r1, d7
 800ccac:	f7f3 fca4 	bl	80005f8 <__aeabi_dmul>
 800ccb0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ccb4:	f7f3 ff26 	bl	8000b04 <__aeabi_dcmpge>
 800ccb8:	464f      	mov	r7, r9
 800ccba:	464e      	mov	r6, r9
 800ccbc:	2800      	cmp	r0, #0
 800ccbe:	f040 8234 	bne.w	800d12a <_dtoa_r+0x8f2>
 800ccc2:	2331      	movs	r3, #49	; 0x31
 800ccc4:	f10b 0501 	add.w	r5, fp, #1
 800ccc8:	f88b 3000 	strb.w	r3, [fp]
 800cccc:	f10a 0a01 	add.w	sl, sl, #1
 800ccd0:	e22f      	b.n	800d132 <_dtoa_r+0x8fa>
 800ccd2:	07f2      	lsls	r2, r6, #31
 800ccd4:	d505      	bpl.n	800cce2 <_dtoa_r+0x4aa>
 800ccd6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ccda:	f7f3 fc8d 	bl	80005f8 <__aeabi_dmul>
 800ccde:	3501      	adds	r5, #1
 800cce0:	2301      	movs	r3, #1
 800cce2:	1076      	asrs	r6, r6, #1
 800cce4:	3708      	adds	r7, #8
 800cce6:	e772      	b.n	800cbce <_dtoa_r+0x396>
 800cce8:	2502      	movs	r5, #2
 800ccea:	e774      	b.n	800cbd6 <_dtoa_r+0x39e>
 800ccec:	f8cd a020 	str.w	sl, [sp, #32]
 800ccf0:	464f      	mov	r7, r9
 800ccf2:	e791      	b.n	800cc18 <_dtoa_r+0x3e0>
 800ccf4:	4b4d      	ldr	r3, [pc, #308]	; (800ce2c <_dtoa_r+0x5f4>)
 800ccf6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ccfa:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800ccfe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cd00:	2b00      	cmp	r3, #0
 800cd02:	d047      	beq.n	800cd94 <_dtoa_r+0x55c>
 800cd04:	4602      	mov	r2, r0
 800cd06:	460b      	mov	r3, r1
 800cd08:	2000      	movs	r0, #0
 800cd0a:	494e      	ldr	r1, [pc, #312]	; (800ce44 <_dtoa_r+0x60c>)
 800cd0c:	f7f3 fd9e 	bl	800084c <__aeabi_ddiv>
 800cd10:	462a      	mov	r2, r5
 800cd12:	4633      	mov	r3, r6
 800cd14:	f7f3 fab8 	bl	8000288 <__aeabi_dsub>
 800cd18:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800cd1c:	465d      	mov	r5, fp
 800cd1e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cd22:	f7f3 ff19 	bl	8000b58 <__aeabi_d2iz>
 800cd26:	4606      	mov	r6, r0
 800cd28:	f7f3 fbfc 	bl	8000524 <__aeabi_i2d>
 800cd2c:	4602      	mov	r2, r0
 800cd2e:	460b      	mov	r3, r1
 800cd30:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cd34:	f7f3 faa8 	bl	8000288 <__aeabi_dsub>
 800cd38:	3630      	adds	r6, #48	; 0x30
 800cd3a:	f805 6b01 	strb.w	r6, [r5], #1
 800cd3e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800cd42:	e9cd 0100 	strd	r0, r1, [sp]
 800cd46:	f7f3 fec9 	bl	8000adc <__aeabi_dcmplt>
 800cd4a:	2800      	cmp	r0, #0
 800cd4c:	d163      	bne.n	800ce16 <_dtoa_r+0x5de>
 800cd4e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cd52:	2000      	movs	r0, #0
 800cd54:	4937      	ldr	r1, [pc, #220]	; (800ce34 <_dtoa_r+0x5fc>)
 800cd56:	f7f3 fa97 	bl	8000288 <__aeabi_dsub>
 800cd5a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800cd5e:	f7f3 febd 	bl	8000adc <__aeabi_dcmplt>
 800cd62:	2800      	cmp	r0, #0
 800cd64:	f040 80b7 	bne.w	800ced6 <_dtoa_r+0x69e>
 800cd68:	eba5 030b 	sub.w	r3, r5, fp
 800cd6c:	429f      	cmp	r7, r3
 800cd6e:	f77f af7c 	ble.w	800cc6a <_dtoa_r+0x432>
 800cd72:	2200      	movs	r2, #0
 800cd74:	4b30      	ldr	r3, [pc, #192]	; (800ce38 <_dtoa_r+0x600>)
 800cd76:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800cd7a:	f7f3 fc3d 	bl	80005f8 <__aeabi_dmul>
 800cd7e:	2200      	movs	r2, #0
 800cd80:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800cd84:	4b2c      	ldr	r3, [pc, #176]	; (800ce38 <_dtoa_r+0x600>)
 800cd86:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cd8a:	f7f3 fc35 	bl	80005f8 <__aeabi_dmul>
 800cd8e:	e9cd 0100 	strd	r0, r1, [sp]
 800cd92:	e7c4      	b.n	800cd1e <_dtoa_r+0x4e6>
 800cd94:	462a      	mov	r2, r5
 800cd96:	4633      	mov	r3, r6
 800cd98:	f7f3 fc2e 	bl	80005f8 <__aeabi_dmul>
 800cd9c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800cda0:	eb0b 0507 	add.w	r5, fp, r7
 800cda4:	465e      	mov	r6, fp
 800cda6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cdaa:	f7f3 fed5 	bl	8000b58 <__aeabi_d2iz>
 800cdae:	4607      	mov	r7, r0
 800cdb0:	f7f3 fbb8 	bl	8000524 <__aeabi_i2d>
 800cdb4:	3730      	adds	r7, #48	; 0x30
 800cdb6:	4602      	mov	r2, r0
 800cdb8:	460b      	mov	r3, r1
 800cdba:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cdbe:	f7f3 fa63 	bl	8000288 <__aeabi_dsub>
 800cdc2:	f806 7b01 	strb.w	r7, [r6], #1
 800cdc6:	42ae      	cmp	r6, r5
 800cdc8:	e9cd 0100 	strd	r0, r1, [sp]
 800cdcc:	f04f 0200 	mov.w	r2, #0
 800cdd0:	d126      	bne.n	800ce20 <_dtoa_r+0x5e8>
 800cdd2:	4b1c      	ldr	r3, [pc, #112]	; (800ce44 <_dtoa_r+0x60c>)
 800cdd4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800cdd8:	f7f3 fa58 	bl	800028c <__adddf3>
 800cddc:	4602      	mov	r2, r0
 800cdde:	460b      	mov	r3, r1
 800cde0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cde4:	f7f3 fe98 	bl	8000b18 <__aeabi_dcmpgt>
 800cde8:	2800      	cmp	r0, #0
 800cdea:	d174      	bne.n	800ced6 <_dtoa_r+0x69e>
 800cdec:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800cdf0:	2000      	movs	r0, #0
 800cdf2:	4914      	ldr	r1, [pc, #80]	; (800ce44 <_dtoa_r+0x60c>)
 800cdf4:	f7f3 fa48 	bl	8000288 <__aeabi_dsub>
 800cdf8:	4602      	mov	r2, r0
 800cdfa:	460b      	mov	r3, r1
 800cdfc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ce00:	f7f3 fe6c 	bl	8000adc <__aeabi_dcmplt>
 800ce04:	2800      	cmp	r0, #0
 800ce06:	f43f af30 	beq.w	800cc6a <_dtoa_r+0x432>
 800ce0a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ce0e:	2b30      	cmp	r3, #48	; 0x30
 800ce10:	f105 32ff 	add.w	r2, r5, #4294967295
 800ce14:	d002      	beq.n	800ce1c <_dtoa_r+0x5e4>
 800ce16:	f8dd a020 	ldr.w	sl, [sp, #32]
 800ce1a:	e04a      	b.n	800ceb2 <_dtoa_r+0x67a>
 800ce1c:	4615      	mov	r5, r2
 800ce1e:	e7f4      	b.n	800ce0a <_dtoa_r+0x5d2>
 800ce20:	4b05      	ldr	r3, [pc, #20]	; (800ce38 <_dtoa_r+0x600>)
 800ce22:	f7f3 fbe9 	bl	80005f8 <__aeabi_dmul>
 800ce26:	e9cd 0100 	strd	r0, r1, [sp]
 800ce2a:	e7bc      	b.n	800cda6 <_dtoa_r+0x56e>
 800ce2c:	0800ecf0 	.word	0x0800ecf0
 800ce30:	0800ecc8 	.word	0x0800ecc8
 800ce34:	3ff00000 	.word	0x3ff00000
 800ce38:	40240000 	.word	0x40240000
 800ce3c:	401c0000 	.word	0x401c0000
 800ce40:	40140000 	.word	0x40140000
 800ce44:	3fe00000 	.word	0x3fe00000
 800ce48:	e9dd 6700 	ldrd	r6, r7, [sp]
 800ce4c:	465d      	mov	r5, fp
 800ce4e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ce52:	4630      	mov	r0, r6
 800ce54:	4639      	mov	r1, r7
 800ce56:	f7f3 fcf9 	bl	800084c <__aeabi_ddiv>
 800ce5a:	f7f3 fe7d 	bl	8000b58 <__aeabi_d2iz>
 800ce5e:	4680      	mov	r8, r0
 800ce60:	f7f3 fb60 	bl	8000524 <__aeabi_i2d>
 800ce64:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ce68:	f7f3 fbc6 	bl	80005f8 <__aeabi_dmul>
 800ce6c:	4602      	mov	r2, r0
 800ce6e:	460b      	mov	r3, r1
 800ce70:	4630      	mov	r0, r6
 800ce72:	4639      	mov	r1, r7
 800ce74:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800ce78:	f7f3 fa06 	bl	8000288 <__aeabi_dsub>
 800ce7c:	f805 6b01 	strb.w	r6, [r5], #1
 800ce80:	eba5 060b 	sub.w	r6, r5, fp
 800ce84:	45b1      	cmp	r9, r6
 800ce86:	4602      	mov	r2, r0
 800ce88:	460b      	mov	r3, r1
 800ce8a:	d139      	bne.n	800cf00 <_dtoa_r+0x6c8>
 800ce8c:	f7f3 f9fe 	bl	800028c <__adddf3>
 800ce90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ce94:	4606      	mov	r6, r0
 800ce96:	460f      	mov	r7, r1
 800ce98:	f7f3 fe3e 	bl	8000b18 <__aeabi_dcmpgt>
 800ce9c:	b9c8      	cbnz	r0, 800ced2 <_dtoa_r+0x69a>
 800ce9e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cea2:	4630      	mov	r0, r6
 800cea4:	4639      	mov	r1, r7
 800cea6:	f7f3 fe0f 	bl	8000ac8 <__aeabi_dcmpeq>
 800ceaa:	b110      	cbz	r0, 800ceb2 <_dtoa_r+0x67a>
 800ceac:	f018 0f01 	tst.w	r8, #1
 800ceb0:	d10f      	bne.n	800ced2 <_dtoa_r+0x69a>
 800ceb2:	9904      	ldr	r1, [sp, #16]
 800ceb4:	4620      	mov	r0, r4
 800ceb6:	f000 fc9f 	bl	800d7f8 <_Bfree>
 800ceba:	2300      	movs	r3, #0
 800cebc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800cebe:	702b      	strb	r3, [r5, #0]
 800cec0:	f10a 0301 	add.w	r3, sl, #1
 800cec4:	6013      	str	r3, [r2, #0]
 800cec6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	f000 8241 	beq.w	800d350 <_dtoa_r+0xb18>
 800cece:	601d      	str	r5, [r3, #0]
 800ced0:	e23e      	b.n	800d350 <_dtoa_r+0xb18>
 800ced2:	f8cd a020 	str.w	sl, [sp, #32]
 800ced6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800ceda:	2a39      	cmp	r2, #57	; 0x39
 800cedc:	f105 33ff 	add.w	r3, r5, #4294967295
 800cee0:	d108      	bne.n	800cef4 <_dtoa_r+0x6bc>
 800cee2:	459b      	cmp	fp, r3
 800cee4:	d10a      	bne.n	800cefc <_dtoa_r+0x6c4>
 800cee6:	9b08      	ldr	r3, [sp, #32]
 800cee8:	3301      	adds	r3, #1
 800ceea:	9308      	str	r3, [sp, #32]
 800ceec:	2330      	movs	r3, #48	; 0x30
 800ceee:	f88b 3000 	strb.w	r3, [fp]
 800cef2:	465b      	mov	r3, fp
 800cef4:	781a      	ldrb	r2, [r3, #0]
 800cef6:	3201      	adds	r2, #1
 800cef8:	701a      	strb	r2, [r3, #0]
 800cefa:	e78c      	b.n	800ce16 <_dtoa_r+0x5de>
 800cefc:	461d      	mov	r5, r3
 800cefe:	e7ea      	b.n	800ced6 <_dtoa_r+0x69e>
 800cf00:	2200      	movs	r2, #0
 800cf02:	4b9b      	ldr	r3, [pc, #620]	; (800d170 <_dtoa_r+0x938>)
 800cf04:	f7f3 fb78 	bl	80005f8 <__aeabi_dmul>
 800cf08:	2200      	movs	r2, #0
 800cf0a:	2300      	movs	r3, #0
 800cf0c:	4606      	mov	r6, r0
 800cf0e:	460f      	mov	r7, r1
 800cf10:	f7f3 fdda 	bl	8000ac8 <__aeabi_dcmpeq>
 800cf14:	2800      	cmp	r0, #0
 800cf16:	d09a      	beq.n	800ce4e <_dtoa_r+0x616>
 800cf18:	e7cb      	b.n	800ceb2 <_dtoa_r+0x67a>
 800cf1a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cf1c:	2a00      	cmp	r2, #0
 800cf1e:	f000 808b 	beq.w	800d038 <_dtoa_r+0x800>
 800cf22:	9a06      	ldr	r2, [sp, #24]
 800cf24:	2a01      	cmp	r2, #1
 800cf26:	dc6e      	bgt.n	800d006 <_dtoa_r+0x7ce>
 800cf28:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800cf2a:	2a00      	cmp	r2, #0
 800cf2c:	d067      	beq.n	800cffe <_dtoa_r+0x7c6>
 800cf2e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800cf32:	9f07      	ldr	r7, [sp, #28]
 800cf34:	9d05      	ldr	r5, [sp, #20]
 800cf36:	9a05      	ldr	r2, [sp, #20]
 800cf38:	2101      	movs	r1, #1
 800cf3a:	441a      	add	r2, r3
 800cf3c:	4620      	mov	r0, r4
 800cf3e:	9205      	str	r2, [sp, #20]
 800cf40:	4498      	add	r8, r3
 800cf42:	f000 fcf9 	bl	800d938 <__i2b>
 800cf46:	4606      	mov	r6, r0
 800cf48:	2d00      	cmp	r5, #0
 800cf4a:	dd0c      	ble.n	800cf66 <_dtoa_r+0x72e>
 800cf4c:	f1b8 0f00 	cmp.w	r8, #0
 800cf50:	dd09      	ble.n	800cf66 <_dtoa_r+0x72e>
 800cf52:	4545      	cmp	r5, r8
 800cf54:	9a05      	ldr	r2, [sp, #20]
 800cf56:	462b      	mov	r3, r5
 800cf58:	bfa8      	it	ge
 800cf5a:	4643      	movge	r3, r8
 800cf5c:	1ad2      	subs	r2, r2, r3
 800cf5e:	9205      	str	r2, [sp, #20]
 800cf60:	1aed      	subs	r5, r5, r3
 800cf62:	eba8 0803 	sub.w	r8, r8, r3
 800cf66:	9b07      	ldr	r3, [sp, #28]
 800cf68:	b1eb      	cbz	r3, 800cfa6 <_dtoa_r+0x76e>
 800cf6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d067      	beq.n	800d040 <_dtoa_r+0x808>
 800cf70:	b18f      	cbz	r7, 800cf96 <_dtoa_r+0x75e>
 800cf72:	4631      	mov	r1, r6
 800cf74:	463a      	mov	r2, r7
 800cf76:	4620      	mov	r0, r4
 800cf78:	f000 fd7e 	bl	800da78 <__pow5mult>
 800cf7c:	9a04      	ldr	r2, [sp, #16]
 800cf7e:	4601      	mov	r1, r0
 800cf80:	4606      	mov	r6, r0
 800cf82:	4620      	mov	r0, r4
 800cf84:	f000 fce1 	bl	800d94a <__multiply>
 800cf88:	9904      	ldr	r1, [sp, #16]
 800cf8a:	9008      	str	r0, [sp, #32]
 800cf8c:	4620      	mov	r0, r4
 800cf8e:	f000 fc33 	bl	800d7f8 <_Bfree>
 800cf92:	9b08      	ldr	r3, [sp, #32]
 800cf94:	9304      	str	r3, [sp, #16]
 800cf96:	9b07      	ldr	r3, [sp, #28]
 800cf98:	1bda      	subs	r2, r3, r7
 800cf9a:	d004      	beq.n	800cfa6 <_dtoa_r+0x76e>
 800cf9c:	9904      	ldr	r1, [sp, #16]
 800cf9e:	4620      	mov	r0, r4
 800cfa0:	f000 fd6a 	bl	800da78 <__pow5mult>
 800cfa4:	9004      	str	r0, [sp, #16]
 800cfa6:	2101      	movs	r1, #1
 800cfa8:	4620      	mov	r0, r4
 800cfaa:	f000 fcc5 	bl	800d938 <__i2b>
 800cfae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cfb0:	4607      	mov	r7, r0
 800cfb2:	2b00      	cmp	r3, #0
 800cfb4:	f000 81d0 	beq.w	800d358 <_dtoa_r+0xb20>
 800cfb8:	461a      	mov	r2, r3
 800cfba:	4601      	mov	r1, r0
 800cfbc:	4620      	mov	r0, r4
 800cfbe:	f000 fd5b 	bl	800da78 <__pow5mult>
 800cfc2:	9b06      	ldr	r3, [sp, #24]
 800cfc4:	2b01      	cmp	r3, #1
 800cfc6:	4607      	mov	r7, r0
 800cfc8:	dc40      	bgt.n	800d04c <_dtoa_r+0x814>
 800cfca:	9b00      	ldr	r3, [sp, #0]
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	d139      	bne.n	800d044 <_dtoa_r+0x80c>
 800cfd0:	9b01      	ldr	r3, [sp, #4]
 800cfd2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cfd6:	2b00      	cmp	r3, #0
 800cfd8:	d136      	bne.n	800d048 <_dtoa_r+0x810>
 800cfda:	9b01      	ldr	r3, [sp, #4]
 800cfdc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cfe0:	0d1b      	lsrs	r3, r3, #20
 800cfe2:	051b      	lsls	r3, r3, #20
 800cfe4:	b12b      	cbz	r3, 800cff2 <_dtoa_r+0x7ba>
 800cfe6:	9b05      	ldr	r3, [sp, #20]
 800cfe8:	3301      	adds	r3, #1
 800cfea:	9305      	str	r3, [sp, #20]
 800cfec:	f108 0801 	add.w	r8, r8, #1
 800cff0:	2301      	movs	r3, #1
 800cff2:	9307      	str	r3, [sp, #28]
 800cff4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cff6:	2b00      	cmp	r3, #0
 800cff8:	d12a      	bne.n	800d050 <_dtoa_r+0x818>
 800cffa:	2001      	movs	r0, #1
 800cffc:	e030      	b.n	800d060 <_dtoa_r+0x828>
 800cffe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d000:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d004:	e795      	b.n	800cf32 <_dtoa_r+0x6fa>
 800d006:	9b07      	ldr	r3, [sp, #28]
 800d008:	f109 37ff 	add.w	r7, r9, #4294967295
 800d00c:	42bb      	cmp	r3, r7
 800d00e:	bfbf      	itttt	lt
 800d010:	9b07      	ldrlt	r3, [sp, #28]
 800d012:	9707      	strlt	r7, [sp, #28]
 800d014:	1afa      	sublt	r2, r7, r3
 800d016:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800d018:	bfbb      	ittet	lt
 800d01a:	189b      	addlt	r3, r3, r2
 800d01c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800d01e:	1bdf      	subge	r7, r3, r7
 800d020:	2700      	movlt	r7, #0
 800d022:	f1b9 0f00 	cmp.w	r9, #0
 800d026:	bfb5      	itete	lt
 800d028:	9b05      	ldrlt	r3, [sp, #20]
 800d02a:	9d05      	ldrge	r5, [sp, #20]
 800d02c:	eba3 0509 	sublt.w	r5, r3, r9
 800d030:	464b      	movge	r3, r9
 800d032:	bfb8      	it	lt
 800d034:	2300      	movlt	r3, #0
 800d036:	e77e      	b.n	800cf36 <_dtoa_r+0x6fe>
 800d038:	9f07      	ldr	r7, [sp, #28]
 800d03a:	9d05      	ldr	r5, [sp, #20]
 800d03c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800d03e:	e783      	b.n	800cf48 <_dtoa_r+0x710>
 800d040:	9a07      	ldr	r2, [sp, #28]
 800d042:	e7ab      	b.n	800cf9c <_dtoa_r+0x764>
 800d044:	2300      	movs	r3, #0
 800d046:	e7d4      	b.n	800cff2 <_dtoa_r+0x7ba>
 800d048:	9b00      	ldr	r3, [sp, #0]
 800d04a:	e7d2      	b.n	800cff2 <_dtoa_r+0x7ba>
 800d04c:	2300      	movs	r3, #0
 800d04e:	9307      	str	r3, [sp, #28]
 800d050:	693b      	ldr	r3, [r7, #16]
 800d052:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800d056:	6918      	ldr	r0, [r3, #16]
 800d058:	f000 fc20 	bl	800d89c <__hi0bits>
 800d05c:	f1c0 0020 	rsb	r0, r0, #32
 800d060:	4440      	add	r0, r8
 800d062:	f010 001f 	ands.w	r0, r0, #31
 800d066:	d047      	beq.n	800d0f8 <_dtoa_r+0x8c0>
 800d068:	f1c0 0320 	rsb	r3, r0, #32
 800d06c:	2b04      	cmp	r3, #4
 800d06e:	dd3b      	ble.n	800d0e8 <_dtoa_r+0x8b0>
 800d070:	9b05      	ldr	r3, [sp, #20]
 800d072:	f1c0 001c 	rsb	r0, r0, #28
 800d076:	4403      	add	r3, r0
 800d078:	9305      	str	r3, [sp, #20]
 800d07a:	4405      	add	r5, r0
 800d07c:	4480      	add	r8, r0
 800d07e:	9b05      	ldr	r3, [sp, #20]
 800d080:	2b00      	cmp	r3, #0
 800d082:	dd05      	ble.n	800d090 <_dtoa_r+0x858>
 800d084:	461a      	mov	r2, r3
 800d086:	9904      	ldr	r1, [sp, #16]
 800d088:	4620      	mov	r0, r4
 800d08a:	f000 fd43 	bl	800db14 <__lshift>
 800d08e:	9004      	str	r0, [sp, #16]
 800d090:	f1b8 0f00 	cmp.w	r8, #0
 800d094:	dd05      	ble.n	800d0a2 <_dtoa_r+0x86a>
 800d096:	4639      	mov	r1, r7
 800d098:	4642      	mov	r2, r8
 800d09a:	4620      	mov	r0, r4
 800d09c:	f000 fd3a 	bl	800db14 <__lshift>
 800d0a0:	4607      	mov	r7, r0
 800d0a2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d0a4:	b353      	cbz	r3, 800d0fc <_dtoa_r+0x8c4>
 800d0a6:	4639      	mov	r1, r7
 800d0a8:	9804      	ldr	r0, [sp, #16]
 800d0aa:	f000 fd87 	bl	800dbbc <__mcmp>
 800d0ae:	2800      	cmp	r0, #0
 800d0b0:	da24      	bge.n	800d0fc <_dtoa_r+0x8c4>
 800d0b2:	2300      	movs	r3, #0
 800d0b4:	220a      	movs	r2, #10
 800d0b6:	9904      	ldr	r1, [sp, #16]
 800d0b8:	4620      	mov	r0, r4
 800d0ba:	f000 fbb4 	bl	800d826 <__multadd>
 800d0be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d0c0:	9004      	str	r0, [sp, #16]
 800d0c2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d0c6:	2b00      	cmp	r3, #0
 800d0c8:	f000 814d 	beq.w	800d366 <_dtoa_r+0xb2e>
 800d0cc:	2300      	movs	r3, #0
 800d0ce:	4631      	mov	r1, r6
 800d0d0:	220a      	movs	r2, #10
 800d0d2:	4620      	mov	r0, r4
 800d0d4:	f000 fba7 	bl	800d826 <__multadd>
 800d0d8:	9b02      	ldr	r3, [sp, #8]
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	4606      	mov	r6, r0
 800d0de:	dc4f      	bgt.n	800d180 <_dtoa_r+0x948>
 800d0e0:	9b06      	ldr	r3, [sp, #24]
 800d0e2:	2b02      	cmp	r3, #2
 800d0e4:	dd4c      	ble.n	800d180 <_dtoa_r+0x948>
 800d0e6:	e011      	b.n	800d10c <_dtoa_r+0x8d4>
 800d0e8:	d0c9      	beq.n	800d07e <_dtoa_r+0x846>
 800d0ea:	9a05      	ldr	r2, [sp, #20]
 800d0ec:	331c      	adds	r3, #28
 800d0ee:	441a      	add	r2, r3
 800d0f0:	9205      	str	r2, [sp, #20]
 800d0f2:	441d      	add	r5, r3
 800d0f4:	4498      	add	r8, r3
 800d0f6:	e7c2      	b.n	800d07e <_dtoa_r+0x846>
 800d0f8:	4603      	mov	r3, r0
 800d0fa:	e7f6      	b.n	800d0ea <_dtoa_r+0x8b2>
 800d0fc:	f1b9 0f00 	cmp.w	r9, #0
 800d100:	dc38      	bgt.n	800d174 <_dtoa_r+0x93c>
 800d102:	9b06      	ldr	r3, [sp, #24]
 800d104:	2b02      	cmp	r3, #2
 800d106:	dd35      	ble.n	800d174 <_dtoa_r+0x93c>
 800d108:	f8cd 9008 	str.w	r9, [sp, #8]
 800d10c:	9b02      	ldr	r3, [sp, #8]
 800d10e:	b963      	cbnz	r3, 800d12a <_dtoa_r+0x8f2>
 800d110:	4639      	mov	r1, r7
 800d112:	2205      	movs	r2, #5
 800d114:	4620      	mov	r0, r4
 800d116:	f000 fb86 	bl	800d826 <__multadd>
 800d11a:	4601      	mov	r1, r0
 800d11c:	4607      	mov	r7, r0
 800d11e:	9804      	ldr	r0, [sp, #16]
 800d120:	f000 fd4c 	bl	800dbbc <__mcmp>
 800d124:	2800      	cmp	r0, #0
 800d126:	f73f adcc 	bgt.w	800ccc2 <_dtoa_r+0x48a>
 800d12a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d12c:	465d      	mov	r5, fp
 800d12e:	ea6f 0a03 	mvn.w	sl, r3
 800d132:	f04f 0900 	mov.w	r9, #0
 800d136:	4639      	mov	r1, r7
 800d138:	4620      	mov	r0, r4
 800d13a:	f000 fb5d 	bl	800d7f8 <_Bfree>
 800d13e:	2e00      	cmp	r6, #0
 800d140:	f43f aeb7 	beq.w	800ceb2 <_dtoa_r+0x67a>
 800d144:	f1b9 0f00 	cmp.w	r9, #0
 800d148:	d005      	beq.n	800d156 <_dtoa_r+0x91e>
 800d14a:	45b1      	cmp	r9, r6
 800d14c:	d003      	beq.n	800d156 <_dtoa_r+0x91e>
 800d14e:	4649      	mov	r1, r9
 800d150:	4620      	mov	r0, r4
 800d152:	f000 fb51 	bl	800d7f8 <_Bfree>
 800d156:	4631      	mov	r1, r6
 800d158:	4620      	mov	r0, r4
 800d15a:	f000 fb4d 	bl	800d7f8 <_Bfree>
 800d15e:	e6a8      	b.n	800ceb2 <_dtoa_r+0x67a>
 800d160:	2700      	movs	r7, #0
 800d162:	463e      	mov	r6, r7
 800d164:	e7e1      	b.n	800d12a <_dtoa_r+0x8f2>
 800d166:	f8dd a020 	ldr.w	sl, [sp, #32]
 800d16a:	463e      	mov	r6, r7
 800d16c:	e5a9      	b.n	800ccc2 <_dtoa_r+0x48a>
 800d16e:	bf00      	nop
 800d170:	40240000 	.word	0x40240000
 800d174:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d176:	f8cd 9008 	str.w	r9, [sp, #8]
 800d17a:	2b00      	cmp	r3, #0
 800d17c:	f000 80fa 	beq.w	800d374 <_dtoa_r+0xb3c>
 800d180:	2d00      	cmp	r5, #0
 800d182:	dd05      	ble.n	800d190 <_dtoa_r+0x958>
 800d184:	4631      	mov	r1, r6
 800d186:	462a      	mov	r2, r5
 800d188:	4620      	mov	r0, r4
 800d18a:	f000 fcc3 	bl	800db14 <__lshift>
 800d18e:	4606      	mov	r6, r0
 800d190:	9b07      	ldr	r3, [sp, #28]
 800d192:	2b00      	cmp	r3, #0
 800d194:	d04c      	beq.n	800d230 <_dtoa_r+0x9f8>
 800d196:	6871      	ldr	r1, [r6, #4]
 800d198:	4620      	mov	r0, r4
 800d19a:	f000 faf9 	bl	800d790 <_Balloc>
 800d19e:	6932      	ldr	r2, [r6, #16]
 800d1a0:	3202      	adds	r2, #2
 800d1a2:	4605      	mov	r5, r0
 800d1a4:	0092      	lsls	r2, r2, #2
 800d1a6:	f106 010c 	add.w	r1, r6, #12
 800d1aa:	300c      	adds	r0, #12
 800d1ac:	f7fe fcda 	bl	800bb64 <memcpy>
 800d1b0:	2201      	movs	r2, #1
 800d1b2:	4629      	mov	r1, r5
 800d1b4:	4620      	mov	r0, r4
 800d1b6:	f000 fcad 	bl	800db14 <__lshift>
 800d1ba:	9b00      	ldr	r3, [sp, #0]
 800d1bc:	f8cd b014 	str.w	fp, [sp, #20]
 800d1c0:	f003 0301 	and.w	r3, r3, #1
 800d1c4:	46b1      	mov	r9, r6
 800d1c6:	9307      	str	r3, [sp, #28]
 800d1c8:	4606      	mov	r6, r0
 800d1ca:	4639      	mov	r1, r7
 800d1cc:	9804      	ldr	r0, [sp, #16]
 800d1ce:	f7ff faa5 	bl	800c71c <quorem>
 800d1d2:	4649      	mov	r1, r9
 800d1d4:	4605      	mov	r5, r0
 800d1d6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800d1da:	9804      	ldr	r0, [sp, #16]
 800d1dc:	f000 fcee 	bl	800dbbc <__mcmp>
 800d1e0:	4632      	mov	r2, r6
 800d1e2:	9000      	str	r0, [sp, #0]
 800d1e4:	4639      	mov	r1, r7
 800d1e6:	4620      	mov	r0, r4
 800d1e8:	f000 fd02 	bl	800dbf0 <__mdiff>
 800d1ec:	68c3      	ldr	r3, [r0, #12]
 800d1ee:	4602      	mov	r2, r0
 800d1f0:	bb03      	cbnz	r3, 800d234 <_dtoa_r+0x9fc>
 800d1f2:	4601      	mov	r1, r0
 800d1f4:	9008      	str	r0, [sp, #32]
 800d1f6:	9804      	ldr	r0, [sp, #16]
 800d1f8:	f000 fce0 	bl	800dbbc <__mcmp>
 800d1fc:	9a08      	ldr	r2, [sp, #32]
 800d1fe:	4603      	mov	r3, r0
 800d200:	4611      	mov	r1, r2
 800d202:	4620      	mov	r0, r4
 800d204:	9308      	str	r3, [sp, #32]
 800d206:	f000 faf7 	bl	800d7f8 <_Bfree>
 800d20a:	9b08      	ldr	r3, [sp, #32]
 800d20c:	b9a3      	cbnz	r3, 800d238 <_dtoa_r+0xa00>
 800d20e:	9a06      	ldr	r2, [sp, #24]
 800d210:	b992      	cbnz	r2, 800d238 <_dtoa_r+0xa00>
 800d212:	9a07      	ldr	r2, [sp, #28]
 800d214:	b982      	cbnz	r2, 800d238 <_dtoa_r+0xa00>
 800d216:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800d21a:	d029      	beq.n	800d270 <_dtoa_r+0xa38>
 800d21c:	9b00      	ldr	r3, [sp, #0]
 800d21e:	2b00      	cmp	r3, #0
 800d220:	dd01      	ble.n	800d226 <_dtoa_r+0x9ee>
 800d222:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800d226:	9b05      	ldr	r3, [sp, #20]
 800d228:	1c5d      	adds	r5, r3, #1
 800d22a:	f883 8000 	strb.w	r8, [r3]
 800d22e:	e782      	b.n	800d136 <_dtoa_r+0x8fe>
 800d230:	4630      	mov	r0, r6
 800d232:	e7c2      	b.n	800d1ba <_dtoa_r+0x982>
 800d234:	2301      	movs	r3, #1
 800d236:	e7e3      	b.n	800d200 <_dtoa_r+0x9c8>
 800d238:	9a00      	ldr	r2, [sp, #0]
 800d23a:	2a00      	cmp	r2, #0
 800d23c:	db04      	blt.n	800d248 <_dtoa_r+0xa10>
 800d23e:	d125      	bne.n	800d28c <_dtoa_r+0xa54>
 800d240:	9a06      	ldr	r2, [sp, #24]
 800d242:	bb1a      	cbnz	r2, 800d28c <_dtoa_r+0xa54>
 800d244:	9a07      	ldr	r2, [sp, #28]
 800d246:	bb0a      	cbnz	r2, 800d28c <_dtoa_r+0xa54>
 800d248:	2b00      	cmp	r3, #0
 800d24a:	ddec      	ble.n	800d226 <_dtoa_r+0x9ee>
 800d24c:	2201      	movs	r2, #1
 800d24e:	9904      	ldr	r1, [sp, #16]
 800d250:	4620      	mov	r0, r4
 800d252:	f000 fc5f 	bl	800db14 <__lshift>
 800d256:	4639      	mov	r1, r7
 800d258:	9004      	str	r0, [sp, #16]
 800d25a:	f000 fcaf 	bl	800dbbc <__mcmp>
 800d25e:	2800      	cmp	r0, #0
 800d260:	dc03      	bgt.n	800d26a <_dtoa_r+0xa32>
 800d262:	d1e0      	bne.n	800d226 <_dtoa_r+0x9ee>
 800d264:	f018 0f01 	tst.w	r8, #1
 800d268:	d0dd      	beq.n	800d226 <_dtoa_r+0x9ee>
 800d26a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800d26e:	d1d8      	bne.n	800d222 <_dtoa_r+0x9ea>
 800d270:	9b05      	ldr	r3, [sp, #20]
 800d272:	9a05      	ldr	r2, [sp, #20]
 800d274:	1c5d      	adds	r5, r3, #1
 800d276:	2339      	movs	r3, #57	; 0x39
 800d278:	7013      	strb	r3, [r2, #0]
 800d27a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d27e:	2b39      	cmp	r3, #57	; 0x39
 800d280:	f105 32ff 	add.w	r2, r5, #4294967295
 800d284:	d04f      	beq.n	800d326 <_dtoa_r+0xaee>
 800d286:	3301      	adds	r3, #1
 800d288:	7013      	strb	r3, [r2, #0]
 800d28a:	e754      	b.n	800d136 <_dtoa_r+0x8fe>
 800d28c:	9a05      	ldr	r2, [sp, #20]
 800d28e:	2b00      	cmp	r3, #0
 800d290:	f102 0501 	add.w	r5, r2, #1
 800d294:	dd06      	ble.n	800d2a4 <_dtoa_r+0xa6c>
 800d296:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800d29a:	d0e9      	beq.n	800d270 <_dtoa_r+0xa38>
 800d29c:	f108 0801 	add.w	r8, r8, #1
 800d2a0:	9b05      	ldr	r3, [sp, #20]
 800d2a2:	e7c2      	b.n	800d22a <_dtoa_r+0x9f2>
 800d2a4:	9a02      	ldr	r2, [sp, #8]
 800d2a6:	f805 8c01 	strb.w	r8, [r5, #-1]
 800d2aa:	eba5 030b 	sub.w	r3, r5, fp
 800d2ae:	4293      	cmp	r3, r2
 800d2b0:	d021      	beq.n	800d2f6 <_dtoa_r+0xabe>
 800d2b2:	2300      	movs	r3, #0
 800d2b4:	220a      	movs	r2, #10
 800d2b6:	9904      	ldr	r1, [sp, #16]
 800d2b8:	4620      	mov	r0, r4
 800d2ba:	f000 fab4 	bl	800d826 <__multadd>
 800d2be:	45b1      	cmp	r9, r6
 800d2c0:	9004      	str	r0, [sp, #16]
 800d2c2:	f04f 0300 	mov.w	r3, #0
 800d2c6:	f04f 020a 	mov.w	r2, #10
 800d2ca:	4649      	mov	r1, r9
 800d2cc:	4620      	mov	r0, r4
 800d2ce:	d105      	bne.n	800d2dc <_dtoa_r+0xaa4>
 800d2d0:	f000 faa9 	bl	800d826 <__multadd>
 800d2d4:	4681      	mov	r9, r0
 800d2d6:	4606      	mov	r6, r0
 800d2d8:	9505      	str	r5, [sp, #20]
 800d2da:	e776      	b.n	800d1ca <_dtoa_r+0x992>
 800d2dc:	f000 faa3 	bl	800d826 <__multadd>
 800d2e0:	4631      	mov	r1, r6
 800d2e2:	4681      	mov	r9, r0
 800d2e4:	2300      	movs	r3, #0
 800d2e6:	220a      	movs	r2, #10
 800d2e8:	4620      	mov	r0, r4
 800d2ea:	f000 fa9c 	bl	800d826 <__multadd>
 800d2ee:	4606      	mov	r6, r0
 800d2f0:	e7f2      	b.n	800d2d8 <_dtoa_r+0xaa0>
 800d2f2:	f04f 0900 	mov.w	r9, #0
 800d2f6:	2201      	movs	r2, #1
 800d2f8:	9904      	ldr	r1, [sp, #16]
 800d2fa:	4620      	mov	r0, r4
 800d2fc:	f000 fc0a 	bl	800db14 <__lshift>
 800d300:	4639      	mov	r1, r7
 800d302:	9004      	str	r0, [sp, #16]
 800d304:	f000 fc5a 	bl	800dbbc <__mcmp>
 800d308:	2800      	cmp	r0, #0
 800d30a:	dcb6      	bgt.n	800d27a <_dtoa_r+0xa42>
 800d30c:	d102      	bne.n	800d314 <_dtoa_r+0xadc>
 800d30e:	f018 0f01 	tst.w	r8, #1
 800d312:	d1b2      	bne.n	800d27a <_dtoa_r+0xa42>
 800d314:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d318:	2b30      	cmp	r3, #48	; 0x30
 800d31a:	f105 32ff 	add.w	r2, r5, #4294967295
 800d31e:	f47f af0a 	bne.w	800d136 <_dtoa_r+0x8fe>
 800d322:	4615      	mov	r5, r2
 800d324:	e7f6      	b.n	800d314 <_dtoa_r+0xadc>
 800d326:	4593      	cmp	fp, r2
 800d328:	d105      	bne.n	800d336 <_dtoa_r+0xafe>
 800d32a:	2331      	movs	r3, #49	; 0x31
 800d32c:	f10a 0a01 	add.w	sl, sl, #1
 800d330:	f88b 3000 	strb.w	r3, [fp]
 800d334:	e6ff      	b.n	800d136 <_dtoa_r+0x8fe>
 800d336:	4615      	mov	r5, r2
 800d338:	e79f      	b.n	800d27a <_dtoa_r+0xa42>
 800d33a:	f8df b064 	ldr.w	fp, [pc, #100]	; 800d3a0 <_dtoa_r+0xb68>
 800d33e:	e007      	b.n	800d350 <_dtoa_r+0xb18>
 800d340:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d342:	f8df b060 	ldr.w	fp, [pc, #96]	; 800d3a4 <_dtoa_r+0xb6c>
 800d346:	b11b      	cbz	r3, 800d350 <_dtoa_r+0xb18>
 800d348:	f10b 0308 	add.w	r3, fp, #8
 800d34c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d34e:	6013      	str	r3, [r2, #0]
 800d350:	4658      	mov	r0, fp
 800d352:	b017      	add	sp, #92	; 0x5c
 800d354:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d358:	9b06      	ldr	r3, [sp, #24]
 800d35a:	2b01      	cmp	r3, #1
 800d35c:	f77f ae35 	ble.w	800cfca <_dtoa_r+0x792>
 800d360:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d362:	9307      	str	r3, [sp, #28]
 800d364:	e649      	b.n	800cffa <_dtoa_r+0x7c2>
 800d366:	9b02      	ldr	r3, [sp, #8]
 800d368:	2b00      	cmp	r3, #0
 800d36a:	dc03      	bgt.n	800d374 <_dtoa_r+0xb3c>
 800d36c:	9b06      	ldr	r3, [sp, #24]
 800d36e:	2b02      	cmp	r3, #2
 800d370:	f73f aecc 	bgt.w	800d10c <_dtoa_r+0x8d4>
 800d374:	465d      	mov	r5, fp
 800d376:	4639      	mov	r1, r7
 800d378:	9804      	ldr	r0, [sp, #16]
 800d37a:	f7ff f9cf 	bl	800c71c <quorem>
 800d37e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800d382:	f805 8b01 	strb.w	r8, [r5], #1
 800d386:	9a02      	ldr	r2, [sp, #8]
 800d388:	eba5 030b 	sub.w	r3, r5, fp
 800d38c:	429a      	cmp	r2, r3
 800d38e:	ddb0      	ble.n	800d2f2 <_dtoa_r+0xaba>
 800d390:	2300      	movs	r3, #0
 800d392:	220a      	movs	r2, #10
 800d394:	9904      	ldr	r1, [sp, #16]
 800d396:	4620      	mov	r0, r4
 800d398:	f000 fa45 	bl	800d826 <__multadd>
 800d39c:	9004      	str	r0, [sp, #16]
 800d39e:	e7ea      	b.n	800d376 <_dtoa_r+0xb3e>
 800d3a0:	0800ec34 	.word	0x0800ec34
 800d3a4:	0800ec58 	.word	0x0800ec58

0800d3a8 <__sflush_r>:
 800d3a8:	898a      	ldrh	r2, [r1, #12]
 800d3aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d3ae:	4605      	mov	r5, r0
 800d3b0:	0710      	lsls	r0, r2, #28
 800d3b2:	460c      	mov	r4, r1
 800d3b4:	d458      	bmi.n	800d468 <__sflush_r+0xc0>
 800d3b6:	684b      	ldr	r3, [r1, #4]
 800d3b8:	2b00      	cmp	r3, #0
 800d3ba:	dc05      	bgt.n	800d3c8 <__sflush_r+0x20>
 800d3bc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d3be:	2b00      	cmp	r3, #0
 800d3c0:	dc02      	bgt.n	800d3c8 <__sflush_r+0x20>
 800d3c2:	2000      	movs	r0, #0
 800d3c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d3c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d3ca:	2e00      	cmp	r6, #0
 800d3cc:	d0f9      	beq.n	800d3c2 <__sflush_r+0x1a>
 800d3ce:	2300      	movs	r3, #0
 800d3d0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d3d4:	682f      	ldr	r7, [r5, #0]
 800d3d6:	6a21      	ldr	r1, [r4, #32]
 800d3d8:	602b      	str	r3, [r5, #0]
 800d3da:	d032      	beq.n	800d442 <__sflush_r+0x9a>
 800d3dc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d3de:	89a3      	ldrh	r3, [r4, #12]
 800d3e0:	075a      	lsls	r2, r3, #29
 800d3e2:	d505      	bpl.n	800d3f0 <__sflush_r+0x48>
 800d3e4:	6863      	ldr	r3, [r4, #4]
 800d3e6:	1ac0      	subs	r0, r0, r3
 800d3e8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d3ea:	b10b      	cbz	r3, 800d3f0 <__sflush_r+0x48>
 800d3ec:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d3ee:	1ac0      	subs	r0, r0, r3
 800d3f0:	2300      	movs	r3, #0
 800d3f2:	4602      	mov	r2, r0
 800d3f4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d3f6:	6a21      	ldr	r1, [r4, #32]
 800d3f8:	4628      	mov	r0, r5
 800d3fa:	47b0      	blx	r6
 800d3fc:	1c43      	adds	r3, r0, #1
 800d3fe:	89a3      	ldrh	r3, [r4, #12]
 800d400:	d106      	bne.n	800d410 <__sflush_r+0x68>
 800d402:	6829      	ldr	r1, [r5, #0]
 800d404:	291d      	cmp	r1, #29
 800d406:	d848      	bhi.n	800d49a <__sflush_r+0xf2>
 800d408:	4a29      	ldr	r2, [pc, #164]	; (800d4b0 <__sflush_r+0x108>)
 800d40a:	40ca      	lsrs	r2, r1
 800d40c:	07d6      	lsls	r6, r2, #31
 800d40e:	d544      	bpl.n	800d49a <__sflush_r+0xf2>
 800d410:	2200      	movs	r2, #0
 800d412:	6062      	str	r2, [r4, #4]
 800d414:	04d9      	lsls	r1, r3, #19
 800d416:	6922      	ldr	r2, [r4, #16]
 800d418:	6022      	str	r2, [r4, #0]
 800d41a:	d504      	bpl.n	800d426 <__sflush_r+0x7e>
 800d41c:	1c42      	adds	r2, r0, #1
 800d41e:	d101      	bne.n	800d424 <__sflush_r+0x7c>
 800d420:	682b      	ldr	r3, [r5, #0]
 800d422:	b903      	cbnz	r3, 800d426 <__sflush_r+0x7e>
 800d424:	6560      	str	r0, [r4, #84]	; 0x54
 800d426:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d428:	602f      	str	r7, [r5, #0]
 800d42a:	2900      	cmp	r1, #0
 800d42c:	d0c9      	beq.n	800d3c2 <__sflush_r+0x1a>
 800d42e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d432:	4299      	cmp	r1, r3
 800d434:	d002      	beq.n	800d43c <__sflush_r+0x94>
 800d436:	4628      	mov	r0, r5
 800d438:	f000 fc94 	bl	800dd64 <_free_r>
 800d43c:	2000      	movs	r0, #0
 800d43e:	6360      	str	r0, [r4, #52]	; 0x34
 800d440:	e7c0      	b.n	800d3c4 <__sflush_r+0x1c>
 800d442:	2301      	movs	r3, #1
 800d444:	4628      	mov	r0, r5
 800d446:	47b0      	blx	r6
 800d448:	1c41      	adds	r1, r0, #1
 800d44a:	d1c8      	bne.n	800d3de <__sflush_r+0x36>
 800d44c:	682b      	ldr	r3, [r5, #0]
 800d44e:	2b00      	cmp	r3, #0
 800d450:	d0c5      	beq.n	800d3de <__sflush_r+0x36>
 800d452:	2b1d      	cmp	r3, #29
 800d454:	d001      	beq.n	800d45a <__sflush_r+0xb2>
 800d456:	2b16      	cmp	r3, #22
 800d458:	d101      	bne.n	800d45e <__sflush_r+0xb6>
 800d45a:	602f      	str	r7, [r5, #0]
 800d45c:	e7b1      	b.n	800d3c2 <__sflush_r+0x1a>
 800d45e:	89a3      	ldrh	r3, [r4, #12]
 800d460:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d464:	81a3      	strh	r3, [r4, #12]
 800d466:	e7ad      	b.n	800d3c4 <__sflush_r+0x1c>
 800d468:	690f      	ldr	r7, [r1, #16]
 800d46a:	2f00      	cmp	r7, #0
 800d46c:	d0a9      	beq.n	800d3c2 <__sflush_r+0x1a>
 800d46e:	0793      	lsls	r3, r2, #30
 800d470:	680e      	ldr	r6, [r1, #0]
 800d472:	bf08      	it	eq
 800d474:	694b      	ldreq	r3, [r1, #20]
 800d476:	600f      	str	r7, [r1, #0]
 800d478:	bf18      	it	ne
 800d47a:	2300      	movne	r3, #0
 800d47c:	eba6 0807 	sub.w	r8, r6, r7
 800d480:	608b      	str	r3, [r1, #8]
 800d482:	f1b8 0f00 	cmp.w	r8, #0
 800d486:	dd9c      	ble.n	800d3c2 <__sflush_r+0x1a>
 800d488:	4643      	mov	r3, r8
 800d48a:	463a      	mov	r2, r7
 800d48c:	6a21      	ldr	r1, [r4, #32]
 800d48e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d490:	4628      	mov	r0, r5
 800d492:	47b0      	blx	r6
 800d494:	2800      	cmp	r0, #0
 800d496:	dc06      	bgt.n	800d4a6 <__sflush_r+0xfe>
 800d498:	89a3      	ldrh	r3, [r4, #12]
 800d49a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d49e:	81a3      	strh	r3, [r4, #12]
 800d4a0:	f04f 30ff 	mov.w	r0, #4294967295
 800d4a4:	e78e      	b.n	800d3c4 <__sflush_r+0x1c>
 800d4a6:	4407      	add	r7, r0
 800d4a8:	eba8 0800 	sub.w	r8, r8, r0
 800d4ac:	e7e9      	b.n	800d482 <__sflush_r+0xda>
 800d4ae:	bf00      	nop
 800d4b0:	20400001 	.word	0x20400001

0800d4b4 <_fflush_r>:
 800d4b4:	b538      	push	{r3, r4, r5, lr}
 800d4b6:	690b      	ldr	r3, [r1, #16]
 800d4b8:	4605      	mov	r5, r0
 800d4ba:	460c      	mov	r4, r1
 800d4bc:	b1db      	cbz	r3, 800d4f6 <_fflush_r+0x42>
 800d4be:	b118      	cbz	r0, 800d4c8 <_fflush_r+0x14>
 800d4c0:	6983      	ldr	r3, [r0, #24]
 800d4c2:	b90b      	cbnz	r3, 800d4c8 <_fflush_r+0x14>
 800d4c4:	f000 f860 	bl	800d588 <__sinit>
 800d4c8:	4b0c      	ldr	r3, [pc, #48]	; (800d4fc <_fflush_r+0x48>)
 800d4ca:	429c      	cmp	r4, r3
 800d4cc:	d109      	bne.n	800d4e2 <_fflush_r+0x2e>
 800d4ce:	686c      	ldr	r4, [r5, #4]
 800d4d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d4d4:	b17b      	cbz	r3, 800d4f6 <_fflush_r+0x42>
 800d4d6:	4621      	mov	r1, r4
 800d4d8:	4628      	mov	r0, r5
 800d4da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d4de:	f7ff bf63 	b.w	800d3a8 <__sflush_r>
 800d4e2:	4b07      	ldr	r3, [pc, #28]	; (800d500 <_fflush_r+0x4c>)
 800d4e4:	429c      	cmp	r4, r3
 800d4e6:	d101      	bne.n	800d4ec <_fflush_r+0x38>
 800d4e8:	68ac      	ldr	r4, [r5, #8]
 800d4ea:	e7f1      	b.n	800d4d0 <_fflush_r+0x1c>
 800d4ec:	4b05      	ldr	r3, [pc, #20]	; (800d504 <_fflush_r+0x50>)
 800d4ee:	429c      	cmp	r4, r3
 800d4f0:	bf08      	it	eq
 800d4f2:	68ec      	ldreq	r4, [r5, #12]
 800d4f4:	e7ec      	b.n	800d4d0 <_fflush_r+0x1c>
 800d4f6:	2000      	movs	r0, #0
 800d4f8:	bd38      	pop	{r3, r4, r5, pc}
 800d4fa:	bf00      	nop
 800d4fc:	0800ec88 	.word	0x0800ec88
 800d500:	0800eca8 	.word	0x0800eca8
 800d504:	0800ec68 	.word	0x0800ec68

0800d508 <std>:
 800d508:	2300      	movs	r3, #0
 800d50a:	b510      	push	{r4, lr}
 800d50c:	4604      	mov	r4, r0
 800d50e:	e9c0 3300 	strd	r3, r3, [r0]
 800d512:	6083      	str	r3, [r0, #8]
 800d514:	8181      	strh	r1, [r0, #12]
 800d516:	6643      	str	r3, [r0, #100]	; 0x64
 800d518:	81c2      	strh	r2, [r0, #14]
 800d51a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d51e:	6183      	str	r3, [r0, #24]
 800d520:	4619      	mov	r1, r3
 800d522:	2208      	movs	r2, #8
 800d524:	305c      	adds	r0, #92	; 0x5c
 800d526:	f7fe fb28 	bl	800bb7a <memset>
 800d52a:	4b05      	ldr	r3, [pc, #20]	; (800d540 <std+0x38>)
 800d52c:	6263      	str	r3, [r4, #36]	; 0x24
 800d52e:	4b05      	ldr	r3, [pc, #20]	; (800d544 <std+0x3c>)
 800d530:	62a3      	str	r3, [r4, #40]	; 0x28
 800d532:	4b05      	ldr	r3, [pc, #20]	; (800d548 <std+0x40>)
 800d534:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d536:	4b05      	ldr	r3, [pc, #20]	; (800d54c <std+0x44>)
 800d538:	6224      	str	r4, [r4, #32]
 800d53a:	6323      	str	r3, [r4, #48]	; 0x30
 800d53c:	bd10      	pop	{r4, pc}
 800d53e:	bf00      	nop
 800d540:	0800e3f9 	.word	0x0800e3f9
 800d544:	0800e41b 	.word	0x0800e41b
 800d548:	0800e453 	.word	0x0800e453
 800d54c:	0800e477 	.word	0x0800e477

0800d550 <_cleanup_r>:
 800d550:	4901      	ldr	r1, [pc, #4]	; (800d558 <_cleanup_r+0x8>)
 800d552:	f000 b885 	b.w	800d660 <_fwalk_reent>
 800d556:	bf00      	nop
 800d558:	0800d4b5 	.word	0x0800d4b5

0800d55c <__sfmoreglue>:
 800d55c:	b570      	push	{r4, r5, r6, lr}
 800d55e:	1e4a      	subs	r2, r1, #1
 800d560:	2568      	movs	r5, #104	; 0x68
 800d562:	4355      	muls	r5, r2
 800d564:	460e      	mov	r6, r1
 800d566:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800d56a:	f000 fc49 	bl	800de00 <_malloc_r>
 800d56e:	4604      	mov	r4, r0
 800d570:	b140      	cbz	r0, 800d584 <__sfmoreglue+0x28>
 800d572:	2100      	movs	r1, #0
 800d574:	e9c0 1600 	strd	r1, r6, [r0]
 800d578:	300c      	adds	r0, #12
 800d57a:	60a0      	str	r0, [r4, #8]
 800d57c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800d580:	f7fe fafb 	bl	800bb7a <memset>
 800d584:	4620      	mov	r0, r4
 800d586:	bd70      	pop	{r4, r5, r6, pc}

0800d588 <__sinit>:
 800d588:	6983      	ldr	r3, [r0, #24]
 800d58a:	b510      	push	{r4, lr}
 800d58c:	4604      	mov	r4, r0
 800d58e:	bb33      	cbnz	r3, 800d5de <__sinit+0x56>
 800d590:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800d594:	6503      	str	r3, [r0, #80]	; 0x50
 800d596:	4b12      	ldr	r3, [pc, #72]	; (800d5e0 <__sinit+0x58>)
 800d598:	4a12      	ldr	r2, [pc, #72]	; (800d5e4 <__sinit+0x5c>)
 800d59a:	681b      	ldr	r3, [r3, #0]
 800d59c:	6282      	str	r2, [r0, #40]	; 0x28
 800d59e:	4298      	cmp	r0, r3
 800d5a0:	bf04      	itt	eq
 800d5a2:	2301      	moveq	r3, #1
 800d5a4:	6183      	streq	r3, [r0, #24]
 800d5a6:	f000 f81f 	bl	800d5e8 <__sfp>
 800d5aa:	6060      	str	r0, [r4, #4]
 800d5ac:	4620      	mov	r0, r4
 800d5ae:	f000 f81b 	bl	800d5e8 <__sfp>
 800d5b2:	60a0      	str	r0, [r4, #8]
 800d5b4:	4620      	mov	r0, r4
 800d5b6:	f000 f817 	bl	800d5e8 <__sfp>
 800d5ba:	2200      	movs	r2, #0
 800d5bc:	60e0      	str	r0, [r4, #12]
 800d5be:	2104      	movs	r1, #4
 800d5c0:	6860      	ldr	r0, [r4, #4]
 800d5c2:	f7ff ffa1 	bl	800d508 <std>
 800d5c6:	2201      	movs	r2, #1
 800d5c8:	2109      	movs	r1, #9
 800d5ca:	68a0      	ldr	r0, [r4, #8]
 800d5cc:	f7ff ff9c 	bl	800d508 <std>
 800d5d0:	2202      	movs	r2, #2
 800d5d2:	2112      	movs	r1, #18
 800d5d4:	68e0      	ldr	r0, [r4, #12]
 800d5d6:	f7ff ff97 	bl	800d508 <std>
 800d5da:	2301      	movs	r3, #1
 800d5dc:	61a3      	str	r3, [r4, #24]
 800d5de:	bd10      	pop	{r4, pc}
 800d5e0:	0800ec20 	.word	0x0800ec20
 800d5e4:	0800d551 	.word	0x0800d551

0800d5e8 <__sfp>:
 800d5e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5ea:	4b1b      	ldr	r3, [pc, #108]	; (800d658 <__sfp+0x70>)
 800d5ec:	681e      	ldr	r6, [r3, #0]
 800d5ee:	69b3      	ldr	r3, [r6, #24]
 800d5f0:	4607      	mov	r7, r0
 800d5f2:	b913      	cbnz	r3, 800d5fa <__sfp+0x12>
 800d5f4:	4630      	mov	r0, r6
 800d5f6:	f7ff ffc7 	bl	800d588 <__sinit>
 800d5fa:	3648      	adds	r6, #72	; 0x48
 800d5fc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d600:	3b01      	subs	r3, #1
 800d602:	d503      	bpl.n	800d60c <__sfp+0x24>
 800d604:	6833      	ldr	r3, [r6, #0]
 800d606:	b133      	cbz	r3, 800d616 <__sfp+0x2e>
 800d608:	6836      	ldr	r6, [r6, #0]
 800d60a:	e7f7      	b.n	800d5fc <__sfp+0x14>
 800d60c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d610:	b16d      	cbz	r5, 800d62e <__sfp+0x46>
 800d612:	3468      	adds	r4, #104	; 0x68
 800d614:	e7f4      	b.n	800d600 <__sfp+0x18>
 800d616:	2104      	movs	r1, #4
 800d618:	4638      	mov	r0, r7
 800d61a:	f7ff ff9f 	bl	800d55c <__sfmoreglue>
 800d61e:	6030      	str	r0, [r6, #0]
 800d620:	2800      	cmp	r0, #0
 800d622:	d1f1      	bne.n	800d608 <__sfp+0x20>
 800d624:	230c      	movs	r3, #12
 800d626:	603b      	str	r3, [r7, #0]
 800d628:	4604      	mov	r4, r0
 800d62a:	4620      	mov	r0, r4
 800d62c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d62e:	4b0b      	ldr	r3, [pc, #44]	; (800d65c <__sfp+0x74>)
 800d630:	6665      	str	r5, [r4, #100]	; 0x64
 800d632:	e9c4 5500 	strd	r5, r5, [r4]
 800d636:	60a5      	str	r5, [r4, #8]
 800d638:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800d63c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800d640:	2208      	movs	r2, #8
 800d642:	4629      	mov	r1, r5
 800d644:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d648:	f7fe fa97 	bl	800bb7a <memset>
 800d64c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d650:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d654:	e7e9      	b.n	800d62a <__sfp+0x42>
 800d656:	bf00      	nop
 800d658:	0800ec20 	.word	0x0800ec20
 800d65c:	ffff0001 	.word	0xffff0001

0800d660 <_fwalk_reent>:
 800d660:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d664:	4680      	mov	r8, r0
 800d666:	4689      	mov	r9, r1
 800d668:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d66c:	2600      	movs	r6, #0
 800d66e:	b914      	cbnz	r4, 800d676 <_fwalk_reent+0x16>
 800d670:	4630      	mov	r0, r6
 800d672:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d676:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800d67a:	3f01      	subs	r7, #1
 800d67c:	d501      	bpl.n	800d682 <_fwalk_reent+0x22>
 800d67e:	6824      	ldr	r4, [r4, #0]
 800d680:	e7f5      	b.n	800d66e <_fwalk_reent+0xe>
 800d682:	89ab      	ldrh	r3, [r5, #12]
 800d684:	2b01      	cmp	r3, #1
 800d686:	d907      	bls.n	800d698 <_fwalk_reent+0x38>
 800d688:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d68c:	3301      	adds	r3, #1
 800d68e:	d003      	beq.n	800d698 <_fwalk_reent+0x38>
 800d690:	4629      	mov	r1, r5
 800d692:	4640      	mov	r0, r8
 800d694:	47c8      	blx	r9
 800d696:	4306      	orrs	r6, r0
 800d698:	3568      	adds	r5, #104	; 0x68
 800d69a:	e7ee      	b.n	800d67a <_fwalk_reent+0x1a>

0800d69c <_localeconv_r>:
 800d69c:	4b04      	ldr	r3, [pc, #16]	; (800d6b0 <_localeconv_r+0x14>)
 800d69e:	681b      	ldr	r3, [r3, #0]
 800d6a0:	6a18      	ldr	r0, [r3, #32]
 800d6a2:	4b04      	ldr	r3, [pc, #16]	; (800d6b4 <_localeconv_r+0x18>)
 800d6a4:	2800      	cmp	r0, #0
 800d6a6:	bf08      	it	eq
 800d6a8:	4618      	moveq	r0, r3
 800d6aa:	30f0      	adds	r0, #240	; 0xf0
 800d6ac:	4770      	bx	lr
 800d6ae:	bf00      	nop
 800d6b0:	20000084 	.word	0x20000084
 800d6b4:	200000e8 	.word	0x200000e8

0800d6b8 <__swhatbuf_r>:
 800d6b8:	b570      	push	{r4, r5, r6, lr}
 800d6ba:	460e      	mov	r6, r1
 800d6bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d6c0:	2900      	cmp	r1, #0
 800d6c2:	b096      	sub	sp, #88	; 0x58
 800d6c4:	4614      	mov	r4, r2
 800d6c6:	461d      	mov	r5, r3
 800d6c8:	da07      	bge.n	800d6da <__swhatbuf_r+0x22>
 800d6ca:	2300      	movs	r3, #0
 800d6cc:	602b      	str	r3, [r5, #0]
 800d6ce:	89b3      	ldrh	r3, [r6, #12]
 800d6d0:	061a      	lsls	r2, r3, #24
 800d6d2:	d410      	bmi.n	800d6f6 <__swhatbuf_r+0x3e>
 800d6d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d6d8:	e00e      	b.n	800d6f8 <__swhatbuf_r+0x40>
 800d6da:	466a      	mov	r2, sp
 800d6dc:	f000 fef2 	bl	800e4c4 <_fstat_r>
 800d6e0:	2800      	cmp	r0, #0
 800d6e2:	dbf2      	blt.n	800d6ca <__swhatbuf_r+0x12>
 800d6e4:	9a01      	ldr	r2, [sp, #4]
 800d6e6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d6ea:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d6ee:	425a      	negs	r2, r3
 800d6f0:	415a      	adcs	r2, r3
 800d6f2:	602a      	str	r2, [r5, #0]
 800d6f4:	e7ee      	b.n	800d6d4 <__swhatbuf_r+0x1c>
 800d6f6:	2340      	movs	r3, #64	; 0x40
 800d6f8:	2000      	movs	r0, #0
 800d6fa:	6023      	str	r3, [r4, #0]
 800d6fc:	b016      	add	sp, #88	; 0x58
 800d6fe:	bd70      	pop	{r4, r5, r6, pc}

0800d700 <__smakebuf_r>:
 800d700:	898b      	ldrh	r3, [r1, #12]
 800d702:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d704:	079d      	lsls	r5, r3, #30
 800d706:	4606      	mov	r6, r0
 800d708:	460c      	mov	r4, r1
 800d70a:	d507      	bpl.n	800d71c <__smakebuf_r+0x1c>
 800d70c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d710:	6023      	str	r3, [r4, #0]
 800d712:	6123      	str	r3, [r4, #16]
 800d714:	2301      	movs	r3, #1
 800d716:	6163      	str	r3, [r4, #20]
 800d718:	b002      	add	sp, #8
 800d71a:	bd70      	pop	{r4, r5, r6, pc}
 800d71c:	ab01      	add	r3, sp, #4
 800d71e:	466a      	mov	r2, sp
 800d720:	f7ff ffca 	bl	800d6b8 <__swhatbuf_r>
 800d724:	9900      	ldr	r1, [sp, #0]
 800d726:	4605      	mov	r5, r0
 800d728:	4630      	mov	r0, r6
 800d72a:	f000 fb69 	bl	800de00 <_malloc_r>
 800d72e:	b948      	cbnz	r0, 800d744 <__smakebuf_r+0x44>
 800d730:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d734:	059a      	lsls	r2, r3, #22
 800d736:	d4ef      	bmi.n	800d718 <__smakebuf_r+0x18>
 800d738:	f023 0303 	bic.w	r3, r3, #3
 800d73c:	f043 0302 	orr.w	r3, r3, #2
 800d740:	81a3      	strh	r3, [r4, #12]
 800d742:	e7e3      	b.n	800d70c <__smakebuf_r+0xc>
 800d744:	4b0d      	ldr	r3, [pc, #52]	; (800d77c <__smakebuf_r+0x7c>)
 800d746:	62b3      	str	r3, [r6, #40]	; 0x28
 800d748:	89a3      	ldrh	r3, [r4, #12]
 800d74a:	6020      	str	r0, [r4, #0]
 800d74c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d750:	81a3      	strh	r3, [r4, #12]
 800d752:	9b00      	ldr	r3, [sp, #0]
 800d754:	6163      	str	r3, [r4, #20]
 800d756:	9b01      	ldr	r3, [sp, #4]
 800d758:	6120      	str	r0, [r4, #16]
 800d75a:	b15b      	cbz	r3, 800d774 <__smakebuf_r+0x74>
 800d75c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d760:	4630      	mov	r0, r6
 800d762:	f000 fec1 	bl	800e4e8 <_isatty_r>
 800d766:	b128      	cbz	r0, 800d774 <__smakebuf_r+0x74>
 800d768:	89a3      	ldrh	r3, [r4, #12]
 800d76a:	f023 0303 	bic.w	r3, r3, #3
 800d76e:	f043 0301 	orr.w	r3, r3, #1
 800d772:	81a3      	strh	r3, [r4, #12]
 800d774:	89a3      	ldrh	r3, [r4, #12]
 800d776:	431d      	orrs	r5, r3
 800d778:	81a5      	strh	r5, [r4, #12]
 800d77a:	e7cd      	b.n	800d718 <__smakebuf_r+0x18>
 800d77c:	0800d551 	.word	0x0800d551

0800d780 <malloc>:
 800d780:	4b02      	ldr	r3, [pc, #8]	; (800d78c <malloc+0xc>)
 800d782:	4601      	mov	r1, r0
 800d784:	6818      	ldr	r0, [r3, #0]
 800d786:	f000 bb3b 	b.w	800de00 <_malloc_r>
 800d78a:	bf00      	nop
 800d78c:	20000084 	.word	0x20000084

0800d790 <_Balloc>:
 800d790:	b570      	push	{r4, r5, r6, lr}
 800d792:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d794:	4604      	mov	r4, r0
 800d796:	460e      	mov	r6, r1
 800d798:	b93d      	cbnz	r5, 800d7aa <_Balloc+0x1a>
 800d79a:	2010      	movs	r0, #16
 800d79c:	f7ff fff0 	bl	800d780 <malloc>
 800d7a0:	6260      	str	r0, [r4, #36]	; 0x24
 800d7a2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d7a6:	6005      	str	r5, [r0, #0]
 800d7a8:	60c5      	str	r5, [r0, #12]
 800d7aa:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800d7ac:	68eb      	ldr	r3, [r5, #12]
 800d7ae:	b183      	cbz	r3, 800d7d2 <_Balloc+0x42>
 800d7b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d7b2:	68db      	ldr	r3, [r3, #12]
 800d7b4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800d7b8:	b9b8      	cbnz	r0, 800d7ea <_Balloc+0x5a>
 800d7ba:	2101      	movs	r1, #1
 800d7bc:	fa01 f506 	lsl.w	r5, r1, r6
 800d7c0:	1d6a      	adds	r2, r5, #5
 800d7c2:	0092      	lsls	r2, r2, #2
 800d7c4:	4620      	mov	r0, r4
 800d7c6:	f000 fabf 	bl	800dd48 <_calloc_r>
 800d7ca:	b160      	cbz	r0, 800d7e6 <_Balloc+0x56>
 800d7cc:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800d7d0:	e00e      	b.n	800d7f0 <_Balloc+0x60>
 800d7d2:	2221      	movs	r2, #33	; 0x21
 800d7d4:	2104      	movs	r1, #4
 800d7d6:	4620      	mov	r0, r4
 800d7d8:	f000 fab6 	bl	800dd48 <_calloc_r>
 800d7dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d7de:	60e8      	str	r0, [r5, #12]
 800d7e0:	68db      	ldr	r3, [r3, #12]
 800d7e2:	2b00      	cmp	r3, #0
 800d7e4:	d1e4      	bne.n	800d7b0 <_Balloc+0x20>
 800d7e6:	2000      	movs	r0, #0
 800d7e8:	bd70      	pop	{r4, r5, r6, pc}
 800d7ea:	6802      	ldr	r2, [r0, #0]
 800d7ec:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800d7f0:	2300      	movs	r3, #0
 800d7f2:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d7f6:	e7f7      	b.n	800d7e8 <_Balloc+0x58>

0800d7f8 <_Bfree>:
 800d7f8:	b570      	push	{r4, r5, r6, lr}
 800d7fa:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800d7fc:	4606      	mov	r6, r0
 800d7fe:	460d      	mov	r5, r1
 800d800:	b93c      	cbnz	r4, 800d812 <_Bfree+0x1a>
 800d802:	2010      	movs	r0, #16
 800d804:	f7ff ffbc 	bl	800d780 <malloc>
 800d808:	6270      	str	r0, [r6, #36]	; 0x24
 800d80a:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d80e:	6004      	str	r4, [r0, #0]
 800d810:	60c4      	str	r4, [r0, #12]
 800d812:	b13d      	cbz	r5, 800d824 <_Bfree+0x2c>
 800d814:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800d816:	686a      	ldr	r2, [r5, #4]
 800d818:	68db      	ldr	r3, [r3, #12]
 800d81a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d81e:	6029      	str	r1, [r5, #0]
 800d820:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800d824:	bd70      	pop	{r4, r5, r6, pc}

0800d826 <__multadd>:
 800d826:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d82a:	690d      	ldr	r5, [r1, #16]
 800d82c:	461f      	mov	r7, r3
 800d82e:	4606      	mov	r6, r0
 800d830:	460c      	mov	r4, r1
 800d832:	f101 0c14 	add.w	ip, r1, #20
 800d836:	2300      	movs	r3, #0
 800d838:	f8dc 0000 	ldr.w	r0, [ip]
 800d83c:	b281      	uxth	r1, r0
 800d83e:	fb02 7101 	mla	r1, r2, r1, r7
 800d842:	0c0f      	lsrs	r7, r1, #16
 800d844:	0c00      	lsrs	r0, r0, #16
 800d846:	fb02 7000 	mla	r0, r2, r0, r7
 800d84a:	b289      	uxth	r1, r1
 800d84c:	3301      	adds	r3, #1
 800d84e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800d852:	429d      	cmp	r5, r3
 800d854:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800d858:	f84c 1b04 	str.w	r1, [ip], #4
 800d85c:	dcec      	bgt.n	800d838 <__multadd+0x12>
 800d85e:	b1d7      	cbz	r7, 800d896 <__multadd+0x70>
 800d860:	68a3      	ldr	r3, [r4, #8]
 800d862:	42ab      	cmp	r3, r5
 800d864:	dc12      	bgt.n	800d88c <__multadd+0x66>
 800d866:	6861      	ldr	r1, [r4, #4]
 800d868:	4630      	mov	r0, r6
 800d86a:	3101      	adds	r1, #1
 800d86c:	f7ff ff90 	bl	800d790 <_Balloc>
 800d870:	6922      	ldr	r2, [r4, #16]
 800d872:	3202      	adds	r2, #2
 800d874:	f104 010c 	add.w	r1, r4, #12
 800d878:	4680      	mov	r8, r0
 800d87a:	0092      	lsls	r2, r2, #2
 800d87c:	300c      	adds	r0, #12
 800d87e:	f7fe f971 	bl	800bb64 <memcpy>
 800d882:	4621      	mov	r1, r4
 800d884:	4630      	mov	r0, r6
 800d886:	f7ff ffb7 	bl	800d7f8 <_Bfree>
 800d88a:	4644      	mov	r4, r8
 800d88c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d890:	3501      	adds	r5, #1
 800d892:	615f      	str	r7, [r3, #20]
 800d894:	6125      	str	r5, [r4, #16]
 800d896:	4620      	mov	r0, r4
 800d898:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800d89c <__hi0bits>:
 800d89c:	0c02      	lsrs	r2, r0, #16
 800d89e:	0412      	lsls	r2, r2, #16
 800d8a0:	4603      	mov	r3, r0
 800d8a2:	b9b2      	cbnz	r2, 800d8d2 <__hi0bits+0x36>
 800d8a4:	0403      	lsls	r3, r0, #16
 800d8a6:	2010      	movs	r0, #16
 800d8a8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800d8ac:	bf04      	itt	eq
 800d8ae:	021b      	lsleq	r3, r3, #8
 800d8b0:	3008      	addeq	r0, #8
 800d8b2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800d8b6:	bf04      	itt	eq
 800d8b8:	011b      	lsleq	r3, r3, #4
 800d8ba:	3004      	addeq	r0, #4
 800d8bc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800d8c0:	bf04      	itt	eq
 800d8c2:	009b      	lsleq	r3, r3, #2
 800d8c4:	3002      	addeq	r0, #2
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	db06      	blt.n	800d8d8 <__hi0bits+0x3c>
 800d8ca:	005b      	lsls	r3, r3, #1
 800d8cc:	d503      	bpl.n	800d8d6 <__hi0bits+0x3a>
 800d8ce:	3001      	adds	r0, #1
 800d8d0:	4770      	bx	lr
 800d8d2:	2000      	movs	r0, #0
 800d8d4:	e7e8      	b.n	800d8a8 <__hi0bits+0xc>
 800d8d6:	2020      	movs	r0, #32
 800d8d8:	4770      	bx	lr

0800d8da <__lo0bits>:
 800d8da:	6803      	ldr	r3, [r0, #0]
 800d8dc:	f013 0207 	ands.w	r2, r3, #7
 800d8e0:	4601      	mov	r1, r0
 800d8e2:	d00b      	beq.n	800d8fc <__lo0bits+0x22>
 800d8e4:	07da      	lsls	r2, r3, #31
 800d8e6:	d423      	bmi.n	800d930 <__lo0bits+0x56>
 800d8e8:	0798      	lsls	r0, r3, #30
 800d8ea:	bf49      	itett	mi
 800d8ec:	085b      	lsrmi	r3, r3, #1
 800d8ee:	089b      	lsrpl	r3, r3, #2
 800d8f0:	2001      	movmi	r0, #1
 800d8f2:	600b      	strmi	r3, [r1, #0]
 800d8f4:	bf5c      	itt	pl
 800d8f6:	600b      	strpl	r3, [r1, #0]
 800d8f8:	2002      	movpl	r0, #2
 800d8fa:	4770      	bx	lr
 800d8fc:	b298      	uxth	r0, r3
 800d8fe:	b9a8      	cbnz	r0, 800d92c <__lo0bits+0x52>
 800d900:	0c1b      	lsrs	r3, r3, #16
 800d902:	2010      	movs	r0, #16
 800d904:	f013 0fff 	tst.w	r3, #255	; 0xff
 800d908:	bf04      	itt	eq
 800d90a:	0a1b      	lsreq	r3, r3, #8
 800d90c:	3008      	addeq	r0, #8
 800d90e:	071a      	lsls	r2, r3, #28
 800d910:	bf04      	itt	eq
 800d912:	091b      	lsreq	r3, r3, #4
 800d914:	3004      	addeq	r0, #4
 800d916:	079a      	lsls	r2, r3, #30
 800d918:	bf04      	itt	eq
 800d91a:	089b      	lsreq	r3, r3, #2
 800d91c:	3002      	addeq	r0, #2
 800d91e:	07da      	lsls	r2, r3, #31
 800d920:	d402      	bmi.n	800d928 <__lo0bits+0x4e>
 800d922:	085b      	lsrs	r3, r3, #1
 800d924:	d006      	beq.n	800d934 <__lo0bits+0x5a>
 800d926:	3001      	adds	r0, #1
 800d928:	600b      	str	r3, [r1, #0]
 800d92a:	4770      	bx	lr
 800d92c:	4610      	mov	r0, r2
 800d92e:	e7e9      	b.n	800d904 <__lo0bits+0x2a>
 800d930:	2000      	movs	r0, #0
 800d932:	4770      	bx	lr
 800d934:	2020      	movs	r0, #32
 800d936:	4770      	bx	lr

0800d938 <__i2b>:
 800d938:	b510      	push	{r4, lr}
 800d93a:	460c      	mov	r4, r1
 800d93c:	2101      	movs	r1, #1
 800d93e:	f7ff ff27 	bl	800d790 <_Balloc>
 800d942:	2201      	movs	r2, #1
 800d944:	6144      	str	r4, [r0, #20]
 800d946:	6102      	str	r2, [r0, #16]
 800d948:	bd10      	pop	{r4, pc}

0800d94a <__multiply>:
 800d94a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d94e:	4614      	mov	r4, r2
 800d950:	690a      	ldr	r2, [r1, #16]
 800d952:	6923      	ldr	r3, [r4, #16]
 800d954:	429a      	cmp	r2, r3
 800d956:	bfb8      	it	lt
 800d958:	460b      	movlt	r3, r1
 800d95a:	4688      	mov	r8, r1
 800d95c:	bfbc      	itt	lt
 800d95e:	46a0      	movlt	r8, r4
 800d960:	461c      	movlt	r4, r3
 800d962:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d966:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800d96a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d96e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d972:	eb07 0609 	add.w	r6, r7, r9
 800d976:	42b3      	cmp	r3, r6
 800d978:	bfb8      	it	lt
 800d97a:	3101      	addlt	r1, #1
 800d97c:	f7ff ff08 	bl	800d790 <_Balloc>
 800d980:	f100 0514 	add.w	r5, r0, #20
 800d984:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800d988:	462b      	mov	r3, r5
 800d98a:	2200      	movs	r2, #0
 800d98c:	4573      	cmp	r3, lr
 800d98e:	d316      	bcc.n	800d9be <__multiply+0x74>
 800d990:	f104 0214 	add.w	r2, r4, #20
 800d994:	f108 0114 	add.w	r1, r8, #20
 800d998:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800d99c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800d9a0:	9300      	str	r3, [sp, #0]
 800d9a2:	9b00      	ldr	r3, [sp, #0]
 800d9a4:	9201      	str	r2, [sp, #4]
 800d9a6:	4293      	cmp	r3, r2
 800d9a8:	d80c      	bhi.n	800d9c4 <__multiply+0x7a>
 800d9aa:	2e00      	cmp	r6, #0
 800d9ac:	dd03      	ble.n	800d9b6 <__multiply+0x6c>
 800d9ae:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d9b2:	2b00      	cmp	r3, #0
 800d9b4:	d05d      	beq.n	800da72 <__multiply+0x128>
 800d9b6:	6106      	str	r6, [r0, #16]
 800d9b8:	b003      	add	sp, #12
 800d9ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d9be:	f843 2b04 	str.w	r2, [r3], #4
 800d9c2:	e7e3      	b.n	800d98c <__multiply+0x42>
 800d9c4:	f8b2 b000 	ldrh.w	fp, [r2]
 800d9c8:	f1bb 0f00 	cmp.w	fp, #0
 800d9cc:	d023      	beq.n	800da16 <__multiply+0xcc>
 800d9ce:	4689      	mov	r9, r1
 800d9d0:	46ac      	mov	ip, r5
 800d9d2:	f04f 0800 	mov.w	r8, #0
 800d9d6:	f859 4b04 	ldr.w	r4, [r9], #4
 800d9da:	f8dc a000 	ldr.w	sl, [ip]
 800d9de:	b2a3      	uxth	r3, r4
 800d9e0:	fa1f fa8a 	uxth.w	sl, sl
 800d9e4:	fb0b a303 	mla	r3, fp, r3, sl
 800d9e8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800d9ec:	f8dc 4000 	ldr.w	r4, [ip]
 800d9f0:	4443      	add	r3, r8
 800d9f2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800d9f6:	fb0b 840a 	mla	r4, fp, sl, r8
 800d9fa:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800d9fe:	46e2      	mov	sl, ip
 800da00:	b29b      	uxth	r3, r3
 800da02:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800da06:	454f      	cmp	r7, r9
 800da08:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800da0c:	f84a 3b04 	str.w	r3, [sl], #4
 800da10:	d82b      	bhi.n	800da6a <__multiply+0x120>
 800da12:	f8cc 8004 	str.w	r8, [ip, #4]
 800da16:	9b01      	ldr	r3, [sp, #4]
 800da18:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800da1c:	3204      	adds	r2, #4
 800da1e:	f1ba 0f00 	cmp.w	sl, #0
 800da22:	d020      	beq.n	800da66 <__multiply+0x11c>
 800da24:	682b      	ldr	r3, [r5, #0]
 800da26:	4689      	mov	r9, r1
 800da28:	46a8      	mov	r8, r5
 800da2a:	f04f 0b00 	mov.w	fp, #0
 800da2e:	f8b9 c000 	ldrh.w	ip, [r9]
 800da32:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800da36:	fb0a 440c 	mla	r4, sl, ip, r4
 800da3a:	445c      	add	r4, fp
 800da3c:	46c4      	mov	ip, r8
 800da3e:	b29b      	uxth	r3, r3
 800da40:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800da44:	f84c 3b04 	str.w	r3, [ip], #4
 800da48:	f859 3b04 	ldr.w	r3, [r9], #4
 800da4c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800da50:	0c1b      	lsrs	r3, r3, #16
 800da52:	fb0a b303 	mla	r3, sl, r3, fp
 800da56:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800da5a:	454f      	cmp	r7, r9
 800da5c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800da60:	d805      	bhi.n	800da6e <__multiply+0x124>
 800da62:	f8c8 3004 	str.w	r3, [r8, #4]
 800da66:	3504      	adds	r5, #4
 800da68:	e79b      	b.n	800d9a2 <__multiply+0x58>
 800da6a:	46d4      	mov	ip, sl
 800da6c:	e7b3      	b.n	800d9d6 <__multiply+0x8c>
 800da6e:	46e0      	mov	r8, ip
 800da70:	e7dd      	b.n	800da2e <__multiply+0xe4>
 800da72:	3e01      	subs	r6, #1
 800da74:	e799      	b.n	800d9aa <__multiply+0x60>
	...

0800da78 <__pow5mult>:
 800da78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800da7c:	4615      	mov	r5, r2
 800da7e:	f012 0203 	ands.w	r2, r2, #3
 800da82:	4606      	mov	r6, r0
 800da84:	460f      	mov	r7, r1
 800da86:	d007      	beq.n	800da98 <__pow5mult+0x20>
 800da88:	3a01      	subs	r2, #1
 800da8a:	4c21      	ldr	r4, [pc, #132]	; (800db10 <__pow5mult+0x98>)
 800da8c:	2300      	movs	r3, #0
 800da8e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800da92:	f7ff fec8 	bl	800d826 <__multadd>
 800da96:	4607      	mov	r7, r0
 800da98:	10ad      	asrs	r5, r5, #2
 800da9a:	d035      	beq.n	800db08 <__pow5mult+0x90>
 800da9c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800da9e:	b93c      	cbnz	r4, 800dab0 <__pow5mult+0x38>
 800daa0:	2010      	movs	r0, #16
 800daa2:	f7ff fe6d 	bl	800d780 <malloc>
 800daa6:	6270      	str	r0, [r6, #36]	; 0x24
 800daa8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800daac:	6004      	str	r4, [r0, #0]
 800daae:	60c4      	str	r4, [r0, #12]
 800dab0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800dab4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800dab8:	b94c      	cbnz	r4, 800dace <__pow5mult+0x56>
 800daba:	f240 2171 	movw	r1, #625	; 0x271
 800dabe:	4630      	mov	r0, r6
 800dac0:	f7ff ff3a 	bl	800d938 <__i2b>
 800dac4:	2300      	movs	r3, #0
 800dac6:	f8c8 0008 	str.w	r0, [r8, #8]
 800daca:	4604      	mov	r4, r0
 800dacc:	6003      	str	r3, [r0, #0]
 800dace:	f04f 0800 	mov.w	r8, #0
 800dad2:	07eb      	lsls	r3, r5, #31
 800dad4:	d50a      	bpl.n	800daec <__pow5mult+0x74>
 800dad6:	4639      	mov	r1, r7
 800dad8:	4622      	mov	r2, r4
 800dada:	4630      	mov	r0, r6
 800dadc:	f7ff ff35 	bl	800d94a <__multiply>
 800dae0:	4639      	mov	r1, r7
 800dae2:	4681      	mov	r9, r0
 800dae4:	4630      	mov	r0, r6
 800dae6:	f7ff fe87 	bl	800d7f8 <_Bfree>
 800daea:	464f      	mov	r7, r9
 800daec:	106d      	asrs	r5, r5, #1
 800daee:	d00b      	beq.n	800db08 <__pow5mult+0x90>
 800daf0:	6820      	ldr	r0, [r4, #0]
 800daf2:	b938      	cbnz	r0, 800db04 <__pow5mult+0x8c>
 800daf4:	4622      	mov	r2, r4
 800daf6:	4621      	mov	r1, r4
 800daf8:	4630      	mov	r0, r6
 800dafa:	f7ff ff26 	bl	800d94a <__multiply>
 800dafe:	6020      	str	r0, [r4, #0]
 800db00:	f8c0 8000 	str.w	r8, [r0]
 800db04:	4604      	mov	r4, r0
 800db06:	e7e4      	b.n	800dad2 <__pow5mult+0x5a>
 800db08:	4638      	mov	r0, r7
 800db0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800db0e:	bf00      	nop
 800db10:	0800edb8 	.word	0x0800edb8

0800db14 <__lshift>:
 800db14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800db18:	460c      	mov	r4, r1
 800db1a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800db1e:	6923      	ldr	r3, [r4, #16]
 800db20:	6849      	ldr	r1, [r1, #4]
 800db22:	eb0a 0903 	add.w	r9, sl, r3
 800db26:	68a3      	ldr	r3, [r4, #8]
 800db28:	4607      	mov	r7, r0
 800db2a:	4616      	mov	r6, r2
 800db2c:	f109 0501 	add.w	r5, r9, #1
 800db30:	42ab      	cmp	r3, r5
 800db32:	db32      	blt.n	800db9a <__lshift+0x86>
 800db34:	4638      	mov	r0, r7
 800db36:	f7ff fe2b 	bl	800d790 <_Balloc>
 800db3a:	2300      	movs	r3, #0
 800db3c:	4680      	mov	r8, r0
 800db3e:	f100 0114 	add.w	r1, r0, #20
 800db42:	461a      	mov	r2, r3
 800db44:	4553      	cmp	r3, sl
 800db46:	db2b      	blt.n	800dba0 <__lshift+0x8c>
 800db48:	6920      	ldr	r0, [r4, #16]
 800db4a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800db4e:	f104 0314 	add.w	r3, r4, #20
 800db52:	f016 021f 	ands.w	r2, r6, #31
 800db56:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800db5a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800db5e:	d025      	beq.n	800dbac <__lshift+0x98>
 800db60:	f1c2 0e20 	rsb	lr, r2, #32
 800db64:	2000      	movs	r0, #0
 800db66:	681e      	ldr	r6, [r3, #0]
 800db68:	468a      	mov	sl, r1
 800db6a:	4096      	lsls	r6, r2
 800db6c:	4330      	orrs	r0, r6
 800db6e:	f84a 0b04 	str.w	r0, [sl], #4
 800db72:	f853 0b04 	ldr.w	r0, [r3], #4
 800db76:	459c      	cmp	ip, r3
 800db78:	fa20 f00e 	lsr.w	r0, r0, lr
 800db7c:	d814      	bhi.n	800dba8 <__lshift+0x94>
 800db7e:	6048      	str	r0, [r1, #4]
 800db80:	b108      	cbz	r0, 800db86 <__lshift+0x72>
 800db82:	f109 0502 	add.w	r5, r9, #2
 800db86:	3d01      	subs	r5, #1
 800db88:	4638      	mov	r0, r7
 800db8a:	f8c8 5010 	str.w	r5, [r8, #16]
 800db8e:	4621      	mov	r1, r4
 800db90:	f7ff fe32 	bl	800d7f8 <_Bfree>
 800db94:	4640      	mov	r0, r8
 800db96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800db9a:	3101      	adds	r1, #1
 800db9c:	005b      	lsls	r3, r3, #1
 800db9e:	e7c7      	b.n	800db30 <__lshift+0x1c>
 800dba0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800dba4:	3301      	adds	r3, #1
 800dba6:	e7cd      	b.n	800db44 <__lshift+0x30>
 800dba8:	4651      	mov	r1, sl
 800dbaa:	e7dc      	b.n	800db66 <__lshift+0x52>
 800dbac:	3904      	subs	r1, #4
 800dbae:	f853 2b04 	ldr.w	r2, [r3], #4
 800dbb2:	f841 2f04 	str.w	r2, [r1, #4]!
 800dbb6:	459c      	cmp	ip, r3
 800dbb8:	d8f9      	bhi.n	800dbae <__lshift+0x9a>
 800dbba:	e7e4      	b.n	800db86 <__lshift+0x72>

0800dbbc <__mcmp>:
 800dbbc:	6903      	ldr	r3, [r0, #16]
 800dbbe:	690a      	ldr	r2, [r1, #16]
 800dbc0:	1a9b      	subs	r3, r3, r2
 800dbc2:	b530      	push	{r4, r5, lr}
 800dbc4:	d10c      	bne.n	800dbe0 <__mcmp+0x24>
 800dbc6:	0092      	lsls	r2, r2, #2
 800dbc8:	3014      	adds	r0, #20
 800dbca:	3114      	adds	r1, #20
 800dbcc:	1884      	adds	r4, r0, r2
 800dbce:	4411      	add	r1, r2
 800dbd0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800dbd4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800dbd8:	4295      	cmp	r5, r2
 800dbda:	d003      	beq.n	800dbe4 <__mcmp+0x28>
 800dbdc:	d305      	bcc.n	800dbea <__mcmp+0x2e>
 800dbde:	2301      	movs	r3, #1
 800dbe0:	4618      	mov	r0, r3
 800dbe2:	bd30      	pop	{r4, r5, pc}
 800dbe4:	42a0      	cmp	r0, r4
 800dbe6:	d3f3      	bcc.n	800dbd0 <__mcmp+0x14>
 800dbe8:	e7fa      	b.n	800dbe0 <__mcmp+0x24>
 800dbea:	f04f 33ff 	mov.w	r3, #4294967295
 800dbee:	e7f7      	b.n	800dbe0 <__mcmp+0x24>

0800dbf0 <__mdiff>:
 800dbf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dbf4:	460d      	mov	r5, r1
 800dbf6:	4607      	mov	r7, r0
 800dbf8:	4611      	mov	r1, r2
 800dbfa:	4628      	mov	r0, r5
 800dbfc:	4614      	mov	r4, r2
 800dbfe:	f7ff ffdd 	bl	800dbbc <__mcmp>
 800dc02:	1e06      	subs	r6, r0, #0
 800dc04:	d108      	bne.n	800dc18 <__mdiff+0x28>
 800dc06:	4631      	mov	r1, r6
 800dc08:	4638      	mov	r0, r7
 800dc0a:	f7ff fdc1 	bl	800d790 <_Balloc>
 800dc0e:	2301      	movs	r3, #1
 800dc10:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800dc14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dc18:	bfa4      	itt	ge
 800dc1a:	4623      	movge	r3, r4
 800dc1c:	462c      	movge	r4, r5
 800dc1e:	4638      	mov	r0, r7
 800dc20:	6861      	ldr	r1, [r4, #4]
 800dc22:	bfa6      	itte	ge
 800dc24:	461d      	movge	r5, r3
 800dc26:	2600      	movge	r6, #0
 800dc28:	2601      	movlt	r6, #1
 800dc2a:	f7ff fdb1 	bl	800d790 <_Balloc>
 800dc2e:	692b      	ldr	r3, [r5, #16]
 800dc30:	60c6      	str	r6, [r0, #12]
 800dc32:	6926      	ldr	r6, [r4, #16]
 800dc34:	f105 0914 	add.w	r9, r5, #20
 800dc38:	f104 0214 	add.w	r2, r4, #20
 800dc3c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800dc40:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800dc44:	f100 0514 	add.w	r5, r0, #20
 800dc48:	f04f 0e00 	mov.w	lr, #0
 800dc4c:	f852 ab04 	ldr.w	sl, [r2], #4
 800dc50:	f859 4b04 	ldr.w	r4, [r9], #4
 800dc54:	fa1e f18a 	uxtah	r1, lr, sl
 800dc58:	b2a3      	uxth	r3, r4
 800dc5a:	1ac9      	subs	r1, r1, r3
 800dc5c:	0c23      	lsrs	r3, r4, #16
 800dc5e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800dc62:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800dc66:	b289      	uxth	r1, r1
 800dc68:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800dc6c:	45c8      	cmp	r8, r9
 800dc6e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800dc72:	4694      	mov	ip, r2
 800dc74:	f845 3b04 	str.w	r3, [r5], #4
 800dc78:	d8e8      	bhi.n	800dc4c <__mdiff+0x5c>
 800dc7a:	45bc      	cmp	ip, r7
 800dc7c:	d304      	bcc.n	800dc88 <__mdiff+0x98>
 800dc7e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800dc82:	b183      	cbz	r3, 800dca6 <__mdiff+0xb6>
 800dc84:	6106      	str	r6, [r0, #16]
 800dc86:	e7c5      	b.n	800dc14 <__mdiff+0x24>
 800dc88:	f85c 1b04 	ldr.w	r1, [ip], #4
 800dc8c:	fa1e f381 	uxtah	r3, lr, r1
 800dc90:	141a      	asrs	r2, r3, #16
 800dc92:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800dc96:	b29b      	uxth	r3, r3
 800dc98:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dc9c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800dca0:	f845 3b04 	str.w	r3, [r5], #4
 800dca4:	e7e9      	b.n	800dc7a <__mdiff+0x8a>
 800dca6:	3e01      	subs	r6, #1
 800dca8:	e7e9      	b.n	800dc7e <__mdiff+0x8e>

0800dcaa <__d2b>:
 800dcaa:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800dcae:	460e      	mov	r6, r1
 800dcb0:	2101      	movs	r1, #1
 800dcb2:	ec59 8b10 	vmov	r8, r9, d0
 800dcb6:	4615      	mov	r5, r2
 800dcb8:	f7ff fd6a 	bl	800d790 <_Balloc>
 800dcbc:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800dcc0:	4607      	mov	r7, r0
 800dcc2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800dcc6:	bb34      	cbnz	r4, 800dd16 <__d2b+0x6c>
 800dcc8:	9301      	str	r3, [sp, #4]
 800dcca:	f1b8 0300 	subs.w	r3, r8, #0
 800dcce:	d027      	beq.n	800dd20 <__d2b+0x76>
 800dcd0:	a802      	add	r0, sp, #8
 800dcd2:	f840 3d08 	str.w	r3, [r0, #-8]!
 800dcd6:	f7ff fe00 	bl	800d8da <__lo0bits>
 800dcda:	9900      	ldr	r1, [sp, #0]
 800dcdc:	b1f0      	cbz	r0, 800dd1c <__d2b+0x72>
 800dcde:	9a01      	ldr	r2, [sp, #4]
 800dce0:	f1c0 0320 	rsb	r3, r0, #32
 800dce4:	fa02 f303 	lsl.w	r3, r2, r3
 800dce8:	430b      	orrs	r3, r1
 800dcea:	40c2      	lsrs	r2, r0
 800dcec:	617b      	str	r3, [r7, #20]
 800dcee:	9201      	str	r2, [sp, #4]
 800dcf0:	9b01      	ldr	r3, [sp, #4]
 800dcf2:	61bb      	str	r3, [r7, #24]
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	bf14      	ite	ne
 800dcf8:	2102      	movne	r1, #2
 800dcfa:	2101      	moveq	r1, #1
 800dcfc:	6139      	str	r1, [r7, #16]
 800dcfe:	b1c4      	cbz	r4, 800dd32 <__d2b+0x88>
 800dd00:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800dd04:	4404      	add	r4, r0
 800dd06:	6034      	str	r4, [r6, #0]
 800dd08:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800dd0c:	6028      	str	r0, [r5, #0]
 800dd0e:	4638      	mov	r0, r7
 800dd10:	b003      	add	sp, #12
 800dd12:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dd16:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800dd1a:	e7d5      	b.n	800dcc8 <__d2b+0x1e>
 800dd1c:	6179      	str	r1, [r7, #20]
 800dd1e:	e7e7      	b.n	800dcf0 <__d2b+0x46>
 800dd20:	a801      	add	r0, sp, #4
 800dd22:	f7ff fdda 	bl	800d8da <__lo0bits>
 800dd26:	9b01      	ldr	r3, [sp, #4]
 800dd28:	617b      	str	r3, [r7, #20]
 800dd2a:	2101      	movs	r1, #1
 800dd2c:	6139      	str	r1, [r7, #16]
 800dd2e:	3020      	adds	r0, #32
 800dd30:	e7e5      	b.n	800dcfe <__d2b+0x54>
 800dd32:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800dd36:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800dd3a:	6030      	str	r0, [r6, #0]
 800dd3c:	6918      	ldr	r0, [r3, #16]
 800dd3e:	f7ff fdad 	bl	800d89c <__hi0bits>
 800dd42:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800dd46:	e7e1      	b.n	800dd0c <__d2b+0x62>

0800dd48 <_calloc_r>:
 800dd48:	b538      	push	{r3, r4, r5, lr}
 800dd4a:	fb02 f401 	mul.w	r4, r2, r1
 800dd4e:	4621      	mov	r1, r4
 800dd50:	f000 f856 	bl	800de00 <_malloc_r>
 800dd54:	4605      	mov	r5, r0
 800dd56:	b118      	cbz	r0, 800dd60 <_calloc_r+0x18>
 800dd58:	4622      	mov	r2, r4
 800dd5a:	2100      	movs	r1, #0
 800dd5c:	f7fd ff0d 	bl	800bb7a <memset>
 800dd60:	4628      	mov	r0, r5
 800dd62:	bd38      	pop	{r3, r4, r5, pc}

0800dd64 <_free_r>:
 800dd64:	b538      	push	{r3, r4, r5, lr}
 800dd66:	4605      	mov	r5, r0
 800dd68:	2900      	cmp	r1, #0
 800dd6a:	d045      	beq.n	800ddf8 <_free_r+0x94>
 800dd6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dd70:	1f0c      	subs	r4, r1, #4
 800dd72:	2b00      	cmp	r3, #0
 800dd74:	bfb8      	it	lt
 800dd76:	18e4      	addlt	r4, r4, r3
 800dd78:	f000 fc03 	bl	800e582 <__malloc_lock>
 800dd7c:	4a1f      	ldr	r2, [pc, #124]	; (800ddfc <_free_r+0x98>)
 800dd7e:	6813      	ldr	r3, [r2, #0]
 800dd80:	4610      	mov	r0, r2
 800dd82:	b933      	cbnz	r3, 800dd92 <_free_r+0x2e>
 800dd84:	6063      	str	r3, [r4, #4]
 800dd86:	6014      	str	r4, [r2, #0]
 800dd88:	4628      	mov	r0, r5
 800dd8a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dd8e:	f000 bbf9 	b.w	800e584 <__malloc_unlock>
 800dd92:	42a3      	cmp	r3, r4
 800dd94:	d90c      	bls.n	800ddb0 <_free_r+0x4c>
 800dd96:	6821      	ldr	r1, [r4, #0]
 800dd98:	1862      	adds	r2, r4, r1
 800dd9a:	4293      	cmp	r3, r2
 800dd9c:	bf04      	itt	eq
 800dd9e:	681a      	ldreq	r2, [r3, #0]
 800dda0:	685b      	ldreq	r3, [r3, #4]
 800dda2:	6063      	str	r3, [r4, #4]
 800dda4:	bf04      	itt	eq
 800dda6:	1852      	addeq	r2, r2, r1
 800dda8:	6022      	streq	r2, [r4, #0]
 800ddaa:	6004      	str	r4, [r0, #0]
 800ddac:	e7ec      	b.n	800dd88 <_free_r+0x24>
 800ddae:	4613      	mov	r3, r2
 800ddb0:	685a      	ldr	r2, [r3, #4]
 800ddb2:	b10a      	cbz	r2, 800ddb8 <_free_r+0x54>
 800ddb4:	42a2      	cmp	r2, r4
 800ddb6:	d9fa      	bls.n	800ddae <_free_r+0x4a>
 800ddb8:	6819      	ldr	r1, [r3, #0]
 800ddba:	1858      	adds	r0, r3, r1
 800ddbc:	42a0      	cmp	r0, r4
 800ddbe:	d10b      	bne.n	800ddd8 <_free_r+0x74>
 800ddc0:	6820      	ldr	r0, [r4, #0]
 800ddc2:	4401      	add	r1, r0
 800ddc4:	1858      	adds	r0, r3, r1
 800ddc6:	4282      	cmp	r2, r0
 800ddc8:	6019      	str	r1, [r3, #0]
 800ddca:	d1dd      	bne.n	800dd88 <_free_r+0x24>
 800ddcc:	6810      	ldr	r0, [r2, #0]
 800ddce:	6852      	ldr	r2, [r2, #4]
 800ddd0:	605a      	str	r2, [r3, #4]
 800ddd2:	4401      	add	r1, r0
 800ddd4:	6019      	str	r1, [r3, #0]
 800ddd6:	e7d7      	b.n	800dd88 <_free_r+0x24>
 800ddd8:	d902      	bls.n	800dde0 <_free_r+0x7c>
 800ddda:	230c      	movs	r3, #12
 800dddc:	602b      	str	r3, [r5, #0]
 800ddde:	e7d3      	b.n	800dd88 <_free_r+0x24>
 800dde0:	6820      	ldr	r0, [r4, #0]
 800dde2:	1821      	adds	r1, r4, r0
 800dde4:	428a      	cmp	r2, r1
 800dde6:	bf04      	itt	eq
 800dde8:	6811      	ldreq	r1, [r2, #0]
 800ddea:	6852      	ldreq	r2, [r2, #4]
 800ddec:	6062      	str	r2, [r4, #4]
 800ddee:	bf04      	itt	eq
 800ddf0:	1809      	addeq	r1, r1, r0
 800ddf2:	6021      	streq	r1, [r4, #0]
 800ddf4:	605c      	str	r4, [r3, #4]
 800ddf6:	e7c7      	b.n	800dd88 <_free_r+0x24>
 800ddf8:	bd38      	pop	{r3, r4, r5, pc}
 800ddfa:	bf00      	nop
 800ddfc:	200006cc 	.word	0x200006cc

0800de00 <_malloc_r>:
 800de00:	b570      	push	{r4, r5, r6, lr}
 800de02:	1ccd      	adds	r5, r1, #3
 800de04:	f025 0503 	bic.w	r5, r5, #3
 800de08:	3508      	adds	r5, #8
 800de0a:	2d0c      	cmp	r5, #12
 800de0c:	bf38      	it	cc
 800de0e:	250c      	movcc	r5, #12
 800de10:	2d00      	cmp	r5, #0
 800de12:	4606      	mov	r6, r0
 800de14:	db01      	blt.n	800de1a <_malloc_r+0x1a>
 800de16:	42a9      	cmp	r1, r5
 800de18:	d903      	bls.n	800de22 <_malloc_r+0x22>
 800de1a:	230c      	movs	r3, #12
 800de1c:	6033      	str	r3, [r6, #0]
 800de1e:	2000      	movs	r0, #0
 800de20:	bd70      	pop	{r4, r5, r6, pc}
 800de22:	f000 fbae 	bl	800e582 <__malloc_lock>
 800de26:	4a21      	ldr	r2, [pc, #132]	; (800deac <_malloc_r+0xac>)
 800de28:	6814      	ldr	r4, [r2, #0]
 800de2a:	4621      	mov	r1, r4
 800de2c:	b991      	cbnz	r1, 800de54 <_malloc_r+0x54>
 800de2e:	4c20      	ldr	r4, [pc, #128]	; (800deb0 <_malloc_r+0xb0>)
 800de30:	6823      	ldr	r3, [r4, #0]
 800de32:	b91b      	cbnz	r3, 800de3c <_malloc_r+0x3c>
 800de34:	4630      	mov	r0, r6
 800de36:	f000 facf 	bl	800e3d8 <_sbrk_r>
 800de3a:	6020      	str	r0, [r4, #0]
 800de3c:	4629      	mov	r1, r5
 800de3e:	4630      	mov	r0, r6
 800de40:	f000 faca 	bl	800e3d8 <_sbrk_r>
 800de44:	1c43      	adds	r3, r0, #1
 800de46:	d124      	bne.n	800de92 <_malloc_r+0x92>
 800de48:	230c      	movs	r3, #12
 800de4a:	6033      	str	r3, [r6, #0]
 800de4c:	4630      	mov	r0, r6
 800de4e:	f000 fb99 	bl	800e584 <__malloc_unlock>
 800de52:	e7e4      	b.n	800de1e <_malloc_r+0x1e>
 800de54:	680b      	ldr	r3, [r1, #0]
 800de56:	1b5b      	subs	r3, r3, r5
 800de58:	d418      	bmi.n	800de8c <_malloc_r+0x8c>
 800de5a:	2b0b      	cmp	r3, #11
 800de5c:	d90f      	bls.n	800de7e <_malloc_r+0x7e>
 800de5e:	600b      	str	r3, [r1, #0]
 800de60:	50cd      	str	r5, [r1, r3]
 800de62:	18cc      	adds	r4, r1, r3
 800de64:	4630      	mov	r0, r6
 800de66:	f000 fb8d 	bl	800e584 <__malloc_unlock>
 800de6a:	f104 000b 	add.w	r0, r4, #11
 800de6e:	1d23      	adds	r3, r4, #4
 800de70:	f020 0007 	bic.w	r0, r0, #7
 800de74:	1ac3      	subs	r3, r0, r3
 800de76:	d0d3      	beq.n	800de20 <_malloc_r+0x20>
 800de78:	425a      	negs	r2, r3
 800de7a:	50e2      	str	r2, [r4, r3]
 800de7c:	e7d0      	b.n	800de20 <_malloc_r+0x20>
 800de7e:	428c      	cmp	r4, r1
 800de80:	684b      	ldr	r3, [r1, #4]
 800de82:	bf16      	itet	ne
 800de84:	6063      	strne	r3, [r4, #4]
 800de86:	6013      	streq	r3, [r2, #0]
 800de88:	460c      	movne	r4, r1
 800de8a:	e7eb      	b.n	800de64 <_malloc_r+0x64>
 800de8c:	460c      	mov	r4, r1
 800de8e:	6849      	ldr	r1, [r1, #4]
 800de90:	e7cc      	b.n	800de2c <_malloc_r+0x2c>
 800de92:	1cc4      	adds	r4, r0, #3
 800de94:	f024 0403 	bic.w	r4, r4, #3
 800de98:	42a0      	cmp	r0, r4
 800de9a:	d005      	beq.n	800dea8 <_malloc_r+0xa8>
 800de9c:	1a21      	subs	r1, r4, r0
 800de9e:	4630      	mov	r0, r6
 800dea0:	f000 fa9a 	bl	800e3d8 <_sbrk_r>
 800dea4:	3001      	adds	r0, #1
 800dea6:	d0cf      	beq.n	800de48 <_malloc_r+0x48>
 800dea8:	6025      	str	r5, [r4, #0]
 800deaa:	e7db      	b.n	800de64 <_malloc_r+0x64>
 800deac:	200006cc 	.word	0x200006cc
 800deb0:	200006d0 	.word	0x200006d0

0800deb4 <__ssputs_r>:
 800deb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800deb8:	688e      	ldr	r6, [r1, #8]
 800deba:	429e      	cmp	r6, r3
 800debc:	4682      	mov	sl, r0
 800debe:	460c      	mov	r4, r1
 800dec0:	4690      	mov	r8, r2
 800dec2:	4699      	mov	r9, r3
 800dec4:	d837      	bhi.n	800df36 <__ssputs_r+0x82>
 800dec6:	898a      	ldrh	r2, [r1, #12]
 800dec8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800decc:	d031      	beq.n	800df32 <__ssputs_r+0x7e>
 800dece:	6825      	ldr	r5, [r4, #0]
 800ded0:	6909      	ldr	r1, [r1, #16]
 800ded2:	1a6f      	subs	r7, r5, r1
 800ded4:	6965      	ldr	r5, [r4, #20]
 800ded6:	2302      	movs	r3, #2
 800ded8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800dedc:	fb95 f5f3 	sdiv	r5, r5, r3
 800dee0:	f109 0301 	add.w	r3, r9, #1
 800dee4:	443b      	add	r3, r7
 800dee6:	429d      	cmp	r5, r3
 800dee8:	bf38      	it	cc
 800deea:	461d      	movcc	r5, r3
 800deec:	0553      	lsls	r3, r2, #21
 800deee:	d530      	bpl.n	800df52 <__ssputs_r+0x9e>
 800def0:	4629      	mov	r1, r5
 800def2:	f7ff ff85 	bl	800de00 <_malloc_r>
 800def6:	4606      	mov	r6, r0
 800def8:	b950      	cbnz	r0, 800df10 <__ssputs_r+0x5c>
 800defa:	230c      	movs	r3, #12
 800defc:	f8ca 3000 	str.w	r3, [sl]
 800df00:	89a3      	ldrh	r3, [r4, #12]
 800df02:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800df06:	81a3      	strh	r3, [r4, #12]
 800df08:	f04f 30ff 	mov.w	r0, #4294967295
 800df0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800df10:	463a      	mov	r2, r7
 800df12:	6921      	ldr	r1, [r4, #16]
 800df14:	f7fd fe26 	bl	800bb64 <memcpy>
 800df18:	89a3      	ldrh	r3, [r4, #12]
 800df1a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800df1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800df22:	81a3      	strh	r3, [r4, #12]
 800df24:	6126      	str	r6, [r4, #16]
 800df26:	6165      	str	r5, [r4, #20]
 800df28:	443e      	add	r6, r7
 800df2a:	1bed      	subs	r5, r5, r7
 800df2c:	6026      	str	r6, [r4, #0]
 800df2e:	60a5      	str	r5, [r4, #8]
 800df30:	464e      	mov	r6, r9
 800df32:	454e      	cmp	r6, r9
 800df34:	d900      	bls.n	800df38 <__ssputs_r+0x84>
 800df36:	464e      	mov	r6, r9
 800df38:	4632      	mov	r2, r6
 800df3a:	4641      	mov	r1, r8
 800df3c:	6820      	ldr	r0, [r4, #0]
 800df3e:	f000 fb07 	bl	800e550 <memmove>
 800df42:	68a3      	ldr	r3, [r4, #8]
 800df44:	1b9b      	subs	r3, r3, r6
 800df46:	60a3      	str	r3, [r4, #8]
 800df48:	6823      	ldr	r3, [r4, #0]
 800df4a:	441e      	add	r6, r3
 800df4c:	6026      	str	r6, [r4, #0]
 800df4e:	2000      	movs	r0, #0
 800df50:	e7dc      	b.n	800df0c <__ssputs_r+0x58>
 800df52:	462a      	mov	r2, r5
 800df54:	f000 fb17 	bl	800e586 <_realloc_r>
 800df58:	4606      	mov	r6, r0
 800df5a:	2800      	cmp	r0, #0
 800df5c:	d1e2      	bne.n	800df24 <__ssputs_r+0x70>
 800df5e:	6921      	ldr	r1, [r4, #16]
 800df60:	4650      	mov	r0, sl
 800df62:	f7ff feff 	bl	800dd64 <_free_r>
 800df66:	e7c8      	b.n	800defa <__ssputs_r+0x46>

0800df68 <_svfiprintf_r>:
 800df68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df6c:	461d      	mov	r5, r3
 800df6e:	898b      	ldrh	r3, [r1, #12]
 800df70:	061f      	lsls	r7, r3, #24
 800df72:	b09d      	sub	sp, #116	; 0x74
 800df74:	4680      	mov	r8, r0
 800df76:	460c      	mov	r4, r1
 800df78:	4616      	mov	r6, r2
 800df7a:	d50f      	bpl.n	800df9c <_svfiprintf_r+0x34>
 800df7c:	690b      	ldr	r3, [r1, #16]
 800df7e:	b96b      	cbnz	r3, 800df9c <_svfiprintf_r+0x34>
 800df80:	2140      	movs	r1, #64	; 0x40
 800df82:	f7ff ff3d 	bl	800de00 <_malloc_r>
 800df86:	6020      	str	r0, [r4, #0]
 800df88:	6120      	str	r0, [r4, #16]
 800df8a:	b928      	cbnz	r0, 800df98 <_svfiprintf_r+0x30>
 800df8c:	230c      	movs	r3, #12
 800df8e:	f8c8 3000 	str.w	r3, [r8]
 800df92:	f04f 30ff 	mov.w	r0, #4294967295
 800df96:	e0c8      	b.n	800e12a <_svfiprintf_r+0x1c2>
 800df98:	2340      	movs	r3, #64	; 0x40
 800df9a:	6163      	str	r3, [r4, #20]
 800df9c:	2300      	movs	r3, #0
 800df9e:	9309      	str	r3, [sp, #36]	; 0x24
 800dfa0:	2320      	movs	r3, #32
 800dfa2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800dfa6:	2330      	movs	r3, #48	; 0x30
 800dfa8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800dfac:	9503      	str	r5, [sp, #12]
 800dfae:	f04f 0b01 	mov.w	fp, #1
 800dfb2:	4637      	mov	r7, r6
 800dfb4:	463d      	mov	r5, r7
 800dfb6:	f815 3b01 	ldrb.w	r3, [r5], #1
 800dfba:	b10b      	cbz	r3, 800dfc0 <_svfiprintf_r+0x58>
 800dfbc:	2b25      	cmp	r3, #37	; 0x25
 800dfbe:	d13e      	bne.n	800e03e <_svfiprintf_r+0xd6>
 800dfc0:	ebb7 0a06 	subs.w	sl, r7, r6
 800dfc4:	d00b      	beq.n	800dfde <_svfiprintf_r+0x76>
 800dfc6:	4653      	mov	r3, sl
 800dfc8:	4632      	mov	r2, r6
 800dfca:	4621      	mov	r1, r4
 800dfcc:	4640      	mov	r0, r8
 800dfce:	f7ff ff71 	bl	800deb4 <__ssputs_r>
 800dfd2:	3001      	adds	r0, #1
 800dfd4:	f000 80a4 	beq.w	800e120 <_svfiprintf_r+0x1b8>
 800dfd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dfda:	4453      	add	r3, sl
 800dfdc:	9309      	str	r3, [sp, #36]	; 0x24
 800dfde:	783b      	ldrb	r3, [r7, #0]
 800dfe0:	2b00      	cmp	r3, #0
 800dfe2:	f000 809d 	beq.w	800e120 <_svfiprintf_r+0x1b8>
 800dfe6:	2300      	movs	r3, #0
 800dfe8:	f04f 32ff 	mov.w	r2, #4294967295
 800dfec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dff0:	9304      	str	r3, [sp, #16]
 800dff2:	9307      	str	r3, [sp, #28]
 800dff4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800dff8:	931a      	str	r3, [sp, #104]	; 0x68
 800dffa:	462f      	mov	r7, r5
 800dffc:	2205      	movs	r2, #5
 800dffe:	f817 1b01 	ldrb.w	r1, [r7], #1
 800e002:	4850      	ldr	r0, [pc, #320]	; (800e144 <_svfiprintf_r+0x1dc>)
 800e004:	f7f2 f8ec 	bl	80001e0 <memchr>
 800e008:	9b04      	ldr	r3, [sp, #16]
 800e00a:	b9d0      	cbnz	r0, 800e042 <_svfiprintf_r+0xda>
 800e00c:	06d9      	lsls	r1, r3, #27
 800e00e:	bf44      	itt	mi
 800e010:	2220      	movmi	r2, #32
 800e012:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e016:	071a      	lsls	r2, r3, #28
 800e018:	bf44      	itt	mi
 800e01a:	222b      	movmi	r2, #43	; 0x2b
 800e01c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e020:	782a      	ldrb	r2, [r5, #0]
 800e022:	2a2a      	cmp	r2, #42	; 0x2a
 800e024:	d015      	beq.n	800e052 <_svfiprintf_r+0xea>
 800e026:	9a07      	ldr	r2, [sp, #28]
 800e028:	462f      	mov	r7, r5
 800e02a:	2000      	movs	r0, #0
 800e02c:	250a      	movs	r5, #10
 800e02e:	4639      	mov	r1, r7
 800e030:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e034:	3b30      	subs	r3, #48	; 0x30
 800e036:	2b09      	cmp	r3, #9
 800e038:	d94d      	bls.n	800e0d6 <_svfiprintf_r+0x16e>
 800e03a:	b1b8      	cbz	r0, 800e06c <_svfiprintf_r+0x104>
 800e03c:	e00f      	b.n	800e05e <_svfiprintf_r+0xf6>
 800e03e:	462f      	mov	r7, r5
 800e040:	e7b8      	b.n	800dfb4 <_svfiprintf_r+0x4c>
 800e042:	4a40      	ldr	r2, [pc, #256]	; (800e144 <_svfiprintf_r+0x1dc>)
 800e044:	1a80      	subs	r0, r0, r2
 800e046:	fa0b f000 	lsl.w	r0, fp, r0
 800e04a:	4318      	orrs	r0, r3
 800e04c:	9004      	str	r0, [sp, #16]
 800e04e:	463d      	mov	r5, r7
 800e050:	e7d3      	b.n	800dffa <_svfiprintf_r+0x92>
 800e052:	9a03      	ldr	r2, [sp, #12]
 800e054:	1d11      	adds	r1, r2, #4
 800e056:	6812      	ldr	r2, [r2, #0]
 800e058:	9103      	str	r1, [sp, #12]
 800e05a:	2a00      	cmp	r2, #0
 800e05c:	db01      	blt.n	800e062 <_svfiprintf_r+0xfa>
 800e05e:	9207      	str	r2, [sp, #28]
 800e060:	e004      	b.n	800e06c <_svfiprintf_r+0x104>
 800e062:	4252      	negs	r2, r2
 800e064:	f043 0302 	orr.w	r3, r3, #2
 800e068:	9207      	str	r2, [sp, #28]
 800e06a:	9304      	str	r3, [sp, #16]
 800e06c:	783b      	ldrb	r3, [r7, #0]
 800e06e:	2b2e      	cmp	r3, #46	; 0x2e
 800e070:	d10c      	bne.n	800e08c <_svfiprintf_r+0x124>
 800e072:	787b      	ldrb	r3, [r7, #1]
 800e074:	2b2a      	cmp	r3, #42	; 0x2a
 800e076:	d133      	bne.n	800e0e0 <_svfiprintf_r+0x178>
 800e078:	9b03      	ldr	r3, [sp, #12]
 800e07a:	1d1a      	adds	r2, r3, #4
 800e07c:	681b      	ldr	r3, [r3, #0]
 800e07e:	9203      	str	r2, [sp, #12]
 800e080:	2b00      	cmp	r3, #0
 800e082:	bfb8      	it	lt
 800e084:	f04f 33ff 	movlt.w	r3, #4294967295
 800e088:	3702      	adds	r7, #2
 800e08a:	9305      	str	r3, [sp, #20]
 800e08c:	4d2e      	ldr	r5, [pc, #184]	; (800e148 <_svfiprintf_r+0x1e0>)
 800e08e:	7839      	ldrb	r1, [r7, #0]
 800e090:	2203      	movs	r2, #3
 800e092:	4628      	mov	r0, r5
 800e094:	f7f2 f8a4 	bl	80001e0 <memchr>
 800e098:	b138      	cbz	r0, 800e0aa <_svfiprintf_r+0x142>
 800e09a:	2340      	movs	r3, #64	; 0x40
 800e09c:	1b40      	subs	r0, r0, r5
 800e09e:	fa03 f000 	lsl.w	r0, r3, r0
 800e0a2:	9b04      	ldr	r3, [sp, #16]
 800e0a4:	4303      	orrs	r3, r0
 800e0a6:	3701      	adds	r7, #1
 800e0a8:	9304      	str	r3, [sp, #16]
 800e0aa:	7839      	ldrb	r1, [r7, #0]
 800e0ac:	4827      	ldr	r0, [pc, #156]	; (800e14c <_svfiprintf_r+0x1e4>)
 800e0ae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e0b2:	2206      	movs	r2, #6
 800e0b4:	1c7e      	adds	r6, r7, #1
 800e0b6:	f7f2 f893 	bl	80001e0 <memchr>
 800e0ba:	2800      	cmp	r0, #0
 800e0bc:	d038      	beq.n	800e130 <_svfiprintf_r+0x1c8>
 800e0be:	4b24      	ldr	r3, [pc, #144]	; (800e150 <_svfiprintf_r+0x1e8>)
 800e0c0:	bb13      	cbnz	r3, 800e108 <_svfiprintf_r+0x1a0>
 800e0c2:	9b03      	ldr	r3, [sp, #12]
 800e0c4:	3307      	adds	r3, #7
 800e0c6:	f023 0307 	bic.w	r3, r3, #7
 800e0ca:	3308      	adds	r3, #8
 800e0cc:	9303      	str	r3, [sp, #12]
 800e0ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e0d0:	444b      	add	r3, r9
 800e0d2:	9309      	str	r3, [sp, #36]	; 0x24
 800e0d4:	e76d      	b.n	800dfb2 <_svfiprintf_r+0x4a>
 800e0d6:	fb05 3202 	mla	r2, r5, r2, r3
 800e0da:	2001      	movs	r0, #1
 800e0dc:	460f      	mov	r7, r1
 800e0de:	e7a6      	b.n	800e02e <_svfiprintf_r+0xc6>
 800e0e0:	2300      	movs	r3, #0
 800e0e2:	3701      	adds	r7, #1
 800e0e4:	9305      	str	r3, [sp, #20]
 800e0e6:	4619      	mov	r1, r3
 800e0e8:	250a      	movs	r5, #10
 800e0ea:	4638      	mov	r0, r7
 800e0ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e0f0:	3a30      	subs	r2, #48	; 0x30
 800e0f2:	2a09      	cmp	r2, #9
 800e0f4:	d903      	bls.n	800e0fe <_svfiprintf_r+0x196>
 800e0f6:	2b00      	cmp	r3, #0
 800e0f8:	d0c8      	beq.n	800e08c <_svfiprintf_r+0x124>
 800e0fa:	9105      	str	r1, [sp, #20]
 800e0fc:	e7c6      	b.n	800e08c <_svfiprintf_r+0x124>
 800e0fe:	fb05 2101 	mla	r1, r5, r1, r2
 800e102:	2301      	movs	r3, #1
 800e104:	4607      	mov	r7, r0
 800e106:	e7f0      	b.n	800e0ea <_svfiprintf_r+0x182>
 800e108:	ab03      	add	r3, sp, #12
 800e10a:	9300      	str	r3, [sp, #0]
 800e10c:	4622      	mov	r2, r4
 800e10e:	4b11      	ldr	r3, [pc, #68]	; (800e154 <_svfiprintf_r+0x1ec>)
 800e110:	a904      	add	r1, sp, #16
 800e112:	4640      	mov	r0, r8
 800e114:	f7fd fdce 	bl	800bcb4 <_printf_float>
 800e118:	f1b0 3fff 	cmp.w	r0, #4294967295
 800e11c:	4681      	mov	r9, r0
 800e11e:	d1d6      	bne.n	800e0ce <_svfiprintf_r+0x166>
 800e120:	89a3      	ldrh	r3, [r4, #12]
 800e122:	065b      	lsls	r3, r3, #25
 800e124:	f53f af35 	bmi.w	800df92 <_svfiprintf_r+0x2a>
 800e128:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e12a:	b01d      	add	sp, #116	; 0x74
 800e12c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e130:	ab03      	add	r3, sp, #12
 800e132:	9300      	str	r3, [sp, #0]
 800e134:	4622      	mov	r2, r4
 800e136:	4b07      	ldr	r3, [pc, #28]	; (800e154 <_svfiprintf_r+0x1ec>)
 800e138:	a904      	add	r1, sp, #16
 800e13a:	4640      	mov	r0, r8
 800e13c:	f7fe f870 	bl	800c220 <_printf_i>
 800e140:	e7ea      	b.n	800e118 <_svfiprintf_r+0x1b0>
 800e142:	bf00      	nop
 800e144:	0800edc4 	.word	0x0800edc4
 800e148:	0800edca 	.word	0x0800edca
 800e14c:	0800edce 	.word	0x0800edce
 800e150:	0800bcb5 	.word	0x0800bcb5
 800e154:	0800deb5 	.word	0x0800deb5

0800e158 <__sfputc_r>:
 800e158:	6893      	ldr	r3, [r2, #8]
 800e15a:	3b01      	subs	r3, #1
 800e15c:	2b00      	cmp	r3, #0
 800e15e:	b410      	push	{r4}
 800e160:	6093      	str	r3, [r2, #8]
 800e162:	da08      	bge.n	800e176 <__sfputc_r+0x1e>
 800e164:	6994      	ldr	r4, [r2, #24]
 800e166:	42a3      	cmp	r3, r4
 800e168:	db01      	blt.n	800e16e <__sfputc_r+0x16>
 800e16a:	290a      	cmp	r1, #10
 800e16c:	d103      	bne.n	800e176 <__sfputc_r+0x1e>
 800e16e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e172:	f7fe ba13 	b.w	800c59c <__swbuf_r>
 800e176:	6813      	ldr	r3, [r2, #0]
 800e178:	1c58      	adds	r0, r3, #1
 800e17a:	6010      	str	r0, [r2, #0]
 800e17c:	7019      	strb	r1, [r3, #0]
 800e17e:	4608      	mov	r0, r1
 800e180:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e184:	4770      	bx	lr

0800e186 <__sfputs_r>:
 800e186:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e188:	4606      	mov	r6, r0
 800e18a:	460f      	mov	r7, r1
 800e18c:	4614      	mov	r4, r2
 800e18e:	18d5      	adds	r5, r2, r3
 800e190:	42ac      	cmp	r4, r5
 800e192:	d101      	bne.n	800e198 <__sfputs_r+0x12>
 800e194:	2000      	movs	r0, #0
 800e196:	e007      	b.n	800e1a8 <__sfputs_r+0x22>
 800e198:	463a      	mov	r2, r7
 800e19a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e19e:	4630      	mov	r0, r6
 800e1a0:	f7ff ffda 	bl	800e158 <__sfputc_r>
 800e1a4:	1c43      	adds	r3, r0, #1
 800e1a6:	d1f3      	bne.n	800e190 <__sfputs_r+0xa>
 800e1a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e1ac <_vfiprintf_r>:
 800e1ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1b0:	460c      	mov	r4, r1
 800e1b2:	b09d      	sub	sp, #116	; 0x74
 800e1b4:	4617      	mov	r7, r2
 800e1b6:	461d      	mov	r5, r3
 800e1b8:	4606      	mov	r6, r0
 800e1ba:	b118      	cbz	r0, 800e1c4 <_vfiprintf_r+0x18>
 800e1bc:	6983      	ldr	r3, [r0, #24]
 800e1be:	b90b      	cbnz	r3, 800e1c4 <_vfiprintf_r+0x18>
 800e1c0:	f7ff f9e2 	bl	800d588 <__sinit>
 800e1c4:	4b7c      	ldr	r3, [pc, #496]	; (800e3b8 <_vfiprintf_r+0x20c>)
 800e1c6:	429c      	cmp	r4, r3
 800e1c8:	d158      	bne.n	800e27c <_vfiprintf_r+0xd0>
 800e1ca:	6874      	ldr	r4, [r6, #4]
 800e1cc:	89a3      	ldrh	r3, [r4, #12]
 800e1ce:	0718      	lsls	r0, r3, #28
 800e1d0:	d55e      	bpl.n	800e290 <_vfiprintf_r+0xe4>
 800e1d2:	6923      	ldr	r3, [r4, #16]
 800e1d4:	2b00      	cmp	r3, #0
 800e1d6:	d05b      	beq.n	800e290 <_vfiprintf_r+0xe4>
 800e1d8:	2300      	movs	r3, #0
 800e1da:	9309      	str	r3, [sp, #36]	; 0x24
 800e1dc:	2320      	movs	r3, #32
 800e1de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e1e2:	2330      	movs	r3, #48	; 0x30
 800e1e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e1e8:	9503      	str	r5, [sp, #12]
 800e1ea:	f04f 0b01 	mov.w	fp, #1
 800e1ee:	46b8      	mov	r8, r7
 800e1f0:	4645      	mov	r5, r8
 800e1f2:	f815 3b01 	ldrb.w	r3, [r5], #1
 800e1f6:	b10b      	cbz	r3, 800e1fc <_vfiprintf_r+0x50>
 800e1f8:	2b25      	cmp	r3, #37	; 0x25
 800e1fa:	d154      	bne.n	800e2a6 <_vfiprintf_r+0xfa>
 800e1fc:	ebb8 0a07 	subs.w	sl, r8, r7
 800e200:	d00b      	beq.n	800e21a <_vfiprintf_r+0x6e>
 800e202:	4653      	mov	r3, sl
 800e204:	463a      	mov	r2, r7
 800e206:	4621      	mov	r1, r4
 800e208:	4630      	mov	r0, r6
 800e20a:	f7ff ffbc 	bl	800e186 <__sfputs_r>
 800e20e:	3001      	adds	r0, #1
 800e210:	f000 80c2 	beq.w	800e398 <_vfiprintf_r+0x1ec>
 800e214:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e216:	4453      	add	r3, sl
 800e218:	9309      	str	r3, [sp, #36]	; 0x24
 800e21a:	f898 3000 	ldrb.w	r3, [r8]
 800e21e:	2b00      	cmp	r3, #0
 800e220:	f000 80ba 	beq.w	800e398 <_vfiprintf_r+0x1ec>
 800e224:	2300      	movs	r3, #0
 800e226:	f04f 32ff 	mov.w	r2, #4294967295
 800e22a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e22e:	9304      	str	r3, [sp, #16]
 800e230:	9307      	str	r3, [sp, #28]
 800e232:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e236:	931a      	str	r3, [sp, #104]	; 0x68
 800e238:	46a8      	mov	r8, r5
 800e23a:	2205      	movs	r2, #5
 800e23c:	f818 1b01 	ldrb.w	r1, [r8], #1
 800e240:	485e      	ldr	r0, [pc, #376]	; (800e3bc <_vfiprintf_r+0x210>)
 800e242:	f7f1 ffcd 	bl	80001e0 <memchr>
 800e246:	9b04      	ldr	r3, [sp, #16]
 800e248:	bb78      	cbnz	r0, 800e2aa <_vfiprintf_r+0xfe>
 800e24a:	06d9      	lsls	r1, r3, #27
 800e24c:	bf44      	itt	mi
 800e24e:	2220      	movmi	r2, #32
 800e250:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e254:	071a      	lsls	r2, r3, #28
 800e256:	bf44      	itt	mi
 800e258:	222b      	movmi	r2, #43	; 0x2b
 800e25a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e25e:	782a      	ldrb	r2, [r5, #0]
 800e260:	2a2a      	cmp	r2, #42	; 0x2a
 800e262:	d02a      	beq.n	800e2ba <_vfiprintf_r+0x10e>
 800e264:	9a07      	ldr	r2, [sp, #28]
 800e266:	46a8      	mov	r8, r5
 800e268:	2000      	movs	r0, #0
 800e26a:	250a      	movs	r5, #10
 800e26c:	4641      	mov	r1, r8
 800e26e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e272:	3b30      	subs	r3, #48	; 0x30
 800e274:	2b09      	cmp	r3, #9
 800e276:	d969      	bls.n	800e34c <_vfiprintf_r+0x1a0>
 800e278:	b360      	cbz	r0, 800e2d4 <_vfiprintf_r+0x128>
 800e27a:	e024      	b.n	800e2c6 <_vfiprintf_r+0x11a>
 800e27c:	4b50      	ldr	r3, [pc, #320]	; (800e3c0 <_vfiprintf_r+0x214>)
 800e27e:	429c      	cmp	r4, r3
 800e280:	d101      	bne.n	800e286 <_vfiprintf_r+0xda>
 800e282:	68b4      	ldr	r4, [r6, #8]
 800e284:	e7a2      	b.n	800e1cc <_vfiprintf_r+0x20>
 800e286:	4b4f      	ldr	r3, [pc, #316]	; (800e3c4 <_vfiprintf_r+0x218>)
 800e288:	429c      	cmp	r4, r3
 800e28a:	bf08      	it	eq
 800e28c:	68f4      	ldreq	r4, [r6, #12]
 800e28e:	e79d      	b.n	800e1cc <_vfiprintf_r+0x20>
 800e290:	4621      	mov	r1, r4
 800e292:	4630      	mov	r0, r6
 800e294:	f7fe f9d4 	bl	800c640 <__swsetup_r>
 800e298:	2800      	cmp	r0, #0
 800e29a:	d09d      	beq.n	800e1d8 <_vfiprintf_r+0x2c>
 800e29c:	f04f 30ff 	mov.w	r0, #4294967295
 800e2a0:	b01d      	add	sp, #116	; 0x74
 800e2a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2a6:	46a8      	mov	r8, r5
 800e2a8:	e7a2      	b.n	800e1f0 <_vfiprintf_r+0x44>
 800e2aa:	4a44      	ldr	r2, [pc, #272]	; (800e3bc <_vfiprintf_r+0x210>)
 800e2ac:	1a80      	subs	r0, r0, r2
 800e2ae:	fa0b f000 	lsl.w	r0, fp, r0
 800e2b2:	4318      	orrs	r0, r3
 800e2b4:	9004      	str	r0, [sp, #16]
 800e2b6:	4645      	mov	r5, r8
 800e2b8:	e7be      	b.n	800e238 <_vfiprintf_r+0x8c>
 800e2ba:	9a03      	ldr	r2, [sp, #12]
 800e2bc:	1d11      	adds	r1, r2, #4
 800e2be:	6812      	ldr	r2, [r2, #0]
 800e2c0:	9103      	str	r1, [sp, #12]
 800e2c2:	2a00      	cmp	r2, #0
 800e2c4:	db01      	blt.n	800e2ca <_vfiprintf_r+0x11e>
 800e2c6:	9207      	str	r2, [sp, #28]
 800e2c8:	e004      	b.n	800e2d4 <_vfiprintf_r+0x128>
 800e2ca:	4252      	negs	r2, r2
 800e2cc:	f043 0302 	orr.w	r3, r3, #2
 800e2d0:	9207      	str	r2, [sp, #28]
 800e2d2:	9304      	str	r3, [sp, #16]
 800e2d4:	f898 3000 	ldrb.w	r3, [r8]
 800e2d8:	2b2e      	cmp	r3, #46	; 0x2e
 800e2da:	d10e      	bne.n	800e2fa <_vfiprintf_r+0x14e>
 800e2dc:	f898 3001 	ldrb.w	r3, [r8, #1]
 800e2e0:	2b2a      	cmp	r3, #42	; 0x2a
 800e2e2:	d138      	bne.n	800e356 <_vfiprintf_r+0x1aa>
 800e2e4:	9b03      	ldr	r3, [sp, #12]
 800e2e6:	1d1a      	adds	r2, r3, #4
 800e2e8:	681b      	ldr	r3, [r3, #0]
 800e2ea:	9203      	str	r2, [sp, #12]
 800e2ec:	2b00      	cmp	r3, #0
 800e2ee:	bfb8      	it	lt
 800e2f0:	f04f 33ff 	movlt.w	r3, #4294967295
 800e2f4:	f108 0802 	add.w	r8, r8, #2
 800e2f8:	9305      	str	r3, [sp, #20]
 800e2fa:	4d33      	ldr	r5, [pc, #204]	; (800e3c8 <_vfiprintf_r+0x21c>)
 800e2fc:	f898 1000 	ldrb.w	r1, [r8]
 800e300:	2203      	movs	r2, #3
 800e302:	4628      	mov	r0, r5
 800e304:	f7f1 ff6c 	bl	80001e0 <memchr>
 800e308:	b140      	cbz	r0, 800e31c <_vfiprintf_r+0x170>
 800e30a:	2340      	movs	r3, #64	; 0x40
 800e30c:	1b40      	subs	r0, r0, r5
 800e30e:	fa03 f000 	lsl.w	r0, r3, r0
 800e312:	9b04      	ldr	r3, [sp, #16]
 800e314:	4303      	orrs	r3, r0
 800e316:	f108 0801 	add.w	r8, r8, #1
 800e31a:	9304      	str	r3, [sp, #16]
 800e31c:	f898 1000 	ldrb.w	r1, [r8]
 800e320:	482a      	ldr	r0, [pc, #168]	; (800e3cc <_vfiprintf_r+0x220>)
 800e322:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e326:	2206      	movs	r2, #6
 800e328:	f108 0701 	add.w	r7, r8, #1
 800e32c:	f7f1 ff58 	bl	80001e0 <memchr>
 800e330:	2800      	cmp	r0, #0
 800e332:	d037      	beq.n	800e3a4 <_vfiprintf_r+0x1f8>
 800e334:	4b26      	ldr	r3, [pc, #152]	; (800e3d0 <_vfiprintf_r+0x224>)
 800e336:	bb1b      	cbnz	r3, 800e380 <_vfiprintf_r+0x1d4>
 800e338:	9b03      	ldr	r3, [sp, #12]
 800e33a:	3307      	adds	r3, #7
 800e33c:	f023 0307 	bic.w	r3, r3, #7
 800e340:	3308      	adds	r3, #8
 800e342:	9303      	str	r3, [sp, #12]
 800e344:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e346:	444b      	add	r3, r9
 800e348:	9309      	str	r3, [sp, #36]	; 0x24
 800e34a:	e750      	b.n	800e1ee <_vfiprintf_r+0x42>
 800e34c:	fb05 3202 	mla	r2, r5, r2, r3
 800e350:	2001      	movs	r0, #1
 800e352:	4688      	mov	r8, r1
 800e354:	e78a      	b.n	800e26c <_vfiprintf_r+0xc0>
 800e356:	2300      	movs	r3, #0
 800e358:	f108 0801 	add.w	r8, r8, #1
 800e35c:	9305      	str	r3, [sp, #20]
 800e35e:	4619      	mov	r1, r3
 800e360:	250a      	movs	r5, #10
 800e362:	4640      	mov	r0, r8
 800e364:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e368:	3a30      	subs	r2, #48	; 0x30
 800e36a:	2a09      	cmp	r2, #9
 800e36c:	d903      	bls.n	800e376 <_vfiprintf_r+0x1ca>
 800e36e:	2b00      	cmp	r3, #0
 800e370:	d0c3      	beq.n	800e2fa <_vfiprintf_r+0x14e>
 800e372:	9105      	str	r1, [sp, #20]
 800e374:	e7c1      	b.n	800e2fa <_vfiprintf_r+0x14e>
 800e376:	fb05 2101 	mla	r1, r5, r1, r2
 800e37a:	2301      	movs	r3, #1
 800e37c:	4680      	mov	r8, r0
 800e37e:	e7f0      	b.n	800e362 <_vfiprintf_r+0x1b6>
 800e380:	ab03      	add	r3, sp, #12
 800e382:	9300      	str	r3, [sp, #0]
 800e384:	4622      	mov	r2, r4
 800e386:	4b13      	ldr	r3, [pc, #76]	; (800e3d4 <_vfiprintf_r+0x228>)
 800e388:	a904      	add	r1, sp, #16
 800e38a:	4630      	mov	r0, r6
 800e38c:	f7fd fc92 	bl	800bcb4 <_printf_float>
 800e390:	f1b0 3fff 	cmp.w	r0, #4294967295
 800e394:	4681      	mov	r9, r0
 800e396:	d1d5      	bne.n	800e344 <_vfiprintf_r+0x198>
 800e398:	89a3      	ldrh	r3, [r4, #12]
 800e39a:	065b      	lsls	r3, r3, #25
 800e39c:	f53f af7e 	bmi.w	800e29c <_vfiprintf_r+0xf0>
 800e3a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e3a2:	e77d      	b.n	800e2a0 <_vfiprintf_r+0xf4>
 800e3a4:	ab03      	add	r3, sp, #12
 800e3a6:	9300      	str	r3, [sp, #0]
 800e3a8:	4622      	mov	r2, r4
 800e3aa:	4b0a      	ldr	r3, [pc, #40]	; (800e3d4 <_vfiprintf_r+0x228>)
 800e3ac:	a904      	add	r1, sp, #16
 800e3ae:	4630      	mov	r0, r6
 800e3b0:	f7fd ff36 	bl	800c220 <_printf_i>
 800e3b4:	e7ec      	b.n	800e390 <_vfiprintf_r+0x1e4>
 800e3b6:	bf00      	nop
 800e3b8:	0800ec88 	.word	0x0800ec88
 800e3bc:	0800edc4 	.word	0x0800edc4
 800e3c0:	0800eca8 	.word	0x0800eca8
 800e3c4:	0800ec68 	.word	0x0800ec68
 800e3c8:	0800edca 	.word	0x0800edca
 800e3cc:	0800edce 	.word	0x0800edce
 800e3d0:	0800bcb5 	.word	0x0800bcb5
 800e3d4:	0800e187 	.word	0x0800e187

0800e3d8 <_sbrk_r>:
 800e3d8:	b538      	push	{r3, r4, r5, lr}
 800e3da:	4c06      	ldr	r4, [pc, #24]	; (800e3f4 <_sbrk_r+0x1c>)
 800e3dc:	2300      	movs	r3, #0
 800e3de:	4605      	mov	r5, r0
 800e3e0:	4608      	mov	r0, r1
 800e3e2:	6023      	str	r3, [r4, #0]
 800e3e4:	f7f4 fd84 	bl	8002ef0 <_sbrk>
 800e3e8:	1c43      	adds	r3, r0, #1
 800e3ea:	d102      	bne.n	800e3f2 <_sbrk_r+0x1a>
 800e3ec:	6823      	ldr	r3, [r4, #0]
 800e3ee:	b103      	cbz	r3, 800e3f2 <_sbrk_r+0x1a>
 800e3f0:	602b      	str	r3, [r5, #0]
 800e3f2:	bd38      	pop	{r3, r4, r5, pc}
 800e3f4:	20006dfc 	.word	0x20006dfc

0800e3f8 <__sread>:
 800e3f8:	b510      	push	{r4, lr}
 800e3fa:	460c      	mov	r4, r1
 800e3fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e400:	f000 f8e8 	bl	800e5d4 <_read_r>
 800e404:	2800      	cmp	r0, #0
 800e406:	bfab      	itete	ge
 800e408:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800e40a:	89a3      	ldrhlt	r3, [r4, #12]
 800e40c:	181b      	addge	r3, r3, r0
 800e40e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800e412:	bfac      	ite	ge
 800e414:	6563      	strge	r3, [r4, #84]	; 0x54
 800e416:	81a3      	strhlt	r3, [r4, #12]
 800e418:	bd10      	pop	{r4, pc}

0800e41a <__swrite>:
 800e41a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e41e:	461f      	mov	r7, r3
 800e420:	898b      	ldrh	r3, [r1, #12]
 800e422:	05db      	lsls	r3, r3, #23
 800e424:	4605      	mov	r5, r0
 800e426:	460c      	mov	r4, r1
 800e428:	4616      	mov	r6, r2
 800e42a:	d505      	bpl.n	800e438 <__swrite+0x1e>
 800e42c:	2302      	movs	r3, #2
 800e42e:	2200      	movs	r2, #0
 800e430:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e434:	f000 f868 	bl	800e508 <_lseek_r>
 800e438:	89a3      	ldrh	r3, [r4, #12]
 800e43a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e43e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e442:	81a3      	strh	r3, [r4, #12]
 800e444:	4632      	mov	r2, r6
 800e446:	463b      	mov	r3, r7
 800e448:	4628      	mov	r0, r5
 800e44a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e44e:	f000 b817 	b.w	800e480 <_write_r>

0800e452 <__sseek>:
 800e452:	b510      	push	{r4, lr}
 800e454:	460c      	mov	r4, r1
 800e456:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e45a:	f000 f855 	bl	800e508 <_lseek_r>
 800e45e:	1c43      	adds	r3, r0, #1
 800e460:	89a3      	ldrh	r3, [r4, #12]
 800e462:	bf15      	itete	ne
 800e464:	6560      	strne	r0, [r4, #84]	; 0x54
 800e466:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800e46a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800e46e:	81a3      	strheq	r3, [r4, #12]
 800e470:	bf18      	it	ne
 800e472:	81a3      	strhne	r3, [r4, #12]
 800e474:	bd10      	pop	{r4, pc}

0800e476 <__sclose>:
 800e476:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e47a:	f000 b813 	b.w	800e4a4 <_close_r>
	...

0800e480 <_write_r>:
 800e480:	b538      	push	{r3, r4, r5, lr}
 800e482:	4c07      	ldr	r4, [pc, #28]	; (800e4a0 <_write_r+0x20>)
 800e484:	4605      	mov	r5, r0
 800e486:	4608      	mov	r0, r1
 800e488:	4611      	mov	r1, r2
 800e48a:	2200      	movs	r2, #0
 800e48c:	6022      	str	r2, [r4, #0]
 800e48e:	461a      	mov	r2, r3
 800e490:	f7f4 f95f 	bl	8002752 <_write>
 800e494:	1c43      	adds	r3, r0, #1
 800e496:	d102      	bne.n	800e49e <_write_r+0x1e>
 800e498:	6823      	ldr	r3, [r4, #0]
 800e49a:	b103      	cbz	r3, 800e49e <_write_r+0x1e>
 800e49c:	602b      	str	r3, [r5, #0]
 800e49e:	bd38      	pop	{r3, r4, r5, pc}
 800e4a0:	20006dfc 	.word	0x20006dfc

0800e4a4 <_close_r>:
 800e4a4:	b538      	push	{r3, r4, r5, lr}
 800e4a6:	4c06      	ldr	r4, [pc, #24]	; (800e4c0 <_close_r+0x1c>)
 800e4a8:	2300      	movs	r3, #0
 800e4aa:	4605      	mov	r5, r0
 800e4ac:	4608      	mov	r0, r1
 800e4ae:	6023      	str	r3, [r4, #0]
 800e4b0:	f7f4 fce9 	bl	8002e86 <_close>
 800e4b4:	1c43      	adds	r3, r0, #1
 800e4b6:	d102      	bne.n	800e4be <_close_r+0x1a>
 800e4b8:	6823      	ldr	r3, [r4, #0]
 800e4ba:	b103      	cbz	r3, 800e4be <_close_r+0x1a>
 800e4bc:	602b      	str	r3, [r5, #0]
 800e4be:	bd38      	pop	{r3, r4, r5, pc}
 800e4c0:	20006dfc 	.word	0x20006dfc

0800e4c4 <_fstat_r>:
 800e4c4:	b538      	push	{r3, r4, r5, lr}
 800e4c6:	4c07      	ldr	r4, [pc, #28]	; (800e4e4 <_fstat_r+0x20>)
 800e4c8:	2300      	movs	r3, #0
 800e4ca:	4605      	mov	r5, r0
 800e4cc:	4608      	mov	r0, r1
 800e4ce:	4611      	mov	r1, r2
 800e4d0:	6023      	str	r3, [r4, #0]
 800e4d2:	f7f4 fce4 	bl	8002e9e <_fstat>
 800e4d6:	1c43      	adds	r3, r0, #1
 800e4d8:	d102      	bne.n	800e4e0 <_fstat_r+0x1c>
 800e4da:	6823      	ldr	r3, [r4, #0]
 800e4dc:	b103      	cbz	r3, 800e4e0 <_fstat_r+0x1c>
 800e4de:	602b      	str	r3, [r5, #0]
 800e4e0:	bd38      	pop	{r3, r4, r5, pc}
 800e4e2:	bf00      	nop
 800e4e4:	20006dfc 	.word	0x20006dfc

0800e4e8 <_isatty_r>:
 800e4e8:	b538      	push	{r3, r4, r5, lr}
 800e4ea:	4c06      	ldr	r4, [pc, #24]	; (800e504 <_isatty_r+0x1c>)
 800e4ec:	2300      	movs	r3, #0
 800e4ee:	4605      	mov	r5, r0
 800e4f0:	4608      	mov	r0, r1
 800e4f2:	6023      	str	r3, [r4, #0]
 800e4f4:	f7f4 fce3 	bl	8002ebe <_isatty>
 800e4f8:	1c43      	adds	r3, r0, #1
 800e4fa:	d102      	bne.n	800e502 <_isatty_r+0x1a>
 800e4fc:	6823      	ldr	r3, [r4, #0]
 800e4fe:	b103      	cbz	r3, 800e502 <_isatty_r+0x1a>
 800e500:	602b      	str	r3, [r5, #0]
 800e502:	bd38      	pop	{r3, r4, r5, pc}
 800e504:	20006dfc 	.word	0x20006dfc

0800e508 <_lseek_r>:
 800e508:	b538      	push	{r3, r4, r5, lr}
 800e50a:	4c07      	ldr	r4, [pc, #28]	; (800e528 <_lseek_r+0x20>)
 800e50c:	4605      	mov	r5, r0
 800e50e:	4608      	mov	r0, r1
 800e510:	4611      	mov	r1, r2
 800e512:	2200      	movs	r2, #0
 800e514:	6022      	str	r2, [r4, #0]
 800e516:	461a      	mov	r2, r3
 800e518:	f7f4 fcdc 	bl	8002ed4 <_lseek>
 800e51c:	1c43      	adds	r3, r0, #1
 800e51e:	d102      	bne.n	800e526 <_lseek_r+0x1e>
 800e520:	6823      	ldr	r3, [r4, #0]
 800e522:	b103      	cbz	r3, 800e526 <_lseek_r+0x1e>
 800e524:	602b      	str	r3, [r5, #0]
 800e526:	bd38      	pop	{r3, r4, r5, pc}
 800e528:	20006dfc 	.word	0x20006dfc

0800e52c <__ascii_mbtowc>:
 800e52c:	b082      	sub	sp, #8
 800e52e:	b901      	cbnz	r1, 800e532 <__ascii_mbtowc+0x6>
 800e530:	a901      	add	r1, sp, #4
 800e532:	b142      	cbz	r2, 800e546 <__ascii_mbtowc+0x1a>
 800e534:	b14b      	cbz	r3, 800e54a <__ascii_mbtowc+0x1e>
 800e536:	7813      	ldrb	r3, [r2, #0]
 800e538:	600b      	str	r3, [r1, #0]
 800e53a:	7812      	ldrb	r2, [r2, #0]
 800e53c:	1c10      	adds	r0, r2, #0
 800e53e:	bf18      	it	ne
 800e540:	2001      	movne	r0, #1
 800e542:	b002      	add	sp, #8
 800e544:	4770      	bx	lr
 800e546:	4610      	mov	r0, r2
 800e548:	e7fb      	b.n	800e542 <__ascii_mbtowc+0x16>
 800e54a:	f06f 0001 	mvn.w	r0, #1
 800e54e:	e7f8      	b.n	800e542 <__ascii_mbtowc+0x16>

0800e550 <memmove>:
 800e550:	4288      	cmp	r0, r1
 800e552:	b510      	push	{r4, lr}
 800e554:	eb01 0302 	add.w	r3, r1, r2
 800e558:	d807      	bhi.n	800e56a <memmove+0x1a>
 800e55a:	1e42      	subs	r2, r0, #1
 800e55c:	4299      	cmp	r1, r3
 800e55e:	d00a      	beq.n	800e576 <memmove+0x26>
 800e560:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e564:	f802 4f01 	strb.w	r4, [r2, #1]!
 800e568:	e7f8      	b.n	800e55c <memmove+0xc>
 800e56a:	4283      	cmp	r3, r0
 800e56c:	d9f5      	bls.n	800e55a <memmove+0xa>
 800e56e:	1881      	adds	r1, r0, r2
 800e570:	1ad2      	subs	r2, r2, r3
 800e572:	42d3      	cmn	r3, r2
 800e574:	d100      	bne.n	800e578 <memmove+0x28>
 800e576:	bd10      	pop	{r4, pc}
 800e578:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e57c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800e580:	e7f7      	b.n	800e572 <memmove+0x22>

0800e582 <__malloc_lock>:
 800e582:	4770      	bx	lr

0800e584 <__malloc_unlock>:
 800e584:	4770      	bx	lr

0800e586 <_realloc_r>:
 800e586:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e588:	4607      	mov	r7, r0
 800e58a:	4614      	mov	r4, r2
 800e58c:	460e      	mov	r6, r1
 800e58e:	b921      	cbnz	r1, 800e59a <_realloc_r+0x14>
 800e590:	4611      	mov	r1, r2
 800e592:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800e596:	f7ff bc33 	b.w	800de00 <_malloc_r>
 800e59a:	b922      	cbnz	r2, 800e5a6 <_realloc_r+0x20>
 800e59c:	f7ff fbe2 	bl	800dd64 <_free_r>
 800e5a0:	4625      	mov	r5, r4
 800e5a2:	4628      	mov	r0, r5
 800e5a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e5a6:	f000 f834 	bl	800e612 <_malloc_usable_size_r>
 800e5aa:	42a0      	cmp	r0, r4
 800e5ac:	d20f      	bcs.n	800e5ce <_realloc_r+0x48>
 800e5ae:	4621      	mov	r1, r4
 800e5b0:	4638      	mov	r0, r7
 800e5b2:	f7ff fc25 	bl	800de00 <_malloc_r>
 800e5b6:	4605      	mov	r5, r0
 800e5b8:	2800      	cmp	r0, #0
 800e5ba:	d0f2      	beq.n	800e5a2 <_realloc_r+0x1c>
 800e5bc:	4631      	mov	r1, r6
 800e5be:	4622      	mov	r2, r4
 800e5c0:	f7fd fad0 	bl	800bb64 <memcpy>
 800e5c4:	4631      	mov	r1, r6
 800e5c6:	4638      	mov	r0, r7
 800e5c8:	f7ff fbcc 	bl	800dd64 <_free_r>
 800e5cc:	e7e9      	b.n	800e5a2 <_realloc_r+0x1c>
 800e5ce:	4635      	mov	r5, r6
 800e5d0:	e7e7      	b.n	800e5a2 <_realloc_r+0x1c>
	...

0800e5d4 <_read_r>:
 800e5d4:	b538      	push	{r3, r4, r5, lr}
 800e5d6:	4c07      	ldr	r4, [pc, #28]	; (800e5f4 <_read_r+0x20>)
 800e5d8:	4605      	mov	r5, r0
 800e5da:	4608      	mov	r0, r1
 800e5dc:	4611      	mov	r1, r2
 800e5de:	2200      	movs	r2, #0
 800e5e0:	6022      	str	r2, [r4, #0]
 800e5e2:	461a      	mov	r2, r3
 800e5e4:	f7f4 fc32 	bl	8002e4c <_read>
 800e5e8:	1c43      	adds	r3, r0, #1
 800e5ea:	d102      	bne.n	800e5f2 <_read_r+0x1e>
 800e5ec:	6823      	ldr	r3, [r4, #0]
 800e5ee:	b103      	cbz	r3, 800e5f2 <_read_r+0x1e>
 800e5f0:	602b      	str	r3, [r5, #0]
 800e5f2:	bd38      	pop	{r3, r4, r5, pc}
 800e5f4:	20006dfc 	.word	0x20006dfc

0800e5f8 <__ascii_wctomb>:
 800e5f8:	b149      	cbz	r1, 800e60e <__ascii_wctomb+0x16>
 800e5fa:	2aff      	cmp	r2, #255	; 0xff
 800e5fc:	bf85      	ittet	hi
 800e5fe:	238a      	movhi	r3, #138	; 0x8a
 800e600:	6003      	strhi	r3, [r0, #0]
 800e602:	700a      	strbls	r2, [r1, #0]
 800e604:	f04f 30ff 	movhi.w	r0, #4294967295
 800e608:	bf98      	it	ls
 800e60a:	2001      	movls	r0, #1
 800e60c:	4770      	bx	lr
 800e60e:	4608      	mov	r0, r1
 800e610:	4770      	bx	lr

0800e612 <_malloc_usable_size_r>:
 800e612:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e616:	1f18      	subs	r0, r3, #4
 800e618:	2b00      	cmp	r3, #0
 800e61a:	bfbc      	itt	lt
 800e61c:	580b      	ldrlt	r3, [r1, r0]
 800e61e:	18c0      	addlt	r0, r0, r3
 800e620:	4770      	bx	lr
	...

0800e624 <_init>:
 800e624:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e626:	bf00      	nop
 800e628:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e62a:	bc08      	pop	{r3}
 800e62c:	469e      	mov	lr, r3
 800e62e:	4770      	bx	lr

0800e630 <_fini>:
 800e630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e632:	bf00      	nop
 800e634:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e636:	bc08      	pop	{r3}
 800e638:	469e      	mov	lr, r3
 800e63a:	4770      	bx	lr
