#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1326-g98a87b49)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x7fdc43804920 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fdc438127e0 .scope module, "MisterSdram32MBController_testbench" "MisterSdram32MBController_testbench" 3 2;
 .timescale -9 -12;
v0x7fdc4253e200_0 .var "clk", 0 0;
v0x7fdc4253e2d0_0 .net "sdram_a", 11 0, v0x7fdc4253c720_0;  1 drivers
v0x7fdc4253e3a0_0 .net "sdram_ba", 1 0, v0x7fdc4253c7d0_0;  1 drivers
v0x7fdc4253e470_0 .net "sdram_cas", 0 0, v0x7fdc4253c880_0;  1 drivers
v0x7fdc4253e540_0 .net "sdram_clk", 0 0, v0x7fdc4253c920_0;  1 drivers
v0x7fdc4253e650_0 .net "sdram_cs1", 0 0, v0x7fdc4253c9c0_0;  1 drivers
v0x7fdc4253e720_0 .net "sdram_dq", 15 0, L_0x7fdc4253e990;  1 drivers
v0x7fdc4253e7f0_0 .net "sdram_ras", 0 0, v0x7fdc4253cc80_0;  1 drivers
v0x7fdc4253e880_0 .net "sdram_we", 0 0, v0x7fdc4253cd20_0;  1 drivers
S_0x7fdc43812950 .scope module, "SdramTester00_0" "SdramTester00" 3 13, 4 1 0, S_0x7fdc438127e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INOUT 16 "sdram_dq";
    .port_info 2 /OUTPUT 12 "sdram_a";
    .port_info 3 /OUTPUT 1 "sdram_we";
    .port_info 4 /OUTPUT 1 "sdram_cas";
    .port_info 5 /OUTPUT 1 "sdram_ras";
    .port_info 6 /OUTPUT 1 "sdram_cs1";
    .port_info 7 /OUTPUT 2 "sdram_ba";
    .port_info 8 /OUTPUT 1 "sdram_clk";
v0x7fdc4253d4b0_0 .net "clk", 0 0, v0x7fdc4253e200_0;  1 drivers
v0x7fdc4253d570_0 .var "counter", 32 0;
v0x7fdc4253d600_0 .net "readport_ack", 0 0, v0x7fdc4253c2c0_0;  1 drivers
v0x7fdc4253d690_0 .var "readport_addr", 31 0;
v0x7fdc4253d720_0 .net "readport_data", 15 0, v0x7fdc4253c410_0;  1 drivers
v0x7fdc4253d7f0_0 .var "readport_rd", 0 0;
v0x7fdc4253d8a0_0 .net "sdram_a", 11 0, v0x7fdc4253c720_0;  alias, 1 drivers
v0x7fdc4253d950_0 .net "sdram_ba", 1 0, v0x7fdc4253c7d0_0;  alias, 1 drivers
v0x7fdc4253da00_0 .net "sdram_cas", 0 0, v0x7fdc4253c880_0;  alias, 1 drivers
v0x7fdc4253db30_0 .net "sdram_clk", 0 0, v0x7fdc4253c920_0;  alias, 1 drivers
v0x7fdc4253dbc0_0 .net "sdram_cs1", 0 0, v0x7fdc4253c9c0_0;  alias, 1 drivers
v0x7fdc4253dc50_0 .net "sdram_dq", 15 0, L_0x7fdc4253e990;  alias, 1 drivers
v0x7fdc4253dd00_0 .net "sdram_ras", 0 0, v0x7fdc4253cc80_0;  alias, 1 drivers
v0x7fdc4253ddb0_0 .net "sdram_we", 0 0, v0x7fdc4253cd20_0;  alias, 1 drivers
v0x7fdc4253de60_0 .net "writeport_ack", 0 0, v0x7fdc4253cf20_0;  1 drivers
v0x7fdc4253df10_0 .var "writeport_addr", 31 0;
v0x7fdc4253dfc0_0 .var "writeport_data", 15 0;
v0x7fdc4253e170_0 .var "writeport_wr", 0 0;
S_0x7fdc43812bf0 .scope module, "MisterSdram32MBController_0" "MisterSdram32MBController" 4 25, 5 1 0, S_0x7fdc43812950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INOUT 16 "sdram_dq";
    .port_info 2 /OUTPUT 12 "sdram_a";
    .port_info 3 /OUTPUT 1 "sdram_we";
    .port_info 4 /OUTPUT 1 "sdram_cas";
    .port_info 5 /OUTPUT 1 "sdram_ras";
    .port_info 6 /OUTPUT 1 "sdram_cs1";
    .port_info 7 /OUTPUT 2 "sdram_ba";
    .port_info 8 /OUTPUT 1 "sdram_clk";
    .port_info 9 /INPUT 1 "writeport_wr";
    .port_info 10 /INPUT 32 "writeport_addr";
    .port_info 11 /INPUT 16 "writeport_data";
    .port_info 12 /OUTPUT 1 "writeport_ack";
    .port_info 13 /INPUT 1 "readport_rd";
    .port_info 14 /INPUT 32 "readport_addr";
    .port_info 15 /OUTPUT 16 "readport_data";
    .port_info 16 /OUTPUT 1 "readport_ack";
P_0x7fdc43812db0 .param/l "NOP_SLOTS" 0 5 2, +C4<00000000000000000000000000000101>;
P_0x7fdc43812df0 .param/l "REFRESH_AT" 0 5 3, +C4<00000000000000000000000100101100>;
o0x7fdc42742008 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fdc438131a0_0 name=_ivl_0
v0x7fdc4253bfe0_0 .net "clk", 0 0, v0x7fdc4253e200_0;  alias, 1 drivers
v0x7fdc4253c090_0 .var "latched_addr", 31 0;
v0x7fdc4253c140_0 .var "latched_data", 15 0;
v0x7fdc4253c1d0_0 .var "read_state", 3 0;
v0x7fdc4253c2c0_0 .var "readport_ack", 0 0;
v0x7fdc4253c360_0 .net "readport_addr", 31 0, v0x7fdc4253d690_0;  1 drivers
v0x7fdc4253c410_0 .var "readport_data", 15 0;
v0x7fdc4253c4c0_0 .net "readport_rd", 0 0, v0x7fdc4253d7f0_0;  1 drivers
v0x7fdc4253c5d0_0 .var "refresh_counter", 31 0;
v0x7fdc4253c670_0 .var "refresh_state", 3 0;
v0x7fdc4253c720_0 .var "sdram_a", 11 0;
v0x7fdc4253c7d0_0 .var "sdram_ba", 1 0;
v0x7fdc4253c880_0 .var "sdram_cas", 0 0;
v0x7fdc4253c920_0 .var "sdram_clk", 0 0;
v0x7fdc4253c9c0_0 .var "sdram_cs1", 0 0;
v0x7fdc4253ca60_0 .net "sdram_dq", 15 0, L_0x7fdc4253e990;  alias, 1 drivers
v0x7fdc4253cbf0_0 .var "sdram_dq_reg", 15 0;
v0x7fdc4253cc80_0 .var "sdram_ras", 0 0;
v0x7fdc4253cd20_0 .var "sdram_we", 0 0;
v0x7fdc4253cdc0_0 .var "setup_state", 3 0;
v0x7fdc4253ce70_0 .var "write_state", 3 0;
v0x7fdc4253cf20_0 .var "writeport_ack", 0 0;
v0x7fdc4253cfc0_0 .net "writeport_addr", 31 0, v0x7fdc4253df10_0;  1 drivers
v0x7fdc4253d070_0 .net "writeport_data", 15 0, v0x7fdc4253dfc0_0;  1 drivers
v0x7fdc4253d120_0 .net "writeport_wr", 0 0, v0x7fdc4253e170_0;  1 drivers
v0x7fdc4253d1c0_0 .var "writing", 0 0;
v0x7fdc4253d260_0 .var "wt_cnt", 31 0;
E_0x7fdc43813160 .event posedge, v0x7fdc4253bfe0_0;
L_0x7fdc4253e990 .functor MUXZ 16, o0x7fdc42742008, v0x7fdc4253cbf0_0, v0x7fdc4253d1c0_0, C4<>;
    .scope S_0x7fdc43812bf0;
T_0 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x7fdc4253c720_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdc4253cd20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdc4253c880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdc4253cc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdc4253c9c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdc4253c7d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdc4253c920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdc4253cf20_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fdc4253c410_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdc4253c2c0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fdc4253cdc0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fdc4253c670_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fdc4253ce70_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fdc4253c1d0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdc4253c5d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdc4253d260_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdc4253c090_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fdc4253c140_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fdc4253cbf0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdc4253d1c0_0, 0, 1;
    %end;
    .thread T_0, $init;
    .scope S_0x7fdc43812bf0;
T_1 ;
    %wait E_0x7fdc43813160;
    %load/vec4 v0x7fdc4253c920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fdc4253cdc0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x7fdc4253cdc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253cd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253c880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253cc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc4253d1c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fdc4253cdc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fdc4253d260_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x7fdc4253cdc0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253cd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253c880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253cc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc4253d1c0_0, 0;
    %load/vec4 v0x7fdc4253d260_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fdc4253cdc0_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x7fdc4253d260_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fdc4253d260_0, 0;
T_1.9 ;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x7fdc4253cdc0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc4253cd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253c880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc4253cc80_0, 0;
    %pushi/vec4 1024, 0, 12;
    %assign/vec4 v0x7fdc4253c720_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fdc4253cdc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fdc4253d260_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x7fdc4253cdc0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253cd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253c880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253cc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc4253d1c0_0, 0;
    %load/vec4 v0x7fdc4253d260_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7fdc4253cdc0_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %load/vec4 v0x7fdc4253d260_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fdc4253d260_0, 0;
T_1.15 ;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v0x7fdc4253cdc0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_1.16, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253cd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc4253c880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc4253cc80_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fdc4253cdc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fdc4253d260_0, 0;
    %jmp T_1.17;
T_1.16 ;
    %load/vec4 v0x7fdc4253cdc0_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_1.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253cd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253c880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253cc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc4253d1c0_0, 0;
    %load/vec4 v0x7fdc4253d260_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_1.20, 4;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fdc4253cdc0_0, 0;
    %jmp T_1.21;
T_1.20 ;
    %load/vec4 v0x7fdc4253d260_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fdc4253d260_0, 0;
T_1.21 ;
    %jmp T_1.19;
T_1.18 ;
    %load/vec4 v0x7fdc4253cdc0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_1.22, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253cd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc4253c880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc4253cc80_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7fdc4253cdc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fdc4253d260_0, 0;
    %jmp T_1.23;
T_1.22 ;
    %load/vec4 v0x7fdc4253cdc0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_1.24, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253cd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253c880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253cc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc4253d1c0_0, 0;
    %load/vec4 v0x7fdc4253d260_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_1.26, 4;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7fdc4253cdc0_0, 0;
    %jmp T_1.27;
T_1.26 ;
    %load/vec4 v0x7fdc4253d260_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fdc4253d260_0, 0;
T_1.27 ;
    %jmp T_1.25;
T_1.24 ;
    %load/vec4 v0x7fdc4253cdc0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_1.28, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc4253cd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc4253c880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc4253cc80_0, 0;
    %pushi/vec4 560, 0, 12;
    %assign/vec4 v0x7fdc4253c720_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fdc4253c7d0_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7fdc4253cdc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fdc4253d260_0, 0;
    %jmp T_1.29;
T_1.28 ;
    %load/vec4 v0x7fdc4253cdc0_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_1.30, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253cd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253c880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253cc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc4253d1c0_0, 0;
    %load/vec4 v0x7fdc4253d260_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_1.32, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fdc4253cdc0_0, 0;
    %jmp T_1.33;
T_1.32 ;
    %load/vec4 v0x7fdc4253d260_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fdc4253d260_0, 0;
T_1.33 ;
T_1.30 ;
T_1.29 ;
T_1.25 ;
T_1.23 ;
T_1.19 ;
T_1.17 ;
T_1.13 ;
T_1.11 ;
T_1.7 ;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fdc4253c670_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.34, 4;
    %load/vec4 v0x7fdc4253c670_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.36, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253cd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc4253c880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc4253cc80_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fdc4253c670_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fdc4253d260_0, 0;
    %jmp T_1.37;
T_1.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253cd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253c880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253cc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc4253d1c0_0, 0;
    %load/vec4 v0x7fdc4253d260_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_1.38, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fdc4253c670_0, 0;
    %jmp T_1.39;
T_1.38 ;
    %load/vec4 v0x7fdc4253d260_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fdc4253d260_0, 0;
T_1.39 ;
T_1.37 ;
    %jmp T_1.35;
T_1.34 ;
    %load/vec4 v0x7fdc4253ce70_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.40, 4;
    %load/vec4 v0x7fdc4253ce70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.42, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253cd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253c880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc4253cc80_0, 0;
    %load/vec4 v0x7fdc4253c090_0;
    %parti/s 2, 23, 6;
    %assign/vec4 v0x7fdc4253c7d0_0, 0;
    %load/vec4 v0x7fdc4253c090_0;
    %parti/s 10, 13, 5;
    %pad/u 12;
    %assign/vec4 v0x7fdc4253c720_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fdc4253ce70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fdc4253d260_0, 0;
    %jmp T_1.43;
T_1.42 ;
    %load/vec4 v0x7fdc4253ce70_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_1.44, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253cd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253c880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253cc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc4253d1c0_0, 0;
    %load/vec4 v0x7fdc4253d260_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_1.46, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fdc4253ce70_0, 0;
    %jmp T_1.47;
T_1.46 ;
    %load/vec4 v0x7fdc4253d260_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fdc4253d260_0, 0;
T_1.47 ;
    %jmp T_1.45;
T_1.44 ;
    %load/vec4 v0x7fdc4253ce70_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_1.48, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc4253cd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc4253c880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253cc80_0, 0;
    %load/vec4 v0x7fdc4253c090_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %assign/vec4 v0x7fdc4253c720_0, 0;
    %load/vec4 v0x7fdc4253c140_0;
    %assign/vec4 v0x7fdc4253cbf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253d1c0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fdc4253ce70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fdc4253d260_0, 0;
    %jmp T_1.49;
T_1.48 ;
    %load/vec4 v0x7fdc4253ce70_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_1.50, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253cd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253c880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253cc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc4253d1c0_0, 0;
    %load/vec4 v0x7fdc4253d260_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_1.52, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7fdc4253ce70_0, 0;
    %jmp T_1.53;
T_1.52 ;
    %load/vec4 v0x7fdc4253d260_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fdc4253d260_0, 0;
T_1.53 ;
    %jmp T_1.51;
T_1.50 ;
    %load/vec4 v0x7fdc4253ce70_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_1.54, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc4253cd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253c880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc4253cc80_0, 0;
    %pushi/vec4 1024, 0, 12;
    %assign/vec4 v0x7fdc4253c720_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fdc4253ce70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fdc4253d260_0, 0;
    %jmp T_1.55;
T_1.54 ;
    %load/vec4 v0x7fdc4253ce70_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_1.56, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253cd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253c880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253cc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc4253d1c0_0, 0;
    %load/vec4 v0x7fdc4253d260_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_1.58, 4;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fdc4253ce70_0, 0;
    %jmp T_1.59;
T_1.58 ;
    %load/vec4 v0x7fdc4253d260_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fdc4253d260_0, 0;
T_1.59 ;
    %jmp T_1.57;
T_1.56 ;
    %load/vec4 v0x7fdc4253ce70_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_1.60, 4;
    %load/vec4 v0x7fdc4253d120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.62, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc4253cf20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fdc4253ce70_0, 0;
    %jmp T_1.63;
T_1.62 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253cf20_0, 0;
T_1.63 ;
T_1.60 ;
T_1.57 ;
T_1.55 ;
T_1.51 ;
T_1.49 ;
T_1.45 ;
T_1.43 ;
    %jmp T_1.41;
T_1.40 ;
    %load/vec4 v0x7fdc4253c1d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.64, 4;
    %load/vec4 v0x7fdc4253c1d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.66, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253cd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253c880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc4253cc80_0, 0;
    %load/vec4 v0x7fdc4253c090_0;
    %parti/s 2, 23, 6;
    %assign/vec4 v0x7fdc4253c7d0_0, 0;
    %load/vec4 v0x7fdc4253c090_0;
    %parti/s 10, 13, 5;
    %pad/u 12;
    %assign/vec4 v0x7fdc4253c720_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fdc4253c1d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fdc4253d260_0, 0;
    %jmp T_1.67;
T_1.66 ;
    %load/vec4 v0x7fdc4253c1d0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_1.68, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253cd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253c880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253cc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc4253d1c0_0, 0;
    %load/vec4 v0x7fdc4253d260_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_1.70, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fdc4253c1d0_0, 0;
    %jmp T_1.71;
T_1.70 ;
    %load/vec4 v0x7fdc4253d260_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fdc4253d260_0, 0;
T_1.71 ;
    %jmp T_1.69;
T_1.68 ;
    %load/vec4 v0x7fdc4253c1d0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_1.72, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253cd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc4253c880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253cc80_0, 0;
    %load/vec4 v0x7fdc4253c090_0;
    %parti/s 2, 23, 6;
    %assign/vec4 v0x7fdc4253c7d0_0, 0;
    %pushi/vec4 1024, 0, 12;
    %load/vec4 v0x7fdc4253c090_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %add;
    %assign/vec4 v0x7fdc4253c720_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fdc4253c1d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fdc4253d260_0, 0;
    %jmp T_1.73;
T_1.72 ;
    %load/vec4 v0x7fdc4253c1d0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_1.74, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253cd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253c880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253cc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc4253d1c0_0, 0;
    %load/vec4 v0x7fdc4253d260_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_1.76, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7fdc4253c1d0_0, 0;
    %jmp T_1.77;
T_1.76 ;
    %load/vec4 v0x7fdc4253d260_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fdc4253d260_0, 0;
T_1.77 ;
    %load/vec4 v0x7fdc4253d260_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_1.78, 4;
    %load/vec4 v0x7fdc4253ca60_0;
    %assign/vec4 v0x7fdc4253c410_0, 0;
T_1.78 ;
    %jmp T_1.75;
T_1.74 ;
    %load/vec4 v0x7fdc4253ce70_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_1.80, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc4253cd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253c880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc4253cc80_0, 0;
    %pushi/vec4 1024, 0, 12;
    %assign/vec4 v0x7fdc4253c720_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fdc4253c1d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fdc4253d260_0, 0;
    %jmp T_1.81;
T_1.80 ;
    %load/vec4 v0x7fdc4253c1d0_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_1.82, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253cd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253c880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253cc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc4253d1c0_0, 0;
    %load/vec4 v0x7fdc4253d260_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_1.84, 4;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fdc4253c1d0_0, 0;
    %jmp T_1.85;
T_1.84 ;
    %load/vec4 v0x7fdc4253d260_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fdc4253d260_0, 0;
T_1.85 ;
    %jmp T_1.83;
T_1.82 ;
    %load/vec4 v0x7fdc4253c1d0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_1.86, 4;
    %load/vec4 v0x7fdc4253c4c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.88, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc4253c2c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fdc4253c1d0_0, 0;
    %jmp T_1.89;
T_1.88 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc4253c2c0_0, 0;
T_1.89 ;
T_1.86 ;
T_1.83 ;
T_1.81 ;
T_1.75 ;
T_1.73 ;
T_1.69 ;
T_1.67 ;
    %jmp T_1.65;
T_1.64 ;
    %load/vec4 v0x7fdc4253c5d0_0;
    %cmpi/u 300, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.90, 5;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fdc4253c670_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fdc4253c5d0_0, 0;
    %jmp T_1.91;
T_1.90 ;
    %load/vec4 v0x7fdc4253d120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.92, 8;
    %load/vec4 v0x7fdc4253cfc0_0;
    %assign/vec4 v0x7fdc4253c090_0, 0;
    %load/vec4 v0x7fdc4253d070_0;
    %assign/vec4 v0x7fdc4253c140_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fdc4253ce70_0, 0;
    %jmp T_1.93;
T_1.92 ;
    %load/vec4 v0x7fdc4253c4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.94, 8;
    %load/vec4 v0x7fdc4253cfc0_0;
    %assign/vec4 v0x7fdc4253c090_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fdc4253c1d0_0, 0;
    %jmp T_1.95;
T_1.94 ;
    %load/vec4 v0x7fdc4253c5d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fdc4253c5d0_0, 0;
T_1.95 ;
T_1.93 ;
T_1.91 ;
T_1.65 ;
T_1.41 ;
T_1.35 ;
T_1.3 ;
T_1.0 ;
    %load/vec4 v0x7fdc4253c920_0;
    %inv;
    %assign/vec4 v0x7fdc4253c920_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fdc43812950;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdc4253e170_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdc4253df10_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fdc4253dfc0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdc4253d7f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdc4253d690_0, 0, 32;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x7fdc4253d570_0, 0, 33;
    %end;
    .thread T_2, $init;
    .scope S_0x7fdc438127e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdc4253e200_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x7fdc438127e0;
T_4 ;
    %vpi_call/w 3 26 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 27 "$dumpvars", 32'sb00000000000000000000000000000101 {0 0 0};
    %delay 10000000, 0;
    %vpi_call/w 3 29 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7fdc438127e0;
T_5 ;
    %delay 1000, 0;
    %load/vec4 v0x7fdc4253e200_0;
    %inv;
    %store/vec4 v0x7fdc4253e200_0, 0, 1;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "../src/verilog/testbench.sv";
    "../src/verilog/sdram_tester_00.v";
    "../src/verilog/MisterSdram32MBController.v";
