#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Sep  6 11:08:50 2025
# Process ID: 28120
# Current directory: E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.runs/synth_1
# Command line: vivado.exe -log hx_oled_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hx_oled_top.tcl
# Log file: E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.runs/synth_1/hx_oled_top.vds
# Journal file: E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source hx_oled_top.tcl -notrace
Command: synth_design -top hx_oled_top -part xc7a75tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Device 21-403] Loading part xc7a75tfgg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2932
WARNING: [Synth 8-6901] identifier 'cur_st' is used before its declaration [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/sources_1/imports/rtl/oled_clear.v:34]
WARNING: [Synth 8-6901] identifier 'cur_st' is used before its declaration [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/sources_1/imports/rtl/oled_clear.v:35]
WARNING: [Synth 8-6901] identifier 'cur_st' is used before its declaration [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/sources_1/imports/rtl/oled_write_data.v:37]
WARNING: [Synth 8-6901] identifier 'cur_st' is used before its declaration [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/sources_1/imports/rtl/oled_write_data.v:38]
WARNING: [Synth 8-6901] identifier 'count' is used before its declaration [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/sources_1/imports/rtl/spi_master.v:20]
WARNING: [Synth 8-6901] identifier 'cur_st' is used before its declaration [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/sources_1/imports/rtl/spi_master.v:20]
WARNING: [Synth 8-6901] identifier 'nxt_st' is used before its declaration [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/sources_1/imports/rtl/spi_master.v:20]
WARNING: [Synth 8-6901] identifier 'reg_data' is used before its declaration [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/sources_1/imports/rtl/spi_master.v:20]
WARNING: [Synth 8-6901] identifier 'delay_count' is used before its declaration [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/sources_1/imports/rtl/spi_master.v:20]
WARNING: [Synth 8-6901] identifier 'reset_n' is used before its declaration [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/sources_1/imports/rtl/oled_top.v:19]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1152.961 ; gain = 7.688
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hx_oled_top' [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/sources_1/imports/rtl/oled_top.v:3]
	Parameter X bound to: 48'b000000000110001100010100000010000001010001100011 
	Parameter I bound to: 48'b000000000000000001000001011111110100000100000000 
	Parameter L bound to: 48'b000000000111111101000000010000000100000001000000 
	Parameter N bound to: 48'b000000000111111100000100000010000001000001111111 
	Parameter X2 bound to: 48'b000000000000010100000010000000100000010100000000 
INFO: [Synth 8-6157] synthesizing module 'spi_master' [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/sources_1/imports/rtl/spi_master.v:1]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter CS_L bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter FINISH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spi_master' (1#1) [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/sources_1/imports/rtl/spi_master.v:1]
WARNING: [Synth 8-7071] port 'mosi' of module 'spi_master' is unconnected for instance 'spi_master' [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/sources_1/imports/rtl/oled_top.v:48]
WARNING: [Synth 8-7023] instance 'spi_master' of module 'spi_master' has 12 connections declared, but only 11 given [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/sources_1/imports/rtl/oled_top.v:48]
INFO: [Synth 8-6157] synthesizing module 'oled_init' [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/sources_1/imports/rtl/oled.v:23]
INFO: [Synth 8-6155] done synthesizing module 'oled_init' (2#1) [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/sources_1/imports/rtl/oled.v:23]
INFO: [Synth 8-6157] synthesizing module 'oled_write_data' [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/sources_1/imports/rtl/oled_write_data.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/sources_1/imports/rtl/oled_write_data.v:79]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/sources_1/imports/rtl/oled_write_data.v:96]
INFO: [Synth 8-6155] done synthesizing module 'oled_write_data' (3#1) [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/sources_1/imports/rtl/oled_write_data.v:23]
INFO: [Synth 8-6157] synthesizing module 'oled_clear' [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/sources_1/imports/rtl/oled_clear.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/sources_1/imports/rtl/oled_clear.v:76]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/sources_1/imports/rtl/oled_clear.v:93]
INFO: [Synth 8-6155] done synthesizing module 'oled_clear' (4#1) [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/sources_1/imports/rtl/oled_clear.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hx_oled_top' (5#1) [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/sources_1/imports/rtl/oled_top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1209.387 ; gain = 64.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1209.387 ; gain = 64.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1209.387 ; gain = 64.113
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1209.387 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc]
WARNING: [Vivado 12-584] No ports matched 'key[1]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'key[2]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'key[3]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'key[4]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sys_rst_n'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'beep'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_miso_DAT0'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_mosi_CMD'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_clk'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_cs_DAT3'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_DAT1'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sd_DAT2'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_RXD'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_TXD'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vn_in'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_led[0]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_led[1]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_led[2]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_led[3]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_led[4]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_led[5]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_led[6]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_led[7]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_sel[0]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_sel[1]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_sel[2]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_sel[3]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_sel[4]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_sel[5]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_sel[6]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_sel[7]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_VSYNC'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_HSYNC'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_D[0]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:69]
CRITICAL WARNING: [Common 17-161] Invalid option value '//VGA' specified for 'objects'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'VGA_D[1]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:70]
CRITICAL WARNING: [Common 17-161] Invalid option value '//VGA' specified for 'objects'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'VGA_D[2]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:71]
CRITICAL WARNING: [Common 17-161] Invalid option value '//VGA' specified for 'objects'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'VGA_HSYNC'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_VSYNC'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_D[2]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_D[1]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_D[0]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p[2]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p[1]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p[0]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_clk_p'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hpdin'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hpdin'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[1]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[2]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[2]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[1]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[0]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_clk_n_A'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_clk_n_A'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p_A[0]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p_A[1]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p_A[2]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p_A[2]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p_A[1]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_p_A[0]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_clk_p_A'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_clk_p_A'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hpdin'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hpdin'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[1]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[2]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[2]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[1]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_data_n_A[0]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_clk_n_A'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tmds_clk_n_A'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_pclk'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:127]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports cam_pclk]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:127]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-507] No nets matched 'cam_pclk_IBUF'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_pclk'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_rst_n'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_pwdn'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_data[0]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_data[1]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_data[2]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_data[3]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_data[4]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_data[5]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_data[6]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_data[7]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_vsync'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_href'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_scl'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_sda'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rst_n'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rxc'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rx_ctl'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rxd[0]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rxd[1]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'eth_rxd[2]'. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:151]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:151]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:151]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/constrs_1/imports/SUMMER_COURSE/hx7a75_hdmi.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hx_oled_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hx_oled_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1331.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1331.918 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1331.918 ; gain = 186.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a75tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1331.918 ; gain = 186.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1331.918 ; gain = 186.645
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cur_st_reg' in module 'spi_master'
INFO: [Synth 8-802] inferred FSM for state register 'cur_st_reg' in module 'oled_init'
INFO: [Synth 8-802] inferred FSM for state register 'cur_st_reg' in module 'oled_write_data'
INFO: [Synth 8-802] inferred FSM for state register 'cur_st_reg' in module 'oled_clear'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                            00000
                    CS_L |                             0010 |                            00001
                    DATA |                             0100 |                            00010
                  FINISH |                             1000 |                            00011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_st_reg' using encoding 'one-hot' in module 'spi_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                     000000000001 |                           000000
                 iSTATE0 |                     000000000010 |                           000001
                 iSTATE9 |                     000000000100 |                           000010
                 iSTATE7 |                     000000001000 |                           000011
                 iSTATE8 |                     000000010000 |                           000100
                 iSTATE6 |                     000000100000 |                           000101
                 iSTATE5 |                     000001000000 |                           000110
                 iSTATE3 |                     000010000000 |                           000111
                 iSTATE4 |                     000100000000 |                           001000
                 iSTATE2 |                     001000000000 |                           001001
                  iSTATE |                     010000000000 |                           001010
                iSTATE10 |                     100000000000 |                           001011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_st_reg' using encoding 'one-hot' in module 'oled_init'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |                             0000
                 iSTATE4 |                          0001000 |                             0001
                 iSTATE0 |                          1000000 |                             0010
                 iSTATE1 |                          0100000 |                             0011
                 iSTATE2 |                          0010000 |                             0100
                 iSTATE3 |                          0000100 |                             0101
                 iSTATE5 |                          0000010 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_st_reg' using encoding 'one-hot' in module 'oled_write_data'
WARNING: [Synth 8-327] inferring latch for variable 'spi_send_reg' [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/sources_1/imports/rtl/oled_write_data.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'spi_data_reg' [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/sources_1/imports/rtl/oled_write_data.v:76]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                             0000
                 iSTATE4 |                              011 |                             0001
                 iSTATE0 |                              110 |                             0010
                 iSTATE1 |                              101 |                             0011
                 iSTATE2 |                              100 |                             0100
                 iSTATE3 |                              010 |                             0101
                 iSTATE5 |                              001 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_st_reg' using encoding 'sequential' in module 'oled_clear'
WARNING: [Synth 8-327] inferring latch for variable 'spi_send_reg' [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/sources_1/imports/rtl/oled_clear.v:74]
WARNING: [Synth 8-327] inferring latch for variable 'spi_data_reg' [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/sources_1/imports/rtl/oled_clear.v:73]
WARNING: [Synth 8-327] inferring latch for variable 'spi_send_reg' [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/sources_1/imports/rtl/oled_top.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'write_start_reg' [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/sources_1/imports/rtl/oled_top.v:99]
WARNING: [Synth 8-327] inferring latch for variable 'write_data_reg' [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/sources_1/imports/rtl/oled_top.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'set_pos_x_reg' [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/sources_1/imports/rtl/oled_top.v:102]
WARNING: [Synth 8-327] inferring latch for variable 'set_pos_y_reg' [E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.srcs/sources_1/imports/rtl/oled_top.v:103]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1331.918 ; gain = 186.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input   48 Bit        Muxes := 2     
	   8 Input   39 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	  12 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 8     
	  12 Input    8 Bit        Muxes := 1     
	   7 Input    8 Bit        Muxes := 2     
	   3 Input    8 Bit        Muxes := 3     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   8 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	  10 Input    6 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 22    
	   4 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 5     
	   7 Input    1 Bit        Muxes := 9     
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 180 (col length:80)
BRAMs: 210 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1331.918 ; gain = 186.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1331.918 ; gain = 186.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1331.918 ; gain = 186.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1337.883 ; gain = 192.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1337.883 ; gain = 192.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1337.883 ; gain = 192.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1337.883 ; gain = 192.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1337.883 ; gain = 192.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1337.883 ; gain = 192.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1337.883 ; gain = 192.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    16|
|3     |LUT1   |     3|
|4     |LUT2   |    31|
|5     |LUT3   |    32|
|6     |LUT4   |    42|
|7     |LUT5   |    27|
|8     |LUT6   |    78|
|9     |FDCE   |    86|
|10    |FDPE   |     2|
|11    |FDRE   |    81|
|12    |FDSE   |     8|
|13    |LD     |     1|
|14    |LDC    |    18|
|15    |IBUF   |     1|
|16    |OBUF   |     5|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1337.883 ; gain = 192.609
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1337.883 ; gain = 70.078
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1337.883 ; gain = 192.609
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1347.746 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1348.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  LD => LDCE: 1 instance 
  LDC => LDCE: 18 instances

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 122 Warnings, 104 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1348.703 ; gain = 203.430
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'E:/Mycode/Code_for_FPGA/Code_for_FPGA/SUMMER_COURSE/final_work/rtl/OLED/prj/7a75_OLED/7a75_OLED.runs/synth_1/hx_oled_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hx_oled_top_utilization_synth.rpt -pb hx_oled_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Sep  6 11:09:09 2025...
