

================================================================
== Vivado HLS Report for 'StreamingDataWidthCo_1'
================================================================
* Date:           Sat Apr 25 13:04:15 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        cnvW1A1-pynqZ1-Z2
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 5.723 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         4|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    178|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      2|     215|      1|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    170|    -|
|Register         |        0|      -|     466|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     681|    381|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +--------------------------+----------------------+---------+-------+-----+----+-----+
    |BlackBoxJam_mul_3jbC_U87  |BlackBoxJam_mul_3jbC  |        0|      2|  215|   1|    0|
    +--------------------------+----------------------+---------+-------+-----+----+-----+
    |Total                     |                      |        0|      2|  215|   1|    0|
    +--------------------------+----------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |o_fu_135_p2                        |     +    |      0|  0|  39|           1|          32|
    |t_fu_129_p2                        |     +    |      0|  0|  39|          32|           1|
    |ap_block_state10_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter2   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op34_read_state9      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln268_fu_124_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln271_fu_147_p2               |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln282_fu_141_p2               |   icmp   |      0|  0|  18|          32|           2|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |select_ln282_fu_153_p3             |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 178|         138|          77|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  44|          9|    1|          9|
    |ap_done                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                |   9|          2|    1|          2|
    |ap_phi_mux_o_0_i_phi_fu_91_p4          |   9|          2|   32|         64|
    |ap_phi_mux_p_Val2_s_phi_fu_113_p4      |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter3_p_Val2_s_reg_110  |   9|          2|   64|        128|
    |in_V_V_blk_n                           |   9|          2|    1|          2|
    |numReps_blk_n                          |   9|          2|    1|          2|
    |numReps_out_blk_n                      |   9|          2|    1|          2|
    |o_0_i_reg_87                           |   9|          2|   32|         64|
    |out_V_V_blk_n                          |   9|          2|    1|          2|
    |p_025_0_i_reg_75                       |   9|          2|   32|         64|
    |real_start                             |   9|          2|    1|          2|
    |t_0_i_reg_99                           |   9|          2|   32|         64|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 170|         37|  265|        537|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   8|   0|    8|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_Val2_s_reg_110  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_p_Val2_s_reg_110  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_p_Val2_s_reg_110  |  64|   0|   64|          0|
    |icmp_ln268_reg_189                     |   1|   0|    1|          0|
    |icmp_ln271_reg_208                     |   1|   0|    1|          0|
    |icmp_ln271_reg_208_pp0_iter2_reg       |   1|   0|    1|          0|
    |icmp_ln282_reg_203                     |   1|   0|    1|          0|
    |numReps_read_reg_179                   |  32|   0|   32|          0|
    |o_0_i_reg_87                           |  32|   0|   32|          0|
    |o_reg_198                              |  32|   0|   32|          0|
    |p_025_0_i_reg_75                       |  32|   0|   32|          0|
    |start_once_reg                         |   1|   0|    1|          0|
    |t_0_i_reg_99                           |  32|   0|   32|          0|
    |totalIters_reg_184                     |  32|   0|   32|          0|
    |icmp_ln268_reg_189                     |  64|  32|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 466|  32|  403|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------+-----+-----+------------+------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|ap_start            |  in |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|start_full_n        |  in |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|ap_done             | out |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|ap_idle             | out |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|ap_ready            | out |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|start_out           | out |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|start_write         | out |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|in_V_V_dout         |  in |   64|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_empty_n      |  in |    1|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_read         | out |    1|   ap_fifo  |         in_V_V         |    pointer   |
|out_V_V_din         | out |   32|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_full_n      |  in |    1|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_write       | out |    1|   ap_fifo  |         out_V_V        |    pointer   |
|numReps_dout        |  in |   32|   ap_fifo  |         numReps        |    pointer   |
|numReps_empty_n     |  in |    1|   ap_fifo  |         numReps        |    pointer   |
|numReps_read        | out |    1|   ap_fifo  |         numReps        |    pointer   |
|numReps_out_din     | out |   32|   ap_fifo  |       numReps_out      |    pointer   |
|numReps_out_full_n  |  in |    1|   ap_fifo  |       numReps_out      |    pointer   |
|numReps_out_write   | out |    1|   ap_fifo  |       numReps_out      |    pointer   |
+--------------------+-----+-----+------------+------------------------+--------------+

