<stg><name>finn_feeder_chiplet_Pipeline_VITIS_LOOP_36_2</name>


<trans_list>

<trans id="348" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="15" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %p = alloca i32 1

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:1 %ext_mem_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ext_mem

]]></Node>
<StgValue><ssdm name="ext_mem_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %conv3_i_i_i42_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv3_i_i_i42

]]></Node>
<StgValue><ssdm name="conv3_i_i_i42_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:3 %zext_ln27_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %zext_ln27

]]></Node>
<StgValue><ssdm name="zext_ln27_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="34" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %conv3_i_i_i42_cast = zext i32 %conv3_i_i_i42_read

]]></Node>
<StgValue><ssdm name="conv3_i_i_i42_cast"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="31" op_0_bw="30">
<![CDATA[
newFuncRoot:5 %zext_ln27_cast = zext i30 %zext_ln27_read

]]></Node>
<StgValue><ssdm name="zext_ln27_cast"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
newFuncRoot:6 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %out_stream_V_data_V, i1 0, i1 0, i1 0, i1 0, i1 0, i1 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_stream_V_data_V, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_8, i32 0, i32 0, void @empty_9, i32 64, i32 0, void @empty, void @empty_0, void @empty_9, i32 16, i32 16, i32 16, i32 16, void @empty_9, void @empty_9, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:9 %store_ln28 = store i15 0, i15 %p

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %VITIS_LOOP_42_3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
VITIS_LOOP_42_3:0 %p_1 = load i15 %p

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
VITIS_LOOP_42_3:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="31" op_0_bw="15">
<![CDATA[
VITIS_LOOP_42_3:2 %sext_ln36 = sext i15 %p_1

]]></Node>
<StgValue><ssdm name="sext_ln36"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_42_3:3 %icmp_ln36 = icmp_ugt  i31 %zext_ln27_cast, i31 %sext_ln36

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_42_3:4 %p_2 = add i15 %p_1, i15 1

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_42_3:5 %br_ln36 = br i1 %icmp_ln36, void %for.inc18.loopexit.exitStub, void %VITIS_LOOP_42_3.split

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="34" op_0_bw="15">
<![CDATA[
VITIS_LOOP_42_3.split:2 %sext_ln38 = sext i15 %p_1

]]></Node>
<StgValue><ssdm name="sext_ln38"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
VITIS_LOOP_42_3.split:3 %add_ln38 = add i34 %conv3_i_i_i42_cast, i34 %sext_ln38

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="36" op_0_bw="36" op_1_bw="34" op_2_bw="2">
<![CDATA[
VITIS_LOOP_42_3.split:4 %shl_ln = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i34.i2, i34 %add_ln38, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="36">
<![CDATA[
VITIS_LOOP_42_3.split:5 %sext_ln38_1 = sext i36 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln38_1"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_42_3.split:6 %add_ln38_1 = add i64 %sext_ln38_1, i64 %ext_mem_read

]]></Node>
<StgValue><ssdm name="add_ln38_1"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:7 %trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln38_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_42_3.split:8 %sext_ln38_2 = sext i62 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln38_2"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_42_3.split:9 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln38_2

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_42_3.split:20 %store_ln28 = store i15 %p_2, i15 %p

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="106" st_id="2" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="107" st_id="3" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="108" st_id="4" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="109" st_id="5" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="110" st_id="6" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="111" st_id="7" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="112" st_id="8" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="113" st_id="9" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="114" st_id="10" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="115" st_id="11" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="116" st_id="12" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="117" st_id="13" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="118" st_id="14" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="119" st_id="15" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="120" st_id="16" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="121" st_id="17" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="122" st_id="18" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="123" st_id="19" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="124" st_id="20" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="125" st_id="21" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="126" st_id="22" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="127" st_id="23" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="128" st_id="24" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="129" st_id="25" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="130" st_id="26" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="131" st_id="27" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="132" st_id="28" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="133" st_id="29" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="134" st_id="30" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="135" st_id="31" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="136" st_id="32" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="137" st_id="33" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="138" st_id="34" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="139" st_id="35" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="140" st_id="36" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="141" st_id="37" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="142" st_id="38" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="143" st_id="39" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="144" st_id="40" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="145" st_id="41" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="146" st_id="42" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="147" st_id="43" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="148" st_id="44" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="149" st_id="45" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="150" st_id="46" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="151" st_id="47" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="152" st_id="48" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="153" st_id="49" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="154" st_id="50" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="155" st_id="51" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="156" st_id="52" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="157" st_id="53" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="158" st_id="54" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="159" st_id="55" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="160" st_id="56" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="161" st_id="57" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="162" st_id="58" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="163" st_id="59" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="164" st_id="60" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="165" st_id="61" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="166" st_id="62" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="167" st_id="63" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="168" st_id="64" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="169" st_id="65" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="170" st_id="66" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="171" st_id="67" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="172" st_id="68" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="173" st_id="69" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="174" st_id="70" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="175" st_id="71" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="176" st_id="72" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:10 %word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="word_req"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="177" st_id="73" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_42_3.split:11 %word = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="word"/></StgValue>
</operation>

<operation id="178" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:12 %pixel_data = trunc i32 %word

]]></Node>
<StgValue><ssdm name="pixel_data"/></StgValue>
</operation>

<operation id="179" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:14 %pixel_data_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %word, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="pixel_data_1"/></StgValue>
</operation>

<operation id="180" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:16 %pixel_data_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %word, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="pixel_data_2"/></StgValue>
</operation>

<operation id="181" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_42_3.split:18 %pixel_data_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %word, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="pixel_data_3"/></StgValue>
</operation>

<operation id="189" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0">
<![CDATA[
for.inc18.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="182" st_id="74" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_42_3.split:13 %write_ln44 = write void @_ssdm_op_Write.axis.volatile.i8P0A, i8 %out_stream_V_data_V, i8 %pixel_data

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="183" st_id="75" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
VITIS_LOOP_42_3.split:15 %write_ln44 = write void @_ssdm_op_Write.axis.volatile.i8P0A, i8 %out_stream_V_data_V, i8 %pixel_data_1

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="184" st_id="76" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
VITIS_LOOP_42_3.split:17 %write_ln44 = write void @_ssdm_op_Write.axis.volatile.i8P0A, i8 %out_stream_V_data_V, i8 %pixel_data_2

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="185" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_42_3.split:0 %specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln37"/></StgValue>
</operation>

<operation id="186" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_42_3.split:1 %specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln36"/></StgValue>
</operation>

<operation id="187" st_id="77" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
VITIS_LOOP_42_3.split:19 %write_ln44 = write void @_ssdm_op_Write.axis.volatile.i8P0A, i8 %out_stream_V_data_V, i8 %pixel_data_3

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>

<operation id="188" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_42_3.split:21 %br_ln36 = br void %VITIS_LOOP_42_3

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="349" name="gmem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="350" name="zext_ln27" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln27"/></StgValue>
</port>
<port id="351" name="conv3_i_i_i42" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="conv3_i_i_i42"/></StgValue>
</port>
<port id="352" name="ext_mem" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="ext_mem"/></StgValue>
</port>
<port id="353" name="out_stream_V_data_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_stream_V_data_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="355" from="StgValue_354" to="p" fromId="354" toId="80">
</dataflow>
<dataflow id="357" from="_ssdm_op_Read.ap_auto.i64" to="ext_mem_read" fromId="356" toId="81">
</dataflow>
<dataflow id="358" from="ext_mem" to="ext_mem_read" fromId="352" toId="81">
</dataflow>
<dataflow id="360" from="_ssdm_op_Read.ap_auto.i32" to="conv3_i_i_i42_read" fromId="359" toId="82">
</dataflow>
<dataflow id="361" from="conv3_i_i_i42" to="conv3_i_i_i42_read" fromId="351" toId="82">
</dataflow>
<dataflow id="363" from="_ssdm_op_Read.ap_auto.i30" to="zext_ln27_read" fromId="362" toId="83">
</dataflow>
<dataflow id="364" from="zext_ln27" to="zext_ln27_read" fromId="350" toId="83">
</dataflow>
<dataflow id="365" from="conv3_i_i_i42_read" to="conv3_i_i_i42_cast" fromId="82" toId="84">
</dataflow>
<dataflow id="366" from="zext_ln27_read" to="zext_ln27_cast" fromId="83" toId="85">
</dataflow>
<dataflow id="368" from="_ssdm_op_SpecAXISSideChannel" to="specaxissidechannel_ln0" fromId="367" toId="86">
</dataflow>
<dataflow id="369" from="out_stream_V_data_V" to="specaxissidechannel_ln0" fromId="353" toId="86">
</dataflow>
<dataflow id="371" from="StgValue_370" to="specaxissidechannel_ln0" fromId="370" toId="86">
</dataflow>
<dataflow id="372" from="StgValue_370" to="specaxissidechannel_ln0" fromId="370" toId="86">
</dataflow>
<dataflow id="373" from="StgValue_370" to="specaxissidechannel_ln0" fromId="370" toId="86">
</dataflow>
<dataflow id="374" from="StgValue_370" to="specaxissidechannel_ln0" fromId="370" toId="86">
</dataflow>
<dataflow id="375" from="StgValue_370" to="specaxissidechannel_ln0" fromId="370" toId="86">
</dataflow>
<dataflow id="376" from="StgValue_370" to="specaxissidechannel_ln0" fromId="370" toId="86">
</dataflow>
<dataflow id="378" from="empty_3" to="specaxissidechannel_ln0" fromId="377" toId="86">
</dataflow>
<dataflow id="380" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="379" toId="87">
</dataflow>
<dataflow id="381" from="out_stream_V_data_V" to="specinterface_ln0" fromId="353" toId="87">
</dataflow>
<dataflow id="383" from="empty_1" to="specinterface_ln0" fromId="382" toId="87">
</dataflow>
<dataflow id="385" from="StgValue_384" to="specinterface_ln0" fromId="384" toId="87">
</dataflow>
<dataflow id="386" from="StgValue_384" to="specinterface_ln0" fromId="384" toId="87">
</dataflow>
<dataflow id="388" from="empty_2" to="specinterface_ln0" fromId="387" toId="87">
</dataflow>
<dataflow id="389" from="StgValue_384" to="specinterface_ln0" fromId="384" toId="87">
</dataflow>
<dataflow id="390" from="StgValue_384" to="specinterface_ln0" fromId="384" toId="87">
</dataflow>
<dataflow id="392" from="empty_9" to="specinterface_ln0" fromId="391" toId="87">
</dataflow>
<dataflow id="393" from="empty_9" to="specinterface_ln0" fromId="391" toId="87">
</dataflow>
<dataflow id="394" from="empty_9" to="specinterface_ln0" fromId="391" toId="87">
</dataflow>
<dataflow id="395" from="StgValue_384" to="specinterface_ln0" fromId="384" toId="87">
</dataflow>
<dataflow id="396" from="StgValue_384" to="specinterface_ln0" fromId="384" toId="87">
</dataflow>
<dataflow id="397" from="StgValue_384" to="specinterface_ln0" fromId="384" toId="87">
</dataflow>
<dataflow id="398" from="StgValue_384" to="specinterface_ln0" fromId="384" toId="87">
</dataflow>
<dataflow id="399" from="empty_9" to="specinterface_ln0" fromId="391" toId="87">
</dataflow>
<dataflow id="400" from="empty_9" to="specinterface_ln0" fromId="391" toId="87">
</dataflow>
<dataflow id="402" from="StgValue_401" to="specinterface_ln0" fromId="401" toId="87">
</dataflow>
<dataflow id="403" from="StgValue_384" to="specinterface_ln0" fromId="384" toId="87">
</dataflow>
<dataflow id="404" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="379" toId="88">
</dataflow>
<dataflow id="405" from="gmem" to="specinterface_ln0" fromId="349" toId="88">
</dataflow>
<dataflow id="407" from="empty_8" to="specinterface_ln0" fromId="406" toId="88">
</dataflow>
<dataflow id="408" from="StgValue_384" to="specinterface_ln0" fromId="384" toId="88">
</dataflow>
<dataflow id="409" from="StgValue_384" to="specinterface_ln0" fromId="384" toId="88">
</dataflow>
<dataflow id="410" from="empty_9" to="specinterface_ln0" fromId="391" toId="88">
</dataflow>
<dataflow id="412" from="StgValue_411" to="specinterface_ln0" fromId="411" toId="88">
</dataflow>
<dataflow id="413" from="StgValue_384" to="specinterface_ln0" fromId="384" toId="88">
</dataflow>
<dataflow id="415" from="empty" to="specinterface_ln0" fromId="414" toId="88">
</dataflow>
<dataflow id="417" from="empty_0" to="specinterface_ln0" fromId="416" toId="88">
</dataflow>
<dataflow id="418" from="empty_9" to="specinterface_ln0" fromId="391" toId="88">
</dataflow>
<dataflow id="420" from="StgValue_419" to="specinterface_ln0" fromId="419" toId="88">
</dataflow>
<dataflow id="421" from="StgValue_419" to="specinterface_ln0" fromId="419" toId="88">
</dataflow>
<dataflow id="422" from="StgValue_419" to="specinterface_ln0" fromId="419" toId="88">
</dataflow>
<dataflow id="423" from="StgValue_419" to="specinterface_ln0" fromId="419" toId="88">
</dataflow>
<dataflow id="424" from="empty_9" to="specinterface_ln0" fromId="391" toId="88">
</dataflow>
<dataflow id="425" from="empty_9" to="specinterface_ln0" fromId="391" toId="88">
</dataflow>
<dataflow id="426" from="StgValue_401" to="specinterface_ln0" fromId="401" toId="88">
</dataflow>
<dataflow id="427" from="StgValue_384" to="specinterface_ln0" fromId="384" toId="88">
</dataflow>
<dataflow id="429" from="StgValue_428" to="store_ln28" fromId="428" toId="89">
</dataflow>
<dataflow id="430" from="p" to="store_ln28" fromId="80" toId="89">
</dataflow>
<dataflow id="431" from="p" to="p_1" fromId="80" toId="91">
</dataflow>
<dataflow id="433" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="432" toId="92">
</dataflow>
<dataflow id="434" from="gmem" to="specbitsmap_ln0" fromId="349" toId="92">
</dataflow>
<dataflow id="435" from="p_1" to="sext_ln36" fromId="91" toId="93">
</dataflow>
<dataflow id="436" from="zext_ln27_cast" to="icmp_ln36" fromId="85" toId="94">
</dataflow>
<dataflow id="437" from="sext_ln36" to="icmp_ln36" fromId="93" toId="94">
</dataflow>
<dataflow id="438" from="p_1" to="p_2" fromId="91" toId="95">
</dataflow>
<dataflow id="440" from="StgValue_439" to="p_2" fromId="439" toId="95">
</dataflow>
<dataflow id="441" from="icmp_ln36" to="br_ln36" fromId="94" toId="96">
</dataflow>
<dataflow id="442" from="p_1" to="sext_ln38" fromId="91" toId="97">
</dataflow>
<dataflow id="443" from="conv3_i_i_i42_cast" to="add_ln38" fromId="84" toId="98">
</dataflow>
<dataflow id="444" from="sext_ln38" to="add_ln38" fromId="97" toId="98">
</dataflow>
<dataflow id="446" from="_ssdm_op_BitConcatenate.i36.i34.i2" to="shl_ln" fromId="445" toId="99">
</dataflow>
<dataflow id="447" from="add_ln38" to="shl_ln" fromId="98" toId="99">
</dataflow>
<dataflow id="449" from="StgValue_448" to="shl_ln" fromId="448" toId="99">
</dataflow>
<dataflow id="450" from="shl_ln" to="sext_ln38_1" fromId="99" toId="100">
</dataflow>
<dataflow id="451" from="sext_ln38_1" to="add_ln38_1" fromId="100" toId="101">
</dataflow>
<dataflow id="452" from="ext_mem_read" to="add_ln38_1" fromId="81" toId="101">
</dataflow>
<dataflow id="454" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln1" fromId="453" toId="102">
</dataflow>
<dataflow id="455" from="add_ln38_1" to="trunc_ln1" fromId="101" toId="102">
</dataflow>
<dataflow id="457" from="StgValue_456" to="trunc_ln1" fromId="456" toId="102">
</dataflow>
<dataflow id="459" from="StgValue_458" to="trunc_ln1" fromId="458" toId="102">
</dataflow>
<dataflow id="460" from="trunc_ln1" to="sext_ln38_2" fromId="102" toId="103">
</dataflow>
<dataflow id="461" from="gmem" to="gmem_addr" fromId="349" toId="104">
</dataflow>
<dataflow id="462" from="sext_ln38_2" to="gmem_addr" fromId="103" toId="104">
</dataflow>
<dataflow id="463" from="p_2" to="store_ln28" fromId="95" toId="105">
</dataflow>
<dataflow id="464" from="p" to="store_ln28" fromId="80" toId="105">
</dataflow>
<dataflow id="466" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="106">
</dataflow>
<dataflow id="467" from="gmem_addr" to="word_req" fromId="104" toId="106">
</dataflow>
<dataflow id="468" from="StgValue_354" to="word_req" fromId="354" toId="106">
</dataflow>
<dataflow id="469" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="107">
</dataflow>
<dataflow id="470" from="gmem_addr" to="word_req" fromId="104" toId="107">
</dataflow>
<dataflow id="471" from="StgValue_354" to="word_req" fromId="354" toId="107">
</dataflow>
<dataflow id="472" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="108">
</dataflow>
<dataflow id="473" from="gmem_addr" to="word_req" fromId="104" toId="108">
</dataflow>
<dataflow id="474" from="StgValue_354" to="word_req" fromId="354" toId="108">
</dataflow>
<dataflow id="475" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="109">
</dataflow>
<dataflow id="476" from="gmem_addr" to="word_req" fromId="104" toId="109">
</dataflow>
<dataflow id="477" from="StgValue_354" to="word_req" fromId="354" toId="109">
</dataflow>
<dataflow id="478" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="110">
</dataflow>
<dataflow id="479" from="gmem_addr" to="word_req" fromId="104" toId="110">
</dataflow>
<dataflow id="480" from="StgValue_354" to="word_req" fromId="354" toId="110">
</dataflow>
<dataflow id="481" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="111">
</dataflow>
<dataflow id="482" from="gmem_addr" to="word_req" fromId="104" toId="111">
</dataflow>
<dataflow id="483" from="StgValue_354" to="word_req" fromId="354" toId="111">
</dataflow>
<dataflow id="484" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="112">
</dataflow>
<dataflow id="485" from="gmem_addr" to="word_req" fromId="104" toId="112">
</dataflow>
<dataflow id="486" from="StgValue_354" to="word_req" fromId="354" toId="112">
</dataflow>
<dataflow id="487" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="113">
</dataflow>
<dataflow id="488" from="gmem_addr" to="word_req" fromId="104" toId="113">
</dataflow>
<dataflow id="489" from="StgValue_354" to="word_req" fromId="354" toId="113">
</dataflow>
<dataflow id="490" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="114">
</dataflow>
<dataflow id="491" from="gmem_addr" to="word_req" fromId="104" toId="114">
</dataflow>
<dataflow id="492" from="StgValue_354" to="word_req" fromId="354" toId="114">
</dataflow>
<dataflow id="493" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="115">
</dataflow>
<dataflow id="494" from="gmem_addr" to="word_req" fromId="104" toId="115">
</dataflow>
<dataflow id="495" from="StgValue_354" to="word_req" fromId="354" toId="115">
</dataflow>
<dataflow id="496" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="116">
</dataflow>
<dataflow id="497" from="gmem_addr" to="word_req" fromId="104" toId="116">
</dataflow>
<dataflow id="498" from="StgValue_354" to="word_req" fromId="354" toId="116">
</dataflow>
<dataflow id="499" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="117">
</dataflow>
<dataflow id="500" from="gmem_addr" to="word_req" fromId="104" toId="117">
</dataflow>
<dataflow id="501" from="StgValue_354" to="word_req" fromId="354" toId="117">
</dataflow>
<dataflow id="502" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="118">
</dataflow>
<dataflow id="503" from="gmem_addr" to="word_req" fromId="104" toId="118">
</dataflow>
<dataflow id="504" from="StgValue_354" to="word_req" fromId="354" toId="118">
</dataflow>
<dataflow id="505" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="119">
</dataflow>
<dataflow id="506" from="gmem_addr" to="word_req" fromId="104" toId="119">
</dataflow>
<dataflow id="507" from="StgValue_354" to="word_req" fromId="354" toId="119">
</dataflow>
<dataflow id="508" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="120">
</dataflow>
<dataflow id="509" from="gmem_addr" to="word_req" fromId="104" toId="120">
</dataflow>
<dataflow id="510" from="StgValue_354" to="word_req" fromId="354" toId="120">
</dataflow>
<dataflow id="511" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="121">
</dataflow>
<dataflow id="512" from="gmem_addr" to="word_req" fromId="104" toId="121">
</dataflow>
<dataflow id="513" from="StgValue_354" to="word_req" fromId="354" toId="121">
</dataflow>
<dataflow id="514" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="122">
</dataflow>
<dataflow id="515" from="gmem_addr" to="word_req" fromId="104" toId="122">
</dataflow>
<dataflow id="516" from="StgValue_354" to="word_req" fromId="354" toId="122">
</dataflow>
<dataflow id="517" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="123">
</dataflow>
<dataflow id="518" from="gmem_addr" to="word_req" fromId="104" toId="123">
</dataflow>
<dataflow id="519" from="StgValue_354" to="word_req" fromId="354" toId="123">
</dataflow>
<dataflow id="520" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="124">
</dataflow>
<dataflow id="521" from="gmem_addr" to="word_req" fromId="104" toId="124">
</dataflow>
<dataflow id="522" from="StgValue_354" to="word_req" fromId="354" toId="124">
</dataflow>
<dataflow id="523" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="125">
</dataflow>
<dataflow id="524" from="gmem_addr" to="word_req" fromId="104" toId="125">
</dataflow>
<dataflow id="525" from="StgValue_354" to="word_req" fromId="354" toId="125">
</dataflow>
<dataflow id="526" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="126">
</dataflow>
<dataflow id="527" from="gmem_addr" to="word_req" fromId="104" toId="126">
</dataflow>
<dataflow id="528" from="StgValue_354" to="word_req" fromId="354" toId="126">
</dataflow>
<dataflow id="529" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="127">
</dataflow>
<dataflow id="530" from="gmem_addr" to="word_req" fromId="104" toId="127">
</dataflow>
<dataflow id="531" from="StgValue_354" to="word_req" fromId="354" toId="127">
</dataflow>
<dataflow id="532" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="128">
</dataflow>
<dataflow id="533" from="gmem_addr" to="word_req" fromId="104" toId="128">
</dataflow>
<dataflow id="534" from="StgValue_354" to="word_req" fromId="354" toId="128">
</dataflow>
<dataflow id="535" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="129">
</dataflow>
<dataflow id="536" from="gmem_addr" to="word_req" fromId="104" toId="129">
</dataflow>
<dataflow id="537" from="StgValue_354" to="word_req" fromId="354" toId="129">
</dataflow>
<dataflow id="538" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="130">
</dataflow>
<dataflow id="539" from="gmem_addr" to="word_req" fromId="104" toId="130">
</dataflow>
<dataflow id="540" from="StgValue_354" to="word_req" fromId="354" toId="130">
</dataflow>
<dataflow id="541" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="131">
</dataflow>
<dataflow id="542" from="gmem_addr" to="word_req" fromId="104" toId="131">
</dataflow>
<dataflow id="543" from="StgValue_354" to="word_req" fromId="354" toId="131">
</dataflow>
<dataflow id="544" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="132">
</dataflow>
<dataflow id="545" from="gmem_addr" to="word_req" fromId="104" toId="132">
</dataflow>
<dataflow id="546" from="StgValue_354" to="word_req" fromId="354" toId="132">
</dataflow>
<dataflow id="547" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="133">
</dataflow>
<dataflow id="548" from="gmem_addr" to="word_req" fromId="104" toId="133">
</dataflow>
<dataflow id="549" from="StgValue_354" to="word_req" fromId="354" toId="133">
</dataflow>
<dataflow id="550" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="134">
</dataflow>
<dataflow id="551" from="gmem_addr" to="word_req" fromId="104" toId="134">
</dataflow>
<dataflow id="552" from="StgValue_354" to="word_req" fromId="354" toId="134">
</dataflow>
<dataflow id="553" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="135">
</dataflow>
<dataflow id="554" from="gmem_addr" to="word_req" fromId="104" toId="135">
</dataflow>
<dataflow id="555" from="StgValue_354" to="word_req" fromId="354" toId="135">
</dataflow>
<dataflow id="556" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="136">
</dataflow>
<dataflow id="557" from="gmem_addr" to="word_req" fromId="104" toId="136">
</dataflow>
<dataflow id="558" from="StgValue_354" to="word_req" fromId="354" toId="136">
</dataflow>
<dataflow id="559" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="137">
</dataflow>
<dataflow id="560" from="gmem_addr" to="word_req" fromId="104" toId="137">
</dataflow>
<dataflow id="561" from="StgValue_354" to="word_req" fromId="354" toId="137">
</dataflow>
<dataflow id="562" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="138">
</dataflow>
<dataflow id="563" from="gmem_addr" to="word_req" fromId="104" toId="138">
</dataflow>
<dataflow id="564" from="StgValue_354" to="word_req" fromId="354" toId="138">
</dataflow>
<dataflow id="565" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="139">
</dataflow>
<dataflow id="566" from="gmem_addr" to="word_req" fromId="104" toId="139">
</dataflow>
<dataflow id="567" from="StgValue_354" to="word_req" fromId="354" toId="139">
</dataflow>
<dataflow id="568" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="140">
</dataflow>
<dataflow id="569" from="gmem_addr" to="word_req" fromId="104" toId="140">
</dataflow>
<dataflow id="570" from="StgValue_354" to="word_req" fromId="354" toId="140">
</dataflow>
<dataflow id="571" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="141">
</dataflow>
<dataflow id="572" from="gmem_addr" to="word_req" fromId="104" toId="141">
</dataflow>
<dataflow id="573" from="StgValue_354" to="word_req" fromId="354" toId="141">
</dataflow>
<dataflow id="574" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="142">
</dataflow>
<dataflow id="575" from="gmem_addr" to="word_req" fromId="104" toId="142">
</dataflow>
<dataflow id="576" from="StgValue_354" to="word_req" fromId="354" toId="142">
</dataflow>
<dataflow id="577" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="143">
</dataflow>
<dataflow id="578" from="gmem_addr" to="word_req" fromId="104" toId="143">
</dataflow>
<dataflow id="579" from="StgValue_354" to="word_req" fromId="354" toId="143">
</dataflow>
<dataflow id="580" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="144">
</dataflow>
<dataflow id="581" from="gmem_addr" to="word_req" fromId="104" toId="144">
</dataflow>
<dataflow id="582" from="StgValue_354" to="word_req" fromId="354" toId="144">
</dataflow>
<dataflow id="583" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="145">
</dataflow>
<dataflow id="584" from="gmem_addr" to="word_req" fromId="104" toId="145">
</dataflow>
<dataflow id="585" from="StgValue_354" to="word_req" fromId="354" toId="145">
</dataflow>
<dataflow id="586" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="146">
</dataflow>
<dataflow id="587" from="gmem_addr" to="word_req" fromId="104" toId="146">
</dataflow>
<dataflow id="588" from="StgValue_354" to="word_req" fromId="354" toId="146">
</dataflow>
<dataflow id="589" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="147">
</dataflow>
<dataflow id="590" from="gmem_addr" to="word_req" fromId="104" toId="147">
</dataflow>
<dataflow id="591" from="StgValue_354" to="word_req" fromId="354" toId="147">
</dataflow>
<dataflow id="592" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="148">
</dataflow>
<dataflow id="593" from="gmem_addr" to="word_req" fromId="104" toId="148">
</dataflow>
<dataflow id="594" from="StgValue_354" to="word_req" fromId="354" toId="148">
</dataflow>
<dataflow id="595" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="149">
</dataflow>
<dataflow id="596" from="gmem_addr" to="word_req" fromId="104" toId="149">
</dataflow>
<dataflow id="597" from="StgValue_354" to="word_req" fromId="354" toId="149">
</dataflow>
<dataflow id="598" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="150">
</dataflow>
<dataflow id="599" from="gmem_addr" to="word_req" fromId="104" toId="150">
</dataflow>
<dataflow id="600" from="StgValue_354" to="word_req" fromId="354" toId="150">
</dataflow>
<dataflow id="601" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="151">
</dataflow>
<dataflow id="602" from="gmem_addr" to="word_req" fromId="104" toId="151">
</dataflow>
<dataflow id="603" from="StgValue_354" to="word_req" fromId="354" toId="151">
</dataflow>
<dataflow id="604" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="152">
</dataflow>
<dataflow id="605" from="gmem_addr" to="word_req" fromId="104" toId="152">
</dataflow>
<dataflow id="606" from="StgValue_354" to="word_req" fromId="354" toId="152">
</dataflow>
<dataflow id="607" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="153">
</dataflow>
<dataflow id="608" from="gmem_addr" to="word_req" fromId="104" toId="153">
</dataflow>
<dataflow id="609" from="StgValue_354" to="word_req" fromId="354" toId="153">
</dataflow>
<dataflow id="610" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="154">
</dataflow>
<dataflow id="611" from="gmem_addr" to="word_req" fromId="104" toId="154">
</dataflow>
<dataflow id="612" from="StgValue_354" to="word_req" fromId="354" toId="154">
</dataflow>
<dataflow id="613" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="155">
</dataflow>
<dataflow id="614" from="gmem_addr" to="word_req" fromId="104" toId="155">
</dataflow>
<dataflow id="615" from="StgValue_354" to="word_req" fromId="354" toId="155">
</dataflow>
<dataflow id="616" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="156">
</dataflow>
<dataflow id="617" from="gmem_addr" to="word_req" fromId="104" toId="156">
</dataflow>
<dataflow id="618" from="StgValue_354" to="word_req" fromId="354" toId="156">
</dataflow>
<dataflow id="619" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="157">
</dataflow>
<dataflow id="620" from="gmem_addr" to="word_req" fromId="104" toId="157">
</dataflow>
<dataflow id="621" from="StgValue_354" to="word_req" fromId="354" toId="157">
</dataflow>
<dataflow id="622" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="158">
</dataflow>
<dataflow id="623" from="gmem_addr" to="word_req" fromId="104" toId="158">
</dataflow>
<dataflow id="624" from="StgValue_354" to="word_req" fromId="354" toId="158">
</dataflow>
<dataflow id="625" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="159">
</dataflow>
<dataflow id="626" from="gmem_addr" to="word_req" fromId="104" toId="159">
</dataflow>
<dataflow id="627" from="StgValue_354" to="word_req" fromId="354" toId="159">
</dataflow>
<dataflow id="628" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="160">
</dataflow>
<dataflow id="629" from="gmem_addr" to="word_req" fromId="104" toId="160">
</dataflow>
<dataflow id="630" from="StgValue_354" to="word_req" fromId="354" toId="160">
</dataflow>
<dataflow id="631" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="161">
</dataflow>
<dataflow id="632" from="gmem_addr" to="word_req" fromId="104" toId="161">
</dataflow>
<dataflow id="633" from="StgValue_354" to="word_req" fromId="354" toId="161">
</dataflow>
<dataflow id="634" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="162">
</dataflow>
<dataflow id="635" from="gmem_addr" to="word_req" fromId="104" toId="162">
</dataflow>
<dataflow id="636" from="StgValue_354" to="word_req" fromId="354" toId="162">
</dataflow>
<dataflow id="637" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="163">
</dataflow>
<dataflow id="638" from="gmem_addr" to="word_req" fromId="104" toId="163">
</dataflow>
<dataflow id="639" from="StgValue_354" to="word_req" fromId="354" toId="163">
</dataflow>
<dataflow id="640" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="164">
</dataflow>
<dataflow id="641" from="gmem_addr" to="word_req" fromId="104" toId="164">
</dataflow>
<dataflow id="642" from="StgValue_354" to="word_req" fromId="354" toId="164">
</dataflow>
<dataflow id="643" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="165">
</dataflow>
<dataflow id="644" from="gmem_addr" to="word_req" fromId="104" toId="165">
</dataflow>
<dataflow id="645" from="StgValue_354" to="word_req" fromId="354" toId="165">
</dataflow>
<dataflow id="646" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="166">
</dataflow>
<dataflow id="647" from="gmem_addr" to="word_req" fromId="104" toId="166">
</dataflow>
<dataflow id="648" from="StgValue_354" to="word_req" fromId="354" toId="166">
</dataflow>
<dataflow id="649" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="167">
</dataflow>
<dataflow id="650" from="gmem_addr" to="word_req" fromId="104" toId="167">
</dataflow>
<dataflow id="651" from="StgValue_354" to="word_req" fromId="354" toId="167">
</dataflow>
<dataflow id="652" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="168">
</dataflow>
<dataflow id="653" from="gmem_addr" to="word_req" fromId="104" toId="168">
</dataflow>
<dataflow id="654" from="StgValue_354" to="word_req" fromId="354" toId="168">
</dataflow>
<dataflow id="655" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="169">
</dataflow>
<dataflow id="656" from="gmem_addr" to="word_req" fromId="104" toId="169">
</dataflow>
<dataflow id="657" from="StgValue_354" to="word_req" fromId="354" toId="169">
</dataflow>
<dataflow id="658" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="170">
</dataflow>
<dataflow id="659" from="gmem_addr" to="word_req" fromId="104" toId="170">
</dataflow>
<dataflow id="660" from="StgValue_354" to="word_req" fromId="354" toId="170">
</dataflow>
<dataflow id="661" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="171">
</dataflow>
<dataflow id="662" from="gmem_addr" to="word_req" fromId="104" toId="171">
</dataflow>
<dataflow id="663" from="StgValue_354" to="word_req" fromId="354" toId="171">
</dataflow>
<dataflow id="664" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="172">
</dataflow>
<dataflow id="665" from="gmem_addr" to="word_req" fromId="104" toId="172">
</dataflow>
<dataflow id="666" from="StgValue_354" to="word_req" fromId="354" toId="172">
</dataflow>
<dataflow id="667" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="173">
</dataflow>
<dataflow id="668" from="gmem_addr" to="word_req" fromId="104" toId="173">
</dataflow>
<dataflow id="669" from="StgValue_354" to="word_req" fromId="354" toId="173">
</dataflow>
<dataflow id="670" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="174">
</dataflow>
<dataflow id="671" from="gmem_addr" to="word_req" fromId="104" toId="174">
</dataflow>
<dataflow id="672" from="StgValue_354" to="word_req" fromId="354" toId="174">
</dataflow>
<dataflow id="673" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="175">
</dataflow>
<dataflow id="674" from="gmem_addr" to="word_req" fromId="104" toId="175">
</dataflow>
<dataflow id="675" from="StgValue_354" to="word_req" fromId="354" toId="175">
</dataflow>
<dataflow id="676" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="word_req" fromId="465" toId="176">
</dataflow>
<dataflow id="677" from="gmem_addr" to="word_req" fromId="104" toId="176">
</dataflow>
<dataflow id="678" from="StgValue_354" to="word_req" fromId="354" toId="176">
</dataflow>
<dataflow id="680" from="_ssdm_op_Read.m_axi.volatile.i32P1A" to="word" fromId="679" toId="177">
</dataflow>
<dataflow id="681" from="gmem_addr" to="word" fromId="104" toId="177">
</dataflow>
<dataflow id="682" from="word" to="pixel_data" fromId="177" toId="178">
</dataflow>
<dataflow id="684" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="pixel_data_1" fromId="683" toId="179">
</dataflow>
<dataflow id="685" from="word" to="pixel_data_1" fromId="177" toId="179">
</dataflow>
<dataflow id="687" from="StgValue_686" to="pixel_data_1" fromId="686" toId="179">
</dataflow>
<dataflow id="689" from="StgValue_688" to="pixel_data_1" fromId="688" toId="179">
</dataflow>
<dataflow id="690" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="pixel_data_2" fromId="683" toId="180">
</dataflow>
<dataflow id="691" from="word" to="pixel_data_2" fromId="177" toId="180">
</dataflow>
<dataflow id="692" from="StgValue_419" to="pixel_data_2" fromId="419" toId="180">
</dataflow>
<dataflow id="694" from="StgValue_693" to="pixel_data_2" fromId="693" toId="180">
</dataflow>
<dataflow id="695" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="pixel_data_3" fromId="683" toId="181">
</dataflow>
<dataflow id="696" from="word" to="pixel_data_3" fromId="177" toId="181">
</dataflow>
<dataflow id="698" from="StgValue_697" to="pixel_data_3" fromId="697" toId="181">
</dataflow>
<dataflow id="700" from="StgValue_699" to="pixel_data_3" fromId="699" toId="181">
</dataflow>
<dataflow id="702" from="_ssdm_op_Write.axis.volatile.i8P0A" to="write_ln44" fromId="701" toId="182">
</dataflow>
<dataflow id="703" from="out_stream_V_data_V" to="write_ln44" fromId="353" toId="182">
</dataflow>
<dataflow id="704" from="pixel_data" to="write_ln44" fromId="178" toId="182">
</dataflow>
<dataflow id="705" from="_ssdm_op_Write.axis.volatile.i8P0A" to="write_ln44" fromId="701" toId="183">
</dataflow>
<dataflow id="706" from="out_stream_V_data_V" to="write_ln44" fromId="353" toId="183">
</dataflow>
<dataflow id="707" from="pixel_data_1" to="write_ln44" fromId="179" toId="183">
</dataflow>
<dataflow id="708" from="_ssdm_op_Write.axis.volatile.i8P0A" to="write_ln44" fromId="701" toId="184">
</dataflow>
<dataflow id="709" from="out_stream_V_data_V" to="write_ln44" fromId="353" toId="184">
</dataflow>
<dataflow id="710" from="pixel_data_2" to="write_ln44" fromId="180" toId="184">
</dataflow>
<dataflow id="712" from="_ssdm_op_SpecPipeline" to="specpipeline_ln37" fromId="711" toId="185">
</dataflow>
<dataflow id="714" from="StgValue_713" to="specpipeline_ln37" fromId="713" toId="185">
</dataflow>
<dataflow id="715" from="StgValue_384" to="specpipeline_ln37" fromId="384" toId="185">
</dataflow>
<dataflow id="716" from="StgValue_384" to="specpipeline_ln37" fromId="384" toId="185">
</dataflow>
<dataflow id="717" from="StgValue_384" to="specpipeline_ln37" fromId="384" toId="185">
</dataflow>
<dataflow id="718" from="empty_9" to="specpipeline_ln37" fromId="391" toId="185">
</dataflow>
<dataflow id="720" from="_ssdm_op_SpecLoopName" to="specloopname_ln36" fromId="719" toId="186">
</dataflow>
<dataflow id="722" from="empty_18" to="specloopname_ln36" fromId="721" toId="186">
</dataflow>
<dataflow id="723" from="_ssdm_op_Write.axis.volatile.i8P0A" to="write_ln44" fromId="701" toId="187">
</dataflow>
<dataflow id="724" from="out_stream_V_data_V" to="write_ln44" fromId="353" toId="187">
</dataflow>
<dataflow id="725" from="pixel_data_3" to="write_ln44" fromId="181" toId="187">
</dataflow>
<dataflow id="726" from="icmp_ln36" to="StgValue_2" fromId="94" toId="2">
</dataflow>
<dataflow id="727" from="icmp_ln36" to="StgValue_3" fromId="94" toId="3">
</dataflow>
<dataflow id="728" from="icmp_ln36" to="StgValue_4" fromId="94" toId="4">
</dataflow>
<dataflow id="729" from="icmp_ln36" to="StgValue_5" fromId="94" toId="5">
</dataflow>
<dataflow id="730" from="icmp_ln36" to="StgValue_74" fromId="94" toId="74">
</dataflow>
</dataflows>


</stg>
