// Seed: 3067081142
module module_0 (
    input id_0,
    input reg id_1,
    input id_2,
    input id_3
    , id_5,
    output reg id_4
);
  always @(posedge 1'h0 or negedge 1) begin
    id_4 = (id_1);
    id_4 <= 1;
  end
  logic id_6;
endmodule
