Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Jun 18 18:52:07 2024
| Host         : DESKTOP-FP1C80A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   488 |
|    Minimum number of control sets                        |   488 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1321 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   488 |
| >= 0 to < 4        |    37 |
| >= 4 to < 6        |   135 |
| >= 6 to < 8        |    26 |
| >= 8 to < 10       |    26 |
| >= 10 to < 12      |    15 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     2 |
| >= 16              |   242 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3687 |          866 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             874 |          365 |
| Yes          | No                    | No                     |           14686 |         3971 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            8528 |         2139 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                           Enable Signal                                                                          |                                                                      Set/Reset Signal                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_m_axi_U/bus_write/wreq_burst_conv/push_0                                                                                      |                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_2_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                    | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_7_m_axi_U/bus_write/wreq_burst_conv/push_0                                                                                      |                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_2_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                   | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_3_m_axi_U/bus_write/wreq_burst_conv/push_0                                                                                      |                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_6_m_axi_U/bus_write/wreq_burst_conv/push_0                                                                                      |                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_4_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                    | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_3_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                    | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_7_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                    | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_6_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                                  |                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                                  |                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_1_m_axi_U/bus_write/wreq_burst_conv/push_0                                                                                      |                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/bus_write/wreq_burst_conv/push_0                                                                                      |                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                    | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_1_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                    | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_6_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                   | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_4_m_axi_U/bus_write/wreq_burst_conv/push_0                                                                                      |                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_3_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                                  |                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_3_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                   | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_4_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                                  |                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_4_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                   | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                   | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                   | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_1_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                   | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_2_m_axi_U/bus_write/wreq_burst_conv/push_0                                                                                      |                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                                  |                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push_0                                                                                |                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                                  |                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                    | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_6_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                    | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_7_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                                  |                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_7_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                   | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/trunc_ln_reg_26540                                                            |                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/m_axi_gmem_7_RREADY                                                           |                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/ap_CS_fsm_state178                                                                                                                   |                                                                                                                                                           |                3 |              3 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_2_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__28_n_2                                                                            | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_3_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__32_n_2                                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_7_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__87_n_2                                                                           | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_4_m_axi_U/bus_write/wreq_burst_conv/push                                                                                        |                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_4_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__51_n_2                                                                            | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_3_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                                 | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_3_m_axi_U/bus_write/fifo_burst/U_fifo_srl/empty_n_reg[0]                                                                        | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_3_m_axi_U/bus_write/wreq_burst_conv/push                                                                                        |                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_6_m_axi_U/bus_write/wreq_burst_conv/push                                                                                        |                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__4_n_2                                                                             | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_2_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__14_n_2                                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_4_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__26_n_2                                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__3_n_2                                                                            | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_3_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__63_n_2                                                                            | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_1_m_axi_U/bus_write/wreq_burst_conv/push                                                                                        |                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                                 | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_2_m_axi_U/bus_write/fifo_burst/U_fifo_srl/empty_n_reg[0]                                                                        | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_4_m_axi_U/bus_write/fifo_burst/U_fifo_srl/empty_n_reg[0]                                                                        | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_7_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__88_n_2                                                                            | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_3_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1__59_n_2                                                                           | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_3_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                       | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_7_m_axi_U/bus_write/wreq_burst_conv/push                                                                                        |                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__38_n_2                                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_3_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__61_n_2                                                                           | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_2_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                                 | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1_n_2                                                                               | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_4_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                                 | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                     |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_4_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1__47_n_2                                                                           | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_4_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                       | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_1_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__15_n_2                                                                           | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_1_m_axi_U/bus_write/fifo_burst/U_fifo_srl/empty_n_reg[0]                                                                        | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_7_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__44_n_2                                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_1_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__16_n_2                                                                            | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_1_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                       | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__75_n_2                                                                           | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                       | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                         |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_7_m_axi_U/bus_write/fifo_burst/U_fifo_srl/empty_n_reg[0]                                                                        | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_7_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                                 | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_m_axi_U/bus_write/wreq_burst_conv/push                                                                                        |                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                       | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1__71_n_2                                                                           | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_6_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__37_n_2                                                                           | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_6_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                       | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_4_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__49_n_2                                                                           | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/bus_write/fifo_burst/U_fifo_srl/empty_n_reg[0]                                                                        | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                                 | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/empty_n_reg[0]                                                                        | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_2_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1__23_n_2                                                                           | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_6_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1__35_n_2                                                                           | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_1_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                                 | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__2_n_2                                                                               | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_2_m_axi_U/bus_write/wreq_burst_conv/push                                                                                        |                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_6_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__20_n_2                                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_2_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                       | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_6_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                                 | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_1_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1__11_n_2                                                                           | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_7_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1__83_n_2                                                                           | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_6_m_axi_U/bus_write/fifo_burst/U_fifo_srl/empty_n_reg[0]                                                                        | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_7_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                       | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_2_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__27_n_2                                                                           | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_1_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__8_n_2                                                                               | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/bus_write/wreq_burst_conv/push                                                                                        |                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_6_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__38_n_2                                                                            | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__76_n_2                                                                            | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_3_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__51_n_2                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_3_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__50_n_2                                                               | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_4_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__40_n_2                                                                            | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_4_m_axi_U/bus_write/fifo_burst/E[0]                                                                                             | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_6_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__32_n_2                                                               | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_6_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                                      | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_6_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__33_n_2                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_3_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                                      | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_4_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                  | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_6_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__34_n_2                                                                             | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__7_n_2                                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/E[0]                                                                                  | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/store_unit/buff_wdata/mOutPtr[4]_i_1__55_n_2                                                                          | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                  | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__4_n_2                                                                             | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                                      | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__5_n_2                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_m_axi_U/store_unit/buff_wdata/mOutPtr[4]_i_1__1_n_2                                                                           | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__59_n_2                                                               | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/E[0]                                                                                  | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__60_n_2                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_1_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__16_n_2                                                                             | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                                      | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_2_m_axi_U/store_unit/buff_wdata/mOutPtr[4]_i_1__19_n_2                                                                          | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__58_n_2                                                                            | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__6_n_2                                                               | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_1_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__13_n_2                                                                            | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                  | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                                      | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_1_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__15_n_2                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_1_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__14_n_2                                                               | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_6_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                  | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_6_m_axi_U/bus_write/fifo_burst/E[0]                                                                                             | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_6_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__31_n_2                                                                            | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_1_m_axi_U/store_unit/buff_wdata/mOutPtr[4]_i_1__10_n_2                                                                          | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__61_n_2                                                                             | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_1_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                  | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_1_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/E[0]                                                                                  | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_2_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__25_n_2                                                                             | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_4_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                                      | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_2_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                  | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_2_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__22_n_2                                                                            | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                                      | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_2_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__24_n_2                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_3_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                  | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_3_m_axi_U/bus_write/fifo_burst/E[0]                                                                                             | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_6_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                                      | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_7_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__70_n_2                                                                             | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_7_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                  | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_7_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__67_n_2                                                                            | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_7_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                                      | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_7_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__69_n_2                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_7_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__68_n_2                                                               | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_7_m_axi_U/store_unit/buff_wdata/mOutPtr[4]_i_1__64_n_2                                                                          | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_4_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__43_n_2                                                                             | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_s_axi_U/waddr                                                                                                                |                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_2_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__23_n_2                                                               | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_7_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/E[0]                                                                                  | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_2_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/E[0]                                                                                  | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_4_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__41_n_2                                                               | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_3_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__52_n_2                                                                             | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                    |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                    |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_4_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__42_n_2                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_4_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                                      | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_3_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__49_n_2                                                                            | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_3_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                                      | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_4_m_axi_U/bus_read/rreq_burst_conv/rs_req/full_n_reg[0]                                                                         | design_1_i/decompose_0/inst/gmem_4_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt[5]_i_1__2_n_2                                             |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_13_in                                                                               | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_2_m_axi_U/bus_read/rreq_burst_conv/rs_req/full_n_reg[0]                                                                         | design_1_i/decompose_0/inst/gmem_2_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt[5]_i_1__14_n_2                                            |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_7_m_axi_U/bus_write/wreq_burst_conv/rs_req/full_n_reg[0]                                                                        | design_1_i/decompose_0/inst/gmem_7_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.loop_cnt[5]_i_1__7_n_2                                            |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_6_m_axi_U/bus_read/rreq_burst_conv/rs_req/full_n_reg[0]                                                                         | design_1_i/decompose_0/inst/gmem_6_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt[5]_i_1__0_n_2                                             |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_1_m_axi_U/bus_write/wreq_burst_conv/rs_req/full_n_reg[0]                                                                        | design_1_i/decompose_0/inst/gmem_1_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.loop_cnt[5]_i_1__11_n_2                                           |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_m_axi_U/bus_read/rreq_burst_conv/rs_req/full_n_reg[0]                                                                         | design_1_i/decompose_0/inst/gmem_0_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt[5]_i_1__10_n_2                                            |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_7_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_13_in                                                                               | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_7_m_axi_U/bus_read/rreq_burst_conv/rs_req/full_n_reg[0]                                                                         | design_1_i/decompose_0/inst/gmem_7_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt[5]_i_1__8_n_2                                             |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_1_m_axi_U/bus_read/rreq_burst_conv/rs_req/full_n_reg[0]                                                                         | design_1_i/decompose_0/inst/gmem_1_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt[5]_i_1__12_n_2                                            |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/bus_read/rreq_burst_conv/rs_req/full_n_reg[0]                                                                         | design_1_i/decompose_0/inst/gmem_5_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt[5]_i_1__6_n_2                                             |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_4_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_13_in                                                                               | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_1_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_13_in                                                                               | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_3_m_axi_U/bus_write/wreq_burst_conv/rs_req/full_n_reg[0]                                                                        | design_1_i/decompose_0/inst/gmem_3_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.loop_cnt[5]_i_1__3_n_2                                            |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_s_axi_U/ar_hs                                                                                                                |                                                                                                                                                           |                4 |              6 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_13_in                                                                               | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_m_axi_U/bus_write/wreq_burst_conv/rs_req/full_n_reg[0]                                                                        | design_1_i/decompose_0/inst/gmem_0_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.loop_cnt[5]_i_1__9_n_2                                            |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_2_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_13_in                                                                               | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_4_m_axi_U/bus_write/wreq_burst_conv/rs_req/full_n_reg[0]                                                                        | design_1_i/decompose_0/inst/gmem_4_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.loop_cnt[5]_i_1__1_n_2                                            |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_3_m_axi_U/bus_read/rreq_burst_conv/rs_req/full_n_reg[0]                                                                         | design_1_i/decompose_0/inst/gmem_3_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt[5]_i_1__4_n_2                                             |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_6_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_13_in                                                                               | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_6_m_axi_U/bus_write/wreq_burst_conv/rs_req/full_n_reg[0]                                                                        | design_1_i/decompose_0/inst/gmem_6_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.loop_cnt[5]_i_1_n_2                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_3_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_13_in                                                                               | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_2_m_axi_U/bus_write/wreq_burst_conv/rs_req/full_n_reg[0]                                                                        | design_1_i/decompose_0/inst/gmem_2_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.loop_cnt[5]_i_1__13_n_2                                           |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/bus_write/wreq_burst_conv/rs_req/full_n_reg[0]                                                                        | design_1_i/decompose_0/inst/gmem_5_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.loop_cnt[5]_i_1__5_n_2                                            |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEBWE[0]                                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_2_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                | design_1_i/decompose_0/inst/gmem_2_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_6_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                | design_1_i/decompose_0/inst/gmem_6_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEBWE[0]                                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_7_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                | design_1_i/decompose_0/inst/gmem_7_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_7_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEBWE[0]                                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEBWE[0]                                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEBWE[0]                                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                | design_1_i/decompose_0/inst/gmem_0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_3_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                | design_1_i/decompose_0/inst/gmem_3_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_1_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                | design_1_i/decompose_0/inst/gmem_1_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_4_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEBWE[0]                                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_4_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                | design_1_i/decompose_0/inst/gmem_4_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                | design_1_i/decompose_0/inst/gmem_5_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                                  |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEBWE[0]                                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_6_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEBWE[0]                                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/waddr                                                                                                              |                                                                                                                                                           |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_3_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1__4_n_2                                                                            | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_2                                                                               | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_6_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1__2_n_2                                                                            | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1__5_n_2                                                                            | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_1_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1__0_n_2                                                                            | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_4_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1__3_n_2                                                                            | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_7_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1__6_n_2                                                                            | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_2_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1__1_n_2                                                                            | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/urem_ln18_reg_25590                                                           |                                                                                                                                                           |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                    |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/urem_ln17_1_reg_25420                                                         |                                                                                                                                                           |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/urem_44ns_11ns_10_48_seq_1_U68/decompose_urem_44ns_11ns_10_48_seq_1_divseq_u/r_stage_reg[44]_0[0]                                    |                                                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/ap_CS_fsm_state168                                                                                                                   |                                                                                                                                                           |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/ap_CS_fsm_state53                                                                                                                    |                                                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_2_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_13_in                                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_3_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_13_in                                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_13_in                                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                5 |             11 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_13_in                                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_1_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_13_in                                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_4_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_13_in                                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                  |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_6_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_13_in                                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_7_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_13_in                                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                           |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                           |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                           |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                           |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                           |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                           |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                           |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                           |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_4_m_axi_U/load_unit/buff_rdata/grp_fu_1145_ce                                                                                   |                                                                                                                                                           |                9 |             20 |         2.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                           |                7 |             21 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                           |                9 |             24 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                  |               11 |             25 |         2.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter10             | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter10             | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/ap_NS_fsm140_out                                                       |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_s_axi_U/ar_hs                                                                                                                | design_1_i/decompose_0/inst/control_s_axi_U/rdata[31]_i_1__0_n_2                                                                                          |                6 |             26 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/store_unit/user_resp/ap_CS_fsm_reg[93]_0                                                                              |                                                                                                                                                           |               17 |             31 |         1.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/select_ln17_1_reg_25210                                                       | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/select_ln17_reg_2514[30]_i_1_n_2                                       |               11 |             31 |         2.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/select_ln17_1_reg_25210                                                       |                                                                                                                                                           |               15 |             31 |         2.07 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/p_8_in                                                                                                                               |                                                                                                                                                           |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/ap_CS_fsm_state203                                                                                                                   | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/flow_control_loop_pipe_sequential_init_U/add_ln30_8_reg_3422_reg[9][0] |                5 |             31 |         6.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/mul_44ns_46ns_57_5_1_U65/ap_NS_fsm111_out                                                                                            |                                                                                                                                                           |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/E[0]                                                                                                         |                                                                                                                                                           |               11 |             31 |         2.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_m_2[31]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_0[31]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_0[63]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_2[63]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_4[31]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_5[31]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_u_4[31]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_m_5[63]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_m_7[63]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/p_0_in                                                                                                             | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_u_2[31]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_u_3[63]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_m_3[31]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_m_3[63]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_u_1[63]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_u_4[63]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_u_7[31]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_m_6[63]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_u_0[31]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_u_3[31]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_u_7[63]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_u_1[31]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_m_2[63]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_u_2[63]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_u_5[63]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_m_7[31]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_u_6[63]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_u_5[31]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_m_6[31]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_m_4[63]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_u_6[31]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_m_4[31]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_m_5[31]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_u_0[63]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_s_axi_U/int_size[31]_i_1_n_2                                                                                                 | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/rdata[31]_i_2_n_2                                                                                                  | design_1_i/decompose_0/inst/control_r_s_axi_U/rdata[31]_i_1_n_2                                                                                           |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_1[63]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_3[63]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_3[31]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_1[31]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_4[63]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_5[63]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_m_0[31]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_2[31]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_7[63]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_m_1[31]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_m_1[63]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_6[63]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_6[31]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/control_r_s_axi_U/int_l_7[31]_i_1_n_2                                                                                                | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/mul_64s_13ns_64_5_1_U67/E[0]                                                                                                         | design_1_i/decompose_0/inst/ap_CS_fsm_state54                                                                                                             |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/store_unit/user_resp/ap_CS_fsm_reg[93]_0                                                                              | design_1_i/decompose_0/inst/gmem_5_m_axi_U/store_unit/user_resp/ap_CS_fsm_reg[93]                                                                         |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                           |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                           |                8 |             35 |         4.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/empty_reg_25530                                                               |                                                                                                                                                           |               11 |             41 |         3.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/p_mid1_reg_25470                                                              |                                                                                                                                                           |               10 |             41 |         4.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/urem_44ns_11ns_10_48_seq_1_U68/start0                                                                                                |                                                                                                                                                           |               15 |             44 |         2.93 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/decompose_0/inst/urem_64ns_11ns_10_68_1_U71/decompose_urem_64ns_11ns_10_68_1_divider_u/cal_tmp[15]_58[64]                                      |               12 |             47 |         3.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                           |               11 |             47 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                           |                8 |             47 |         5.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                           |               10 |             48 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                           |               11 |             48 |         4.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                           |                9 |             48 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                           |               11 |             48 |         4.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                  | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               10 |             52 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_6_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                  | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                7 |             52 |         7.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                 | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               14 |             52 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_2_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                 | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               10 |             52 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_6_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                 | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               10 |             52 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                 | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               11 |             52 |         4.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_1_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                  | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                7 |             52 |         7.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_4_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                  | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                9 |             52 |         5.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_1_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                 | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               12 |             52 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                  | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                8 |             52 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_2_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                  | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                7 |             52 |         7.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_7_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                  | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                9 |             52 |         5.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_3_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                 | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                8 |             52 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_4_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                 | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               12 |             52 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_3_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                  | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                7 |             52 |         7.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_7_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                 | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               10 |             52 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_0_addr_2_reg_29470                                                       |                                                                                                                                                           |               16 |             62 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_0_addr_1_reg_28350                                                       |                                                                                                                                                           |               17 |             62 |         3.65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_1_addr_1_reg_28290                                                       |                                                                                                                                                           |               17 |             62 |         3.65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_4_addr_1_reg_28110                                                       |                                                                                                                                                           |               17 |             62 |         3.65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_3_addr_2_reg_29290                                                       |                                                                                                                                                           |               16 |             62 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_3_addr_3_reg_28810                                                       |                                                                                                                                                           |               16 |             62 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_2_addr_1_reg_28230                                                       |                                                                                                                                                           |               17 |             62 |         3.65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_1_addr_3_reg_28930                                                       |                                                                                                                                                           |               16 |             62 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_1_addr_2_reg_29410                                                       |                                                                                                                                                           |               16 |             62 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_0_addr_3_reg_28990                                                       |                                                                                                                                                           |               16 |             62 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_6_addr_5_reg_36830                                                                                                              |                                                                                                                                                           |               21 |             62 |         2.95 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_3_addr_1_reg_28170                                                       |                                                                                                                                                           |               17 |             62 |         3.65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_2_addr_3_reg_28870                                                       |                                                                                                                                                           |               16 |             62 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_3_addr_5_reg_37010                                                                                                              |                                                                                                                                                           |               31 |             62 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/indvar_flatten_fu_216[0]_i_1_n_2                                              | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]     |               16 |             62 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/i_fu_212                                                                      | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]     |               22 |             62 |         2.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_2_addr_5_reg_37070                                                                                                              |                                                                                                                                                           |               25 |             62 |         2.48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_7_addr_3_reg_29050                                                       |                                                                                                                                                           |               16 |             62 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_1_addr_5_reg_37130                                                                                                              |                                                                                                                                                           |               19 |             62 |         3.26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_addr_5_reg_37190                                                                                                              |                                                                                                                                                           |               32 |             62 |         1.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_7_addr_2_reg_29530                                                       |                                                                                                                                                           |               16 |             62 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_7_addr_1_reg_28410                                                       |                                                                                                                                                           |               17 |             62 |         3.65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/ap_CS_fsm_state3                                                                                                                     |                                                                                                                                                           |               19 |             62 |         3.26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_5_addr_2_reg_29170                                                       |                                                                                                                                                           |               16 |             62 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_6_addr_3_reg_28630                                                       |                                                                                                                                                           |               16 |             62 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_6_addr_2_reg_29110                                                       |                                                                                                                                                           |               16 |             62 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_6_addr_1_reg_27990                                                       |                                                                                                                                                           |               17 |             62 |         3.65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_5_addr_3_reg_28690                                                       |                                                                                                                                                           |               16 |             62 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_2_addr_2_reg_29350                                                       |                                                                                                                                                           |               16 |             62 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_addr_5_reg_36890                                                                                                              |                                                                                                                                                           |               19 |             62 |         3.26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_4_addr_5_reg_36950                                                                                                              |                                                                                                                                                           |               17 |             62 |         3.65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_5_addr_1_reg_28050                                                       |                                                                                                                                                           |               17 |             62 |         3.65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_4_addr_3_reg_28750                                                       |                                                                                                                                                           |               16 |             62 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_4_addr_2_reg_29230                                                       |                                                                                                                                                           |               16 |             62 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                                   |                                                                                                                                                           |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                                   |                                                                                                                                                           |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                    | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                                   |                                                                                                                                                           |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                   | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push_3                                                                                |                                                                                                                                                           |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push_1                                                                                |                                                                                                                                                           |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                                  |                                                                                                                                                           |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push_2                                                                                |                                                                                                                                                           |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                    | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_6_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                                   |                                                                                                                                                           |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_6_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                    | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_6_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                   | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_3_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                   | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_3_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                    | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_3_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                                   |                                                                                                                                                           |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_4_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                                   |                                                                                                                                                           |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_4_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                    | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_7_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                                   |                                                                                                                                                           |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_7_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                    | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_2_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                                   |                                                                                                                                                           |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_7_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                   | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_7_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push_0                                                                                |                                                                                                                                                           |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_4_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                   | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_2_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                    | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/add_ln17_1_reg_25070                                                          |                                                                                                                                                           |               20 |             63 |         3.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push_0                                                                                |                                                                                                                                                           |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                   | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                   | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push_0                                                                                |                                                                                                                                                           |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                   | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push_0                                                                                |                                                                                                                                                           |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                    | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/ap_CS_fsm_state59                                                                                                                    |                                                                                                                                                           |               24 |             64 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/ap_CS_fsm_state94                                                                                                                    |                                                                                                                                                           |               27 |             74 |         2.74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_7_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               30 |             92 |         3.07 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_6_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                               |                                                                                                                                                           |               32 |             92 |         2.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_7_m_axi_U/store_unit/tmp_valid_reg_0[0]                                                                                         |                                                                                                                                                           |               30 |             92 |         3.07 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_1_m_axi_U/store_unit/E[0]                                                                                                       |                                                                                                                                                           |               25 |             92 |         3.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                              |                                                                                                                                                           |               34 |             92 |         2.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_7_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                             | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               30 |             92 |         3.07 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_6_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                              |                                                                                                                                                           |               32 |             92 |         2.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_2_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                               |                                                                                                                                                           |               27 |             92 |         3.41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_4_m_axi_U/load_unit/E[0]                                                                                                        |                                                                                                                                                           |               26 |             92 |         3.54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_7_m_axi_U/load_unit/E[0]                                                                                                        |                                                                                                                                                           |               27 |             92 |         3.41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_7_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                              |                                                                                                                                                           |               34 |             92 |         2.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_4_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               25 |             92 |         3.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_2_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               20 |             92 |         4.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/E[0]                                                                                                        |                                                                                                                                                           |               26 |             92 |         3.54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_2_m_axi_U/load_unit/E[0]                                                                                                        |                                                                                                                                                           |               17 |             92 |         5.41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_2_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                             | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               28 |             92 |         3.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_2_m_axi_U/store_unit/E[0]                                                                                                       |                                                                                                                                                           |               31 |             92 |         2.97 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_3_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                               |                                                                                                                                                           |               32 |             92 |         2.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/store_unit/E[0]                                                                                                       |                                                                                                                                                           |               26 |             92 |         3.54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_1_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               26 |             92 |         3.54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               27 |             92 |         3.41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_3_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                              |                                                                                                                                                           |               29 |             92 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                               |                                                                                                                                                           |               32 |             92 |         2.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                             | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               27 |             92 |         3.41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_4_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                              |                                                                                                                                                           |               32 |             92 |         2.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_7_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                               |                                                                                                                                                           |               29 |             92 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_2_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                              |                                                                                                                                                           |               29 |             92 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_1_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                             | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               27 |             92 |         3.41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_3_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               19 |             92 |         4.84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_1_m_axi_U/load_unit/E[0]                                                                                                        |                                                                                                                                                           |               23 |             92 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_3_m_axi_U/load_unit/E[0]                                                                                                        |                                                                                                                                                           |               24 |             92 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/load_unit/E[0]                                                                                                        |                                                                                                                                                           |               20 |             92 |         4.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_6_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                             | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               29 |             92 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_3_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                             | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               20 |             92 |         4.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               20 |             92 |         4.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_3_m_axi_U/store_unit/tmp_valid_reg_0[0]                                                                                         |                                                                                                                                                           |               23 |             92 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_1_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                              |                                                                                                                                                           |               31 |             92 |         2.97 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_4_m_axi_U/store_unit/tmp_valid_reg_0[0]                                                                                         |                                                                                                                                                           |               27 |             92 |         3.41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_6_m_axi_U/store_unit/tmp_valid_reg_0[0]                                                                                         |                                                                                                                                                           |               22 |             92 |         4.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_6_m_axi_U/load_unit/E[0]                                                                                                        |                                                                                                                                                           |               27 |             92 |         3.41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                              |                                                                                                                                                           |               33 |             92 |         2.79 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_6_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               25 |             92 |         3.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_1_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                               |                                                                                                                                                           |               30 |             92 |         3.07 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_m_axi_U/store_unit/E[0]                                                                                                       |                                                                                                                                                           |               27 |             92 |         3.41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_4_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                               |                                                                                                                                                           |               33 |             92 |         2.79 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                             | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               27 |             92 |         3.41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_4_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                             | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               29 |             92 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                               |                                                                                                                                                           |               32 |             92 |         2.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_2_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               27 |            122 |         4.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_3_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               25 |            122 |         4.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_7_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               30 |            122 |         4.07 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_4_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               22 |            122 |         5.55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               28 |            122 |         4.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_1_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               25 |            122 |         4.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               29 |            122 |         4.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_6_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                              | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               27 |            122 |         4.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_7_m_axi_U/bus_write/wreq_burst_conv/rs_req/next_req                                                                             | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               31 |            134 |         4.32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_m_axi_U/bus_write/wreq_burst_conv/rs_req/next_req                                                                             | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               27 |            134 |         4.96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_3_m_axi_U/bus_write/wreq_burst_conv/rs_req/next_req                                                                             | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               31 |            134 |         4.32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_4_m_axi_U/bus_write/wreq_burst_conv/rs_req/next_req                                                                             | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               35 |            134 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_1_m_axi_U/bus_write/wreq_burst_conv/rs_req/next_req                                                                             | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               32 |            134 |         4.19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_5_m_axi_U/bus_write/wreq_burst_conv/rs_req/next_req                                                                             | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               27 |            134 |         4.96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_6_m_axi_U/bus_write/wreq_burst_conv/rs_req/next_req                                                                             | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               33 |            134 |         4.06 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_2_m_axi_U/bus_write/wreq_burst_conv/rs_req/next_req                                                                             | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |               35 |            134 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/add_ln32_2_reg_32800                                                                                                                 |                                                                                                                                                           |               53 |            191 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/mul_44ns_46ns_57_5_1_U65/ap_NS_fsm111_out                                                                                            | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/flow_control_loop_pipe_sequential_init_U/clear                         |               61 |            193 |         3.16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter10             |                                                                                                                                                           |               56 |            423 |         7.55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/gmem_0_addr_4_reg_33740                                                                                                              |                                                                                                                                                           |              174 |            496 |         2.85 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/icmp_ln21_reg_2847[0]_i_1_n_2                                                 |                                                                                                                                                           |              132 |            505 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/gmem_0_addr_reg_25960                                                         |                                                                                                                                                           |              141 |            547 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/ap_CS_fsm_state54                                                                                                                    |                                                                                                                                                           |              155 |            589 |         3.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter24_reg         |                                                                                                                                                           |              172 |            753 |         4.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/decompose_0/inst/control_r_s_axi_U/SR[0]                                                                                                       |              336 |            794 |         2.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/ap_CS_fsm_state169                                                                                                                   |                                                                                                                                                           |              256 |            992 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/ap_CS_fsm_state60                                                                                                                    |                                                                                                                                                           |              384 |           1496 |         3.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/ap_CS_fsm_state1                                                                                                                     |                                                                                                                                                           |              373 |           1552 |         4.16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/decompose_0/inst/grp_decompose_Pipeline_init_lu_VITIS_LOOP_18_1_fu_1062/urem_31ns_11ns_10_35_1_U5/decompose_urem_31ns_11ns_10_35_1_divider_u/E[0]     |                                                                                                                                                           |              286 |           1565 |         5.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  |                                                                                                                                                           |              867 |           3784 |         4.36 |
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


