(S (NP (DT This) (NN article)) (VP (VBZ presents) (NP (NP (CD two) (ADJP (NN area/latency) (VBD optimized)) (JJ gate) (NN level) (JJ asynchronous) (JJ full) (NN adder) (NNS designs)) (SBAR (WHNP (WDT which)) (S (VP (VBP correspond) (PP (TO to) (NP (JJ early) (NN output) (NN logic)))))))) (. .))
(S (NP (DT The) (VBN proposed) (JJ full) (NNS adders)) (VP (VP (VBP are) (VP (VBN constructed) (S (VP (VBG using) (NP (DT the) (JJ delay-insensitive) (JJ dual-rail) (NN code)))))) (CC and) (VP (RB adhere) (PP (TO to) (NP (DT the) (JJ four-phase) (NN return-to-zero) (NN handshaking))))) (. .))
(S (PP (IN For) (NP (NP (DT an) (JJ asynchronous) (NN ripple) (NN carry) (NN adder)) (PRN (-LRB- -LRB-) (NP (NNP RCA)) (-RRB- -RRB-)) (VP (VBD constructed) (S (VP (VBG using) (NP (DT the) (VBN proposed) (JJ early) (NN output) (JJ full) (NNS adders))))))) (, ,) (S (NP (DT the) (JJ relative-timing) (NN assumption)) (VP (VBZ becomes) (ADJP (JJ necessary)))) (CC and) (S (NP (NP (DT the) (JJ inherent) (NNS advantages)) (PP (IN of) (NP (DT the) (JJ relative-timed) (NNP RCA)))) (VP (VBP are) (: :) (UCP (NP (PRN (-LRB- -LRB-) (CD 1) (-RRB- -RRB-)) (NP (NN computation))) (PP (IN with) (NP (JJ valid) (NNS inputs))) (PRN (, ,) (INTJ (FW i.e.)) (, ,) (S (NP (RB forward) (NN latency)) (VP (VBZ is) (ADJP (JJ data-dependent))))) (, ,) (CC and) (S (PRN (-LRB- -LRB-) (CD 2) (-RRB- -RRB-)) (NP (NP (NN computation)) (PP (IN with) (NP (NN spacer) (NNS inputs)))) (VP (VBZ involves) (NP (NP (DT a) (NN bare) (JJ minimum) (JJ constant) (NN reverse) (NN latency)) (PP (IN of) (NP (QP (RB just) (CD one)) (JJ full) (NN adder) (NN delay)))) (, ,) (S (ADVP (RB thus)) (VP (VBG resulting) (PP (IN in) (NP (DT the) (JJ optimal) (NN cycle) (NN time)))))))))) (. .))
(S (PP (PP (IN With) (NP (NP (NN respect)) (PP (TO to) (NP (JJ different) (JJ 32-bit) (NNP RCA) (NNS implementations))))) (, ,) (CC and) (PP (IN in) (NP (NP (NN comparison)) (PP (IN with) (NP (DT the) (JJ optimized) (NN strong-indication) (, ,) (NN weak-indication) (, ,) (CC and) (JJ early) (NN output) (JJ full) (NN adder) (NNS designs)))))) (, ,) (NP (NP (CD one)) (PP (IN of) (NP (DT the) (VBN proposed) (JJ early) (NN output) (JJ full) (NNS adders)))) (VP (NNS achieves) (NP (NP (JJ respective) (NNS reductions)) (PP (IN in) (NP (NN latency))) (PP (IN by) (NP (QP (CD 67.8) (, ,) (CD 12.3) (CC and) (CD 6.1)) (NN %)))) (, ,) (SBAR (IN while) (S (NP (DT the) (JJ other) (VBD proposed) (JJ early) (NN output) (JJ full) (NN adder)) (VP (NNS achieves) (NP (NP (VBG corresponding) (NNS reductions)) (PP (IN in) (NP (NN area))) (PP (IN by) (NP (QP (CD 32.6) (, ,) (CD 24.6) (CC and) (CD 6.9)) (NN %)))) (, ,) (PP (IN with) (NP (ADJP (RB practically) (DT no)) (NN power) (NN penalty))))))) (. .))
(S (ADVP (RB Further)) (, ,) (NP (DT the) (VBN proposed) (JJ early) (NN output) (ADJP (JJ full) (NNS adders) (VBN based)) (JJ asynchronous) (NNP RCAs)) (VP (JJ enable) (NP (NP (NP (NP (JJ minimum) (NNS reductions)) (PP (IN in) (NP (NN cycle) (NN time))) (PP (IN by) (NP (CD 83.4) (, ,) (CD 15) (, ,) (CC and) (CD 8.8) (NN %)))) (SBAR (WHADVP (WRB when)) (S (VP (VBG considering) (NP (NP (NN carry-propagation)) (PP (IN over) (NP (NP (DT the) (JJ entire) (NNP RCA) (NN width)) (PP (IN of) (NP (NNS 32-bits)))))))))) (, ,) (CC and) (NP (NP (JJ maximum) (NNS reductions)) (PP (IN in) (NP (NN cycle) (NN time))) (PP (IN by) (NP (CD 97.5) (, ,) (CD 27.4) (, ,) (CC and) (CD 22.4) (NN %))) (PP (IN for) (NP (NP (DT the) (NN consideration)) (PP (IN of) (NP (NP (DT a) (JJ typical) (NN carry) (NN chain) (NN length)) (PP (IN of) (NP (CD 4) (JJ full) (NN adder) (NNS stages)))))))) (, ,) (SBAR (WHADVP (WRB when)) (S (VP (VBN compared) (PP (TO to) (NP (NP (DT the) (JJS least)) (PP (IN of) (NP (NP (DT the) (NN cycle) (NN time) (NNS estimates)) (PP (IN of) (NP (NP (JJ various) (UCP (NN strong-indication) (, ,) (NN weak-indication) (, ,) (CC and) (NX (JJ early) (NN output))) (JJ asynchronous) (NNP RCAs)) (PP (IN of) (NP (JJ similar) (NN size)))))))))))))) (. .))
(S (NP (PDT All) (DT the) (JJ asynchronous) (JJ full) (NNS adders) (CC and) (NNP RCAs)) (VP (VBD were) (VP (VBN realized) (S (VP (VBG using) (NP (JJ standard) (NNS cells)) (PP (IN in) (NP (NP (DT a) (JJ semi-custom) (NN design) (NN fashion)) (PP (VBN based) (PP (IN on) (NP (DT a) (ADJP (CD 32/28) (JJ nm)) (NNP CMOS) (NN process) (NN technology)))))))))) (. .))
