<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>D:\proj\dk_video_csi\src\mipi_csi\DPHY_RX_TOP\temp\MIPI_Rx\rev_1\synlog\DPHY_RX_TOP_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>_~DPHY_RX_DPHY_RX_TOP_|HS_CLK_inferred_clock</data>
<data>611.8 MHz</data>
<data>520.0 MHz</data>
<data>-0.288</data>
</row>
<row>
<data>_~idesx4_DPHY_RX_TOP_|eclko_inferred_clock</data>
<data>150.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>_~idesx4_DPHY_RX_TOP_|sclk_inferred_clock</data>
<data>262.5 MHz</data>
<data>223.1 MHz</data>
<data>-0.672</data>
</row>
<row>
<data>System</data>
<data>2199.3 MHz</data>
<data>1869.2 MHz</data>
<data>-0.080</data>
</row>
</report_table>
