<root><simulation><result_generated_time />2023-05-16 17:59:15<layer><layer_spec />{'B': 1, 'K': 128, 'C': 64, 'OY': 150, 'OX': 150, 'IY': 299, 'IX': 299, 'FY': 1, 'FX': 1, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />184320000<total_data_size_element />{'W': 8192, 'I': 5721664, 'O': 2880000}<total_data_reuse />{'W': 22500, 'I': 32.214404760573146, 'O': 64}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />103/133</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [12, 1, 1], 'O': [768, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 3)], [('OX', 2), ('OY', 2)]], [[('K', 8)], [('K', 8)]], [], []]<I />[[[('K', 8)], [('K', 8)]], [[('OY', 3)], [('OX', 2), ('OY', 2)]], [], []]<O />[[], [[('OY', 3), ('K', 8)], [('OX', 2), ('OY', 2), ('K', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[], [('C', 64), ('OX', 3), ('OX', 25), ('OY', 5), ('OY', 5)], [('K', 2)]]<I />[[], [('C', 64), ('OX', 3), ('OX', 25), ('OY', 5), ('OY', 5), ('K', 2)], []]<O />[[('C', 64)], [('OX', 3), ('OX', 25), ('OY', 5), ('OY', 5)], [('K', 2)]]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [12.0, 1, 1875, 1], 'I': [64.0, 1.0, 2.0, 1.0], 'O': [1.0, 64, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 32768, 65536], 'I': [8, 11520000, 11520000], 'O': [8, 11520000, 23040000], 'O_partial': [8, 0, 0], 'O_final': [0, 11520000, 23040000]}<actual_mem_utilization_individual />{'W': [0.02, 0.0, 0.0], 'I': [0.02, 0.34, 0.0], 'O': [0.02, 0.34, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.69, 0.0], 'I': [0.02, 0.69, 0.0], 'O': [0.02, 0.69, 0.0]}<effective_mem_size_bit />{'W': [8, 32768, 32768], 'I': [8, 11520000, 11520000], 'O': [8, 3840000, 11520000], 'O_partial': [8, 0, 0], 'O_final': [0, 3840000, 11520000]}<total_unit_count />{'W': [768, 64, 1, 1], 'I': [768, 12, 1, 1], 'O': [768, 768, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [12, 12, 1, 1], 'O': [768, 768, 1, 1]}<duplicate_unit_count />{'W': [12.0, 1.0, 1.0, 1.0], 'I': [64.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[15360000, 15360000], [15360000, 8192], [8192, 0]]<I />[[11443328, 11443328], [11443328, 5721664], [5721664, 0]]<O />[[(181440000, 184320000), (2880000, 0)], [(0, 2880000), (2880000, 0)], [(0, 2880000), (0, 0)]]<O_partial />[[(181440000, 184320000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (2880000, 0)], [(0, 2880000), (2880000, 0)], [(0, 2880000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[1920000, 1920000], [240000, 128], [32, 0]]<I />[[1430416, 1430416], [178802, 89401], [22350, 0]]<O />[[(22680000, 23040000), (360000, 0)], [(0, 45000), (45000, 0)], [(0, 11250), (0, 0)]]<O_partial />[([22680000, 23040000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [360000, 0]), ([0, 45000], [45000, 0]), ([0, 11250], [0, 0])]</mem_access_count_word><mac_count><active />184320000<idle />61440000</mac_count></basic_info><energy><total_energy />406120129.2<mem_energy_breakdown><W />[1345.1, 25278.9, 42.6]<I />[1002.1, 27130.2, 29767.2]<O />[16141.4, 8918.4, 14983.3]</mem_energy_breakdown><MAC_energy><active_MAC />402923520.0<idle_MAC />3072000.0<total />405995520.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.6855<utilization_without_data_loading />0.75<utilization_spatial />0.75<utilization_temporal_with_data_loading />0.9141<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />262565<latency_cycle_without_data_loading />240000<ideal_computing_cycle />240000<data_loading><load_cycle_total />22565<load_cycle_individual />{'W': [1, 64, 0], 'I': [1, 22500, 0]}<load_cycle_combined />{'W': 64, 'I': 22500}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-239999], [-239999, 0], [-119936, -119984]], 'I': [[-239999], [-239999, -239999], [-240000, -240000]], 'O': [[-240000], [-240000, -195000], [-195000, -228750]]}<mem_stall_cycle_shared />{'W': [[-239999], [-239999, 0], [0, 0]], 'I': [[-239999], [-239999, 0], [0, 0]], 'O': [[-240000], [-240000, -195000], [-195000, -228750]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 32768, 65536], 'I': [8, 11520000, 11520000], 'O': [8, 11520000, 23040000], 'O_partial': [8, 0, 0], 'O_final': [0, 11520000, 23040000]}<data_size_each_level_total />{'W': [512, 32768, 65536], 'I': [96, 11520000, 11520000], 'O': [6144, 11520000, 23040000]}<loop_cycles_each_level />{'W': [1, 120000, 240000], 'I': [1, 240000, 240000], 'O': [64, 120000, 240000]}<top_ir_loop_size />{'W': [1, 1875, 1], 'I': [1, 2, 1], 'O': [64, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [512.0, 0.3], [0.3, 0.3]], 'I': [[8.0, 8.0], [96.0, 48.0], [48.0, 48.0]], 'O': [[8.0, 0.1], [96.0, 96.0], [96.0, 96.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [512.0, 512.0], [512.0, 0.3]], 'I': [[8.0, 8.0], [96.0, 96.0], [96.0, 48.0]], 'O': [[8.0, 8.0], [6144.0, 96.0], [96.0, 96.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [512.0, 0.3], [0.3, 0]], 'I': [[8.0, 8.0], [96.0, 48.0], [48.0, 0]], 'O': [[8.0, 0.1], [96.0, 96.0], [96.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [704.0, 144.3], [48.3, 96.0]], 'I': [[8.0, 8.0], [704.0, 144.3], [48.3, 96.0]], 'O': [[8.0, 0.1], [704.0, 144.3], [48.3, 96.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 240000], [1, 1, 240000], [120000, 120000, 2]], 'I': [[1, 1, 240000], [1, 1, 240000], [240000, 240000, 1]], 'O': [[1, 1, 240000], [64, 64, 3750], [120000, 120000, 2]]}<trans_time_real />{'W': [[0, 1, 240000], [[0, 1, 240000], [1, 1, 240000]], [[64, 120000, 2], [16, 120000, 2]]], 'I': [[0, 1, 240000], [[0, 1, 240000], [0, 1, 240000]], [[22500, 240000, 1], [5625, 240000, 1]]], 'O': [[0, 1, 240000], [[0, 64, 3750], [12, 64, 3750]], [[22500, 120000, 2], [5625, 120000, 2]]]}<single_stall_cycle />{'W': [[-1], [-1, 0], [-119936, -119984]], 'I': [[-1], [-1, -1], [-217500, -234375]], 'O': [[-1], [-64, -52], [-97500, -114375]]}<single_stall_count />{'W': [239999, 239999, 1], 'I': [239999, 239999, 0], 'O': [240000, 3750, 2]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [64, 0], 'I': [0, 0], 'O': [45000, 0]}, 1: {'W': [239999, 64], 'I': [0, 0], 'O': [45000, 45000]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-239936, -240000], [-195000, -240000]], 1: [[-1, -239936], [-195000, -195000]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.9<mem_area_percentage />99.8 %</area></results><elapsed_time_second />2</simulation></root>