$date
	Sat Nov 01 16:51:37 2025
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module comparator_1bit_behav_tb $end
$var wire 1 ! lt_tb $end
$var wire 1 " gt_tb $end
$var wire 1 # eq_tb $end
$var reg 1 $ a_tb $end
$var reg 1 % b_tb $end
$scope module uut $end
$var wire 1 $ a $end
$var wire 1 # a_igual_b $end
$var wire 1 " a_maior_que_b $end
$var wire 1 ! a_menor_que_b $end
$var wire 1 % b $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
1#
0"
0!
$end
#100
0#
1!
1%
#200
1"
0!
0%
1$
#300
0"
1#
1%
#500
