INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab2/Lab2.srcs/sources_1/imports/Downloads/PartA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab2/Lab2.srcs/sources_1/imports/Downloads/PartB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab2/Lab2.srcs/sources_1/imports/Downloads/PartC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab2/Lab2.srcs/sources_1/new/PartD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab2/Lab2.srcs/sources_1/imports/Downloads/clk_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ckl_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab2/Lab2.srcs/sources_1/imports/Downloads/receive_bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receive_bits
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab2/Lab2.srcs/sources_1/imports/Downloads/send_bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module send_bits
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab2/Lab2.srcs/sim_4/new/PartD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartD_tb
