

================================================================
== Vitis HLS Report for 'matrixmul_3'
================================================================
* Date:           Thu May 22 14:54:08 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        matrixmul_3
* Solution:       hls (Vivado IP Flow Target)
* Product family: azynq
* Target device:  xa7z020-clg400-1I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      281|      281|  2.810 us|  2.810 us|  282|  282|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_A = alloca i64 1" [../mat_mul.cpp:136]   --->   Operation 11 'alloca' 'input_A' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_A_1 = alloca i64 1" [../mat_mul.cpp:136]   --->   Operation 12 'alloca' 'input_A_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_A_2 = alloca i64 1" [../mat_mul.cpp:136]   --->   Operation 13 'alloca' 'input_A_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_A_3 = alloca i64 1" [../mat_mul.cpp:136]   --->   Operation 14 'alloca' 'input_A_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_A_4 = alloca i64 1" [../mat_mul.cpp:136]   --->   Operation 15 'alloca' 'input_A_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_A_5 = alloca i64 1" [../mat_mul.cpp:136]   --->   Operation 16 'alloca' 'input_A_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_A_6 = alloca i64 1" [../mat_mul.cpp:136]   --->   Operation 17 'alloca' 'input_A_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_A_7 = alloca i64 1" [../mat_mul.cpp:136]   --->   Operation 18 'alloca' 'input_A_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_B = alloca i64 1" [../mat_mul.cpp:138]   --->   Operation 19 'alloca' 'input_B' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_B_1 = alloca i64 1" [../mat_mul.cpp:138]   --->   Operation 20 'alloca' 'input_B_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_B_2 = alloca i64 1" [../mat_mul.cpp:138]   --->   Operation 21 'alloca' 'input_B_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input_B_3 = alloca i64 1" [../mat_mul.cpp:138]   --->   Operation 22 'alloca' 'input_B_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input_B_4 = alloca i64 1" [../mat_mul.cpp:138]   --->   Operation 23 'alloca' 'input_B_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%input_B_5 = alloca i64 1" [../mat_mul.cpp:138]   --->   Operation 24 'alloca' 'input_B_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%input_B_6 = alloca i64 1" [../mat_mul.cpp:138]   --->   Operation 25 'alloca' 'input_B_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%input_B_7 = alloca i64 1" [../mat_mul.cpp:138]   --->   Operation 26 'alloca' 'input_B_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%output_C = alloca i64 1" [../mat_mul.cpp:140]   --->   Operation 27 'alloca' 'output_C' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.84>
ST_2 : Operation 28 [2/2] (2.84ns)   --->   "%call_ln0 = call void @matrixmul_3_Pipeline_loop_input_A1_loop_input_A2, i32 %input_A, i32 %input_A_1, i32 %input_A_2, i32 %input_A_3, i32 %input_A_4, i32 %input_A_5, i32 %input_A_6, i32 %input_A_7, i64 %in_A"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 2.84> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 5.04>
ST_3 : Operation 29 [1/2] (5.04ns)   --->   "%call_ln0 = call void @matrixmul_3_Pipeline_loop_input_A1_loop_input_A2, i32 %input_A, i32 %input_A_1, i32 %input_A_2, i32 %input_A_3, i32 %input_A_4, i32 %input_A_5, i32 %input_A_6, i32 %input_A_7, i64 %in_A"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 5.04> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 2.84>
ST_4 : Operation 30 [2/2] (2.84ns)   --->   "%call_ln0 = call void @matrixmul_3_Pipeline_loop_input_B1_loop_input_B2, i32 %input_B_7, i32 %input_B_6, i32 %input_B_5, i32 %input_B_4, i32 %input_B_3, i32 %input_B_2, i32 %input_B_1, i32 %input_B, i64 %in_A"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 2.84> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 5.04>
ST_5 : Operation 31 [1/2] (5.04ns)   --->   "%call_ln0 = call void @matrixmul_3_Pipeline_loop_input_B1_loop_input_B2, i32 %input_B_7, i32 %input_B_6, i32 %input_B_5, i32 %input_B_4, i32 %input_B_3, i32 %input_B_2, i32 %input_B_1, i32 %input_B, i64 %in_A"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 5.04> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmul_3_Pipeline_loop1_loop2, i32 %input_A, i32 %input_A_1, i32 %input_A_2, i32 %input_A_3, i32 %input_A_4, i32 %input_A_5, i32 %input_A_6, i32 %input_A_7, i32 %output_C, i32 %input_B, i32 %input_B_1, i32 %input_B_2, i32 %input_B_3, i32 %input_B_4, i32 %input_B_5, i32 %input_B_6, i32 %input_B_7"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmul_3_Pipeline_loop1_loop2, i32 %input_A, i32 %input_A_1, i32 %input_A_2, i32 %input_A_3, i32 %input_A_4, i32 %input_A_5, i32 %input_A_6, i32 %input_A_7, i32 %output_C, i32 %input_B, i32 %input_B_1, i32 %input_B_2, i32 %input_B_3, i32 %input_B_4, i32 %input_B_5, i32 %input_B_6, i32 %input_B_7"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln0 = call void @matrixmul_3_Pipeline_loop_output_C1_loop_output_C2, i32 %output_C, i64 %out_C"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 5.08>
ST_9 : Operation 35 [1/2] (5.08ns)   --->   "%call_ln0 = call void @matrixmul_3_Pipeline_loop_output_C1_loop_output_C2, i32 %output_C, i64 %out_C"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 5.08> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%spectopmodule_ln132 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../mat_mul.cpp:132]   --->   Operation 36 'spectopmodule' 'spectopmodule_ln132' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln132 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0" [../mat_mul.cpp:132]   --->   Operation 37 'specinterface' 'specinterface_ln132' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_A, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %in_A"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_C, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %out_C"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln197 = ret" [../mat_mul.cpp:197]   --->   Operation 42 'ret' 'ret_ln197' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 2.840ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmul_3_Pipeline_loop_input_A1_loop_input_A2' [26]  (2.840 ns)

 <State 3>: 5.046ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmul_3_Pipeline_loop_input_A1_loop_input_A2' [26]  (5.046 ns)

 <State 4>: 2.840ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmul_3_Pipeline_loop_input_B1_loop_input_B2' [27]  (2.840 ns)

 <State 5>: 5.046ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmul_3_Pipeline_loop_input_B1_loop_input_B2' [27]  (5.046 ns)

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 5.081ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'matrixmul_3_Pipeline_loop_output_C1_loop_output_C2' [29]  (5.081 ns)

 <State 10>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
