ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"ioctl.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text._gpio_mask_pos,"ax",%progbits
  16              		.align	1
  17              		.arch armv6s-m
  18              		.syntax unified
  19              		.code	16
  20              		.thumb_func
  21              		.fpu softvfp
  23              	_gpio_mask_pos:
  24              	.LVL0:
  25              	.LFB52:
  26              		.file 1 "Core/Src/ioctl.c"
   1:Core/Src/ioctl.c **** #include "ioctl.h"
   2:Core/Src/ioctl.c **** 
   3:Core/Src/ioctl.c **** static struct ioctl_options options = {
   4:Core/Src/ioctl.c ****   .untilHalt = false,
   5:Core/Src/ioctl.c ****   .tickMode = true,
   6:Core/Src/ioctl.c ****   .tickReset = false,
   7:Core/Src/ioctl.c ****   .maxTicks = 4
   8:Core/Src/ioctl.c **** };
   9:Core/Src/ioctl.c **** static struct ioctl_options *opts = &options;
  10:Core/Src/ioctl.c **** static char cmd0[IOCTL_CMD_TOKLEN] = {0};
  11:Core/Src/ioctl.c **** static char cmd1[IOCTL_CMD_TOKLEN] = {0};
  12:Core/Src/ioctl.c **** static char cmd2[IOCTL_CMD_TOKLEN] = {0};
  13:Core/Src/ioctl.c **** static char cmd3[IOCTL_CMD_TOKLEN] = {0};
  14:Core/Src/ioctl.c **** static bool cmd_available = false;
  15:Core/Src/ioctl.c **** 
  16:Core/Src/ioctl.c **** bool ioctl_cmd_available() {
  17:Core/Src/ioctl.c ****   return cmd_available;
  18:Core/Src/ioctl.c **** }
  19:Core/Src/ioctl.c **** 
  20:Core/Src/ioctl.c **** void ioctl_init(void) {
  21:Core/Src/ioctl.c ****   HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_SET);
  22:Core/Src/ioctl.c ****   HAL_GPIO_WritePin(NMI_GPIO_Port, NMI_Pin, GPIO_PIN_SET);
  23:Core/Src/ioctl.c ****   HAL_GPIO_WritePin(INT_GPIO_Port, INT_Pin, GPIO_PIN_SET);
  24:Core/Src/ioctl.c ****   HAL_GPIO_WritePin(WAIT_GPIO_Port, WAIT_Pin, GPIO_PIN_SET);
  25:Core/Src/ioctl.c ****   HAL_GPIO_WritePin(BUSRQ_GPIO_Port, BUSRQ_Pin, GPIO_PIN_SET);
  26:Core/Src/ioctl.c ****   HAL_GPIO_WritePin(BUS_PL_GPIO_Port, BUS_PL_Pin, GPIO_PIN_SET);
  27:Core/Src/ioctl.c ****   HAL_GPIO_WritePin(BUS_CP_GPIO_Port, BUS_CP_Pin, GPIO_PIN_RESET);
  28:Core/Src/ioctl.c ****   HAL_GPIO_WritePin(SEGDISP_CS_GPIO_Port, SEGDISP_CS_Pin, GPIO_PIN_SET);
  29:Core/Src/ioctl.c ****   HAL_GPIO_WritePin(TFT_CS_GPIO_Port, TFT_CS_Pin, GPIO_PIN_SET);
  30:Core/Src/ioctl.c ****   HAL_GPIO_WritePin(BUS_CS_GPIO_Port, BUS_CS_Pin, GPIO_PIN_SET);
  31:Core/Src/ioctl.c **** }
  32:Core/Src/ioctl.c **** 
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 2


  33:Core/Src/ioctl.c **** void ioctl_cdc_rx_callback(char *buf, size_t bufsz) {
  34:Core/Src/ioctl.c ****   const char *sep = " \n";
  35:Core/Src/ioctl.c ****   cmd_available = true;
  36:Core/Src/ioctl.c ****   memset(cmd0, 0, IOCTL_CMD_TOKLEN);
  37:Core/Src/ioctl.c ****   memset(cmd1, 0, IOCTL_CMD_TOKLEN);
  38:Core/Src/ioctl.c ****   memset(cmd2, 0, IOCTL_CMD_TOKLEN);
  39:Core/Src/ioctl.c ****   memset(cmd3, 0, IOCTL_CMD_TOKLEN);
  40:Core/Src/ioctl.c **** 
  41:Core/Src/ioctl.c ****   char *tok = strtok(buf, sep);
  42:Core/Src/ioctl.c ****   if (!tok) return;
  43:Core/Src/ioctl.c ****   strcpy(cmd0, tok);
  44:Core/Src/ioctl.c **** 
  45:Core/Src/ioctl.c ****   tok = strtok(NULL, sep);
  46:Core/Src/ioctl.c ****   if (!tok) return;
  47:Core/Src/ioctl.c ****   strcpy(cmd1, tok);
  48:Core/Src/ioctl.c **** 
  49:Core/Src/ioctl.c ****   tok = strtok(NULL, sep);
  50:Core/Src/ioctl.c ****   if (!tok) return;
  51:Core/Src/ioctl.c ****   strcpy(cmd2, tok);
  52:Core/Src/ioctl.c **** 
  53:Core/Src/ioctl.c ****   tok = strtok(NULL, sep);
  54:Core/Src/ioctl.c ****   if (!tok) return;
  55:Core/Src/ioctl.c ****   strcpy(cmd3, tok);
  56:Core/Src/ioctl.c **** }
  57:Core/Src/ioctl.c **** 
  58:Core/Src/ioctl.c **** void ioctl_cmd_handle() {
  59:Core/Src/ioctl.c ****   cmd_available = false;
  60:Core/Src/ioctl.c ****   const char *ack_str = "ack \n";
  61:Core/Src/ioctl.c ****   const char *nack_str = "nack\n";
  62:Core/Src/ioctl.c ****   bool ack = false;
  63:Core/Src/ioctl.c **** 
  64:Core/Src/ioctl.c ****   if (!strcmp(cmd0, "clk")) {
  65:Core/Src/ioctl.c ****     if (!strcmp(cmd1, "start")) {
  66:Core/Src/ioctl.c ****       ioctl_clk_start();
  67:Core/Src/ioctl.c ****       ack = true;
  68:Core/Src/ioctl.c ****     } else if (!strcmp(cmd1, "stop")) {
  69:Core/Src/ioctl.c ****       ioctl_clk_stop();
  70:Core/Src/ioctl.c ****       ack = true;
  71:Core/Src/ioctl.c ****     } else if (cmd1[0] != 0) {
  72:Core/Src/ioctl.c ****       uint32_t freq = strtoll(cmd1, NULL, 10);
  73:Core/Src/ioctl.c ****       ioctl_clk_set_freq(freq);
  74:Core/Src/ioctl.c ****       ack = true;
  75:Core/Src/ioctl.c ****     }
  76:Core/Src/ioctl.c **** 
  77:Core/Src/ioctl.c ****   } else if (!strcmp(cmd0, "tick") || !strcmp(cmd0, "t")) {
  78:Core/Src/ioctl.c ****     uint32_t tickCount = 1;
  79:Core/Src/ioctl.c ****     if (cmd1[0] != 0) {
  80:Core/Src/ioctl.c ****       tickCount = strtoll(cmd1, NULL, 10);
  81:Core/Src/ioctl.c ****     }
  82:Core/Src/ioctl.c **** 
  83:Core/Src/ioctl.c ****     options.tickMode = true;
  84:Core/Src/ioctl.c ****     options.maxTicks = tickCount;
  85:Core/Src/ioctl.c ****     options.tickReset = false;
  86:Core/Src/ioctl.c ****     ioctl_clk_start();
  87:Core/Src/ioctl.c ****     ack = true;
  88:Core/Src/ioctl.c **** 
  89:Core/Src/ioctl.c ****   } else if (!strcmp(cmd0, "rst")) {
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 3


  90:Core/Src/ioctl.c ****     ioctl_reset_cpu();
  91:Core/Src/ioctl.c ****     ack = true;
  92:Core/Src/ioctl.c **** 
  93:Core/Src/ioctl.c ****   } else if (!strcmp(cmd0, "bus")) {
  94:Core/Src/ioctl.c ****     if (!strcmp(cmd1, "acq")) {
  95:Core/Src/ioctl.c ****       ioctl_bus_acquire();
  96:Core/Src/ioctl.c ****       ack = true;
  97:Core/Src/ioctl.c ****     } else if (!strcmp(cmd1, "rel")) {
  98:Core/Src/ioctl.c ****       ioctl_max7219_shutdown();
  99:Core/Src/ioctl.c ****       ioctl_bus_release();
 100:Core/Src/ioctl.c ****       ack = true;
 101:Core/Src/ioctl.c ****     }
 102:Core/Src/ioctl.c **** 
 103:Core/Src/ioctl.c ****   } else if (!strcmp(cmd0, "max")) {
 104:Core/Src/ioctl.c ****     if (!strcmp(cmd1, "on")) {
 105:Core/Src/ioctl.c ****       ack = ioctl_bus_acquired();
 106:Core/Src/ioctl.c ****       if (ack) {
 107:Core/Src/ioctl.c ****         ioctl_max7219_init();
 108:Core/Src/ioctl.c ****       }
 109:Core/Src/ioctl.c ****     } else if (!strcmp(cmd1, "off")) {
 110:Core/Src/ioctl.c ****       ioctl_max7219_shutdown();
 111:Core/Src/ioctl.c ****       ack = true;
 112:Core/Src/ioctl.c ****     }
 113:Core/Src/ioctl.c **** 
 114:Core/Src/ioctl.c ****   } else if (!strcmp(cmd0, "wa")) {
 115:Core/Src/ioctl.c ****     if (cmd1[0] != 0 && ioctl_bus_acquired()) {
 116:Core/Src/ioctl.c ****       uint16_t val = strtol(cmd1, NULL, 16);
 117:Core/Src/ioctl.c ****       ioctl_write_addr(val);
 118:Core/Src/ioctl.c ****       ack = true;
 119:Core/Src/ioctl.c ****     }
 120:Core/Src/ioctl.c **** 
 121:Core/Src/ioctl.c ****   } else if (!strcmp(cmd0, "wd") && ioctl_bus_acquired()) {
 122:Core/Src/ioctl.c ****     if (cmd1[0] != 0) {
 123:Core/Src/ioctl.c ****       uint8_t val = strtol(cmd1, NULL, 16);
 124:Core/Src/ioctl.c ****       ioctl_write_data(val);
 125:Core/Src/ioctl.c ****       ack = true;
 126:Core/Src/ioctl.c ****     }
 127:Core/Src/ioctl.c **** 
 128:Core/Src/ioctl.c ****   } else if (!strcmp(cmd0, "ram")) {
 129:Core/Src/ioctl.c ****     if (!strcmp(cmd1, "wr")) {
 130:Core/Src/ioctl.c ****       HAL_GPIO_WritePin(MEMRQ_GPIO_Port, MEMRQ_Pin, GPIO_PIN_RESET);
 131:Core/Src/ioctl.c ****       HAL_Delay(10);
 132:Core/Src/ioctl.c ****       HAL_GPIO_WritePin(WR_GPIO_Port, WR_Pin, GPIO_PIN_RESET);
 133:Core/Src/ioctl.c ****       HAL_Delay(10);
 134:Core/Src/ioctl.c ****       HAL_GPIO_WritePin(WR_GPIO_Port, WR_Pin, GPIO_PIN_SET);
 135:Core/Src/ioctl.c ****       HAL_Delay(10);
 136:Core/Src/ioctl.c ****       HAL_GPIO_WritePin(MEMRQ_GPIO_Port, MEMRQ_Pin, GPIO_PIN_SET);
 137:Core/Src/ioctl.c ****       ack = true;
 138:Core/Src/ioctl.c ****     }
 139:Core/Src/ioctl.c **** 
 140:Core/Src/ioctl.c ****   } else if (!strcmp(cmd0, "ra")) {
 141:Core/Src/ioctl.c ****     char buf[IOCTL_CMD_TOKLEN] = {0};
 142:Core/Src/ioctl.c ****     uint16_t addr = ioctl_read_addr();
 143:Core/Src/ioctl.c ****     sprintf(buf, "0x%4x\n", addr);
 144:Core/Src/ioctl.c ****     CDC_Transmit_FS((uint8_t *) buf, strlen(buf));
 145:Core/Src/ioctl.c ****     ack = true;
 146:Core/Src/ioctl.c **** 
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 4


 147:Core/Src/ioctl.c ****   } else if (!strcmp(cmd0, "rd")) {
 148:Core/Src/ioctl.c ****     char buf[IOCTL_CMD_TOKLEN] = {0};
 149:Core/Src/ioctl.c ****     uint8_t data = ioctl_read_data();
 150:Core/Src/ioctl.c ****     sprintf(buf, "0x%2x\n", data);
 151:Core/Src/ioctl.c ****     CDC_Transmit_FS((uint8_t *) buf, strlen(buf));
 152:Core/Src/ioctl.c ****     ack = true;
 153:Core/Src/ioctl.c ****   }
 154:Core/Src/ioctl.c **** 
 155:Core/Src/ioctl.c ****   CDC_Transmit_FS((uint8_t *) (ack ? ack_str : nack_str), 5);
 156:Core/Src/ioctl.c **** }
 157:Core/Src/ioctl.c **** 
 158:Core/Src/ioctl.c **** void ioctl_clk_set_freq(uint32_t freq) {
 159:Core/Src/ioctl.c ****   if (freq == 0) {
 160:Core/Src/ioctl.c ****     ioctl_clk_stop();
 161:Core/Src/ioctl.c ****     return;
 162:Core/Src/ioctl.c ****   }
 163:Core/Src/ioctl.c **** 
 164:Core/Src/ioctl.c ****   const uint32_t cpuf = HAL_RCC_GetSysClockFreq();
 165:Core/Src/ioctl.c ****   const uint32_t fratio = cpuf / freq;
 166:Core/Src/ioctl.c ****   const uint32_t limit = fmin(sqrt(fratio), 0xffff);
 167:Core/Src/ioctl.c **** 
 168:Core/Src/ioctl.c ****   uint32_t largestFactor = 1;
 169:Core/Src/ioctl.c ****   for (uint32_t i = 2; i < limit; i++) {
 170:Core/Src/ioctl.c ****     if (fratio % i == 0) {
 171:Core/Src/ioctl.c ****       largestFactor = i;
 172:Core/Src/ioctl.c ****     }
 173:Core/Src/ioctl.c ****   }
 174:Core/Src/ioctl.c **** 
 175:Core/Src/ioctl.c ****   const uint16_t arr = fratio / largestFactor - 1;
 176:Core/Src/ioctl.c ****   const uint16_t psc = largestFactor - 1;
 177:Core/Src/ioctl.c **** 
 178:Core/Src/ioctl.c ****   TIM16->ARR = arr;
 179:Core/Src/ioctl.c ****   TIM16->PSC = psc;
 180:Core/Src/ioctl.c ****   TIM16->CCR1 = arr / 2;
 181:Core/Src/ioctl.c **** }
 182:Core/Src/ioctl.c **** 
 183:Core/Src/ioctl.c **** void ioctl_clk_pulse_callback() {
 184:Core/Src/ioctl.c ****   static uint32_t ticks = 0;
 185:Core/Src/ioctl.c ****   ticks++;
 186:Core/Src/ioctl.c **** 
 187:Core/Src/ioctl.c ****   if (options.tickMode && (ticks >= options.maxTicks)) {
 188:Core/Src/ioctl.c ****     ioctl_clk_stop();
 189:Core/Src/ioctl.c ****     ticks = 0;
 190:Core/Src/ioctl.c ****     opts->tickMode = false;
 191:Core/Src/ioctl.c ****     if (options.tickReset) {
 192:Core/Src/ioctl.c ****       HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_SET);
 193:Core/Src/ioctl.c ****       opts->tickReset = false;
 194:Core/Src/ioctl.c ****     }
 195:Core/Src/ioctl.c ****   }
 196:Core/Src/ioctl.c **** }
 197:Core/Src/ioctl.c **** 
 198:Core/Src/ioctl.c **** void ioctl_clk_start() {
 199:Core/Src/ioctl.c ****   HAL_TIM_PWM_Start_IT(&htim16, TIM_CHANNEL_1);
 200:Core/Src/ioctl.c **** }
 201:Core/Src/ioctl.c **** 
 202:Core/Src/ioctl.c **** void ioctl_clk_stop() {
 203:Core/Src/ioctl.c ****   HAL_TIM_PWM_Stop_IT(&htim16, TIM_CHANNEL_1);
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 5


 204:Core/Src/ioctl.c **** }
 205:Core/Src/ioctl.c **** 
 206:Core/Src/ioctl.c **** void ioctl_reset_cpu() {
 207:Core/Src/ioctl.c ****   HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_RESET);
 208:Core/Src/ioctl.c ****   opts->tickMode = true;
 209:Core/Src/ioctl.c ****   opts->tickReset = true;
 210:Core/Src/ioctl.c ****   opts->maxTicks = 4;
 211:Core/Src/ioctl.c ****   ioctl_clk_set_freq(4);
 212:Core/Src/ioctl.c ****   ioctl_clk_start();
 213:Core/Src/ioctl.c **** }
 214:Core/Src/ioctl.c **** 
 215:Core/Src/ioctl.c **** static uint8_t _gpio_mask_pos(uint16_t pin) {
  27              		.loc 1 215 45 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
 216:Core/Src/ioctl.c ****   for (int i = 0; i < 16; i++) {
  32              		.loc 1 216 3 view .LVU1
  33              	.LBB2:
  34              		.loc 1 216 8 view .LVU2
  35              		.loc 1 216 12 is_stmt 0 view .LVU3
  36 0000 0023     		movs	r3, #0
  37              	.LVL1:
  38              	.L2:
  39              		.loc 1 216 19 is_stmt 1 discriminator 1 view .LVU4
  40              		.loc 1 216 3 is_stmt 0 discriminator 1 view .LVU5
  41 0002 0F2B     		cmp	r3, #15
  42 0004 07DC     		bgt	.L6
 217:Core/Src/ioctl.c ****     if (pin & (1 << i)) {
  43              		.loc 1 217 5 is_stmt 1 view .LVU6
  44              		.loc 1 217 9 is_stmt 0 view .LVU7
  45 0006 0200     		movs	r2, r0
  46 0008 1A41     		asrs	r2, r2, r3
  47              		.loc 1 217 8 view .LVU8
  48 000a D207     		lsls	r2, r2, #31
  49 000c 01D4     		bmi	.L7
 216:Core/Src/ioctl.c ****   for (int i = 0; i < 16; i++) {
  50              		.loc 1 216 27 is_stmt 1 discriminator 2 view .LVU9
 216:Core/Src/ioctl.c ****   for (int i = 0; i < 16; i++) {
  51              		.loc 1 216 28 is_stmt 0 discriminator 2 view .LVU10
  52 000e 0133     		adds	r3, r3, #1
  53              	.LVL2:
 216:Core/Src/ioctl.c ****   for (int i = 0; i < 16; i++) {
  54              		.loc 1 216 28 discriminator 2 view .LVU11
  55 0010 F7E7     		b	.L2
  56              	.L7:
 218:Core/Src/ioctl.c ****       return i;
  57              		.loc 1 218 7 is_stmt 1 view .LVU12
  58              		.loc 1 218 14 is_stmt 0 view .LVU13
  59 0012 D8B2     		uxtb	r0, r3
  60              	.LVL3:
  61              		.loc 1 218 14 view .LVU14
  62 0014 00E0     		b	.L4
  63              	.LVL4:
  64              	.L6:
  65              		.loc 1 218 14 view .LVU15
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 6


  66              	.LBE2:
 219:Core/Src/ioctl.c ****     }
 220:Core/Src/ioctl.c ****   }
 221:Core/Src/ioctl.c ****   return 0xff;
  67              		.loc 1 221 10 view .LVU16
  68 0016 FF20     		movs	r0, #255
  69              	.LVL5:
  70              	.L4:
 222:Core/Src/ioctl.c **** }
  71              		.loc 1 222 1 view .LVU17
  72              		@ sp needed
  73 0018 7047     		bx	lr
  74              		.cfi_endproc
  75              	.LFE52:
  77              		.section	.text.ioctl_cmd_available,"ax",%progbits
  78              		.align	1
  79              		.global	ioctl_cmd_available
  80              		.syntax unified
  81              		.code	16
  82              		.thumb_func
  83              		.fpu softvfp
  85              	ioctl_cmd_available:
  86              	.LFB43:
  16:Core/Src/ioctl.c ****   return cmd_available;
  87              		.loc 1 16 28 is_stmt 1 view -0
  88              		.cfi_startproc
  89              		@ args = 0, pretend = 0, frame = 0
  90              		@ frame_needed = 0, uses_anonymous_args = 0
  91              		@ link register save eliminated.
  17:Core/Src/ioctl.c **** }
  92              		.loc 1 17 3 view .LVU19
  17:Core/Src/ioctl.c **** }
  93              		.loc 1 17 10 is_stmt 0 view .LVU20
  94 0000 014B     		ldr	r3, .L9
  95 0002 1878     		ldrb	r0, [r3]
  18:Core/Src/ioctl.c **** 
  96              		.loc 1 18 1 view .LVU21
  97              		@ sp needed
  98 0004 7047     		bx	lr
  99              	.L10:
 100 0006 C046     		.align	2
 101              	.L9:
 102 0008 00000000 		.word	.LANCHOR0
 103              		.cfi_endproc
 104              	.LFE43:
 106              		.section	.text.ioctl_init,"ax",%progbits
 107              		.align	1
 108              		.global	ioctl_init
 109              		.syntax unified
 110              		.code	16
 111              		.thumb_func
 112              		.fpu softvfp
 114              	ioctl_init:
 115              	.LFB44:
  20:Core/Src/ioctl.c ****   HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_SET);
 116              		.loc 1 20 23 is_stmt 1 view -0
 117              		.cfi_startproc
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 7


 118              		@ args = 0, pretend = 0, frame = 0
 119              		@ frame_needed = 0, uses_anonymous_args = 0
 120 0000 70B5     		push	{r4, r5, r6, lr}
 121              	.LCFI0:
 122              		.cfi_def_cfa_offset 16
 123              		.cfi_offset 4, -16
 124              		.cfi_offset 5, -12
 125              		.cfi_offset 6, -8
 126              		.cfi_offset 14, -4
  21:Core/Src/ioctl.c ****   HAL_GPIO_WritePin(NMI_GPIO_Port, NMI_Pin, GPIO_PIN_SET);
 127              		.loc 1 21 3 view .LVU23
 128 0002 9025     		movs	r5, #144
 129 0004 ED05     		lsls	r5, r5, #23
 130 0006 0122     		movs	r2, #1
 131 0008 8021     		movs	r1, #128
 132 000a 2800     		movs	r0, r5
 133 000c FFF7FEFF 		bl	HAL_GPIO_WritePin
 134              	.LVL6:
  22:Core/Src/ioctl.c ****   HAL_GPIO_WritePin(INT_GPIO_Port, INT_Pin, GPIO_PIN_SET);
 135              		.loc 1 22 3 view .LVU24
 136 0010 8021     		movs	r1, #128
 137 0012 194C     		ldr	r4, .L12
 138 0014 0122     		movs	r2, #1
 139 0016 C900     		lsls	r1, r1, #3
 140 0018 2000     		movs	r0, r4
 141 001a FFF7FEFF 		bl	HAL_GPIO_WritePin
 142              	.LVL7:
  23:Core/Src/ioctl.c ****   HAL_GPIO_WritePin(WAIT_GPIO_Port, WAIT_Pin, GPIO_PIN_SET);
 143              		.loc 1 23 3 view .LVU25
 144 001e 0122     		movs	r2, #1
 145 0020 0221     		movs	r1, #2
 146 0022 2000     		movs	r0, r4
 147 0024 FFF7FEFF 		bl	HAL_GPIO_WritePin
 148              	.LVL8:
  24:Core/Src/ioctl.c ****   HAL_GPIO_WritePin(BUSRQ_GPIO_Port, BUSRQ_Pin, GPIO_PIN_SET);
 149              		.loc 1 24 3 view .LVU26
 150 0028 8021     		movs	r1, #128
 151 002a 0122     		movs	r2, #1
 152 002c 4900     		lsls	r1, r1, #1
 153 002e 2800     		movs	r0, r5
 154 0030 FFF7FEFF 		bl	HAL_GPIO_WritePin
 155              	.LVL9:
  25:Core/Src/ioctl.c ****   HAL_GPIO_WritePin(BUS_PL_GPIO_Port, BUS_PL_Pin, GPIO_PIN_SET);
 156              		.loc 1 25 3 view .LVU27
 157 0034 8021     		movs	r1, #128
 158 0036 0122     		movs	r2, #1
 159 0038 8901     		lsls	r1, r1, #6
 160 003a 2000     		movs	r0, r4
 161 003c FFF7FEFF 		bl	HAL_GPIO_WritePin
 162              	.LVL10:
  26:Core/Src/ioctl.c ****   HAL_GPIO_WritePin(BUS_CP_GPIO_Port, BUS_CP_Pin, GPIO_PIN_RESET);
 163              		.loc 1 26 3 view .LVU28
 164 0040 0E4E     		ldr	r6, .L12+4
 165 0042 0122     		movs	r2, #1
 166 0044 0121     		movs	r1, #1
 167 0046 3000     		movs	r0, r6
 168 0048 FFF7FEFF 		bl	HAL_GPIO_WritePin
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 8


 169              	.LVL11:
  27:Core/Src/ioctl.c ****   HAL_GPIO_WritePin(SEGDISP_CS_GPIO_Port, SEGDISP_CS_Pin, GPIO_PIN_SET);
 170              		.loc 1 27 3 view .LVU29
 171 004c 0022     		movs	r2, #0
 172 004e 0221     		movs	r1, #2
 173 0050 3000     		movs	r0, r6
 174 0052 FFF7FEFF 		bl	HAL_GPIO_WritePin
 175              	.LVL12:
  28:Core/Src/ioctl.c ****   HAL_GPIO_WritePin(TFT_CS_GPIO_Port, TFT_CS_Pin, GPIO_PIN_SET);
 176              		.loc 1 28 3 view .LVU30
 177 0056 0122     		movs	r2, #1
 178 0058 4021     		movs	r1, #64
 179 005a 2000     		movs	r0, r4
 180 005c FFF7FEFF 		bl	HAL_GPIO_WritePin
 181              	.LVL13:
  29:Core/Src/ioctl.c ****   HAL_GPIO_WritePin(BUS_CS_GPIO_Port, BUS_CS_Pin, GPIO_PIN_SET);
 182              		.loc 1 29 3 view .LVU31
 183 0060 0122     		movs	r2, #1
 184 0062 1021     		movs	r1, #16
 185 0064 2000     		movs	r0, r4
 186 0066 FFF7FEFF 		bl	HAL_GPIO_WritePin
 187              	.LVL14:
  30:Core/Src/ioctl.c **** }
 188              		.loc 1 30 3 view .LVU32
 189 006a 8021     		movs	r1, #128
 190 006c 0122     		movs	r2, #1
 191 006e 0902     		lsls	r1, r1, #8
 192 0070 2800     		movs	r0, r5
 193 0072 FFF7FEFF 		bl	HAL_GPIO_WritePin
 194              	.LVL15:
  31:Core/Src/ioctl.c **** 
 195              		.loc 1 31 1 is_stmt 0 view .LVU33
 196              		@ sp needed
 197 0076 70BD     		pop	{r4, r5, r6, pc}
 198              	.L13:
 199              		.align	2
 200              	.L12:
 201 0078 00040048 		.word	1207960576
 202 007c 00140048 		.word	1207964672
 203              		.cfi_endproc
 204              	.LFE44:
 206              		.section	.rodata.ioctl_cdc_rx_callback.str1.4,"aMS",%progbits,1
 207              		.align	2
 208              	.LC6:
 209 0000 200A00   		.ascii	" \012\000"
 210              		.section	.text.ioctl_cdc_rx_callback,"ax",%progbits
 211              		.align	1
 212              		.global	ioctl_cdc_rx_callback
 213              		.syntax unified
 214              		.code	16
 215              		.thumb_func
 216              		.fpu softvfp
 218              	ioctl_cdc_rx_callback:
 219              	.LVL16:
 220              	.LFB45:
  33:Core/Src/ioctl.c ****   const char *sep = " \n";
 221              		.loc 1 33 53 is_stmt 1 view -0
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 9


 222              		.cfi_startproc
 223              		@ args = 0, pretend = 0, frame = 0
 224              		@ frame_needed = 0, uses_anonymous_args = 0
  33:Core/Src/ioctl.c ****   const char *sep = " \n";
 225              		.loc 1 33 53 is_stmt 0 view .LVU35
 226 0000 10B5     		push	{r4, lr}
 227              	.LCFI1:
 228              		.cfi_def_cfa_offset 8
 229              		.cfi_offset 4, -8
 230              		.cfi_offset 14, -4
 231 0002 0400     		movs	r4, r0
  34:Core/Src/ioctl.c ****   cmd_available = true;
 232              		.loc 1 34 3 is_stmt 1 view .LVU36
 233              	.LVL17:
  35:Core/Src/ioctl.c ****   memset(cmd0, 0, IOCTL_CMD_TOKLEN);
 234              		.loc 1 35 3 view .LVU37
  35:Core/Src/ioctl.c ****   memset(cmd0, 0, IOCTL_CMD_TOKLEN);
 235              		.loc 1 35 17 is_stmt 0 view .LVU38
 236 0004 1D4B     		ldr	r3, .L16
 237 0006 0122     		movs	r2, #1
 238 0008 1A70     		strb	r2, [r3]
  36:Core/Src/ioctl.c ****   memset(cmd1, 0, IOCTL_CMD_TOKLEN);
 239              		.loc 1 36 3 is_stmt 1 view .LVU39
 240 000a 0932     		adds	r2, r2, #9
 241 000c 0021     		movs	r1, #0
 242              	.LVL18:
  36:Core/Src/ioctl.c ****   memset(cmd1, 0, IOCTL_CMD_TOKLEN);
 243              		.loc 1 36 3 is_stmt 0 view .LVU40
 244 000e 1C48     		ldr	r0, .L16+4
 245              	.LVL19:
  36:Core/Src/ioctl.c ****   memset(cmd1, 0, IOCTL_CMD_TOKLEN);
 246              		.loc 1 36 3 view .LVU41
 247 0010 FFF7FEFF 		bl	memset
 248              	.LVL20:
  37:Core/Src/ioctl.c ****   memset(cmd2, 0, IOCTL_CMD_TOKLEN);
 249              		.loc 1 37 3 is_stmt 1 view .LVU42
 250 0014 0A22     		movs	r2, #10
 251 0016 0021     		movs	r1, #0
 252 0018 1A48     		ldr	r0, .L16+8
 253 001a FFF7FEFF 		bl	memset
 254              	.LVL21:
  38:Core/Src/ioctl.c ****   memset(cmd3, 0, IOCTL_CMD_TOKLEN);
 255              		.loc 1 38 3 view .LVU43
 256 001e 0A22     		movs	r2, #10
 257 0020 0021     		movs	r1, #0
 258 0022 1948     		ldr	r0, .L16+12
 259 0024 FFF7FEFF 		bl	memset
 260              	.LVL22:
  39:Core/Src/ioctl.c **** 
 261              		.loc 1 39 3 view .LVU44
 262 0028 0A22     		movs	r2, #10
 263 002a 0021     		movs	r1, #0
 264 002c 1748     		ldr	r0, .L16+16
 265 002e FFF7FEFF 		bl	memset
 266              	.LVL23:
  41:Core/Src/ioctl.c ****   if (!tok) return;
 267              		.loc 1 41 3 view .LVU45
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 10


  41:Core/Src/ioctl.c ****   if (!tok) return;
 268              		.loc 1 41 15 is_stmt 0 view .LVU46
 269 0032 1749     		ldr	r1, .L16+20
 270 0034 2000     		movs	r0, r4
 271 0036 FFF7FEFF 		bl	strtok
 272              	.LVL24:
 273 003a 011E     		subs	r1, r0, #0
 274              	.LVL25:
  42:Core/Src/ioctl.c ****   strcpy(cmd0, tok);
 275              		.loc 1 42 3 is_stmt 1 view .LVU47
  42:Core/Src/ioctl.c ****   strcpy(cmd0, tok);
 276              		.loc 1 42 6 is_stmt 0 view .LVU48
 277 003c 1DD0     		beq	.L14
  43:Core/Src/ioctl.c **** 
 278              		.loc 1 43 3 is_stmt 1 view .LVU49
 279 003e 1048     		ldr	r0, .L16+4
 280              	.LVL26:
  43:Core/Src/ioctl.c **** 
 281              		.loc 1 43 3 is_stmt 0 view .LVU50
 282 0040 FFF7FEFF 		bl	strcpy
 283              	.LVL27:
  45:Core/Src/ioctl.c ****   if (!tok) return;
 284              		.loc 1 45 3 is_stmt 1 view .LVU51
  45:Core/Src/ioctl.c ****   if (!tok) return;
 285              		.loc 1 45 9 is_stmt 0 view .LVU52
 286 0044 1249     		ldr	r1, .L16+20
 287 0046 0020     		movs	r0, #0
 288 0048 FFF7FEFF 		bl	strtok
 289              	.LVL28:
 290 004c 011E     		subs	r1, r0, #0
 291              	.LVL29:
  46:Core/Src/ioctl.c ****   strcpy(cmd1, tok);
 292              		.loc 1 46 3 is_stmt 1 view .LVU53
  46:Core/Src/ioctl.c ****   strcpy(cmd1, tok);
 293              		.loc 1 46 6 is_stmt 0 view .LVU54
 294 004e 14D0     		beq	.L14
  47:Core/Src/ioctl.c **** 
 295              		.loc 1 47 3 is_stmt 1 view .LVU55
 296 0050 0C48     		ldr	r0, .L16+8
 297              	.LVL30:
  47:Core/Src/ioctl.c **** 
 298              		.loc 1 47 3 is_stmt 0 view .LVU56
 299 0052 FFF7FEFF 		bl	strcpy
 300              	.LVL31:
  49:Core/Src/ioctl.c ****   if (!tok) return;
 301              		.loc 1 49 3 is_stmt 1 view .LVU57
  49:Core/Src/ioctl.c ****   if (!tok) return;
 302              		.loc 1 49 9 is_stmt 0 view .LVU58
 303 0056 0E49     		ldr	r1, .L16+20
 304 0058 0020     		movs	r0, #0
 305 005a FFF7FEFF 		bl	strtok
 306              	.LVL32:
 307 005e 011E     		subs	r1, r0, #0
 308              	.LVL33:
  50:Core/Src/ioctl.c ****   strcpy(cmd2, tok);
 309              		.loc 1 50 3 is_stmt 1 view .LVU59
  50:Core/Src/ioctl.c ****   strcpy(cmd2, tok);
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 11


 310              		.loc 1 50 6 is_stmt 0 view .LVU60
 311 0060 0BD0     		beq	.L14
  51:Core/Src/ioctl.c **** 
 312              		.loc 1 51 3 is_stmt 1 view .LVU61
 313 0062 0948     		ldr	r0, .L16+12
 314              	.LVL34:
  51:Core/Src/ioctl.c **** 
 315              		.loc 1 51 3 is_stmt 0 view .LVU62
 316 0064 FFF7FEFF 		bl	strcpy
 317              	.LVL35:
  53:Core/Src/ioctl.c ****   if (!tok) return;
 318              		.loc 1 53 3 is_stmt 1 view .LVU63
  53:Core/Src/ioctl.c ****   if (!tok) return;
 319              		.loc 1 53 9 is_stmt 0 view .LVU64
 320 0068 0949     		ldr	r1, .L16+20
 321 006a 0020     		movs	r0, #0
 322 006c FFF7FEFF 		bl	strtok
 323              	.LVL36:
 324 0070 011E     		subs	r1, r0, #0
 325              	.LVL37:
  54:Core/Src/ioctl.c ****   strcpy(cmd3, tok);
 326              		.loc 1 54 3 is_stmt 1 view .LVU65
  54:Core/Src/ioctl.c ****   strcpy(cmd3, tok);
 327              		.loc 1 54 6 is_stmt 0 view .LVU66
 328 0072 02D0     		beq	.L14
  55:Core/Src/ioctl.c **** }
 329              		.loc 1 55 3 is_stmt 1 view .LVU67
 330 0074 0548     		ldr	r0, .L16+16
 331              	.LVL38:
  55:Core/Src/ioctl.c **** }
 332              		.loc 1 55 3 is_stmt 0 view .LVU68
 333 0076 FFF7FEFF 		bl	strcpy
 334              	.LVL39:
 335              	.L14:
  56:Core/Src/ioctl.c **** 
 336              		.loc 1 56 1 view .LVU69
 337              		@ sp needed
 338              	.LVL40:
  56:Core/Src/ioctl.c **** 
 339              		.loc 1 56 1 view .LVU70
 340 007a 10BD     		pop	{r4, pc}
 341              	.L17:
 342              		.align	2
 343              	.L16:
 344 007c 00000000 		.word	.LANCHOR0
 345 0080 00000000 		.word	.LANCHOR1
 346 0084 00000000 		.word	.LANCHOR2
 347 0088 00000000 		.word	.LANCHOR3
 348 008c 00000000 		.word	.LANCHOR4
 349 0090 00000000 		.word	.LC6
 350              		.cfi_endproc
 351              	.LFE45:
 353              		.section	.text.ioctl_clk_start,"ax",%progbits
 354              		.align	1
 355              		.global	ioctl_clk_start
 356              		.syntax unified
 357              		.code	16
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 12


 358              		.thumb_func
 359              		.fpu softvfp
 361              	ioctl_clk_start:
 362              	.LFB49:
 198:Core/Src/ioctl.c ****   HAL_TIM_PWM_Start_IT(&htim16, TIM_CHANNEL_1);
 363              		.loc 1 198 24 is_stmt 1 view -0
 364              		.cfi_startproc
 365              		@ args = 0, pretend = 0, frame = 0
 366              		@ frame_needed = 0, uses_anonymous_args = 0
 367 0000 10B5     		push	{r4, lr}
 368              	.LCFI2:
 369              		.cfi_def_cfa_offset 8
 370              		.cfi_offset 4, -8
 371              		.cfi_offset 14, -4
 199:Core/Src/ioctl.c **** }
 372              		.loc 1 199 3 view .LVU72
 373 0002 0021     		movs	r1, #0
 374 0004 0148     		ldr	r0, .L19
 375 0006 FFF7FEFF 		bl	HAL_TIM_PWM_Start_IT
 376              	.LVL41:
 200:Core/Src/ioctl.c **** 
 377              		.loc 1 200 1 is_stmt 0 view .LVU73
 378              		@ sp needed
 379 000a 10BD     		pop	{r4, pc}
 380              	.L20:
 381              		.align	2
 382              	.L19:
 383 000c 00000000 		.word	htim16
 384              		.cfi_endproc
 385              	.LFE49:
 387              		.section	.text.ioctl_clk_stop,"ax",%progbits
 388              		.align	1
 389              		.global	ioctl_clk_stop
 390              		.syntax unified
 391              		.code	16
 392              		.thumb_func
 393              		.fpu softvfp
 395              	ioctl_clk_stop:
 396              	.LFB50:
 202:Core/Src/ioctl.c ****   HAL_TIM_PWM_Stop_IT(&htim16, TIM_CHANNEL_1);
 397              		.loc 1 202 23 is_stmt 1 view -0
 398              		.cfi_startproc
 399              		@ args = 0, pretend = 0, frame = 0
 400              		@ frame_needed = 0, uses_anonymous_args = 0
 401 0000 10B5     		push	{r4, lr}
 402              	.LCFI3:
 403              		.cfi_def_cfa_offset 8
 404              		.cfi_offset 4, -8
 405              		.cfi_offset 14, -4
 203:Core/Src/ioctl.c **** }
 406              		.loc 1 203 3 view .LVU75
 407 0002 0021     		movs	r1, #0
 408 0004 0148     		ldr	r0, .L22
 409 0006 FFF7FEFF 		bl	HAL_TIM_PWM_Stop_IT
 410              	.LVL42:
 204:Core/Src/ioctl.c **** 
 411              		.loc 1 204 1 is_stmt 0 view .LVU76
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 13


 412              		@ sp needed
 413 000a 10BD     		pop	{r4, pc}
 414              	.L23:
 415              		.align	2
 416              	.L22:
 417 000c 00000000 		.word	htim16
 418              		.cfi_endproc
 419              	.LFE50:
 421              		.global	__aeabi_uidiv
 422              		.global	__aeabi_ui2d
 423              		.global	__aeabi_d2uiz
 424              		.global	__aeabi_uidivmod
 425              		.section	.text.ioctl_clk_set_freq,"ax",%progbits
 426              		.align	1
 427              		.global	ioctl_clk_set_freq
 428              		.syntax unified
 429              		.code	16
 430              		.thumb_func
 431              		.fpu softvfp
 433              	ioctl_clk_set_freq:
 434              	.LVL43:
 435              	.LFB47:
 158:Core/Src/ioctl.c ****   if (freq == 0) {
 436              		.loc 1 158 40 is_stmt 1 view -0
 437              		.cfi_startproc
 438              		@ args = 0, pretend = 0, frame = 0
 439              		@ frame_needed = 0, uses_anonymous_args = 0
 158:Core/Src/ioctl.c ****   if (freq == 0) {
 440              		.loc 1 158 40 is_stmt 0 view .LVU78
 441 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 442              	.LCFI4:
 443              		.cfi_def_cfa_offset 24
 444              		.cfi_offset 3, -24
 445              		.cfi_offset 4, -20
 446              		.cfi_offset 5, -16
 447              		.cfi_offset 6, -12
 448              		.cfi_offset 7, -8
 449              		.cfi_offset 14, -4
 450 0002 041E     		subs	r4, r0, #0
 159:Core/Src/ioctl.c ****     ioctl_clk_stop();
 451              		.loc 1 159 3 is_stmt 1 view .LVU79
 159:Core/Src/ioctl.c ****     ioctl_clk_stop();
 452              		.loc 1 159 6 is_stmt 0 view .LVU80
 453 0004 13D0     		beq	.L31
 164:Core/Src/ioctl.c ****   const uint32_t fratio = cpuf / freq;
 454              		.loc 1 164 3 is_stmt 1 view .LVU81
 164:Core/Src/ioctl.c ****   const uint32_t fratio = cpuf / freq;
 455              		.loc 1 164 25 is_stmt 0 view .LVU82
 456 0006 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 457              	.LVL44:
 165:Core/Src/ioctl.c ****   const uint32_t limit = fmin(sqrt(fratio), 0xffff);
 458              		.loc 1 165 3 is_stmt 1 view .LVU83
 165:Core/Src/ioctl.c ****   const uint32_t limit = fmin(sqrt(fratio), 0xffff);
 459              		.loc 1 165 18 is_stmt 0 view .LVU84
 460 000a 2100     		movs	r1, r4
 461 000c FFF7FEFF 		bl	__aeabi_uidiv
 462              	.LVL45:
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 14


 165:Core/Src/ioctl.c ****   const uint32_t limit = fmin(sqrt(fratio), 0xffff);
 463              		.loc 1 165 18 view .LVU85
 464 0010 0500     		movs	r5, r0
 465              	.LVL46:
 166:Core/Src/ioctl.c **** 
 466              		.loc 1 166 3 is_stmt 1 view .LVU86
 166:Core/Src/ioctl.c **** 
 467              		.loc 1 166 26 is_stmt 0 view .LVU87
 468 0012 FFF7FEFF 		bl	__aeabi_ui2d
 469              	.LVL47:
 166:Core/Src/ioctl.c **** 
 470              		.loc 1 166 26 view .LVU88
 471 0016 FFF7FEFF 		bl	sqrt
 472              	.LVL48:
 473 001a 0022     		movs	r2, #0
 474 001c 134B     		ldr	r3, .L33
 475 001e FFF7FEFF 		bl	fmin
 476              	.LVL49:
 166:Core/Src/ioctl.c **** 
 477              		.loc 1 166 18 view .LVU89
 478 0022 FFF7FEFF 		bl	__aeabi_d2uiz
 479              	.LVL50:
 480 0026 0700     		movs	r7, r0
 481              	.LVL51:
 168:Core/Src/ioctl.c ****   for (uint32_t i = 2; i < limit; i++) {
 482              		.loc 1 168 3 is_stmt 1 view .LVU90
 169:Core/Src/ioctl.c ****     if (fratio % i == 0) {
 483              		.loc 1 169 3 view .LVU91
 484              	.LBB3:
 169:Core/Src/ioctl.c ****     if (fratio % i == 0) {
 485              		.loc 1 169 8 view .LVU92
 169:Core/Src/ioctl.c ****     if (fratio % i == 0) {
 486              		.loc 1 169 17 is_stmt 0 view .LVU93
 487 0028 0224     		movs	r4, #2
 488              	.LVL52:
 169:Core/Src/ioctl.c ****     if (fratio % i == 0) {
 489              		.loc 1 169 17 view .LVU94
 490              	.LBE3:
 168:Core/Src/ioctl.c ****   for (uint32_t i = 2; i < limit; i++) {
 491              		.loc 1 168 12 view .LVU95
 492 002a 0126     		movs	r6, #1
 493              	.LBB4:
 169:Core/Src/ioctl.c ****     if (fratio % i == 0) {
 494              		.loc 1 169 3 view .LVU96
 495 002c 03E0     		b	.L27
 496              	.LVL53:
 497              	.L31:
 169:Core/Src/ioctl.c ****     if (fratio % i == 0) {
 498              		.loc 1 169 3 view .LVU97
 499              	.LBE4:
 160:Core/Src/ioctl.c ****     return;
 500              		.loc 1 160 5 is_stmt 1 view .LVU98
 501 002e FFF7FEFF 		bl	ioctl_clk_stop
 502              	.LVL54:
 161:Core/Src/ioctl.c ****   }
 503              		.loc 1 161 5 view .LVU99
 504 0032 19E0     		b	.L24
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 15


 505              	.LVL55:
 506              	.L28:
 507              	.LBB5:
 169:Core/Src/ioctl.c ****     if (fratio % i == 0) {
 508              		.loc 1 169 35 discriminator 2 view .LVU100
 169:Core/Src/ioctl.c ****     if (fratio % i == 0) {
 509              		.loc 1 169 36 is_stmt 0 discriminator 2 view .LVU101
 510 0034 0134     		adds	r4, r4, #1
 511              	.LVL56:
 512              	.L27:
 169:Core/Src/ioctl.c ****     if (fratio % i == 0) {
 513              		.loc 1 169 24 is_stmt 1 discriminator 1 view .LVU102
 169:Core/Src/ioctl.c ****     if (fratio % i == 0) {
 514              		.loc 1 169 3 is_stmt 0 discriminator 1 view .LVU103
 515 0036 BC42     		cmp	r4, r7
 516 0038 07D2     		bcs	.L32
 170:Core/Src/ioctl.c ****       largestFactor = i;
 517              		.loc 1 170 5 is_stmt 1 view .LVU104
 170:Core/Src/ioctl.c ****       largestFactor = i;
 518              		.loc 1 170 16 is_stmt 0 view .LVU105
 519 003a 2100     		movs	r1, r4
 520 003c 2800     		movs	r0, r5
 521 003e FFF7FEFF 		bl	__aeabi_uidivmod
 522              	.LVL57:
 170:Core/Src/ioctl.c ****       largestFactor = i;
 523              		.loc 1 170 8 view .LVU106
 524 0042 0029     		cmp	r1, #0
 525 0044 F6D1     		bne	.L28
 171:Core/Src/ioctl.c ****     }
 526              		.loc 1 171 21 view .LVU107
 527 0046 2600     		movs	r6, r4
 528              	.LVL58:
 171:Core/Src/ioctl.c ****     }
 529              		.loc 1 171 21 view .LVU108
 530 0048 F4E7     		b	.L28
 531              	.LVL59:
 532              	.L32:
 171:Core/Src/ioctl.c ****     }
 533              		.loc 1 171 21 view .LVU109
 534              	.LBE5:
 175:Core/Src/ioctl.c ****   const uint16_t psc = largestFactor - 1;
 535              		.loc 1 175 3 is_stmt 1 view .LVU110
 175:Core/Src/ioctl.c ****   const uint16_t psc = largestFactor - 1;
 536              		.loc 1 175 31 is_stmt 0 view .LVU111
 537 004a 3100     		movs	r1, r6
 538 004c 2800     		movs	r0, r5
 539 004e FFF7FEFF 		bl	__aeabi_uidiv
 540              	.LVL60:
 175:Core/Src/ioctl.c ****   const uint16_t psc = largestFactor - 1;
 541              		.loc 1 175 47 view .LVU112
 542 0052 83B2     		uxth	r3, r0
 175:Core/Src/ioctl.c ****   const uint16_t psc = largestFactor - 1;
 543              		.loc 1 175 18 view .LVU113
 544 0054 013B     		subs	r3, r3, #1
 545 0056 9BB2     		uxth	r3, r3
 546              	.LVL61:
 176:Core/Src/ioctl.c **** 
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 16


 547              		.loc 1 176 3 is_stmt 1 view .LVU114
 176:Core/Src/ioctl.c **** 
 548              		.loc 1 176 38 is_stmt 0 view .LVU115
 549 0058 B6B2     		uxth	r6, r6
 550              	.LVL62:
 176:Core/Src/ioctl.c **** 
 551              		.loc 1 176 18 view .LVU116
 552 005a 013E     		subs	r6, r6, #1
 553 005c B6B2     		uxth	r6, r6
 554              	.LVL63:
 178:Core/Src/ioctl.c ****   TIM16->PSC = psc;
 555              		.loc 1 178 3 is_stmt 1 view .LVU117
 178:Core/Src/ioctl.c ****   TIM16->PSC = psc;
 556              		.loc 1 178 14 is_stmt 0 view .LVU118
 557 005e 044A     		ldr	r2, .L33+4
 558 0060 D362     		str	r3, [r2, #44]
 179:Core/Src/ioctl.c ****   TIM16->CCR1 = arr / 2;
 559              		.loc 1 179 3 is_stmt 1 view .LVU119
 179:Core/Src/ioctl.c ****   TIM16->CCR1 = arr / 2;
 560              		.loc 1 179 14 is_stmt 0 view .LVU120
 561 0062 9662     		str	r6, [r2, #40]
 180:Core/Src/ioctl.c **** }
 562              		.loc 1 180 3 is_stmt 1 view .LVU121
 180:Core/Src/ioctl.c **** }
 563              		.loc 1 180 21 is_stmt 0 view .LVU122
 564 0064 5B08     		lsrs	r3, r3, #1
 565              	.LVL64:
 180:Core/Src/ioctl.c **** }
 566              		.loc 1 180 15 view .LVU123
 567 0066 5363     		str	r3, [r2, #52]
 568              	.LVL65:
 569              	.L24:
 181:Core/Src/ioctl.c **** 
 570              		.loc 1 181 1 view .LVU124
 571              		@ sp needed
 572 0068 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 573              	.L34:
 574 006a C046     		.align	2
 575              	.L33:
 576 006c E0FFEF40 		.word	1089470432
 577 0070 00440140 		.word	1073824768
 578              		.cfi_endproc
 579              	.LFE47:
 581              		.section	.text.ioctl_clk_pulse_callback,"ax",%progbits
 582              		.align	1
 583              		.global	ioctl_clk_pulse_callback
 584              		.syntax unified
 585              		.code	16
 586              		.thumb_func
 587              		.fpu softvfp
 589              	ioctl_clk_pulse_callback:
 590              	.LFB48:
 183:Core/Src/ioctl.c ****   static uint32_t ticks = 0;
 591              		.loc 1 183 33 is_stmt 1 view -0
 592              		.cfi_startproc
 593              		@ args = 0, pretend = 0, frame = 0
 594              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 17


 595 0000 10B5     		push	{r4, lr}
 596              	.LCFI5:
 597              		.cfi_def_cfa_offset 8
 598              		.cfi_offset 4, -8
 599              		.cfi_offset 14, -4
 184:Core/Src/ioctl.c ****   ticks++;
 600              		.loc 1 184 3 view .LVU126
 185:Core/Src/ioctl.c **** 
 601              		.loc 1 185 3 view .LVU127
 185:Core/Src/ioctl.c **** 
 602              		.loc 1 185 8 is_stmt 0 view .LVU128
 603 0002 104A     		ldr	r2, .L38
 604 0004 1368     		ldr	r3, [r2]
 605 0006 0133     		adds	r3, r3, #1
 606 0008 1360     		str	r3, [r2]
 187:Core/Src/ioctl.c ****     ioctl_clk_stop();
 607              		.loc 1 187 3 is_stmt 1 view .LVU129
 187:Core/Src/ioctl.c ****     ioctl_clk_stop();
 608              		.loc 1 187 14 is_stmt 0 view .LVU130
 609 000a 0F4A     		ldr	r2, .L38+4
 610 000c 5278     		ldrb	r2, [r2, #1]
 187:Core/Src/ioctl.c ****     ioctl_clk_stop();
 611              		.loc 1 187 6 view .LVU131
 612 000e 002A     		cmp	r2, #0
 613 0010 03D0     		beq	.L35
 187:Core/Src/ioctl.c ****     ioctl_clk_stop();
 614              		.loc 1 187 44 discriminator 1 view .LVU132
 615 0012 0D4A     		ldr	r2, .L38+4
 616 0014 5268     		ldr	r2, [r2, #4]
 187:Core/Src/ioctl.c ****     ioctl_clk_stop();
 617              		.loc 1 187 24 discriminator 1 view .LVU133
 618 0016 9342     		cmp	r3, r2
 619 0018 00D2     		bcs	.L37
 620              	.L35:
 196:Core/Src/ioctl.c **** 
 621              		.loc 1 196 1 view .LVU134
 622              		@ sp needed
 623 001a 10BD     		pop	{r4, pc}
 624              	.L37:
 188:Core/Src/ioctl.c ****     ticks = 0;
 625              		.loc 1 188 5 is_stmt 1 view .LVU135
 626 001c FFF7FEFF 		bl	ioctl_clk_stop
 627              	.LVL66:
 189:Core/Src/ioctl.c ****     opts->tickMode = false;
 628              		.loc 1 189 5 view .LVU136
 189:Core/Src/ioctl.c ****     opts->tickMode = false;
 629              		.loc 1 189 11 is_stmt 0 view .LVU137
 630 0020 0022     		movs	r2, #0
 631 0022 084B     		ldr	r3, .L38
 632 0024 1A60     		str	r2, [r3]
 190:Core/Src/ioctl.c ****     if (options.tickReset) {
 633              		.loc 1 190 5 is_stmt 1 view .LVU138
 190:Core/Src/ioctl.c ****     if (options.tickReset) {
 634              		.loc 1 190 20 is_stmt 0 view .LVU139
 635 0026 084B     		ldr	r3, .L38+4
 636 0028 5A70     		strb	r2, [r3, #1]
 191:Core/Src/ioctl.c ****       HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_SET);
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 18


 637              		.loc 1 191 5 is_stmt 1 view .LVU140
 191:Core/Src/ioctl.c ****       HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_SET);
 638              		.loc 1 191 16 is_stmt 0 view .LVU141
 639 002a 9B78     		ldrb	r3, [r3, #2]
 191:Core/Src/ioctl.c ****       HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_SET);
 640              		.loc 1 191 8 view .LVU142
 641 002c 002B     		cmp	r3, #0
 642 002e F4D0     		beq	.L35
 192:Core/Src/ioctl.c ****       opts->tickReset = false;
 643              		.loc 1 192 7 is_stmt 1 view .LVU143
 644 0030 9020     		movs	r0, #144
 645 0032 0132     		adds	r2, r2, #1
 646 0034 8021     		movs	r1, #128
 647 0036 C005     		lsls	r0, r0, #23
 648 0038 FFF7FEFF 		bl	HAL_GPIO_WritePin
 649              	.LVL67:
 193:Core/Src/ioctl.c ****     }
 650              		.loc 1 193 7 view .LVU144
 193:Core/Src/ioctl.c ****     }
 651              		.loc 1 193 23 is_stmt 0 view .LVU145
 652 003c 024B     		ldr	r3, .L38+4
 653 003e 0022     		movs	r2, #0
 654 0040 9A70     		strb	r2, [r3, #2]
 196:Core/Src/ioctl.c **** 
 655              		.loc 1 196 1 view .LVU146
 656 0042 EAE7     		b	.L35
 657              	.L39:
 658              		.align	2
 659              	.L38:
 660 0044 00000000 		.word	.LANCHOR5
 661 0048 00000000 		.word	.LANCHOR6
 662              		.cfi_endproc
 663              	.LFE48:
 665              		.section	.text.ioctl_reset_cpu,"ax",%progbits
 666              		.align	1
 667              		.global	ioctl_reset_cpu
 668              		.syntax unified
 669              		.code	16
 670              		.thumb_func
 671              		.fpu softvfp
 673              	ioctl_reset_cpu:
 674              	.LFB51:
 206:Core/Src/ioctl.c ****   HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_RESET);
 675              		.loc 1 206 24 is_stmt 1 view -0
 676              		.cfi_startproc
 677              		@ args = 0, pretend = 0, frame = 0
 678              		@ frame_needed = 0, uses_anonymous_args = 0
 679 0000 10B5     		push	{r4, lr}
 680              	.LCFI6:
 681              		.cfi_def_cfa_offset 8
 682              		.cfi_offset 4, -8
 683              		.cfi_offset 14, -4
 207:Core/Src/ioctl.c ****   opts->tickMode = true;
 684              		.loc 1 207 3 view .LVU148
 685 0002 9020     		movs	r0, #144
 686 0004 0022     		movs	r2, #0
 687 0006 8021     		movs	r1, #128
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 19


 688 0008 C005     		lsls	r0, r0, #23
 689 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
 690              	.LVL68:
 208:Core/Src/ioctl.c ****   opts->tickReset = true;
 691              		.loc 1 208 3 view .LVU149
 208:Core/Src/ioctl.c ****   opts->tickReset = true;
 692              		.loc 1 208 18 is_stmt 0 view .LVU150
 693 000e 064B     		ldr	r3, .L41
 694 0010 0122     		movs	r2, #1
 695 0012 5A70     		strb	r2, [r3, #1]
 209:Core/Src/ioctl.c ****   opts->maxTicks = 4;
 696              		.loc 1 209 3 is_stmt 1 view .LVU151
 209:Core/Src/ioctl.c ****   opts->maxTicks = 4;
 697              		.loc 1 209 19 is_stmt 0 view .LVU152
 698 0014 9A70     		strb	r2, [r3, #2]
 210:Core/Src/ioctl.c ****   ioctl_clk_set_freq(4);
 699              		.loc 1 210 3 is_stmt 1 view .LVU153
 210:Core/Src/ioctl.c ****   ioctl_clk_set_freq(4);
 700              		.loc 1 210 18 is_stmt 0 view .LVU154
 701 0016 0332     		adds	r2, r2, #3
 702 0018 5A60     		str	r2, [r3, #4]
 211:Core/Src/ioctl.c ****   ioctl_clk_start();
 703              		.loc 1 211 3 is_stmt 1 view .LVU155
 704 001a 0420     		movs	r0, #4
 705 001c FFF7FEFF 		bl	ioctl_clk_set_freq
 706              	.LVL69:
 212:Core/Src/ioctl.c **** }
 707              		.loc 1 212 3 view .LVU156
 708 0020 FFF7FEFF 		bl	ioctl_clk_start
 709              	.LVL70:
 213:Core/Src/ioctl.c **** 
 710              		.loc 1 213 1 is_stmt 0 view .LVU157
 711              		@ sp needed
 712 0024 10BD     		pop	{r4, pc}
 713              	.L42:
 714 0026 C046     		.align	2
 715              	.L41:
 716 0028 00000000 		.word	.LANCHOR6
 717              		.cfi_endproc
 718              	.LFE51:
 720              		.section	.text.ioctl_bus_ctl_input,"ax",%progbits
 721              		.align	1
 722              		.global	ioctl_bus_ctl_input
 723              		.syntax unified
 724              		.code	16
 725              		.thumb_func
 726              		.fpu softvfp
 728              	ioctl_bus_ctl_input:
 729              	.LFB53:
 223:Core/Src/ioctl.c **** 
 224:Core/Src/ioctl.c **** // Set input mode for MRQ, IRQ, RD, WR pins
 225:Core/Src/ioctl.c **** void ioctl_bus_ctl_input() {
 730              		.loc 1 225 28 is_stmt 1 view -0
 731              		.cfi_startproc
 732              		@ args = 0, pretend = 0, frame = 0
 733              		@ frame_needed = 0, uses_anonymous_args = 0
 734 0000 70B5     		push	{r4, r5, r6, lr}
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 20


 735              	.LCFI7:
 736              		.cfi_def_cfa_offset 16
 737              		.cfi_offset 4, -16
 738              		.cfi_offset 5, -12
 739              		.cfi_offset 6, -8
 740              		.cfi_offset 14, -4
 226:Core/Src/ioctl.c ****   MEMRQ_GPIO_Port->MODER &= ~(0b11 << (_gpio_mask_pos(MEMRQ_Pin) * 2));
 741              		.loc 1 226 3 view .LVU159
 742              		.loc 1 226 40 is_stmt 0 view .LVU160
 743 0002 8020     		movs	r0, #128
 744 0004 C001     		lsls	r0, r0, #7
 745 0006 FFF7FEFF 		bl	_gpio_mask_pos
 746              	.LVL71:
 747              		.loc 1 226 66 view .LVU161
 748 000a 4000     		lsls	r0, r0, #1
 749              		.loc 1 226 36 view .LVU162
 750 000c 0324     		movs	r4, #3
 751 000e 2200     		movs	r2, r4
 752 0010 8240     		lsls	r2, r2, r0
 753              		.loc 1 226 26 view .LVU163
 754 0012 124D     		ldr	r5, .L44
 755 0014 2B68     		ldr	r3, [r5]
 756 0016 9343     		bics	r3, r2
 757 0018 2B60     		str	r3, [r5]
 227:Core/Src/ioctl.c ****   IORQ_GPIO_Port->MODER &= ~(0b11 << (_gpio_mask_pos(IORQ_Pin) * 2));
 758              		.loc 1 227 3 is_stmt 1 view .LVU164
 759              		.loc 1 227 39 is_stmt 0 view .LVU165
 760 001a 8020     		movs	r0, #128
 761 001c 0002     		lsls	r0, r0, #8
 762 001e FFF7FEFF 		bl	_gpio_mask_pos
 763              	.LVL72:
 764              		.loc 1 227 64 view .LVU166
 765 0022 4000     		lsls	r0, r0, #1
 766              		.loc 1 227 35 view .LVU167
 767 0024 2200     		movs	r2, r4
 768 0026 8240     		lsls	r2, r2, r0
 769              		.loc 1 227 25 view .LVU168
 770 0028 2B68     		ldr	r3, [r5]
 771 002a 9343     		bics	r3, r2
 772 002c 2B60     		str	r3, [r5]
 228:Core/Src/ioctl.c ****   RD_GPIO_Port->MODER &= ~(0b11 << (_gpio_mask_pos(RD_Pin) * 2));
 773              		.loc 1 228 3 is_stmt 1 view .LVU169
 774              		.loc 1 228 37 is_stmt 0 view .LVU170
 775 002e 8020     		movs	r0, #128
 776 0030 8000     		lsls	r0, r0, #2
 777 0032 FFF7FEFF 		bl	_gpio_mask_pos
 778              	.LVL73:
 779              		.loc 1 228 60 view .LVU171
 780 0036 4000     		lsls	r0, r0, #1
 781              		.loc 1 228 33 view .LVU172
 782 0038 2200     		movs	r2, r4
 783 003a 8240     		lsls	r2, r2, r0
 784              		.loc 1 228 23 view .LVU173
 785 003c 9025     		movs	r5, #144
 786 003e ED05     		lsls	r5, r5, #23
 787 0040 2B68     		ldr	r3, [r5]
 788 0042 9343     		bics	r3, r2
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 21


 789 0044 2B60     		str	r3, [r5]
 229:Core/Src/ioctl.c ****   WR_GPIO_Port->MODER &= ~(0b11 << (_gpio_mask_pos(WR_Pin) * 2));
 790              		.loc 1 229 3 is_stmt 1 view .LVU174
 791              		.loc 1 229 37 is_stmt 0 view .LVU175
 792 0046 8020     		movs	r0, #128
 793 0048 C000     		lsls	r0, r0, #3
 794 004a FFF7FEFF 		bl	_gpio_mask_pos
 795              	.LVL74:
 796              		.loc 1 229 60 view .LVU176
 797 004e 4000     		lsls	r0, r0, #1
 798              		.loc 1 229 33 view .LVU177
 799 0050 8440     		lsls	r4, r4, r0
 800              		.loc 1 229 23 view .LVU178
 801 0052 2B68     		ldr	r3, [r5]
 802 0054 A343     		bics	r3, r4
 803 0056 2B60     		str	r3, [r5]
 230:Core/Src/ioctl.c **** }
 804              		.loc 1 230 1 view .LVU179
 805              		@ sp needed
 806 0058 70BD     		pop	{r4, r5, r6, pc}
 807              	.L45:
 808 005a C046     		.align	2
 809              	.L44:
 810 005c 00040048 		.word	1207960576
 811              		.cfi_endproc
 812              	.LFE53:
 814              		.section	.text.ioctl_bus_ctl_output,"ax",%progbits
 815              		.align	1
 816              		.global	ioctl_bus_ctl_output
 817              		.syntax unified
 818              		.code	16
 819              		.thumb_func
 820              		.fpu softvfp
 822              	ioctl_bus_ctl_output:
 823              	.LFB54:
 231:Core/Src/ioctl.c **** 
 232:Core/Src/ioctl.c **** // Set output mode for MRQ, IRQ, RD, WR pins
 233:Core/Src/ioctl.c **** void ioctl_bus_ctl_output() {
 824              		.loc 1 233 29 is_stmt 1 view -0
 825              		.cfi_startproc
 826              		@ args = 0, pretend = 0, frame = 0
 827              		@ frame_needed = 0, uses_anonymous_args = 0
 828 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 829              	.LCFI8:
 830              		.cfi_def_cfa_offset 20
 831              		.cfi_offset 4, -20
 832              		.cfi_offset 5, -16
 833              		.cfi_offset 6, -12
 834              		.cfi_offset 7, -8
 835              		.cfi_offset 14, -4
 836 0002 D646     		mov	lr, r10
 837 0004 4F46     		mov	r7, r9
 838 0006 4646     		mov	r6, r8
 839 0008 C0B5     		push	{r6, r7, lr}
 840              	.LCFI9:
 841              		.cfi_def_cfa_offset 32
 842              		.cfi_offset 8, -32
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 22


 843              		.cfi_offset 9, -28
 844              		.cfi_offset 10, -24
 234:Core/Src/ioctl.c ****   MEMRQ_GPIO_Port->MODER |= (0b01 << (_gpio_mask_pos(MEMRQ_Pin) * 2));
 845              		.loc 1 234 3 view .LVU181
 846              		.loc 1 234 39 is_stmt 0 view .LVU182
 847 000a 8023     		movs	r3, #128
 848 000c DB01     		lsls	r3, r3, #7
 849 000e 9A46     		mov	r10, r3
 850 0010 1800     		movs	r0, r3
 851 0012 FFF7FEFF 		bl	_gpio_mask_pos
 852              	.LVL75:
 853              		.loc 1 234 65 view .LVU183
 854 0016 4000     		lsls	r0, r0, #1
 855              		.loc 1 234 26 view .LVU184
 856 0018 214D     		ldr	r5, .L47
 857 001a 2B68     		ldr	r3, [r5]
 858              		.loc 1 234 35 view .LVU185
 859 001c 0126     		movs	r6, #1
 860 001e 3200     		movs	r2, r6
 861 0020 8240     		lsls	r2, r2, r0
 862              		.loc 1 234 26 view .LVU186
 863 0022 1343     		orrs	r3, r2
 864 0024 2B60     		str	r3, [r5]
 235:Core/Src/ioctl.c ****   IORQ_GPIO_Port->MODER |= (0b01 << (_gpio_mask_pos(IORQ_Pin) * 2));
 865              		.loc 1 235 3 is_stmt 1 view .LVU187
 866              		.loc 1 235 38 is_stmt 0 view .LVU188
 867 0026 8023     		movs	r3, #128
 868 0028 1B02     		lsls	r3, r3, #8
 869 002a 9946     		mov	r9, r3
 870 002c 1800     		movs	r0, r3
 871 002e FFF7FEFF 		bl	_gpio_mask_pos
 872              	.LVL76:
 873              		.loc 1 235 63 view .LVU189
 874 0032 4000     		lsls	r0, r0, #1
 875              		.loc 1 235 25 view .LVU190
 876 0034 2B68     		ldr	r3, [r5]
 877              		.loc 1 235 34 view .LVU191
 878 0036 3200     		movs	r2, r6
 879 0038 8240     		lsls	r2, r2, r0
 880              		.loc 1 235 25 view .LVU192
 881 003a 1343     		orrs	r3, r2
 882 003c 2B60     		str	r3, [r5]
 236:Core/Src/ioctl.c ****   RD_GPIO_Port->MODER |= (0b01 << (_gpio_mask_pos(RD_Pin) * 2));
 883              		.loc 1 236 3 is_stmt 1 view .LVU193
 884              		.loc 1 236 36 is_stmt 0 view .LVU194
 885 003e 8023     		movs	r3, #128
 886 0040 9B00     		lsls	r3, r3, #2
 887 0042 9846     		mov	r8, r3
 888 0044 1800     		movs	r0, r3
 889 0046 FFF7FEFF 		bl	_gpio_mask_pos
 890              	.LVL77:
 891              		.loc 1 236 59 view .LVU195
 892 004a 4000     		lsls	r0, r0, #1
 893              		.loc 1 236 23 view .LVU196
 894 004c 9024     		movs	r4, #144
 895 004e E405     		lsls	r4, r4, #23
 896 0050 2368     		ldr	r3, [r4]
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 23


 897              		.loc 1 236 32 view .LVU197
 898 0052 3200     		movs	r2, r6
 899 0054 8240     		lsls	r2, r2, r0
 900              		.loc 1 236 23 view .LVU198
 901 0056 1343     		orrs	r3, r2
 902 0058 2360     		str	r3, [r4]
 237:Core/Src/ioctl.c ****   WR_GPIO_Port->MODER |= (0b01 << (_gpio_mask_pos(WR_Pin) * 2));
 903              		.loc 1 237 3 is_stmt 1 view .LVU199
 904              		.loc 1 237 36 is_stmt 0 view .LVU200
 905 005a 8027     		movs	r7, #128
 906 005c FF00     		lsls	r7, r7, #3
 907 005e 3800     		movs	r0, r7
 908 0060 FFF7FEFF 		bl	_gpio_mask_pos
 909              	.LVL78:
 910              		.loc 1 237 59 view .LVU201
 911 0064 4000     		lsls	r0, r0, #1
 912              		.loc 1 237 23 view .LVU202
 913 0066 2368     		ldr	r3, [r4]
 914              		.loc 1 237 32 view .LVU203
 915 0068 8640     		lsls	r6, r6, r0
 916              		.loc 1 237 23 view .LVU204
 917 006a 1E43     		orrs	r6, r3
 918 006c 2660     		str	r6, [r4]
 238:Core/Src/ioctl.c **** 
 239:Core/Src/ioctl.c ****   HAL_GPIO_WritePin(MEMRQ_GPIO_Port, MEMRQ_Pin, GPIO_PIN_SET);
 919              		.loc 1 239 3 is_stmt 1 view .LVU205
 920 006e 0122     		movs	r2, #1
 921 0070 5146     		mov	r1, r10
 922 0072 2800     		movs	r0, r5
 923 0074 FFF7FEFF 		bl	HAL_GPIO_WritePin
 924              	.LVL79:
 240:Core/Src/ioctl.c ****   HAL_GPIO_WritePin(IORQ_GPIO_Port, IORQ_Pin, GPIO_PIN_SET);
 925              		.loc 1 240 3 view .LVU206
 926 0078 0122     		movs	r2, #1
 927 007a 4946     		mov	r1, r9
 928 007c 2800     		movs	r0, r5
 929 007e FFF7FEFF 		bl	HAL_GPIO_WritePin
 930              	.LVL80:
 241:Core/Src/ioctl.c ****   HAL_GPIO_WritePin(RD_GPIO_Port, RD_Pin, GPIO_PIN_SET);
 931              		.loc 1 241 3 view .LVU207
 932 0082 0122     		movs	r2, #1
 933 0084 4146     		mov	r1, r8
 934 0086 2000     		movs	r0, r4
 935 0088 FFF7FEFF 		bl	HAL_GPIO_WritePin
 936              	.LVL81:
 242:Core/Src/ioctl.c ****   HAL_GPIO_WritePin(WR_GPIO_Port, WR_Pin, GPIO_PIN_SET);
 937              		.loc 1 242 3 view .LVU208
 938 008c 0122     		movs	r2, #1
 939 008e 3900     		movs	r1, r7
 940 0090 2000     		movs	r0, r4
 941 0092 FFF7FEFF 		bl	HAL_GPIO_WritePin
 942              	.LVL82:
 243:Core/Src/ioctl.c **** }
 943              		.loc 1 243 1 is_stmt 0 view .LVU209
 944              		@ sp needed
 945 0096 E0BC     		pop	{r5, r6, r7}
 946 0098 BA46     		mov	r10, r7
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 24


 947 009a B146     		mov	r9, r6
 948 009c A846     		mov	r8, r5
 949 009e F0BD     		pop	{r4, r5, r6, r7, pc}
 950              	.L48:
 951              		.align	2
 952              	.L47:
 953 00a0 00040048 		.word	1207960576
 954              		.cfi_endproc
 955              	.LFE54:
 957              		.section	.rodata.ioctl_bus_acquire.str1.4,"aMS",%progbits,1
 958              		.align	2
 959              	.LC13:
 960 0000 42757320 		.ascii	"Bus acquired\012\000"
 960      61637175 
 960      69726564 
 960      0A00
 961              		.section	.text.ioctl_bus_acquire,"ax",%progbits
 962              		.align	1
 963              		.global	ioctl_bus_acquire
 964              		.syntax unified
 965              		.code	16
 966              		.thumb_func
 967              		.fpu softvfp
 969              	ioctl_bus_acquire:
 970              	.LFB55:
 244:Core/Src/ioctl.c **** 
 245:Core/Src/ioctl.c **** void ioctl_bus_acquire() {
 971              		.loc 1 245 26 is_stmt 1 view -0
 972              		.cfi_startproc
 973              		@ args = 0, pretend = 0, frame = 0
 974              		@ frame_needed = 0, uses_anonymous_args = 0
 975 0000 10B5     		push	{r4, lr}
 976              	.LCFI10:
 977              		.cfi_def_cfa_offset 8
 978              		.cfi_offset 4, -8
 979              		.cfi_offset 14, -4
 246:Core/Src/ioctl.c ****   HAL_GPIO_WritePin(BUSRQ_GPIO_Port, BUSRQ_Pin, GPIO_PIN_RESET);
 980              		.loc 1 246 3 view .LVU211
 981 0002 8021     		movs	r1, #128
 982 0004 0022     		movs	r2, #0
 983 0006 8901     		lsls	r1, r1, #6
 984 0008 0A48     		ldr	r0, .L51
 985 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
 986              	.LVL83:
 247:Core/Src/ioctl.c ****   ioctl_clk_start();
 987              		.loc 1 247 3 view .LVU212
 988 000e FFF7FEFF 		bl	ioctl_clk_start
 989              	.LVL84:
 248:Core/Src/ioctl.c ****   while (HAL_GPIO_ReadPin(BUSACK_GPIO_Port, BUSACK_Pin));
 990              		.loc 1 248 3 view .LVU213
 991              	.L50:
 992              		.loc 1 248 57 discriminator 1 view .LVU214
 993              		.loc 1 248 9 discriminator 1 view .LVU215
 994              		.loc 1 248 10 is_stmt 0 discriminator 1 view .LVU216
 995 0012 8021     		movs	r1, #128
 996 0014 4901     		lsls	r1, r1, #5
 997 0016 0748     		ldr	r0, .L51
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 25


 998 0018 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 999              	.LVL85:
 1000              		.loc 1 248 9 discriminator 1 view .LVU217
 1001 001c 0028     		cmp	r0, #0
 1002 001e F8D1     		bne	.L50
 249:Core/Src/ioctl.c ****   ioctl_clk_stop();
 1003              		.loc 1 249 3 is_stmt 1 view .LVU218
 1004 0020 FFF7FEFF 		bl	ioctl_clk_stop
 1005              	.LVL86:
 250:Core/Src/ioctl.c ****   ioctl_bus_ctl_output();
 1006              		.loc 1 250 3 view .LVU219
 1007 0024 FFF7FEFF 		bl	ioctl_bus_ctl_output
 1008              	.LVL87:
 251:Core/Src/ioctl.c ****   CDC_Transmit_FS((uint8_t *) "Bus acquired\n", 13);
 1009              		.loc 1 251 3 view .LVU220
 1010 0028 0D21     		movs	r1, #13
 1011 002a 0348     		ldr	r0, .L51+4
 1012 002c FFF7FEFF 		bl	CDC_Transmit_FS
 1013              	.LVL88:
 252:Core/Src/ioctl.c **** }
 1014              		.loc 1 252 1 is_stmt 0 view .LVU221
 1015              		@ sp needed
 1016 0030 10BD     		pop	{r4, pc}
 1017              	.L52:
 1018 0032 C046     		.align	2
 1019              	.L51:
 1020 0034 00040048 		.word	1207960576
 1021 0038 00000000 		.word	.LC13
 1022              		.cfi_endproc
 1023              	.LFE55:
 1025              		.section	.text.ioctl_bus_acquired,"ax",%progbits
 1026              		.align	1
 1027              		.global	ioctl_bus_acquired
 1028              		.syntax unified
 1029              		.code	16
 1030              		.thumb_func
 1031              		.fpu softvfp
 1033              	ioctl_bus_acquired:
 1034              	.LFB56:
 253:Core/Src/ioctl.c **** 
 254:Core/Src/ioctl.c **** bool ioctl_bus_acquired() {
 1035              		.loc 1 254 27 is_stmt 1 view -0
 1036              		.cfi_startproc
 1037              		@ args = 0, pretend = 0, frame = 0
 1038              		@ frame_needed = 0, uses_anonymous_args = 0
 1039 0000 10B5     		push	{r4, lr}
 1040              	.LCFI11:
 1041              		.cfi_def_cfa_offset 8
 1042              		.cfi_offset 4, -8
 1043              		.cfi_offset 14, -4
 255:Core/Src/ioctl.c ****   return !HAL_GPIO_ReadPin(BUSACK_GPIO_Port, BUSACK_Pin);
 1044              		.loc 1 255 3 view .LVU223
 1045              		.loc 1 255 11 is_stmt 0 view .LVU224
 1046 0002 8021     		movs	r1, #128
 1047 0004 4901     		lsls	r1, r1, #5
 1048 0006 0348     		ldr	r0, .L54
 1049 0008 FFF7FEFF 		bl	HAL_GPIO_ReadPin
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 26


 1050              	.LVL89:
 1051              		.loc 1 255 10 view .LVU225
 1052 000c 4342     		rsbs	r3, r0, #0
 1053 000e 5841     		adcs	r0, r0, r3
 1054 0010 C0B2     		uxtb	r0, r0
 256:Core/Src/ioctl.c **** }
 1055              		.loc 1 256 1 view .LVU226
 1056              		@ sp needed
 1057 0012 10BD     		pop	{r4, pc}
 1058              	.L55:
 1059              		.align	2
 1060              	.L54:
 1061 0014 00040048 		.word	1207960576
 1062              		.cfi_endproc
 1063              	.LFE56:
 1065              		.section	.text.ioctl_bus_release,"ax",%progbits
 1066              		.align	1
 1067              		.global	ioctl_bus_release
 1068              		.syntax unified
 1069              		.code	16
 1070              		.thumb_func
 1071              		.fpu softvfp
 1073              	ioctl_bus_release:
 1074              	.LFB57:
 257:Core/Src/ioctl.c **** 
 258:Core/Src/ioctl.c **** void ioctl_bus_release() {
 1075              		.loc 1 258 26 is_stmt 1 view -0
 1076              		.cfi_startproc
 1077              		@ args = 0, pretend = 0, frame = 0
 1078              		@ frame_needed = 0, uses_anonymous_args = 0
 1079 0000 10B5     		push	{r4, lr}
 1080              	.LCFI12:
 1081              		.cfi_def_cfa_offset 8
 1082              		.cfi_offset 4, -8
 1083              		.cfi_offset 14, -4
 259:Core/Src/ioctl.c ****   ioctl_bus_ctl_input();
 1084              		.loc 1 259 3 view .LVU228
 1085 0002 FFF7FEFF 		bl	ioctl_bus_ctl_input
 1086              	.LVL90:
 260:Core/Src/ioctl.c ****   HAL_GPIO_WritePin(BUSRQ_GPIO_Port, BUSRQ_Pin, GPIO_PIN_SET);
 1087              		.loc 1 260 3 view .LVU229
 1088 0006 8021     		movs	r1, #128
 1089 0008 0122     		movs	r2, #1
 1090 000a 8901     		lsls	r1, r1, #6
 1091 000c 0148     		ldr	r0, .L57
 1092 000e FFF7FEFF 		bl	HAL_GPIO_WritePin
 1093              	.LVL91:
 261:Core/Src/ioctl.c **** }
 1094              		.loc 1 261 1 is_stmt 0 view .LVU230
 1095              		@ sp needed
 1096 0012 10BD     		pop	{r4, pc}
 1097              	.L58:
 1098              		.align	2
 1099              	.L57:
 1100 0014 00040048 		.word	1207960576
 1101              		.cfi_endproc
 1102              	.LFE57:
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 27


 1104              		.section	.text.ioctl_read_addr,"ax",%progbits
 1105              		.align	1
 1106              		.global	ioctl_read_addr
 1107              		.syntax unified
 1108              		.code	16
 1109              		.thumb_func
 1110              		.fpu softvfp
 1112              	ioctl_read_addr:
 1113              	.LFB58:
 262:Core/Src/ioctl.c **** 
 263:Core/Src/ioctl.c **** uint16_t ioctl_read_addr() {
 1114              		.loc 1 263 28 is_stmt 1 view -0
 1115              		.cfi_startproc
 1116              		@ args = 0, pretend = 0, frame = 0
 1117              		@ frame_needed = 0, uses_anonymous_args = 0
 1118 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1119              	.LCFI13:
 1120              		.cfi_def_cfa_offset 24
 1121              		.cfi_offset 3, -24
 1122              		.cfi_offset 4, -20
 1123              		.cfi_offset 5, -16
 1124              		.cfi_offset 6, -12
 1125              		.cfi_offset 7, -8
 1126              		.cfi_offset 14, -4
 264:Core/Src/ioctl.c ****   HAL_GPIO_WritePin(BUS_PL_GPIO_Port, BUS_PL_Pin, GPIO_PIN_RESET);
 1127              		.loc 1 264 3 view .LVU232
 1128 0002 1A4C     		ldr	r4, .L62
 1129 0004 0022     		movs	r2, #0
 1130 0006 0121     		movs	r1, #1
 1131 0008 2000     		movs	r0, r4
 1132 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
 1133              	.LVL92:
 265:Core/Src/ioctl.c ****   HAL_GPIO_WritePin(BUS_PL_GPIO_Port, BUS_PL_Pin, GPIO_PIN_SET);
 1134              		.loc 1 265 3 view .LVU233
 1135 000e 0122     		movs	r2, #1
 1136 0010 0121     		movs	r1, #1
 1137 0012 2000     		movs	r0, r4
 1138 0014 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1139              	.LVL93:
 266:Core/Src/ioctl.c **** 
 267:Core/Src/ioctl.c ****   uint8_t ah = 0;
 1140              		.loc 1 267 3 view .LVU234
 268:Core/Src/ioctl.c ****   uint8_t al = 0;
 1141              		.loc 1 268 3 view .LVU235
 269:Core/Src/ioctl.c **** 
 270:Core/Src/ioctl.c ****   for (int i = 0; i < 8; i++) {
 1142              		.loc 1 270 3 view .LVU236
 1143              	.LBB6:
 1144              		.loc 1 270 8 view .LVU237
 1145              		.loc 1 270 12 is_stmt 0 view .LVU238
 1146 0018 0024     		movs	r4, #0
 1147              	.LBE6:
 268:Core/Src/ioctl.c ****   uint8_t al = 0;
 1148              		.loc 1 268 11 view .LVU239
 1149 001a 0026     		movs	r6, #0
 267:Core/Src/ioctl.c ****   uint8_t al = 0;
 1150              		.loc 1 267 11 view .LVU240
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 28


 1151 001c 0025     		movs	r5, #0
 1152              	.LBB7:
 1153              		.loc 1 270 3 view .LVU241
 1154 001e 1FE0     		b	.L60
 1155              	.LVL94:
 1156              	.L61:
 271:Core/Src/ioctl.c ****     ah |= HAL_GPIO_ReadPin(BUS_AH_GPIO_Port, BUS_AH_Pin) << i;
 1157              		.loc 1 271 5 is_stmt 1 discriminator 3 view .LVU242
 1158              		.loc 1 271 11 is_stmt 0 discriminator 3 view .LVU243
 1159 0020 8021     		movs	r1, #128
 1160 0022 134F     		ldr	r7, .L62+4
 1161 0024 C901     		lsls	r1, r1, #7
 1162 0026 3800     		movs	r0, r7
 1163 0028 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 1164              	.LVL95:
 1165              		.loc 1 271 58 discriminator 3 view .LVU244
 1166 002c A040     		lsls	r0, r0, r4
 1167              		.loc 1 271 8 discriminator 3 view .LVU245
 1168 002e 0543     		orrs	r5, r0
 1169              	.LVL96:
 1170              		.loc 1 271 8 discriminator 3 view .LVU246
 1171 0030 EDB2     		uxtb	r5, r5
 1172              	.LVL97:
 272:Core/Src/ioctl.c ****     al |= HAL_GPIO_ReadPin(BUS_AL_GPIO_Port, BUS_AL_Pin) << i;
 1173              		.loc 1 272 5 is_stmt 1 discriminator 3 view .LVU247
 1174              		.loc 1 272 11 is_stmt 0 discriminator 3 view .LVU248
 1175 0032 8021     		movs	r1, #128
 1176 0034 8901     		lsls	r1, r1, #6
 1177 0036 3800     		movs	r0, r7
 1178 0038 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 1179              	.LVL98:
 1180              		.loc 1 272 58 discriminator 3 view .LVU249
 1181 003c A040     		lsls	r0, r0, r4
 1182              		.loc 1 272 8 discriminator 3 view .LVU250
 1183 003e 0643     		orrs	r6, r0
 1184              	.LVL99:
 1185              		.loc 1 272 8 discriminator 3 view .LVU251
 1186 0040 F6B2     		uxtb	r6, r6
 1187              	.LVL100:
 273:Core/Src/ioctl.c **** 
 274:Core/Src/ioctl.c ****     HAL_GPIO_WritePin(BUS_CP_GPIO_Port, BUS_CP_Pin, GPIO_PIN_RESET);
 1188              		.loc 1 274 5 is_stmt 1 discriminator 3 view .LVU252
 1189 0042 0A4F     		ldr	r7, .L62
 1190 0044 0022     		movs	r2, #0
 1191 0046 0221     		movs	r1, #2
 1192 0048 3800     		movs	r0, r7
 1193 004a FFF7FEFF 		bl	HAL_GPIO_WritePin
 1194              	.LVL101:
 275:Core/Src/ioctl.c ****     HAL_Delay(1);
 1195              		.loc 1 275 5 discriminator 3 view .LVU253
 1196 004e 0120     		movs	r0, #1
 1197 0050 FFF7FEFF 		bl	HAL_Delay
 1198              	.LVL102:
 276:Core/Src/ioctl.c ****     HAL_GPIO_WritePin(BUS_CP_GPIO_Port, BUS_CP_Pin, GPIO_PIN_SET);
 1199              		.loc 1 276 5 discriminator 3 view .LVU254
 1200 0054 0122     		movs	r2, #1
 1201 0056 0221     		movs	r1, #2
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 29


 1202 0058 3800     		movs	r0, r7
 1203 005a FFF7FEFF 		bl	HAL_GPIO_WritePin
 1204              	.LVL103:
 270:Core/Src/ioctl.c ****     ah |= HAL_GPIO_ReadPin(BUS_AH_GPIO_Port, BUS_AH_Pin) << i;
 1205              		.loc 1 270 26 discriminator 3 view .LVU255
 270:Core/Src/ioctl.c ****     ah |= HAL_GPIO_ReadPin(BUS_AH_GPIO_Port, BUS_AH_Pin) << i;
 1206              		.loc 1 270 27 is_stmt 0 discriminator 3 view .LVU256
 1207 005e 0134     		adds	r4, r4, #1
 1208              	.LVL104:
 1209              	.L60:
 270:Core/Src/ioctl.c ****     ah |= HAL_GPIO_ReadPin(BUS_AH_GPIO_Port, BUS_AH_Pin) << i;
 1210              		.loc 1 270 19 is_stmt 1 discriminator 1 view .LVU257
 270:Core/Src/ioctl.c ****     ah |= HAL_GPIO_ReadPin(BUS_AH_GPIO_Port, BUS_AH_Pin) << i;
 1211              		.loc 1 270 3 is_stmt 0 discriminator 1 view .LVU258
 1212 0060 072C     		cmp	r4, #7
 1213 0062 DDDD     		ble	.L61
 1214              	.LBE7:
 277:Core/Src/ioctl.c ****   }
 278:Core/Src/ioctl.c **** 
 279:Core/Src/ioctl.c ****   return (ah << 8) | al;
 1215              		.loc 1 279 3 is_stmt 1 view .LVU259
 1216              		.loc 1 279 14 is_stmt 0 view .LVU260
 1217 0064 2802     		lsls	r0, r5, #8
 1218              		.loc 1 279 20 view .LVU261
 1219 0066 3043     		orrs	r0, r6
 1220 0068 80B2     		uxth	r0, r0
 280:Core/Src/ioctl.c **** }
 1221              		.loc 1 280 1 view .LVU262
 1222              		@ sp needed
 1223              	.LVL105:
 1224              	.LVL106:
 1225              	.LVL107:
 1226              		.loc 1 280 1 view .LVU263
 1227 006a F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1228              	.L63:
 1229              		.align	2
 1230              	.L62:
 1231 006c 00140048 		.word	1207964672
 1232 0070 00080048 		.word	1207961600
 1233              		.cfi_endproc
 1234              	.LFE58:
 1236              		.section	.text.ioctl_read_data,"ax",%progbits
 1237              		.align	1
 1238              		.global	ioctl_read_data
 1239              		.syntax unified
 1240              		.code	16
 1241              		.thumb_func
 1242              		.fpu softvfp
 1244              	ioctl_read_data:
 1245              	.LFB59:
 281:Core/Src/ioctl.c **** 
 282:Core/Src/ioctl.c **** uint8_t ioctl_read_data() {
 1246              		.loc 1 282 27 is_stmt 1 view -0
 1247              		.cfi_startproc
 1248              		@ args = 0, pretend = 0, frame = 0
 1249              		@ frame_needed = 0, uses_anonymous_args = 0
 1250 0000 70B5     		push	{r4, r5, r6, lr}
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 30


 1251              	.LCFI14:
 1252              		.cfi_def_cfa_offset 16
 1253              		.cfi_offset 4, -16
 1254              		.cfi_offset 5, -12
 1255              		.cfi_offset 6, -8
 1256              		.cfi_offset 14, -4
 283:Core/Src/ioctl.c ****   HAL_GPIO_WritePin(BUS_PL_GPIO_Port, BUS_PL_Pin, GPIO_PIN_RESET);
 1257              		.loc 1 283 3 view .LVU265
 1258 0002 144C     		ldr	r4, .L67
 1259 0004 0022     		movs	r2, #0
 1260 0006 0121     		movs	r1, #1
 1261 0008 2000     		movs	r0, r4
 1262 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
 1263              	.LVL108:
 284:Core/Src/ioctl.c ****   asm volatile ("nop");
 1264              		.loc 1 284 3 view .LVU266
 1265              		.syntax divided
 1266              	@ 284 "Core/Src/ioctl.c" 1
 1267 000e C046     		nop
 1268              	@ 0 "" 2
 285:Core/Src/ioctl.c ****   HAL_GPIO_WritePin(BUS_PL_GPIO_Port, BUS_PL_Pin, GPIO_PIN_SET);
 1269              		.loc 1 285 3 view .LVU267
 1270              		.thumb
 1271              		.syntax unified
 1272 0010 0122     		movs	r2, #1
 1273 0012 0121     		movs	r1, #1
 1274 0014 2000     		movs	r0, r4
 1275 0016 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1276              	.LVL109:
 286:Core/Src/ioctl.c **** 
 287:Core/Src/ioctl.c ****   uint8_t data = 0;
 1277              		.loc 1 287 3 view .LVU268
 288:Core/Src/ioctl.c **** 
 289:Core/Src/ioctl.c ****   for (int i = 0; i < 8; i++) {
 1278              		.loc 1 289 3 view .LVU269
 1279              	.LBB8:
 1280              		.loc 1 289 8 view .LVU270
 1281              		.loc 1 289 12 is_stmt 0 view .LVU271
 1282 001a 0024     		movs	r4, #0
 1283              	.LBE8:
 287:Core/Src/ioctl.c **** 
 1284              		.loc 1 287 11 view .LVU272
 1285 001c 0025     		movs	r5, #0
 1286              	.LBB9:
 1287              		.loc 1 289 3 view .LVU273
 1288 001e 14E0     		b	.L65
 1289              	.LVL110:
 1290              	.L66:
 290:Core/Src/ioctl.c ****     data |= HAL_GPIO_ReadPin(BUS_D_GPIO_Port, BUS_D_Pin) << i;
 1291              		.loc 1 290 5 is_stmt 1 discriminator 3 view .LVU274
 1292              		.loc 1 290 13 is_stmt 0 discriminator 3 view .LVU275
 1293 0020 8021     		movs	r1, #128
 1294 0022 0902     		lsls	r1, r1, #8
 1295 0024 0C48     		ldr	r0, .L67+4
 1296 0026 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 1297              	.LVL111:
 1298              		.loc 1 290 58 discriminator 3 view .LVU276
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 31


 1299 002a A040     		lsls	r0, r0, r4
 1300              		.loc 1 290 10 discriminator 3 view .LVU277
 1301 002c 0543     		orrs	r5, r0
 1302              	.LVL112:
 1303              		.loc 1 290 10 discriminator 3 view .LVU278
 1304 002e EDB2     		uxtb	r5, r5
 1305              	.LVL113:
 291:Core/Src/ioctl.c ****     HAL_GPIO_WritePin(BUS_CP_GPIO_Port, BUS_CP_Pin, GPIO_PIN_RESET);
 1306              		.loc 1 291 5 is_stmt 1 discriminator 3 view .LVU279
 1307 0030 084E     		ldr	r6, .L67
 1308 0032 0022     		movs	r2, #0
 1309 0034 0221     		movs	r1, #2
 1310 0036 3000     		movs	r0, r6
 1311 0038 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1312              	.LVL114:
 292:Core/Src/ioctl.c ****     asm volatile ("nop");
 1313              		.loc 1 292 5 discriminator 3 view .LVU280
 1314              		.syntax divided
 1315              	@ 292 "Core/Src/ioctl.c" 1
 1316 003c C046     		nop
 1317              	@ 0 "" 2
 293:Core/Src/ioctl.c ****     HAL_GPIO_WritePin(BUS_CP_GPIO_Port, BUS_CP_Pin, GPIO_PIN_SET);
 1318              		.loc 1 293 5 discriminator 3 view .LVU281
 1319              		.thumb
 1320              		.syntax unified
 1321 003e 0122     		movs	r2, #1
 1322 0040 0221     		movs	r1, #2
 1323 0042 3000     		movs	r0, r6
 1324 0044 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1325              	.LVL115:
 289:Core/Src/ioctl.c ****     data |= HAL_GPIO_ReadPin(BUS_D_GPIO_Port, BUS_D_Pin) << i;
 1326              		.loc 1 289 26 discriminator 3 view .LVU282
 289:Core/Src/ioctl.c ****     data |= HAL_GPIO_ReadPin(BUS_D_GPIO_Port, BUS_D_Pin) << i;
 1327              		.loc 1 289 27 is_stmt 0 discriminator 3 view .LVU283
 1328 0048 0134     		adds	r4, r4, #1
 1329              	.LVL116:
 1330              	.L65:
 289:Core/Src/ioctl.c ****     data |= HAL_GPIO_ReadPin(BUS_D_GPIO_Port, BUS_D_Pin) << i;
 1331              		.loc 1 289 19 is_stmt 1 discriminator 1 view .LVU284
 289:Core/Src/ioctl.c ****     data |= HAL_GPIO_ReadPin(BUS_D_GPIO_Port, BUS_D_Pin) << i;
 1332              		.loc 1 289 3 is_stmt 0 discriminator 1 view .LVU285
 1333 004a 072C     		cmp	r4, #7
 1334 004c E8DD     		ble	.L66
 1335              	.LBE9:
 294:Core/Src/ioctl.c ****   }
 295:Core/Src/ioctl.c **** 
 296:Core/Src/ioctl.c ****   return data;
 1336              		.loc 1 296 3 is_stmt 1 view .LVU286
 297:Core/Src/ioctl.c **** }
 1337              		.loc 1 297 1 is_stmt 0 view .LVU287
 1338 004e 2800     		movs	r0, r5
 1339              		@ sp needed
 1340              	.LVL117:
 1341              	.LVL118:
 1342              		.loc 1 297 1 view .LVU288
 1343 0050 70BD     		pop	{r4, r5, r6, pc}
 1344              	.L68:
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 32


 1345 0052 C046     		.align	2
 1346              	.L67:
 1347 0054 00140048 		.word	1207964672
 1348 0058 00080048 		.word	1207961600
 1349              		.cfi_endproc
 1350              	.LFE59:
 1352              		.section	.text.ioctl_max7219_write,"ax",%progbits
 1353              		.align	1
 1354              		.global	ioctl_max7219_write
 1355              		.syntax unified
 1356              		.code	16
 1357              		.thumb_func
 1358              		.fpu softvfp
 1360              	ioctl_max7219_write:
 1361              	.LVL119:
 1362              	.LFB63:
 298:Core/Src/ioctl.c **** 
 299:Core/Src/ioctl.c **** void ioctl_write_addr(uint16_t addr) {
 300:Core/Src/ioctl.c ****   ioctl_max7219_write(1, 0x01, (addr >> 8) & 0xff);
 301:Core/Src/ioctl.c ****   ioctl_max7219_write(2, 0x01, addr & 0xff);
 302:Core/Src/ioctl.c **** }
 303:Core/Src/ioctl.c **** 
 304:Core/Src/ioctl.c **** void ioctl_write_data(uint8_t data) {
 305:Core/Src/ioctl.c ****   ioctl_max7219_write(0, 0x01, data);
 306:Core/Src/ioctl.c **** }
 307:Core/Src/ioctl.c **** 
 308:Core/Src/ioctl.c **** void ioctl_max7219_init() {
 309:Core/Src/ioctl.c ****   for (int i = 0; i < 3; i++) {
 310:Core/Src/ioctl.c ****     ioctl_max7219_write(i, 0x0c, 0x01); // shutdown off
 311:Core/Src/ioctl.c ****     ioctl_max7219_write(i, 0x0a, 0x0f); // intensity
 312:Core/Src/ioctl.c ****     ioctl_max7219_write(i, 0x0b, 0x00); // scan limit
 313:Core/Src/ioctl.c ****     ioctl_max7219_write(i, 0x01, 0xaa); // scan limit
 314:Core/Src/ioctl.c ****   }
 315:Core/Src/ioctl.c **** }
 316:Core/Src/ioctl.c **** 
 317:Core/Src/ioctl.c **** void ioctl_max7219_write(uint8_t disp, uint8_t addr, uint8_t data) {
 1363              		.loc 1 317 68 is_stmt 1 view -0
 1364              		.cfi_startproc
 1365              		@ args = 0, pretend = 0, frame = 8
 1366              		@ frame_needed = 0, uses_anonymous_args = 0
 1367              		.loc 1 317 68 is_stmt 0 view .LVU290
 1368 0000 30B5     		push	{r4, r5, lr}
 1369              	.LCFI15:
 1370              		.cfi_def_cfa_offset 12
 1371              		.cfi_offset 4, -12
 1372              		.cfi_offset 5, -8
 1373              		.cfi_offset 14, -4
 1374 0002 83B0     		sub	sp, sp, #12
 1375              	.LCFI16:
 1376              		.cfi_def_cfa_offset 24
 318:Core/Src/ioctl.c ****   uint8_t out[6] = {0};
 1377              		.loc 1 318 3 is_stmt 1 view .LVU291
 1378              		.loc 1 318 11 is_stmt 0 view .LVU292
 1379 0004 0024     		movs	r4, #0
 1380 0006 0094     		str	r4, [sp]
 1381 0008 6B46     		mov	r3, sp
 1382 000a 9C80     		strh	r4, [r3, #4]
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 33


 319:Core/Src/ioctl.c ****   int offset = 6 - disp * 2 - 2;
 1383              		.loc 1 319 3 is_stmt 1 view .LVU293
 1384              		.loc 1 319 29 is_stmt 0 view .LVU294
 1385 000c 0223     		movs	r3, #2
 1386 000e 181A     		subs	r0, r3, r0
 1387              	.LVL120:
 1388              		.loc 1 319 7 view .LVU295
 1389 0010 4000     		lsls	r0, r0, #1
 1390              	.LVL121:
 320:Core/Src/ioctl.c ****   out[offset] = addr;
 1391              		.loc 1 320 3 is_stmt 1 view .LVU296
 1392              		.loc 1 320 15 is_stmt 0 view .LVU297
 1393 0012 6B46     		mov	r3, sp
 1394 0014 1954     		strb	r1, [r3, r0]
 321:Core/Src/ioctl.c ****   out[offset+1] = data;
 1395              		.loc 1 321 3 is_stmt 1 view .LVU298
 1396              		.loc 1 321 13 is_stmt 0 view .LVU299
 1397 0016 0130     		adds	r0, r0, #1
 1398              	.LVL122:
 1399              		.loc 1 321 17 view .LVU300
 1400 0018 1A54     		strb	r2, [r3, r0]
 322:Core/Src/ioctl.c **** 
 323:Core/Src/ioctl.c ****   HAL_GPIO_WritePin(BUS_CS_GPIO_Port, BUS_CS_Pin, GPIO_PIN_RESET);
 1401              		.loc 1 323 3 is_stmt 1 view .LVU301
 1402 001a 8025     		movs	r5, #128
 1403 001c 2D02     		lsls	r5, r5, #8
 1404 001e 9024     		movs	r4, #144
 1405 0020 E405     		lsls	r4, r4, #23
 1406 0022 0022     		movs	r2, #0
 1407              	.LVL123:
 1408              		.loc 1 323 3 is_stmt 0 view .LVU302
 1409 0024 2900     		movs	r1, r5
 1410              	.LVL124:
 1411              		.loc 1 323 3 view .LVU303
 1412 0026 2000     		movs	r0, r4
 1413              	.LVL125:
 1414              		.loc 1 323 3 view .LVU304
 1415 0028 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1416              	.LVL126:
 324:Core/Src/ioctl.c ****   __NOP();
 1417              		.loc 1 324 3 is_stmt 1 view .LVU305
 1418              		.syntax divided
 1419              	@ 324 "Core/Src/ioctl.c" 1
 1420 002c C046     		nop
 1421              	@ 0 "" 2
 325:Core/Src/ioctl.c ****   __NOP();
 1422              		.loc 1 325 3 view .LVU306
 1423              	@ 325 "Core/Src/ioctl.c" 1
 1424 002e C046     		nop
 1425              	@ 0 "" 2
 326:Core/Src/ioctl.c ****   __NOP();
 1426              		.loc 1 326 3 view .LVU307
 1427              	@ 326 "Core/Src/ioctl.c" 1
 1428 0030 C046     		nop
 1429              	@ 0 "" 2
 327:Core/Src/ioctl.c ****   __NOP();
 1430              		.loc 1 327 3 view .LVU308
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 34


 1431              	@ 327 "Core/Src/ioctl.c" 1
 1432 0032 C046     		nop
 1433              	@ 0 "" 2
 328:Core/Src/ioctl.c ****   HAL_SPI_Transmit(&hspi1, out, 6, 100);
 1434              		.loc 1 328 3 view .LVU309
 1435              		.thumb
 1436              		.syntax unified
 1437 0034 6423     		movs	r3, #100
 1438 0036 0622     		movs	r2, #6
 1439 0038 6946     		mov	r1, sp
 1440 003a 0748     		ldr	r0, .L70
 1441 003c FFF7FEFF 		bl	HAL_SPI_Transmit
 1442              	.LVL127:
 329:Core/Src/ioctl.c ****   __NOP();
 1443              		.loc 1 329 3 view .LVU310
 1444              		.syntax divided
 1445              	@ 329 "Core/Src/ioctl.c" 1
 1446 0040 C046     		nop
 1447              	@ 0 "" 2
 330:Core/Src/ioctl.c ****   __NOP();
 1448              		.loc 1 330 3 view .LVU311
 1449              	@ 330 "Core/Src/ioctl.c" 1
 1450 0042 C046     		nop
 1451              	@ 0 "" 2
 331:Core/Src/ioctl.c ****   __NOP();
 1452              		.loc 1 331 3 view .LVU312
 1453              	@ 331 "Core/Src/ioctl.c" 1
 1454 0044 C046     		nop
 1455              	@ 0 "" 2
 332:Core/Src/ioctl.c ****   __NOP();
 1456              		.loc 1 332 3 view .LVU313
 1457              	@ 332 "Core/Src/ioctl.c" 1
 1458 0046 C046     		nop
 1459              	@ 0 "" 2
 333:Core/Src/ioctl.c ****   HAL_GPIO_WritePin(BUS_CS_GPIO_Port, BUS_CS_Pin, GPIO_PIN_SET);
 1460              		.loc 1 333 3 view .LVU314
 1461              		.thumb
 1462              		.syntax unified
 1463 0048 0122     		movs	r2, #1
 1464 004a 2900     		movs	r1, r5
 1465 004c 2000     		movs	r0, r4
 1466 004e FFF7FEFF 		bl	HAL_GPIO_WritePin
 1467              	.LVL128:
 334:Core/Src/ioctl.c **** }
 1468              		.loc 1 334 1 is_stmt 0 view .LVU315
 1469 0052 03B0     		add	sp, sp, #12
 1470              		@ sp needed
 1471 0054 30BD     		pop	{r4, r5, pc}
 1472              	.L71:
 1473 0056 C046     		.align	2
 1474              	.L70:
 1475 0058 00000000 		.word	hspi1
 1476              		.cfi_endproc
 1477              	.LFE63:
 1479              		.section	.text.ioctl_write_addr,"ax",%progbits
 1480              		.align	1
 1481              		.global	ioctl_write_addr
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 35


 1482              		.syntax unified
 1483              		.code	16
 1484              		.thumb_func
 1485              		.fpu softvfp
 1487              	ioctl_write_addr:
 1488              	.LVL129:
 1489              	.LFB60:
 299:Core/Src/ioctl.c ****   ioctl_max7219_write(1, 0x01, (addr >> 8) & 0xff);
 1490              		.loc 1 299 38 is_stmt 1 view -0
 1491              		.cfi_startproc
 1492              		@ args = 0, pretend = 0, frame = 0
 1493              		@ frame_needed = 0, uses_anonymous_args = 0
 299:Core/Src/ioctl.c ****   ioctl_max7219_write(1, 0x01, (addr >> 8) & 0xff);
 1494              		.loc 1 299 38 is_stmt 0 view .LVU317
 1495 0000 10B5     		push	{r4, lr}
 1496              	.LCFI17:
 1497              		.cfi_def_cfa_offset 8
 1498              		.cfi_offset 4, -8
 1499              		.cfi_offset 14, -4
 1500 0002 0400     		movs	r4, r0
 300:Core/Src/ioctl.c ****   ioctl_max7219_write(2, 0x01, addr & 0xff);
 1501              		.loc 1 300 3 is_stmt 1 view .LVU318
 1502 0004 020A     		lsrs	r2, r0, #8
 1503 0006 0121     		movs	r1, #1
 1504 0008 0120     		movs	r0, #1
 1505              	.LVL130:
 300:Core/Src/ioctl.c ****   ioctl_max7219_write(2, 0x01, addr & 0xff);
 1506              		.loc 1 300 3 is_stmt 0 view .LVU319
 1507 000a FFF7FEFF 		bl	ioctl_max7219_write
 1508              	.LVL131:
 301:Core/Src/ioctl.c **** }
 1509              		.loc 1 301 3 is_stmt 1 view .LVU320
 1510 000e E2B2     		uxtb	r2, r4
 1511 0010 0121     		movs	r1, #1
 1512 0012 0220     		movs	r0, #2
 1513 0014 FFF7FEFF 		bl	ioctl_max7219_write
 1514              	.LVL132:
 302:Core/Src/ioctl.c **** 
 1515              		.loc 1 302 1 is_stmt 0 view .LVU321
 1516              		@ sp needed
 1517 0018 10BD     		pop	{r4, pc}
 1518              		.cfi_endproc
 1519              	.LFE60:
 1521              		.section	.text.ioctl_write_data,"ax",%progbits
 1522              		.align	1
 1523              		.global	ioctl_write_data
 1524              		.syntax unified
 1525              		.code	16
 1526              		.thumb_func
 1527              		.fpu softvfp
 1529              	ioctl_write_data:
 1530              	.LVL133:
 1531              	.LFB61:
 304:Core/Src/ioctl.c ****   ioctl_max7219_write(0, 0x01, data);
 1532              		.loc 1 304 37 is_stmt 1 view -0
 1533              		.cfi_startproc
 1534              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 36


 1535              		@ frame_needed = 0, uses_anonymous_args = 0
 304:Core/Src/ioctl.c ****   ioctl_max7219_write(0, 0x01, data);
 1536              		.loc 1 304 37 is_stmt 0 view .LVU323
 1537 0000 10B5     		push	{r4, lr}
 1538              	.LCFI18:
 1539              		.cfi_def_cfa_offset 8
 1540              		.cfi_offset 4, -8
 1541              		.cfi_offset 14, -4
 1542 0002 0200     		movs	r2, r0
 305:Core/Src/ioctl.c **** }
 1543              		.loc 1 305 3 is_stmt 1 view .LVU324
 1544 0004 0121     		movs	r1, #1
 1545 0006 0020     		movs	r0, #0
 1546              	.LVL134:
 305:Core/Src/ioctl.c **** }
 1547              		.loc 1 305 3 is_stmt 0 view .LVU325
 1548 0008 FFF7FEFF 		bl	ioctl_max7219_write
 1549              	.LVL135:
 306:Core/Src/ioctl.c **** 
 1550              		.loc 1 306 1 view .LVU326
 1551              		@ sp needed
 1552 000c 10BD     		pop	{r4, pc}
 1553              		.cfi_endproc
 1554              	.LFE61:
 1556              		.section	.text.ioctl_max7219_init,"ax",%progbits
 1557              		.align	1
 1558              		.global	ioctl_max7219_init
 1559              		.syntax unified
 1560              		.code	16
 1561              		.thumb_func
 1562              		.fpu softvfp
 1564              	ioctl_max7219_init:
 1565              	.LFB62:
 308:Core/Src/ioctl.c ****   for (int i = 0; i < 3; i++) {
 1566              		.loc 1 308 27 is_stmt 1 view -0
 1567              		.cfi_startproc
 1568              		@ args = 0, pretend = 0, frame = 0
 1569              		@ frame_needed = 0, uses_anonymous_args = 0
 1570 0000 70B5     		push	{r4, r5, r6, lr}
 1571              	.LCFI19:
 1572              		.cfi_def_cfa_offset 16
 1573              		.cfi_offset 4, -16
 1574              		.cfi_offset 5, -12
 1575              		.cfi_offset 6, -8
 1576              		.cfi_offset 14, -4
 309:Core/Src/ioctl.c ****     ioctl_max7219_write(i, 0x0c, 0x01); // shutdown off
 1577              		.loc 1 309 3 view .LVU328
 1578              	.LBB10:
 309:Core/Src/ioctl.c ****     ioctl_max7219_write(i, 0x0c, 0x01); // shutdown off
 1579              		.loc 1 309 8 view .LVU329
 1580              	.LVL136:
 309:Core/Src/ioctl.c ****     ioctl_max7219_write(i, 0x0c, 0x01); // shutdown off
 1581              		.loc 1 309 12 is_stmt 0 view .LVU330
 1582 0002 0025     		movs	r5, #0
 309:Core/Src/ioctl.c ****     ioctl_max7219_write(i, 0x0c, 0x01); // shutdown off
 1583              		.loc 1 309 3 view .LVU331
 1584 0004 15E0     		b	.L75
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 37


 1585              	.LVL137:
 1586              	.L76:
 310:Core/Src/ioctl.c ****     ioctl_max7219_write(i, 0x0a, 0x0f); // intensity
 1587              		.loc 1 310 5 is_stmt 1 discriminator 3 view .LVU332
 1588 0006 ECB2     		uxtb	r4, r5
 1589 0008 0122     		movs	r2, #1
 1590 000a 0C21     		movs	r1, #12
 1591 000c 2000     		movs	r0, r4
 1592 000e FFF7FEFF 		bl	ioctl_max7219_write
 1593              	.LVL138:
 311:Core/Src/ioctl.c ****     ioctl_max7219_write(i, 0x0b, 0x00); // scan limit
 1594              		.loc 1 311 5 discriminator 3 view .LVU333
 1595 0012 0F22     		movs	r2, #15
 1596 0014 0A21     		movs	r1, #10
 1597 0016 2000     		movs	r0, r4
 1598 0018 FFF7FEFF 		bl	ioctl_max7219_write
 1599              	.LVL139:
 312:Core/Src/ioctl.c ****     ioctl_max7219_write(i, 0x01, 0xaa); // scan limit
 1600              		.loc 1 312 5 discriminator 3 view .LVU334
 1601 001c 0022     		movs	r2, #0
 1602 001e 0B21     		movs	r1, #11
 1603 0020 2000     		movs	r0, r4
 1604 0022 FFF7FEFF 		bl	ioctl_max7219_write
 1605              	.LVL140:
 313:Core/Src/ioctl.c ****   }
 1606              		.loc 1 313 5 discriminator 3 view .LVU335
 1607 0026 AA22     		movs	r2, #170
 1608 0028 0121     		movs	r1, #1
 1609 002a 2000     		movs	r0, r4
 1610 002c FFF7FEFF 		bl	ioctl_max7219_write
 1611              	.LVL141:
 309:Core/Src/ioctl.c ****     ioctl_max7219_write(i, 0x0c, 0x01); // shutdown off
 1612              		.loc 1 309 26 discriminator 3 view .LVU336
 309:Core/Src/ioctl.c ****     ioctl_max7219_write(i, 0x0c, 0x01); // shutdown off
 1613              		.loc 1 309 27 is_stmt 0 discriminator 3 view .LVU337
 1614 0030 0135     		adds	r5, r5, #1
 1615              	.LVL142:
 1616              	.L75:
 309:Core/Src/ioctl.c ****     ioctl_max7219_write(i, 0x0c, 0x01); // shutdown off
 1617              		.loc 1 309 19 is_stmt 1 discriminator 1 view .LVU338
 309:Core/Src/ioctl.c ****     ioctl_max7219_write(i, 0x0c, 0x01); // shutdown off
 1618              		.loc 1 309 3 is_stmt 0 discriminator 1 view .LVU339
 1619 0032 022D     		cmp	r5, #2
 1620 0034 E7DD     		ble	.L76
 1621              	.LBE10:
 315:Core/Src/ioctl.c **** 
 1622              		.loc 1 315 1 view .LVU340
 1623              		@ sp needed
 1624              	.LVL143:
 315:Core/Src/ioctl.c **** 
 1625              		.loc 1 315 1 view .LVU341
 1626 0036 70BD     		pop	{r4, r5, r6, pc}
 1627              		.cfi_endproc
 1628              	.LFE62:
 1630              		.section	.text.ioctl_write_addr_data,"ax",%progbits
 1631              		.align	1
 1632              		.global	ioctl_write_addr_data
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 38


 1633              		.syntax unified
 1634              		.code	16
 1635              		.thumb_func
 1636              		.fpu softvfp
 1638              	ioctl_write_addr_data:
 1639              	.LVL144:
 1640              	.LFB64:
 335:Core/Src/ioctl.c **** 
 336:Core/Src/ioctl.c **** void ioctl_write_addr_data(uint8_t addr_h, uint8_t addr_l, uint8_t data) {
 1641              		.loc 1 336 74 is_stmt 1 view -0
 1642              		.cfi_startproc
 1643              		@ args = 0, pretend = 0, frame = 0
 1644              		@ frame_needed = 0, uses_anonymous_args = 0
 1645              		.loc 1 336 74 is_stmt 0 view .LVU343
 1646 0000 10B5     		push	{r4, lr}
 1647              	.LCFI20:
 1648              		.cfi_def_cfa_offset 8
 1649              		.cfi_offset 4, -8
 1650              		.cfi_offset 14, -4
 1651 0002 1400     		movs	r4, r2
 337:Core/Src/ioctl.c ****   ioctl_max7219_write(0, 0x01, data);
 1652              		.loc 1 337 3 is_stmt 1 view .LVU344
 1653 0004 0121     		movs	r1, #1
 1654              	.LVL145:
 1655              		.loc 1 337 3 is_stmt 0 view .LVU345
 1656 0006 0020     		movs	r0, #0
 1657              	.LVL146:
 1658              		.loc 1 337 3 view .LVU346
 1659 0008 FFF7FEFF 		bl	ioctl_max7219_write
 1660              	.LVL147:
 338:Core/Src/ioctl.c ****   ioctl_max7219_write(1, 0x01, data);
 1661              		.loc 1 338 3 is_stmt 1 view .LVU347
 1662 000c 2200     		movs	r2, r4
 1663 000e 0121     		movs	r1, #1
 1664 0010 0120     		movs	r0, #1
 1665 0012 FFF7FEFF 		bl	ioctl_max7219_write
 1666              	.LVL148:
 339:Core/Src/ioctl.c ****   ioctl_max7219_write(2, 0x01, data);
 1667              		.loc 1 339 3 view .LVU348
 1668 0016 2200     		movs	r2, r4
 1669 0018 0121     		movs	r1, #1
 1670 001a 0220     		movs	r0, #2
 1671 001c FFF7FEFF 		bl	ioctl_max7219_write
 1672              	.LVL149:
 340:Core/Src/ioctl.c **** }
 1673              		.loc 1 340 1 is_stmt 0 view .LVU349
 1674              		@ sp needed
 1675 0020 10BD     		pop	{r4, pc}
 1676              		.cfi_endproc
 1677              	.LFE64:
 1679              		.section	.text.ioctl_max7219_shutdown,"ax",%progbits
 1680              		.align	1
 1681              		.global	ioctl_max7219_shutdown
 1682              		.syntax unified
 1683              		.code	16
 1684              		.thumb_func
 1685              		.fpu softvfp
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 39


 1687              	ioctl_max7219_shutdown:
 1688              	.LFB65:
 341:Core/Src/ioctl.c **** 
 342:Core/Src/ioctl.c **** void ioctl_max7219_shutdown() {
 1689              		.loc 1 342 31 is_stmt 1 view -0
 1690              		.cfi_startproc
 1691              		@ args = 0, pretend = 0, frame = 0
 1692              		@ frame_needed = 0, uses_anonymous_args = 0
 1693 0000 10B5     		push	{r4, lr}
 1694              	.LCFI21:
 1695              		.cfi_def_cfa_offset 8
 1696              		.cfi_offset 4, -8
 1697              		.cfi_offset 14, -4
 343:Core/Src/ioctl.c ****   ioctl_max7219_write(0, 0x0c, 0x00);
 1698              		.loc 1 343 3 view .LVU351
 1699 0002 0022     		movs	r2, #0
 1700 0004 0C21     		movs	r1, #12
 1701 0006 0020     		movs	r0, #0
 1702 0008 FFF7FEFF 		bl	ioctl_max7219_write
 1703              	.LVL150:
 344:Core/Src/ioctl.c ****   ioctl_max7219_write(1, 0x0c, 0x00);
 1704              		.loc 1 344 3 view .LVU352
 1705 000c 0022     		movs	r2, #0
 1706 000e 0C21     		movs	r1, #12
 1707 0010 0120     		movs	r0, #1
 1708 0012 FFF7FEFF 		bl	ioctl_max7219_write
 1709              	.LVL151:
 345:Core/Src/ioctl.c ****   ioctl_max7219_write(2, 0x0c, 0x00);
 1710              		.loc 1 345 3 view .LVU353
 1711 0016 0022     		movs	r2, #0
 1712 0018 0C21     		movs	r1, #12
 1713 001a 0220     		movs	r0, #2
 1714 001c FFF7FEFF 		bl	ioctl_max7219_write
 1715              	.LVL152:
 346:Core/Src/ioctl.c **** }
 1716              		.loc 1 346 1 is_stmt 0 view .LVU354
 1717              		@ sp needed
 1718 0020 10BD     		pop	{r4, pc}
 1719              		.cfi_endproc
 1720              	.LFE65:
 1722              		.section	.rodata.ioctl_cmd_handle.str1.4,"aMS",%progbits,1
 1723              		.align	2
 1724              	.LC16:
 1725 0000 6E61636B 		.ascii	"nack\012\000"
 1725      0A00
 1726 0006 0000     		.align	2
 1727              	.LC18:
 1728 0008 61636B20 		.ascii	"ack \012\000"
 1728      0A00
 1729 000e 0000     		.align	2
 1730              	.LC21:
 1731 0010 636C6B00 		.ascii	"clk\000"
 1732              		.align	2
 1733              	.LC24:
 1734 0014 73746172 		.ascii	"start\000"
 1734      7400
 1735 001a 0000     		.align	2
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 40


 1736              	.LC27:
 1737 001c 73746F70 		.ascii	"stop\000"
 1737      00
 1738 0021 000000   		.align	2
 1739              	.LC29:
 1740 0024 7469636B 		.ascii	"tick\000"
 1740      00
 1741 0029 000000   		.align	2
 1742              	.LC31:
 1743 002c 7400     		.ascii	"t\000"
 1744 002e 0000     		.align	2
 1745              	.LC34:
 1746 0030 72737400 		.ascii	"rst\000"
 1747              		.align	2
 1748              	.LC36:
 1749 0034 62757300 		.ascii	"bus\000"
 1750              		.align	2
 1751              	.LC38:
 1752 0038 61637100 		.ascii	"acq\000"
 1753              		.align	2
 1754              	.LC40:
 1755 003c 72656C00 		.ascii	"rel\000"
 1756              		.align	2
 1757              	.LC42:
 1758 0040 6D617800 		.ascii	"max\000"
 1759              		.align	2
 1760              	.LC44:
 1761 0044 6F6E00   		.ascii	"on\000"
 1762 0047 00       		.align	2
 1763              	.LC46:
 1764 0048 6F666600 		.ascii	"off\000"
 1765              		.align	2
 1766              	.LC48:
 1767 004c 776100   		.ascii	"wa\000"
 1768 004f 00       		.align	2
 1769              	.LC50:
 1770 0050 776400   		.ascii	"wd\000"
 1771 0053 00       		.align	2
 1772              	.LC52:
 1773 0054 72616D00 		.ascii	"ram\000"
 1774              		.align	2
 1775              	.LC54:
 1776 0058 777200   		.ascii	"wr\000"
 1777 005b 00       		.align	2
 1778              	.LC56:
 1779 005c 726100   		.ascii	"ra\000"
 1780 005f 00       		.align	2
 1781              	.LC58:
 1782 0060 30782534 		.ascii	"0x%4x\012\000"
 1782      780A00
 1783 0067 00       		.align	2
 1784              	.LC60:
 1785 0068 726400   		.ascii	"rd\000"
 1786 006b 00       		.align	2
 1787              	.LC62:
 1788 006c 30782532 		.ascii	"0x%2x\012\000"
 1788      780A00
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 41


 1789              		.section	.text.ioctl_cmd_handle,"ax",%progbits
 1790              		.align	1
 1791              		.global	ioctl_cmd_handle
 1792              		.syntax unified
 1793              		.code	16
 1794              		.thumb_func
 1795              		.fpu softvfp
 1797              	ioctl_cmd_handle:
 1798              	.LFB46:
  58:Core/Src/ioctl.c ****   cmd_available = false;
 1799              		.loc 1 58 25 is_stmt 1 view -0
 1800              		.cfi_startproc
 1801              		@ args = 0, pretend = 0, frame = 16
 1802              		@ frame_needed = 0, uses_anonymous_args = 0
 1803 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1804              	.LCFI22:
 1805              		.cfi_def_cfa_offset 20
 1806              		.cfi_offset 4, -20
 1807              		.cfi_offset 5, -16
 1808              		.cfi_offset 6, -12
 1809              		.cfi_offset 7, -8
 1810              		.cfi_offset 14, -4
 1811 0002 85B0     		sub	sp, sp, #20
 1812              	.LCFI23:
 1813              		.cfi_def_cfa_offset 40
  59:Core/Src/ioctl.c ****   const char *ack_str = "ack \n";
 1814              		.loc 1 59 3 view .LVU356
  59:Core/Src/ioctl.c ****   const char *ack_str = "ack \n";
 1815              		.loc 1 59 17 is_stmt 0 view .LVU357
 1816 0004 A14B     		ldr	r3, .L124
 1817 0006 0022     		movs	r2, #0
 1818 0008 1A70     		strb	r2, [r3]
  60:Core/Src/ioctl.c ****   const char *nack_str = "nack\n";
 1819              		.loc 1 60 3 is_stmt 1 view .LVU358
 1820              	.LVL153:
  61:Core/Src/ioctl.c ****   bool ack = false;
 1821              		.loc 1 61 3 view .LVU359
  62:Core/Src/ioctl.c **** 
 1822              		.loc 1 62 3 view .LVU360
  64:Core/Src/ioctl.c ****     if (!strcmp(cmd1, "start")) {
 1823              		.loc 1 64 3 view .LVU361
  64:Core/Src/ioctl.c ****     if (!strcmp(cmd1, "start")) {
 1824              		.loc 1 64 8 is_stmt 0 view .LVU362
 1825 000a A149     		ldr	r1, .L124+4
 1826 000c A148     		ldr	r0, .L124+8
 1827 000e FFF7FEFF 		bl	strcmp
 1828              	.LVL154:
  64:Core/Src/ioctl.c ****     if (!strcmp(cmd1, "start")) {
 1829              		.loc 1 64 6 view .LVU363
 1830 0012 0028     		cmp	r0, #0
 1831 0014 22D1     		bne	.L80
  65:Core/Src/ioctl.c ****       ioctl_clk_start();
 1832              		.loc 1 65 5 is_stmt 1 view .LVU364
  65:Core/Src/ioctl.c ****       ioctl_clk_start();
 1833              		.loc 1 65 10 is_stmt 0 view .LVU365
 1834 0016 A049     		ldr	r1, .L124+12
 1835 0018 A048     		ldr	r0, .L124+16
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 42


 1836 001a FFF7FEFF 		bl	strcmp
 1837              	.LVL155:
  65:Core/Src/ioctl.c ****       ioctl_clk_start();
 1838              		.loc 1 65 8 view .LVU366
 1839 001e 0028     		cmp	r0, #0
 1840 0020 0BD0     		beq	.L107
  68:Core/Src/ioctl.c ****       ioctl_clk_stop();
 1841              		.loc 1 68 12 is_stmt 1 view .LVU367
  68:Core/Src/ioctl.c ****       ioctl_clk_stop();
 1842              		.loc 1 68 17 is_stmt 0 view .LVU368
 1843 0022 9F49     		ldr	r1, .L124+20
 1844 0024 9D48     		ldr	r0, .L124+16
 1845 0026 FFF7FEFF 		bl	strcmp
 1846              	.LVL156:
  68:Core/Src/ioctl.c ****       ioctl_clk_stop();
 1847              		.loc 1 68 15 view .LVU369
 1848 002a 0028     		cmp	r0, #0
 1849 002c 09D0     		beq	.L108
  71:Core/Src/ioctl.c ****       uint32_t freq = strtoll(cmd1, NULL, 10);
 1850              		.loc 1 71 12 is_stmt 1 view .LVU370
  71:Core/Src/ioctl.c ****       uint32_t freq = strtoll(cmd1, NULL, 10);
 1851              		.loc 1 71 20 is_stmt 0 view .LVU371
 1852 002e 9B4B     		ldr	r3, .L124+16
 1853 0030 1B78     		ldrb	r3, [r3]
  71:Core/Src/ioctl.c ****       uint32_t freq = strtoll(cmd1, NULL, 10);
 1854              		.loc 1 71 15 view .LVU372
 1855 0032 002B     		cmp	r3, #0
 1856 0034 09D1     		bne	.L109
 155:Core/Src/ioctl.c **** }
 1857              		.loc 1 155 3 view .LVU373
 1858 0036 9B48     		ldr	r0, .L124+24
 1859 0038 2AE0     		b	.L82
 1860              	.L107:
  66:Core/Src/ioctl.c ****       ack = true;
 1861              		.loc 1 66 7 is_stmt 1 view .LVU374
 1862 003a FFF7FEFF 		bl	ioctl_clk_start
 1863              	.LVL157:
  67:Core/Src/ioctl.c ****     } else if (!strcmp(cmd1, "stop")) {
 1864              		.loc 1 67 7 view .LVU375
 155:Core/Src/ioctl.c **** }
 1865              		.loc 1 155 3 view .LVU376
 1866 003e 9A48     		ldr	r0, .L124+28
 1867 0040 26E0     		b	.L82
 1868              	.LVL158:
 1869              	.L108:
  69:Core/Src/ioctl.c ****       ack = true;
 1870              		.loc 1 69 7 view .LVU377
 1871 0042 FFF7FEFF 		bl	ioctl_clk_stop
 1872              	.LVL159:
  70:Core/Src/ioctl.c ****     } else if (cmd1[0] != 0) {
 1873              		.loc 1 70 7 view .LVU378
 155:Core/Src/ioctl.c **** }
 1874              		.loc 1 155 3 view .LVU379
 1875 0046 9848     		ldr	r0, .L124+28
 1876 0048 22E0     		b	.L82
 1877              	.LVL160:
 1878              	.L109:
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 43


 1879              	.LBB11:
  72:Core/Src/ioctl.c ****       ioctl_clk_set_freq(freq);
 1880              		.loc 1 72 7 view .LVU380
  72:Core/Src/ioctl.c ****       ioctl_clk_set_freq(freq);
 1881              		.loc 1 72 23 is_stmt 0 view .LVU381
 1882 004a 0A22     		movs	r2, #10
 1883 004c 0021     		movs	r1, #0
 1884 004e 9348     		ldr	r0, .L124+16
 1885 0050 FFF7FEFF 		bl	strtoll
 1886              	.LVL161:
  73:Core/Src/ioctl.c ****       ack = true;
 1887              		.loc 1 73 7 is_stmt 1 view .LVU382
 1888 0054 FFF7FEFF 		bl	ioctl_clk_set_freq
 1889              	.LVL162:
  74:Core/Src/ioctl.c ****     }
 1890              		.loc 1 74 7 view .LVU383
  74:Core/Src/ioctl.c ****     }
 1891              		.loc 1 74 7 is_stmt 0 view .LVU384
 1892              	.LBE11:
 155:Core/Src/ioctl.c **** }
 1893              		.loc 1 155 3 is_stmt 1 view .LVU385
 1894 0058 9348     		ldr	r0, .L124+28
 1895 005a 19E0     		b	.L82
 1896              	.LVL163:
 1897              	.L80:
  77:Core/Src/ioctl.c ****     uint32_t tickCount = 1;
 1898              		.loc 1 77 10 view .LVU386
  77:Core/Src/ioctl.c ****     uint32_t tickCount = 1;
 1899              		.loc 1 77 15 is_stmt 0 view .LVU387
 1900 005c 9349     		ldr	r1, .L124+32
 1901 005e 8D48     		ldr	r0, .L124+8
 1902 0060 FFF7FEFF 		bl	strcmp
 1903              	.LVL164:
  77:Core/Src/ioctl.c ****     uint32_t tickCount = 1;
 1904              		.loc 1 77 13 view .LVU388
 1905 0064 0028     		cmp	r0, #0
 1906 0066 05D0     		beq	.L84
  77:Core/Src/ioctl.c ****     uint32_t tickCount = 1;
 1907              		.loc 1 77 40 discriminator 1 view .LVU389
 1908 0068 9149     		ldr	r1, .L124+36
 1909 006a 8A48     		ldr	r0, .L124+8
 1910 006c FFF7FEFF 		bl	strcmp
 1911              	.LVL165:
  77:Core/Src/ioctl.c ****     uint32_t tickCount = 1;
 1912              		.loc 1 77 36 discriminator 1 view .LVU390
 1913 0070 0028     		cmp	r0, #0
 1914 0072 18D1     		bne	.L85
 1915              	.L84:
 1916              	.LBB12:
  78:Core/Src/ioctl.c ****     if (cmd1[0] != 0) {
 1917              		.loc 1 78 5 is_stmt 1 view .LVU391
 1918              	.LVL166:
  79:Core/Src/ioctl.c ****       tickCount = strtoll(cmd1, NULL, 10);
 1919              		.loc 1 79 5 view .LVU392
  79:Core/Src/ioctl.c ****       tickCount = strtoll(cmd1, NULL, 10);
 1920              		.loc 1 79 13 is_stmt 0 view .LVU393
 1921 0074 894B     		ldr	r3, .L124+16
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 44


 1922 0076 1B78     		ldrb	r3, [r3]
  79:Core/Src/ioctl.c ****       tickCount = strtoll(cmd1, NULL, 10);
 1923              		.loc 1 79 8 view .LVU394
 1924 0078 002B     		cmp	r3, #0
 1925 007a 0ED1     		bne	.L110
  78:Core/Src/ioctl.c ****     if (cmd1[0] != 0) {
 1926              		.loc 1 78 14 view .LVU395
 1927 007c 0120     		movs	r0, #1
 1928              	.LVL167:
 1929              	.L86:
  83:Core/Src/ioctl.c ****     options.maxTicks = tickCount;
 1930              		.loc 1 83 5 is_stmt 1 view .LVU396
  83:Core/Src/ioctl.c ****     options.maxTicks = tickCount;
 1931              		.loc 1 83 22 is_stmt 0 view .LVU397
 1932 007e 8D4B     		ldr	r3, .L124+40
 1933 0080 0122     		movs	r2, #1
 1934 0082 5A70     		strb	r2, [r3, #1]
  84:Core/Src/ioctl.c ****     options.tickReset = false;
 1935              		.loc 1 84 5 is_stmt 1 view .LVU398
  84:Core/Src/ioctl.c ****     options.tickReset = false;
 1936              		.loc 1 84 22 is_stmt 0 view .LVU399
 1937 0084 5860     		str	r0, [r3, #4]
  85:Core/Src/ioctl.c ****     ioctl_clk_start();
 1938              		.loc 1 85 5 is_stmt 1 view .LVU400
  85:Core/Src/ioctl.c ****     ioctl_clk_start();
 1939              		.loc 1 85 23 is_stmt 0 view .LVU401
 1940 0086 0022     		movs	r2, #0
 1941 0088 9A70     		strb	r2, [r3, #2]
  86:Core/Src/ioctl.c ****     ack = true;
 1942              		.loc 1 86 5 is_stmt 1 view .LVU402
 1943 008a FFF7FEFF 		bl	ioctl_clk_start
 1944              	.LVL168:
  87:Core/Src/ioctl.c **** 
 1945              		.loc 1 87 5 view .LVU403
  87:Core/Src/ioctl.c **** 
 1946              		.loc 1 87 5 is_stmt 0 view .LVU404
 1947              	.LBE12:
 155:Core/Src/ioctl.c **** }
 1948              		.loc 1 155 3 is_stmt 1 view .LVU405
 1949 008e 8648     		ldr	r0, .L124+28
 1950              	.LVL169:
 1951              	.L82:
 155:Core/Src/ioctl.c **** }
 1952              		.loc 1 155 3 is_stmt 0 discriminator 4 view .LVU406
 1953 0090 0521     		movs	r1, #5
 1954 0092 FFF7FEFF 		bl	CDC_Transmit_FS
 1955              	.LVL170:
 156:Core/Src/ioctl.c **** 
 1956              		.loc 1 156 1 discriminator 4 view .LVU407
 1957 0096 05B0     		add	sp, sp, #20
 1958              		@ sp needed
 1959 0098 F0BD     		pop	{r4, r5, r6, r7, pc}
 1960              	.LVL171:
 1961              	.L110:
 1962              	.LBB13:
  80:Core/Src/ioctl.c ****     }
 1963              		.loc 1 80 7 is_stmt 1 view .LVU408
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 45


  80:Core/Src/ioctl.c ****     }
 1964              		.loc 1 80 19 is_stmt 0 view .LVU409
 1965 009a 0A22     		movs	r2, #10
 1966 009c 0021     		movs	r1, #0
 1967 009e 7F48     		ldr	r0, .L124+16
 1968 00a0 FFF7FEFF 		bl	strtoll
 1969              	.LVL172:
  80:Core/Src/ioctl.c ****     }
 1970              		.loc 1 80 19 view .LVU410
 1971 00a4 EBE7     		b	.L86
 1972              	.LVL173:
 1973              	.L85:
  80:Core/Src/ioctl.c ****     }
 1974              		.loc 1 80 19 view .LVU411
 1975              	.LBE13:
  89:Core/Src/ioctl.c ****     ioctl_reset_cpu();
 1976              		.loc 1 89 10 is_stmt 1 view .LVU412
  89:Core/Src/ioctl.c ****     ioctl_reset_cpu();
 1977              		.loc 1 89 15 is_stmt 0 view .LVU413
 1978 00a6 8449     		ldr	r1, .L124+44
 1979 00a8 7A48     		ldr	r0, .L124+8
 1980 00aa FFF7FEFF 		bl	strcmp
 1981              	.LVL174:
  89:Core/Src/ioctl.c ****     ioctl_reset_cpu();
 1982              		.loc 1 89 13 view .LVU414
 1983 00ae 0028     		cmp	r0, #0
 1984 00b0 13D0     		beq	.L111
  93:Core/Src/ioctl.c ****     if (!strcmp(cmd1, "acq")) {
 1985              		.loc 1 93 10 is_stmt 1 view .LVU415
  93:Core/Src/ioctl.c ****     if (!strcmp(cmd1, "acq")) {
 1986              		.loc 1 93 15 is_stmt 0 view .LVU416
 1987 00b2 8249     		ldr	r1, .L124+48
 1988 00b4 7748     		ldr	r0, .L124+8
 1989 00b6 FFF7FEFF 		bl	strcmp
 1990              	.LVL175:
  93:Core/Src/ioctl.c ****     if (!strcmp(cmd1, "acq")) {
 1991              		.loc 1 93 13 view .LVU417
 1992 00ba 0028     		cmp	r0, #0
 1993 00bc 1BD1     		bne	.L88
  94:Core/Src/ioctl.c ****       ioctl_bus_acquire();
 1994              		.loc 1 94 5 is_stmt 1 view .LVU418
  94:Core/Src/ioctl.c ****       ioctl_bus_acquire();
 1995              		.loc 1 94 10 is_stmt 0 view .LVU419
 1996 00be 8049     		ldr	r1, .L124+52
 1997 00c0 7648     		ldr	r0, .L124+16
 1998 00c2 FFF7FEFF 		bl	strcmp
 1999              	.LVL176:
  94:Core/Src/ioctl.c ****       ioctl_bus_acquire();
 2000              		.loc 1 94 8 view .LVU420
 2001 00c6 0028     		cmp	r0, #0
 2002 00c8 0BD0     		beq	.L112
  97:Core/Src/ioctl.c ****       ioctl_max7219_shutdown();
 2003              		.loc 1 97 12 is_stmt 1 view .LVU421
  97:Core/Src/ioctl.c ****       ioctl_max7219_shutdown();
 2004              		.loc 1 97 17 is_stmt 0 view .LVU422
 2005 00ca 7E49     		ldr	r1, .L124+56
 2006 00cc 7348     		ldr	r0, .L124+16
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 46


 2007 00ce FFF7FEFF 		bl	strcmp
 2008              	.LVL177:
  97:Core/Src/ioctl.c ****       ioctl_max7219_shutdown();
 2009              		.loc 1 97 15 view .LVU423
 2010 00d2 0028     		cmp	r0, #0
 2011 00d4 09D0     		beq	.L113
 155:Core/Src/ioctl.c **** }
 2012              		.loc 1 155 3 view .LVU424
 2013 00d6 7348     		ldr	r0, .L124+24
 2014 00d8 DAE7     		b	.L82
 2015              	.L111:
  90:Core/Src/ioctl.c ****     ack = true;
 2016              		.loc 1 90 5 is_stmt 1 view .LVU425
 2017 00da FFF7FEFF 		bl	ioctl_reset_cpu
 2018              	.LVL178:
  91:Core/Src/ioctl.c **** 
 2019              		.loc 1 91 5 view .LVU426
 155:Core/Src/ioctl.c **** }
 2020              		.loc 1 155 3 view .LVU427
 2021 00de 7248     		ldr	r0, .L124+28
 2022 00e0 D6E7     		b	.L82
 2023              	.LVL179:
 2024              	.L112:
  95:Core/Src/ioctl.c ****       ack = true;
 2025              		.loc 1 95 7 view .LVU428
 2026 00e2 FFF7FEFF 		bl	ioctl_bus_acquire
 2027              	.LVL180:
  96:Core/Src/ioctl.c ****     } else if (!strcmp(cmd1, "rel")) {
 2028              		.loc 1 96 7 view .LVU429
 155:Core/Src/ioctl.c **** }
 2029              		.loc 1 155 3 view .LVU430
 2030 00e6 7048     		ldr	r0, .L124+28
 2031 00e8 D2E7     		b	.L82
 2032              	.LVL181:
 2033              	.L113:
  98:Core/Src/ioctl.c ****       ioctl_bus_release();
 2034              		.loc 1 98 7 view .LVU431
 2035 00ea FFF7FEFF 		bl	ioctl_max7219_shutdown
 2036              	.LVL182:
  99:Core/Src/ioctl.c ****       ack = true;
 2037              		.loc 1 99 7 view .LVU432
 2038 00ee FFF7FEFF 		bl	ioctl_bus_release
 2039              	.LVL183:
 100:Core/Src/ioctl.c ****     }
 2040              		.loc 1 100 7 view .LVU433
 155:Core/Src/ioctl.c **** }
 2041              		.loc 1 155 3 view .LVU434
 2042 00f2 6D48     		ldr	r0, .L124+28
 2043 00f4 CCE7     		b	.L82
 2044              	.LVL184:
 2045              	.L88:
 103:Core/Src/ioctl.c ****     if (!strcmp(cmd1, "on")) {
 2046              		.loc 1 103 10 view .LVU435
 103:Core/Src/ioctl.c ****     if (!strcmp(cmd1, "on")) {
 2047              		.loc 1 103 15 is_stmt 0 view .LVU436
 2048 00f6 7449     		ldr	r1, .L124+60
 2049 00f8 6648     		ldr	r0, .L124+8
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 47


 2050 00fa FFF7FEFF 		bl	strcmp
 2051              	.LVL185:
 103:Core/Src/ioctl.c ****     if (!strcmp(cmd1, "on")) {
 2052              		.loc 1 103 13 view .LVU437
 2053 00fe 0028     		cmp	r0, #0
 2054 0100 1DD1     		bne	.L90
 104:Core/Src/ioctl.c ****       ack = ioctl_bus_acquired();
 2055              		.loc 1 104 5 is_stmt 1 view .LVU438
 104:Core/Src/ioctl.c ****       ack = ioctl_bus_acquired();
 2056              		.loc 1 104 10 is_stmt 0 view .LVU439
 2057 0102 7249     		ldr	r1, .L124+64
 2058 0104 6548     		ldr	r0, .L124+16
 2059 0106 FFF7FEFF 		bl	strcmp
 2060              	.LVL186:
 104:Core/Src/ioctl.c ****       ack = ioctl_bus_acquired();
 2061              		.loc 1 104 8 view .LVU440
 2062 010a 0028     		cmp	r0, #0
 2063 010c 07D0     		beq	.L114
 109:Core/Src/ioctl.c ****       ioctl_max7219_shutdown();
 2064              		.loc 1 109 12 is_stmt 1 view .LVU441
 109:Core/Src/ioctl.c ****       ioctl_max7219_shutdown();
 2065              		.loc 1 109 17 is_stmt 0 view .LVU442
 2066 010e 7049     		ldr	r1, .L124+68
 2067 0110 6248     		ldr	r0, .L124+16
 2068 0112 FFF7FEFF 		bl	strcmp
 2069              	.LVL187:
 109:Core/Src/ioctl.c ****       ioctl_max7219_shutdown();
 2070              		.loc 1 109 15 view .LVU443
 2071 0116 0028     		cmp	r0, #0
 2072 0118 0DD0     		beq	.L115
 155:Core/Src/ioctl.c **** }
 2073              		.loc 1 155 3 view .LVU444
 2074 011a 6248     		ldr	r0, .L124+24
 2075 011c B8E7     		b	.L82
 2076              	.L114:
 105:Core/Src/ioctl.c ****       if (ack) {
 2077              		.loc 1 105 7 is_stmt 1 view .LVU445
 105:Core/Src/ioctl.c ****       if (ack) {
 2078              		.loc 1 105 13 is_stmt 0 view .LVU446
 2079 011e FFF7FEFF 		bl	ioctl_bus_acquired
 2080              	.LVL188:
 2081 0122 041E     		subs	r4, r0, #0
 2082              	.LVL189:
 106:Core/Src/ioctl.c ****         ioctl_max7219_init();
 2083              		.loc 1 106 7 is_stmt 1 view .LVU447
 106:Core/Src/ioctl.c ****         ioctl_max7219_init();
 2084              		.loc 1 106 10 is_stmt 0 view .LVU448
 2085 0124 04D1     		bne	.L116
 2086              	.LVL190:
 2087              	.L92:
 155:Core/Src/ioctl.c **** }
 2088              		.loc 1 155 3 is_stmt 1 view .LVU449
 2089 0126 002C     		cmp	r4, #0
 2090 0128 00D1     		bne	.LCB1657
 2091 012a ADE0     		b	.L106	@long jump
 2092              	.LCB1657:
 2093 012c 5E48     		ldr	r0, .L124+28
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 48


 2094 012e AFE7     		b	.L82
 2095              	.LVL191:
 2096              	.L116:
 107:Core/Src/ioctl.c ****       }
 2097              		.loc 1 107 9 view .LVU450
 2098 0130 FFF7FEFF 		bl	ioctl_max7219_init
 2099              	.LVL192:
 107:Core/Src/ioctl.c ****       }
 2100              		.loc 1 107 9 is_stmt 0 view .LVU451
 2101 0134 F7E7     		b	.L92
 2102              	.LVL193:
 2103              	.L115:
 110:Core/Src/ioctl.c ****       ack = true;
 2104              		.loc 1 110 7 is_stmt 1 view .LVU452
 2105 0136 FFF7FEFF 		bl	ioctl_max7219_shutdown
 2106              	.LVL194:
 111:Core/Src/ioctl.c ****     }
 2107              		.loc 1 111 7 view .LVU453
 155:Core/Src/ioctl.c **** }
 2108              		.loc 1 155 3 view .LVU454
 2109 013a 5B48     		ldr	r0, .L124+28
 2110 013c A8E7     		b	.L82
 2111              	.LVL195:
 2112              	.L90:
 114:Core/Src/ioctl.c ****     if (cmd1[0] != 0 && ioctl_bus_acquired()) {
 2113              		.loc 1 114 10 view .LVU455
 114:Core/Src/ioctl.c ****     if (cmd1[0] != 0 && ioctl_bus_acquired()) {
 2114              		.loc 1 114 15 is_stmt 0 view .LVU456
 2115 013e 6549     		ldr	r1, .L124+72
 2116 0140 5448     		ldr	r0, .L124+8
 2117 0142 FFF7FEFF 		bl	strcmp
 2118              	.LVL196:
 114:Core/Src/ioctl.c ****     if (cmd1[0] != 0 && ioctl_bus_acquired()) {
 2119              		.loc 1 114 13 view .LVU457
 2120 0146 0028     		cmp	r0, #0
 2121 0148 15D1     		bne	.L93
 115:Core/Src/ioctl.c ****       uint16_t val = strtol(cmd1, NULL, 16);
 2122              		.loc 1 115 5 is_stmt 1 view .LVU458
 115:Core/Src/ioctl.c ****       uint16_t val = strtol(cmd1, NULL, 16);
 2123              		.loc 1 115 13 is_stmt 0 view .LVU459
 2124 014a 544B     		ldr	r3, .L124+16
 2125 014c 1B78     		ldrb	r3, [r3]
 115:Core/Src/ioctl.c ****       uint16_t val = strtol(cmd1, NULL, 16);
 2126              		.loc 1 115 8 view .LVU460
 2127 014e 002B     		cmp	r3, #0
 2128 0150 01D1     		bne	.L117
 155:Core/Src/ioctl.c **** }
 2129              		.loc 1 155 3 view .LVU461
 2130 0152 5448     		ldr	r0, .L124+24
 2131 0154 9CE7     		b	.L82
 2132              	.L117:
 115:Core/Src/ioctl.c ****       uint16_t val = strtol(cmd1, NULL, 16);
 2133              		.loc 1 115 25 discriminator 1 view .LVU462
 2134 0156 FFF7FEFF 		bl	ioctl_bus_acquired
 2135              	.LVL197:
 115:Core/Src/ioctl.c ****       uint16_t val = strtol(cmd1, NULL, 16);
 2136              		.loc 1 115 22 discriminator 1 view .LVU463
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 49


 2137 015a 0028     		cmp	r0, #0
 2138 015c 01D1     		bne	.L118
 155:Core/Src/ioctl.c **** }
 2139              		.loc 1 155 3 view .LVU464
 2140 015e 5148     		ldr	r0, .L124+24
 2141 0160 96E7     		b	.L82
 2142              	.L118:
 2143              	.LBB14:
 116:Core/Src/ioctl.c ****       ioctl_write_addr(val);
 2144              		.loc 1 116 7 is_stmt 1 view .LVU465
 116:Core/Src/ioctl.c ****       ioctl_write_addr(val);
 2145              		.loc 1 116 22 is_stmt 0 view .LVU466
 2146 0162 1022     		movs	r2, #16
 2147 0164 0021     		movs	r1, #0
 2148 0166 4D48     		ldr	r0, .L124+16
 2149 0168 FFF7FEFF 		bl	strtol
 2150              	.LVL198:
 116:Core/Src/ioctl.c ****       ioctl_write_addr(val);
 2151              		.loc 1 116 16 view .LVU467
 2152 016c 80B2     		uxth	r0, r0
 2153              	.LVL199:
 117:Core/Src/ioctl.c ****       ack = true;
 2154              		.loc 1 117 7 is_stmt 1 view .LVU468
 2155 016e FFF7FEFF 		bl	ioctl_write_addr
 2156              	.LVL200:
 118:Core/Src/ioctl.c ****     }
 2157              		.loc 1 118 7 view .LVU469
 118:Core/Src/ioctl.c ****     }
 2158              		.loc 1 118 7 is_stmt 0 view .LVU470
 2159              	.LBE14:
 155:Core/Src/ioctl.c **** }
 2160              		.loc 1 155 3 is_stmt 1 view .LVU471
 2161 0172 4D48     		ldr	r0, .L124+28
 2162 0174 8CE7     		b	.L82
 2163              	.LVL201:
 2164              	.L93:
 121:Core/Src/ioctl.c ****     if (cmd1[0] != 0) {
 2165              		.loc 1 121 10 view .LVU472
 121:Core/Src/ioctl.c ****     if (cmd1[0] != 0) {
 2166              		.loc 1 121 15 is_stmt 0 view .LVU473
 2167 0176 5849     		ldr	r1, .L124+76
 2168 0178 4648     		ldr	r0, .L124+8
 2169 017a FFF7FEFF 		bl	strcmp
 2170              	.LVL202:
 121:Core/Src/ioctl.c ****     if (cmd1[0] != 0) {
 2171              		.loc 1 121 13 view .LVU474
 2172 017e 0028     		cmp	r0, #0
 2173 0180 0DD0     		beq	.L119
 2174              	.L94:
 128:Core/Src/ioctl.c ****     if (!strcmp(cmd1, "wr")) {
 2175              		.loc 1 128 10 is_stmt 1 view .LVU475
 128:Core/Src/ioctl.c ****     if (!strcmp(cmd1, "wr")) {
 2176              		.loc 1 128 15 is_stmt 0 view .LVU476
 2177 0182 5649     		ldr	r1, .L124+80
 2178 0184 4348     		ldr	r0, .L124+8
 2179 0186 FFF7FEFF 		bl	strcmp
 2180              	.LVL203:
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 50


 128:Core/Src/ioctl.c ****     if (!strcmp(cmd1, "wr")) {
 2181              		.loc 1 128 13 view .LVU477
 2182 018a 0028     		cmp	r0, #0
 2183 018c 41D1     		bne	.L95
 129:Core/Src/ioctl.c ****       HAL_GPIO_WritePin(MEMRQ_GPIO_Port, MEMRQ_Pin, GPIO_PIN_RESET);
 2184              		.loc 1 129 5 is_stmt 1 view .LVU478
 129:Core/Src/ioctl.c ****       HAL_GPIO_WritePin(MEMRQ_GPIO_Port, MEMRQ_Pin, GPIO_PIN_RESET);
 2185              		.loc 1 129 10 is_stmt 0 view .LVU479
 2186 018e 5449     		ldr	r1, .L124+84
 2187 0190 4248     		ldr	r0, .L124+16
 2188 0192 FFF7FEFF 		bl	strcmp
 2189              	.LVL204:
 129:Core/Src/ioctl.c ****       HAL_GPIO_WritePin(MEMRQ_GPIO_Port, MEMRQ_Pin, GPIO_PIN_RESET);
 2190              		.loc 1 129 8 view .LVU480
 2191 0196 0028     		cmp	r0, #0
 2192 0198 15D0     		beq	.L120
 155:Core/Src/ioctl.c **** }
 2193              		.loc 1 155 3 view .LVU481
 2194 019a 4248     		ldr	r0, .L124+24
 2195 019c 78E7     		b	.L82
 2196              	.L119:
 121:Core/Src/ioctl.c ****     if (cmd1[0] != 0) {
 2197              		.loc 1 121 37 discriminator 1 view .LVU482
 2198 019e FFF7FEFF 		bl	ioctl_bus_acquired
 2199              	.LVL205:
 121:Core/Src/ioctl.c ****     if (cmd1[0] != 0) {
 2200              		.loc 1 121 34 discriminator 1 view .LVU483
 2201 01a2 0028     		cmp	r0, #0
 2202 01a4 EDD0     		beq	.L94
 122:Core/Src/ioctl.c ****       uint8_t val = strtol(cmd1, NULL, 16);
 2203              		.loc 1 122 5 is_stmt 1 view .LVU484
 122:Core/Src/ioctl.c ****       uint8_t val = strtol(cmd1, NULL, 16);
 2204              		.loc 1 122 13 is_stmt 0 view .LVU485
 2205 01a6 3D4B     		ldr	r3, .L124+16
 2206 01a8 1B78     		ldrb	r3, [r3]
 122:Core/Src/ioctl.c ****       uint8_t val = strtol(cmd1, NULL, 16);
 2207              		.loc 1 122 8 view .LVU486
 2208 01aa 002B     		cmp	r3, #0
 2209 01ac 01D1     		bne	.L121
 155:Core/Src/ioctl.c **** }
 2210              		.loc 1 155 3 view .LVU487
 2211 01ae 3D48     		ldr	r0, .L124+24
 2212 01b0 6EE7     		b	.L82
 2213              	.L121:
 2214              	.LBB15:
 123:Core/Src/ioctl.c ****       ioctl_write_data(val);
 2215              		.loc 1 123 7 is_stmt 1 view .LVU488
 123:Core/Src/ioctl.c ****       ioctl_write_data(val);
 2216              		.loc 1 123 21 is_stmt 0 view .LVU489
 2217 01b2 1022     		movs	r2, #16
 2218 01b4 0021     		movs	r1, #0
 2219 01b6 3948     		ldr	r0, .L124+16
 2220 01b8 FFF7FEFF 		bl	strtol
 2221              	.LVL206:
 123:Core/Src/ioctl.c ****       ioctl_write_data(val);
 2222              		.loc 1 123 15 view .LVU490
 2223 01bc C0B2     		uxtb	r0, r0
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 51


 2224              	.LVL207:
 124:Core/Src/ioctl.c ****       ack = true;
 2225              		.loc 1 124 7 is_stmt 1 view .LVU491
 2226 01be FFF7FEFF 		bl	ioctl_write_data
 2227              	.LVL208:
 125:Core/Src/ioctl.c ****     }
 2228              		.loc 1 125 7 view .LVU492
 125:Core/Src/ioctl.c ****     }
 2229              		.loc 1 125 7 is_stmt 0 view .LVU493
 2230              	.LBE15:
 155:Core/Src/ioctl.c **** }
 2231              		.loc 1 155 3 is_stmt 1 view .LVU494
 2232 01c2 3948     		ldr	r0, .L124+28
 2233 01c4 64E7     		b	.L82
 2234              	.LVL209:
 2235              	.L120:
 130:Core/Src/ioctl.c ****       HAL_Delay(10);
 2236              		.loc 1 130 7 view .LVU495
 2237 01c6 8025     		movs	r5, #128
 2238 01c8 ED01     		lsls	r5, r5, #7
 2239 01ca 464C     		ldr	r4, .L124+88
 2240 01cc 0022     		movs	r2, #0
 2241 01ce 2900     		movs	r1, r5
 2242 01d0 2000     		movs	r0, r4
 2243 01d2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 2244              	.LVL210:
 131:Core/Src/ioctl.c ****       HAL_GPIO_WritePin(WR_GPIO_Port, WR_Pin, GPIO_PIN_RESET);
 2245              		.loc 1 131 7 view .LVU496
 2246 01d6 0A20     		movs	r0, #10
 2247 01d8 FFF7FEFF 		bl	HAL_Delay
 2248              	.LVL211:
 132:Core/Src/ioctl.c ****       HAL_Delay(10);
 2249              		.loc 1 132 7 view .LVU497
 2250 01dc 8027     		movs	r7, #128
 2251 01de FF00     		lsls	r7, r7, #3
 2252 01e0 9026     		movs	r6, #144
 2253 01e2 F605     		lsls	r6, r6, #23
 2254 01e4 0022     		movs	r2, #0
 2255 01e6 3900     		movs	r1, r7
 2256 01e8 3000     		movs	r0, r6
 2257 01ea FFF7FEFF 		bl	HAL_GPIO_WritePin
 2258              	.LVL212:
 133:Core/Src/ioctl.c ****       HAL_GPIO_WritePin(WR_GPIO_Port, WR_Pin, GPIO_PIN_SET);
 2259              		.loc 1 133 7 view .LVU498
 2260 01ee 0A20     		movs	r0, #10
 2261 01f0 FFF7FEFF 		bl	HAL_Delay
 2262              	.LVL213:
 134:Core/Src/ioctl.c ****       HAL_Delay(10);
 2263              		.loc 1 134 7 view .LVU499
 2264 01f4 0122     		movs	r2, #1
 2265 01f6 3900     		movs	r1, r7
 2266 01f8 3000     		movs	r0, r6
 2267 01fa FFF7FEFF 		bl	HAL_GPIO_WritePin
 2268              	.LVL214:
 135:Core/Src/ioctl.c ****       HAL_GPIO_WritePin(MEMRQ_GPIO_Port, MEMRQ_Pin, GPIO_PIN_SET);
 2269              		.loc 1 135 7 view .LVU500
 2270 01fe 0A20     		movs	r0, #10
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 52


 2271 0200 FFF7FEFF 		bl	HAL_Delay
 2272              	.LVL215:
 136:Core/Src/ioctl.c ****       ack = true;
 2273              		.loc 1 136 7 view .LVU501
 2274 0204 0122     		movs	r2, #1
 2275 0206 2900     		movs	r1, r5
 2276 0208 2000     		movs	r0, r4
 2277 020a FFF7FEFF 		bl	HAL_GPIO_WritePin
 2278              	.LVL216:
 137:Core/Src/ioctl.c ****     }
 2279              		.loc 1 137 7 view .LVU502
 155:Core/Src/ioctl.c **** }
 2280              		.loc 1 155 3 view .LVU503
 2281 020e 2648     		ldr	r0, .L124+28
 2282 0210 3EE7     		b	.L82
 2283              	.LVL217:
 2284              	.L95:
 140:Core/Src/ioctl.c ****     char buf[IOCTL_CMD_TOKLEN] = {0};
 2285              		.loc 1 140 10 view .LVU504
 140:Core/Src/ioctl.c ****     char buf[IOCTL_CMD_TOKLEN] = {0};
 2286              		.loc 1 140 15 is_stmt 0 view .LVU505
 2287 0212 3549     		ldr	r1, .L124+92
 2288 0214 1F48     		ldr	r0, .L124+8
 2289 0216 FFF7FEFF 		bl	strcmp
 2290              	.LVL218:
 140:Core/Src/ioctl.c ****     char buf[IOCTL_CMD_TOKLEN] = {0};
 2291              		.loc 1 140 13 view .LVU506
 2292 021a 0028     		cmp	r0, #0
 2293 021c 07D0     		beq	.L122
 147:Core/Src/ioctl.c ****     char buf[IOCTL_CMD_TOKLEN] = {0};
 2294              		.loc 1 147 10 is_stmt 1 view .LVU507
 147:Core/Src/ioctl.c ****     char buf[IOCTL_CMD_TOKLEN] = {0};
 2295              		.loc 1 147 15 is_stmt 0 view .LVU508
 2296 021e 3349     		ldr	r1, .L124+96
 2297 0220 1C48     		ldr	r0, .L124+8
 2298 0222 FFF7FEFF 		bl	strcmp
 2299              	.LVL219:
 147:Core/Src/ioctl.c ****     char buf[IOCTL_CMD_TOKLEN] = {0};
 2300              		.loc 1 147 13 view .LVU509
 2301 0226 0028     		cmp	r0, #0
 2302 0228 18D0     		beq	.L123
 155:Core/Src/ioctl.c **** }
 2303              		.loc 1 155 3 view .LVU510
 2304 022a 1E48     		ldr	r0, .L124+24
 2305 022c 30E7     		b	.L82
 2306              	.L122:
 2307              	.LBB16:
 141:Core/Src/ioctl.c ****     uint16_t addr = ioctl_read_addr();
 2308              		.loc 1 141 5 is_stmt 1 view .LVU511
 141:Core/Src/ioctl.c ****     uint16_t addr = ioctl_read_addr();
 2309              		.loc 1 141 10 is_stmt 0 view .LVU512
 2310 022e 0023     		movs	r3, #0
 2311 0230 0193     		str	r3, [sp, #4]
 2312 0232 0622     		movs	r2, #6
 2313 0234 0021     		movs	r1, #0
 2314 0236 02A8     		add	r0, sp, #8
 2315 0238 FFF7FEFF 		bl	memset
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 53


 2316              	.LVL220:
 142:Core/Src/ioctl.c ****     sprintf(buf, "0x%4x\n", addr);
 2317              		.loc 1 142 5 is_stmt 1 view .LVU513
 142:Core/Src/ioctl.c ****     sprintf(buf, "0x%4x\n", addr);
 2318              		.loc 1 142 21 is_stmt 0 view .LVU514
 2319 023c FFF7FEFF 		bl	ioctl_read_addr
 2320              	.LVL221:
 2321 0240 0200     		movs	r2, r0
 2322              	.LVL222:
 143:Core/Src/ioctl.c ****     CDC_Transmit_FS((uint8_t *) buf, strlen(buf));
 2323              		.loc 1 143 5 is_stmt 1 view .LVU515
 2324 0242 2B49     		ldr	r1, .L124+100
 2325 0244 01A8     		add	r0, sp, #4
 2326 0246 FFF7FEFF 		bl	sprintf
 2327              	.LVL223:
 144:Core/Src/ioctl.c ****     ack = true;
 2328              		.loc 1 144 5 view .LVU516
 144:Core/Src/ioctl.c ****     ack = true;
 2329              		.loc 1 144 38 is_stmt 0 view .LVU517
 2330 024a 01A8     		add	r0, sp, #4
 2331 024c FFF7FEFF 		bl	strlen
 2332              	.LVL224:
 144:Core/Src/ioctl.c ****     ack = true;
 2333              		.loc 1 144 5 view .LVU518
 2334 0250 81B2     		uxth	r1, r0
 2335 0252 01A8     		add	r0, sp, #4
 2336 0254 FFF7FEFF 		bl	CDC_Transmit_FS
 2337              	.LVL225:
 145:Core/Src/ioctl.c **** 
 2338              		.loc 1 145 5 is_stmt 1 view .LVU519
 145:Core/Src/ioctl.c **** 
 2339              		.loc 1 145 5 is_stmt 0 view .LVU520
 2340              	.LBE16:
 155:Core/Src/ioctl.c **** }
 2341              		.loc 1 155 3 is_stmt 1 view .LVU521
 2342 0258 1348     		ldr	r0, .L124+28
 2343 025a 19E7     		b	.L82
 2344              	.LVL226:
 2345              	.L123:
 2346              	.LBB17:
 148:Core/Src/ioctl.c ****     uint8_t data = ioctl_read_data();
 2347              		.loc 1 148 5 view .LVU522
 148:Core/Src/ioctl.c ****     uint8_t data = ioctl_read_data();
 2348              		.loc 1 148 10 is_stmt 0 view .LVU523
 2349 025c 0021     		movs	r1, #0
 2350 025e 0191     		str	r1, [sp, #4]
 2351 0260 0622     		movs	r2, #6
 2352 0262 02A8     		add	r0, sp, #8
 2353 0264 FFF7FEFF 		bl	memset
 2354              	.LVL227:
 149:Core/Src/ioctl.c ****     sprintf(buf, "0x%2x\n", data);
 2355              		.loc 1 149 5 is_stmt 1 view .LVU524
 149:Core/Src/ioctl.c ****     sprintf(buf, "0x%2x\n", data);
 2356              		.loc 1 149 20 is_stmt 0 view .LVU525
 2357 0268 FFF7FEFF 		bl	ioctl_read_data
 2358              	.LVL228:
 2359 026c 0200     		movs	r2, r0
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 54


 2360              	.LVL229:
 150:Core/Src/ioctl.c ****     CDC_Transmit_FS((uint8_t *) buf, strlen(buf));
 2361              		.loc 1 150 5 is_stmt 1 view .LVU526
 2362 026e 2149     		ldr	r1, .L124+104
 2363 0270 01A8     		add	r0, sp, #4
 2364 0272 FFF7FEFF 		bl	sprintf
 2365              	.LVL230:
 151:Core/Src/ioctl.c ****     ack = true;
 2366              		.loc 1 151 5 view .LVU527
 151:Core/Src/ioctl.c ****     ack = true;
 2367              		.loc 1 151 38 is_stmt 0 view .LVU528
 2368 0276 01A8     		add	r0, sp, #4
 2369 0278 FFF7FEFF 		bl	strlen
 2370              	.LVL231:
 151:Core/Src/ioctl.c ****     ack = true;
 2371              		.loc 1 151 5 view .LVU529
 2372 027c 81B2     		uxth	r1, r0
 2373 027e 01A8     		add	r0, sp, #4
 2374 0280 FFF7FEFF 		bl	CDC_Transmit_FS
 2375              	.LVL232:
 152:Core/Src/ioctl.c ****   }
 2376              		.loc 1 152 5 is_stmt 1 view .LVU530
 152:Core/Src/ioctl.c ****   }
 2377              		.loc 1 152 5 is_stmt 0 view .LVU531
 2378              	.LBE17:
 155:Core/Src/ioctl.c **** }
 2379              		.loc 1 155 3 is_stmt 1 view .LVU532
 2380 0284 0848     		ldr	r0, .L124+28
 2381 0286 03E7     		b	.L82
 2382              	.LVL233:
 2383              	.L106:
 155:Core/Src/ioctl.c **** }
 2384              		.loc 1 155 3 is_stmt 0 view .LVU533
 2385 0288 0648     		ldr	r0, .L124+24
 2386 028a 01E7     		b	.L82
 2387              	.L125:
 2388              		.align	2
 2389              	.L124:
 2390 028c 00000000 		.word	.LANCHOR0
 2391 0290 10000000 		.word	.LC21
 2392 0294 00000000 		.word	.LANCHOR1
 2393 0298 14000000 		.word	.LC24
 2394 029c 00000000 		.word	.LANCHOR2
 2395 02a0 1C000000 		.word	.LC27
 2396 02a4 00000000 		.word	.LC16
 2397 02a8 08000000 		.word	.LC18
 2398 02ac 24000000 		.word	.LC29
 2399 02b0 2C000000 		.word	.LC31
 2400 02b4 00000000 		.word	.LANCHOR6
 2401 02b8 30000000 		.word	.LC34
 2402 02bc 34000000 		.word	.LC36
 2403 02c0 38000000 		.word	.LC38
 2404 02c4 3C000000 		.word	.LC40
 2405 02c8 40000000 		.word	.LC42
 2406 02cc 44000000 		.word	.LC44
 2407 02d0 48000000 		.word	.LC46
 2408 02d4 4C000000 		.word	.LC48
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 55


 2409 02d8 50000000 		.word	.LC50
 2410 02dc 54000000 		.word	.LC52
 2411 02e0 58000000 		.word	.LC54
 2412 02e4 00040048 		.word	1207960576
 2413 02e8 5C000000 		.word	.LC56
 2414 02ec 68000000 		.word	.LC60
 2415 02f0 60000000 		.word	.LC58
 2416 02f4 6C000000 		.word	.LC62
 2417              		.cfi_endproc
 2418              	.LFE46:
 2420              		.section	.text.ioctl_segdisp_write,"ax",%progbits
 2421              		.align	1
 2422              		.global	ioctl_segdisp_write
 2423              		.syntax unified
 2424              		.code	16
 2425              		.thumb_func
 2426              		.fpu softvfp
 2428              	ioctl_segdisp_write:
 2429              	.LVL234:
 2430              	.LFB66:
 347:Core/Src/ioctl.c **** 
 348:Core/Src/ioctl.c **** void ioctl_segdisp_write(uint8_t addr, uint8_t data) {
 2431              		.loc 1 348 54 is_stmt 1 view -0
 2432              		.cfi_startproc
 2433              		@ args = 0, pretend = 0, frame = 8
 2434              		@ frame_needed = 0, uses_anonymous_args = 0
 2435              		.loc 1 348 54 is_stmt 0 view .LVU535
 2436 0000 10B5     		push	{r4, lr}
 2437              	.LCFI24:
 2438              		.cfi_def_cfa_offset 8
 2439              		.cfi_offset 4, -8
 2440              		.cfi_offset 14, -4
 2441 0002 82B0     		sub	sp, sp, #8
 2442              	.LCFI25:
 2443              		.cfi_def_cfa_offset 16
 349:Core/Src/ioctl.c ****   uint8_t out[2] = {addr, data};
 2444              		.loc 1 349 3 is_stmt 1 view .LVU536
 2445              		.loc 1 349 11 is_stmt 0 view .LVU537
 2446 0004 6B46     		mov	r3, sp
 2447 0006 1871     		strb	r0, [r3, #4]
 2448 0008 5971     		strb	r1, [r3, #5]
 350:Core/Src/ioctl.c ****   HAL_GPIO_WritePin(SEGDISP_CS_GPIO_Port, SEGDISP_CS_Pin, GPIO_PIN_RESET);
 2449              		.loc 1 350 3 is_stmt 1 view .LVU538
 2450 000a 094C     		ldr	r4, .L127
 2451 000c 0022     		movs	r2, #0
 2452 000e 4021     		movs	r1, #64
 2453              	.LVL235:
 2454              		.loc 1 350 3 is_stmt 0 view .LVU539
 2455 0010 2000     		movs	r0, r4
 2456              	.LVL236:
 2457              		.loc 1 350 3 view .LVU540
 2458 0012 FFF7FEFF 		bl	HAL_GPIO_WritePin
 2459              	.LVL237:
 351:Core/Src/ioctl.c ****   HAL_SPI_Transmit(&hspi1, out, 2, 100);
 2460              		.loc 1 351 3 is_stmt 1 view .LVU541
 2461 0016 6423     		movs	r3, #100
 2462 0018 0222     		movs	r2, #2
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 56


 2463 001a 01A9     		add	r1, sp, #4
 2464 001c 0548     		ldr	r0, .L127+4
 2465 001e FFF7FEFF 		bl	HAL_SPI_Transmit
 2466              	.LVL238:
 352:Core/Src/ioctl.c ****   HAL_GPIO_WritePin(SEGDISP_CS_GPIO_Port, SEGDISP_CS_Pin, GPIO_PIN_SET);
 2467              		.loc 1 352 3 view .LVU542
 2468 0022 0122     		movs	r2, #1
 2469 0024 4021     		movs	r1, #64
 2470 0026 2000     		movs	r0, r4
 2471 0028 FFF7FEFF 		bl	HAL_GPIO_WritePin
 2472              	.LVL239:
 353:Core/Src/ioctl.c **** }
 2473              		.loc 1 353 1 is_stmt 0 view .LVU543
 2474 002c 02B0     		add	sp, sp, #8
 2475              		@ sp needed
 2476 002e 10BD     		pop	{r4, pc}
 2477              	.L128:
 2478              		.align	2
 2479              	.L127:
 2480 0030 00040048 		.word	1207960576
 2481 0034 00000000 		.word	hspi1
 2482              		.cfi_endproc
 2483              	.LFE66:
 2485              		.section	.text.ioctl_segdisp_init,"ax",%progbits
 2486              		.align	1
 2487              		.global	ioctl_segdisp_init
 2488              		.syntax unified
 2489              		.code	16
 2490              		.thumb_func
 2491              		.fpu softvfp
 2493              	ioctl_segdisp_init:
 2494              	.LFB67:
 354:Core/Src/ioctl.c **** 
 355:Core/Src/ioctl.c **** static const uint8_t _segdisp_mapping[] = {
 356:Core/Src/ioctl.c ****   0b01111110, 0b00110000, 0b01101101, 0b01111001,
 357:Core/Src/ioctl.c ****   0b00110011, 0b01011011, 0b01011111, 0b01110000,
 358:Core/Src/ioctl.c ****   0b01111111, 0b01111011, 0b01110111, 0b00011111,
 359:Core/Src/ioctl.c ****   0b01001110, 0b00111101, 0b01001111, 0b01000111
 360:Core/Src/ioctl.c **** };
 361:Core/Src/ioctl.c **** 
 362:Core/Src/ioctl.c **** void ioctl_segdisp_init() {
 2495              		.loc 1 362 27 is_stmt 1 view -0
 2496              		.cfi_startproc
 2497              		@ args = 0, pretend = 0, frame = 0
 2498              		@ frame_needed = 0, uses_anonymous_args = 0
 2499 0000 10B5     		push	{r4, lr}
 2500              	.LCFI26:
 2501              		.cfi_def_cfa_offset 8
 2502              		.cfi_offset 4, -8
 2503              		.cfi_offset 14, -4
 363:Core/Src/ioctl.c ****   ioctl_segdisp_write(0x0a, 0x0f); // intensity
 2504              		.loc 1 363 3 view .LVU545
 2505 0002 0F21     		movs	r1, #15
 2506 0004 0A20     		movs	r0, #10
 2507 0006 FFF7FEFF 		bl	ioctl_segdisp_write
 2508              	.LVL240:
 364:Core/Src/ioctl.c ****   ioctl_segdisp_write(0x0b, 0x05); // scan limit
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 57


 2509              		.loc 1 364 3 view .LVU546
 2510 000a 0521     		movs	r1, #5
 2511 000c 0B20     		movs	r0, #11
 2512 000e FFF7FEFF 		bl	ioctl_segdisp_write
 2513              	.LVL241:
 365:Core/Src/ioctl.c ****   ioctl_segdisp_write(0x0c, 0b01); // shutdown off
 2514              		.loc 1 365 3 view .LVU547
 2515 0012 0121     		movs	r1, #1
 2516 0014 0C20     		movs	r0, #12
 2517 0016 FFF7FEFF 		bl	ioctl_segdisp_write
 2518              	.LVL242:
 366:Core/Src/ioctl.c **** }
 2519              		.loc 1 366 1 is_stmt 0 view .LVU548
 2520              		@ sp needed
 2521 001a 10BD     		pop	{r4, pc}
 2522              		.cfi_endproc
 2523              	.LFE67:
 2525              		.section	.text.ioctl_segdisp_set_addr,"ax",%progbits
 2526              		.align	1
 2527              		.global	ioctl_segdisp_set_addr
 2528              		.syntax unified
 2529              		.code	16
 2530              		.thumb_func
 2531              		.fpu softvfp
 2533              	ioctl_segdisp_set_addr:
 2534              	.LVL243:
 2535              	.LFB68:
 367:Core/Src/ioctl.c **** 
 368:Core/Src/ioctl.c **** void ioctl_segdisp_set_addr(uint16_t addr) {
 2536              		.loc 1 368 44 is_stmt 1 view -0
 2537              		.cfi_startproc
 2538              		@ args = 0, pretend = 0, frame = 0
 2539              		@ frame_needed = 0, uses_anonymous_args = 0
 2540              		.loc 1 368 44 is_stmt 0 view .LVU550
 2541 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2542              	.LCFI27:
 2543              		.cfi_def_cfa_offset 24
 2544              		.cfi_offset 3, -24
 2545              		.cfi_offset 4, -20
 2546              		.cfi_offset 5, -16
 2547              		.cfi_offset 6, -12
 2548              		.cfi_offset 7, -8
 2549              		.cfi_offset 14, -4
 369:Core/Src/ioctl.c ****   uint8_t a0 = addr & 0xff;
 2550              		.loc 1 369 3 is_stmt 1 view .LVU551
 2551              		.loc 1 369 11 is_stmt 0 view .LVU552
 2552 0002 C6B2     		uxtb	r6, r0
 2553              	.LVL244:
 370:Core/Src/ioctl.c ****   uint8_t a1 = addr >> 8;
 2554              		.loc 1 370 3 is_stmt 1 view .LVU553
 2555              		.loc 1 370 11 is_stmt 0 view .LVU554
 2556 0004 050A     		lsrs	r5, r0, #8
 2557              	.LVL245:
 371:Core/Src/ioctl.c **** 
 372:Core/Src/ioctl.c ****   uint8_t a0h = a0 >> 4;
 2558              		.loc 1 372 3 is_stmt 1 view .LVU555
 2559              		.loc 1 372 11 is_stmt 0 view .LVU556
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 58


 2560 0006 3709     		lsrs	r7, r6, #4
 2561              	.LVL246:
 373:Core/Src/ioctl.c ****   uint8_t a0l = a0 & 0xf;
 2562              		.loc 1 373 3 is_stmt 1 view .LVU557
 2563              		.loc 1 373 11 is_stmt 0 view .LVU558
 2564 0008 0F23     		movs	r3, #15
 2565 000a 1E40     		ands	r6, r3
 2566              	.LVL247:
 374:Core/Src/ioctl.c ****   uint8_t a1h = a1 >> 4;
 2567              		.loc 1 374 3 is_stmt 1 view .LVU559
 2568              		.loc 1 374 11 is_stmt 0 view .LVU560
 2569 000c 000B     		lsrs	r0, r0, #12
 2570              	.LVL248:
 375:Core/Src/ioctl.c ****   uint8_t a1l = a1 & 0xf;
 2571              		.loc 1 375 3 is_stmt 1 view .LVU561
 2572              		.loc 1 375 11 is_stmt 0 view .LVU562
 2573 000e 1D40     		ands	r5, r3
 2574              	.LVL249:
 376:Core/Src/ioctl.c **** 
 377:Core/Src/ioctl.c ****   ioctl_segdisp_write(0x05, _segdisp_mapping[a1h]);
 2575              		.loc 1 377 3 is_stmt 1 view .LVU563
 2576 0010 084C     		ldr	r4, .L131
 2577 0012 215C     		ldrb	r1, [r4, r0]
 2578 0014 0520     		movs	r0, #5
 2579              	.LVL250:
 2580              		.loc 1 377 3 is_stmt 0 view .LVU564
 2581 0016 FFF7FEFF 		bl	ioctl_segdisp_write
 2582              	.LVL251:
 378:Core/Src/ioctl.c ****   ioctl_segdisp_write(0x06, _segdisp_mapping[a1l]);
 2583              		.loc 1 378 3 is_stmt 1 view .LVU565
 2584 001a 615D     		ldrb	r1, [r4, r5]
 2585 001c 0620     		movs	r0, #6
 2586 001e FFF7FEFF 		bl	ioctl_segdisp_write
 2587              	.LVL252:
 379:Core/Src/ioctl.c ****   ioctl_segdisp_write(0x03, _segdisp_mapping[a0h]);
 2588              		.loc 1 379 3 view .LVU566
 2589 0022 E15D     		ldrb	r1, [r4, r7]
 2590 0024 0320     		movs	r0, #3
 2591 0026 FFF7FEFF 		bl	ioctl_segdisp_write
 2592              	.LVL253:
 380:Core/Src/ioctl.c ****   ioctl_segdisp_write(0x04, _segdisp_mapping[a0l]);
 2593              		.loc 1 380 3 view .LVU567
 2594 002a A15D     		ldrb	r1, [r4, r6]
 2595 002c 0420     		movs	r0, #4
 2596 002e FFF7FEFF 		bl	ioctl_segdisp_write
 2597              	.LVL254:
 381:Core/Src/ioctl.c **** }
 2598              		.loc 1 381 1 is_stmt 0 view .LVU568
 2599              		@ sp needed
 2600              	.LVL255:
 2601              	.LVL256:
 2602              	.LVL257:
 2603              		.loc 1 381 1 view .LVU569
 2604 0032 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2605              	.L132:
 2606              		.align	2
 2607              	.L131:
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 59


 2608 0034 00000000 		.word	.LANCHOR7
 2609              		.cfi_endproc
 2610              	.LFE68:
 2612              		.section	.text.ioctl_segdisp_set_data,"ax",%progbits
 2613              		.align	1
 2614              		.global	ioctl_segdisp_set_data
 2615              		.syntax unified
 2616              		.code	16
 2617              		.thumb_func
 2618              		.fpu softvfp
 2620              	ioctl_segdisp_set_data:
 2621              	.LVL258:
 2622              	.LFB69:
 382:Core/Src/ioctl.c **** 
 383:Core/Src/ioctl.c **** void ioctl_segdisp_set_data(uint8_t data) {
 2623              		.loc 1 383 43 is_stmt 1 view -0
 2624              		.cfi_startproc
 2625              		@ args = 0, pretend = 0, frame = 0
 2626              		@ frame_needed = 0, uses_anonymous_args = 0
 2627              		.loc 1 383 43 is_stmt 0 view .LVU571
 2628 0000 70B5     		push	{r4, r5, r6, lr}
 2629              	.LCFI28:
 2630              		.cfi_def_cfa_offset 16
 2631              		.cfi_offset 4, -16
 2632              		.cfi_offset 5, -12
 2633              		.cfi_offset 6, -8
 2634              		.cfi_offset 14, -4
 384:Core/Src/ioctl.c ****   uint8_t dh = (data >> 4) & 0xf;
 2635              		.loc 1 384 3 is_stmt 1 view .LVU572
 2636              		.loc 1 384 11 is_stmt 0 view .LVU573
 2637 0002 0309     		lsrs	r3, r0, #4
 2638              	.LVL259:
 385:Core/Src/ioctl.c ****   uint8_t dl = data & 0xf;
 2639              		.loc 1 385 3 is_stmt 1 view .LVU574
 2640              		.loc 1 385 11 is_stmt 0 view .LVU575
 2641 0004 0F24     		movs	r4, #15
 2642 0006 0440     		ands	r4, r0
 2643              	.LVL260:
 386:Core/Src/ioctl.c ****   ioctl_segdisp_write(0x01, _segdisp_mapping[dh]);
 2644              		.loc 1 386 3 is_stmt 1 view .LVU576
 2645 0008 044D     		ldr	r5, .L134
 2646 000a E95C     		ldrb	r1, [r5, r3]
 2647 000c 0120     		movs	r0, #1
 2648              	.LVL261:
 2649              		.loc 1 386 3 is_stmt 0 view .LVU577
 2650 000e FFF7FEFF 		bl	ioctl_segdisp_write
 2651              	.LVL262:
 387:Core/Src/ioctl.c ****   ioctl_segdisp_write(0x02, _segdisp_mapping[dl]);
 2652              		.loc 1 387 3 is_stmt 1 view .LVU578
 2653 0012 295D     		ldrb	r1, [r5, r4]
 2654 0014 0220     		movs	r0, #2
 2655 0016 FFF7FEFF 		bl	ioctl_segdisp_write
 2656              	.LVL263:
 388:Core/Src/ioctl.c **** }
 2657              		.loc 1 388 1 is_stmt 0 view .LVU579
 2658              		@ sp needed
 2659              	.LVL264:
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 60


 2660              		.loc 1 388 1 view .LVU580
 2661 001a 70BD     		pop	{r4, r5, r6, pc}
 2662              	.L135:
 2663              		.align	2
 2664              	.L134:
 2665 001c 00000000 		.word	.LANCHOR7
 2666              		.cfi_endproc
 2667              	.LFE69:
 2669              		.section	.bss.cmd0,"aw",%nobits
 2670              		.align	2
 2671              		.set	.LANCHOR1,. + 0
 2674              	cmd0:
 2675 0000 00000000 		.space	10
 2675      00000000 
 2675      0000
 2676              		.section	.bss.cmd1,"aw",%nobits
 2677              		.align	2
 2678              		.set	.LANCHOR2,. + 0
 2681              	cmd1:
 2682 0000 00000000 		.space	10
 2682      00000000 
 2682      0000
 2683              		.section	.bss.cmd2,"aw",%nobits
 2684              		.align	2
 2685              		.set	.LANCHOR3,. + 0
 2688              	cmd2:
 2689 0000 00000000 		.space	10
 2689      00000000 
 2689      0000
 2690              		.section	.bss.cmd3,"aw",%nobits
 2691              		.align	2
 2692              		.set	.LANCHOR4,. + 0
 2695              	cmd3:
 2696 0000 00000000 		.space	10
 2696      00000000 
 2696      0000
 2697              		.section	.bss.cmd_available,"aw",%nobits
 2698              		.set	.LANCHOR0,. + 0
 2701              	cmd_available:
 2702 0000 00       		.space	1
 2703              		.section	.bss.ticks.8975,"aw",%nobits
 2704              		.align	2
 2705              		.set	.LANCHOR5,. + 0
 2708              	ticks.8975:
 2709 0000 00000000 		.space	4
 2710              		.section	.data.options,"aw"
 2711              		.align	2
 2712              		.set	.LANCHOR6,. + 0
 2715              	options:
 2716 0000 00       		.byte	0
 2717 0001 01       		.byte	1
 2718 0002 00       		.byte	0
 2719 0003 00       		.space	1
 2720 0004 04000000 		.word	4
 2721              		.section	.rodata._segdisp_mapping,"a"
 2722              		.align	2
 2723              		.set	.LANCHOR7,. + 0
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 61


 2726              	_segdisp_mapping:
 2727 0000 7E306D79 		.ascii	"~0my3[_p\177{w\037N=OG"
 2727      335B5F70 
 2727      7F7B771F 
 2727      4E3D4F47 
 2728              		.text
 2729              	.Letext0:
 2730              		.file 2 "/Users/sens/dev/toolchains/arm-gcc/lib/gcc/arm-none-eabi/9.3.1/include/stddef.h"
 2731              		.file 3 "/Users/sens/dev/toolchains/arm-gcc/arm-none-eabi/include/machine/_default_types.h"
 2732              		.file 4 "/Users/sens/dev/toolchains/arm-gcc/arm-none-eabi/include/sys/_types.h"
 2733              		.file 5 "/Users/sens/dev/toolchains/arm-gcc/arm-none-eabi/include/sys/reent.h"
 2734              		.file 6 "/Users/sens/dev/toolchains/arm-gcc/arm-none-eabi/include/sys/lock.h"
 2735              		.file 7 "/Users/sens/dev/toolchains/arm-gcc/arm-none-eabi/include/math.h"
 2736              		.file 8 "/Users/sens/dev/toolchains/arm-gcc/arm-none-eabi/include/stdlib.h"
 2737              		.file 9 "/Users/sens/dev/toolchains/arm-gcc/arm-none-eabi/include/sys/_stdint.h"
 2738              		.file 10 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h"
 2739              		.file 11 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f072xb.h"
 2740              		.file 12 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 2741              		.file 13 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 2742              		.file 14 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 2743              		.file 15 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_spi.h"
 2744              		.file 16 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 2745              		.file 17 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h"
 2746              		.file 18 "Core/Inc/tim.h"
 2747              		.file 19 "Core/Inc/spi.h"
 2748              		.file 20 "Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_def.h"
 2749              		.file 21 "Middlewares/ST/STM32_USB_Device_Library/Class/CDC/Inc/usbd_cdc.h"
 2750              		.file 22 "USB_DEVICE/App/usbd_cdc_if.h"
 2751              		.file 23 "Core/Inc/ioctl.h"
 2752              		.file 24 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc.h"
 2753              		.file 25 "/Users/sens/dev/toolchains/arm-gcc/arm-none-eabi/include/stdio.h"
 2754              		.file 26 "/Users/sens/dev/toolchains/arm-gcc/arm-none-eabi/include/string.h"
 2755              		.file 27 "<built-in>"
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 62


DEFINED SYMBOLS
                            *ABS*:0000000000000000 ioctl.c
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:16     .text._gpio_mask_pos:0000000000000000 $t
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:23     .text._gpio_mask_pos:0000000000000000 _gpio_mask_pos
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:78     .text.ioctl_cmd_available:0000000000000000 $t
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:85     .text.ioctl_cmd_available:0000000000000000 ioctl_cmd_available
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:102    .text.ioctl_cmd_available:0000000000000008 $d
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:107    .text.ioctl_init:0000000000000000 $t
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:114    .text.ioctl_init:0000000000000000 ioctl_init
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:201    .text.ioctl_init:0000000000000078 $d
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:207    .rodata.ioctl_cdc_rx_callback.str1.4:0000000000000000 $d
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:211    .text.ioctl_cdc_rx_callback:0000000000000000 $t
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:218    .text.ioctl_cdc_rx_callback:0000000000000000 ioctl_cdc_rx_callback
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:344    .text.ioctl_cdc_rx_callback:000000000000007c $d
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:354    .text.ioctl_clk_start:0000000000000000 $t
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:361    .text.ioctl_clk_start:0000000000000000 ioctl_clk_start
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:383    .text.ioctl_clk_start:000000000000000c $d
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:388    .text.ioctl_clk_stop:0000000000000000 $t
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:395    .text.ioctl_clk_stop:0000000000000000 ioctl_clk_stop
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:417    .text.ioctl_clk_stop:000000000000000c $d
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:426    .text.ioctl_clk_set_freq:0000000000000000 $t
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:433    .text.ioctl_clk_set_freq:0000000000000000 ioctl_clk_set_freq
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:576    .text.ioctl_clk_set_freq:000000000000006c $d
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:582    .text.ioctl_clk_pulse_callback:0000000000000000 $t
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:589    .text.ioctl_clk_pulse_callback:0000000000000000 ioctl_clk_pulse_callback
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:660    .text.ioctl_clk_pulse_callback:0000000000000044 $d
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:666    .text.ioctl_reset_cpu:0000000000000000 $t
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:673    .text.ioctl_reset_cpu:0000000000000000 ioctl_reset_cpu
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:716    .text.ioctl_reset_cpu:0000000000000028 $d
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:721    .text.ioctl_bus_ctl_input:0000000000000000 $t
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:728    .text.ioctl_bus_ctl_input:0000000000000000 ioctl_bus_ctl_input
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:810    .text.ioctl_bus_ctl_input:000000000000005c $d
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:815    .text.ioctl_bus_ctl_output:0000000000000000 $t
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:822    .text.ioctl_bus_ctl_output:0000000000000000 ioctl_bus_ctl_output
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:953    .text.ioctl_bus_ctl_output:00000000000000a0 $d
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:958    .rodata.ioctl_bus_acquire.str1.4:0000000000000000 $d
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:962    .text.ioctl_bus_acquire:0000000000000000 $t
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:969    .text.ioctl_bus_acquire:0000000000000000 ioctl_bus_acquire
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:1020   .text.ioctl_bus_acquire:0000000000000034 $d
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:1026   .text.ioctl_bus_acquired:0000000000000000 $t
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:1033   .text.ioctl_bus_acquired:0000000000000000 ioctl_bus_acquired
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:1061   .text.ioctl_bus_acquired:0000000000000014 $d
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:1066   .text.ioctl_bus_release:0000000000000000 $t
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:1073   .text.ioctl_bus_release:0000000000000000 ioctl_bus_release
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:1100   .text.ioctl_bus_release:0000000000000014 $d
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:1105   .text.ioctl_read_addr:0000000000000000 $t
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:1112   .text.ioctl_read_addr:0000000000000000 ioctl_read_addr
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:1231   .text.ioctl_read_addr:000000000000006c $d
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:1237   .text.ioctl_read_data:0000000000000000 $t
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:1244   .text.ioctl_read_data:0000000000000000 ioctl_read_data
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:1347   .text.ioctl_read_data:0000000000000054 $d
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:1353   .text.ioctl_max7219_write:0000000000000000 $t
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:1360   .text.ioctl_max7219_write:0000000000000000 ioctl_max7219_write
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:1475   .text.ioctl_max7219_write:0000000000000058 $d
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:1480   .text.ioctl_write_addr:0000000000000000 $t
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:1487   .text.ioctl_write_addr:0000000000000000 ioctl_write_addr
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:1522   .text.ioctl_write_data:0000000000000000 $t
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 63


/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:1529   .text.ioctl_write_data:0000000000000000 ioctl_write_data
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:1557   .text.ioctl_max7219_init:0000000000000000 $t
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:1564   .text.ioctl_max7219_init:0000000000000000 ioctl_max7219_init
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:1631   .text.ioctl_write_addr_data:0000000000000000 $t
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:1638   .text.ioctl_write_addr_data:0000000000000000 ioctl_write_addr_data
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:1680   .text.ioctl_max7219_shutdown:0000000000000000 $t
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:1687   .text.ioctl_max7219_shutdown:0000000000000000 ioctl_max7219_shutdown
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:1723   .rodata.ioctl_cmd_handle.str1.4:0000000000000000 $d
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:1790   .text.ioctl_cmd_handle:0000000000000000 $t
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:1797   .text.ioctl_cmd_handle:0000000000000000 ioctl_cmd_handle
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:2390   .text.ioctl_cmd_handle:000000000000028c $d
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:2421   .text.ioctl_segdisp_write:0000000000000000 $t
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:2428   .text.ioctl_segdisp_write:0000000000000000 ioctl_segdisp_write
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:2480   .text.ioctl_segdisp_write:0000000000000030 $d
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:2486   .text.ioctl_segdisp_init:0000000000000000 $t
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:2493   .text.ioctl_segdisp_init:0000000000000000 ioctl_segdisp_init
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:2526   .text.ioctl_segdisp_set_addr:0000000000000000 $t
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:2533   .text.ioctl_segdisp_set_addr:0000000000000000 ioctl_segdisp_set_addr
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:2608   .text.ioctl_segdisp_set_addr:0000000000000034 $d
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:2613   .text.ioctl_segdisp_set_data:0000000000000000 $t
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:2620   .text.ioctl_segdisp_set_data:0000000000000000 ioctl_segdisp_set_data
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:2665   .text.ioctl_segdisp_set_data:000000000000001c $d
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:2670   .bss.cmd0:0000000000000000 $d
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:2674   .bss.cmd0:0000000000000000 cmd0
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:2677   .bss.cmd1:0000000000000000 $d
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:2681   .bss.cmd1:0000000000000000 cmd1
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:2684   .bss.cmd2:0000000000000000 $d
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:2688   .bss.cmd2:0000000000000000 cmd2
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:2691   .bss.cmd3:0000000000000000 $d
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:2695   .bss.cmd3:0000000000000000 cmd3
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:2701   .bss.cmd_available:0000000000000000 cmd_available
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:2702   .bss.cmd_available:0000000000000000 $d
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:2704   .bss.ticks.8975:0000000000000000 $d
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:2708   .bss.ticks.8975:0000000000000000 ticks.8975
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:2711   .data.options:0000000000000000 $d
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:2715   .data.options:0000000000000000 options
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:2722   .rodata._segdisp_mapping:0000000000000000 $d
/var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s:2726   .rodata._segdisp_mapping:0000000000000000 _segdisp_mapping

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
memset
strtok
strcpy
HAL_TIM_PWM_Start_IT
htim16
HAL_TIM_PWM_Stop_IT
__aeabi_uidiv
__aeabi_ui2d
__aeabi_d2uiz
__aeabi_uidivmod
HAL_RCC_GetSysClockFreq
sqrt
fmin
HAL_GPIO_ReadPin
CDC_Transmit_FS
HAL_Delay
ARM GAS  /var/folders/lw/g5htl3957y1bgqbynygtswj40000gn/T//ccguPwm3.s 			page 64


HAL_SPI_Transmit
hspi1
strcmp
strtoll
strtol
sprintf
strlen
