// Seed: 4211847191
module module_0 (
    input tri0 id_0,
    output wire id_1,
    input tri1 id_2,
    input uwire id_3,
    output tri0 id_4,
    output supply0 id_5,
    output wand id_6
    , id_29,
    input supply0 id_7,
    output uwire id_8,
    input supply0 id_9,
    input uwire id_10,
    input wand id_11,
    output supply1 id_12,
    output tri1 id_13,
    input wand id_14,
    input supply0 id_15,
    input supply1 id_16,
    input tri1 id_17,
    output supply1 module_0,
    input tri1 id_19,
    input supply1 id_20,
    input wand id_21,
    output wire id_22,
    input supply0 id_23,
    output uwire id_24,
    input uwire id_25,
    output tri0 id_26,
    input wire id_27
);
  logic id_30 = id_16;
  assign module_1.id_7 = 0;
endmodule
module module_0 (
    output uwire id_0,
    output wor id_1,
    output tri1 id_2,
    output supply1 id_3,
    output tri id_4
    , id_13,
    input wor id_5,
    input tri0 id_6,
    output supply1 id_7,
    input wand id_8,
    input uwire module_1,
    output tri1 id_10,
    input supply1 id_11
);
  wire id_14;
  nand primCall (id_2, id_5, id_6, id_13);
  module_0 modCall_1 (
      id_11,
      id_4,
      id_5,
      id_6,
      id_7,
      id_7,
      id_10,
      id_8,
      id_10,
      id_8,
      id_11,
      id_8,
      id_0,
      id_7,
      id_5,
      id_6,
      id_6,
      id_8,
      id_7,
      id_6,
      id_5,
      id_11,
      id_0,
      id_8,
      id_3,
      id_6,
      id_2,
      id_11
  );
endmodule
