$date
	Tue Dec 23 15:51:16 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_top $end
$var wire 32 ! WriteData [31:0] $end
$var wire 1 " MemWrite $end
$var wire 1 # Ecall $end
$var wire 1 $ Ebreak $end
$var wire 32 % DataAdr [31:0] $end
$var reg 1 & clk $end
$var reg 1 ' reset $end
$scope module dut $end
$var wire 1 & clk $end
$var wire 1 ' reset $end
$var wire 1 ( Zero $end
$var wire 32 ) WriteData [31:0] $end
$var wire 2 * SrcA_Control [1:0] $end
$var wire 2 + ResultSrc [1:0] $end
$var wire 1 , RegWrite $end
$var wire 32 - ReadData [31:0] $end
$var wire 1 . PCSrc $end
$var wire 32 / PC [31:0] $end
$var wire 1 " MemWrite $end
$var wire 1 0 JalrSel $end
$var wire 32 1 Instr [31:0] $end
$var wire 3 2 ImmSrc [2:0] $end
$var wire 1 3 Fence $end
$var wire 1 # Ecall $end
$var wire 1 $ Ebreak $end
$var wire 32 4 DataAdr [31:0] $end
$var wire 1 5 ALUSrc $end
$var wire 5 6 ALUControl [4:0] $end
$scope module c $end
$var wire 1 $ InstrEbreak $end
$var wire 1 # InstrEcall $end
$var wire 1 7 IsSystem $end
$var wire 1 8 LessThanFlag $end
$var wire 1 . PCSrc $end
$var wire 12 9 funct12 [11:0] $end
$var wire 3 : funct3 [2:0] $end
$var wire 1 ; funct7 $end
$var wire 7 < opcode [6:0] $end
$var wire 1 ( ZeroFlag $end
$var wire 2 = SrcA [1:0] $end
$var wire 2 > ResultSrc [1:0] $end
$var wire 1 , RegWrite $end
$var wire 1 " MemWrite $end
$var wire 1 ? Jump $end
$var wire 1 0 JalrSel $end
$var wire 1 3 InstrFence $end
$var wire 3 @ ImmSrc [2:0] $end
$var wire 1 A Branch $end
$var wire 1 5 ALUSrc $end
$var wire 5 B ALUControl [4:0] $end
$var reg 1 C BranchTaken $end
$scope module ad $end
$var wire 3 D funct3 [2:0] $end
$var wire 1 ; funct7 $end
$var wire 7 E opcode [6:0] $end
$var reg 5 F ALUControl [4:0] $end
$upscope $end
$scope module md $end
$var wire 7 G opcode [6:0] $end
$var wire 2 H SrcA [1:0] $end
$var wire 2 I ResultSrc [1:0] $end
$var wire 1 , RegWrite $end
$var wire 1 " MemWrite $end
$var wire 1 ? Jump $end
$var wire 3 J ImmSrc [2:0] $end
$var wire 1 A Branch $end
$var wire 1 5 ALUSrc $end
$var reg 12 K controls [11:0] $end
$upscope $end
$upscope $end
$scope module dmem $end
$var wire 1 & clk $end
$var wire 3 L funct3 [2:0] $end
$var wire 32 M rd [31:0] $end
$var wire 1 " we $end
$var wire 32 N wd [31:0] $end
$var wire 32 O a [31:0] $end
$var reg 32 P word_data [31:0] $end
$var reg 32 Q write_val [31:0] $end
$upscope $end
$scope module dp $end
$var wire 5 R ALUControl [4:0] $end
$var wire 1 5 ALUSrc $end
$var wire 3 S ImmSrc [2:0] $end
$var wire 1 0 JalrSel $end
$var wire 1 . PCSrc $end
$var wire 32 T ReadData [31:0] $end
$var wire 1 , RegWrite $end
$var wire 2 U ResultSrc [1:0] $end
$var wire 2 V SrcA_Control [1:0] $end
$var wire 1 & clk $end
$var wire 1 ' rst $end
$var wire 1 ( Zero $end
$var wire 32 W WriteData [31:0] $end
$var wire 32 X SrcB [31:0] $end
$var wire 32 Y SrcA [31:0] $end
$var wire 32 Z Result [31:0] $end
$var wire 32 [ ReadDataExtended [31:0] $end
$var wire 32 \ RD1 [31:0] $end
$var wire 32 ] PCTarget [31:0] $end
$var wire 32 ^ PCPlus4 [31:0] $end
$var wire 32 _ PCNext [31:0] $end
$var wire 32 ` PC [31:0] $end
$var wire 32 a Instr [31:0] $end
$var wire 32 b ImmExt [31:0] $end
$var wire 32 c BranchTarget [31:0] $end
$var wire 32 d ALUResult [31:0] $end
$scope module alu $end
$var wire 5 e alu_op [4:0] $end
$var wire 1 ( ZeroFlag $end
$var wire 32 f SrcB [31:0] $end
$var wire 32 g SrcA [31:0] $end
$var reg 32 h ALUResult [31:0] $end
$upscope $end
$scope module ext $end
$var wire 3 i immsrc [2:0] $end
$var wire 25 j instr [31:7] $end
$var reg 32 k immext [31:0] $end
$upscope $end
$scope module ld_ext $end
$var wire 2 l ByteOffset [1:0] $end
$var wire 32 m ReadData [31:0] $end
$var wire 3 n funct3 [2:0] $end
$var reg 32 o FinalData [31:0] $end
$var reg 8 p byte_val [7:0] $end
$var reg 16 q half_val [15:0] $end
$upscope $end
$scope module pcadd4 $end
$var wire 32 r b [31:0] $end
$var wire 32 s y [31:0] $end
$var wire 32 t a [31:0] $end
$upscope $end
$scope module pcaddbranch $end
$var wire 32 u b [31:0] $end
$var wire 32 v y [31:0] $end
$var wire 32 w a [31:0] $end
$upscope $end
$scope module pcmux $end
$var wire 32 x d0 [31:0] $end
$var wire 32 y d1 [31:0] $end
$var wire 1 . s $end
$var wire 32 z y [31:0] $end
$var parameter 32 { WIDTH $end
$upscope $end
$scope module pcreg $end
$var wire 1 & clk $end
$var wire 32 | d [31:0] $end
$var wire 1 ' rst $end
$var parameter 32 } WIDTH $end
$var reg 32 ~ q [31:0] $end
$upscope $end
$scope module resultmux $end
$var wire 32 !" d0 [31:0] $end
$var wire 32 "" d1 [31:0] $end
$var wire 32 #" d2 [31:0] $end
$var wire 2 $" s [1:0] $end
$var wire 32 %" y [31:0] $end
$var parameter 32 &" WIDTH $end
$upscope $end
$scope module rf $end
$var wire 5 '" a1 [4:0] $end
$var wire 5 (" a2 [4:0] $end
$var wire 5 )" a3 [4:0] $end
$var wire 1 & clk $end
$var wire 32 *" wd3 [31:0] $end
$var wire 1 , we3 $end
$var wire 32 +" rd2 [31:0] $end
$var wire 32 ," rd1 [31:0] $end
$upscope $end
$scope module srcamux $end
$var wire 32 -" d0 [31:0] $end
$var wire 32 ." d1 [31:0] $end
$var wire 32 /" d2 [31:0] $end
$var wire 2 0" s [1:0] $end
$var wire 32 1" y [31:0] $end
$var parameter 32 2" WIDTH $end
$upscope $end
$scope module srcbmux $end
$var wire 32 3" d0 [31:0] $end
$var wire 32 4" d1 [31:0] $end
$var wire 1 5 s $end
$var wire 32 5" y [31:0] $end
$var parameter 32 6" WIDTH $end
$upscope $end
$upscope $end
$scope module imem $end
$var wire 32 7" a [31:0] $end
$var wire 32 8" rd [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 6"
b100000 2"
b100000 &"
b100000 }
b100000 {
$end
#0
$dumpvars
bx 8"
bx 7"
bx 5"
bx 4"
bx 3"
bx 1"
bx 0"
b0 /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx |
bx z
bx y
bx x
bx w
bx v
bx u
bx t
bx s
b100 r
bx q
bx p
bx o
bx n
bx m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
bx V
bx U
bx T
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
bx L
bx K
bx J
bx I
bx H
bx G
bx F
bx E
bx D
xC
bx B
xA
bx @
x?
bx >
bx =
bx <
x;
bx :
bx 9
x8
x7
bx 6
x5
bx 4
x3
bx 2
bx 1
x0
bx /
x.
bx -
x,
bx +
bx *
bx )
x(
1'
0&
bx %
x$
x#
x"
bx !
$end
#5
b1010 Z
b1010 %"
b1010 *"
0C
b10 l
08
b100 _
b100 z
b100 |
b1010 ]
b1010 y
b1010 X
b1010 f
b1010 5"
0.
b0 Y
b0 g
b0 1"
b1010 c
b1010 v
b1010 b
b1010 k
b1010 u
b1010 4"
0(
b1010 %
b1010 4
b1010 O
b1010 d
b1010 h
b1010 !"
1,
b0 2
b0 @
b0 J
b0 S
b0 i
15
0"
b0 +
b0 >
b0 I
b0 U
b0 $"
0A
0?
b0 *
b0 =
b0 H
b0 V
b0 0"
b0 \
b0 ,"
b0 -"
0#
0$
07
b0 6
b0 B
b0 F
b0 R
b0 e
b100010000000 K
b0 n
b10100000000000010 j
b10 )"
b1010 ("
b0 '"
b0 L
b1010 9
0;
b0 :
b0 D
00
03
b10011 <
b10011 E
b10011 G
b101000000000000100010011 1
b101000000000000100010011 a
b101000000000000100010011 8"
b100 ^
b100 s
b100 x
b100 #"
b0 /
b0 `
b0 t
b0 w
b0 ~
b0 ."
b0 7"
1&
#10
0&
#15
1&
#20
0&
#22
0'
#25
b0 l
bx Z
bx %"
bx *"
1(
b0 %
b0 4
b0 O
b0 d
b0 h
b0 !"
b0 X
b0 f
b0 5"
0,
b1 2
b1 @
b1 J
b1 S
b1 i
1"
bx +
bx >
bx I
bx U
bx $"
b0 b
b0 k
b0 u
b0 4"
b0 !
b0 )
b0 N
b0 W
b0 +"
b0 3"
b111xx0000 K
b10 n
b1000000 j
b0 )"
b0 ("
b10 L
b0 9
b10 :
b10 D
b100011 <
b100011 E
b100011 G
b10000000100011 1
b10000000100011 a
b10000000100011 8"
b100 ]
b100 y
b1000 _
b1000 z
b1000 |
b100 c
b100 v
b1000 ^
b1000 s
b1000 x
b1000 #"
b100 /
b100 `
b100 t
b100 w
b100 ~
b100 ."
b100 7"
1&
#30
0&
#35
b1 l
18
0(
b1 %
b1 4
b1 O
b1 d
b1 h
b1 !"
b1 X
b1 f
b1 5"
1,
b0 2
b0 @
b0 J
b0 S
b0 i
0"
b0 +
b0 >
b0 I
b0 U
b0 $"
b1 Z
b1 %"
b1 *"
b1 b
b1 k
b1 u
b1 4"
bx !
bx )
bx N
bx W
bx +"
bx 3"
0C
b100010000000 K
b0 n
b10000000000001 j
b1 )"
b1 ("
b0 L
b1 9
b0 :
b0 D
b10011 <
b10011 E
b10011 G
b0 [
b0 o
b0 ""
b0 q
b0 p
b100000000000010010011 1
b100000000000010010011 a
b100000000000010010011 8"
b1001 ]
b1001 y
b1100 _
b1100 z
b1100 |
b0 -
b0 M
b0 T
b0 m
b1001 c
b1001 v
b1100 ^
b1100 s
b1100 x
b1100 #"
b1000 /
b1000 `
b1000 t
b1000 w
b1000 ~
b1000 ."
b1000 7"
b0 Q
1&
#40
0&
#45
b1 l
b0x000x Z
b0x000x %"
b0x000x *"
0(
b1 %
b1 4
b1 O
b1 d
b1 h
b1 !"
b1 Y
b1 g
b1 1"
b0 X
b0 f
b0 5"
0,
b1 2
b1 @
b1 J
b1 S
b1 i
1"
bx +
bx >
bx I
bx U
bx $"
b0 b
b0 k
b0 u
b0 4"
b1 \
b1 ,"
b1 -"
b111xx0000 K
b100000100000000 j
b0 )"
b10 ("
b1 '"
b10 9
b100011 <
b100011 E
b100011 G
b1000001000000000100011 1
b1000001000000000100011 a
b1000001000000000100011 8"
b1100 ]
b1100 y
b10000 _
b10000 z
b10000 |
b1010 !
b1010 )
b1010 N
b1010 W
b1010 +"
b1010 3"
b1100 c
b1100 v
b10000 ^
b10000 s
b10000 x
b10000 #"
b1100 /
b1100 `
b1100 t
b1100 w
b1100 ~
b1100 ."
b1100 7"
1&
#50
0&
#55
b1 l
18
0(
b1 %
b1 4
b1 O
b1 d
b1 h
b1 !"
b0 X
b0 f
b0 5"
1,
b0 2
b0 @
b0 J
b0 S
b0 i
0"
b1 +
b1 >
b1 I
b1 U
b1 $"
b0 b
b0 k
b0 u
b0 4"
b0 !
b0 )
b0 N
b0 W
b0 +"
b0 3"
b100010010000 K
b100000011 j
b11 )"
b0 ("
b0 9
b11 <
b11 E
b11 G
b1010 [
b1010 o
b1010 ""
b101000000000 q
b1010 p
b1000000110000011 1
b1000000110000011 a
b1000000110000011 8"
b10000 ]
b10000 y
b10100 _
b10100 z
b10100 |
b1010 Z
b1010 %"
b1010 *"
b101000000000 -
b101000000000 M
b101000000000 T
b101000000000 m
b10000 c
b10000 v
b10100 ^
b10100 s
b10100 x
b10100 #"
b10000 /
b10000 `
b10000 t
b10000 w
b10000 ~
b10000 ."
b10000 7"
b101000000000 Q
b0 P
1&
#60
0&
#65
1C
b100 n
b110000100 j
b100 )"
b100 L
b100 :
b100 D
b1100001000000011 1
b1100001000000011 a
b1100001000000011 8"
b10100 ]
b10100 y
b11000 _
b11000 z
b11000 |
b10100 c
b10100 v
b11000 ^
b11000 s
b11000 x
b11000 #"
b10100 /
b10100 `
b10100 t
b10100 w
b10100 ~
b10100 ."
b10100 7"
1&
#70
0&
#75
b0 [
b0 o
b0 ""
b0 p
b0 l
08
b0 Z
b0 %"
b0 *"
1(
b0 %
b0 4
b0 O
b0 d
b0 h
b0 !"
b0 Y
b0 g
b0 1"
1#
0,
05
b0 +
b0 >
b0 I
b0 U
b0 $"
b0 \
b0 ,"
b0 -"
1C
17
b0 K
b0 n
b0 j
b0 )"
b0 '"
b0 L
b0 :
b0 D
b1110011 <
b1110011 E
b1110011 G
b1110011 1
b1110011 a
b1110011 8"
b11000 ]
b11000 y
b11100 _
b11100 z
b11100 |
b11000 c
b11000 v
b11100 ^
b11100 s
b11100 x
b11100 #"
b11000 /
b11000 `
b11000 t
b11000 w
b11000 ~
b11000 ."
b11000 7"
1&
