# ttnn.conv2d

| Name | Input Shapes | Input Layouts | Attributes | Output Shapes | Output Layouts | Runs on TTNN | PCC | ATOL |
|------|--------------|---------------|------------|---------------|----------------|--------------|-----|------|
| ttnn.conv2d | tensor<[1,1,50176,3,bf16]> <br> tensor<[32,3,3,3,bf16]> <br> tensor<[1,1,12544,32,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 50176 + d1 * 224 + d2, d3), memory_config: (1568, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 9 + d1 * 3 + d2, d3), memory_config: (288, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 12544 + d1 * 112 + d2, d3), memory_config: (392, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 3 : i32 <br> input_height: 224 : i32 <br> input_width: 224 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 32 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,12544,32,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 12544 + d1 * 112 + d2, d3), memory_config: (392, 1, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.06 |
| ttnn.conv2d | tensor<[1,1,12544,32,bf16]> <br> tensor<[32,1,3,3,bf16]> <br> tensor<[1,1,12544,32,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 12544 + d1 * 112 + d2, d3), memory_config: (392, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (96, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 12544 + d1 * 112 + d2, d3), memory_config: (392, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 32 : i32 <br> in_channels: 32 : i32 <br> input_height: 112 : i32 <br> input_width: 112 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 32 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,12544,32,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 12544 + d1 * 112 + d2, d3), memory_config: (392, 1, 'tile<32x32, bf16>', 'dram') | yes | 0.41 | 10.12 |
| ttnn.conv2d | tensor<[1,1,12544,32,bf16]> <br> tensor<[64,32,1,1,bf16]> <br> tensor<[1,1,12544,64,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 12544 + d1 * 112 + d2, d3), memory_config: (392, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 32 + d1 + d2, d3), memory_config: (2048, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 12544 + d1 * 112 + d2, d3), memory_config: (392, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 32 : i32 <br> input_height: 112 : i32 <br> input_width: 112 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 64 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,12544,64,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 12544 + d1 * 112 + d2, d3), memory_config: (392, 2, 'tile<32x32, bf16>', 'dram') | yes | 0.83 | 62.75 |
| ttnn.conv2d | tensor<[1,1,12544,64,bf16]> <br> tensor<[64,1,3,3,bf16]> <br> tensor<[1,1,3136,64,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 12544 + d1 * 112 + d2, d3), memory_config: (392, 2, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (192, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 64 : i32 <br> in_channels: 64 : i32 <br> input_height: 112 : i32 <br> input_width: 112 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,3136,64,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 2, 'tile<32x32, bf16>', 'dram') | yes | 0.43 | 11.75 |
| ttnn.conv2d | tensor<[1,1,3136,64,bf16]> <br> tensor<[128,64,1,1,bf16]> <br> tensor<[1,1,3136,128,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 2, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 64 + d1 + d2, d3), memory_config: (8192, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 128 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,128,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 4, 'tile<32x32, bf16>', 'dram') | yes | 0.33 | 21.88 |
| ttnn.conv2d | tensor<[1,1,3136,128,bf16]> <br> tensor<[128,1,3,3,bf16]> <br> tensor<[1,1,3136,128,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (384, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 128 : i32 <br> in_channels: 128 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,128,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 4, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,3136,128,bf16]> <br> tensor<[128,128,1,1,bf16]> <br> tensor<[1,1,3136,128,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 128 + d1 + d2, d3), memory_config: (16384, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 128 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,128,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 4, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,3136,128,bf16]> <br> tensor<[128,1,3,3,bf16]> <br> tensor<[1,1,784,128,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (384, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 128 : i32 <br> in_channels: 128 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,784,128,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,784,128,bf16]> <br> tensor<[256,128,1,1,bf16]> <br> tensor<[1,1,784,256,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 128 + d1 + d2, d3), memory_config: (32768, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 8, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 256 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,256,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 8, 'tile<32x32, bf16>', 'dram') | yes | -0.05 | 18.50 |
| ttnn.conv2d | tensor<[1,1,784,256,bf16]> <br> tensor<[256,1,3,3,bf16]> <br> tensor<[1,1,784,256,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 8, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (768, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 8, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 256 : i32 <br> in_channels: 256 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,256,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 8, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,784,256,bf16]> <br> tensor<[256,256,1,1,bf16]> <br> tensor<[1,1,784,256,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 8, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 + d2, d3), memory_config: (65536, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 8, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 256 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,256,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 8, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,784,256,bf16]> <br> tensor<[512,256,1,1,bf16]> <br> tensor<[1,1,784,512,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 8, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 + d2, d3), memory_config: (131072, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 16, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 512 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,512,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 16, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,784,512,bf16]> <br> tensor<[512,1,3,3,bf16]> <br> tensor<[1,1,784,512,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 16, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (1536, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 16, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 2 : i32 <br> dilation_width: 2 : i32 <br> groups: 512 : i32 <br> in_channels: 512 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 512 : i32 <br> padding_height: 2 : i32 <br> padding_width: 2 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,512,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 16, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,784,512,bf16]> <br> tensor<[512,512,1,1,bf16]> <br> tensor<[1,1,784,512,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 16, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 512 + d1 + d2, d3), memory_config: (262144, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 16, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 512 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,512,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 16, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,784,512,bf16]> <br> tensor<[512,1,3,3,bf16]> <br> tensor<[1,1,784,512,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 16, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (1536, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 16, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 512 : i32 <br> in_channels: 512 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 512 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,512,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 16, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,784,512,bf16]> <br> tensor<[128,512,1,1,bf16]> <br> tensor<[1,1,784,128,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 16, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 512 + d1 + d2, d3), memory_config: (65536, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 128 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,128,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,784,128,bf16]> <br> tensor<[128,1,3,3,bf16]> <br> tensor<[1,1,784,128,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (384, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 128 : i32 <br> in_channels: 128 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,128,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,784,128,bf16]> <br> tensor<[128,128,1,1,bf16]> <br> tensor<[1,1,784,128,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 128 + d1 + d2, d3), memory_config: (16384, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 128 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,128,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.00 |
| ttnn.conv2d | tensor<[1,1,784,128,bf16]> <br> tensor<[128,128,3,3,bf16]> <br> tensor<[1,1,784,128,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 384 + d1 * 3 + d2, d3), memory_config: (49152, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,128,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,784,128,bf16]> <br> tensor<[512,128,1,1,bf16]> <br> tensor<[1,1,784,512,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 128 + d1 + d2, d3), memory_config: (65536, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 16, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 512 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,512,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 16, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,784,512,bf16]> <br> tensor<[19,512,1,1,bf16]> <br> tensor<[1,1,784,19,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 16, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 512 + d1 + d2, d3), memory_config: (9728, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 19 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,19,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 1, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,784,512,bf16]> <br> tensor<[38,512,1,1,bf16]> <br> tensor<[1,1,784,38,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 16, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 512 + d1 + d2, d3), memory_config: (19456, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 38 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,38,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 2, 'tile<32x32, bf16>', 'dram') | yes | 0.07 | 0.90 |
| ttnn.conv2d | tensor<[1,1,784,185,bf16]> <br> tensor<[128,185,1,1,bf16]> <br> tensor<[1,1,784,128,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 6, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 185 + d1 + d2, d3), memory_config: (23680, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 185 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 128 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,128,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') | yes | 0.51 | 2.03 |
| ttnn.conv2d | tensor<[1,1,784,128,bf16]> <br> tensor<[128,128,3,3,bf16]> <br> tensor<[1,1,784,128,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 384 + d1 * 3 + d2, d3), memory_config: (49152, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 2 : i32 <br> dilation_width: 2 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 2 : i32 <br> padding_width: 2 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,128,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 3.75 |
| ttnn.conv2d | tensor<[1,1,784,128,bf16]> <br> tensor<[128,128,1,1,bf16]> <br> tensor<[1,1,784,128,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 128 + d1 + d2, d3), memory_config: (16384, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 128 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,128,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') | yes | 0.47 | 1.25 |
| ttnn.conv2d | tensor<[1,1,784,128,bf16]> <br> tensor<[19,128,1,1,bf16]> <br> tensor<[1,1,784,19,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 128 + d1 + d2, d3), memory_config: (2432, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 19 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,19,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 1, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,784,128,bf16]> <br> tensor<[38,128,1,1,bf16]> <br> tensor<[1,1,784,38,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 128 + d1 + d2, d3), memory_config: (4864, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 38 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,38,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 2, 'tile<32x32, bf16>', 'dram') | yes | 0.14 | 1.02 |
| ttnn.conv2d | tensor<[1,1,921600,3,bf16]> <br> tensor<[64,3,7,7,bf16]> <br> tensor<[1,1,230400,64,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 921600 + d1 * 1280 + d2, d3), memory_config: (28800, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 21 + d1 * 7 + d2, d3), memory_config: (1344, 7, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 230400 + d1 * 640 + d2, d3), memory_config: (7200, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 3 : i32 <br> input_height: 720 : i32 <br> input_width: 1280 : i32 <br> kernel_height: 7 : i32 <br> kernel_width: 7 : i32 <br> out_channels: 64 : i32 <br> padding_height: 3 : i32 <br> padding_width: 3 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,230400,64,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 230400 + d1 * 640 + d2, d3), memory_config: (7200, 2, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,57600,64,bf16]> <br> tensor<[64,64,1,1,bf16]> <br> tensor<[1,1,57600,64,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 57600 + d1 * 320 + d2, d3), memory_config: (1800, 2, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 64 + d1 + d2, d3), memory_config: (4096, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 57600 + d1 * 320 + d2, d3), memory_config: (1800, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 180 : i32 <br> input_width: 320 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 64 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,57600,64,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 57600 + d1 * 320 + d2, d3), memory_config: (1800, 2, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.01 |
| ttnn.conv2d | tensor<[1,1,57600,64,bf16]> <br> tensor<[64,64,3,3,bf16]> <br> tensor<[1,1,57600,64,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 57600 + d1 * 320 + d2, d3), memory_config: (1800, 2, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 192 + d1 * 3 + d2, d3), memory_config: (12288, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 57600 + d1 * 320 + d2, d3), memory_config: (1800, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 180 : i32 <br> input_width: 320 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,57600,64,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 57600 + d1 * 320 + d2, d3), memory_config: (1800, 2, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.03 |
| ttnn.conv2d | tensor<[1,1,57600,64,bf16]> <br> tensor<[256,64,1,1,bf16]> <br> tensor<[1,1,57600,256,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 57600 + d1 * 320 + d2, d3), memory_config: (1800, 2, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 64 + d1 + d2, d3), memory_config: (16384, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 57600 + d1 * 320 + d2, d3), memory_config: (1800, 8, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 180 : i32 <br> input_width: 320 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 256 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,57600,256,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 57600 + d1 * 320 + d2, d3), memory_config: (1800, 8, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.00 |
| ttnn.conv2d | tensor<[1,1,57600,256,bf16]> <br> tensor<[64,256,1,1,bf16]> <br> tensor<[1,1,57600,64,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 57600 + d1 * 320 + d2, d3), memory_config: (1800, 8, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 + d2, d3), memory_config: (16384, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 57600 + d1 * 320 + d2, d3), memory_config: (1800, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 180 : i32 <br> input_width: 320 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 64 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,57600,64,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 57600 + d1 * 320 + d2, d3), memory_config: (1800, 2, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.01 |
| ttnn.conv2d | tensor<[1,1,57600,256,bf16]> <br> tensor<[128,256,1,1,bf16]> <br> tensor<[1,1,57600,128,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 57600 + d1 * 320 + d2, d3), memory_config: (1800, 8, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 + d2, d3), memory_config: (32768, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 57600 + d1 * 320 + d2, d3), memory_config: (1800, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 180 : i32 <br> input_width: 320 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 128 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,57600,128,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 57600 + d1 * 320 + d2, d3), memory_config: (1800, 4, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.01 |
| ttnn.conv2d | tensor<[1,1,57600,128,bf16]> <br> tensor<[128,128,3,3,bf16]> <br> tensor<[1,1,14400,128,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 57600 + d1 * 320 + d2, d3), memory_config: (1800, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 384 + d1 * 3 + d2, d3), memory_config: (49152, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 14400 + d1 * 160 + d2, d3), memory_config: (450, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 180 : i32 <br> input_width: 320 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,14400,128,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 14400 + d1 * 160 + d2, d3), memory_config: (450, 4, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.02 |
| ttnn.conv2d | tensor<[1,1,14400,128,bf16]> <br> tensor<[512,128,1,1,bf16]> <br> tensor<[1,1,14400,512,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 14400 + d1 * 160 + d2, d3), memory_config: (450, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 128 + d1 + d2, d3), memory_config: (65536, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 14400 + d1 * 160 + d2, d3), memory_config: (450, 16, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 90 : i32 <br> input_width: 160 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 512 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,14400,512,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 14400 + d1 * 160 + d2, d3), memory_config: (450, 16, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.01 |
| ttnn.conv2d | tensor<[1,1,57600,256,bf16]> <br> tensor<[512,256,1,1,bf16]> <br> tensor<[1,1,14400,512,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 57600 + d1 * 320 + d2, d3), memory_config: (1800, 8, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 + d2, d3), memory_config: (131072, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 14400 + d1 * 160 + d2, d3), memory_config: (450, 16, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 180 : i32 <br> input_width: 320 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 512 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,14400,512,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 14400 + d1 * 160 + d2, d3), memory_config: (450, 16, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,14400,512,bf16]> <br> tensor<[128,512,1,1,bf16]> <br> tensor<[1,1,14400,128,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 14400 + d1 * 160 + d2, d3), memory_config: (450, 16, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 512 + d1 + d2, d3), memory_config: (65536, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 14400 + d1 * 160 + d2, d3), memory_config: (450, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 90 : i32 <br> input_width: 160 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 128 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,14400,128,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 14400 + d1 * 160 + d2, d3), memory_config: (450, 4, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.02 |
| ttnn.conv2d | tensor<[1,1,14400,128,bf16]> <br> tensor<[128,128,3,3,bf16]> <br> tensor<[1,1,14400,128,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 14400 + d1 * 160 + d2, d3), memory_config: (450, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 384 + d1 * 3 + d2, d3), memory_config: (49152, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 14400 + d1 * 160 + d2, d3), memory_config: (450, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 90 : i32 <br> input_width: 160 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,14400,128,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 14400 + d1 * 160 + d2, d3), memory_config: (450, 4, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.04 |
| ttnn.conv2d | tensor<[1,1,14400,512,bf16]> <br> tensor<[256,512,1,1,bf16]> <br> tensor<[1,1,14400,256,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 14400 + d1 * 160 + d2, d3), memory_config: (450, 16, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 512 + d1 + d2, d3), memory_config: (131072, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 14400 + d1 * 160 + d2, d3), memory_config: (450, 8, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 90 : i32 <br> input_width: 160 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 256 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,14400,256,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 14400 + d1 * 160 + d2, d3), memory_config: (450, 8, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.02 |
| ttnn.conv2d | tensor<[1,1,14400,256,bf16]> <br> tensor<[256,256,3,3,bf16]> <br> tensor<[1,1,3600,256,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 14400 + d1 * 160 + d2, d3), memory_config: (450, 8, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 768 + d1 * 3 + d2, d3), memory_config: (196608, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3600 + d1 * 80 + d2, d3), memory_config: (113, 8, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 90 : i32 <br> input_width: 160 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,3600,256,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3600 + d1 * 80 + d2, d3), memory_config: (113, 8, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.03 |
| ttnn.conv2d | tensor<[1,1,3600,256,bf16]> <br> tensor<[1024,256,1,1,bf16]> <br> tensor<[1,1,3600,1024,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3600 + d1 * 80 + d2, d3), memory_config: (113, 8, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 + d2, d3), memory_config: (262144, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3600 + d1 * 80 + d2, d3), memory_config: (113, 32, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 45 : i32 <br> input_width: 80 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 1024 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3600,1024,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3600 + d1 * 80 + d2, d3), memory_config: (113, 32, 'tile<32x32, bf16>', 'dram') | yes | 0.95 | 0.44 |
| ttnn.conv2d | tensor<[1,1,14400,512,bf16]> <br> tensor<[1024,512,1,1,bf16]> <br> tensor<[1,1,3600,1024,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 14400 + d1 * 160 + d2, d3), memory_config: (450, 16, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 512 + d1 + d2, d3), memory_config: (524288, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3600 + d1 * 80 + d2, d3), memory_config: (113, 32, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 90 : i32 <br> input_width: 160 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 1024 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,3600,1024,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3600 + d1 * 80 + d2, d3), memory_config: (113, 32, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.01 |
| ttnn.conv2d | tensor<[1,1,3600,1024,bf16]> <br> tensor<[256,1024,1,1,bf16]> <br> tensor<[1,1,3600,256,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3600 + d1 * 80 + d2, d3), memory_config: (113, 32, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 + d2, d3), memory_config: (262144, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3600 + d1 * 80 + d2, d3), memory_config: (113, 8, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1024 : i32 <br> input_height: 45 : i32 <br> input_width: 80 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 256 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3600,256,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3600 + d1 * 80 + d2, d3), memory_config: (113, 8, 'tile<32x32, bf16>', 'dram') | yes | 0.96 | 1.19 |
| ttnn.conv2d | tensor<[1,1,3600,256,bf16]> <br> tensor<[256,256,3,3,bf16]> <br> tensor<[1,1,3600,256,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3600 + d1 * 80 + d2, d3), memory_config: (113, 8, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 768 + d1 * 3 + d2, d3), memory_config: (196608, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3600 + d1 * 80 + d2, d3), memory_config: (113, 8, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 45 : i32 <br> input_width: 80 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3600,256,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3600 + d1 * 80 + d2, d3), memory_config: (113, 8, 'tile<32x32, bf16>', 'dram') | yes | 0.95 | 0.84 |
| ttnn.conv2d | tensor<[1,1,3600,1024,bf16]> <br> tensor<[512,1024,1,1,bf16]> <br> tensor<[1,1,3600,512,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3600 + d1 * 80 + d2, d3), memory_config: (113, 32, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 + d2, d3), memory_config: (524288, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3600 + d1 * 80 + d2, d3), memory_config: (113, 16, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1024 : i32 <br> input_height: 45 : i32 <br> input_width: 80 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 512 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3600,512,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3600 + d1 * 80 + d2, d3), memory_config: (113, 16, 'tile<32x32, bf16>', 'dram') | yes | 0.81 | 0.87 |
| ttnn.conv2d | tensor<[1,1,3600,512,bf16]> <br> tensor<[512,512,3,3,bf16]> <br> tensor<[1,1,920,512,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3600 + d1 * 80 + d2, d3), memory_config: (113, 16, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1536 + d1 * 3 + d2, d3), memory_config: (786432, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 920 + d1 * 40 + d2, d3), memory_config: (29, 16, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 45 : i32 <br> input_width: 80 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 512 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,920,512,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 920 + d1 * 40 + d2, d3), memory_config: (29, 16, 'tile<32x32, bf16>', 'dram') | yes | 0.78 | 0.70 |
| ttnn.conv2d | tensor<[1,1,920,512,bf16]> <br> tensor<[2048,512,1,1,bf16]> <br> tensor<[1,1,920,2048,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 920 + d1 * 40 + d2, d3), memory_config: (29, 16, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 512 + d1 + d2, d3), memory_config: (1048576, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 920 + d1 * 40 + d2, d3), memory_config: (29, 64, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 23 : i32 <br> input_width: 40 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 2048 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,920,2048,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 920 + d1 * 40 + d2, d3), memory_config: (29, 64, 'tile<32x32, bf16>', 'dram') | yes | 0.44 | 0.30 |
| ttnn.conv2d | tensor<[1,1,3600,1024,bf16]> <br> tensor<[2048,1024,1,1,bf16]> <br> tensor<[1,1,920,2048,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3600 + d1 * 80 + d2, d3), memory_config: (113, 32, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 + d2, d3), memory_config: (2097152, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 920 + d1 * 40 + d2, d3), memory_config: (29, 64, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1024 : i32 <br> input_height: 45 : i32 <br> input_width: 80 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 2048 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,920,2048,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 920 + d1 * 40 + d2, d3), memory_config: (29, 64, 'tile<32x32, bf16>', 'dram') | yes | 0.82 | 0.43 |
| ttnn.conv2d | tensor<[1,1,920,2048,bf16]> <br> tensor<[512,2048,1,1,bf16]> <br> tensor<[1,1,920,512,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 920 + d1 * 40 + d2, d3), memory_config: (29, 64, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 2048 + d1 + d2, d3), memory_config: (1048576, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 920 + d1 * 40 + d2, d3), memory_config: (29, 16, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 2048 : i32 <br> input_height: 23 : i32 <br> input_width: 40 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 512 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,920,512,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 920 + d1 * 40 + d2, d3), memory_config: (29, 16, 'tile<32x32, bf16>', 'dram') | yes | -0.24 | 3.70 |
| ttnn.conv2d | tensor<[1,1,920,512,bf16]> <br> tensor<[512,512,3,3,bf16]> <br> tensor<[1,1,920,512,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 920 + d1 * 40 + d2, d3), memory_config: (29, 16, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1536 + d1 * 3 + d2, d3), memory_config: (786432, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 920 + d1 * 40 + d2, d3), memory_config: (29, 16, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 23 : i32 <br> input_width: 40 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 512 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,920,512,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 920 + d1 * 40 + d2, d3), memory_config: (29, 16, 'tile<32x32, bf16>', 'dram') | yes | 0.05 | 0.39 |
| ttnn.conv2d | tensor<[1,1,920,2048,bf16]> <br> tensor<[256,2048,1,1,bf16]> <br> tensor<[1,1,920,256,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 920 + d1 * 40 + d2, d3), memory_config: (29, 64, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 2048 + d1 + d2, d3), memory_config: (524288, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 920 + d1 * 40 + d2, d3), memory_config: (29, 8, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 2048 : i32 <br> input_height: 23 : i32 <br> input_width: 40 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 256 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,920,256,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 920 + d1 * 40 + d2, d3), memory_config: (29, 8, 'tile<32x32, bf16>', 'dram') | yes | 0.09 | 7.44 |
| ttnn.conv2d | tensor<[1,1,102400,3,f32]> <br> tensor<[16,3,3,3,f32]> <br> tensor<[1,1,25600,16,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 102400 + d1 * 320 + d2, d3), memory_config: (3200, 1, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 9 + d1 * 3 + d2, d3), memory_config: (144, 3, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 25600 + d1 * 160 + d2, d3), memory_config: (800, 1, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 3 : i32 <br> input_height: 320 : i32 <br> input_width: 320 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 16 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,25600,16,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 25600 + d1 * 160 + d2, d3), memory_config: (800, 1, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.16 |
| ttnn.conv2d | tensor<[1,1,25600,16,f32]> <br> tensor<[16,1,3,3,f32]> <br> tensor<[1,1,25600,16,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 25600 + d1 * 160 + d2, d3), memory_config: (800, 1, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (48, 3, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 25600 + d1 * 160 + d2, d3), memory_config: (800, 1, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 16 : i32 <br> in_channels: 16 : i32 <br> input_height: 160 : i32 <br> input_width: 160 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 16 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,25600,16,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 25600 + d1 * 160 + d2, d3), memory_config: (800, 1, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.32 |
| ttnn.conv2d | tensor<[1,1,25600,16,f32]> <br> tensor<[16,16,1,1,f32]> <br> tensor<[1,1,25600,16,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 25600 + d1 * 160 + d2, d3), memory_config: (800, 1, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 16 + d1 + d2, d3), memory_config: (256, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 25600 + d1 * 160 + d2, d3), memory_config: (800, 1, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 16 : i32 <br> input_height: 160 : i32 <br> input_width: 160 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 16 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,25600,16,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 25600 + d1 * 160 + d2, d3), memory_config: (800, 1, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.01 |
| ttnn.conv2d | tensor<[1,1,25600,16,f32]> <br> tensor<[64,16,1,1,f32]> <br> tensor<[1,1,25600,64,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 25600 + d1 * 160 + d2, d3), memory_config: (800, 1, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 16 + d1 + d2, d3), memory_config: (1024, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 25600 + d1 * 160 + d2, d3), memory_config: (800, 2, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 16 : i32 <br> input_height: 160 : i32 <br> input_width: 160 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 64 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,25600,64,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 25600 + d1 * 160 + d2, d3), memory_config: (800, 2, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.04 |
| ttnn.conv2d | tensor<[1,1,25600,64,f32]> <br> tensor<[64,1,3,3,f32]> <br> tensor<[1,1,6400,64,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 25600 + d1 * 160 + d2, d3), memory_config: (800, 2, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (192, 3, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 6400 + d1 * 80 + d2, d3), memory_config: (200, 2, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 64 : i32 <br> in_channels: 64 : i32 <br> input_height: 160 : i32 <br> input_width: 160 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,6400,64,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 6400 + d1 * 80 + d2, d3), memory_config: (200, 2, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.06 |
| ttnn.conv2d | tensor<[1,1,6400,64,f32]> <br> tensor<[24,64,1,1,f32]> <br> tensor<[1,1,6400,24,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 6400 + d1 * 80 + d2, d3), memory_config: (200, 2, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 64 + d1 + d2, d3), memory_config: (1536, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 6400 + d1 * 80 + d2, d3), memory_config: (200, 1, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 80 : i32 <br> input_width: 80 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 24 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,6400,24,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 6400 + d1 * 80 + d2, d3), memory_config: (200, 1, 'tile<32x32, f32>', 'dram') | yes | 0.68 | 7.57 |
| ttnn.conv2d | tensor<[1,1,6400,24,f32]> <br> tensor<[72,24,1,1,f32]> <br> tensor<[1,1,6400,72,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 6400 + d1 * 80 + d2, d3), memory_config: (200, 1, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 24 + d1 + d2, d3), memory_config: (1728, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 6400 + d1 * 80 + d2, d3), memory_config: (200, 3, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 24 : i32 <br> input_height: 80 : i32 <br> input_width: 80 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 72 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,6400,72,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 6400 + d1 * 80 + d2, d3), memory_config: (200, 3, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.02 |
| ttnn.conv2d | tensor<[1,1,6400,72,f32]> <br> tensor<[72,1,3,3,f32]> <br> tensor<[1,1,6400,72,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 6400 + d1 * 80 + d2, d3), memory_config: (200, 3, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (216, 3, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 6400 + d1 * 80 + d2, d3), memory_config: (200, 3, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 72 : i32 <br> in_channels: 72 : i32 <br> input_height: 80 : i32 <br> input_width: 80 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 72 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,6400,72,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 6400 + d1 * 80 + d2, d3), memory_config: (200, 3, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.03 |
| ttnn.conv2d | tensor<[1,1,6400,72,f32]> <br> tensor<[24,72,1,1,f32]> <br> tensor<[1,1,6400,24,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 6400 + d1 * 80 + d2, d3), memory_config: (200, 3, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 72 + d1 + d2, d3), memory_config: (1728, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 6400 + d1 * 80 + d2, d3), memory_config: (200, 1, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 72 : i32 <br> input_height: 80 : i32 <br> input_width: 80 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 24 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,6400,24,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 6400 + d1 * 80 + d2, d3), memory_config: (200, 1, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.01 |
| ttnn.conv2d | tensor<[1,1,6400,72,f32]> <br> tensor<[72,1,5,5,f32]> <br> tensor<[1,1,1600,72,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 6400 + d1 * 80 + d2, d3), memory_config: (200, 3, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 5 + d1 * 5 + d2, d3), memory_config: (360, 5, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1600 + d1 * 40 + d2, d3), memory_config: (50, 3, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 72 : i32 <br> in_channels: 72 : i32 <br> input_height: 80 : i32 <br> input_width: 80 : i32 <br> kernel_height: 5 : i32 <br> kernel_width: 5 : i32 <br> out_channels: 72 : i32 <br> padding_height: 2 : i32 <br> padding_width: 2 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,1600,72,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1600 + d1 * 40 + d2, d3), memory_config: (50, 3, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.08 |
| ttnn.conv2d | tensor<[1,1,1,72,f32]> <br> tensor<[24,72,1,1,f32]> <br> tensor<[1,1,1,24,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 + d1 + d2, d3), memory_config: (1, 3, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 72 + d1 + d2, d3), memory_config: (1728, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 + d1 + d2, d3), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 72 : i32 <br> input_height: 1 : i32 <br> input_width: 1 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 24 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1,24,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 + d1 + d2, d3), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.00 |
| ttnn.conv2d | tensor<[1,1,1,24,f32]> <br> tensor<[72,24,1,1,f32]> <br> tensor<[1,1,1,72,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 + d1 + d2, d3), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 24 + d1 + d2, d3), memory_config: (1728, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 + d1 + d2, d3), memory_config: (1, 3, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 24 : i32 <br> input_height: 1 : i32 <br> input_width: 1 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 72 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1,72,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 + d1 + d2, d3), memory_config: (1, 3, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.00 |
| ttnn.conv2d | tensor<[1,1,1600,72,f32]> <br> tensor<[40,72,1,1,f32]> <br> tensor<[1,1,1600,40,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1600 + d1 * 40 + d2, d3), memory_config: (50, 3, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 72 + d1 + d2, d3), memory_config: (2880, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1600 + d1 * 40 + d2, d3), memory_config: (50, 2, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 72 : i32 <br> input_height: 40 : i32 <br> input_width: 40 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 40 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1600,40,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1600 + d1 * 40 + d2, d3), memory_config: (50, 2, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.01 |
| ttnn.conv2d | tensor<[1,1,1600,40,f32]> <br> tensor<[120,40,1,1,f32]> <br> tensor<[1,1,1600,120,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1600 + d1 * 40 + d2, d3), memory_config: (50, 2, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 40 + d1 + d2, d3), memory_config: (4800, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1600 + d1 * 40 + d2, d3), memory_config: (50, 4, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 40 : i32 <br> input_height: 40 : i32 <br> input_width: 40 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 120 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1600,120,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1600 + d1 * 40 + d2, d3), memory_config: (50, 4, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.01 |
| ttnn.conv2d | tensor<[1,1,1600,120,f32]> <br> tensor<[120,1,5,5,f32]> <br> tensor<[1,1,1600,120,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1600 + d1 * 40 + d2, d3), memory_config: (50, 4, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 5 + d1 * 5 + d2, d3), memory_config: (600, 5, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1600 + d1 * 40 + d2, d3), memory_config: (50, 4, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 120 : i32 <br> in_channels: 120 : i32 <br> input_height: 40 : i32 <br> input_width: 40 : i32 <br> kernel_height: 5 : i32 <br> kernel_width: 5 : i32 <br> out_channels: 120 : i32 <br> padding_height: 2 : i32 <br> padding_width: 2 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1600,120,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1600 + d1 * 40 + d2, d3), memory_config: (50, 4, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.05 |
| ttnn.conv2d | tensor<[1,1,1,120,f32]> <br> tensor<[32,120,1,1,f32]> <br> tensor<[1,1,1,32,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 + d1 + d2, d3), memory_config: (1, 4, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 120 + d1 + d2, d3), memory_config: (3840, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 + d1 + d2, d3), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 120 : i32 <br> input_height: 1 : i32 <br> input_width: 1 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 32 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1,32,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 + d1 + d2, d3), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.00 |
| ttnn.conv2d | tensor<[1,1,1,32,f32]> <br> tensor<[120,32,1,1,f32]> <br> tensor<[1,1,1,120,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 + d1 + d2, d3), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 32 + d1 + d2, d3), memory_config: (3840, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 + d1 + d2, d3), memory_config: (1, 4, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 32 : i32 <br> input_height: 1 : i32 <br> input_width: 1 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 120 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1,120,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 + d1 + d2, d3), memory_config: (1, 4, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.01 |
| ttnn.conv2d | tensor<[1,1,1600,120,f32]> <br> tensor<[40,120,1,1,f32]> <br> tensor<[1,1,1600,40,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1600 + d1 * 40 + d2, d3), memory_config: (50, 4, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 120 + d1 + d2, d3), memory_config: (4800, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1600 + d1 * 40 + d2, d3), memory_config: (50, 2, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 120 : i32 <br> input_height: 40 : i32 <br> input_width: 40 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 40 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1600,40,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1600 + d1 * 40 + d2, d3), memory_config: (50, 2, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.00 |
| ttnn.conv2d | tensor<[1,1,1600,40,f32]> <br> tensor<[240,40,1,1,f32]> <br> tensor<[1,1,1600,240,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1600 + d1 * 40 + d2, d3), memory_config: (50, 2, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 40 + d1 + d2, d3), memory_config: (9600, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1600 + d1 * 40 + d2, d3), memory_config: (50, 8, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 40 : i32 <br> input_height: 40 : i32 <br> input_width: 40 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 240 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1600,240,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1600 + d1 * 40 + d2, d3), memory_config: (50, 8, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.02 |
| ttnn.conv2d | tensor<[1,1,1600,240,f32]> <br> tensor<[240,1,3,3,f32]> <br> tensor<[1,1,400,240,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1600 + d1 * 40 + d2, d3), memory_config: (50, 8, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (720, 3, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 8, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 240 : i32 <br> in_channels: 240 : i32 <br> input_height: 40 : i32 <br> input_width: 40 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 240 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,400,240,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 8, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.02 |
| ttnn.conv2d | tensor<[1,1,400,240,f32]> <br> tensor<[80,240,1,1,f32]> <br> tensor<[1,1,400,80,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 8, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 240 + d1 + d2, d3), memory_config: (19200, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 3, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 240 : i32 <br> input_height: 20 : i32 <br> input_width: 20 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 80 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,400,80,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 3, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.02 |
| ttnn.conv2d | tensor<[1,1,400,80,f32]> <br> tensor<[200,80,1,1,f32]> <br> tensor<[1,1,400,200,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 3, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 80 + d1 + d2, d3), memory_config: (16000, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 7, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 80 : i32 <br> input_height: 20 : i32 <br> input_width: 20 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 200 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,400,200,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 7, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.01 |
| ttnn.conv2d | tensor<[1,1,400,200,f32]> <br> tensor<[200,1,3,3,f32]> <br> tensor<[1,1,400,200,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 7, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (600, 3, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 7, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 200 : i32 <br> in_channels: 200 : i32 <br> input_height: 20 : i32 <br> input_width: 20 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 200 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,400,200,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 7, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.04 |
| ttnn.conv2d | tensor<[1,1,400,200,f32]> <br> tensor<[80,200,1,1,f32]> <br> tensor<[1,1,400,80,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 7, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 200 + d1 + d2, d3), memory_config: (16000, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 3, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 200 : i32 <br> input_height: 20 : i32 <br> input_width: 20 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 80 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,400,80,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 3, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.01 |
| ttnn.conv2d | tensor<[1,1,400,80,f32]> <br> tensor<[184,80,1,1,f32]> <br> tensor<[1,1,400,184,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 3, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 80 + d1 + d2, d3), memory_config: (14720, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 6, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 80 : i32 <br> input_height: 20 : i32 <br> input_width: 20 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 184 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,400,184,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 6, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.05 |
| ttnn.conv2d | tensor<[1,1,400,184,f32]> <br> tensor<[184,1,3,3,f32]> <br> tensor<[1,1,400,184,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 6, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (552, 3, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 6, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 184 : i32 <br> in_channels: 184 : i32 <br> input_height: 20 : i32 <br> input_width: 20 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 184 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,400,184,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 6, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.02 |
| ttnn.conv2d | tensor<[1,1,400,184,f32]> <br> tensor<[80,184,1,1,f32]> <br> tensor<[1,1,400,80,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 6, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 184 + d1 + d2, d3), memory_config: (14720, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 3, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 184 : i32 <br> input_height: 20 : i32 <br> input_width: 20 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 80 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,400,80,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 3, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.02 |
| ttnn.conv2d | tensor<[1,1,400,80,f32]> <br> tensor<[480,80,1,1,f32]> <br> tensor<[1,1,400,480,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 3, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 80 + d1 + d2, d3), memory_config: (38400, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 15, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 80 : i32 <br> input_height: 20 : i32 <br> input_width: 20 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 480 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,400,480,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 15, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.08 |
| ttnn.conv2d | tensor<[1,1,400,480,f32]> <br> tensor<[480,1,3,3,f32]> <br> tensor<[1,1,400,480,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 15, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (1440, 3, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 15, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 480 : i32 <br> in_channels: 480 : i32 <br> input_height: 20 : i32 <br> input_width: 20 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 480 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,400,480,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 15, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.02 |
| ttnn.conv2d | tensor<[1,1,1,480,f32]> <br> tensor<[120,480,1,1,f32]> <br> tensor<[1,1,1,120,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 + d1 + d2, d3), memory_config: (1, 15, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 480 + d1 + d2, d3), memory_config: (57600, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 + d1 + d2, d3), memory_config: (1, 4, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 480 : i32 <br> input_height: 1 : i32 <br> input_width: 1 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 120 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1,120,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 + d1 + d2, d3), memory_config: (1, 4, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.00 |
| ttnn.conv2d | tensor<[1,1,1,120,f32]> <br> tensor<[480,120,1,1,f32]> <br> tensor<[1,1,1,480,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 + d1 + d2, d3), memory_config: (1, 4, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 120 + d1 + d2, d3), memory_config: (57600, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 + d1 + d2, d3), memory_config: (1, 15, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 120 : i32 <br> input_height: 1 : i32 <br> input_width: 1 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 480 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1,480,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 + d1 + d2, d3), memory_config: (1, 15, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.01 |
| ttnn.conv2d | tensor<[1,1,400,480,f32]> <br> tensor<[112,480,1,1,f32]> <br> tensor<[1,1,400,112,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 15, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 480 + d1 + d2, d3), memory_config: (53760, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 4, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 480 : i32 <br> input_height: 20 : i32 <br> input_width: 20 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 112 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,400,112,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 4, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.00 |
| ttnn.conv2d | tensor<[1,1,400,112,f32]> <br> tensor<[672,112,1,1,f32]> <br> tensor<[1,1,400,672,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 4, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 112 + d1 + d2, d3), memory_config: (75264, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 21, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 112 : i32 <br> input_height: 20 : i32 <br> input_width: 20 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 672 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,400,672,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 21, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.01 |
| ttnn.conv2d | tensor<[1,1,400,672,f32]> <br> tensor<[672,1,3,3,f32]> <br> tensor<[1,1,400,672,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 21, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (2016, 3, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 21, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 672 : i32 <br> in_channels: 672 : i32 <br> input_height: 20 : i32 <br> input_width: 20 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 672 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,400,672,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 21, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.02 |
| ttnn.conv2d | tensor<[1,1,1,672,f32]> <br> tensor<[168,672,1,1,f32]> <br> tensor<[1,1,1,168,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 + d1 + d2, d3), memory_config: (1, 21, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 672 + d1 + d2, d3), memory_config: (112896, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 + d1 + d2, d3), memory_config: (1, 6, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 672 : i32 <br> input_height: 1 : i32 <br> input_width: 1 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 168 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1,168,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 + d1 + d2, d3), memory_config: (1, 6, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.01 |
| ttnn.conv2d | tensor<[1,1,1,168,f32]> <br> tensor<[672,168,1,1,f32]> <br> tensor<[1,1,1,672,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 + d1 + d2, d3), memory_config: (1, 6, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 168 + d1 + d2, d3), memory_config: (112896, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 + d1 + d2, d3), memory_config: (1, 21, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 168 : i32 <br> input_height: 1 : i32 <br> input_width: 1 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 672 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1,672,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 + d1 + d2, d3), memory_config: (1, 21, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.01 |
| ttnn.conv2d | tensor<[1,1,400,672,f32]> <br> tensor<[112,672,1,1,f32]> <br> tensor<[1,1,400,112,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 21, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 672 + d1 + d2, d3), memory_config: (75264, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 4, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 672 : i32 <br> input_height: 20 : i32 <br> input_width: 20 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 112 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,400,112,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 4, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.00 |
| ttnn.conv2d | tensor<[1,1,400,672,f32]> <br> tensor<[672,1,5,5,f32]> <br> tensor<[1,1,100,672,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 21, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 5 + d1 * 5 + d2, d3), memory_config: (3360, 5, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 100 + d1 * 10 + d2, d3), memory_config: (4, 21, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 672 : i32 <br> in_channels: 672 : i32 <br> input_height: 20 : i32 <br> input_width: 20 : i32 <br> kernel_height: 5 : i32 <br> kernel_width: 5 : i32 <br> out_channels: 672 : i32 <br> padding_height: 2 : i32 <br> padding_width: 2 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,100,672,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 100 + d1 * 10 + d2, d3), memory_config: (4, 21, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,100,672,f32]> <br> tensor<[80,672,1,1,f32]> <br> tensor<[1,1,100,80,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 100 + d1 * 10 + d2, d3), memory_config: (4, 21, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 672 + d1 + d2, d3), memory_config: (53760, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 100 + d1 * 10 + d2, d3), memory_config: (4, 3, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 672 : i32 <br> input_height: 10 : i32 <br> input_width: 10 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 80 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,100,80,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 100 + d1 * 10 + d2, d3), memory_config: (4, 3, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.01 |
| ttnn.conv2d | tensor<[1,1,100,80,f32]> <br> tensor<[480,80,1,1,f32]> <br> tensor<[1,1,100,480,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 100 + d1 * 10 + d2, d3), memory_config: (4, 3, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 80 + d1 + d2, d3), memory_config: (38400, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 100 + d1 * 10 + d2, d3), memory_config: (4, 15, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 80 : i32 <br> input_height: 10 : i32 <br> input_width: 10 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 480 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,100,480,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 100 + d1 * 10 + d2, d3), memory_config: (4, 15, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.02 |
| ttnn.conv2d | tensor<[1,1,100,480,f32]> <br> tensor<[480,1,5,5,f32]> <br> tensor<[1,1,100,480,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 100 + d1 * 10 + d2, d3), memory_config: (4, 15, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 5 + d1 * 5 + d2, d3), memory_config: (2400, 5, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 100 + d1 * 10 + d2, d3), memory_config: (4, 15, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 480 : i32 <br> in_channels: 480 : i32 <br> input_height: 10 : i32 <br> input_width: 10 : i32 <br> kernel_height: 5 : i32 <br> kernel_width: 5 : i32 <br> out_channels: 480 : i32 <br> padding_height: 2 : i32 <br> padding_width: 2 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,100,480,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 100 + d1 * 10 + d2, d3), memory_config: (4, 15, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,100,480,f32]> <br> tensor<[80,480,1,1,f32]> <br> tensor<[1,1,100,80,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 100 + d1 * 10 + d2, d3), memory_config: (4, 15, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 480 + d1 + d2, d3), memory_config: (38400, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 100 + d1 * 10 + d2, d3), memory_config: (4, 3, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 480 : i32 <br> input_height: 10 : i32 <br> input_width: 10 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 80 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,100,80,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 100 + d1 * 10 + d2, d3), memory_config: (4, 3, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.01 |
| ttnn.conv2d | tensor<[1,1,100,480,f32]> <br> tensor<[256,480,1,1,f32]> <br> tensor<[1,1,100,256,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 100 + d1 * 10 + d2, d3), memory_config: (4, 15, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 480 + d1 + d2, d3), memory_config: (122880, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 100 + d1 * 10 + d2, d3), memory_config: (4, 8, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 480 : i32 <br> input_height: 10 : i32 <br> input_width: 10 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 256 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,100,256,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 100 + d1 * 10 + d2, d3), memory_config: (4, 8, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.01 |
| ttnn.conv2d | tensor<[1,1,100,256,f32]> <br> tensor<[256,1,3,3,f32]> <br> tensor<[1,1,25,256,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 100 + d1 * 10 + d2, d3), memory_config: (4, 8, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (768, 3, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 25 + d1 * 5 + d2, d3), memory_config: (1, 8, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 256 : i32 <br> in_channels: 256 : i32 <br> input_height: 10 : i32 <br> input_width: 10 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,25,256,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 25 + d1 * 5 + d2, d3), memory_config: (1, 8, 'tile<32x32, f32>', 'dram') | yes | -0.01 | 60160.01 |
| ttnn.conv2d | tensor<[1,1,25,256,f32]> <br> tensor<[512,256,1,1,f32]> <br> tensor<[1,1,25,512,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 25 + d1 * 5 + d2, d3), memory_config: (1, 8, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 + d2, d3), memory_config: (131072, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 25 + d1 * 5 + d2, d3), memory_config: (1, 16, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 5 : i32 <br> input_width: 5 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 512 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,25,512,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 25 + d1 * 5 + d2, d3), memory_config: (1, 16, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.01 |
| ttnn.conv2d | tensor<[1,1,25,512,f32]> <br> tensor<[128,512,1,1,f32]> <br> tensor<[1,1,25,128,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 25 + d1 * 5 + d2, d3), memory_config: (1, 16, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 512 + d1 + d2, d3), memory_config: (65536, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 25 + d1 * 5 + d2, d3), memory_config: (1, 4, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 5 : i32 <br> input_width: 5 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 128 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,25,128,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 25 + d1 * 5 + d2, d3), memory_config: (1, 4, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.02 |
| ttnn.conv2d | tensor<[1,1,25,128,f32]> <br> tensor<[128,1,3,3,f32]> <br> tensor<[1,1,9,128,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 25 + d1 * 5 + d2, d3), memory_config: (1, 4, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (384, 3, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 9 + d1 * 3 + d2, d3), memory_config: (1, 4, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 128 : i32 <br> in_channels: 128 : i32 <br> input_height: 5 : i32 <br> input_width: 5 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,9,128,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 9 + d1 * 3 + d2, d3), memory_config: (1, 4, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,9,128,f32]> <br> tensor<[256,128,1,1,f32]> <br> tensor<[1,1,9,256,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 9 + d1 * 3 + d2, d3), memory_config: (1, 4, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 128 + d1 + d2, d3), memory_config: (32768, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 9 + d1 * 3 + d2, d3), memory_config: (1, 8, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 3 : i32 <br> input_width: 3 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 256 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,9,256,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 9 + d1 * 3 + d2, d3), memory_config: (1, 8, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.01 |
| ttnn.conv2d | tensor<[1,1,9,256,f32]> <br> tensor<[128,256,1,1,f32]> <br> tensor<[1,1,9,128,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 9 + d1 * 3 + d2, d3), memory_config: (1, 8, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 + d2, d3), memory_config: (32768, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 9 + d1 * 3 + d2, d3), memory_config: (1, 4, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 3 : i32 <br> input_width: 3 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 128 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,9,128,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 9 + d1 * 3 + d2, d3), memory_config: (1, 4, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.01 |
| ttnn.conv2d | tensor<[1,1,9,128,f32]> <br> tensor<[128,1,3,3,f32]> <br> tensor<[1,1,4,128,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 9 + d1 * 3 + d2, d3), memory_config: (1, 4, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (384, 3, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4 + d1 * 2 + d2, d3), memory_config: (1, 4, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 128 : i32 <br> in_channels: 128 : i32 <br> input_height: 3 : i32 <br> input_width: 3 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,4,128,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4 + d1 * 2 + d2, d3), memory_config: (1, 4, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,4,128,f32]> <br> tensor<[256,128,1,1,f32]> <br> tensor<[1,1,4,256,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4 + d1 * 2 + d2, d3), memory_config: (1, 4, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 128 + d1 + d2, d3), memory_config: (32768, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4 + d1 * 2 + d2, d3), memory_config: (1, 8, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 2 : i32 <br> input_width: 2 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 256 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4,256,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4 + d1 * 2 + d2, d3), memory_config: (1, 8, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.00 |
| ttnn.conv2d | tensor<[1,1,4,256,f32]> <br> tensor<[64,256,1,1,f32]> <br> tensor<[1,1,4,64,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4 + d1 * 2 + d2, d3), memory_config: (1, 8, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 + d2, d3), memory_config: (16384, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4 + d1 * 2 + d2, d3), memory_config: (1, 2, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 2 : i32 <br> input_width: 2 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 64 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4,64,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4 + d1 * 2 + d2, d3), memory_config: (1, 2, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.01 |
| ttnn.conv2d | tensor<[1,1,4,64,f32]> <br> tensor<[64,1,3,3,f32]> <br> tensor<[1,1,1,64,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4 + d1 * 2 + d2, d3), memory_config: (1, 2, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (192, 3, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 + d1 + d2, d3), memory_config: (1, 2, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 64 : i32 <br> in_channels: 64 : i32 <br> input_height: 2 : i32 <br> input_width: 2 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,1,64,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 + d1 + d2, d3), memory_config: (1, 2, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,1,64,f32]> <br> tensor<[128,64,1,1,f32]> <br> tensor<[1,1,1,128,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 + d1 + d2, d3), memory_config: (1, 2, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 64 + d1 + d2, d3), memory_config: (8192, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 + d1 + d2, d3), memory_config: (1, 4, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 1 : i32 <br> input_width: 1 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 128 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1,128,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 + d1 + d2, d3), memory_config: (1, 4, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.00 |
| ttnn.conv2d | tensor<[1,1,400,672,f32]> <br> tensor<[24,672,1,1,f32]> <br> tensor<[1,1,400,24,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 21, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 672 + d1 + d2, d3), memory_config: (16128, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 1, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 672 : i32 <br> input_height: 20 : i32 <br> input_width: 20 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 24 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,400,24,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 1, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.06 |
| ttnn.conv2d | tensor<[1,1,100,480,f32]> <br> tensor<[480,1,3,3,f32]> <br> tensor<[1,1,100,480,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 100 + d1 * 10 + d2, d3), memory_config: (4, 15, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (1440, 3, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 100 + d1 * 10 + d2, d3), memory_config: (4, 15, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 480 : i32 <br> in_channels: 480 : i32 <br> input_height: 10 : i32 <br> input_width: 10 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 480 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,100,480,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 100 + d1 * 10 + d2, d3), memory_config: (4, 15, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.01 |
| ttnn.conv2d | tensor<[1,1,100,480,f32]> <br> tensor<[24,480,1,1,f32]> <br> tensor<[1,1,100,24,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 100 + d1 * 10 + d2, d3), memory_config: (4, 15, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 480 + d1 + d2, d3), memory_config: (11520, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 100 + d1 * 10 + d2, d3), memory_config: (4, 1, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 480 : i32 <br> input_height: 10 : i32 <br> input_width: 10 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 24 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,100,24,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 100 + d1 * 10 + d2, d3), memory_config: (4, 1, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.01 |
| ttnn.conv2d | tensor<[1,1,25,512,f32]> <br> tensor<[512,1,3,3,f32]> <br> tensor<[1,1,25,512,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 25 + d1 * 5 + d2, d3), memory_config: (1, 16, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (1536, 3, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 25 + d1 * 5 + d2, d3), memory_config: (1, 16, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 512 : i32 <br> in_channels: 512 : i32 <br> input_height: 5 : i32 <br> input_width: 5 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 512 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,25,512,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 25 + d1 * 5 + d2, d3), memory_config: (1, 16, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,25,512,f32]> <br> tensor<[24,512,1,1,f32]> <br> tensor<[1,1,25,24,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 25 + d1 * 5 + d2, d3), memory_config: (1, 16, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 512 + d1 + d2, d3), memory_config: (12288, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 25 + d1 * 5 + d2, d3), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 5 : i32 <br> input_width: 5 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 24 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,25,24,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 25 + d1 * 5 + d2, d3), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.01 |
| ttnn.conv2d | tensor<[1,1,9,256,f32]> <br> tensor<[256,1,3,3,f32]> <br> tensor<[1,1,9,256,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 9 + d1 * 3 + d2, d3), memory_config: (1, 8, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (768, 3, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 9 + d1 * 3 + d2, d3), memory_config: (1, 8, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 256 : i32 <br> in_channels: 256 : i32 <br> input_height: 3 : i32 <br> input_width: 3 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,9,256,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 9 + d1 * 3 + d2, d3), memory_config: (1, 8, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,9,256,f32]> <br> tensor<[24,256,1,1,f32]> <br> tensor<[1,1,9,24,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 9 + d1 * 3 + d2, d3), memory_config: (1, 8, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 + d2, d3), memory_config: (6144, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 9 + d1 * 3 + d2, d3), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 3 : i32 <br> input_width: 3 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 24 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,9,24,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 9 + d1 * 3 + d2, d3), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.01 |
| ttnn.conv2d | tensor<[1,1,4,256,f32]> <br> tensor<[256,1,3,3,f32]> <br> tensor<[1,1,4,256,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4 + d1 * 2 + d2, d3), memory_config: (1, 8, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (768, 3, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4 + d1 * 2 + d2, d3), memory_config: (1, 8, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 256 : i32 <br> in_channels: 256 : i32 <br> input_height: 2 : i32 <br> input_width: 2 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4,256,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4 + d1 * 2 + d2, d3), memory_config: (1, 8, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,4,256,f32]> <br> tensor<[24,256,1,1,f32]> <br> tensor<[1,1,4,24,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4 + d1 * 2 + d2, d3), memory_config: (1, 8, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 + d2, d3), memory_config: (6144, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4 + d1 * 2 + d2, d3), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 2 : i32 <br> input_width: 2 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 24 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4,24,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4 + d1 * 2 + d2, d3), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.00 |
| ttnn.conv2d | tensor<[1,1,1,128,f32]> <br> tensor<[128,1,3,3,f32]> <br> tensor<[1,1,1,128,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 + d1 + d2, d3), memory_config: (1, 4, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (384, 3, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 + d1 + d2, d3), memory_config: (1, 4, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 128 : i32 <br> in_channels: 128 : i32 <br> input_height: 1 : i32 <br> input_width: 1 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1,128,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 + d1 + d2, d3), memory_config: (1, 4, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,1,128,f32]> <br> tensor<[24,128,1,1,f32]> <br> tensor<[1,1,1,24,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 + d1 + d2, d3), memory_config: (1, 4, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 128 + d1 + d2, d3), memory_config: (3072, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 + d1 + d2, d3), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 1 : i32 <br> input_width: 1 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 24 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1,24,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 + d1 + d2, d3), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.00 |
| ttnn.conv2d | tensor<[1,1,400,672,f32]> <br> tensor<[546,672,1,1,f32]> <br> tensor<[1,1,400,546,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 21, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 672 + d1 + d2, d3), memory_config: (366912, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 18, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 672 : i32 <br> input_height: 20 : i32 <br> input_width: 20 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 546 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,400,546,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 400 + d1 * 20 + d2, d3), memory_config: (13, 18, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.31 |
| ttnn.conv2d | tensor<[1,1,100,480,f32]> <br> tensor<[546,480,1,1,f32]> <br> tensor<[1,1,100,546,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 100 + d1 * 10 + d2, d3), memory_config: (4, 15, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 480 + d1 + d2, d3), memory_config: (262080, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 100 + d1 * 10 + d2, d3), memory_config: (4, 18, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 480 : i32 <br> input_height: 10 : i32 <br> input_width: 10 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 546 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,100,546,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 100 + d1 * 10 + d2, d3), memory_config: (4, 18, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.35 |
| ttnn.conv2d | tensor<[1,1,25,512,f32]> <br> tensor<[546,512,1,1,f32]> <br> tensor<[1,1,25,546,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 25 + d1 * 5 + d2, d3), memory_config: (1, 16, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 512 + d1 + d2, d3), memory_config: (279552, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 25 + d1 * 5 + d2, d3), memory_config: (1, 18, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 5 : i32 <br> input_width: 5 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 546 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,25,546,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 25 + d1 * 5 + d2, d3), memory_config: (1, 18, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.31 |
| ttnn.conv2d | tensor<[1,1,9,256,f32]> <br> tensor<[546,256,1,1,f32]> <br> tensor<[1,1,9,546,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 9 + d1 * 3 + d2, d3), memory_config: (1, 8, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 + d2, d3), memory_config: (139776, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 9 + d1 * 3 + d2, d3), memory_config: (1, 18, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 3 : i32 <br> input_width: 3 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 546 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,9,546,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 9 + d1 * 3 + d2, d3), memory_config: (1, 18, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.24 |
| ttnn.conv2d | tensor<[1,1,4,256,f32]> <br> tensor<[546,256,1,1,f32]> <br> tensor<[1,1,4,546,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4 + d1 * 2 + d2, d3), memory_config: (1, 8, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 + d2, d3), memory_config: (139776, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4 + d1 * 2 + d2, d3), memory_config: (1, 18, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 2 : i32 <br> input_width: 2 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 546 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4,546,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4 + d1 * 2 + d2, d3), memory_config: (1, 18, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.19 |
| ttnn.conv2d | tensor<[1,1,1,128,f32]> <br> tensor<[546,128,1,1,f32]> <br> tensor<[1,1,1,546,f32]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 + d1 + d2, d3), memory_config: (1, 4, 'tile<32x32, f32>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 128 + d1 + d2, d3), memory_config: (69888, 1, 'f32', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 + d1 + d2, d3), memory_config: (1, 18, 'tile<32x32, f32>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 1 : i32 <br> input_width: 1 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 546 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1,546,f32]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 + d1 + d2, d3), memory_config: (1, 18, 'tile<32x32, f32>', 'dram') | yes | 1.0 | 0.02 |
| ttnn.conv2d | tensor<[1,1,4096,4,bf16]> <br> tensor<[320,4,3,3,bf16]> <br> tensor<[1,1,4096,320,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 12 + d1 * 3 + d2, d3), memory_config: (3840, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 10, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 4 : i32 <br> input_height: 64 : i32 <br> input_width: 64 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 320 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4096,320,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 10, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.00 |
| ttnn.conv2d | tensor<[1,1,4096,320,bf16]> <br> tensor<[320,320,3,3,bf16]> <br> tensor<[1,1,4096,320,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 10, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 960 + d1 * 3 + d2, d3), memory_config: (307200, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 10, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 320 : i32 <br> input_height: 64 : i32 <br> input_width: 64 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 320 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4096,320,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 10, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,4096,320,bf16]> <br> tensor<[320,320,1,1,bf16]> <br> tensor<[1,1,4096,320,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 10, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 320 + d1 + d2, d3), memory_config: (102400, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 10, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 320 : i32 <br> input_height: 64 : i32 <br> input_width: 64 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 320 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4096,320,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 10, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.02 |
| ttnn.conv2d | tensor<[1,1,4096,320,bf16]> <br> tensor<[320,320,3,3,bf16]> <br> tensor<[1,1,1024,320,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 10, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 960 + d1 * 3 + d2, d3), memory_config: (307200, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 10, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 320 : i32 <br> input_height: 64 : i32 <br> input_width: 64 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 320 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,1024,320,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 10, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.53 |
| ttnn.conv2d | tensor<[1,1,1024,320,bf16]> <br> tensor<[640,320,3,3,bf16]> <br> tensor<[1,1,1024,640,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 10, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 960 + d1 * 3 + d2, d3), memory_config: (614400, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 20, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 320 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 640 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1024,640,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 20, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.38 |
| ttnn.conv2d | tensor<[1,1,1024,640,bf16]> <br> tensor<[640,640,3,3,bf16]> <br> tensor<[1,1,1024,640,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 20, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1920 + d1 * 3 + d2, d3), memory_config: (1228800, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 20, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 640 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 640 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1024,640,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 20, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.22 |
| ttnn.conv2d | tensor<[1,1,1024,320,bf16]> <br> tensor<[640,320,1,1,bf16]> <br> tensor<[1,1,1024,640,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 10, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 320 + d1 + d2, d3), memory_config: (204800, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 20, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 320 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 640 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1024,640,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 20, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.16 |
| ttnn.conv2d | tensor<[1,1,1024,640,bf16]> <br> tensor<[640,640,1,1,bf16]> <br> tensor<[1,1,1024,640,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 20, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 640 + d1 + d2, d3), memory_config: (409600, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 20, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 640 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 640 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1024,640,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 20, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.16 |
| ttnn.conv2d | tensor<[1,1,1024,640,bf16]> <br> tensor<[640,640,3,3,bf16]> <br> tensor<[1,1,256,640,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 20, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1920 + d1 * 3 + d2, d3), memory_config: (1228800, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 20, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 640 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 640 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,256,640,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 20, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 1.62 |
| ttnn.conv2d | tensor<[1,1,256,640,bf16]> <br> tensor<[1280,640,3,3,bf16]> <br> tensor<[1,1,256,1280,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 20, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1920 + d1 * 3 + d2, d3), memory_config: (2457600, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 40, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 640 : i32 <br> input_height: 16 : i32 <br> input_width: 16 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 1280 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,256,1280,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 40, 'tile<32x32, bf16>', 'dram') | yes | 0.78 | 22.75 |
| ttnn.conv2d | tensor<[1,1,256,1280,bf16]> <br> tensor<[1280,1280,3,3,bf16]> <br> tensor<[1,1,256,1280,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 40, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3840 + d1 * 3 + d2, d3), memory_config: (4915200, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 40, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1280 : i32 <br> input_height: 16 : i32 <br> input_width: 16 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 1280 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,256,1280,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 40, 'tile<32x32, bf16>', 'dram') | yes | 0.52 | 3.69 |
| ttnn.conv2d | tensor<[1,1,256,640,bf16]> <br> tensor<[1280,640,1,1,bf16]> <br> tensor<[1,1,256,1280,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 20, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 640 + d1 + d2, d3), memory_config: (819200, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 40, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 640 : i32 <br> input_height: 16 : i32 <br> input_width: 16 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 1280 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,256,1280,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 40, 'tile<32x32, bf16>', 'dram') | yes | 0.5 | 7.97 |
| ttnn.conv2d | tensor<[1,1,256,1280,bf16]> <br> tensor<[1280,1280,1,1,bf16]> <br> tensor<[1,1,256,1280,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 40, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1280 + d1 + d2, d3), memory_config: (1638400, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 40, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1280 : i32 <br> input_height: 16 : i32 <br> input_width: 16 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 1280 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,256,1280,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 40, 'tile<32x32, bf16>', 'dram') | yes | 0.53 | 9.88 |
| ttnn.conv2d | tensor<[1,1,256,1280,bf16]> <br> tensor<[1280,1280,3,3,bf16]> <br> tensor<[1,1,64,1280,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 40, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3840 + d1 * 3 + d2, d3), memory_config: (4915200, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 64 + d1 * 8 + d2, d3), memory_config: (2, 40, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1280 : i32 <br> input_height: 16 : i32 <br> input_width: 16 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 1280 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,64,1280,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 64 + d1 * 8 + d2, d3), memory_config: (2, 40, 'tile<32x32, bf16>', 'dram') | yes | 0.5 | 21.50 |
| ttnn.conv2d | tensor<[1,1,64,1280,bf16]> <br> tensor<[1280,1280,3,3,bf16]> <br> tensor<[1,1,64,1280,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 64 + d1 * 8 + d2, d3), memory_config: (2, 40, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3840 + d1 * 3 + d2, d3), memory_config: (4915200, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 64 + d1 * 8 + d2, d3), memory_config: (2, 40, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1280 : i32 <br> input_height: 8 : i32 <br> input_width: 8 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 1280 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,64,1280,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 64 + d1 * 8 + d2, d3), memory_config: (2, 40, 'tile<32x32, bf16>', 'dram') | yes | -0.0 | 109661309652255559514564082473128427520.00 |
| ttnn.conv2d | tensor<[1,1,64,1280,bf16]> <br> tensor<[1280,1280,1,1,bf16]> <br> tensor<[1,1,64,1280,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 64 + d1 * 8 + d2, d3), memory_config: (2, 40, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1280 + d1 + d2, d3), memory_config: (1638400, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 64 + d1 * 8 + d2, d3), memory_config: (2, 40, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1280 : i32 <br> input_height: 8 : i32 <br> input_width: 8 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 1280 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,64,1280,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 64 + d1 * 8 + d2, d3), memory_config: (2, 40, 'tile<32x32, bf16>', 'dram') | yes | -0.01 | 114978221635395223006179310714249805824.00 |
| ttnn.conv2d | tensor<[1,1,64,2560,bf16]> <br> tensor<[1280,2560,3,3,bf16]> <br> tensor<[1,1,64,1280,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 64 + d1 * 8 + d2, d3), memory_config: (2, 80, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 7680 + d1 * 3 + d2, d3), memory_config: (9830400, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 64 + d1 * 8 + d2, d3), memory_config: (2, 40, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 2560 : i32 <br> input_height: 8 : i32 <br> input_width: 8 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 1280 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,64,1280,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 64 + d1 * 8 + d2, d3), memory_config: (2, 40, 'tile<32x32, bf16>', 'dram') | yes | -0.12 | 16.62 |
| ttnn.conv2d | tensor<[1,1,64,2560,bf16]> <br> tensor<[1280,2560,1,1,bf16]> <br> tensor<[1,1,64,1280,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 64 + d1 * 8 + d2, d3), memory_config: (2, 80, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 2560 + d1 + d2, d3), memory_config: (3276800, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 64 + d1 * 8 + d2, d3), memory_config: (2, 40, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 2560 : i32 <br> input_height: 8 : i32 <br> input_width: 8 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 1280 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,64,1280,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 64 + d1 * 8 + d2, d3), memory_config: (2, 40, 'tile<32x32, bf16>', 'dram') | yes | 0.02 | 14.38 |
| ttnn.conv2d | tensor<[1,1,256,2560,bf16]> <br> tensor<[1280,2560,3,3,bf16]> <br> tensor<[1,1,256,1280,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 80, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 7680 + d1 * 3 + d2, d3), memory_config: (9830400, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 40, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 2560 : i32 <br> input_height: 16 : i32 <br> input_width: 16 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 1280 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,256,1280,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 40, 'tile<32x32, bf16>', 'dram') | yes | 0.59 | 29.62 |
| ttnn.conv2d | tensor<[1,1,256,2560,bf16]> <br> tensor<[1280,2560,1,1,bf16]> <br> tensor<[1,1,256,1280,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 80, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 2560 + d1 + d2, d3), memory_config: (3276800, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 40, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 2560 : i32 <br> input_height: 16 : i32 <br> input_width: 16 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 1280 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,256,1280,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 40, 'tile<32x32, bf16>', 'dram') | yes | 0.5 | 13.38 |
| ttnn.conv2d | tensor<[1,1,256,1920,bf16]> <br> tensor<[1280,1920,3,3,bf16]> <br> tensor<[1,1,256,1280,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 60, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 5760 + d1 * 3 + d2, d3), memory_config: (7372800, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 40, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1920 : i32 <br> input_height: 16 : i32 <br> input_width: 16 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 1280 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,256,1280,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 40, 'tile<32x32, bf16>', 'dram') | yes | 0.82 | 44.75 |
| ttnn.conv2d | tensor<[1,1,256,1920,bf16]> <br> tensor<[1280,1920,1,1,bf16]> <br> tensor<[1,1,256,1280,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 60, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1920 + d1 + d2, d3), memory_config: (2457600, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 40, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1920 : i32 <br> input_height: 16 : i32 <br> input_width: 16 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 1280 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,256,1280,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 40, 'tile<32x32, bf16>', 'dram') | yes | 0.5 | 17.12 |
| ttnn.conv2d | tensor<[1,1,1024,1280,bf16]> <br> tensor<[1280,1280,3,3,bf16]> <br> tensor<[1,1,1024,1280,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 40, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3840 + d1 * 3 + d2, d3), memory_config: (4915200, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 40, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1280 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 1280 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1024,1280,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 40, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 14.25 |
| ttnn.conv2d | tensor<[1,1,1024,1920,bf16]> <br> tensor<[640,1920,3,3,bf16]> <br> tensor<[1,1,1024,640,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 60, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 5760 + d1 * 3 + d2, d3), memory_config: (3686400, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 20, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1920 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 640 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1024,640,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 20, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,1024,1920,bf16]> <br> tensor<[640,1920,1,1,bf16]> <br> tensor<[1,1,1024,640,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 60, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1920 + d1 + d2, d3), memory_config: (1228800, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 20, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1920 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 640 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1024,640,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 20, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 2.00 |
| ttnn.conv2d | tensor<[1,1,1024,1280,bf16]> <br> tensor<[640,1280,3,3,bf16]> <br> tensor<[1,1,1024,640,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 40, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3840 + d1 * 3 + d2, d3), memory_config: (2457600, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 20, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1280 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 640 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1024,640,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 20, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,1024,1280,bf16]> <br> tensor<[640,1280,1,1,bf16]> <br> tensor<[1,1,1024,640,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 40, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1280 + d1 + d2, d3), memory_config: (819200, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 20, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1280 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 640 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1024,640,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 20, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.66 |
| ttnn.conv2d | tensor<[1,1,1024,960,bf16]> <br> tensor<[640,960,3,3,bf16]> <br> tensor<[1,1,1024,640,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 30, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 2880 + d1 * 3 + d2, d3), memory_config: (1843200, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 20, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 960 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 640 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1024,640,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 20, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.46 |
| ttnn.conv2d | tensor<[1,1,1024,960,bf16]> <br> tensor<[640,960,1,1,bf16]> <br> tensor<[1,1,1024,640,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 30, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 960 + d1 + d2, d3), memory_config: (614400, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 20, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 960 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 640 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1024,640,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 20, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.28 |
| ttnn.conv2d | tensor<[1,1,4096,640,bf16]> <br> tensor<[640,640,3,3,bf16]> <br> tensor<[1,1,4096,640,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 20, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1920 + d1 * 3 + d2, d3), memory_config: (1228800, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 20, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 640 : i32 <br> input_height: 64 : i32 <br> input_width: 64 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 640 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4096,640,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 20, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,4096,960,bf16]> <br> tensor<[320,960,3,3,bf16]> <br> tensor<[1,1,4096,320,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 30, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 2880 + d1 * 3 + d2, d3), memory_config: (921600, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 10, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 960 : i32 <br> input_height: 64 : i32 <br> input_width: 64 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 320 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4096,320,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 10, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,4096,960,bf16]> <br> tensor<[320,960,1,1,bf16]> <br> tensor<[1,1,4096,320,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 30, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 960 + d1 + d2, d3), memory_config: (307200, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 10, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 960 : i32 <br> input_height: 64 : i32 <br> input_width: 64 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 320 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4096,320,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 10, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.34 |
| ttnn.conv2d | tensor<[1,1,4096,640,bf16]> <br> tensor<[320,640,3,3,bf16]> <br> tensor<[1,1,4096,320,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 20, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1920 + d1 * 3 + d2, d3), memory_config: (614400, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 10, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 640 : i32 <br> input_height: 64 : i32 <br> input_width: 64 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 320 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4096,320,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 10, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,4096,640,bf16]> <br> tensor<[320,640,1,1,bf16]> <br> tensor<[1,1,4096,320,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 20, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 640 + d1 + d2, d3), memory_config: (204800, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 10, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 640 : i32 <br> input_height: 64 : i32 <br> input_width: 64 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 320 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4096,320,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 10, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.11 |
| ttnn.conv2d | tensor<[1,1,4096,320,bf16]> <br> tensor<[4,320,3,3,bf16]> <br> tensor<[1,1,4096,4,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 10, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 960 + d1 * 3 + d2, d3), memory_config: (3840, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 320 : i32 <br> input_height: 64 : i32 <br> input_width: 64 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 4 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4096,4,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 1, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.16 |
| ttnn.conv2d | tensor<[1,1,344064,3,bf16]> <br> tensor<[192,3,16,16,bf16]> <br> tensor<[1,1,1344,192,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 344064 + d1 * 672 + d2, d3), memory_config: (10752, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 48 + d1 * 16 + d2, d3), memory_config: (9216, 16, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1344 + d1 * 42 + d2, d3), memory_config: (42, 6, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 3 : i32 <br> input_height: 512 : i32 <br> input_width: 672 : i32 <br> kernel_height: 16 : i32 <br> kernel_width: 16 : i32 <br> out_channels: 192 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 16 : i32 <br> stride_width: 16 : i32 | tensor<[1,1,1344,192,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1344 + d1 * 42 + d2, d3), memory_config: (42, 6, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,50176,3,bf16]> <br> tensor<[64,3,7,7,bf16]> <br> tensor<[1,1,12544,64,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 50176 + d1 * 224 + d2, d3), memory_config: (1568, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 21 + d1 * 7 + d2, d3), memory_config: (1344, 7, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 12544 + d1 * 112 + d2, d3), memory_config: (392, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 3 : i32 <br> input_height: 224 : i32 <br> input_width: 224 : i32 <br> kernel_height: 7 : i32 <br> kernel_width: 7 : i32 <br> out_channels: 64 : i32 <br> padding_height: 3 : i32 <br> padding_width: 3 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,12544,64,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 12544 + d1 * 112 + d2, d3), memory_config: (392, 2, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.26 |
| ttnn.conv2d | tensor<[1,1,3136,64,bf16]> <br> tensor<[64,64,3,3,bf16]> <br> tensor<[1,1,3136,64,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 2, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 192 + d1 * 3 + d2, d3), memory_config: (12288, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,64,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 2, 'tile<32x32, bf16>', 'dram') | yes | 0.58 | 3.89 |
| ttnn.conv2d | tensor<[1,1,3136,64,bf16]> <br> tensor<[128,64,3,3,bf16]> <br> tensor<[1,1,784,128,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 2, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 192 + d1 * 3 + d2, d3), memory_config: (24576, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,784,128,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') | yes | -0.03 | 124947431603782092052957863666352390144.00 |
| ttnn.conv2d | tensor<[1,1,784,128,bf16]> <br> tensor<[128,128,3,3,bf16]> <br> tensor<[1,1,784,128,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 384 + d1 * 3 + d2, d3), memory_config: (49152, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,128,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') | yes | 0.07 | 240590267237069772995589077910742368256.00 |
| ttnn.conv2d | tensor<[1,1,3136,64,bf16]> <br> tensor<[128,64,1,1,bf16]> <br> tensor<[1,1,784,128,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 2, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 64 + d1 + d2, d3), memory_config: (8192, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 128 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,784,128,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') | yes | 0.57 | 2.28 |
| ttnn.conv2d | tensor<[1,1,784,128,bf16]> <br> tensor<[256,128,3,3,bf16]> <br> tensor<[1,1,196,256,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 384 + d1 * 3 + d2, d3), memory_config: (98304, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 8, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,196,256,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 8, 'tile<32x32, bf16>', 'dram') | yes | 0.21 | 3.00 |
| ttnn.conv2d | tensor<[1,1,196,256,bf16]> <br> tensor<[256,256,3,3,bf16]> <br> tensor<[1,1,196,256,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 8, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 768 + d1 * 3 + d2, d3), memory_config: (196608, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 8, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,256,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 8, 'tile<32x32, bf16>', 'dram') | yes | 0.32 | 1.27 |
| ttnn.conv2d | tensor<[1,1,784,128,bf16]> <br> tensor<[256,128,1,1,bf16]> <br> tensor<[1,1,196,256,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 128 + d1 + d2, d3), memory_config: (32768, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 8, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 256 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,196,256,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 8, 'tile<32x32, bf16>', 'dram') | yes | 0.25 | 0.61 |
| ttnn.conv2d | tensor<[1,1,196,256,bf16]> <br> tensor<[512,256,3,3,bf16]> <br> tensor<[1,1,49,512,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 8, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 768 + d1 * 3 + d2, d3), memory_config: (393216, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 16, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 512 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,49,512,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 16, 'tile<32x32, bf16>', 'dram') | yes | 0.01 | 120959747616427344434246442485511356416.00 |
| ttnn.conv2d | tensor<[1,1,49,512,bf16]> <br> tensor<[512,512,3,3,bf16]> <br> tensor<[1,1,49,512,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 16, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1536 + d1 * 3 + d2, d3), memory_config: (786432, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 16, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 7 : i32 <br> input_width: 7 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 512 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,49,512,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 16, 'tile<32x32, bf16>', 'dram') | yes | 0.01 | 118301291624857512688438828364950667264.00 |
| ttnn.conv2d | tensor<[1,1,196,256,bf16]> <br> tensor<[512,256,1,1,bf16]> <br> tensor<[1,1,49,512,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 8, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 + d2, d3), memory_config: (131072, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 16, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 512 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,49,512,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 16, 'tile<32x32, bf16>', 'dram') | yes | 0.1 | 1.06 |
| ttnn.conv2d | tensor<[1,1,50176,3,bf16]> <br> tensor<[64,3,7,7,bf16]> <br> tensor<[1,1,12544,64,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 50176 + d1 * 224 + d2, d3), memory_config: (1568, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 21 + d1 * 7 + d2, d3), memory_config: (1344, 7, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 12544 + d1 * 112 + d2, d3), memory_config: (392, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 3 : i32 <br> input_height: 224 : i32 <br> input_width: 224 : i32 <br> kernel_height: 7 : i32 <br> kernel_width: 7 : i32 <br> out_channels: 64 : i32 <br> padding_height: 3 : i32 <br> padding_width: 3 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,12544,64,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 12544 + d1 * 112 + d2, d3), memory_config: (392, 2, 'tile<32x32, bf16>', 'dram') | yes | 0.09 | 35.50 |
| ttnn.conv2d | tensor<[1,1,3136,64,bf16]> <br> tensor<[64,64,1,1,bf16]> <br> tensor<[1,1,3136,64,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 2, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 64 + d1 + d2, d3), memory_config: (4096, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 64 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,64,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 2, 'tile<32x32, bf16>', 'dram') | yes | 0.56 | 85.00 |
| ttnn.conv2d | tensor<[1,1,3136,64,bf16]> <br> tensor<[64,64,3,3,bf16]> <br> tensor<[1,1,3136,64,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 2, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 192 + d1 * 3 + d2, d3), memory_config: (12288, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,64,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 2, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,3136,64,bf16]> <br> tensor<[256,64,1,1,bf16]> <br> tensor<[1,1,3136,256,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 2, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 64 + d1 + d2, d3), memory_config: (16384, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 8, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 256 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,256,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 8, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,3136,256,bf16]> <br> tensor<[64,256,1,1,bf16]> <br> tensor<[1,1,3136,64,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 8, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 + d2, d3), memory_config: (16384, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 64 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,64,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 2, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,3136,256,bf16]> <br> tensor<[128,256,1,1,bf16]> <br> tensor<[1,1,3136,128,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 8, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 + d2, d3), memory_config: (32768, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 128 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,128,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 4, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,3136,128,bf16]> <br> tensor<[128,128,3,3,bf16]> <br> tensor<[1,1,784,128,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 384 + d1 * 3 + d2, d3), memory_config: (49152, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,784,128,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') | yes | 0.23 | 27.38 |
| ttnn.conv2d | tensor<[1,1,784,128,bf16]> <br> tensor<[512,128,1,1,bf16]> <br> tensor<[1,1,784,512,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 128 + d1 + d2, d3), memory_config: (65536, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 16, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 512 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,512,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 16, 'tile<32x32, bf16>', 'dram') | yes | 0.42 | 15.69 |
| ttnn.conv2d | tensor<[1,1,3136,256,bf16]> <br> tensor<[512,256,1,1,bf16]> <br> tensor<[1,1,784,512,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 8, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 + d2, d3), memory_config: (131072, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 16, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 512 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,784,512,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 16, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,784,512,bf16]> <br> tensor<[128,512,1,1,bf16]> <br> tensor<[1,1,784,128,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 16, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 512 + d1 + d2, d3), memory_config: (65536, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 128 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,128,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') | yes | 0.43 | 22.50 |
| ttnn.conv2d | tensor<[1,1,784,128,bf16]> <br> tensor<[128,128,3,3,bf16]> <br> tensor<[1,1,784,128,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 384 + d1 * 3 + d2, d3), memory_config: (49152, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,128,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') | yes | 0.33 | 27.75 |
| ttnn.conv2d | tensor<[1,1,784,512,bf16]> <br> tensor<[256,512,1,1,bf16]> <br> tensor<[1,1,784,256,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 16, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 512 + d1 + d2, d3), memory_config: (131072, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 8, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 256 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,256,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 8, 'tile<32x32, bf16>', 'dram') | yes | 0.1 | 20.88 |
| ttnn.conv2d | tensor<[1,1,784,256,bf16]> <br> tensor<[256,256,3,3,bf16]> <br> tensor<[1,1,196,256,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 8, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 768 + d1 * 3 + d2, d3), memory_config: (196608, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 8, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,196,256,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 8, 'tile<32x32, bf16>', 'dram') | yes | 0.16 | 20.25 |
| ttnn.conv2d | tensor<[1,1,196,256,bf16]> <br> tensor<[1024,256,1,1,bf16]> <br> tensor<[1,1,196,1024,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 8, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 + d2, d3), memory_config: (262144, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 32, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 1024 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,1024,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 32, 'tile<32x32, bf16>', 'dram') | yes | 0.42 | 11.12 |
| ttnn.conv2d | tensor<[1,1,784,512,bf16]> <br> tensor<[1024,512,1,1,bf16]> <br> tensor<[1,1,196,1024,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 16, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 512 + d1 + d2, d3), memory_config: (524288, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 32, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 1024 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,196,1024,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 32, 'tile<32x32, bf16>', 'dram') | yes | 0.33 | 13.81 |
| ttnn.conv2d | tensor<[1,1,196,1024,bf16]> <br> tensor<[256,1024,1,1,bf16]> <br> tensor<[1,1,196,256,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 32, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 + d2, d3), memory_config: (262144, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 8, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1024 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 256 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,256,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 8, 'tile<32x32, bf16>', 'dram') | yes | 0.03 | 115642835633287680942631214244389978112.00 |
| ttnn.conv2d | tensor<[1,1,196,256,bf16]> <br> tensor<[256,256,3,3,bf16]> <br> tensor<[1,1,196,256,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 8, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 768 + d1 * 3 + d2, d3), memory_config: (196608, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 8, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,256,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 8, 'tile<32x32, bf16>', 'dram') | yes | 0.44 | 11.12 |
| ttnn.conv2d | tensor<[1,1,196,1024,bf16]> <br> tensor<[512,1024,1,1,bf16]> <br> tensor<[1,1,196,512,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 32, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 + d2, d3), memory_config: (524288, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 16, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1024 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 512 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,512,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 16, 'tile<32x32, bf16>', 'dram') | yes | 0.06 | 15.19 |
| ttnn.conv2d | tensor<[1,1,196,512,bf16]> <br> tensor<[512,512,3,3,bf16]> <br> tensor<[1,1,49,512,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 16, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1536 + d1 * 3 + d2, d3), memory_config: (786432, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 16, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 512 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,49,512,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 16, 'tile<32x32, bf16>', 'dram') | yes | -0.01 | 71113697774492999200353677724998434816.00 |
| ttnn.conv2d | tensor<[1,1,49,512,bf16]> <br> tensor<[2048,512,1,1,bf16]> <br> tensor<[1,1,49,2048,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 16, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 512 + d1 + d2, d3), memory_config: (1048576, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 64, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 7 : i32 <br> input_width: 7 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 2048 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,49,2048,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 64, 'tile<32x32, bf16>', 'dram') | yes | 0.14 | 8.31 |
| ttnn.conv2d | tensor<[1,1,196,1024,bf16]> <br> tensor<[2048,1024,1,1,bf16]> <br> tensor<[1,1,49,2048,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 32, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 + d2, d3), memory_config: (2097152, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 64, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1024 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 2048 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,49,2048,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 64, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,49,2048,bf16]> <br> tensor<[512,2048,1,1,bf16]> <br> tensor<[1,1,49,512,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 64, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 2048 + d1 + d2, d3), memory_config: (1048576, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 16, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 2048 : i32 <br> input_height: 7 : i32 <br> input_width: 7 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 512 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,49,512,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 16, 'tile<32x32, bf16>', 'dram') | yes | -0.01 | 72442925770277915073257484785278779392.00 |
| ttnn.conv2d | tensor<[1,1,49,512,bf16]> <br> tensor<[512,512,3,3,bf16]> <br> tensor<[1,1,49,512,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 16, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1536 + d1 * 3 + d2, d3), memory_config: (786432, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 16, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 7 : i32 <br> input_width: 7 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 512 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,49,512,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 16, 'tile<32x32, bf16>', 'dram') | yes | 0.01 | 142227395548985998400707355449996869632.00 |
| ttnn.conv2d | tensor<[1,1,196608,3,bf16]> <br> tensor<[768,3,32,32,bf16]> <br> tensor<[1,1,192,768,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196608 + d1 * 512 + d2, d3), memory_config: (6144, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 96 + d1 * 32 + d2, d3), memory_config: (73728, 32, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 192 + d1 * 16 + d2, d3), memory_config: (6, 24, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 3 : i32 <br> input_height: 384 : i32 <br> input_width: 512 : i32 <br> kernel_height: 32 : i32 <br> kernel_width: 32 : i32 <br> out_channels: 768 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 32 : i32 <br> stride_width: 32 : i32 | tensor<[1,1,192,768,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 192 + d1 * 16 + d2, d3), memory_config: (6, 24, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,784,1,bf16]> <br> tensor<[32,1,3,3,bf16]> <br> tensor<[1,1,676,32,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (96, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 676 + d1 * 26 + d2, d3), memory_config: (22, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 32 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,676,32,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 676 + d1 * 26 + d2, d3), memory_config: (22, 1, 'tile<32x32, bf16>', 'dram') | yes | 0.58 | 1.28 |
| ttnn.conv2d | tensor<[1,1,676,32,bf16]> <br> tensor<[64,32,3,3,bf16]> <br> tensor<[1,1,576,64,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 676 + d1 * 26 + d2, d3), memory_config: (22, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 96 + d1 * 3 + d2, d3), memory_config: (6144, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 576 + d1 * 24 + d2, d3), memory_config: (18, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 32 : i32 <br> input_height: 26 : i32 <br> input_width: 26 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,576,64,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 576 + d1 * 24 + d2, d3), memory_config: (18, 2, 'tile<32x32, bf16>', 'dram') | yes | -0.0 | 76430609757632662691968905966119813120.00 |
| ttnn.conv2d | tensor<[1,1,50176,3,bf16]> <br> tensor<[32,3,3,3,bf16]> <br> tensor<[1,1,12544,32,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 50176 + d1 * 224 + d2, d3), memory_config: (1568, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 9 + d1 * 3 + d2, d3), memory_config: (288, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 12544 + d1 * 112 + d2, d3), memory_config: (392, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 3 : i32 <br> input_height: 224 : i32 <br> input_width: 224 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 32 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,12544,32,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 12544 + d1 * 112 + d2, d3), memory_config: (392, 1, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.25 |
| ttnn.conv2d | tensor<[1,1,12544,32,bf16]> <br> tensor<[64,32,3,3,bf16]> <br> tensor<[1,1,12544,64,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 12544 + d1 * 112 + d2, d3), memory_config: (392, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 96 + d1 * 3 + d2, d3), memory_config: (6144, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 12544 + d1 * 112 + d2, d3), memory_config: (392, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 32 : i32 <br> input_height: 112 : i32 <br> input_width: 112 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,12544,64,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 12544 + d1 * 112 + d2, d3), memory_config: (392, 2, 'tile<32x32, bf16>', 'dram') | yes | 0.45 | 11.88 |
| ttnn.conv2d | tensor<[1,1,3136,64,bf16]> <br> tensor<[14,64,3,3,bf16]> <br> tensor<[1,1,3136,14,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 2, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 192 + d1 * 3 + d2, d3), memory_config: (2688, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 14 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,14,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 1, 'tile<32x32, bf16>', 'dram') | yes | 0.03 | 544693617285567320955614658560.00 |
| ttnn.conv2d | tensor<[1,1,3136,78,bf16]> <br> tensor<[24,78,3,3,bf16]> <br> tensor<[1,1,3136,24,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 3, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 234 + d1 * 3 + d2, d3), memory_config: (5616, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 78 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 24 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,24,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 1, 'tile<32x32, bf16>', 'dram') | yes | 0.34 | 5.31 |
| ttnn.conv2d | tensor<[1,1,3136,24,bf16]> <br> tensor<[14,24,3,3,bf16]> <br> tensor<[1,1,3136,14,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 72 + d1 * 3 + d2, d3), memory_config: (1008, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 24 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 14 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,14,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 1, 'tile<32x32, bf16>', 'dram') | yes | 0.42 | 1.91 |
| ttnn.conv2d | tensor<[1,1,3136,102,bf16]> <br> tensor<[40,102,3,3,bf16]> <br> tensor<[1,1,3136,40,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 306 + d1 * 3 + d2, d3), memory_config: (12240, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 102 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 40 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,40,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 2, 'tile<32x32, bf16>', 'dram') | yes | 0.25 | 6.72 |
| ttnn.conv2d | tensor<[1,1,3136,40,bf16]> <br> tensor<[14,40,3,3,bf16]> <br> tensor<[1,1,3136,14,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 2, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 120 + d1 * 3 + d2, d3), memory_config: (1680, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 40 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 14 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,14,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 1, 'tile<32x32, bf16>', 'dram') | yes | 0.02 | 83409056735503471024713893032591622144.00 |
| ttnn.conv2d | tensor<[1,1,3136,54,bf16]> <br> tensor<[24,54,3,3,bf16]> <br> tensor<[1,1,3136,24,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 2, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 162 + d1 * 3 + d2, d3), memory_config: (3888, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 54 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 24 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,24,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 1, 'tile<32x32, bf16>', 'dram') | yes | 0.05 | 62141408802944817058252980068106108928.00 |
| ttnn.conv2d | tensor<[1,1,3136,142,bf16]> <br> tensor<[68,142,3,3,bf16]> <br> tensor<[1,1,3136,68,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 5, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 426 + d1 * 3 + d2, d3), memory_config: (28968, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 3, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 142 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 68 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,68,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 3, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,3136,124,bf16]> <br> tensor<[128,124,1,1,bf16]> <br> tensor<[1,1,3136,128,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 124 + d1 + d2, d3), memory_config: (15872, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 124 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 128 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,128,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 4, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,784,128,bf16]> <br> tensor<[16,128,3,3,bf16]> <br> tensor<[1,1,784,16,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 384 + d1 * 3 + d2, d3), memory_config: (6144, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 16 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,16,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 1, 'tile<32x32, bf16>', 'dram') | yes | 0.24 | 3.25 |
| ttnn.conv2d | tensor<[1,1,784,144,bf16]> <br> tensor<[28,144,3,3,bf16]> <br> tensor<[1,1,784,28,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 5, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 432 + d1 * 3 + d2, d3), memory_config: (12096, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 144 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 28 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,28,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 1, 'tile<32x32, bf16>', 'dram') | yes | 0.35 | 4.31 |
| ttnn.conv2d | tensor<[1,1,784,28,bf16]> <br> tensor<[16,28,3,3,bf16]> <br> tensor<[1,1,784,16,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 84 + d1 * 3 + d2, d3), memory_config: (1344, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 28 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 16 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,16,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 1, 'tile<32x32, bf16>', 'dram') | yes | 0.01 | 76430609757632662691968905966119813120.00 |
| ttnn.conv2d | tensor<[1,1,784,172,bf16]> <br> tensor<[46,172,3,3,bf16]> <br> tensor<[1,1,784,46,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 6, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 516 + d1 * 3 + d2, d3), memory_config: (23736, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 172 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 46 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,46,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 2, 'tile<32x32, bf16>', 'dram') | yes | 0.62 | 3.62 |
| ttnn.conv2d | tensor<[1,1,784,46,bf16]> <br> tensor<[16,46,3,3,bf16]> <br> tensor<[1,1,784,16,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 2, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 138 + d1 * 3 + d2, d3), memory_config: (2208, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 46 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 16 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,16,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 1, 'tile<32x32, bf16>', 'dram') | yes | 0.31 | 2.06 |
| ttnn.conv2d | tensor<[1,1,784,62,bf16]> <br> tensor<[28,62,3,3,bf16]> <br> tensor<[1,1,784,28,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 2, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 186 + d1 * 3 + d2, d3), memory_config: (5208, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 62 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 28 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,28,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 1, 'tile<32x32, bf16>', 'dram') | yes | 0.05 | 46522979852472055551633247109812060160.00 |
| ttnn.conv2d | tensor<[1,1,784,218,bf16]> <br> tensor<[78,218,3,3,bf16]> <br> tensor<[1,1,784,78,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 7, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 654 + d1 * 3 + d2, d3), memory_config: (51012, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 3, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 218 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 78 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,78,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 3, 'tile<32x32, bf16>', 'dram') | yes | 0.21 | 5.34 |
| ttnn.conv2d | tensor<[1,1,784,78,bf16]> <br> tensor<[16,78,3,3,bf16]> <br> tensor<[1,1,784,16,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 3, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 234 + d1 * 3 + d2, d3), memory_config: (3744, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 78 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 16 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,16,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 1, 'tile<32x32, bf16>', 'dram') | yes | 0.51 | 1.58 |
| ttnn.conv2d | tensor<[1,1,784,94,bf16]> <br> tensor<[28,94,3,3,bf16]> <br> tensor<[1,1,784,28,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 3, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 282 + d1 * 3 + d2, d3), memory_config: (7896, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 94 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 28 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,28,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 1, 'tile<32x32, bf16>', 'dram') | yes | 0.12 | 2.28 |
| ttnn.conv2d | tensor<[1,1,784,122,bf16]> <br> tensor<[46,122,3,3,bf16]> <br> tensor<[1,1,784,46,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 366 + d1 * 3 + d2, d3), memory_config: (16836, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 122 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 46 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,46,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 2, 'tile<32x32, bf16>', 'dram') | yes | 0.31 | 2.28 |
| ttnn.conv2d | tensor<[1,1,784,296,bf16]> <br> tensor<[134,296,3,3,bf16]> <br> tensor<[1,1,784,134,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 10, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 888 + d1 * 3 + d2, d3), memory_config: (118992, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 5, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 296 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 134 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,134,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 5, 'tile<32x32, bf16>', 'dram') | yes | 0.4 | 4.97 |
| ttnn.conv2d | tensor<[1,1,784,262,bf16]> <br> tensor<[256,262,1,1,bf16]> <br> tensor<[1,1,784,256,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 9, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 262 + d1 + d2, d3), memory_config: (67072, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 8, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 262 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 256 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,256,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 8, 'tile<32x32, bf16>', 'dram') | yes | 0.25 | 2.50 |
| ttnn.conv2d | tensor<[1,1,784,256,bf16]> <br> tensor<[20,256,3,3,bf16]> <br> tensor<[1,1,784,20,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 8, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 768 + d1 * 3 + d2, d3), memory_config: (15360, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 20 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,20,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 1, 'tile<32x32, bf16>', 'dram') | yes | 0.25 | 1.84 |
| ttnn.conv2d | tensor<[1,1,784,276,bf16]> <br> tensor<[34,276,3,3,bf16]> <br> tensor<[1,1,784,34,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 9, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 828 + d1 * 3 + d2, d3), memory_config: (28152, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 276 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 34 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,34,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 2, 'tile<32x32, bf16>', 'dram') | yes | 0.25 | 2.25 |
| ttnn.conv2d | tensor<[1,1,784,34,bf16]> <br> tensor<[20,34,3,3,bf16]> <br> tensor<[1,1,784,20,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 2, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 102 + d1 * 3 + d2, d3), memory_config: (2040, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 34 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 20 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,20,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 1, 'tile<32x32, bf16>', 'dram') | yes | 0.38 | 0.93 |
| ttnn.conv2d | tensor<[1,1,784,310,bf16]> <br> tensor<[58,310,3,3,bf16]> <br> tensor<[1,1,784,58,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 10, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 930 + d1 * 3 + d2, d3), memory_config: (53940, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 310 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 58 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,58,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 2, 'tile<32x32, bf16>', 'dram') | yes | 0.34 | 1.91 |
| ttnn.conv2d | tensor<[1,1,784,58,bf16]> <br> tensor<[20,58,3,3,bf16]> <br> tensor<[1,1,784,20,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 2, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 174 + d1 * 3 + d2, d3), memory_config: (3480, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 58 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 20 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,20,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 1, 'tile<32x32, bf16>', 'dram') | yes | 0.17 | 1.38 |
| ttnn.conv2d | tensor<[1,1,784,78,bf16]> <br> tensor<[34,78,3,3,bf16]> <br> tensor<[1,1,784,34,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 3, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 234 + d1 * 3 + d2, d3), memory_config: (7956, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 78 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 34 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,34,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 2, 'tile<32x32, bf16>', 'dram') | yes | 0.48 | 1.18 |
| ttnn.conv2d | tensor<[1,1,784,368,bf16]> <br> tensor<[98,368,3,3,bf16]> <br> tensor<[1,1,784,98,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 12, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1104 + d1 * 3 + d2, d3), memory_config: (108192, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 368 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 98 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,98,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') | yes | 0.26 | 2.33 |
| ttnn.conv2d | tensor<[1,1,784,98,bf16]> <br> tensor<[20,98,3,3,bf16]> <br> tensor<[1,1,784,20,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 294 + d1 * 3 + d2, d3), memory_config: (5880, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 98 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 20 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,20,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 1, 'tile<32x32, bf16>', 'dram') | yes | 0.15 | 0.85 |
| ttnn.conv2d | tensor<[1,1,784,118,bf16]> <br> tensor<[34,118,3,3,bf16]> <br> tensor<[1,1,784,34,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 354 + d1 * 3 + d2, d3), memory_config: (12036, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 118 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 34 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,34,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 2, 'tile<32x32, bf16>', 'dram') | yes | 0.25 | 1.41 |
| ttnn.conv2d | tensor<[1,1,784,152,bf16]> <br> tensor<[58,152,3,3,bf16]> <br> tensor<[1,1,784,58,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 5, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 456 + d1 * 3 + d2, d3), memory_config: (26448, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 152 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 58 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,58,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 2, 'tile<32x32, bf16>', 'dram') | yes | 0.36 | 1.52 |
| ttnn.conv2d | tensor<[1,1,784,466,bf16]> <br> tensor<[168,466,3,3,bf16]> <br> tensor<[1,1,784,168,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 15, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1398 + d1 * 3 + d2, d3), memory_config: (234864, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 6, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 466 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 168 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,168,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 6, 'tile<32x32, bf16>', 'dram') | yes | 0.36 | 3.27 |
| ttnn.conv2d | tensor<[1,1,784,328,bf16]> <br> tensor<[320,328,1,1,bf16]> <br> tensor<[1,1,784,320,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 11, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 328 + d1 + d2, d3), memory_config: (104960, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 10, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 328 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 320 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,320,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 10, 'tile<32x32, bf16>', 'dram') | yes | 0.12 | 2.00 |
| ttnn.conv2d | tensor<[1,1,196,320,bf16]> <br> tensor<[40,320,3,3,bf16]> <br> tensor<[1,1,196,40,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 10, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 960 + d1 * 3 + d2, d3), memory_config: (38400, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 320 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 40 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,40,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 2, 'tile<32x32, bf16>', 'dram') | yes | 0.09 | 1.24 |
| ttnn.conv2d | tensor<[1,1,196,360,bf16]> <br> tensor<[68,360,3,3,bf16]> <br> tensor<[1,1,196,68,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 12, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1080 + d1 * 3 + d2, d3), memory_config: (73440, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 3, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 360 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 68 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,68,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 3, 'tile<32x32, bf16>', 'dram') | yes | 0.18 | 3.66 |
| ttnn.conv2d | tensor<[1,1,196,68,bf16]> <br> tensor<[40,68,3,3,bf16]> <br> tensor<[1,1,196,40,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 3, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 204 + d1 * 3 + d2, d3), memory_config: (8160, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 68 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 40 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,40,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 2, 'tile<32x32, bf16>', 'dram') | yes | 0.28 | 1.45 |
| ttnn.conv2d | tensor<[1,1,196,428,bf16]> <br> tensor<[116,428,3,3,bf16]> <br> tensor<[1,1,196,116,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 14, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1284 + d1 * 3 + d2, d3), memory_config: (148944, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 428 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 116 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,116,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 4, 'tile<32x32, bf16>', 'dram') | yes | 0.01 | 44196830859848452774051584754321457152.00 |
| ttnn.conv2d | tensor<[1,1,196,116,bf16]> <br> tensor<[40,116,3,3,bf16]> <br> tensor<[1,1,196,40,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 348 + d1 * 3 + d2, d3), memory_config: (13920, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 116 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 40 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,40,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 2, 'tile<32x32, bf16>', 'dram') | yes | 0.36 | 2.62 |
| ttnn.conv2d | tensor<[1,1,196,156,bf16]> <br> tensor<[68,156,3,3,bf16]> <br> tensor<[1,1,196,68,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 5, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 468 + d1 * 3 + d2, d3), memory_config: (31824, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 3, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 156 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 68 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,68,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 3, 'tile<32x32, bf16>', 'dram') | yes | 0.37 | 2.45 |
| ttnn.conv2d | tensor<[1,1,196,544,bf16]> <br> tensor<[196,544,3,3,bf16]> <br> tensor<[1,1,196,196,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 17, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1632 + d1 * 3 + d2, d3), memory_config: (319872, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 7, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 544 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 196 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,196,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 7, 'tile<32x32, bf16>', 'dram') | yes | 0.0 | 59815259810321214280671317712615505920.00 |
| ttnn.conv2d | tensor<[1,1,196,196,bf16]> <br> tensor<[40,196,3,3,bf16]> <br> tensor<[1,1,196,40,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 7, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 588 + d1 * 3 + d2, d3), memory_config: (23520, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 196 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 40 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,40,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 2, 'tile<32x32, bf16>', 'dram') | yes | 0.02 | 68787548781869396422772015369507831808.00 |
| ttnn.conv2d | tensor<[1,1,196,236,bf16]> <br> tensor<[68,236,3,3,bf16]> <br> tensor<[1,1,196,68,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 8, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 708 + d1 * 3 + d2, d3), memory_config: (48144, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 3, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 236 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 68 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,68,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 3, 'tile<32x32, bf16>', 'dram') | yes | -0.01 | 70116776777654312295675822429788176384.00 |
| ttnn.conv2d | tensor<[1,1,196,304,bf16]> <br> tensor<[116,304,3,3,bf16]> <br> tensor<[1,1,196,116,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 10, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 912 + d1 * 3 + d2, d3), memory_config: (105792, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 304 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 116 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,116,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 4, 'tile<32x32, bf16>', 'dram') | yes | 0.3 | 2.14 |
| ttnn.conv2d | tensor<[1,1,196,740,bf16]> <br> tensor<[334,740,3,3,bf16]> <br> tensor<[1,1,196,334,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 24, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 2220 + d1 * 3 + d2, d3), memory_config: (741480, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 11, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 740 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 334 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,334,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 11, 'tile<32x32, bf16>', 'dram') | yes | 0.02 | 114978221635395223006179310714249805824.00 |
| ttnn.conv2d | tensor<[1,1,196,654,bf16]> <br> tensor<[640,654,1,1,bf16]> <br> tensor<[1,1,196,640,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 21, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 654 + d1 + d2, d3), memory_config: (418560, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 20, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 654 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 640 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,640,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 20, 'tile<32x32, bf16>', 'dram') | yes | 0.08 | 1.82 |
| ttnn.conv2d | tensor<[1,1,49,640,bf16]> <br> tensor<[160,640,3,3,bf16]> <br> tensor<[1,1,49,160,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 20, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1920 + d1 * 3 + d2, d3), memory_config: (307200, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 5, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 640 : i32 <br> input_height: 7 : i32 <br> input_width: 7 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 160 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,49,160,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 5, 'tile<32x32, bf16>', 'dram') | yes | 0.03 | 95704415696513942849074108340184809472.00 |
| ttnn.conv2d | tensor<[1,1,49,800,bf16]> <br> tensor<[272,800,3,3,bf16]> <br> tensor<[1,1,49,272,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 25, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 2400 + d1 * 3 + d2, d3), memory_config: (652800, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 9, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 800 : i32 <br> input_height: 7 : i32 <br> input_width: 7 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 272 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,49,272,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 9, 'tile<32x32, bf16>', 'dram') | yes | 0.01 | 113648993639610307133275503653969461248.00 |
| ttnn.conv2d | tensor<[1,1,49,272,bf16]> <br> tensor<[160,272,3,3,bf16]> <br> tensor<[1,1,49,160,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 9, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 816 + d1 * 3 + d2, d3), memory_config: (130560, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 5, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 272 : i32 <br> input_height: 7 : i32 <br> input_width: 7 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 160 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,49,160,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 5, 'tile<32x32, bf16>', 'dram') | yes | 0.03 | 72442925770277915073257484785278779392.00 |
| ttnn.conv2d | tensor<[1,1,49,1072,bf16]> <br> tensor<[462,1072,3,3,bf16]> <br> tensor<[1,1,49,462,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 34, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3216 + d1 * 3 + d2, d3), memory_config: (1485792, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 15, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1072 : i32 <br> input_height: 7 : i32 <br> input_width: 7 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 462 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,49,462,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 15, 'tile<32x32, bf16>', 'dram') | yes | -0.01 | 106338239662793269832304564822427566080.00 |
| ttnn.conv2d | tensor<[1,1,49,782,bf16]> <br> tensor<[1024,782,1,1,bf16]> <br> tensor<[1,1,49,1024,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 25, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 782 + d1 + d2, d3), memory_config: (800768, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 32, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 782 : i32 <br> input_height: 7 : i32 <br> input_width: 7 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 1024 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,49,1024,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 32, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,262144,3,bf16]> <br> tensor<[32,3,3,3,bf16]> <br> tensor<[1,1,262144,32,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 262144 + d1 * 512 + d2, d3), memory_config: (8192, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 9 + d1 * 3 + d2, d3), memory_config: (288, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 262144 + d1 * 512 + d2, d3), memory_config: (8192, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 3 : i32 <br> input_height: 512 : i32 <br> input_width: 512 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 32 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,262144,32,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 262144 + d1 * 512 + d2, d3), memory_config: (8192, 1, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.09 |
| ttnn.conv2d | tensor<[1,1,262144,32,bf16]> <br> tensor<[64,32,3,3,bf16]> <br> tensor<[1,1,65536,64,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 262144 + d1 * 512 + d2, d3), memory_config: (8192, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 96 + d1 * 3 + d2, d3), memory_config: (6144, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 65536 + d1 * 256 + d2, d3), memory_config: (2048, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 32 : i32 <br> input_height: 512 : i32 <br> input_width: 512 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,65536,64,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 65536 + d1 * 256 + d2, d3), memory_config: (2048, 2, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.50 |
| ttnn.conv2d | tensor<[1,1,65536,64,bf16]> <br> tensor<[32,64,1,1,bf16]> <br> tensor<[1,1,65536,32,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 65536 + d1 * 256 + d2, d3), memory_config: (2048, 2, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 64 + d1 + d2, d3), memory_config: (2048, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 65536 + d1 * 256 + d2, d3), memory_config: (2048, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 256 : i32 <br> input_width: 256 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 32 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,65536,32,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 65536 + d1 * 256 + d2, d3), memory_config: (2048, 1, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.12 |
| ttnn.conv2d | tensor<[1,1,65536,32,bf16]> <br> tensor<[64,32,3,3,bf16]> <br> tensor<[1,1,65536,64,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 65536 + d1 * 256 + d2, d3), memory_config: (2048, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 96 + d1 * 3 + d2, d3), memory_config: (6144, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 65536 + d1 * 256 + d2, d3), memory_config: (2048, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 32 : i32 <br> input_height: 256 : i32 <br> input_width: 256 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,65536,64,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 65536 + d1 * 256 + d2, d3), memory_config: (2048, 2, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.19 |
| ttnn.conv2d | tensor<[1,1,65536,64,bf16]> <br> tensor<[128,64,3,3,bf16]> <br> tensor<[1,1,16384,128,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 65536 + d1 * 256 + d2, d3), memory_config: (2048, 2, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 192 + d1 * 3 + d2, d3), memory_config: (24576, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 16384 + d1 * 128 + d2, d3), memory_config: (512, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 256 : i32 <br> input_width: 256 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,16384,128,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 16384 + d1 * 128 + d2, d3), memory_config: (512, 4, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.50 |
| ttnn.conv2d | tensor<[1,1,16384,128,bf16]> <br> tensor<[64,128,1,1,bf16]> <br> tensor<[1,1,16384,64,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 16384 + d1 * 128 + d2, d3), memory_config: (512, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 128 + d1 + d2, d3), memory_config: (8192, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 16384 + d1 * 128 + d2, d3), memory_config: (512, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 128 : i32 <br> input_width: 128 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 64 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,16384,64,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 16384 + d1 * 128 + d2, d3), memory_config: (512, 2, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.09 |
| ttnn.conv2d | tensor<[1,1,16384,64,bf16]> <br> tensor<[128,64,3,3,bf16]> <br> tensor<[1,1,16384,128,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 16384 + d1 * 128 + d2, d3), memory_config: (512, 2, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 192 + d1 * 3 + d2, d3), memory_config: (24576, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 16384 + d1 * 128 + d2, d3), memory_config: (512, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 128 : i32 <br> input_width: 128 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,16384,128,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 16384 + d1 * 128 + d2, d3), memory_config: (512, 4, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.38 |
| ttnn.conv2d | tensor<[1,1,16384,128,bf16]> <br> tensor<[256,128,3,3,bf16]> <br> tensor<[1,1,4096,256,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 16384 + d1 * 128 + d2, d3), memory_config: (512, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 384 + d1 * 3 + d2, d3), memory_config: (98304, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 8, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 128 : i32 <br> input_width: 128 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,4096,256,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 8, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.75 |
| ttnn.conv2d | tensor<[1,1,4096,256,bf16]> <br> tensor<[128,256,1,1,bf16]> <br> tensor<[1,1,4096,128,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 8, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 + d2, d3), memory_config: (32768, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 64 : i32 <br> input_width: 64 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 128 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4096,128,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 4, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.09 |
| ttnn.conv2d | tensor<[1,1,4096,128,bf16]> <br> tensor<[256,128,3,3,bf16]> <br> tensor<[1,1,4096,256,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 384 + d1 * 3 + d2, d3), memory_config: (98304, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 8, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 64 : i32 <br> input_width: 64 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4096,256,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 8, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.16 |
| ttnn.conv2d | tensor<[1,1,4096,256,bf16]> <br> tensor<[512,256,3,3,bf16]> <br> tensor<[1,1,1024,512,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 8, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 768 + d1 * 3 + d2, d3), memory_config: (393216, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 16, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 64 : i32 <br> input_width: 64 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 512 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,1024,512,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 16, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.88 |
| ttnn.conv2d | tensor<[1,1,1024,512,bf16]> <br> tensor<[256,512,1,1,bf16]> <br> tensor<[1,1,1024,256,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 16, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 512 + d1 + d2, d3), memory_config: (131072, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 8, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 256 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1024,256,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 8, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.05 |
| ttnn.conv2d | tensor<[1,1,1024,256,bf16]> <br> tensor<[512,256,3,3,bf16]> <br> tensor<[1,1,1024,512,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 8, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 768 + d1 * 3 + d2, d3), memory_config: (393216, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 16, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 512 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1024,512,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 16, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.41 |
| ttnn.conv2d | tensor<[1,1,1024,512,bf16]> <br> tensor<[1024,512,3,3,bf16]> <br> tensor<[1,1,256,1024,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 16, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1536 + d1 * 3 + d2, d3), memory_config: (1572864, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 32, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 1024 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,256,1024,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 32, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 1.00 |
| ttnn.conv2d | tensor<[1,1,256,1024,bf16]> <br> tensor<[512,1024,1,1,bf16]> <br> tensor<[1,1,256,512,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 32, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 + d2, d3), memory_config: (524288, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 16, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1024 : i32 <br> input_height: 16 : i32 <br> input_width: 16 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 512 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,256,512,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 16, 'tile<32x32, bf16>', 'dram') | yes | 0.39 | 4.69 |
| ttnn.conv2d | tensor<[1,1,256,512,bf16]> <br> tensor<[1024,512,3,3,bf16]> <br> tensor<[1,1,256,1024,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 16, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1536 + d1 * 3 + d2, d3), memory_config: (1572864, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 32, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 16 : i32 <br> input_width: 16 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 1024 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,256,1024,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 32, 'tile<32x32, bf16>', 'dram') | yes | 0.54 | 11.69 |
| ttnn.conv2d | tensor<[1,1,256,1024,bf16]> <br> tensor<[255,1024,1,1,bf16]> <br> tensor<[1,1,256,255,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 32, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 + d2, d3), memory_config: (261120, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 8, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1024 : i32 <br> input_height: 16 : i32 <br> input_width: 16 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 255 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,256,255,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 8, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,256,512,bf16]> <br> tensor<[256,512,1,1,bf16]> <br> tensor<[1,1,256,256,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 16, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 512 + d1 + d2, d3), memory_config: (131072, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 8, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 16 : i32 <br> input_width: 16 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 256 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,256,256,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 8, 'tile<32x32, bf16>', 'dram') | yes | 0.39 | 4.16 |
| ttnn.conv2d | tensor<[1,1,1024,768,bf16]> <br> tensor<[256,768,1,1,bf16]> <br> tensor<[1,1,1024,256,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 24, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 768 + d1 + d2, d3), memory_config: (196608, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 8, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 768 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 256 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1024,256,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 8, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.19 |
| ttnn.conv2d | tensor<[1,1,1024,512,bf16]> <br> tensor<[255,512,1,1,bf16]> <br> tensor<[1,1,1024,255,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 16, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 512 + d1 + d2, d3), memory_config: (130560, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 8, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 255 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1024,255,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 8, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,1024,256,bf16]> <br> tensor<[128,256,1,1,bf16]> <br> tensor<[1,1,1024,128,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 8, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 + d2, d3), memory_config: (32768, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 128 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1024,128,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 4, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.03 |
| ttnn.conv2d | tensor<[1,1,4096,384,bf16]> <br> tensor<[128,384,1,1,bf16]> <br> tensor<[1,1,4096,128,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 12, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 384 + d1 + d2, d3), memory_config: (49152, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 384 : i32 <br> input_height: 64 : i32 <br> input_width: 64 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 128 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4096,128,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 4, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.19 |
| ttnn.conv2d | tensor<[1,1,4096,256,bf16]> <br> tensor<[255,256,1,1,bf16]> <br> tensor<[1,1,4096,255,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 8, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 + d2, d3), memory_config: (65280, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 8, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 64 : i32 <br> input_width: 64 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 255 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4096,255,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 8, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,65536,3,bf16]> <br> tensor<[32,3,3,3,bf16]> <br> tensor<[1,1,65536,32,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 65536 + d1 * 256 + d2, d3), memory_config: (2048, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 9 + d1 * 3 + d2, d3), memory_config: (288, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 65536 + d1 * 256 + d2, d3), memory_config: (2048, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 3 : i32 <br> input_height: 256 : i32 <br> input_width: 256 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 32 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,65536,32,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 65536 + d1 * 256 + d2, d3), memory_config: (2048, 1, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.02 |
| ttnn.conv2d | tensor<[1,1,65536,32,bf16]> <br> tensor<[32,32,3,3,bf16]> <br> tensor<[1,1,65536,32,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 65536 + d1 * 256 + d2, d3), memory_config: (2048, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 96 + d1 * 3 + d2, d3), memory_config: (3072, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 65536 + d1 * 256 + d2, d3), memory_config: (2048, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 32 : i32 <br> input_height: 256 : i32 <br> input_width: 256 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 32 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,65536,32,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 65536 + d1 * 256 + d2, d3), memory_config: (2048, 1, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.02 |
| ttnn.conv2d | tensor<[1,1,16384,32,bf16]> <br> tensor<[64,32,3,3,bf16]> <br> tensor<[1,1,16384,64,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 16384 + d1 * 128 + d2, d3), memory_config: (512, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 96 + d1 * 3 + d2, d3), memory_config: (6144, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 16384 + d1 * 128 + d2, d3), memory_config: (512, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 32 : i32 <br> input_height: 128 : i32 <br> input_width: 128 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,16384,64,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 16384 + d1 * 128 + d2, d3), memory_config: (512, 2, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.02 |
| ttnn.conv2d | tensor<[1,1,16384,64,bf16]> <br> tensor<[64,64,3,3,bf16]> <br> tensor<[1,1,16384,64,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 16384 + d1 * 128 + d2, d3), memory_config: (512, 2, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 192 + d1 * 3 + d2, d3), memory_config: (12288, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 16384 + d1 * 128 + d2, d3), memory_config: (512, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 128 : i32 <br> input_width: 128 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,16384,64,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 16384 + d1 * 128 + d2, d3), memory_config: (512, 2, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.02 |
| ttnn.conv2d | tensor<[1,1,4096,64,bf16]> <br> tensor<[128,64,3,3,bf16]> <br> tensor<[1,1,4096,128,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 2, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 192 + d1 * 3 + d2, d3), memory_config: (24576, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 64 : i32 <br> input_width: 64 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4096,128,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 4, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.02 |
| ttnn.conv2d | tensor<[1,1,4096,128,bf16]> <br> tensor<[128,128,3,3,bf16]> <br> tensor<[1,1,4096,128,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 384 + d1 * 3 + d2, d3), memory_config: (49152, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 64 : i32 <br> input_width: 64 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4096,128,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 4, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.04 |
| ttnn.conv2d | tensor<[1,1,1024,128,bf16]> <br> tensor<[256,128,3,3,bf16]> <br> tensor<[1,1,1024,256,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 384 + d1 * 3 + d2, d3), memory_config: (98304, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 8, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1024,256,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 8, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.04 |
| ttnn.conv2d | tensor<[1,1,1024,256,bf16]> <br> tensor<[256,256,3,3,bf16]> <br> tensor<[1,1,1024,256,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 8, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 768 + d1 * 3 + d2, d3), memory_config: (196608, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 8, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1024,256,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 8, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.07 |
| ttnn.conv2d | tensor<[1,1,256,256,bf16]> <br> tensor<[512,256,3,3,bf16]> <br> tensor<[1,1,256,512,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 8, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 768 + d1 * 3 + d2, d3), memory_config: (393216, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 16, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 16 : i32 <br> input_width: 16 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 512 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,256,512,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 16, 'tile<32x32, bf16>', 'dram') | yes | 0.82 | 2.42 |
| ttnn.conv2d | tensor<[1,1,256,512,bf16]> <br> tensor<[512,512,3,3,bf16]> <br> tensor<[1,1,256,512,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 16, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1536 + d1 * 3 + d2, d3), memory_config: (786432, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 16, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 16 : i32 <br> input_width: 16 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 512 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,256,512,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 16, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,1024,512,bf16]> <br> tensor<[256,512,3,3,bf16]> <br> tensor<[1,1,1024,256,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 16, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1536 + d1 * 3 + d2, d3), memory_config: (393216, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 8, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1024,256,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 8, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.33 |
| ttnn.conv2d | tensor<[1,1,4096,256,bf16]> <br> tensor<[128,256,3,3,bf16]> <br> tensor<[1,1,4096,128,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 8, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 768 + d1 * 3 + d2, d3), memory_config: (98304, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 64 : i32 <br> input_width: 64 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4096,128,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 4, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.08 |
| ttnn.conv2d | tensor<[1,1,16384,128,bf16]> <br> tensor<[64,128,3,3,bf16]> <br> tensor<[1,1,16384,64,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 16384 + d1 * 128 + d2, d3), memory_config: (512, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 384 + d1 * 3 + d2, d3), memory_config: (24576, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 16384 + d1 * 128 + d2, d3), memory_config: (512, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 128 : i32 <br> input_width: 128 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,16384,64,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 16384 + d1 * 128 + d2, d3), memory_config: (512, 2, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.04 |
| ttnn.conv2d | tensor<[1,1,65536,64,bf16]> <br> tensor<[32,64,3,3,bf16]> <br> tensor<[1,1,65536,32,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 65536 + d1 * 256 + d2, d3), memory_config: (2048, 2, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 192 + d1 * 3 + d2, d3), memory_config: (6144, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 65536 + d1 * 256 + d2, d3), memory_config: (2048, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 256 : i32 <br> input_width: 256 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 32 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,65536,32,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 65536 + d1 * 256 + d2, d3), memory_config: (2048, 1, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.06 |
| ttnn.conv2d | tensor<[1,1,65536,32,bf16]> <br> tensor<[1,32,1,1,bf16]> <br> tensor<[1,1,65536,1,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 65536 + d1 * 256 + d2, d3), memory_config: (2048, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 32 + d1 + d2, d3), memory_config: (32, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 65536 + d1 * 256 + d2, d3), memory_config: (2048, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 32 : i32 <br> input_height: 256 : i32 <br> input_width: 256 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 1 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,65536,1,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 65536 + d1 * 256 + d2, d3), memory_config: (2048, 1, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,784,1,bf16]> <br> tensor<[16,1,3,3,bf16]> <br> tensor<[1,1,784,16,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (48, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 16 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,16,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 1, 'tile<32x32, bf16>', 'dram') | yes | 0.37 | 4.44 |
| ttnn.conv2d | tensor<[1,1,196,16,bf16]> <br> tensor<[4,16,3,3,bf16]> <br> tensor<[1,1,196,4,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 48 + d1 * 3 + d2, d3), memory_config: (192, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 16 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 4 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,4,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 1, 'tile<32x32, bf16>', 'dram') | yes | 0.28 | 1.41 |
| ttnn.conv2d | tensor<[1,1,256,512,bf16]> <br> tensor<[512,512,3,3,bf16]> <br> tensor<[1,1,256,512,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 16, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1536 + d1 * 3 + d2, d3), memory_config: (786432, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 16, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 16 : i32 <br> input_width: 16 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 512 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,256,512,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 16, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,65536,32,bf16]> <br> tensor<[1,32,1,1,bf16]> <br> tensor<[1,1,65536,1,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 65536 + d1 * 256 + d2, d3), memory_config: (2048, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 32 + d1 + d2, d3), memory_config: (32, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 65536 + d1 * 256 + d2, d3), memory_config: (2048, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 32 : i32 <br> input_height: 256 : i32 <br> input_width: 256 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 1 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,65536,1,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 65536 + d1 * 256 + d2, d3), memory_config: (2048, 1, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,50176,3,bf16]> <br> tensor<[64,3,3,3,bf16]> <br> tensor<[1,1,50176,64,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 50176 + d1 * 224 + d2, d3), memory_config: (1568, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 9 + d1 * 3 + d2, d3), memory_config: (576, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 50176 + d1 * 224 + d2, d3), memory_config: (1568, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 3 : i32 <br> input_height: 224 : i32 <br> input_width: 224 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,50176,64,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 50176 + d1 * 224 + d2, d3), memory_config: (1568, 2, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.03 |
| ttnn.conv2d | tensor<[1,1,50176,64,bf16]> <br> tensor<[64,64,3,3,bf16]> <br> tensor<[1,1,50176,64,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 50176 + d1 * 224 + d2, d3), memory_config: (1568, 2, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 192 + d1 * 3 + d2, d3), memory_config: (12288, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 50176 + d1 * 224 + d2, d3), memory_config: (1568, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 224 : i32 <br> input_width: 224 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,50176,64,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 50176 + d1 * 224 + d2, d3), memory_config: (1568, 2, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.02 |
| ttnn.conv2d | tensor<[1,1,12544,64,bf16]> <br> tensor<[128,64,3,3,bf16]> <br> tensor<[1,1,12544,128,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 12544 + d1 * 112 + d2, d3), memory_config: (392, 2, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 192 + d1 * 3 + d2, d3), memory_config: (24576, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 12544 + d1 * 112 + d2, d3), memory_config: (392, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 112 : i32 <br> input_width: 112 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,12544,128,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 12544 + d1 * 112 + d2, d3), memory_config: (392, 4, 'tile<32x32, bf16>', 'dram') | yes | 0.89 | 0.24 |
| ttnn.conv2d | tensor<[1,1,12544,128,bf16]> <br> tensor<[128,128,3,3,bf16]> <br> tensor<[1,1,12544,128,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 12544 + d1 * 112 + d2, d3), memory_config: (392, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 384 + d1 * 3 + d2, d3), memory_config: (49152, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 12544 + d1 * 112 + d2, d3), memory_config: (392, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 112 : i32 <br> input_width: 112 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,12544,128,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 12544 + d1 * 112 + d2, d3), memory_config: (392, 4, 'tile<32x32, bf16>', 'dram') | yes | 0.88 | 0.13 |
| ttnn.conv2d | tensor<[1,1,3136,128,bf16]> <br> tensor<[256,128,3,3,bf16]> <br> tensor<[1,1,3136,256,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 384 + d1 * 3 + d2, d3), memory_config: (98304, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 8, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,256,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 8, 'tile<32x32, bf16>', 'dram') | yes | 0.18 | 0.49 |
| ttnn.conv2d | tensor<[1,1,3136,256,bf16]> <br> tensor<[256,256,3,3,bf16]> <br> tensor<[1,1,3136,256,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 8, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 768 + d1 * 3 + d2, d3), memory_config: (196608, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 8, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,256,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 8, 'tile<32x32, bf16>', 'dram') | yes | 0.33 | 0.05 |
| ttnn.conv2d | tensor<[1,1,784,256,bf16]> <br> tensor<[512,256,3,3,bf16]> <br> tensor<[1,1,784,512,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 8, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 768 + d1 * 3 + d2, d3), memory_config: (393216, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 16, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 512 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,512,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 16, 'tile<32x32, bf16>', 'dram') | yes | 0.11 | 0.53 |
| ttnn.conv2d | tensor<[1,1,784,512,bf16]> <br> tensor<[512,512,3,3,bf16]> <br> tensor<[1,1,784,512,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 16, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1536 + d1 * 3 + d2, d3), memory_config: (786432, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 16, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 512 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,512,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 16, 'tile<32x32, bf16>', 'dram') | yes | 0.11 | 0.02 |
| ttnn.conv2d | tensor<[1,1,196,512,bf16]> <br> tensor<[1024,512,3,3,bf16]> <br> tensor<[1,1,196,1024,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 16, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1536 + d1 * 3 + d2, d3), memory_config: (1572864, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 32, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 1024 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,1024,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 32, 'tile<32x32, bf16>', 'dram') | yes | 0.15 | 0.46 |
| ttnn.conv2d | tensor<[1,1,196,1024,bf16]> <br> tensor<[1024,1024,3,3,bf16]> <br> tensor<[1,1,196,1024,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 32, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3072 + d1 * 3 + d2, d3), memory_config: (3145728, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 32, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1024 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 1024 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,1024,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 32, 'tile<32x32, bf16>', 'dram') | yes | 0.02 | 17446117444677020831862467666179522560.00 |
| ttnn.conv2d | tensor<[1,1,784,1024,bf16]> <br> tensor<[512,1024,3,3,bf16]> <br> tensor<[1,1,784,512,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 32, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3072 + d1 * 3 + d2, d3), memory_config: (1572864, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 16, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1024 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 512 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,512,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 16, 'tile<32x32, bf16>', 'dram') | yes | -0.01 | 0.04 |
| ttnn.conv2d | tensor<[1,1,3136,512,bf16]> <br> tensor<[256,512,3,3,bf16]> <br> tensor<[1,1,3136,256,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 16, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1536 + d1 * 3 + d2, d3), memory_config: (393216, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 8, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,256,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 8, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,12544,256,bf16]> <br> tensor<[128,256,3,3,bf16]> <br> tensor<[1,1,12544,128,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 12544 + d1 * 112 + d2, d3), memory_config: (392, 8, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 768 + d1 * 3 + d2, d3), memory_config: (98304, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 12544 + d1 * 112 + d2, d3), memory_config: (392, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 112 : i32 <br> input_width: 112 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,12544,128,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 12544 + d1 * 112 + d2, d3), memory_config: (392, 4, 'tile<32x32, bf16>', 'dram') | yes | 0.88 | 0.06 |
| ttnn.conv2d | tensor<[1,1,50176,128,bf16]> <br> tensor<[64,128,3,3,bf16]> <br> tensor<[1,1,50176,64,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 50176 + d1 * 224 + d2, d3), memory_config: (1568, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 384 + d1 * 3 + d2, d3), memory_config: (24576, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 50176 + d1 * 224 + d2, d3), memory_config: (1568, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 224 : i32 <br> input_width: 224 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,50176,64,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 50176 + d1 * 224 + d2, d3), memory_config: (1568, 2, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.01 |
| ttnn.conv2d | tensor<[1,1,50176,64,bf16]> <br> tensor<[1,64,1,1,bf16]> <br> tensor<[1,1,50176,1,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 50176 + d1 * 224 + d2, d3), memory_config: (1568, 2, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 64 + d1 + d2, d3), memory_config: (64, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 50176 + d1 * 224 + d2, d3), memory_config: (1568, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 224 : i32 <br> input_width: 224 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 1 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,50176,1,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 50176 + d1 * 224 + d2, d3), memory_config: (1568, 1, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,307200,3,bf16]> <br> tensor<[64,3,7,7,bf16]> <br> tensor<[1,1,19200,64,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 307200 + d1 * 640 + d2, d3), memory_config: (9600, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 21 + d1 * 7 + d2, d3), memory_config: (1344, 7, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 19200 + d1 * 160 + d2, d3), memory_config: (600, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 3 : i32 <br> input_height: 480 : i32 <br> input_width: 640 : i32 <br> kernel_height: 7 : i32 <br> kernel_width: 7 : i32 <br> out_channels: 64 : i32 <br> padding_height: 3 : i32 <br> padding_width: 3 : i32 <br> stride_height: 4 : i32 <br> stride_width: 4 : i32 | tensor<[1,1,19200,64,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 19200 + d1 * 160 + d2, d3), memory_config: (600, 2, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.12 |
| ttnn.conv2d | tensor<[1,1,19200,64,bf16]> <br> tensor<[64,64,8,8,bf16]> <br> tensor<[1,1,300,64,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 19200 + d1 * 160 + d2, d3), memory_config: (600, 2, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 512 + d1 * 8 + d2, d3), memory_config: (32768, 8, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 300 + d1 * 20 + d2, d3), memory_config: (10, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 120 : i32 <br> input_width: 160 : i32 <br> kernel_height: 8 : i32 <br> kernel_width: 8 : i32 <br> out_channels: 64 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 8 : i32 <br> stride_width: 8 : i32 | tensor<[1,1,300,64,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 300 + d1 * 20 + d2, d3), memory_config: (10, 2, 'tile<32x32, bf16>', 'dram') | yes | 0.15 | 122.50 |
| ttnn.conv2d | tensor<[1,1,19200,256,bf16]> <br> tensor<[256,1,3,3,bf16]> <br> tensor<[1,1,19200,256,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 19200 + d1 * 160 + d2, d3), memory_config: (600, 8, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (768, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 19200 + d1 * 160 + d2, d3), memory_config: (600, 8, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 256 : i32 <br> in_channels: 256 : i32 <br> input_height: 120 : i32 <br> input_width: 160 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,19200,256,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 19200 + d1 * 160 + d2, d3), memory_config: (600, 8, 'tile<32x32, bf16>', 'dram') | yes | 0.32 | 20.25 |
| ttnn.conv2d | tensor<[1,1,19200,64,bf16]> <br> tensor<[128,64,3,3,bf16]> <br> tensor<[1,1,4800,128,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 19200 + d1 * 160 + d2, d3), memory_config: (600, 2, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 192 + d1 * 3 + d2, d3), memory_config: (24576, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4800 + d1 * 80 + d2, d3), memory_config: (150, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 120 : i32 <br> input_width: 160 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,4800,128,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4800 + d1 * 80 + d2, d3), memory_config: (150, 4, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.12 |
| ttnn.conv2d | tensor<[1,1,4800,128,bf16]> <br> tensor<[128,128,4,4,bf16]> <br> tensor<[1,1,300,128,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4800 + d1 * 80 + d2, d3), memory_config: (150, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 512 + d1 * 4 + d2, d3), memory_config: (65536, 4, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 300 + d1 * 20 + d2, d3), memory_config: (10, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 60 : i32 <br> input_width: 80 : i32 <br> kernel_height: 4 : i32 <br> kernel_width: 4 : i32 <br> out_channels: 128 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 4 : i32 <br> stride_width: 4 : i32 | tensor<[1,1,300,128,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 300 + d1 * 20 + d2, d3), memory_config: (10, 4, 'tile<32x32, bf16>', 'dram') | yes | 0.18 | 51.25 |
| ttnn.conv2d | tensor<[1,1,4800,512,bf16]> <br> tensor<[512,1,3,3,bf16]> <br> tensor<[1,1,4800,512,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4800 + d1 * 80 + d2, d3), memory_config: (150, 16, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (1536, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4800 + d1 * 80 + d2, d3), memory_config: (150, 16, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 512 : i32 <br> in_channels: 512 : i32 <br> input_height: 60 : i32 <br> input_width: 80 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 512 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4800,512,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4800 + d1 * 80 + d2, d3), memory_config: (150, 16, 'tile<32x32, bf16>', 'dram') | yes | 0.25 | 9.50 |
| ttnn.conv2d | tensor<[1,1,4800,128,bf16]> <br> tensor<[320,128,3,3,bf16]> <br> tensor<[1,1,1200,320,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4800 + d1 * 80 + d2, d3), memory_config: (150, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 384 + d1 * 3 + d2, d3), memory_config: (122880, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1200 + d1 * 40 + d2, d3), memory_config: (38, 10, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 60 : i32 <br> input_width: 80 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 320 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,1200,320,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1200 + d1 * 40 + d2, d3), memory_config: (38, 10, 'tile<32x32, bf16>', 'dram') | yes | 0.86 | 87.50 |
| ttnn.conv2d | tensor<[1,1,1200,320,bf16]> <br> tensor<[320,320,2,2,bf16]> <br> tensor<[1,1,300,320,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1200 + d1 * 40 + d2, d3), memory_config: (38, 10, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 640 + d1 * 2 + d2, d3), memory_config: (204800, 2, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 300 + d1 * 20 + d2, d3), memory_config: (10, 10, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 320 : i32 <br> input_height: 30 : i32 <br> input_width: 40 : i32 <br> kernel_height: 2 : i32 <br> kernel_width: 2 : i32 <br> out_channels: 320 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,300,320,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 300 + d1 * 20 + d2, d3), memory_config: (10, 10, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,1200,1280,bf16]> <br> tensor<[1280,1,3,3,bf16]> <br> tensor<[1,1,1200,1280,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1200 + d1 * 40 + d2, d3), memory_config: (38, 40, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (3840, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1200 + d1 * 40 + d2, d3), memory_config: (38, 40, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1280 : i32 <br> in_channels: 1280 : i32 <br> input_height: 30 : i32 <br> input_width: 40 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 1280 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1200,1280,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1200 + d1 * 40 + d2, d3), memory_config: (38, 40, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,1200,320,bf16]> <br> tensor<[512,320,3,3,bf16]> <br> tensor<[1,1,300,512,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1200 + d1 * 40 + d2, d3), memory_config: (38, 10, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 960 + d1 * 3 + d2, d3), memory_config: (491520, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 300 + d1 * 20 + d2, d3), memory_config: (10, 16, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 320 : i32 <br> input_height: 30 : i32 <br> input_width: 40 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 512 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,300,512,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 300 + d1 * 20 + d2, d3), memory_config: (10, 16, 'tile<32x32, bf16>', 'dram') | yes | -0.0 | Inf |
| ttnn.conv2d | tensor<[1,1,300,2048,bf16]> <br> tensor<[2048,1,3,3,bf16]> <br> tensor<[1,1,300,2048,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 300 + d1 * 20 + d2, d3), memory_config: (10, 64, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (6144, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 300 + d1 * 20 + d2, d3), memory_config: (10, 64, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 2048 : i32 <br> in_channels: 2048 : i32 <br> input_height: 15 : i32 <br> input_width: 20 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 2048 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,300,2048,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 300 + d1 * 20 + d2, d3), memory_config: (10, 64, 'tile<32x32, bf16>', 'dram') | yes | -0.0 | 83076749736557242056487941267521536000.00 |
| ttnn.conv2d | tensor<[1,1,300,512,bf16]> <br> tensor<[64,512,1,1,bf16]> <br> tensor<[1,1,300,64,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 300 + d1 * 20 + d2, d3), memory_config: (10, 16, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 512 + d1 + d2, d3), memory_config: (32768, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 300 + d1 * 20 + d2, d3), memory_config: (10, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 15 : i32 <br> input_width: 20 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 64 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,300,64,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 300 + d1 * 20 + d2, d3), memory_config: (10, 2, 'tile<32x32, bf16>', 'dram') | yes | 0.08 | 13.62 |
| ttnn.conv2d | tensor<[1,1,1200,320,bf16]> <br> tensor<[64,320,1,1,bf16]> <br> tensor<[1,1,1200,64,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1200 + d1 * 40 + d2, d3), memory_config: (38, 10, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 320 + d1 + d2, d3), memory_config: (20480, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1200 + d1 * 40 + d2, d3), memory_config: (38, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 320 : i32 <br> input_height: 30 : i32 <br> input_width: 40 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 64 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1200,64,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1200 + d1 * 40 + d2, d3), memory_config: (38, 2, 'tile<32x32, bf16>', 'dram') | yes | 0.07 | 5.81 |
| ttnn.conv2d | tensor<[1,1,1200,128,bf16]> <br> tensor<[64,128,3,3,bf16]> <br> tensor<[1,1,1200,64,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1200 + d1 * 40 + d2, d3), memory_config: (38, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 384 + d1 * 3 + d2, d3), memory_config: (24576, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1200 + d1 * 40 + d2, d3), memory_config: (38, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 30 : i32 <br> input_width: 40 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1200,64,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1200 + d1 * 40 + d2, d3), memory_config: (38, 2, 'tile<32x32, bf16>', 'dram') | yes | -0.33 | 22.00 |
| ttnn.conv2d | tensor<[1,1,1200,64,bf16]> <br> tensor<[32,64,3,3,bf16]> <br> tensor<[1,1,1200,32,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1200 + d1 * 40 + d2, d3), memory_config: (38, 2, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 192 + d1 * 3 + d2, d3), memory_config: (6144, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1200 + d1 * 40 + d2, d3), memory_config: (38, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 30 : i32 <br> input_width: 40 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 32 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1200,32,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1200 + d1 * 40 + d2, d3), memory_config: (38, 1, 'tile<32x32, bf16>', 'dram') | yes | -0.0 | 49181435844041887297440861230372749312.00 |
| ttnn.conv2d | tensor<[1,1,1200,32,bf16]> <br> tensor<[2,32,3,3,bf16]> <br> tensor<[1,1,1200,2,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1200 + d1 * 40 + d2, d3), memory_config: (38, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 96 + d1 * 3 + d2, d3), memory_config: (192, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1200 + d1 * 40 + d2, d3), memory_config: (38, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 32 : i32 <br> input_height: 30 : i32 <br> input_width: 40 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 2 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1200,2,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1200 + d1 * 40 + d2, d3), memory_config: (38, 1, 'tile<32x32, bf16>', 'dram') | yes | 0.17 | 62806022800837274994704883598246281216.00 |
| ttnn.conv2d | tensor<[1,1,4800,128,bf16]> <br> tensor<[64,128,1,1,bf16]> <br> tensor<[1,1,4800,64,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4800 + d1 * 80 + d2, d3), memory_config: (150, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 128 + d1 + d2, d3), memory_config: (8192, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4800 + d1 * 80 + d2, d3), memory_config: (150, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 60 : i32 <br> input_width: 80 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 64 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4800,64,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4800 + d1 * 80 + d2, d3), memory_config: (150, 2, 'tile<32x32, bf16>', 'dram') | yes | 0.39 | 2.67 |
| ttnn.conv2d | tensor<[1,1,4800,128,bf16]> <br> tensor<[64,128,3,3,bf16]> <br> tensor<[1,1,4800,64,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4800 + d1 * 80 + d2, d3), memory_config: (150, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 384 + d1 * 3 + d2, d3), memory_config: (24576, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4800 + d1 * 80 + d2, d3), memory_config: (150, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 60 : i32 <br> input_width: 80 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4800,64,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4800 + d1 * 80 + d2, d3), memory_config: (150, 2, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,4800,64,bf16]> <br> tensor<[32,64,3,3,bf16]> <br> tensor<[1,1,4800,32,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4800 + d1 * 80 + d2, d3), memory_config: (150, 2, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 192 + d1 * 3 + d2, d3), memory_config: (6144, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4800 + d1 * 80 + d2, d3), memory_config: (150, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 60 : i32 <br> input_width: 80 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 32 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4800,32,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4800 + d1 * 80 + d2, d3), memory_config: (150, 1, 'tile<32x32, bf16>', 'dram') | yes | 0.64 | 8.25 |
| ttnn.conv2d | tensor<[1,1,4800,32,bf16]> <br> tensor<[2,32,3,3,bf16]> <br> tensor<[1,1,4800,2,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4800 + d1 * 80 + d2, d3), memory_config: (150, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 96 + d1 * 3 + d2, d3), memory_config: (192, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4800 + d1 * 80 + d2, d3), memory_config: (150, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 32 : i32 <br> input_height: 60 : i32 <br> input_width: 80 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 2 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4800,2,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4800 + d1 * 80 + d2, d3), memory_config: (150, 1, 'tile<32x32, bf16>', 'dram') | yes | 0.84 | 3.55 |
| ttnn.conv2d | tensor<[1,1,19200,128,bf16]> <br> tensor<[64,128,3,3,bf16]> <br> tensor<[1,1,19200,64,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 19200 + d1 * 160 + d2, d3), memory_config: (600, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 384 + d1 * 3 + d2, d3), memory_config: (24576, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 19200 + d1 * 160 + d2, d3), memory_config: (600, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 120 : i32 <br> input_width: 160 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,19200,64,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 19200 + d1 * 160 + d2, d3), memory_config: (600, 2, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.38 |
| ttnn.conv2d | tensor<[1,1,19200,64,bf16]> <br> tensor<[32,64,3,3,bf16]> <br> tensor<[1,1,19200,32,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 19200 + d1 * 160 + d2, d3), memory_config: (600, 2, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 192 + d1 * 3 + d2, d3), memory_config: (6144, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 19200 + d1 * 160 + d2, d3), memory_config: (600, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 120 : i32 <br> input_width: 160 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 32 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,19200,32,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 19200 + d1 * 160 + d2, d3), memory_config: (600, 1, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.31 |
| ttnn.conv2d | tensor<[1,1,19200,32,bf16]> <br> tensor<[2,32,3,3,bf16]> <br> tensor<[1,1,19200,2,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 19200 + d1 * 160 + d2, d3), memory_config: (600, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 96 + d1 * 3 + d2, d3), memory_config: (192, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 19200 + d1 * 160 + d2, d3), memory_config: (600, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 32 : i32 <br> input_height: 120 : i32 <br> input_width: 160 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 2 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,19200,2,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 19200 + d1 * 160 + d2, d3), memory_config: (600, 1, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.06 |
| ttnn.conv2d | tensor<[1,1,307200,64,bf16]> <br> tensor<[64,64,3,3,bf16]> <br> tensor<[1,1,307200,64,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 307200 + d1 * 640 + d2, d3), memory_config: (9600, 2, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 192 + d1 * 3 + d2, d3), memory_config: (12288, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 307200 + d1 * 640 + d2, d3), memory_config: (9600, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 480 : i32 <br> input_width: 640 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,307200,64,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 307200 + d1 * 640 + d2, d3), memory_config: (9600, 2, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,307200,64,bf16]> <br> tensor<[1,64,3,3,bf16]> <br> tensor<[1,1,307200,1,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 307200 + d1 * 640 + d2, d3), memory_config: (9600, 2, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 192 + d1 * 3 + d2, d3), memory_config: (192, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 307200 + d1 * 640 + d2, d3), memory_config: (9600, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 480 : i32 <br> input_width: 640 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 1 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,307200,1,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 307200 + d1 * 640 + d2, d3), memory_config: (9600, 1, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,50176,3,bf16]> <br> tensor<[768,3,16,16,bf16]> <br> tensor<[1,1,196,768,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 50176 + d1 * 224 + d2, d3), memory_config: (1568, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 48 + d1 * 16 + d2, d3), memory_config: (36864, 16, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 24, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 3 : i32 <br> input_height: 224 : i32 <br> input_width: 224 : i32 <br> kernel_height: 16 : i32 <br> kernel_width: 16 : i32 <br> out_channels: 768 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 16 : i32 <br> stride_width: 16 : i32 | tensor<[1,1,196,768,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 24, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,262144,3,bf16]> <br> tensor<[32,3,7,7,bf16]> <br> tensor<[1,1,16384,32,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 262144 + d1 * 512 + d2, d3), memory_config: (8192, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 21 + d1 * 7 + d2, d3), memory_config: (672, 7, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 16384 + d1 * 128 + d2, d3), memory_config: (512, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 3 : i32 <br> input_height: 512 : i32 <br> input_width: 512 : i32 <br> kernel_height: 7 : i32 <br> kernel_width: 7 : i32 <br> out_channels: 32 : i32 <br> padding_height: 3 : i32 <br> padding_width: 3 : i32 <br> stride_height: 4 : i32 <br> stride_width: 4 : i32 | tensor<[1,1,16384,32,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 16384 + d1 * 128 + d2, d3), memory_config: (512, 1, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.11 |
| ttnn.conv2d | tensor<[1,1,16384,32,bf16]> <br> tensor<[32,32,8,8,bf16]> <br> tensor<[1,1,256,32,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 16384 + d1 * 128 + d2, d3), memory_config: (512, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 8 + d2, d3), memory_config: (8192, 8, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 32 : i32 <br> input_height: 128 : i32 <br> input_width: 128 : i32 <br> kernel_height: 8 : i32 <br> kernel_width: 8 : i32 <br> out_channels: 32 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 8 : i32 <br> stride_width: 8 : i32 | tensor<[1,1,256,32,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 1, 'tile<32x32, bf16>', 'dram') | yes | 0.25 | 69.50 |
| ttnn.conv2d | tensor<[1,1,16384,128,bf16]> <br> tensor<[128,1,3,3,bf16]> <br> tensor<[1,1,16384,128,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 16384 + d1 * 128 + d2, d3), memory_config: (512, 4, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (384, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 16384 + d1 * 128 + d2, d3), memory_config: (512, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 128 : i32 <br> in_channels: 128 : i32 <br> input_height: 128 : i32 <br> input_width: 128 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,16384,128,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 16384 + d1 * 128 + d2, d3), memory_config: (512, 4, 'tile<32x32, bf16>', 'dram') | yes | 0.15 | 16.50 |
| ttnn.conv2d | tensor<[1,1,16384,32,bf16]> <br> tensor<[64,32,3,3,bf16]> <br> tensor<[1,1,4096,64,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 16384 + d1 * 128 + d2, d3), memory_config: (512, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 96 + d1 * 3 + d2, d3), memory_config: (6144, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 32 : i32 <br> input_height: 128 : i32 <br> input_width: 128 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,4096,64,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 2, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.05 |
| ttnn.conv2d | tensor<[1,1,4096,64,bf16]> <br> tensor<[64,64,4,4,bf16]> <br> tensor<[1,1,256,64,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 2, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 4 + d2, d3), memory_config: (16384, 4, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 64 : i32 <br> input_width: 64 : i32 <br> kernel_height: 4 : i32 <br> kernel_width: 4 : i32 <br> out_channels: 64 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 4 : i32 <br> stride_width: 4 : i32 | tensor<[1,1,256,64,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 2, 'tile<32x32, bf16>', 'dram') | yes | 0.17 | 32.75 |
| ttnn.conv2d | tensor<[1,1,4096,256,bf16]> <br> tensor<[256,1,3,3,bf16]> <br> tensor<[1,1,4096,256,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 8, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (768, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 8, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 256 : i32 <br> in_channels: 256 : i32 <br> input_height: 64 : i32 <br> input_width: 64 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,4096,256,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 8, 'tile<32x32, bf16>', 'dram') | yes | 0.18 | 12.62 |
| ttnn.conv2d | tensor<[1,1,4096,64,bf16]> <br> tensor<[160,64,3,3,bf16]> <br> tensor<[1,1,1024,160,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 4096 + d1 * 64 + d2, d3), memory_config: (128, 2, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 192 + d1 * 3 + d2, d3), memory_config: (30720, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 5, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 64 : i32 <br> input_width: 64 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 160 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,1024,160,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 5, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.12 |
| ttnn.conv2d | tensor<[1,1,1024,160,bf16]> <br> tensor<[160,160,2,2,bf16]> <br> tensor<[1,1,256,160,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 5, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 320 + d1 * 2 + d2, d3), memory_config: (51200, 2, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 5, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 160 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 2 : i32 <br> kernel_width: 2 : i32 <br> out_channels: 160 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,256,160,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 5, 'tile<32x32, bf16>', 'dram') | yes | 0.1 | 16.75 |
| ttnn.conv2d | tensor<[1,1,1024,640,bf16]> <br> tensor<[640,1,3,3,bf16]> <br> tensor<[1,1,1024,640,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 20, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (1920, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 20, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 640 : i32 <br> in_channels: 640 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 640 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,1024,640,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 20, 'tile<32x32, bf16>', 'dram') | yes | 0.08 | 29.75 |
| ttnn.conv2d | tensor<[1,1,1024,160,bf16]> <br> tensor<[256,160,3,3,bf16]> <br> tensor<[1,1,256,256,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 * 32 + d2, d3), memory_config: (32, 5, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 480 + d1 * 3 + d2, d3), memory_config: (122880, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 8, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 160 : i32 <br> input_height: 32 : i32 <br> input_width: 32 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,256,256,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 8, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 1.00 |
| ttnn.conv2d | tensor<[1,1,256,1024,bf16]> <br> tensor<[1024,1,3,3,bf16]> <br> tensor<[1,1,256,1024,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 32, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (3072, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 32, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1024 : i32 <br> in_channels: 1024 : i32 <br> input_height: 16 : i32 <br> input_width: 16 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 1024 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,256,1024,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 * 16 + d2, d3), memory_config: (8, 32, 'tile<32x32, bf16>', 'dram') | yes | 0.1 | 13.25 |
| ttnn.conv2d | tensor<[1,1,16384,1024,bf16]> <br> tensor<[256,1024,1,1,bf16]> <br> tensor<[1,1,16384,256,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 16384 + d1 * 128 + d2, d3), memory_config: (512, 32, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 1024 + d1 + d2, d3), memory_config: (262144, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 16384 + d1 * 128 + d2, d3), memory_config: (512, 8, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 1024 : i32 <br> input_height: 128 : i32 <br> input_width: 128 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 256 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,16384,256,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 16384 + d1 * 128 + d2, d3), memory_config: (512, 8, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,16384,256,bf16]> <br> tensor<[150,256,1,1,bf16]> <br> tensor<[1,1,16384,150,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 16384 + d1 * 128 + d2, d3), memory_config: (512, 8, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 256 + d1 + d2, d3), memory_config: (38400, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 16384 + d1 * 128 + d2, d3), memory_config: (512, 5, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 128 : i32 <br> input_width: 128 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 150 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,16384,150,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 16384 + d1 * 128 + d2, d3), memory_config: (512, 5, 'tile<32x32, bf16>', 'dram') | yes | 1.0 | 0.75 |
| ttnn.conv2d | tensor<[1,1,50176,3,bf16]> <br> tensor<[32,3,3,3,bf16]> <br> tensor<[1,1,12544,32,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 50176 + d1 * 224 + d2, d3), memory_config: (1568, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 9 + d1 * 3 + d2, d3), memory_config: (288, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 12544 + d1 * 112 + d2, d3), memory_config: (392, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 3 : i32 <br> input_height: 224 : i32 <br> input_width: 224 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 32 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,12544,32,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 12544 + d1 * 112 + d2, d3), memory_config: (392, 1, 'tile<32x32, bf16>', 'dram') | yes | 0.01 | 24.12 |
| ttnn.conv2d | tensor<[1,1,12544,32,bf16]> <br> tensor<[32,1,3,3,bf16]> <br> tensor<[1,1,12544,32,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 12544 + d1 * 112 + d2, d3), memory_config: (392, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (96, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 12544 + d1 * 112 + d2, d3), memory_config: (392, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 32 : i32 <br> in_channels: 32 : i32 <br> input_height: 112 : i32 <br> input_width: 112 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 32 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,12544,32,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 12544 + d1 * 112 + d2, d3), memory_config: (392, 1, 'tile<32x32, bf16>', 'dram') | yes | 0.32 | 45.50 |
| ttnn.conv2d | tensor<[1,1,12544,32,bf16]> <br> tensor<[16,32,1,1,bf16]> <br> tensor<[1,1,12544,16,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 12544 + d1 * 112 + d2, d3), memory_config: (392, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 32 + d1 + d2, d3), memory_config: (512, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 12544 + d1 * 112 + d2, d3), memory_config: (392, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 32 : i32 <br> input_height: 112 : i32 <br> input_width: 112 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 16 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,12544,16,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 12544 + d1 * 112 + d2, d3), memory_config: (392, 1, 'tile<32x32, bf16>', 'dram') | yes | 0.75 | 22.25 |
| ttnn.conv2d | tensor<[1,1,12544,16,bf16]> <br> tensor<[96,16,1,1,bf16]> <br> tensor<[1,1,12544,96,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 12544 + d1 * 112 + d2, d3), memory_config: (392, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 16 + d1 + d2, d3), memory_config: (1536, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 12544 + d1 * 112 + d2, d3), memory_config: (392, 3, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 16 : i32 <br> input_height: 112 : i32 <br> input_width: 112 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 96 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,12544,96,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 12544 + d1 * 112 + d2, d3), memory_config: (392, 3, 'tile<32x32, bf16>', 'dram') | yes | 0.15 | 99.00 |
| ttnn.conv2d | tensor<[1,1,12544,96,bf16]> <br> tensor<[96,1,3,3,bf16]> <br> tensor<[1,1,3136,96,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 12544 + d1 * 112 + d2, d3), memory_config: (392, 3, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (288, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 3, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 96 : i32 <br> in_channels: 96 : i32 <br> input_height: 112 : i32 <br> input_width: 112 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 96 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,3136,96,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 3, 'tile<32x32, bf16>', 'dram') | yes | 0.72 | 11.50 |
| ttnn.conv2d | tensor<[1,1,3136,96,bf16]> <br> tensor<[24,96,1,1,bf16]> <br> tensor<[1,1,3136,24,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 3, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 96 + d1 + d2, d3), memory_config: (2304, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 96 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 24 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,24,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 1, 'tile<32x32, bf16>', 'dram') | yes | 0.28 | 26.75 |
| ttnn.conv2d | tensor<[1,1,3136,24,bf16]> <br> tensor<[144,24,1,1,bf16]> <br> tensor<[1,1,3136,144,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 24 + d1 + d2, d3), memory_config: (3456, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 5, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 24 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 144 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,144,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 5, 'tile<32x32, bf16>', 'dram') | yes | 0.02 | 227297987279220614266551007307938922496.00 |
| ttnn.conv2d | tensor<[1,1,3136,144,bf16]> <br> tensor<[144,1,3,3,bf16]> <br> tensor<[1,1,3136,144,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 5, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (432, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 5, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 144 : i32 <br> in_channels: 144 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 144 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,144,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 5, 'tile<32x32, bf16>', 'dram') | yes | 0.17 | 35.25 |
| ttnn.conv2d | tensor<[1,1,3136,144,bf16]> <br> tensor<[24,144,1,1,bf16]> <br> tensor<[1,1,3136,24,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 5, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 144 + d1 + d2, d3), memory_config: (3456, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 144 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 24 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,3136,24,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 1, 'tile<32x32, bf16>', 'dram') | yes | 0.01 | 138239711561631250781995934269155835904.00 |
| ttnn.conv2d | tensor<[1,1,3136,144,bf16]> <br> tensor<[144,1,3,3,bf16]> <br> tensor<[1,1,784,144,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3136 + d1 * 56 + d2, d3), memory_config: (98, 5, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (432, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 5, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 144 : i32 <br> in_channels: 144 : i32 <br> input_height: 56 : i32 <br> input_width: 56 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 144 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,784,144,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 5, 'tile<32x32, bf16>', 'dram') | yes | 0.29 | 37.50 |
| ttnn.conv2d | tensor<[1,1,784,144,bf16]> <br> tensor<[32,144,1,1,bf16]> <br> tensor<[1,1,784,32,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 5, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 144 + d1 + d2, d3), memory_config: (4608, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 144 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 32 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,32,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 1, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,784,32,bf16]> <br> tensor<[192,32,1,1,bf16]> <br> tensor<[1,1,784,192,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 32 + d1 + d2, d3), memory_config: (6144, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 6, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 32 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 192 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,192,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 6, 'tile<32x32, bf16>', 'dram') | yes | 0.04 | 33.00 |
| ttnn.conv2d | tensor<[1,1,784,192,bf16]> <br> tensor<[192,1,3,3,bf16]> <br> tensor<[1,1,784,192,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 6, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (576, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 6, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 192 : i32 <br> in_channels: 192 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 192 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,192,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 6, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,784,192,bf16]> <br> tensor<[32,192,1,1,bf16]> <br> tensor<[1,1,784,32,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 6, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 192 + d1 + d2, d3), memory_config: (6144, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 192 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 32 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,784,32,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 1, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,784,192,bf16]> <br> tensor<[192,1,3,3,bf16]> <br> tensor<[1,1,196,192,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 784 + d1 * 28 + d2, d3), memory_config: (25, 6, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (576, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 6, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 192 : i32 <br> in_channels: 192 : i32 <br> input_height: 28 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 192 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,196,192,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 6, 'tile<32x32, bf16>', 'dram') | yes | 0.21 | 27.88 |
| ttnn.conv2d | tensor<[1,1,196,192,bf16]> <br> tensor<[64,192,1,1,bf16]> <br> tensor<[1,1,196,64,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 6, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 192 + d1 + d2, d3), memory_config: (12288, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 192 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 64 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,64,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 2, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,196,64,bf16]> <br> tensor<[384,64,1,1,bf16]> <br> tensor<[1,1,196,384,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 2, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 64 + d1 + d2, d3), memory_config: (24576, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 12, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 384 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,384,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 12, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,196,384,bf16]> <br> tensor<[384,1,3,3,bf16]> <br> tensor<[1,1,196,384,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 12, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (1152, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 12, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 384 : i32 <br> in_channels: 384 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 384 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,384,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 12, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,196,384,bf16]> <br> tensor<[64,384,1,1,bf16]> <br> tensor<[1,1,196,64,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 12, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 384 + d1 + d2, d3), memory_config: (24576, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 384 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 64 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,64,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 2, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,196,384,bf16]> <br> tensor<[96,384,1,1,bf16]> <br> tensor<[1,1,196,96,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 12, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 384 + d1 + d2, d3), memory_config: (36864, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 3, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 384 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 96 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,96,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 3, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,196,96,bf16]> <br> tensor<[576,96,1,1,bf16]> <br> tensor<[1,1,196,576,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 3, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 96 + d1 + d2, d3), memory_config: (55296, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 18, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 96 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 576 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,576,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 18, 'tile<32x32, bf16>', 'dram') | yes | 0.02 | 22.25 |
| ttnn.conv2d | tensor<[1,1,196,576,bf16]> <br> tensor<[576,1,3,3,bf16]> <br> tensor<[1,1,196,576,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 18, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (1728, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 18, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 576 : i32 <br> in_channels: 576 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 576 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,576,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 18, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,196,576,bf16]> <br> tensor<[96,576,1,1,bf16]> <br> tensor<[1,1,196,96,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 18, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 576 + d1 + d2, d3), memory_config: (55296, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 3, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 576 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 96 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,196,96,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 3, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,196,576,bf16]> <br> tensor<[576,1,3,3,bf16]> <br> tensor<[1,1,49,576,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 18, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (1728, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 18, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 576 : i32 <br> in_channels: 576 : i32 <br> input_height: 14 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 576 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1,49,576,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 18, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,49,576,bf16]> <br> tensor<[160,576,1,1,bf16]> <br> tensor<[1,1,49,160,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 18, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 576 + d1 + d2, d3), memory_config: (92160, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 5, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 576 : i32 <br> input_height: 7 : i32 <br> input_width: 7 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 160 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,49,160,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 5, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,49,160,bf16]> <br> tensor<[960,160,1,1,bf16]> <br> tensor<[1,1,49,960,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 5, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 160 + d1 + d2, d3), memory_config: (153600, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 30, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 160 : i32 <br> input_height: 7 : i32 <br> input_width: 7 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 960 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,49,960,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 30, 'tile<32x32, bf16>', 'dram') | yes | -0.03 | 15.62 |
| ttnn.conv2d | tensor<[1,1,49,960,bf16]> <br> tensor<[960,1,3,3,bf16]> <br> tensor<[1,1,49,960,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 30, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 3 + d1 * 3 + d2, d3), memory_config: (2880, 3, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 30, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 960 : i32 <br> in_channels: 960 : i32 <br> input_height: 7 : i32 <br> input_width: 7 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 960 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,49,960,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 30, 'tile<32x32, bf16>', 'dram') | yes | -0.01 | 194067287384597717443955830800930308096.00 |
| ttnn.conv2d | tensor<[1,1,49,960,bf16]> <br> tensor<[160,960,1,1,bf16]> <br> tensor<[1,1,49,160,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 30, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 960 + d1 + d2, d3), memory_config: (153600, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 5, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 960 : i32 <br> input_height: 7 : i32 <br> input_width: 7 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 160 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,49,160,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 5, 'tile<32x32, bf16>', 'dram') | yes | 0.12 | 5.88 |
| ttnn.conv2d | tensor<[1,1,49,960,bf16]> <br> tensor<[320,960,1,1,bf16]> <br> tensor<[1,1,49,320,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 30, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 960 + d1 + d2, d3), memory_config: (307200, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 10, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 960 : i32 <br> input_height: 7 : i32 <br> input_width: 7 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 320 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,49,320,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 10, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,49,320,bf16]> <br> tensor<[1280,320,1,1,bf16]> <br> tensor<[1,1,49,1280,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 10, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 320 + d1 + d2, d3), memory_config: (409600, 1, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 40, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 320 : i32 <br> input_height: 7 : i32 <br> input_width: 7 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 1280 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1,49,1280,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 40, 'tile<32x32, bf16>', 'dram') | yes | -0.01 | 14.25 |
| ttnn.conv2d | tensor<[1,1,50176,3,bf16]> <br> tensor<[768,3,32,32,bf16]> <br> tensor<[1,1,49,768,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 50176 + d1 * 224 + d2, d3), memory_config: (1568, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 96 + d1 * 32 + d2, d3), memory_config: (73728, 32, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 24, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 3 : i32 <br> input_height: 224 : i32 <br> input_width: 224 : i32 <br> kernel_height: 32 : i32 <br> kernel_width: 32 : i32 <br> out_channels: 768 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 32 : i32 <br> stride_width: 32 : i32 | tensor<[1,1,49,768,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 49 + d1 * 7 + d2, d3), memory_config: (2, 24, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,50176,3,bf16]> <br> tensor<[1024,3,16,16,bf16]> <br> tensor<[1,1,196,1024,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 50176 + d1 * 224 + d2, d3), memory_config: (1568, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 48 + d1 * 16 + d2, d3), memory_config: (49152, 16, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 32, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 3 : i32 <br> input_height: 224 : i32 <br> input_width: 224 : i32 <br> kernel_height: 16 : i32 <br> kernel_width: 16 : i32 <br> out_channels: 1024 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 16 : i32 <br> stride_width: 16 : i32 | tensor<[1,1,196,1024,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 32, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.conv2d | tensor<[1,1,50176,3,bf16]> <br> tensor<[768,3,16,16,bf16]> <br> tensor<[1,1,196,768,bf16]> <br> !tt.device<#device> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 50176 + d1 * 224 + d2, d3), memory_config: (1568, 1, 'tile<32x32, bf16>', 'dram') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 48 + d1 * 16 + d2, d3), memory_config: (36864, 16, 'bf16', 'system_memory') <br> mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 24, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 3 : i32 <br> input_height: 224 : i32 <br> input_width: 224 : i32 <br> kernel_height: 16 : i32 <br> kernel_width: 16 : i32 <br> out_channels: 768 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 16 : i32 <br> stride_width: 16 : i32 | tensor<[1,1,196,768,bf16]> | mapping_from: (d0, d1, d2, d3), mapping_to: (d0 * 196 + d1 * 14 + d2, d3), memory_config: (7, 24, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
