{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667349163033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create VHDL File Quartus Prime " "Running Quartus Prime Create VHDL File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667349163033 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 01 21:32:42 2022 " "Processing started: Tue Nov 01 21:32:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667349163033 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1667349163033 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Decodificador_Display -c Decodificador_Display --convert_bdf_to_vhdl=\"C:/Quartus (Project Test)/Decodificador/Decodificador_Display.bdf\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off Decodificador_Display -c Decodificador_Display --convert_bdf_to_vhdl=\"C:/Quartus (Project Test)/Decodificador/Decodificador_Display.bdf\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1667349163033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador_display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decodificador_display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador_Display " "Found entity 1: Decodificador_Display" {  } { { "decodificador_display.bdf" "" { Schematic "C:/Quartus (Project Test)/Decodificador/decodificador_display.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667349163555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667349163555 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1667349163585 ""}
{ "Warning" "WGDFX_IS_MEGAFUNCTION" "74185 " "Found Altera-specific megafunction, primitive or component \"74185\"" {  } { { "decodificador_display.bdf" "" { Schematic "C:/Quartus (Project Test)/Decodificador/decodificador_display.bdf" { { 408 696 816 568 "inst" "" } } } }  } 0 275016 "Found Altera-specific megafunction, primitive or component \"%1!s!\"" 0 0 "Design Software" 0 -1 1667349163588 ""}
{ "Warning" "WGDFX_IS_MEGAFUNCTION" "74185 " "Found Altera-specific megafunction, primitive or component \"74185\"" {  } { { "decodificador_display.bdf" "" { Schematic "C:/Quartus (Project Test)/Decodificador/decodificador_display.bdf" { { 344 888 1008 504 "inst11" "" } } } }  } 0 275016 "Found Altera-specific megafunction, primitive or component \"%1!s!\"" 0 0 "Design Software" 0 -1 1667349163588 ""}
{ "Warning" "WGDFX_IS_MEGAFUNCTION" "74185 " "Found Altera-specific megafunction, primitive or component \"74185\"" {  } { { "decodificador_display.bdf" "" { Schematic "C:/Quartus (Project Test)/Decodificador/decodificador_display.bdf" { { 392 1064 1184 552 "inst16" "" } } } }  } 0 275016 "Found Altera-specific megafunction, primitive or component \"%1!s!\"" 0 0 "Design Software" 0 -1 1667349163588 ""}
{ "Warning" "WGDFX_DESIGN_NAME_CONTAIN_NUMBER" "74185_0 " "Design name for \"74185_0\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" {  } { { "decodificador_display.bdf" "" { Schematic "C:/Quartus (Project Test)/Decodificador/decodificador_display.bdf" { } } }  } 0 275015 "Design name for \"%1!s!\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" 0 0 "Design Software" 0 -1 1667349163588 ""}
{ "Warning" "WGDFX_DESIGN_NAME_CONTAIN_NUMBER" "74185_1 " "Design name for \"74185_1\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" {  } { { "decodificador_display.bdf" "" { Schematic "C:/Quartus (Project Test)/Decodificador/decodificador_display.bdf" { } } }  } 0 275015 "Design name for \"%1!s!\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" 0 0 "Design Software" 0 -1 1667349163588 ""}
{ "Warning" "WGDFX_DESIGN_NAME_CONTAIN_NUMBER" "74185_2 " "Design name for \"74185_2\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" {  } { { "decodificador_display.bdf" "" { Schematic "C:/Quartus (Project Test)/Decodificador/decodificador_display.bdf" { } } }  } 0 275015 "Design name for \"%1!s!\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" 0 0 "Design Software" 0 -1 1667349163588 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create VHDL File 0 s 6 s Quartus Prime " "Quartus Prime Create VHDL File was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667349163612 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 01 21:32:43 2022 " "Processing ended: Tue Nov 01 21:32:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667349163612 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667349163612 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667349163612 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1667349163612 ""}
