

================================================================
== Vitis HLS Report for 'sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8'
================================================================
* Date:           Thu Nov  7 18:22:54 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.726 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    65538|    65538|  0.655 ms|  0.655 ms|  65538|  65538|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_55_7_VITIS_LOOP_56_8  |    65536|    65536|         2|          1|          1|  65536|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:56]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:55]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %M_AXIS_V_data_V, i4 %M_AXIS_V_keep_V, i4 %M_AXIS_V_strb_V, i1 0, i1 %M_AXIS_V_last_V, i1 0, i1 0, void @empty_2"   --->   Operation 8 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %M_AXIS_V_last_V, i4 %M_AXIS_V_strb_V, i4 %M_AXIS_V_keep_V, i32 %M_AXIS_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten13"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln55 = store i9 0, i9 %i" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:55]   --->   Operation 11 'store' 'store_ln55' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln56 = store i9 0, i9 %j" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:56]   --->   Operation 12 'store' 'store_ln56' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body86"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.41>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i17 %indvar_flatten13" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:55]   --->   Operation 14 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.86ns)   --->   "%icmp_ln55 = icmp_eq  i17 %indvar_flatten13_load, i17 65536" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:55]   --->   Operation 15 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.86ns)   --->   "%add_ln55_1 = add i17 %indvar_flatten13_load, i17 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:55]   --->   Operation 16 'add' 'add_ln55_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %for.inc99, void %for.end101.exitStub" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:55]   --->   Operation 17 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:56]   --->   Operation 18 'load' 'j_load' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:55]   --->   Operation 19 'load' 'i_load' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.77ns)   --->   "%add_ln55 = add i9 %i_load, i9 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:55]   --->   Operation 20 'add' 'add_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.77ns)   --->   "%icmp_ln56 = icmp_eq  i9 %j_load, i9 256" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:56]   --->   Operation 21 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln55)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.39ns)   --->   "%select_ln55 = select i1 %icmp_ln56, i9 0, i9 %j_load" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:55]   --->   Operation 22 'select' 'select_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.39ns)   --->   "%select_ln55_1 = select i1 %icmp_ln56, i9 %add_ln55, i9 %i_load" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:55]   --->   Operation 23 'select' 'select_ln55_1' <Predicate = (!icmp_ln55)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = trunc i9 %select_ln55_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:55]   --->   Operation 24 'trunc' 'empty' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.77ns)   --->   "%cmp94 = icmp_eq  i9 %select_ln55_1, i9 255" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:55]   --->   Operation 25 'icmp' 'cmp94' <Predicate = (!icmp_ln55)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i9 %select_ln55" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:56]   --->   Operation 26 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %empty, i4 %trunc_ln56" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 27 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i12 %tmp_s" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 28 'zext' 'zext_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i8 %output_r, i64 0, i64 %zext_ln57" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 29 'getelementptr' 'output_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%output_1_addr = getelementptr i8 %output_1, i64 0, i64 %zext_ln57" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 30 'getelementptr' 'output_1_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%output_2_addr = getelementptr i8 %output_2, i64 0, i64 %zext_ln57" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 31 'getelementptr' 'output_2_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%output_3_addr = getelementptr i8 %output_3, i64 0, i64 %zext_ln57" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 32 'getelementptr' 'output_3_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%output_4_addr = getelementptr i8 %output_4, i64 0, i64 %zext_ln57" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 33 'getelementptr' 'output_4_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%output_5_addr = getelementptr i8 %output_5, i64 0, i64 %zext_ln57" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 34 'getelementptr' 'output_5_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%output_6_addr = getelementptr i8 %output_6, i64 0, i64 %zext_ln57" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 35 'getelementptr' 'output_6_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%output_7_addr = getelementptr i8 %output_7, i64 0, i64 %zext_ln57" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 36 'getelementptr' 'output_7_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%output_8_addr = getelementptr i8 %output_8, i64 0, i64 %zext_ln57" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 37 'getelementptr' 'output_8_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%output_9_addr = getelementptr i8 %output_9, i64 0, i64 %zext_ln57" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 38 'getelementptr' 'output_9_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%output_10_addr = getelementptr i8 %output_10, i64 0, i64 %zext_ln57" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 39 'getelementptr' 'output_10_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%output_11_addr = getelementptr i8 %output_11, i64 0, i64 %zext_ln57" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 40 'getelementptr' 'output_11_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%output_12_addr = getelementptr i8 %output_12, i64 0, i64 %zext_ln57" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 41 'getelementptr' 'output_12_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%output_13_addr = getelementptr i8 %output_13, i64 0, i64 %zext_ln57" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 42 'getelementptr' 'output_13_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%output_14_addr = getelementptr i8 %output_14, i64 0, i64 %zext_ln57" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 43 'getelementptr' 'output_14_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%output_15_addr = getelementptr i8 %output_15, i64 0, i64 %zext_ln57" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 44 'getelementptr' 'output_15_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %select_ln55, i32 4, i32 7" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:56]   --->   Operation 45 'partselect' 'trunc_ln7' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (1.23ns)   --->   "%output_load = load i12 %output_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 46 'load' 'output_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_2 : Operation 47 [2/2] (1.23ns)   --->   "%output_1_load = load i12 %output_1_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 47 'load' 'output_1_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_2 : Operation 48 [2/2] (1.23ns)   --->   "%output_2_load = load i12 %output_2_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 48 'load' 'output_2_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_2 : Operation 49 [2/2] (1.23ns)   --->   "%output_3_load = load i12 %output_3_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 49 'load' 'output_3_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_2 : Operation 50 [2/2] (1.23ns)   --->   "%output_4_load = load i12 %output_4_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 50 'load' 'output_4_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_2 : Operation 51 [2/2] (1.23ns)   --->   "%output_5_load = load i12 %output_5_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 51 'load' 'output_5_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_2 : Operation 52 [2/2] (1.23ns)   --->   "%output_6_load = load i12 %output_6_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 52 'load' 'output_6_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_2 : Operation 53 [2/2] (1.23ns)   --->   "%output_7_load = load i12 %output_7_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 53 'load' 'output_7_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_2 : Operation 54 [2/2] (1.23ns)   --->   "%output_8_load = load i12 %output_8_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 54 'load' 'output_8_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_2 : Operation 55 [2/2] (1.23ns)   --->   "%output_9_load = load i12 %output_9_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 55 'load' 'output_9_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_2 : Operation 56 [2/2] (1.23ns)   --->   "%output_10_load = load i12 %output_10_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 56 'load' 'output_10_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_2 : Operation 57 [2/2] (1.23ns)   --->   "%output_11_load = load i12 %output_11_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 57 'load' 'output_11_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_2 : Operation 58 [2/2] (1.23ns)   --->   "%output_12_load = load i12 %output_12_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 58 'load' 'output_12_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_2 : Operation 59 [2/2] (1.23ns)   --->   "%output_13_load = load i12 %output_13_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 59 'load' 'output_13_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_2 : Operation 60 [2/2] (1.23ns)   --->   "%output_14_load = load i12 %output_14_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 60 'load' 'output_14_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_2 : Operation 61 [2/2] (1.23ns)   --->   "%output_15_load = load i12 %output_15_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 61 'load' 'output_15_load' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_2 : Operation 62 [1/1] (0.77ns)   --->   "%icmp_ln58 = icmp_eq  i9 %select_ln55, i9 255" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:58]   --->   Operation 62 'icmp' 'icmp_ln58' <Predicate = (!icmp_ln55)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.28ns)   --->   "%write_output_last = and i1 %cmp94, i1 %icmp_ln58" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:58]   --->   Operation 63 'and' 'write_output_last' <Predicate = (!icmp_ln55)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.77ns)   --->   "%add_ln56 = add i9 %select_ln55, i9 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:56]   --->   Operation 64 'add' 'add_ln56' <Predicate = (!icmp_ln55)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln55 = store i17 %add_ln55_1, i17 %indvar_flatten13" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:55]   --->   Operation 65 'store' 'store_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.42>
ST_2 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln55 = store i9 %select_ln55_1, i9 %i" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:55]   --->   Operation 66 'store' 'store_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.42>
ST_2 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln56 = store i9 %add_ln56, i9 %j" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:56]   --->   Operation 67 'store' 'store_ln56' <Predicate = (!icmp_ln55)> <Delay = 0.42>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 91 'ret' 'ret_ln0' <Predicate = (icmp_ln55)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.72>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_55_7_VITIS_LOOP_56_8_str"   --->   Operation 68 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 69 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%specpipeline_ln56 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:56]   --->   Operation 70 'specpipeline' 'specpipeline_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/2] (1.23ns)   --->   "%output_load = load i12 %output_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 71 'load' 'output_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 72 [1/2] (1.23ns)   --->   "%output_1_load = load i12 %output_1_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 72 'load' 'output_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 73 [1/2] (1.23ns)   --->   "%output_2_load = load i12 %output_2_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 73 'load' 'output_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 74 [1/2] (1.23ns)   --->   "%output_3_load = load i12 %output_3_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 74 'load' 'output_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 75 [1/2] (1.23ns)   --->   "%output_4_load = load i12 %output_4_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 75 'load' 'output_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 76 [1/2] (1.23ns)   --->   "%output_5_load = load i12 %output_5_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 76 'load' 'output_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 77 [1/2] (1.23ns)   --->   "%output_6_load = load i12 %output_6_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 77 'load' 'output_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 78 [1/2] (1.23ns)   --->   "%output_7_load = load i12 %output_7_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 78 'load' 'output_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 79 [1/2] (1.23ns)   --->   "%output_8_load = load i12 %output_8_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 79 'load' 'output_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 80 [1/2] (1.23ns)   --->   "%output_9_load = load i12 %output_9_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 80 'load' 'output_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 81 [1/2] (1.23ns)   --->   "%output_10_load = load i12 %output_10_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 81 'load' 'output_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 82 [1/2] (1.23ns)   --->   "%output_11_load = load i12 %output_11_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 82 'load' 'output_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 83 [1/2] (1.23ns)   --->   "%output_12_load = load i12 %output_12_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 83 'load' 'output_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 84 [1/2] (1.23ns)   --->   "%output_13_load = load i12 %output_13_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 84 'load' 'output_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 85 [1/2] (1.23ns)   --->   "%output_14_load = load i12 %output_14_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 85 'load' 'output_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 86 [1/2] (1.23ns)   --->   "%output_15_load = load i12 %output_15_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 86 'load' 'output_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4096> <RAM>
ST_3 : Operation 87 [1/1] (0.48ns)   --->   "%write_output_data = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.16i8.i8.i4, i4 0, i8 %output_load, i4 1, i8 %output_1_load, i4 2, i8 %output_2_load, i4 3, i8 %output_3_load, i4 4, i8 %output_4_load, i4 5, i8 %output_5_load, i4 6, i8 %output_6_load, i4 7, i8 %output_7_load, i4 8, i8 %output_8_load, i4 9, i8 %output_9_load, i4 10, i8 %output_10_load, i4 11, i8 %output_11_load, i4 12, i8 %output_12_load, i4 13, i8 %output_13_load, i4 14, i8 %output_14_load, i4 15, i8 %output_15_load, i8 0, i4 %trunc_ln7" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 87 'sparsemux' 'write_output_data' <Predicate = true> <Delay = 0.48> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i8 %write_output_data" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:57]   --->   Operation 88 'zext' 'zext_ln57_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %M_AXIS_V_data_V, i4 %M_AXIS_V_keep_V, i4 %M_AXIS_V_strb_V, i1 %M_AXIS_V_last_V, i32 %zext_ln57_1, i4 0, i4 0, i1 %write_output_last" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:59]   --->   Operation 89 'write' 'write_ln59' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.body86" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:56]   --->   Operation 90 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ M_AXIS_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ M_AXIS_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ M_AXIS_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ M_AXIS_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca             ) [ 0110]
i                       (alloca             ) [ 0110]
indvar_flatten13        (alloca             ) [ 0110]
specaxissidechannel_ln0 (specaxissidechannel) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
store_ln0               (store              ) [ 0000]
store_ln55              (store              ) [ 0000]
store_ln56              (store              ) [ 0000]
br_ln0                  (br                 ) [ 0000]
indvar_flatten13_load   (load               ) [ 0000]
icmp_ln55               (icmp               ) [ 0110]
add_ln55_1              (add                ) [ 0000]
br_ln55                 (br                 ) [ 0000]
j_load                  (load               ) [ 0000]
i_load                  (load               ) [ 0000]
add_ln55                (add                ) [ 0000]
icmp_ln56               (icmp               ) [ 0000]
select_ln55             (select             ) [ 0000]
select_ln55_1           (select             ) [ 0000]
empty                   (trunc              ) [ 0000]
cmp94                   (icmp               ) [ 0000]
trunc_ln56              (trunc              ) [ 0000]
tmp_s                   (bitconcatenate     ) [ 0000]
zext_ln57               (zext               ) [ 0000]
output_addr             (getelementptr      ) [ 0101]
output_1_addr           (getelementptr      ) [ 0101]
output_2_addr           (getelementptr      ) [ 0101]
output_3_addr           (getelementptr      ) [ 0101]
output_4_addr           (getelementptr      ) [ 0101]
output_5_addr           (getelementptr      ) [ 0101]
output_6_addr           (getelementptr      ) [ 0101]
output_7_addr           (getelementptr      ) [ 0101]
output_8_addr           (getelementptr      ) [ 0101]
output_9_addr           (getelementptr      ) [ 0101]
output_10_addr          (getelementptr      ) [ 0101]
output_11_addr          (getelementptr      ) [ 0101]
output_12_addr          (getelementptr      ) [ 0101]
output_13_addr          (getelementptr      ) [ 0101]
output_14_addr          (getelementptr      ) [ 0101]
output_15_addr          (getelementptr      ) [ 0101]
trunc_ln7               (partselect         ) [ 0101]
icmp_ln58               (icmp               ) [ 0000]
write_output_last       (and                ) [ 0101]
add_ln56                (add                ) [ 0000]
store_ln55              (store              ) [ 0000]
store_ln55              (store              ) [ 0000]
store_ln56              (store              ) [ 0000]
specloopname_ln0        (specloopname       ) [ 0000]
speclooptripcount_ln0   (speclooptripcount  ) [ 0000]
specpipeline_ln56       (specpipeline       ) [ 0000]
output_load             (load               ) [ 0000]
output_1_load           (load               ) [ 0000]
output_2_load           (load               ) [ 0000]
output_3_load           (load               ) [ 0000]
output_4_load           (load               ) [ 0000]
output_5_load           (load               ) [ 0000]
output_6_load           (load               ) [ 0000]
output_7_load           (load               ) [ 0000]
output_8_load           (load               ) [ 0000]
output_9_load           (load               ) [ 0000]
output_10_load          (load               ) [ 0000]
output_11_load          (load               ) [ 0000]
output_12_load          (load               ) [ 0000]
output_13_load          (load               ) [ 0000]
output_14_load          (load               ) [ 0000]
output_15_load          (load               ) [ 0000]
write_output_data       (sparsemux          ) [ 0000]
zext_ln57_1             (zext               ) [ 0000]
write_ln59              (write              ) [ 0000]
br_ln56                 (br                 ) [ 0000]
ret_ln0                 (ret                ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="output_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="output_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="M_AXIS_V_data_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_AXIS_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="M_AXIS_V_keep_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_AXIS_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="M_AXIS_V_strb_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_AXIS_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="M_AXIS_V_last_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_AXIS_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_55_7_VITIS_LOOP_56_8_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.16i8.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="j_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="i_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="indvar_flatten13_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten13/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="write_ln59_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="4" slack="0"/>
<pin id="150" dir="0" index="3" bw="4" slack="0"/>
<pin id="151" dir="0" index="4" bw="1" slack="0"/>
<pin id="152" dir="0" index="5" bw="8" slack="0"/>
<pin id="153" dir="0" index="6" bw="1" slack="0"/>
<pin id="154" dir="0" index="7" bw="1" slack="0"/>
<pin id="155" dir="0" index="8" bw="1" slack="1"/>
<pin id="156" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln59/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="output_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="12" slack="0"/>
<pin id="168" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="output_1_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="12" slack="0"/>
<pin id="175" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_1_addr/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="output_2_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="12" slack="0"/>
<pin id="182" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_2_addr/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="output_3_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="12" slack="0"/>
<pin id="189" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_3_addr/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="output_4_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="12" slack="0"/>
<pin id="196" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_4_addr/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="output_5_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="12" slack="0"/>
<pin id="203" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_5_addr/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="output_6_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="12" slack="0"/>
<pin id="210" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_6_addr/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="output_7_addr_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="12" slack="0"/>
<pin id="217" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_7_addr/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="output_8_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="12" slack="0"/>
<pin id="224" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_8_addr/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="output_9_addr_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="12" slack="0"/>
<pin id="231" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_9_addr/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="output_10_addr_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="12" slack="0"/>
<pin id="238" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_10_addr/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="output_11_addr_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="12" slack="0"/>
<pin id="245" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_11_addr/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="output_12_addr_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="12" slack="0"/>
<pin id="252" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_12_addr/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="output_13_addr_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="12" slack="0"/>
<pin id="259" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_13_addr/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="output_14_addr_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="12" slack="0"/>
<pin id="266" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_14_addr/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="output_15_addr_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="12" slack="0"/>
<pin id="273" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_15_addr/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_access_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="12" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_load/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="12" slack="0"/>
<pin id="284" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_1_load/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_access_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="12" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_2_load/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_access_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="12" slack="0"/>
<pin id="296" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_3_load/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_access_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="12" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_4_load/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_access_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="12" slack="0"/>
<pin id="308" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_5_load/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_access_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="12" slack="0"/>
<pin id="314" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_6_load/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_access_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="12" slack="0"/>
<pin id="320" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_7_load/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_access_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="12" slack="0"/>
<pin id="326" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_8_load/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_access_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="12" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_9_load/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_access_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="12" slack="0"/>
<pin id="338" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_10_load/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_access_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="12" slack="0"/>
<pin id="344" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_11_load/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_access_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="12" slack="0"/>
<pin id="350" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_12_load/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_access_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="12" slack="0"/>
<pin id="356" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_13_load/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_access_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="12" slack="0"/>
<pin id="362" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="363" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_14_load/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_access_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="12" slack="0"/>
<pin id="368" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_15_load/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="store_ln0_store_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="17" slack="0"/>
<pin id="375" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="store_ln55_store_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="9" slack="0"/>
<pin id="380" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="store_ln56_store_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="9" slack="0"/>
<pin id="385" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="indvar_flatten13_load_load_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="17" slack="1"/>
<pin id="389" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten13_load/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="icmp_ln55_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="17" slack="0"/>
<pin id="392" dir="0" index="1" bw="17" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="add_ln55_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="17" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_1/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="j_load_load_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="9" slack="1"/>
<pin id="404" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="i_load_load_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="9" slack="1"/>
<pin id="407" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln55_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="9" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="icmp_ln56_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="9" slack="0"/>
<pin id="416" dir="0" index="1" bw="9" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="select_ln55_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="0" index="2" bw="9" slack="0"/>
<pin id="424" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="select_ln55_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="9" slack="0"/>
<pin id="431" dir="0" index="2" bw="9" slack="0"/>
<pin id="432" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55_1/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="empty_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="9" slack="0"/>
<pin id="438" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="cmp94_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="9" slack="0"/>
<pin id="442" dir="0" index="1" bw="9" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp94/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="trunc_ln56_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="9" slack="0"/>
<pin id="448" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln56/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_s_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="12" slack="0"/>
<pin id="452" dir="0" index="1" bw="8" slack="0"/>
<pin id="453" dir="0" index="2" bw="4" slack="0"/>
<pin id="454" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln57_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="12" slack="0"/>
<pin id="460" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="trunc_ln7_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="4" slack="0"/>
<pin id="480" dir="0" index="1" bw="9" slack="0"/>
<pin id="481" dir="0" index="2" bw="4" slack="0"/>
<pin id="482" dir="0" index="3" bw="4" slack="0"/>
<pin id="483" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="icmp_ln58_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="9" slack="0"/>
<pin id="490" dir="0" index="1" bw="9" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="write_output_last_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="write_output_last/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="add_ln56_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="9" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="store_ln55_store_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="17" slack="0"/>
<pin id="508" dir="0" index="1" bw="17" slack="1"/>
<pin id="509" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="store_ln55_store_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="9" slack="0"/>
<pin id="513" dir="0" index="1" bw="9" slack="1"/>
<pin id="514" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="store_ln56_store_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="9" slack="0"/>
<pin id="518" dir="0" index="1" bw="9" slack="1"/>
<pin id="519" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="write_output_data_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="0" index="2" bw="8" slack="0"/>
<pin id="525" dir="0" index="3" bw="1" slack="0"/>
<pin id="526" dir="0" index="4" bw="8" slack="0"/>
<pin id="527" dir="0" index="5" bw="3" slack="0"/>
<pin id="528" dir="0" index="6" bw="8" slack="0"/>
<pin id="529" dir="0" index="7" bw="3" slack="0"/>
<pin id="530" dir="0" index="8" bw="8" slack="0"/>
<pin id="531" dir="0" index="9" bw="4" slack="0"/>
<pin id="532" dir="0" index="10" bw="8" slack="0"/>
<pin id="533" dir="0" index="11" bw="4" slack="0"/>
<pin id="534" dir="0" index="12" bw="8" slack="0"/>
<pin id="535" dir="0" index="13" bw="4" slack="0"/>
<pin id="536" dir="0" index="14" bw="8" slack="0"/>
<pin id="537" dir="0" index="15" bw="4" slack="0"/>
<pin id="538" dir="0" index="16" bw="8" slack="0"/>
<pin id="539" dir="0" index="17" bw="4" slack="0"/>
<pin id="540" dir="0" index="18" bw="8" slack="0"/>
<pin id="541" dir="0" index="19" bw="4" slack="0"/>
<pin id="542" dir="0" index="20" bw="8" slack="0"/>
<pin id="543" dir="0" index="21" bw="4" slack="0"/>
<pin id="544" dir="0" index="22" bw="8" slack="0"/>
<pin id="545" dir="0" index="23" bw="4" slack="0"/>
<pin id="546" dir="0" index="24" bw="8" slack="0"/>
<pin id="547" dir="0" index="25" bw="3" slack="0"/>
<pin id="548" dir="0" index="26" bw="8" slack="0"/>
<pin id="549" dir="0" index="27" bw="3" slack="0"/>
<pin id="550" dir="0" index="28" bw="8" slack="0"/>
<pin id="551" dir="0" index="29" bw="2" slack="0"/>
<pin id="552" dir="0" index="30" bw="8" slack="0"/>
<pin id="553" dir="0" index="31" bw="1" slack="0"/>
<pin id="554" dir="0" index="32" bw="8" slack="0"/>
<pin id="555" dir="0" index="33" bw="1" slack="0"/>
<pin id="556" dir="0" index="34" bw="4" slack="1"/>
<pin id="557" dir="1" index="35" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="write_output_data/3 "/>
</bind>
</comp>

<comp id="592" class="1004" name="zext_ln57_1_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="8" slack="0"/>
<pin id="594" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_1/3 "/>
</bind>
</comp>

<comp id="597" class="1005" name="j_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="9" slack="0"/>
<pin id="599" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="604" class="1005" name="i_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="9" slack="0"/>
<pin id="606" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="611" class="1005" name="indvar_flatten13_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="17" slack="0"/>
<pin id="613" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten13 "/>
</bind>
</comp>

<comp id="621" class="1005" name="output_addr_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="12" slack="1"/>
<pin id="623" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="626" class="1005" name="output_1_addr_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="12" slack="1"/>
<pin id="628" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="output_1_addr "/>
</bind>
</comp>

<comp id="631" class="1005" name="output_2_addr_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="12" slack="1"/>
<pin id="633" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="output_2_addr "/>
</bind>
</comp>

<comp id="636" class="1005" name="output_3_addr_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="12" slack="1"/>
<pin id="638" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="output_3_addr "/>
</bind>
</comp>

<comp id="641" class="1005" name="output_4_addr_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="12" slack="1"/>
<pin id="643" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="output_4_addr "/>
</bind>
</comp>

<comp id="646" class="1005" name="output_5_addr_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="12" slack="1"/>
<pin id="648" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="output_5_addr "/>
</bind>
</comp>

<comp id="651" class="1005" name="output_6_addr_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="12" slack="1"/>
<pin id="653" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="output_6_addr "/>
</bind>
</comp>

<comp id="656" class="1005" name="output_7_addr_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="12" slack="1"/>
<pin id="658" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="output_7_addr "/>
</bind>
</comp>

<comp id="661" class="1005" name="output_8_addr_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="12" slack="1"/>
<pin id="663" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="output_8_addr "/>
</bind>
</comp>

<comp id="666" class="1005" name="output_9_addr_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="12" slack="1"/>
<pin id="668" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="output_9_addr "/>
</bind>
</comp>

<comp id="671" class="1005" name="output_10_addr_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="12" slack="1"/>
<pin id="673" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="output_10_addr "/>
</bind>
</comp>

<comp id="676" class="1005" name="output_11_addr_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="12" slack="1"/>
<pin id="678" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="output_11_addr "/>
</bind>
</comp>

<comp id="681" class="1005" name="output_12_addr_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="12" slack="1"/>
<pin id="683" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="output_12_addr "/>
</bind>
</comp>

<comp id="686" class="1005" name="output_13_addr_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="12" slack="1"/>
<pin id="688" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="output_13_addr "/>
</bind>
</comp>

<comp id="691" class="1005" name="output_14_addr_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="12" slack="1"/>
<pin id="693" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="output_14_addr "/>
</bind>
</comp>

<comp id="696" class="1005" name="output_15_addr_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="12" slack="1"/>
<pin id="698" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="output_15_addr "/>
</bind>
</comp>

<comp id="701" class="1005" name="trunc_ln7_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="4" slack="1"/>
<pin id="703" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln7 "/>
</bind>
</comp>

<comp id="706" class="1005" name="write_output_last_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="1"/>
<pin id="708" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="write_output_last "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="137"><net_src comp="40" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="40" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="40" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="157"><net_src comp="130" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="158"><net_src comp="32" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="160"><net_src comp="36" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="161"><net_src comp="38" pin="0"/><net_sink comp="146" pin=4"/></net>

<net id="162"><net_src comp="132" pin="0"/><net_sink comp="146" pin=6"/></net>

<net id="163"><net_src comp="132" pin="0"/><net_sink comp="146" pin=7"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="76" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="2" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="76" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="76" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="6" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="76" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="8" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="76" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="10" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="76" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="12" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="76" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="14" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="76" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="16" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="76" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="18" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="76" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="20" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="76" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="22" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="76" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="24" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="76" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="26" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="76" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="28" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="76" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="30" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="76" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="281"><net_src comp="164" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="287"><net_src comp="171" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="293"><net_src comp="178" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="299"><net_src comp="185" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="305"><net_src comp="192" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="311"><net_src comp="199" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="317"><net_src comp="206" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="323"><net_src comp="213" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="329"><net_src comp="220" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="335"><net_src comp="227" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="341"><net_src comp="234" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="347"><net_src comp="241" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="353"><net_src comp="248" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="359"><net_src comp="255" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="365"><net_src comp="262" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="371"><net_src comp="269" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="376"><net_src comp="60" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="381"><net_src comp="62" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="386"><net_src comp="62" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="394"><net_src comp="387" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="64" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="387" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="66" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="412"><net_src comp="405" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="68" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="402" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="70" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="425"><net_src comp="414" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="62" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="402" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="433"><net_src comp="414" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="408" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="405" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="439"><net_src comp="428" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="428" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="72" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="420" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="455"><net_src comp="74" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="436" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="446" pin="1"/><net_sink comp="450" pin=2"/></net>

<net id="461"><net_src comp="450" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="464"><net_src comp="458" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="465"><net_src comp="458" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="466"><net_src comp="458" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="467"><net_src comp="458" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="468"><net_src comp="458" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="469"><net_src comp="458" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="470"><net_src comp="458" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="471"><net_src comp="458" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="472"><net_src comp="458" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="473"><net_src comp="458" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="474"><net_src comp="458" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="475"><net_src comp="458" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="476"><net_src comp="458" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="477"><net_src comp="458" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="484"><net_src comp="78" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="420" pin="3"/><net_sink comp="478" pin=1"/></net>

<net id="486"><net_src comp="80" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="487"><net_src comp="82" pin="0"/><net_sink comp="478" pin=3"/></net>

<net id="492"><net_src comp="420" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="72" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="440" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="488" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="420" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="68" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="396" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="515"><net_src comp="428" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="520"><net_src comp="500" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="558"><net_src comp="94" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="559"><net_src comp="96" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="560"><net_src comp="276" pin="3"/><net_sink comp="521" pin=2"/></net>

<net id="561"><net_src comp="98" pin="0"/><net_sink comp="521" pin=3"/></net>

<net id="562"><net_src comp="282" pin="3"/><net_sink comp="521" pin=4"/></net>

<net id="563"><net_src comp="100" pin="0"/><net_sink comp="521" pin=5"/></net>

<net id="564"><net_src comp="288" pin="3"/><net_sink comp="521" pin=6"/></net>

<net id="565"><net_src comp="102" pin="0"/><net_sink comp="521" pin=7"/></net>

<net id="566"><net_src comp="294" pin="3"/><net_sink comp="521" pin=8"/></net>

<net id="567"><net_src comp="104" pin="0"/><net_sink comp="521" pin=9"/></net>

<net id="568"><net_src comp="300" pin="3"/><net_sink comp="521" pin=10"/></net>

<net id="569"><net_src comp="106" pin="0"/><net_sink comp="521" pin=11"/></net>

<net id="570"><net_src comp="306" pin="3"/><net_sink comp="521" pin=12"/></net>

<net id="571"><net_src comp="108" pin="0"/><net_sink comp="521" pin=13"/></net>

<net id="572"><net_src comp="312" pin="3"/><net_sink comp="521" pin=14"/></net>

<net id="573"><net_src comp="110" pin="0"/><net_sink comp="521" pin=15"/></net>

<net id="574"><net_src comp="318" pin="3"/><net_sink comp="521" pin=16"/></net>

<net id="575"><net_src comp="112" pin="0"/><net_sink comp="521" pin=17"/></net>

<net id="576"><net_src comp="324" pin="3"/><net_sink comp="521" pin=18"/></net>

<net id="577"><net_src comp="114" pin="0"/><net_sink comp="521" pin=19"/></net>

<net id="578"><net_src comp="330" pin="3"/><net_sink comp="521" pin=20"/></net>

<net id="579"><net_src comp="116" pin="0"/><net_sink comp="521" pin=21"/></net>

<net id="580"><net_src comp="336" pin="3"/><net_sink comp="521" pin=22"/></net>

<net id="581"><net_src comp="118" pin="0"/><net_sink comp="521" pin=23"/></net>

<net id="582"><net_src comp="342" pin="3"/><net_sink comp="521" pin=24"/></net>

<net id="583"><net_src comp="120" pin="0"/><net_sink comp="521" pin=25"/></net>

<net id="584"><net_src comp="348" pin="3"/><net_sink comp="521" pin=26"/></net>

<net id="585"><net_src comp="122" pin="0"/><net_sink comp="521" pin=27"/></net>

<net id="586"><net_src comp="354" pin="3"/><net_sink comp="521" pin=28"/></net>

<net id="587"><net_src comp="124" pin="0"/><net_sink comp="521" pin=29"/></net>

<net id="588"><net_src comp="360" pin="3"/><net_sink comp="521" pin=30"/></net>

<net id="589"><net_src comp="126" pin="0"/><net_sink comp="521" pin=31"/></net>

<net id="590"><net_src comp="366" pin="3"/><net_sink comp="521" pin=32"/></net>

<net id="591"><net_src comp="128" pin="0"/><net_sink comp="521" pin=33"/></net>

<net id="595"><net_src comp="521" pin="35"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="146" pin=5"/></net>

<net id="600"><net_src comp="134" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="602"><net_src comp="597" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="603"><net_src comp="597" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="607"><net_src comp="138" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="610"><net_src comp="604" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="614"><net_src comp="142" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="616"><net_src comp="611" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="617"><net_src comp="611" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="624"><net_src comp="164" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="629"><net_src comp="171" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="634"><net_src comp="178" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="639"><net_src comp="185" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="644"><net_src comp="192" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="649"><net_src comp="199" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="654"><net_src comp="206" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="659"><net_src comp="213" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="664"><net_src comp="220" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="669"><net_src comp="227" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="674"><net_src comp="234" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="679"><net_src comp="241" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="684"><net_src comp="248" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="689"><net_src comp="255" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="694"><net_src comp="262" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="699"><net_src comp="269" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="704"><net_src comp="478" pin="4"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="521" pin=34"/></net>

<net id="709"><net_src comp="494" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="146" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: M_AXIS_V_data_V | {3 }
	Port: M_AXIS_V_keep_V | {3 }
	Port: M_AXIS_V_strb_V | {3 }
	Port: M_AXIS_V_last_V | {3 }
 - Input state : 
	Port: sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8 : output_r | {2 3 }
	Port: sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8 : output_1 | {2 3 }
	Port: sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8 : output_2 | {2 3 }
	Port: sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8 : output_3 | {2 3 }
	Port: sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8 : output_4 | {2 3 }
	Port: sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8 : output_5 | {2 3 }
	Port: sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8 : output_6 | {2 3 }
	Port: sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8 : output_7 | {2 3 }
	Port: sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8 : output_8 | {2 3 }
	Port: sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8 : output_9 | {2 3 }
	Port: sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8 : output_10 | {2 3 }
	Port: sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8 : output_11 | {2 3 }
	Port: sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8 : output_12 | {2 3 }
	Port: sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8 : output_13 | {2 3 }
	Port: sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8 : output_14 | {2 3 }
	Port: sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8 : output_15 | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln55 : 1
		store_ln56 : 1
	State 2
		icmp_ln55 : 1
		add_ln55_1 : 1
		br_ln55 : 2
		add_ln55 : 1
		icmp_ln56 : 1
		select_ln55 : 2
		select_ln55_1 : 2
		empty : 3
		cmp94 : 3
		trunc_ln56 : 3
		tmp_s : 4
		zext_ln57 : 5
		output_addr : 6
		output_1_addr : 6
		output_2_addr : 6
		output_3_addr : 6
		output_4_addr : 6
		output_5_addr : 6
		output_6_addr : 6
		output_7_addr : 6
		output_8_addr : 6
		output_9_addr : 6
		output_10_addr : 6
		output_11_addr : 6
		output_12_addr : 6
		output_13_addr : 6
		output_14_addr : 6
		output_15_addr : 6
		trunc_ln7 : 3
		output_load : 7
		output_1_load : 7
		output_2_load : 7
		output_3_load : 7
		output_4_load : 7
		output_5_load : 7
		output_6_load : 7
		output_7_load : 7
		output_8_load : 7
		output_9_load : 7
		output_10_load : 7
		output_11_load : 7
		output_12_load : 7
		output_13_load : 7
		output_14_load : 7
		output_15_load : 7
		icmp_ln58 : 3
		write_output_last : 4
		add_ln56 : 3
		store_ln55 : 2
		store_ln55 : 3
		store_ln56 : 4
	State 3
		write_output_data : 1
		zext_ln57_1 : 2
		write_ln59 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln55_fu_390     |    0    |    24   |
|   icmp   |     icmp_ln56_fu_414     |    0    |    16   |
|          |       cmp94_fu_440       |    0    |    16   |
|          |     icmp_ln58_fu_488     |    0    |    16   |
|----------|--------------------------|---------|---------|
| sparsemux| write_output_data_fu_521 |    0    |    65   |
|----------|--------------------------|---------|---------|
|          |     add_ln55_1_fu_396    |    0    |    24   |
|    add   |      add_ln55_fu_408     |    0    |    16   |
|          |      add_ln56_fu_500     |    0    |    16   |
|----------|--------------------------|---------|---------|
|  select  |    select_ln55_fu_420    |    0    |    9    |
|          |   select_ln55_1_fu_428   |    0    |    9    |
|----------|--------------------------|---------|---------|
|    and   | write_output_last_fu_494 |    0    |    2    |
|----------|--------------------------|---------|---------|
|   write  |  write_ln59_write_fu_146 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |       empty_fu_436       |    0    |    0    |
|          |     trunc_ln56_fu_446    |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|       tmp_s_fu_450       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |     zext_ln57_fu_458     |    0    |    0    |
|          |    zext_ln57_1_fu_592    |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|     trunc_ln7_fu_478     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   213   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|        i_reg_604        |    9   |
| indvar_flatten13_reg_611|   17   |
|        j_reg_597        |    9   |
|  output_10_addr_reg_671 |   12   |
|  output_11_addr_reg_676 |   12   |
|  output_12_addr_reg_681 |   12   |
|  output_13_addr_reg_686 |   12   |
|  output_14_addr_reg_691 |   12   |
|  output_15_addr_reg_696 |   12   |
|  output_1_addr_reg_626  |   12   |
|  output_2_addr_reg_631  |   12   |
|  output_3_addr_reg_636  |   12   |
|  output_4_addr_reg_641  |   12   |
|  output_5_addr_reg_646  |   12   |
|  output_6_addr_reg_651  |   12   |
|  output_7_addr_reg_656  |   12   |
|  output_8_addr_reg_661  |   12   |
|  output_9_addr_reg_666  |   12   |
|   output_addr_reg_621   |   12   |
|    trunc_ln7_reg_701    |    4   |
|write_output_last_reg_706|    1   |
+-------------------------+--------+
|          Total          |   232  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_276 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_282 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_288 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_294 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_300 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_306 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_312 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_318 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_324 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_330 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_336 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_342 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_348 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_354 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_360 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_366 |  p0  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   384  ||  6.832  ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   213  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   144  |
|  Register |    -   |   232  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   232  |   357  |
+-----------+--------+--------+--------+
