#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x12e75eef0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12e758c70 .scope module, "JR_tb" "JR_tb" 3 9;
 .timescale 0 0;
v0x12e773fa0_0 .net "active", 0 0, v0x12e772330_0;  1 drivers
v0x12e774050_0 .var "clk", 0 0;
v0x12e7740e0_0 .var "clk_enable", 0 0;
v0x12e774170_0 .net "data_address", 31 0, L_0x12e777db0;  1 drivers
v0x12e774200_0 .net "data_read", 0 0, L_0x12e7769f0;  1 drivers
v0x12e7742d0_0 .var "data_readdata", 31 0;
v0x12e774360_0 .net "data_write", 0 0, L_0x12e776940;  1 drivers
v0x12e774410_0 .net "data_writedata", 31 0, L_0x12e777760;  1 drivers
v0x12e7744c0_0 .net "instr_address", 31 0, L_0x12e778c20;  1 drivers
v0x12e7745f0_0 .var "instr_readdata", 31 0;
v0x12e774680_0 .net "register_v0", 31 0, L_0x12e7776f0;  1 drivers
v0x12e774750_0 .var "reset", 0 0;
S_0x12e746480 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 44, 3 44 0, S_0x12e758c70;
 .timescale 0 0;
v0x12e7116e0_0 .var "imm", 15 0;
v0x12e76d0f0_0 .var "imm_instr", 31 0;
v0x12e76d190_0 .var "opcode", 5 0;
v0x12e76d240_0 .var "rs", 4 0;
v0x12e76d2f0_0 .var "rt", 4 0;
E_0x12e761040 .event posedge, v0x12e76fd20_0;
S_0x12e76d3e0 .scope module, "dut" "mips_cpu_harvard" 3 85, 4 1 0, S_0x12e758c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x12e776940 .functor BUFZ 1, L_0x12e7764f0, C4<0>, C4<0>, C4<0>;
L_0x12e7769f0 .functor BUFZ 1, L_0x12e776400, C4<0>, C4<0>, C4<0>;
L_0x12e7770a0 .functor BUFZ 1, L_0x12e776350, C4<0>, C4<0>, C4<0>;
L_0x12e777760 .functor BUFZ 32, L_0x12e777640, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12e7778f0 .functor BUFZ 32, L_0x12e777310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12e777db0 .functor BUFZ 32, v0x12e76dd40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12e778580 .functor OR 1, L_0x12e7782a0, L_0x12e778460, C4<0>, C4<0>;
L_0x12e778750 .functor AND 1, L_0x12e778920, L_0x12e778b00, C4<1>, C4<1>;
L_0x12e778c20 .functor BUFZ 32, v0x12e76fdd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12e771510_0 .net *"_ivl_11", 4 0, L_0x12e776ca0;  1 drivers
v0x12e7715a0_0 .net *"_ivl_13", 4 0, L_0x12e776d40;  1 drivers
L_0x120068298 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e771630_0 .net/2u *"_ivl_26", 15 0, L_0x120068298;  1 drivers
v0x12e7716c0_0 .net *"_ivl_29", 15 0, L_0x12e7779a0;  1 drivers
L_0x120068328 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12e771750_0 .net/2u *"_ivl_36", 31 0, L_0x120068328;  1 drivers
v0x12e771800_0 .net *"_ivl_40", 31 0, L_0x12e7780c0;  1 drivers
L_0x120068370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e7718b0_0 .net *"_ivl_43", 25 0, L_0x120068370;  1 drivers
L_0x1200683b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x12e771960_0 .net/2u *"_ivl_44", 31 0, L_0x1200683b8;  1 drivers
v0x12e771a10_0 .net *"_ivl_46", 0 0, L_0x12e7782a0;  1 drivers
v0x12e771b20_0 .net *"_ivl_48", 31 0, L_0x12e778380;  1 drivers
L_0x120068400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e771bc0_0 .net *"_ivl_51", 25 0, L_0x120068400;  1 drivers
L_0x120068448 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12e771c70_0 .net/2u *"_ivl_52", 31 0, L_0x120068448;  1 drivers
v0x12e771d20_0 .net *"_ivl_54", 0 0, L_0x12e778460;  1 drivers
v0x12e771dc0_0 .net *"_ivl_58", 31 0, L_0x12e7786b0;  1 drivers
L_0x120068490 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e771e70_0 .net *"_ivl_61", 25 0, L_0x120068490;  1 drivers
L_0x1200684d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e771f20_0 .net/2u *"_ivl_62", 31 0, L_0x1200684d8;  1 drivers
v0x12e771fd0_0 .net *"_ivl_64", 0 0, L_0x12e778920;  1 drivers
v0x12e772160_0 .net *"_ivl_67", 5 0, L_0x12e7789c0;  1 drivers
L_0x120068520 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x12e7721f0_0 .net/2u *"_ivl_68", 5 0, L_0x120068520;  1 drivers
v0x12e772290_0 .net *"_ivl_70", 0 0, L_0x12e778b00;  1 drivers
v0x12e772330_0 .var "active", 0 0;
v0x12e7723d0_0 .net "alu_control_out", 3 0, v0x12e76e190_0;  1 drivers
v0x12e7724b0_0 .net "alu_fcode", 5 0, L_0x12e777810;  1 drivers
v0x12e772540_0 .net "alu_op", 1 0, L_0x12e7767d0;  1 drivers
v0x12e7725d0_0 .net "alu_op1", 31 0, L_0x12e7778f0;  1 drivers
v0x12e772660_0 .net "alu_op2", 31 0, L_0x12e777c30;  1 drivers
v0x12e7726f0_0 .net "alu_out", 31 0, v0x12e76dd40_0;  1 drivers
v0x12e7727a0_0 .net "alu_src", 0 0, L_0x12e776050;  1 drivers
v0x12e772850_0 .net "alu_z_flag", 0 0, L_0x12e777e20;  1 drivers
v0x12e772900_0 .net "branch", 0 0, L_0x12e7765a0;  1 drivers
v0x12e7729b0_0 .net "clk", 0 0, v0x12e774050_0;  1 drivers
v0x12e772a80_0 .net "clk_enable", 0 0, v0x12e7740e0_0;  1 drivers
v0x12e772b10_0 .net "curr_addr", 31 0, v0x12e76fdd0_0;  1 drivers
v0x12e772080_0 .net "curr_addr_p4", 31 0, L_0x12e777f80;  1 drivers
v0x12e772da0_0 .net "data_address", 31 0, L_0x12e777db0;  alias, 1 drivers
v0x12e772e30_0 .net "data_read", 0 0, L_0x12e7769f0;  alias, 1 drivers
v0x12e772ec0_0 .net "data_readdata", 31 0, v0x12e7742d0_0;  1 drivers
v0x12e772f50_0 .net "data_write", 0 0, L_0x12e776940;  alias, 1 drivers
v0x12e772fe0_0 .net "data_writedata", 31 0, L_0x12e777760;  alias, 1 drivers
v0x12e773070_0 .net "instr_address", 31 0, L_0x12e778c20;  alias, 1 drivers
v0x12e773120_0 .net "instr_opcode", 5 0, L_0x12e775520;  1 drivers
v0x12e7731e0_0 .net "instr_readdata", 31 0, v0x12e7745f0_0;  1 drivers
v0x12e773280_0 .net "j_type", 0 0, L_0x12e778580;  1 drivers
v0x12e773320_0 .net "jr_type", 0 0, L_0x12e778750;  1 drivers
v0x12e7733c0_0 .net "mem_read", 0 0, L_0x12e776400;  1 drivers
v0x12e773470_0 .net "mem_to_reg", 0 0, L_0x12e776180;  1 drivers
v0x12e773520_0 .net "mem_write", 0 0, L_0x12e7764f0;  1 drivers
v0x12e7735d0_0 .var "next_instr_addr", 31 0;
v0x12e773680_0 .net "offset", 31 0, L_0x12e777b90;  1 drivers
v0x12e773710_0 .net "reg_a_read_data", 31 0, L_0x12e777310;  1 drivers
v0x12e7737c0_0 .net "reg_a_read_index", 4 0, L_0x12e776a60;  1 drivers
v0x12e773870_0 .net "reg_b_read_data", 31 0, L_0x12e777640;  1 drivers
v0x12e773920_0 .net "reg_b_read_index", 4 0, L_0x12e776b40;  1 drivers
v0x12e7739d0_0 .net "reg_dst", 0 0, L_0x12e775e70;  1 drivers
v0x12e773a80_0 .net "reg_write", 0 0, L_0x12e776350;  1 drivers
v0x12e773b30_0 .net "reg_write_data", 31 0, L_0x12e776f00;  1 drivers
v0x12e773be0_0 .net "reg_write_enable", 0 0, L_0x12e7770a0;  1 drivers
v0x12e773c90_0 .net "reg_write_index", 4 0, L_0x12e776de0;  1 drivers
v0x12e773d40_0 .net "register_v0", 31 0, L_0x12e7776f0;  alias, 1 drivers
v0x12e773df0_0 .net "reset", 0 0, v0x12e774750_0;  1 drivers
E_0x12e76d730/0 .event edge, v0x12e76f260_0, v0x12e76de30_0, v0x12e772080_0, v0x12e773680_0;
E_0x12e76d730/1 .event edge, v0x12e773280_0, v0x12e7731e0_0, v0x12e773320_0, v0x12e770910_0;
E_0x12e76d730 .event/or E_0x12e76d730/0, E_0x12e76d730/1;
L_0x12e775520 .part v0x12e7745f0_0, 26, 6;
L_0x12e776a60 .part v0x12e7745f0_0, 21, 5;
L_0x12e776b40 .part v0x12e7745f0_0, 16, 5;
L_0x12e776ca0 .part v0x12e7745f0_0, 11, 5;
L_0x12e776d40 .part v0x12e7745f0_0, 16, 5;
L_0x12e776de0 .functor MUXZ 5, L_0x12e776d40, L_0x12e776ca0, L_0x12e775e70, C4<>;
L_0x12e776f00 .functor MUXZ 32, v0x12e76dd40_0, v0x12e7742d0_0, L_0x12e776180, C4<>;
L_0x12e777810 .part v0x12e7745f0_0, 0, 6;
L_0x12e7779a0 .part v0x12e7745f0_0, 0, 16;
L_0x12e777b90 .concat [ 16 16 0 0], L_0x12e7779a0, L_0x120068298;
L_0x12e777c30 .functor MUXZ 32, L_0x12e777640, L_0x12e777b90, L_0x12e776050, C4<>;
L_0x12e777f80 .arith/sum 32, v0x12e76fdd0_0, L_0x120068328;
L_0x12e7780c0 .concat [ 6 26 0 0], L_0x12e775520, L_0x120068370;
L_0x12e7782a0 .cmp/eq 32, L_0x12e7780c0, L_0x1200683b8;
L_0x12e778380 .concat [ 6 26 0 0], L_0x12e775520, L_0x120068400;
L_0x12e778460 .cmp/eq 32, L_0x12e778380, L_0x120068448;
L_0x12e7786b0 .concat [ 6 26 0 0], L_0x12e775520, L_0x120068490;
L_0x12e778920 .cmp/eq 32, L_0x12e7786b0, L_0x1200684d8;
L_0x12e7789c0 .part v0x12e7745f0_0, 0, 6;
L_0x12e778b00 .cmp/ne 6, L_0x12e7789c0, L_0x120068520;
S_0x12e76d7a0 .scope module, "cpu_alu" "alu" 4 112, 5 1 0, S_0x12e76d3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x1200682e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e76da60_0 .net/2u *"_ivl_0", 31 0, L_0x1200682e0;  1 drivers
v0x12e76db20_0 .net "control", 3 0, v0x12e76e190_0;  alias, 1 drivers
v0x12e76dbd0_0 .net "op1", 31 0, L_0x12e7778f0;  alias, 1 drivers
v0x12e76dc90_0 .net "op2", 31 0, L_0x12e777c30;  alias, 1 drivers
v0x12e76dd40_0 .var "result", 31 0;
v0x12e76de30_0 .net "z_flag", 0 0, L_0x12e777e20;  alias, 1 drivers
E_0x12e76da10 .event edge, v0x12e76dc90_0, v0x12e76dbd0_0, v0x12e76db20_0;
L_0x12e777e20 .cmp/eq 32, v0x12e76dd40_0, L_0x1200682e0;
S_0x12e76df50 .scope module, "cpu_alu_control" "alu_control" 4 97, 6 1 0, S_0x12e76d3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x12e76e190_0 .var "alu_control_out", 3 0;
v0x12e76e250_0 .net "alu_fcode", 5 0, L_0x12e777810;  alias, 1 drivers
v0x12e76e2f0_0 .net "alu_opcode", 1 0, L_0x12e7767d0;  alias, 1 drivers
E_0x12e76e160 .event edge, v0x12e76e2f0_0, v0x12e76e250_0;
S_0x12e76e400 .scope module, "cpu_control" "control" 4 36, 7 1 0, S_0x12e76d3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x12e775e70 .functor BUFZ 1, L_0x12e775770, C4<0>, C4<0>, C4<0>;
L_0x12e775f60 .functor OR 1, L_0x12e775b90, L_0x12e775c70, C4<0>, C4<0>;
L_0x12e776050 .functor OR 1, L_0x12e775f60, L_0x12e775a10, C4<0>, C4<0>;
L_0x12e776180 .functor BUFZ 1, L_0x12e775b90, C4<0>, C4<0>, C4<0>;
L_0x12e776230 .functor OR 1, L_0x12e775770, L_0x12e775b90, C4<0>, C4<0>;
L_0x12e776350 .functor OR 1, L_0x12e776230, L_0x12e775a10, C4<0>, C4<0>;
L_0x12e776400 .functor BUFZ 1, L_0x12e775b90, C4<0>, C4<0>, C4<0>;
L_0x12e7764f0 .functor BUFZ 1, L_0x12e775c70, C4<0>, C4<0>, C4<0>;
L_0x12e7765a0 .functor BUFZ 1, L_0x12e775d70, C4<0>, C4<0>, C4<0>;
L_0x12e7766e0 .functor BUFZ 1, L_0x12e775770, C4<0>, C4<0>, C4<0>;
L_0x12e776870 .functor BUFZ 1, L_0x12e775d70, C4<0>, C4<0>, C4<0>;
v0x12e76e700_0 .net *"_ivl_0", 31 0, L_0x12e775640;  1 drivers
L_0x1200680a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e76e7b0_0 .net *"_ivl_11", 25 0, L_0x1200680a0;  1 drivers
L_0x1200680e8 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x12e76e860_0 .net/2u *"_ivl_12", 31 0, L_0x1200680e8;  1 drivers
L_0x120068130 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x12e76e920_0 .net/2u *"_ivl_16", 5 0, L_0x120068130;  1 drivers
L_0x120068178 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x12e76e9d0_0 .net/2u *"_ivl_20", 5 0, L_0x120068178;  1 drivers
L_0x1200681c0 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x12e76eac0_0 .net/2u *"_ivl_24", 5 0, L_0x1200681c0;  1 drivers
L_0x120068010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e76eb70_0 .net *"_ivl_3", 25 0, L_0x120068010;  1 drivers
v0x12e76ec20_0 .net *"_ivl_31", 0 0, L_0x12e775f60;  1 drivers
v0x12e76ecc0_0 .net *"_ivl_37", 0 0, L_0x12e776230;  1 drivers
L_0x120068058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e76edd0_0 .net/2u *"_ivl_4", 31 0, L_0x120068058;  1 drivers
v0x12e76ee70_0 .net *"_ivl_49", 0 0, L_0x12e7766e0;  1 drivers
v0x12e76ef20_0 .net *"_ivl_54", 0 0, L_0x12e776870;  1 drivers
v0x12e76efd0_0 .net *"_ivl_8", 31 0, L_0x12e775890;  1 drivers
v0x12e76f080_0 .net "alu_op", 1 0, L_0x12e7767d0;  alias, 1 drivers
v0x12e76f140_0 .net "alu_src", 0 0, L_0x12e776050;  alias, 1 drivers
v0x12e76f1d0_0 .net "beq", 0 0, L_0x12e775d70;  1 drivers
v0x12e76f260_0 .net "branch", 0 0, L_0x12e7765a0;  alias, 1 drivers
v0x12e76f3f0_0 .net "i_format", 0 0, L_0x12e775a10;  1 drivers
v0x12e76f480_0 .net "instr_opcode", 5 0, L_0x12e775520;  alias, 1 drivers
v0x12e76f520_0 .var "jump", 0 0;
v0x12e76f5c0_0 .net "lw", 0 0, L_0x12e775b90;  1 drivers
v0x12e76f660_0 .net "mem_read", 0 0, L_0x12e776400;  alias, 1 drivers
v0x12e76f700_0 .net "mem_to_reg", 0 0, L_0x12e776180;  alias, 1 drivers
v0x12e76f7a0_0 .net "mem_write", 0 0, L_0x12e7764f0;  alias, 1 drivers
v0x12e76f840_0 .net "r_format", 0 0, L_0x12e775770;  1 drivers
v0x12e76f8e0_0 .net "reg_dst", 0 0, L_0x12e775e70;  alias, 1 drivers
v0x12e76f980_0 .net "reg_write", 0 0, L_0x12e776350;  alias, 1 drivers
v0x12e76fa20_0 .net "sw", 0 0, L_0x12e775c70;  1 drivers
L_0x12e775640 .concat [ 6 26 0 0], L_0x12e775520, L_0x120068010;
L_0x12e775770 .cmp/eq 32, L_0x12e775640, L_0x120068058;
L_0x12e775890 .concat [ 6 26 0 0], L_0x12e775520, L_0x1200680a0;
L_0x12e775a10 .cmp/eq 32, L_0x12e775890, L_0x1200680e8;
L_0x12e775b90 .cmp/eq 6, L_0x12e775520, L_0x120068130;
L_0x12e775c70 .cmp/eq 6, L_0x12e775520, L_0x120068178;
L_0x12e775d70 .cmp/eq 6, L_0x12e775520, L_0x1200681c0;
L_0x12e7767d0 .concat8 [ 1 1 0 0], L_0x12e776870, L_0x12e7766e0;
S_0x12e76fbb0 .scope module, "cpu_pc" "pc" 4 150, 8 1 0, S_0x12e76d3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x12e76fd20_0 .net "clk", 0 0, v0x12e774050_0;  alias, 1 drivers
v0x12e76fdd0_0 .var "curr_addr", 31 0;
v0x12e76fe80_0 .net "next_addr", 31 0, v0x12e7735d0_0;  1 drivers
v0x12e76ff40_0 .net "reset", 0 0, v0x12e774750_0;  alias, 1 drivers
S_0x12e770040 .scope module, "register" "regfile" 4 69, 9 1 0, S_0x12e76d3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x12e777310 .functor BUFZ 32, L_0x12e777150, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12e777640 .functor BUFZ 32, L_0x12e777400, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12e770d00_2 .array/port v0x12e770d00, 2;
L_0x12e7776f0 .functor BUFZ 32, v0x12e770d00_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12e7703b0_0 .net *"_ivl_0", 31 0, L_0x12e777150;  1 drivers
v0x12e770450_0 .net *"_ivl_10", 6 0, L_0x12e7774a0;  1 drivers
L_0x120068250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12e7704f0_0 .net *"_ivl_13", 1 0, L_0x120068250;  1 drivers
v0x12e7705a0_0 .net *"_ivl_2", 6 0, L_0x12e7771f0;  1 drivers
L_0x120068208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12e770650_0 .net *"_ivl_5", 1 0, L_0x120068208;  1 drivers
v0x12e770740_0 .net *"_ivl_8", 31 0, L_0x12e777400;  1 drivers
v0x12e7707f0_0 .net "r_clk", 0 0, v0x12e774050_0;  alias, 1 drivers
v0x12e770880_0 .net "r_clk_enable", 0 0, v0x12e7740e0_0;  alias, 1 drivers
v0x12e770910_0 .net "read_data1", 31 0, L_0x12e777310;  alias, 1 drivers
v0x12e770a40_0 .net "read_data2", 31 0, L_0x12e777640;  alias, 1 drivers
v0x12e770af0_0 .net "read_reg1", 4 0, L_0x12e776a60;  alias, 1 drivers
v0x12e770ba0_0 .net "read_reg2", 4 0, L_0x12e776b40;  alias, 1 drivers
v0x12e770c50_0 .net "register_v0", 31 0, L_0x12e7776f0;  alias, 1 drivers
v0x12e770d00 .array "registers", 0 31, 31 0;
v0x12e7710a0_0 .net "reset", 0 0, v0x12e774750_0;  alias, 1 drivers
v0x12e771150_0 .net "write_control", 0 0, L_0x12e7770a0;  alias, 1 drivers
v0x12e7711e0_0 .net "write_data", 31 0, L_0x12e776f00;  alias, 1 drivers
v0x12e771370_0 .net "write_reg", 4 0, L_0x12e776de0;  alias, 1 drivers
L_0x12e777150 .array/port v0x12e770d00, L_0x12e7771f0;
L_0x12e7771f0 .concat [ 5 2 0 0], L_0x12e776a60, L_0x120068208;
L_0x12e777400 .array/port v0x12e770d00, L_0x12e7774a0;
L_0x12e7774a0 .concat [ 5 2 0 0], L_0x12e776b40, L_0x120068250;
S_0x12e7497c0 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x12e778dc0 .functor BUFZ 32, L_0x12e778d20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12e774810_0 .net *"_ivl_0", 31 0, L_0x12e778d20;  1 drivers
o0x120031fc0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12e7748b0_0 .net "clk", 0 0, o0x120031fc0;  0 drivers
o0x120031ff0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12e774950_0 .net "data_address", 31 0, o0x120031ff0;  0 drivers
o0x120032020 .functor BUFZ 1, C4<z>; HiZ drive
v0x12e7749f0_0 .net "data_read", 0 0, o0x120032020;  0 drivers
v0x12e774a90_0 .net "data_readdata", 31 0, L_0x12e778dc0;  1 drivers
o0x120032080 .functor BUFZ 1, C4<z>; HiZ drive
v0x12e774b80_0 .net "data_write", 0 0, o0x120032080;  0 drivers
o0x1200320b0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12e774c20_0 .net "data_writedata", 31 0, o0x1200320b0;  0 drivers
v0x12e774cd0_0 .var/i "i", 31 0;
v0x12e774d80 .array "ram", 0 65535, 31 0;
E_0x12e7747e0 .event posedge, v0x12e7748b0_0;
L_0x12e778d20 .array/port v0x12e774d80, o0x120031ff0;
S_0x12e746b20 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x12e747eb0 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x12e778fb0 .functor BUFZ 32, L_0x12e778e30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12e775160_0 .net *"_ivl_0", 31 0, L_0x12e778e30;  1 drivers
v0x12e775220_0 .net *"_ivl_3", 29 0, L_0x12e778ed0;  1 drivers
o0x1200322c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12e7752c0_0 .net "instr_address", 31 0, o0x1200322c0;  0 drivers
v0x12e775360_0 .net "instr_readdata", 31 0, L_0x12e778fb0;  1 drivers
v0x12e775410 .array "memory1", 0 65535, 31 0;
L_0x12e778e30 .array/port v0x12e775410, L_0x12e778ed0;
L_0x12e778ed0 .part o0x1200322c0, 0, 30;
S_0x12e774f10 .scope begin, "$unm_blk_11" "$unm_blk_11" 11 9, 11 9 0, S_0x12e746b20;
 .timescale 0 0;
v0x12e7750d0_0 .var/i "i", 31 0;
    .scope S_0x12e770040;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e770d00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e770d00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e770d00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e770d00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e770d00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e770d00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e770d00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e770d00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e770d00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e770d00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e770d00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e770d00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e770d00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e770d00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e770d00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e770d00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e770d00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e770d00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e770d00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e770d00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e770d00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e770d00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e770d00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e770d00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e770d00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e770d00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e770d00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e770d00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e770d00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e770d00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e770d00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e770d00, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x12e770040;
T_1 ;
    %wait E_0x12e761040;
    %load/vec4 v0x12e7710a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e770d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e770d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e770d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e770d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e770d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e770d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e770d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e770d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e770d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e770d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e770d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e770d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e770d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e770d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e770d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e770d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e770d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e770d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e770d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e770d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e770d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e770d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e770d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e770d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e770d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e770d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e770d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e770d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e770d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e770d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e770d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e770d00, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x12e770880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x12e771150_0;
    %load/vec4 v0x12e771370_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x12e7711e0_0;
    %load/vec4 v0x12e771370_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e770d00, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12e76df50;
T_2 ;
    %wait E_0x12e76e160;
    %load/vec4 v0x12e76e2f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12e76e190_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x12e76e2f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x12e76e190_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x12e76e2f0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x12e76e250_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12e76e190_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x12e76e190_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12e76e190_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12e76e190_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x12e76e190_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x12e76d7a0;
T_3 ;
    %wait E_0x12e76da10;
    %load/vec4 v0x12e76db20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e76dd40_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x12e76dbd0_0;
    %load/vec4 v0x12e76dc90_0;
    %and;
    %assign/vec4 v0x12e76dd40_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x12e76dbd0_0;
    %load/vec4 v0x12e76dc90_0;
    %or;
    %assign/vec4 v0x12e76dd40_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x12e76dbd0_0;
    %load/vec4 v0x12e76dc90_0;
    %add;
    %assign/vec4 v0x12e76dd40_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x12e76dbd0_0;
    %load/vec4 v0x12e76dc90_0;
    %sub;
    %assign/vec4 v0x12e76dd40_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x12e76dbd0_0;
    %load/vec4 v0x12e76dc90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x12e76dd40_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x12e76dbd0_0;
    %load/vec4 v0x12e76dc90_0;
    %or;
    %inv;
    %assign/vec4 v0x12e76dd40_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x12e76fbb0;
T_4 ;
    %wait E_0x12e761040;
    %load/vec4 v0x12e76ff40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x12e76fdd0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x12e76fe80_0;
    %assign/vec4 v0x12e76fdd0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12e76d3e0;
T_5 ;
    %wait E_0x12e76d730;
    %load/vec4 v0x12e772900_0;
    %load/vec4 v0x12e772850_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x12e772080_0;
    %load/vec4 v0x12e773680_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12e7735d0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x12e773280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x12e772080_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x12e7731e0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x12e7735d0_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x12e773320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x12e773710_0;
    %store/vec4 v0x12e7735d0_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x12e772080_0;
    %store/vec4 v0x12e7735d0_0, 0, 32;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x12e758c70;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e774050_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12e774050_0;
    %inv;
    %store/vec4 v0x12e774050_0, 0, 1;
    %delay 4, 0;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %end;
    .thread T_6;
    .scope S_0x12e758c70;
T_7 ;
    %fork t_1, S_0x12e746480;
    %jmp t_0;
    .scope S_0x12e746480;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e774750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12e7740e0_0, 0, 1;
    %wait E_0x12e761040;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12e774750_0, 0, 1;
    %wait E_0x12e761040;
    %delay 2, 0;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x12e76d190_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x12e76d240_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x12e76d2f0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12e7116e0_0, 0, 16;
    %load/vec4 v0x12e76d190_0;
    %load/vec4 v0x12e76d240_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e76d2f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e7116e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12e76d0f0_0, 0, 32;
    %load/vec4 v0x12e76d0f0_0;
    %store/vec4 v0x12e7745f0_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x12e7742d0_0, 0, 32;
    %delay 2, 0;
    %wait E_0x12e761040;
    %delay 2, 0;
    %pushi/vec4 4194312, 0, 32;
    %store/vec4 v0x12e7745f0_0, 0, 32;
    %wait E_0x12e761040;
    %delay 2, 0;
    %load/vec4 v0x12e7744c0_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 79 "$fatal", 32'sb00000000000000000000000000000001, "instruction address is wrong" {0 0 0};
T_7.1 ;
    %vpi_call/w 3 81 "$display", "succ" {0 0 0};
    %vpi_call/w 3 82 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .scope S_0x12e758c70;
t_0 %join;
    %end;
    .thread T_7;
    .scope S_0x12e7497c0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12e774cd0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x12e774cd0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x12e774cd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e774d80, 0, 4;
    %load/vec4 v0x12e774cd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12e774cd0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x12e7497c0;
T_9 ;
    %wait E_0x12e7747e0;
    %load/vec4 v0x12e774b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x12e774c20_0;
    %ix/getv 3, v0x12e774950_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e774d80, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12e746b20;
T_10 ;
    %fork t_3, S_0x12e774f10;
    %jmp t_2;
    .scope S_0x12e774f10;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12e7750d0_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x12e7750d0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x12e7750d0_0;
    %store/vec4a v0x12e775410, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12e7750d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x12e7750d0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e775410, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e775410, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12e775410, 4, 0;
    %end;
    .scope S_0x12e746b20;
t_2 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/jr_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
