--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml SOCMF.twx SOCMF.ncd -o SOCMF.twr SOCMF.pcf -ucf
SOCMFucf.ucf

Design file:              SOCMF.ncd
Physical constraint file: SOCMF.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_100mhz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
BTN<0>      |    3.649(R)|      SLOW  |   -0.344(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
BTN<1>      |    4.342(R)|      SLOW  |   -0.948(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
BTN<2>      |    3.112(R)|      SLOW  |   -0.154(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
BTN<3>      |    3.234(R)|      SLOW  |   -0.296(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<0>       |    6.057(R)|      SLOW  |   -0.901(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<1>       |    5.478(R)|      SLOW  |   -1.104(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SW<2>       |    5.427(R)|      SLOW  |   -1.150(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<3>       |    6.893(R)|      SLOW  |   -1.251(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SW<4>       |    6.365(R)|      SLOW  |   -1.355(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SW<5>       |    5.904(R)|      SLOW  |   -1.127(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SW<6>       |    5.477(R)|      SLOW  |   -0.481(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<7>       |    5.782(R)|      SLOW  |   -0.977(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_100mhz to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
AN<0>       |         9.572(R)|      SLOW  |         5.111(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
AN<1>       |         9.447(R)|      SLOW  |         5.192(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
AN<2>       |         9.256(R)|      SLOW  |         5.052(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
AN<3>       |         9.399(R)|      SLOW  |         5.074(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<0>  |        13.667(R)|      SLOW  |         5.727(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<1>  |        14.054(R)|      SLOW  |         5.825(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<2>  |        14.051(R)|      SLOW  |         5.618(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<3>  |        14.129(R)|      SLOW  |         5.961(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<4>  |        14.192(R)|      SLOW  |         5.843(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<5>  |        14.011(R)|      SLOW  |         5.916(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<6>  |        13.843(R)|      SLOW  |         5.620(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEGMENT<7>  |        13.309(R)|      SLOW  |         6.322(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    5.370|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Mar 09 19:44:26 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 300 MB



