#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun May 30 19:29:17 2021
# Process ID: 4088
# Current directory: /heplnw039/tschuh/vivadoProjects/binaryTree/binaryTree.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /heplnw039/tschuh/vivadoProjects/binaryTree/binaryTree.runs/synth_1/top.vds
# Journal file: /heplnw039/tschuh/vivadoProjects/binaryTree/binaryTree.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xcvu9p-flga2104-2L-e -flatten_hierarchy none -keep_equivalent_registers -no_srlextract -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4134
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2424.965 ; gain = 0.004 ; free physical = 24318 ; free virtual = 87200
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/heplnw039/tschuh/vivadoProjects/binaryTree/binaryTree.srcs/sources_1/new/top.vhd:15]
INFO: [Synth 8-3491] module 'btd_top' declared at '/heplnw039/tschuh/vivadoProjects/binaryTree/binaryTree.srcs/sources_1/new/btd_top.vhd:6' bound to instance 'c' of component 'btd_top' [/heplnw039/tschuh/vivadoProjects/binaryTree/binaryTree.srcs/sources_1/new/top.vhd:41]
INFO: [Synth 8-638] synthesizing module 'btd_top' [/heplnw039/tschuh/vivadoProjects/binaryTree/binaryTree.srcs/sources_1/new/btd_top.vhd:15]
INFO: [Synth 8-3491] module 'btd_aligner' declared at '/heplnw039/tschuh/vivadoProjects/binaryTree/binaryTree.srcs/sources_1/new/btd_aligner.vhd:7' bound to instance 'aligner' of component 'btd_aligner' [/heplnw039/tschuh/vivadoProjects/binaryTree/binaryTree.srcs/sources_1/new/btd_top.vhd:48]
INFO: [Synth 8-638] synthesizing module 'btd_aligner' [/heplnw039/tschuh/vivadoProjects/binaryTree/binaryTree.srcs/sources_1/new/btd_aligner.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'btd_aligner' (1#1) [/heplnw039/tschuh/vivadoProjects/binaryTree/binaryTree.srcs/sources_1/new/btd_aligner.vhd:16]
INFO: [Synth 8-3491] module 'btd_decoder' declared at '/heplnw039/tschuh/vivadoProjects/binaryTree/binaryTree.srcs/sources_1/new/btd_decoder.vhd:7' bound to instance 'decoder' of component 'btd_decoder' [/heplnw039/tschuh/vivadoProjects/binaryTree/binaryTree.srcs/sources_1/new/btd_top.vhd:50]
INFO: [Synth 8-638] synthesizing module 'btd_decoder' [/heplnw039/tschuh/vivadoProjects/binaryTree/binaryTree.srcs/sources_1/new/btd_decoder.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'btd_decoder' (2#1) [/heplnw039/tschuh/vivadoProjects/binaryTree/binaryTree.srcs/sources_1/new/btd_decoder.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'btd_top' (3#1) [/heplnw039/tschuh/vivadoProjects/binaryTree/binaryTree.srcs/sources_1/new/btd_top.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [/heplnw039/tschuh/vivadoProjects/binaryTree/binaryTree.srcs/sources_1/new/top.vhd:15]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:02:24 ; elapsed = 00:02:29 . Memory (MB): peak = 5029.758 ; gain = 2604.797 ; free physical = 22599 ; free virtual = 85513
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:32 ; elapsed = 00:02:37 . Memory (MB): peak = 5029.758 ; gain = 2604.797 ; free physical = 23256 ; free virtual = 86170
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-flga2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcvu9p-flga2104-2L-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:32 ; elapsed = 00:02:38 . Memory (MB): peak = 5049.684 ; gain = 2624.723 ; free physical = 23253 ; free virtual = 86168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:39 ; elapsed = 00:04:38 . Memory (MB): peak = 5073.762 ; gain = 2648.801 ; free physical = 17794 ; free virtual = 80742
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              16K Bit	(512 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 5531  
	   3 Input   16 Bit        Muxes := 1886  
	   6 Input   16 Bit        Muxes := 1     
	   9 Input   16 Bit        Muxes := 3643  
	   4 Input   16 Bit        Muxes := 3636  
	   4 Input   15 Bit        Muxes := 1825  
	   2 Input   15 Bit        Muxes := 2667  
	   9 Input   15 Bit        Muxes := 1818  
	   3 Input   15 Bit        Muxes := 849   
	   4 Input   14 Bit        Muxes := 907   
	   2 Input   14 Bit        Muxes := 1393  
	   9 Input   14 Bit        Muxes := 912   
	   3 Input   14 Bit        Muxes := 481   
	   4 Input   13 Bit        Muxes := 459   
	   2 Input   13 Bit        Muxes := 651   
	   9 Input   13 Bit        Muxes := 453   
	   3 Input   13 Bit        Muxes := 198   
	   2 Input   12 Bit        Muxes := 358   
	   6 Input   12 Bit        Muxes := 1     
	   9 Input   12 Bit        Muxes := 229   
	   4 Input   12 Bit        Muxes := 224   
	   3 Input   12 Bit        Muxes := 128   
	   4 Input   11 Bit        Muxes := 117   
	   2 Input   11 Bit        Muxes := 155   
	   9 Input   11 Bit        Muxes := 112   
	   3 Input   11 Bit        Muxes := 43    
	   4 Input   10 Bit        Muxes := 55    
	   2 Input   10 Bit        Muxes := 91    
	   9 Input   10 Bit        Muxes := 58    
	   3 Input   10 Bit        Muxes := 33    
	   4 Input    9 Bit        Muxes := 31    
	   2 Input    9 Bit        Muxes := 35    
	   9 Input    9 Bit        Muxes := 27    
	   3 Input    9 Bit        Muxes := 8     
	   2 Input    8 Bit        Muxes := 26    
	   6 Input    8 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 15    
	   4 Input    8 Bit        Muxes := 12    
	   3 Input    8 Bit        Muxes := 10    
	   4 Input    7 Bit        Muxes := 9     
	   2 Input    7 Bit        Muxes := 7     
	   9 Input    7 Bit        Muxes := 6     
	   3 Input    7 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 6     
	   9 Input    6 Bit        Muxes := 4     
	   3 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 126   
	   3 Input    5 Bit        Muxes := 44    
	   4 Input    5 Bit        Muxes := 3     
	   9 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 33    
	   3 Input    4 Bit        Muxes := 10    
	   6 Input    4 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   4 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:02 ; elapsed = 00:06:02 . Memory (MB): peak = 5073.770 ; gain = 2648.809 ; free physical = 17798 ; free virtual = 80809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|c/aligner   | ram_reg    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:02 ; elapsed = 00:06:02 . Memory (MB): peak = 5073.770 ; gain = 2648.809 ; free physical = 17798 ; free virtual = 80809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|c/aligner   | ram_reg    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance c/aligner/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:03 ; elapsed = 00:06:03 . Memory (MB): peak = 5073.770 ; gain = 2648.809 ; free physical = 17813 ; free virtual = 80823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:05 ; elapsed = 00:06:05 . Memory (MB): peak = 5073.770 ; gain = 2648.809 ; free physical = 17813 ; free virtual = 80823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:05 ; elapsed = 00:06:05 . Memory (MB): peak = 5073.770 ; gain = 2648.809 ; free physical = 17813 ; free virtual = 80823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:05 ; elapsed = 00:06:05 . Memory (MB): peak = 5073.770 ; gain = 2648.809 ; free physical = 17813 ; free virtual = 80823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     3|
|2     |LUT2     |    41|
|3     |LUT3     |   100|
|4     |LUT4     |    96|
|5     |LUT5     |   228|
|6     |LUT6     |   563|
|7     |MUXF7    |     2|
|8     |RAMB18E2 |     1|
|9     |FDRE     |   156|
+------+---------+------+

Report Instance Areas: 
+------+------------+------------+------+
|      |Instance    |Module      |Cells |
+------+------------+------------+------+
|1     |top         |            |  1190|
|2     |  c         |btd_top     |  1156|
|3     |    aligner |btd_aligner |   779|
|4     |    decoder |btd_decoder |   377|
+------+------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:05 ; elapsed = 00:06:05 . Memory (MB): peak = 5073.770 ; gain = 2648.809 ; free physical = 17813 ; free virtual = 80823
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:08 ; elapsed = 00:06:09 . Memory (MB): peak = 5077.672 ; gain = 2652.711 ; free physical = 23351 ; free virtual = 86362
Synthesis Optimization Complete : Time (s): cpu = 00:06:08 ; elapsed = 00:06:09 . Memory (MB): peak = 5077.672 ; gain = 2652.711 ; free physical = 23351 ; free virtual = 86362
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5077.672 ; gain = 0.000 ; free physical = 23342 ; free virtual = 86353
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5121.789 ; gain = 0.000 ; free physical = 23279 ; free virtual = 86289
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:10 ; elapsed = 00:06:12 . Memory (MB): peak = 5121.789 ; gain = 2708.957 ; free physical = 23450 ; free virtual = 86460
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/heplnw039/tschuh/vivadoProjects/binaryTree/binaryTree.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 30 19:35:47 2021...
