// Seed: 1613080169
module module_0 #(
    parameter id_3 = 32'd70,
    parameter id_6 = 32'd37
) (
    output wire id_0,
    output wand id_1
);
  parameter id_3 = -1;
  supply1 id_4 = 1;
  wor [id_3 : id_3] id_5 = -1;
  assign id_0 = -1;
  wire _id_6 = !1;
  assign id_5 = -1 - id_6;
  wire id_7 = id_4;
  assign module_1._id_2 = 0;
  logic [id_6  &&  -1 'b0 : -1] id_8;
  tri0 id_9 = (id_6) !== -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd9,
    parameter id_3 = 32'd87
) (
    output wor   id_0,
    input  tri1  id_1,
    output wand  _id_2,
    input  uwire _id_3
);
  bit id_5;
  ;
  logic [id_2 : id_3] id_6;
  localparam id_7 = 1;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  initial begin : LABEL_0
    for (id_0 = !1; 1; id_5 = id_1) begin : LABEL_1
      if (1) cover (id_6);
    end
  end
  assign id_0 = id_5;
endmodule
