{"Source Block": ["oh/src/spi/hdl/spi_master_regs.v@49:59@HdlIdDef", "   reg \t\t     access_out;\n   reg [AW-1:0]      dstaddr_out;   \n   reg [4:0] \t     ctrlmode_out;   \n   reg [1:0] \t     datamode_out;\n   \n   integer \t     i;\n\n   wire [31:0] \t     reg_wdata;\n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n"], "Clone Blocks": [["oh/src/emesh/hdl/emesh_readback.v@35:45", "   // End of automatics\n\n   reg [1:0] \t\tdatamode_out;\n   reg [4:0] \t\tctrlmode_out;\n   reg [AW-1:0] \tdstaddr_out; \t\n   wire [AW-1:0] \tdata_out;\n   wire [AW-1:0] \tsrcaddr_out;\n   reg \t\t\taccess_out;\n   \n   //########################################\n   //# Parse packet\n"], ["oh/src/spi/hdl/spi_master_regs.v@51:61", "   reg [4:0] \t     ctrlmode_out;   \n   reg [1:0] \t     datamode_out;\n   \n   integer \t     i;\n\n   wire [31:0] \t     reg_wdata;\n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From pe2 of packet2emesh.v\n"], ["oh/src/spi/hdl/spi_master_regs.v@47:57", "   reg [AW-1:0]      reg_rdata;\n   reg \t\t     autotran;\n   reg \t\t     access_out;\n   reg [AW-1:0]      dstaddr_out;   \n   reg [4:0] \t     ctrlmode_out;   \n   reg [1:0] \t     datamode_out;\n   \n   integer \t     i;\n\n   wire [31:0] \t     reg_wdata;\n   \n"], ["oh/src/emesh/hdl/emesh_readback.v@36:46", "\n   reg [1:0] \t\tdatamode_out;\n   reg [4:0] \t\tctrlmode_out;\n   reg [AW-1:0] \tdstaddr_out; \t\n   wire [AW-1:0] \tdata_out;\n   wire [AW-1:0] \tsrcaddr_out;\n   reg \t\t\taccess_out;\n   \n   //########################################\n   //# Parse packet\n   //#######################################  \n"]], "Diff Content": {"Delete": [[54, "   integer \t     i;\n"]], "Add": []}}