0.4
2016.2
/home/strawberrylin/gitrepository/VerilogCourseDesign/mathclockdesign/course_design_1.sim/sim_1/behav/glbl.v,1464879896,verilog,,,,,,,,,,,
/home/strawberrylin/gitrepository/VerilogCourseDesign/mathclockdesign/course_design_1.srcs/sim_1/new/choose_seg_tb.v,1475170182,verilog,,,,,,,,,,,
/home/strawberrylin/gitrepository/VerilogCourseDesign/mathclockdesign/course_design_1.srcs/sources_1/new/choose_seg.v,1475169388,verilog,,,,,,,,,,,
/home/strawberrylin/gitrepository/VerilogCourseDesign/mathclockdesign/course_design_1.srcs/sources_1/new/dclock_1000HZ.v,1475135164,verilog,,,,,,,,,,,
/home/strawberrylin/gitrepository/VerilogCourseDesign/mathclockdesign/course_design_1.srcs/sources_1/new/seven_segment.v,1475135164,verilog,,,,,,,,,,,
