//`timescale 1ns / 1ps
////////////////////////////////////////////////////////////////////////////////////
//// Company: 
//// Engineer: 
//// 
//// Create Date: 05/22/2019 12:56:46 PM
//// Design Name: 
//// Module Name: ACD_simu
//// Project Name: 
//// Target Devices: 
//// Tool Versions: 
//// Description: 
//// 
//// Dependencies: 
//// 
//// Revision:
//// Revision 0.01 - File Created
//// Additional Comments:
//// 
////////////////////////////////////////////////////////////////////////////////////


//module ACD_simu(clk, reset, hi_muxsel, start, step_up, ctrl_start,
// dacclk, ctrl_2_dac, done, mode,i_out,i_mid, i_conv
//    );
    
//    //system inputs
//        output reg clk, reset, start, step_up, ctrl_start;
//        //adc inputs
//        wire dco_p, dco_n, da_p, da_n, db_p, db_n;
        
//        wire hi_muxsel, done;
//        //adc outputs
//        wire aclk_p, aclk_n, cnv_p, cnv_n, tp, tl;
//        output wire [13:0] ctrl_2_dac;
//        //controller outputs
//        output wire [31:0] i_out;
//        output wire [13:0] i_mid;
//        output wire [13:0] i_conv;
//        //dac outputs
//        output wire dacclk, mode;
      
//        ACD acd_inst(.clk(clk), .reset(reset), .start(startup_FF), .step_up(step_up_FF), .ctrl_start(ctrl_start), .dco_p(dco_p), .dco_n(dco_n)
//        ,.da_p(da_p), .da_n(da_n), .db_p(db_p), .db_n(db_n),.aclk_p(aclk_p), .aclk_n(aclk_n), 
//        .cnv_p(cnv_p), .cnv_n(cnv_n), .tp(tp), .tl(tl), .ctrl_2_dac(ctrl_2_dac), .dacclk(dacclk), 
//        .done(ctrl_ready_flg), .mode(mode)); 
        
//        always()

//endmodule
