
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Sat Oct 26 00:50:43 CDT 2019
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Sat Oct 26 00:50:43 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/newhdd/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_29.tcl'
INFO: [HLS 200-10] Opening project '/newhdd/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/newhdd/logicpy/ip/conv2d'
WARNING: [HLS 200-40] No /newhdd/logicpy/ip/conv2d/hls_conv2d/solution29/solution29.aps file found.
Sourcing Tcl script './tcl_scripts/run_hls_23.tcl'
INFO: [HLS 200-10] Opening project '/newhdd/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/newhdd/logicpy/ip/conv2d/hls_conv2d/solution29'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Creating and opening solution '/newhdd/logicpy/ip/conv2d/hls_conv2d/solution23'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Sat Oct 26 00:50:43 CDT 2019
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Sat Oct 26 00:50:43 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/newhdd/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_22.tcl'
INFO: [HLS 200-10] Opening project '/newhdd/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/newhdd/logicpy/ip/conv2d/hls_conv2d/solution22'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/newhdd/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_27.tcl'
INFO: [HLS 200-10] Opening project '/newhdd/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/newhdd/logicpy/ip/conv2d/hls_conv2d/solution27'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Sat Oct 26 00:50:43 CDT 2019

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/newhdd/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_26.tcl'
INFO: [HLS 200-10] Opening project '/newhdd/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/newhdd/logicpy/ip/conv2d/hls_conv2d/solution26'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Sat Oct 26 00:50:43 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/newhdd/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_24.tcl'
INFO: [HLS 200-10] Opening project '/newhdd/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/newhdd/logicpy/ip/conv2d/hls_conv2d/solution24'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 489 ; free virtual = 36878
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 489 ; free virtual = 36878
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 486 ; free virtual = 36875
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 486 ; free virtual = 36875
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 488 ; free virtual = 36877
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 488 ; free virtual = 36877
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 490 ; free virtual = 36878
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 490 ; free virtual = 36878
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 489 ; free virtual = 36877
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 489 ; free virtual = 36877
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 491 ; free virtual = 36879
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 490 ; free virtual = 36879
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 487 ; free virtual = 36875
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-501] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 486 ; free virtual = 36874
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 485 ; free virtual = 36873
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 485 ; free virtual = 36873
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dot_i5' (conv2d.cpp:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' partially with a factor of 4.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'dot_i5' (conv2d.cpp:10) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 488 ; free virtual = 36876
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 470 ; free virtual = 36859
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 468 ; free virtual = 36857
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i1' (conv2d.cpp:6:49) in function 'conv2d' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dot_i5' (conv2d.cpp:10) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' completely with a factor of 239.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 443 ; free virtual = 36832
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i1' (conv2d.cpp:6:49) in function 'conv2d' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-501] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [XFORM 203-501] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 450 ; free virtual = 36839
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 449 ; free virtual = 36838
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 447 ; free virtual = 36835
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [XFORM 203-501] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [XFORM 203-501] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [XFORM 203-501] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' partially with a factor of 4.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 457 ; free virtual = 36846
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 455 ; free virtual = 36844
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i1' (conv2d.cpp:6) in function 'conv2d' for pipelining.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 451 ; free virtual = 36840
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-489] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' completely with a factor of 239.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 425 ; free virtual = 36814
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_010_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_010_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_010_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_010_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_010_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_010_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_010_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_010_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_114_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_114_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_114_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_114_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_114_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_114_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_114_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_114_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_010_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
INFO: [XFORM 203-501] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_010_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_010_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_010_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 428 ; free virtual = 36817
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_010_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_010_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_010_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_010_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
INFO: [SCHED 204-11] Finished scheduling.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 428 ; free virtual = 36817
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_114_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_114_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_114_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_114_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_114_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_114_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_114_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_114_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
INFO: [XFORM 203-501] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [XFORM 203-501] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' partially with a factor of 4.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
INFO: [HLS 200-111]  Elapsed time: 10.92 seconds; current allocated memory: 107.617 MB.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 422 ; free virtual = 36811
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 406 ; free virtual = 36796
INFO: [HLS 200-111]  Elapsed time: 11.13 seconds; current allocated memory: 107.616 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 403 ; free virtual = 36793
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 110.211 MB.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.45 seconds; current allocated memory: 108.097 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.42 seconds; current allocated memory: 108.360 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 14 loops have been pipelined in this design.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (4.33782ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp1', conv2d.cpp:11) (4.34 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 111.129 MB.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 115.780 MB.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 110.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 111.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 116.000 MB.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 117.478 MB.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 115.779 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 892.016 ; gain = 192.000 ; free physical = 322 ; free virtual = 36738
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 13.86 seconds; peak allocated memory: 115.780 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Oct 26 00:50:57 2019...
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 892.016 ; gain = 192.000 ; free physical = 400 ; free virtual = 36822
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 14.26 seconds; peak allocated memory: 116.000 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Oct 26 00:50:57 2019...
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 908.016 ; gain = 208.000 ; free physical = 517 ; free virtual = 36943
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 892.016 ; gain = 192.000 ; free physical = 516 ; free virtual = 36941
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 15.01 seconds; peak allocated memory: 117.478 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Oct 26 00:50:58 2019...
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 892.016 ; gain = 192.000 ; free physical = 636 ; free virtual = 37061
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 15.57 seconds; peak allocated memory: 115.779 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Oct 26 00:50:58 2019...
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 908.016 ; gain = 208.000 ; free physical = 731 ; free virtual = 37156

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Sat Oct 26 00:51:00 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/newhdd/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_21.tcl'
INFO: [HLS 200-10] Opening project '/newhdd/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/newhdd/logicpy/ip/conv2d/hls_conv2d/solution21'.
INFO: [HLS 200-10] Cleaning up the solution database.

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Sat Oct 26 00:51:01 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/newhdd/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_20.tcl'
INFO: [HLS 200-10] Opening project '/newhdd/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/newhdd/logicpy/ip/conv2d/hls_conv2d/solution20'.
INFO: [HLS 200-10] Cleaning up the solution database.

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Sat Oct 26 00:51:01 CDT 2019
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/newhdd/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_19.tcl'
INFO: [HLS 200-10] Opening project '/newhdd/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/newhdd/logicpy/ip/conv2d/hls_conv2d/solution19'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Sat Oct 26 00:51:02 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/newhdd/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_18.tcl'
INFO: [HLS 200-10] Opening project '/newhdd/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/newhdd/logicpy/ip/conv2d/hls_conv2d/solution18'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 228 ; free virtual = 36453
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 228 ; free virtual = 36453
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 255 ; free virtual = 36480
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 255 ; free virtual = 36480
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 262 ; free virtual = 36487
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 262 ; free virtual = 36487
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 234 ; free virtual = 36459
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i1' (conv2d.cpp:6:49) in function 'conv2d' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 234 ; free virtual = 36460
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 234 ; free virtual = 36460
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 228 ; free virtual = 36453
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 229 ; free virtual = 36454
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 229 ; free virtual = 36454
INFO: [HLS 200-10] Starting code transformations ...
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_010_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_010_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_010_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_010_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_010_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_010_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_010_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_010_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
INFO: [XFORM 203-501] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_114_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_114_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_114_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 236 ; free virtual = 36462
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_114_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_114_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_114_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_114_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_114_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 235 ; free virtual = 36460
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
INFO: [XFORM 203-501] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [XFORM 203-501] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' partially with a factor of 4.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: dot_i4): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 43.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 209 ; free virtual = 36434
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.75 seconds; current allocated memory: 107.679 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 207 ; free virtual = 36432
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 207 ; free virtual = 36432
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 205 ; free virtual = 36430
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [XFORM 203-501] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' partially with a factor of 4.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 214 ; free virtual = 36439
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 213 ; free virtual = 36438
INFO: [XFORM 203-501] Unrolling loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' partially with a factor of 4.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 192 ; free virtual = 36418
INFO: [XFORM 203-541] Flattening a loop nest 'dot_i4' (conv2d.cpp:9:50) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'dot_i4' (conv2d.cpp:9:50) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'dot_i4' (conv2d.cpp:9:50) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'dot_i4' (conv2d.cpp:9:50) in function 'conv2d'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i1' (conv2d.cpp:6:49) in function 'conv2d' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 210 ; free virtual = 36400
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.32 seconds; current allocated memory: 107.268 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 6 loops have been pipelined in this design.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 208 ; free virtual = 36399
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [SCHED 204-61] Pipelining loop 'dot_i4_dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_s', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_s', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_s', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_s', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_s', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_s', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 26.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4_dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 26.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4_dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 205 ; free virtual = 36396
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 26.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4_dot_i5'.
INFO: [BIND 205-100] Starting micro-architecture generation ...
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
INFO: [BIND 205-101] Performing variable lifetime analysis.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_3', conv2d.cpp:11) and 'fadd' operation ('tmp3_3', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 109.397 MB.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.73 seconds; current allocated memory: 106.443 MB.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.44 seconds; current allocated memory: 106.719 MB.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 110.258 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 107.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 108.584 MB.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 110.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 113.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 111.981 MB.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 115.812 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 892.016 ; gain = 192.000 ; free physical = 212 ; free virtual = 36323
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 14.32 seconds; peak allocated memory: 113.536 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Oct 26 00:51:15 2019...
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 892.016 ; gain = 192.000 ; free physical = 351 ; free virtual = 36461
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 892.016 ; gain = 192.000 ; free physical = 350 ; free virtual = 36460
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 14.09 seconds; peak allocated memory: 111.981 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Oct 26 00:51:15 2019...
INFO: [HLS 200-112] Total elapsed time: 13.4 seconds; peak allocated memory: 110.671 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Oct 26 00:51:15 2019...
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 892.016 ; gain = 192.000 ; free physical = 603 ; free virtual = 36714
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 16.02 seconds; peak allocated memory: 115.812 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Oct 26 00:51:16 2019...

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Sat Oct 26 00:51:18 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/newhdd/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_16.tcl'
INFO: [HLS 200-10] Opening project '/newhdd/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/newhdd/logicpy/ip/conv2d/hls_conv2d/solution16'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Sat Oct 26 00:51:18 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/newhdd/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_17.tcl'
INFO: [HLS 200-10] Opening project '/newhdd/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/newhdd/logicpy/ip/conv2d/hls_conv2d/solution17'.
INFO: [HLS 200-10] Cleaning up the solution database.

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Sat Oct 26 00:51:18 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/newhdd/logicpy/ip/conv2d'

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
Sourcing Tcl script './tcl_scripts/run_hls_15.tcl'
INFO: [HLS 200-10] Opening project '/newhdd/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/newhdd/logicpy/ip/conv2d/hls_conv2d/solution15'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Sat Oct 26 00:51:18 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/newhdd/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_14.tcl'
INFO: [HLS 200-10] Opening project '/newhdd/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/newhdd/logicpy/ip/conv2d/hls_conv2d/solution14'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 208 ; free virtual = 36319
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 208 ; free virtual = 36319
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 214 ; free virtual = 36325
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 213 ; free virtual = 36324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 244 ; free virtual = 36355
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 244 ; free virtual = 36355
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [XFORM 203-501] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 206 ; free virtual = 36317
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 205 ; free virtual = 36316
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dot_i4' (conv2d.cpp:9) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dot_i5' (conv2d.cpp:10) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 194 ; free virtual = 36305
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 193 ; free virtual = 36304
INFO: [XFORM 203-541] Flattening a loop nest 'hmap_i1' (conv2d.cpp:6:49) in function 'conv2d'.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 193 ; free virtual = 36304
INFO: [XFORM 203-501] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 203 ; free virtual = 36314
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dot_i4' (conv2d.cpp:9) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'dot_i5' (conv2d.cpp:10) because its parent loop or function is pipelined.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 203 ; free virtual = 36314
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dot_i4' (conv2d.cpp:9) because its parent loop or function is pipelined.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 213 ; free virtual = 36324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 213 ; free virtual = 36324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 199 ; free virtual = 36310
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 211 ; free virtual = 36286
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 211 ; free virtual = 36286
INFO: [XFORM 203-541] Flattening a loop nest 'hmap_i1' (conv2d.cpp:6:49) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'hmap_i1' (conv2d.cpp:6:49) in function 'conv2d'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 208 ; free virtual = 36283
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'hmap_i1_hmap_i2'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 206 ; free virtual = 36281
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i1_hmap_i2'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [HLS 200-111]  Elapsed time: 10.83 seconds; current allocated memory: 105.657 MB.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i1_hmap_i2'.
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-111]  Elapsed time: 10.55 seconds; current allocated memory: 105.654 MB.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.12 seconds; current allocated memory: 105.654 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 107.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [BIND 205-101] Binding ...
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 107.187 MB.
INFO: [XFORM 203-501] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 203 ; free virtual = 36280
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 203 ; free virtual = 36280
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 107.184 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'dot_i4' (conv2d.cpp:9) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dot_i5' (conv2d.cpp:10) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 182 ; free virtual = 36261
INFO: [XFORM 203-541] Flattening a loop nest 'hmap_i1' (conv2d.cpp:6:49) in function 'conv2d'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 109.581 MB.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 109.581 MB.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 109.585 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 213 ; free virtual = 36258
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'hmap_i1_hmap_i2'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.61 seconds; current allocated memory: 105.659 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 107.189 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 213 ; free virtual = 36231
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 13.11 seconds; peak allocated memory: 109.581 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Oct 26 00:51:31 2019...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 109.586 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 326 ; free virtual = 36349
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 13.56 seconds; peak allocated memory: 109.585 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Oct 26 00:51:31 2019...
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 458 ; free virtual = 36479
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 13.31 seconds; peak allocated memory: 109.581 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Oct 26 00:51:31 2019...
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 521 ; free virtual = 36545
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 14.21 seconds; peak allocated memory: 109.586 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Oct 26 00:51:32 2019...

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Sat Oct 26 00:51:34 CDT 2019

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/newhdd/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_13.tcl'
INFO: [HLS 200-10] Opening project '/newhdd/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/newhdd/logicpy/ip/conv2d/hls_conv2d/solution13'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Sat Oct 26 00:51:34 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/newhdd/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_11.tcl'
INFO: [HLS 200-10] Opening project '/newhdd/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Creating and opening solution '/newhdd/logicpy/ip/conv2d/hls_conv2d/solution11'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Sat Oct 26 00:51:34 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/newhdd/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_12.tcl'
INFO: [HLS 200-10] Opening project '/newhdd/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/newhdd/logicpy/ip/conv2d/hls_conv2d/solution12'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Sat Oct 26 00:51:36 CDT 2019
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/newhdd/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_10.tcl'
INFO: [HLS 200-10] Opening project '/newhdd/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/newhdd/logicpy/ip/conv2d/hls_conv2d/solution10'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 238 ; free virtual = 36191
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 238 ; free virtual = 36191
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 225 ; free virtual = 36178
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 225 ; free virtual = 36178
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 251 ; free virtual = 36204
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 250 ; free virtual = 36204
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 261 ; free virtual = 36215
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 261 ; free virtual = 36215
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'dot_i4' (conv2d.cpp:9) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'dot_i5' (conv2d.cpp:10) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 236 ; free virtual = 36190
INFO: [XFORM 203-541] Flattening a loop nest 'hmap_i1' (conv2d.cpp:6:49) in function 'conv2d'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 231 ; free virtual = 36185
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'hmap_i1_hmap_i2'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.66 seconds; current allocated memory: 105.692 MB.
INFO: [XFORM 203-501] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 215 ; free virtual = 36169
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 214 ; free virtual = 36168
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dot_i5' (conv2d.cpp:10) because its parent loop or function is pipelined.
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 223 ; free virtual = 36178
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 222 ; free virtual = 36177
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 232 ; free virtual = 36186
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 232 ; free virtual = 36186
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'dot_i4' (conv2d.cpp:9) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 213 ; free virtual = 36167
INFO: [XFORM 203-541] Flattening a loop nest 'hmap_i1' (conv2d.cpp:6:49) in function 'conv2d'.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 107.207 MB.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 196 ; free virtual = 36150
INFO: [XFORM 203-541] Flattening a loop nest 'hmap_i1' (conv2d.cpp:6:49) in function 'conv2d'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 193 ; free virtual = 36147
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 192 ; free virtual = 36147
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i1_hmap_i2'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 109.588 MB.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i1_hmap_i2'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.06 seconds; current allocated memory: 105.675 MB.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.44 seconds; current allocated memory: 105.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 107.189 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 221 ; free virtual = 36143
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 220 ; free virtual = 36143
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'dot_i5' (conv2d.cpp:10) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 107.190 MB.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 109.587 MB.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 197 ; free virtual = 36122
INFO: [XFORM 203-541] Flattening a loop nest 'hmap_i1' (conv2d.cpp:6:49) in function 'conv2d'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 190 ; free virtual = 36115
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [SCHED 204-61] Pipelining loop 'hmap_i1_hmap_i2'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 109.587 MB.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.94 seconds; current allocated memory: 105.692 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 107.207 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 198 ; free virtual = 36096
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 13.43 seconds; peak allocated memory: 109.588 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Oct 26 00:51:47 2019...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 109.633 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 314 ; free virtual = 36214
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 13.27 seconds; peak allocated memory: 109.587 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Oct 26 00:51:47 2019...
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 431 ; free virtual = 36332
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 14.03 seconds; peak allocated memory: 109.587 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Oct 26 00:51:48 2019...
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 490 ; free virtual = 36393
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 13.46 seconds; peak allocated memory: 109.633 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Oct 26 00:51:49 2019...

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Sat Oct 26 00:51:50 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/newhdd/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_9.tcl'
INFO: [HLS 200-10] Opening project '/newhdd/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/newhdd/logicpy/ip/conv2d/hls_conv2d/solution9'.
INFO: [HLS 200-10] Cleaning up the solution database.

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Sat Oct 26 00:51:50 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/newhdd/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_8.tcl'
INFO: [HLS 200-10] Opening project '/newhdd/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/newhdd/logicpy/ip/conv2d/hls_conv2d/solution8'.
INFO: [HLS 200-10] Cleaning up the solution database.

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Sat Oct 26 00:51:51 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/newhdd/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_7.tcl'
INFO: [HLS 200-10] Opening project '/newhdd/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/newhdd/logicpy/ip/conv2d/hls_conv2d/solution7'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Sat Oct 26 00:51:52 CDT 2019
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/newhdd/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_6.tcl'
INFO: [HLS 200-10] Opening project '/newhdd/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/newhdd/logicpy/ip/conv2d/hls_conv2d/solution6'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 222 ; free virtual = 36055
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 222 ; free virtual = 36055
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 246 ; free virtual = 36079
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 246 ; free virtual = 36079
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 223 ; free virtual = 36056
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 247 ; free virtual = 36081
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hmap_i2' (conv2d.cpp:7) in function 'conv2d' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 222 ; free virtual = 36055
INFO: [XFORM 203-541] Flattening a loop nest 'hmap_i1' (conv2d.cpp:6:49) in function 'conv2d'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 213 ; free virtual = 36046
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 224 ; free virtual = 36057
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 224 ; free virtual = 36057
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [XFORM 203-501] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 233 ; free virtual = 36066
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 232 ; free virtual = 36065
INFO: [XFORM 203-501] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [XFORM 203-501] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [SCHED 204-61] Pipelining loop 'hmap_i1_hmap_i2'.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 208 ; free virtual = 36042
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 18, Depth = 107.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 201 ; free virtual = 36034
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-111]  Elapsed time: 10.54 seconds; current allocated memory: 105.660 MB.
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.43 seconds; current allocated memory: 105.686 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 202 ; free virtual = 36036
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 202 ; free virtual = 36036
INFO: [HLS 200-10] Starting code transformations ...
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 106.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [XFORM 203-501] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 206 ; free virtual = 36041
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 205 ; free virtual = 36040
INFO: [XFORM 203-501] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 107.191 MB.
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 109.327 MB.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 182 ; free virtual = 36018
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'hmap_i1' (conv2d.cpp:6:49) in function 'conv2d'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 214 ; free virtual = 36015
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_s', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_s', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_s', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_s', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_s', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_s', conv2d.cpp:11) and 'fadd' operation ('tmp3_s', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_1', conv2d.cpp:11) and 'fadd' operation ('tmp3_1', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'dot_i5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'fadd' operation ('tmp3_2', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 25.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 109.618 MB.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.67 seconds; current allocated memory: 105.455 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 106.430 MB.
INFO: [XFORM 203-501] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 208 ; free virtual = 36012
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 207 ; free virtual = 36012
INFO: [XFORM 203-501] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-489] Unrolling loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 182 ; free virtual = 35988
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 108.590 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 212 ; free virtual = 35985
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.02 seconds; current allocated memory: 105.250 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 106.062 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 207 ; free virtual = 35981
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 12.3 seconds; peak allocated memory: 109.327 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Oct 26 00:52:02 2019...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 107.787 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 292 ; free virtual = 36072
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 12.68 seconds; peak allocated memory: 108.590 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Oct 26 00:52:03 2019...
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 420 ; free virtual = 36200
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 13.75 seconds; peak allocated memory: 109.618 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Oct 26 00:52:03 2019...
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 530 ; free virtual = 36311
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 11.69 seconds; peak allocated memory: 107.787 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Oct 26 00:52:04 2019...

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Sat Oct 26 00:52:05 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/newhdd/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_5.tcl'
INFO: [HLS 200-10] Opening project '/newhdd/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/newhdd/logicpy/ip/conv2d/hls_conv2d/solution5'.
INFO: [HLS 200-10] Cleaning up the solution database.

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Sat Oct 26 00:52:06 CDT 2019
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Sat Oct 26 00:52:06 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/newhdd/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_3.tcl'
INFO: [HLS 200-10] Opening project '/newhdd/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/newhdd/logicpy/ip/conv2d/hls_conv2d/solution3'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/newhdd/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_4.tcl'
INFO: [HLS 200-10] Opening project '/newhdd/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/newhdd/logicpy/ip/conv2d/hls_conv2d/solution4'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Sat Oct 26 00:52:07 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/newhdd/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_2.tcl'
INFO: [HLS 200-10] Opening project '/newhdd/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/newhdd/logicpy/ip/conv2d/hls_conv2d/solution2'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 224 ; free virtual = 35935
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 224 ; free virtual = 35935
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 242 ; free virtual = 35953
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 242 ; free virtual = 35953
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 252 ; free virtual = 35963
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 252 ; free virtual = 35963
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 235 ; free virtual = 35946
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 235 ; free virtual = 35946
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 240 ; free virtual = 35951
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 238 ; free virtual = 35949
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dot_i5' (conv2d.cpp:10) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 212 ; free virtual = 35923
INFO: [XFORM 203-541] Flattening a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'hmap_i1' (conv2d.cpp:6:49) in function 'conv2d'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 206 ; free virtual = 35917
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 229 ; free virtual = 35940
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 228 ; free virtual = 35939
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [SCHED 204-61] Pipelining loop 'hmap_i1_hmap_i2_dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i1_hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'select' operation ('select_ln11', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i1_hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'select' operation ('select_ln11', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i1_hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'select' operation ('select_ln11', conv2d.cpp:11).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 227 ; free virtual = 35938
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 227 ; free virtual = 35938
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i1_hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'select' operation ('select_ln11', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i1_hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'select' operation ('select_ln11', conv2d.cpp:11).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' for pipelining.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i1_hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'select' operation ('select_ln11', conv2d.cpp:11).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dot_i4' (conv2d.cpp:9) in function 'conv2d' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'dot_i5' (conv2d.cpp:10) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 28, Depth = 50.
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 204 ; free virtual = 35915
INFO: [XFORM 203-541] Flattening a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'hmap_i1' (conv2d.cpp:6:49) in function 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 11.07 seconds; current allocated memory: 105.227 MB.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 186 ; free virtual = 35897
INFO: [XFORM 203-541] Flattening a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'hmap_i1' (conv2d.cpp:6:49) in function 'conv2d'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 184 ; free virtual = 35895
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [SCHED 204-61] Pipelining loop 'hmap_i1_hmap_i2_dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i1_hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'select' operation ('select_ln11', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i1_hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'select' operation ('select_ln11', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i1_hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'select' operation ('select_ln11', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i1_hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'select' operation ('select_ln11', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i1_hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'select' operation ('select_ln11', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i1_hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'select' operation ('select_ln11', conv2d.cpp:11).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 181 ; free virtual = 35892
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 28, Depth = 50.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 106.155 MB.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.43 seconds; current allocated memory: 105.221 MB.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i1_hmap_i2_dot_i4'.
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i1_hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'select' operation ('select_ln11', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i1_hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'select' operation ('select_ln11', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i1_hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'select' operation ('select_ln11', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i1_hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'select' operation ('select_ln11', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i1_hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'select' operation ('select_ln11', conv2d.cpp:11).
WARNING: [SCHED 204-68] The II Violation in module 'conv2d' (Loop: hmap_i1_hmap_i2_dot_i4): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1)
   between 'fadd' operation ('tmp3_2', conv2d.cpp:11) and 'select' operation ('select_ln11', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 28, Depth = 50.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [XFORM 203-501] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d(float (*) [240], float (*) [3], float (*) [240])': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 224 ; free virtual = 35901
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Finished scheduling.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 223 ; free virtual = 35901
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 106.134 MB.
INFO: [HLS 200-111]  Elapsed time: 10.62 seconds; current allocated memory: 105.274 MB.
INFO: [XFORM 203-501] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=3).
INFO: [HLS 200-489] Unrolling loop 'dot_i5' (conv2d.cpp:10) in function 'conv2d' completely with a factor of 3.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 108.204 MB.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 203 ; free virtual = 35881
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [BIND 205-101] Binding ...
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 201 ; free virtual = 35880
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 108.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 106.202 MB.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.22 seconds; current allocated memory: 104.947 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 105.658 MB.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 108.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 107.133 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 187 ; free virtual = 35843
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 13.17 seconds; peak allocated memory: 108.204 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Oct 26 00:52:18 2019...
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 314 ; free virtual = 35970
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 12.36 seconds; peak allocated memory: 108.283 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Oct 26 00:52:18 2019...
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 438 ; free virtual = 36094
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 12.49 seconds; peak allocated memory: 108.200 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Oct 26 00:52:18 2019...
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 571 ; free virtual = 36227
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 11.91 seconds; peak allocated memory: 107.133 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Oct 26 00:52:19 2019...

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /newhdd/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Sat Oct 26 00:52:21 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/newhdd/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_1.tcl'
INFO: [HLS 200-10] Opening project '/newhdd/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/newhdd/logicpy/ip/conv2d/hls_conv2d/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Running '/newhdd/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'shuang91' on host 'csl-shuang91' (Linux_x86_64 version 4.4.0-166-generic) on Sat Oct 26 00:52:21 CDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/newhdd/logicpy/ip/conv2d'
Sourcing Tcl script './tcl_scripts/run_hls_0.tcl'
INFO: [HLS 200-10] Opening project '/newhdd/logicpy/ip/conv2d/hls_conv2d'.
INFO: [HLS 200-10] Adding design file 'conv2d.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/newhdd/logicpy/ip/conv2d/hls_conv2d/solution0'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [HLS 200-10] Setting target device to 'xc7vx690t-ffg1761-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 384 ; free virtual = 36040
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 383 ; free virtual = 36039
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 395 ; free virtual = 36051
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 395 ; free virtual = 36051
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 385 ; free virtual = 36041
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 385 ; free virtual = 36041
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 385 ; free virtual = 36041
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 385 ; free virtual = 36041
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 345 ; free virtual = 36002
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 345 ; free virtual = 36002
INFO: [XFORM 203-541] Flattening a loop nest 'dot_i4' (conv2d.cpp:9:50) in function 'conv2d'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'hmap_i2' (conv2d.cpp:7:51) in function 'conv2d' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'hmap_i1' (conv2d.cpp:6:49) in function 'conv2d'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 344 ; free virtual = 36000
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 828.016 ; gain = 128.000 ; free physical = 344 ; free virtual = 36000
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [SCHED 204-61] Pipelining loop 'dot_i4_dot_i5'.
INFO: [HLS 200-111]  Elapsed time: 7.94 seconds; current allocated memory: 104.612 MB.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp3', conv2d.cpp:11) and 'fadd' operation ('tmp3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp3', conv2d.cpp:11) and 'fadd' operation ('tmp3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp3', conv2d.cpp:11) and 'fadd' operation ('tmp3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp3', conv2d.cpp:11) and 'fadd' operation ('tmp3', conv2d.cpp:11).
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 7)
   between 'fadd' operation ('tmp3', conv2d.cpp:11) and 'fadd' operation ('tmp3', conv2d.cpp:11).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 8)
   between 'fadd' operation ('tmp3', conv2d.cpp:11) and 'fadd' operation ('tmp3', conv2d.cpp:11).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 26.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 105.224 MB.
INFO: [HLS 200-111]  Elapsed time: 8.08 seconds; current allocated memory: 104.701 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 106.409 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 105.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 106.812 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 892.016 ; gain = 192.000 ; free physical = 319 ; free virtual = 35980
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 8.86 seconds; peak allocated memory: 106.409 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Oct 26 00:52:29 2019...
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 892.016 ; gain = 192.000 ; free physical = 442 ; free virtual = 36103
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 9.21 seconds; peak allocated memory: 106.812 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Oct 26 00:52:30 2019...
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:37 ; elapsed = 00:02:38 . Memory (MB): peak = 1676.016 ; gain = 976.000 ; free physical = 196 ; free virtual = 35649
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:39 ; elapsed = 00:02:40 . Memory (MB): peak = 1676.016 ; gain = 976.000 ; free physical = 196 ; free virtual = 35650
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'hmap_i1'.
INFO: [SCHED 204-61] Pipelining loop 'hmap_i1'.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
WARNING: [SCHED 204-69] Unable to schedule bus request on port 'gmem' (conv2d.cpp:11) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 484 seconds; current allocated memory: 257.774 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [HLS 200-111]  Elapsed time: 490.56 seconds; current allocated memory: 257.857 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.25449ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp1', conv2d.cpp:11) (5.25 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4824.19 seconds; current allocated memory: 959.867 MB.
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.25449ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp1', conv2d.cpp:11) (5.25 ns)
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4927.94 seconds; current allocated memory: 959.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data', 'w' and 'c' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2d' is 19728 from HDL expression: ap_rst_n_inv
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 825.79 seconds; current allocated memory: 3.620 GB.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv2d' is 19728 from HDL expression: ap_rst_n_inv
INFO: [RTGEN 206-100] Generating core module 'conv2d_fadd_32ns_32ns_32_9_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv2d_fmul_32ns_32ns_32_5_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111]  Elapsed time: 789.39 seconds; current allocated memory: 3.620 GB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 01:51:06 ; elapsed = 01:52:02 . Memory (MB): peak = 8525.898 ; gain = 7825.883 ; free physical = 4341 ; free virtual = 27068
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 6723.14 seconds; peak allocated memory: 3.620 GB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Oct 26 02:42:46 2019...
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 01:52:29 ; elapsed = 01:53:21 . Memory (MB): peak = 8525.898 ; gain = 7825.883 ; free physical = 8746 ; free virtual = 32260
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-112] Total elapsed time: 6802.03 seconds; peak allocated memory: 3.620 GB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Oct 26 02:44:05 2019...
[34, 38, 65, 40, 63, 56, 76, 54, 42, 58, 51, 60, 30, 73, 69, 80, 43, 61, 64, 45, 55, 79, 52, 49, 70, 33, 67, 75, 57, 68, 28, 72, 59, 47, 36, 77, 44, 48, 71, 35, 78, 37, 62, 46, 39, 32, 31, 50, 53, 41, 25, 74, 66]
[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 26, 27, 29]
vivado_hls -f ./tcl_scripts/run_hls_29.tcl
vivado_hls -f ./tcl_scripts/run_hls_27.tcl
vivado_hls -f ./tcl_scripts/run_hls_26.tcl
vivado_hls -f ./tcl_scripts/run_hls_24.tcl
vivado_hls -f ./tcl_scripts/run_hls_23.tcl
vivado_hls -f ./tcl_scripts/run_hls_22.tcl
vivado_hls -f ./tcl_scripts/run_hls_21.tcl
vivado_hls -f ./tcl_scripts/run_hls_20.tcl
vivado_hls -f ./tcl_scripts/run_hls_19.tcl
vivado_hls -f ./tcl_scripts/run_hls_18.tcl
vivado_hls -f ./tcl_scripts/run_hls_17.tcl
vivado_hls -f ./tcl_scripts/run_hls_16.tcl
vivado_hls -f ./tcl_scripts/run_hls_15.tcl
vivado_hls -f ./tcl_scripts/run_hls_14.tcl
vivado_hls -f ./tcl_scripts/run_hls_13.tcl
vivado_hls -f ./tcl_scripts/run_hls_12.tcl
vivado_hls -f ./tcl_scripts/run_hls_11.tcl
vivado_hls -f ./tcl_scripts/run_hls_10.tcl
vivado_hls -f ./tcl_scripts/run_hls_9.tcl
vivado_hls -f ./tcl_scripts/run_hls_8.tcl
vivado_hls -f ./tcl_scripts/run_hls_7.tcl
vivado_hls -f ./tcl_scripts/run_hls_6.tcl
vivado_hls -f ./tcl_scripts/run_hls_5.tcl
vivado_hls -f ./tcl_scripts/run_hls_4.tcl
vivado_hls -f ./tcl_scripts/run_hls_3.tcl
vivado_hls -f ./tcl_scripts/run_hls_2.tcl
vivado_hls -f ./tcl_scripts/run_hls_1.tcl
vivado_hls -f ./tcl_scripts/run_hls_0.tcl
