<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/read_romcode.cpp:31:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="BUS0" VarName="romcode" LoopLoc="src/read_romcode.cpp:31:19" LoopName="VITIS_LOOP_31_1" ParentFunc="read_romcode(int*, int*, int)" Length="variable" Direction="read" AccessID="romcode3seq" OrigID="for.inc.load.4" OrigAccess-DebugLoc="src/read_romcode.cpp:33:21" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src/read_romcode.cpp:31:19" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="BUS0" VarName="romcode" LoopLoc="src/read_romcode.cpp:31:19" LoopName="VITIS_LOOP_31_1" ParentFunc="read_romcode(int*, int*, int)" OrigID="romcode3seq" OrigAccess-DebugLoc="src/read_romcode.cpp:31:19" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="src/read_romcode.cpp:31:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_31_1' has been inferred on bundle 'BUS0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="BUS0" LoopLoc="src/read_romcode.cpp:31:19" LoopName="VITIS_LOOP_31_1" Length="variable" Width="32" Direction="read"/>
</VitisHLS:BurstInfo>

