Release 13.1 - xst O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: complex_multiplier_18_17.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "complex_multiplier_18_17.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "complex_multiplier_18_17"
Output Format                      : NGC
Target Device                      : xc6slx100t-3-fgg484

---- Source Options
Top Module Name                    : complex_multiplier_18_17
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"F:\jiaweiwei\Project\complex_multiplier_18_17\ipcore_dir\complex_multiplier_17_17.v\" into library work
Parsing module <complex_multiplier_17_17>.
Analyzing Verilog file \"F:\jiaweiwei\Project\complex_multiplier_18_17\shift_register_gai.v\" into library work
Parsing module <shift_register_gai>.
Analyzing Verilog file \"F:\jiaweiwei\Project\complex_multiplier_18_17\complex_multiplier_18_17.v\" into library work
Parsing module <complex_multiplier_18_17>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <complex_multiplier_18_17>.

Elaborating module <shift_register_gai(DATA_WIDTH=18,SHIFT_TABS=4)>.

Elaborating module <complex_multiplier_17_17>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <complex_multiplier_18_17>.
    Related source file is "f:/jiaweiwei/project/complex_multiplier_18_17/complex_multiplier_18_17.v".
    Found 18-bit register for signal <c2>.
    Found 18-bit register for signal <d1>.
    Found 18-bit register for signal <d2>.
    Found 18-bit register for signal <c>.
    Found 18-bit register for signal <d>.
    Found 35-bit register for signal <o_pr>.
    Found 35-bit register for signal <o_pi>.
    Found 18-bit register for signal <c1>.
    Found 18-bit subtractor for signal <c1[17]_c2[17]_sub_15_OUT> created at line 60.
    Found 18-bit adder for signal <d1[17]_d2[17]_add_15_OUT> created at line 61.
    Found 35-bit adder for signal <u_pr[33]_c_dly[17]_add_19_OUT> created at line 99.
    Found 35-bit adder for signal <u_pi[33]_d_dly[17]_add_20_OUT> created at line 100.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 178 D-type flip-flop(s).
Unit <complex_multiplier_18_17> synthesized.

Synthesizing Unit <shift_register_gai>.
    Related source file is "f:/jiaweiwei/project/complex_multiplier_18_17/shift_register_gai.v".
        SHIFT_TABS = 4
        DATA_WIDTH = 18
    Found 1-bit register for signal <shift_reg<0><2>>.
    Found 1-bit register for signal <shift_reg<0><1>>.
    Found 1-bit register for signal <shift_reg<0><0>>.
    Found 1-bit register for signal <shift_reg<1><3>>.
    Found 1-bit register for signal <shift_reg<1><2>>.
    Found 1-bit register for signal <shift_reg<1><1>>.
    Found 1-bit register for signal <shift_reg<1><0>>.
    Found 1-bit register for signal <shift_reg<2><3>>.
    Found 1-bit register for signal <shift_reg<2><2>>.
    Found 1-bit register for signal <shift_reg<2><1>>.
    Found 1-bit register for signal <shift_reg<2><0>>.
    Found 1-bit register for signal <shift_reg<3><3>>.
    Found 1-bit register for signal <shift_reg<3><2>>.
    Found 1-bit register for signal <shift_reg<3><1>>.
    Found 1-bit register for signal <shift_reg<3><0>>.
    Found 1-bit register for signal <shift_reg<4><3>>.
    Found 1-bit register for signal <shift_reg<4><2>>.
    Found 1-bit register for signal <shift_reg<4><1>>.
    Found 1-bit register for signal <shift_reg<4><0>>.
    Found 1-bit register for signal <shift_reg<5><3>>.
    Found 1-bit register for signal <shift_reg<5><2>>.
    Found 1-bit register for signal <shift_reg<5><1>>.
    Found 1-bit register for signal <shift_reg<5><0>>.
    Found 1-bit register for signal <shift_reg<6><3>>.
    Found 1-bit register for signal <shift_reg<6><2>>.
    Found 1-bit register for signal <shift_reg<6><1>>.
    Found 1-bit register for signal <shift_reg<6><0>>.
    Found 1-bit register for signal <shift_reg<7><3>>.
    Found 1-bit register for signal <shift_reg<7><2>>.
    Found 1-bit register for signal <shift_reg<7><1>>.
    Found 1-bit register for signal <shift_reg<7><0>>.
    Found 1-bit register for signal <shift_reg<8><3>>.
    Found 1-bit register for signal <shift_reg<8><2>>.
    Found 1-bit register for signal <shift_reg<8><1>>.
    Found 1-bit register for signal <shift_reg<8><0>>.
    Found 1-bit register for signal <shift_reg<9><3>>.
    Found 1-bit register for signal <shift_reg<9><2>>.
    Found 1-bit register for signal <shift_reg<9><1>>.
    Found 1-bit register for signal <shift_reg<9><0>>.
    Found 1-bit register for signal <shift_reg<10><3>>.
    Found 1-bit register for signal <shift_reg<10><2>>.
    Found 1-bit register for signal <shift_reg<10><1>>.
    Found 1-bit register for signal <shift_reg<10><0>>.
    Found 1-bit register for signal <shift_reg<11><3>>.
    Found 1-bit register for signal <shift_reg<11><2>>.
    Found 1-bit register for signal <shift_reg<11><1>>.
    Found 1-bit register for signal <shift_reg<11><0>>.
    Found 1-bit register for signal <shift_reg<12><3>>.
    Found 1-bit register for signal <shift_reg<12><2>>.
    Found 1-bit register for signal <shift_reg<12><1>>.
    Found 1-bit register for signal <shift_reg<12><0>>.
    Found 1-bit register for signal <shift_reg<13><3>>.
    Found 1-bit register for signal <shift_reg<13><2>>.
    Found 1-bit register for signal <shift_reg<13><1>>.
    Found 1-bit register for signal <shift_reg<13><0>>.
    Found 1-bit register for signal <shift_reg<14><3>>.
    Found 1-bit register for signal <shift_reg<14><2>>.
    Found 1-bit register for signal <shift_reg<14><1>>.
    Found 1-bit register for signal <shift_reg<14><0>>.
    Found 1-bit register for signal <shift_reg<15><3>>.
    Found 1-bit register for signal <shift_reg<15><2>>.
    Found 1-bit register for signal <shift_reg<15><1>>.
    Found 1-bit register for signal <shift_reg<15><0>>.
    Found 1-bit register for signal <shift_reg<16><3>>.
    Found 1-bit register for signal <shift_reg<16><2>>.
    Found 1-bit register for signal <shift_reg<16><1>>.
    Found 1-bit register for signal <shift_reg<16><0>>.
    Found 1-bit register for signal <shift_reg<17><3>>.
    Found 1-bit register for signal <shift_reg<17><2>>.
    Found 1-bit register for signal <shift_reg<17><1>>.
    Found 1-bit register for signal <shift_reg<17><0>>.
    Found 1-bit register for signal <shift_reg<0><3>>.
    Summary:
	inferred  72 D-type flip-flop(s).
Unit <shift_register_gai> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 18-bit adder                                          : 1
 18-bit subtractor                                     : 1
 35-bit adder                                          : 2
# Registers                                            : 118
 1-bit register                                        : 108
 18-bit register                                       : 8
 35-bit register                                       : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/complex_multiplier_17_17.ngc>.
Loading core <complex_multiplier_17_17> for timing and area information for instance <u3_complex_multiplier_ip_17_17>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 18-bit adder                                          : 1
 18-bit subtractor                                     : 1
 35-bit adder                                          : 2
# Registers                                            : 322
 Flip-Flops                                            : 322

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <c2_16> in Unit <complex_multiplier_18_17> is equivalent to the following FF/Latch, which will be removed : <c2_17> 
INFO:Xst:2261 - The FF/Latch <d1_16> in Unit <complex_multiplier_18_17> is equivalent to the following FF/Latch, which will be removed : <d1_17> 
INFO:Xst:2261 - The FF/Latch <d2_16> in Unit <complex_multiplier_18_17> is equivalent to the following FF/Latch, which will be removed : <d2_17> 
INFO:Xst:2261 - The FF/Latch <c1_16> in Unit <complex_multiplier_18_17> is equivalent to the following FF/Latch, which will be removed : <c1_17> 

Optimizing unit <shift_register_gai> ...

Optimizing unit <complex_multiplier_18_17> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block complex_multiplier_18_17, actual ratio is 0.

Final Macro Processing ...

Processing Unit <complex_multiplier_18_17> :
	Found 4-bit shift register for signal <u2_shift_register/shift_reg_317>.
	Found 4-bit shift register for signal <u2_shift_register/shift_reg_316>.
	Found 4-bit shift register for signal <u2_shift_register/shift_reg_315>.
	Found 4-bit shift register for signal <u2_shift_register/shift_reg_314>.
	Found 4-bit shift register for signal <u2_shift_register/shift_reg_313>.
	Found 4-bit shift register for signal <u2_shift_register/shift_reg_312>.
	Found 4-bit shift register for signal <u2_shift_register/shift_reg_311>.
	Found 4-bit shift register for signal <u2_shift_register/shift_reg_310>.
	Found 4-bit shift register for signal <u2_shift_register/shift_reg_39>.
	Found 4-bit shift register for signal <u2_shift_register/shift_reg_38>.
	Found 4-bit shift register for signal <u2_shift_register/shift_reg_37>.
	Found 4-bit shift register for signal <u2_shift_register/shift_reg_36>.
	Found 4-bit shift register for signal <u2_shift_register/shift_reg_35>.
	Found 4-bit shift register for signal <u2_shift_register/shift_reg_34>.
	Found 4-bit shift register for signal <u2_shift_register/shift_reg_33>.
	Found 4-bit shift register for signal <u2_shift_register/shift_reg_32>.
	Found 4-bit shift register for signal <u2_shift_register/shift_reg_31>.
	Found 4-bit shift register for signal <u2_shift_register/shift_reg_3>.
	Found 4-bit shift register for signal <u1_shift_register/shift_reg_317>.
	Found 4-bit shift register for signal <u1_shift_register/shift_reg_316>.
	Found 4-bit shift register for signal <u1_shift_register/shift_reg_315>.
	Found 4-bit shift register for signal <u1_shift_register/shift_reg_314>.
	Found 4-bit shift register for signal <u1_shift_register/shift_reg_313>.
	Found 4-bit shift register for signal <u1_shift_register/shift_reg_312>.
	Found 4-bit shift register for signal <u1_shift_register/shift_reg_311>.
	Found 4-bit shift register for signal <u1_shift_register/shift_reg_310>.
	Found 4-bit shift register for signal <u1_shift_register/shift_reg_39>.
	Found 4-bit shift register for signal <u1_shift_register/shift_reg_38>.
	Found 4-bit shift register for signal <u1_shift_register/shift_reg_37>.
	Found 4-bit shift register for signal <u1_shift_register/shift_reg_36>.
	Found 4-bit shift register for signal <u1_shift_register/shift_reg_35>.
	Found 4-bit shift register for signal <u1_shift_register/shift_reg_34>.
	Found 4-bit shift register for signal <u1_shift_register/shift_reg_33>.
	Found 4-bit shift register for signal <u1_shift_register/shift_reg_32>.
	Found 4-bit shift register for signal <u1_shift_register/shift_reg_31>.
	Found 4-bit shift register for signal <u1_shift_register/shift_reg_3>.
Unit <complex_multiplier_18_17> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 174
 Flip-Flops                                            : 174
# Shift Registers                                      : 36
 4-bit shift register                                  : 36

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : complex_multiplier_18_17.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 314
#      GND                         : 2
#      INV                         : 2
#      LUT2                        : 104
#      MUXCY                       : 100
#      VCC                         : 2
#      XORCY                       : 104
# FlipFlops/Latches                : 276
#      FD                          : 106
#      FDE                         : 102
#      FDR                         : 68
# Shift Registers                  : 104
#      SRLC16E                     : 104
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 140
#      IBUF                        : 70
#      OBUF                        : 70
# DSPs                             : 3
#      DSP48A1                     : 3

Device utilization summary:
---------------------------

Selected Device : 6slx100tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:             276  out of  126576     0%  
 Number of Slice LUTs:                  210  out of  63288     0%  
    Number used as Logic:               106  out of  63288     0%  
    Number used as Memory:              104  out of  15616     0%  
       Number used as SRL:              104

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    277
   Number with an unused Flip Flop:       1  out of    277     0%  
   Number with an unused LUT:            67  out of    277    24%  
   Number of fully used LUT-FF pairs:   209  out of    277    75%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                         141
 Number of bonded IOBs:                 141  out of    296    47%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      3  out of    180     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
i_clk                              | BUFGP                  | 383   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.047ns (Maximum Frequency: 328.208MHz)
   Minimum input arrival time before clock: 3.756ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_clk'
  Clock period: 3.047ns (frequency: 328.208MHz)
  Total number of paths / destination ports: 4836 / 448
-------------------------------------------------------------------------
Delay:               3.047ns (Levels of Logic = 36)
  Source:            u3_complex_multiplier_ip_17_17/blk00000003/blk00000008 (DSP)
  Destination:       o_pr_34 (FF)
  Source Clock:      i_clk rising
  Destination Clock: i_clk rising

  Data Path: u3_complex_multiplier_ip_17_17/blk00000003/blk00000008 to o_pr_34
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48A1:CLK->P0       1   1.200   0.580  blk00000008 (pr(0))
     end scope: 'u3_complex_multiplier_ip_17_17/blk00000003:pr(0)'
     end scope: 'u3_complex_multiplier_ip_17_17:pr<0>'
     LUT2:I1->O            1   0.205   0.000  Madd_u_pr[33]_c_dly[17]_add_19_OUT_lut<1> (Madd_u_pr[33]_c_dly[17]_add_19_OUT_lut<1>)
     MUXCY:S->O            1   0.172   0.000  Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<1> (Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<2> (Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<3> (Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<4> (Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<5> (Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<6> (Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<7> (Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<8> (Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<9> (Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<10> (Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<11> (Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<12> (Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<13> (Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<14> (Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<15> (Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<16> (Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<17> (Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<18> (Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<19> (Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<20> (Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<21> (Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<22> (Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<23> (Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<24> (Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<25> (Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<26> (Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<27> (Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<28> (Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<29> (Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<29>)
     MUXCY:CI->O           1   0.019   0.000  Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<30> (Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<30>)
     MUXCY:CI->O           1   0.019   0.000  Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<31> (Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<31>)
     MUXCY:CI->O           1   0.019   0.000  Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<32> (Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<32>)
     MUXCY:CI->O           0   0.019   0.000  Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<33> (Madd_u_pr[33]_c_dly[17]_add_19_OUT_cy<33>)
     XORCY:CI->O           1   0.180   0.000  Madd_u_pr[33]_c_dly[17]_add_19_OUT_xor<34> (u_pr[33]_c_dly[17]_add_19_OUT<34>)
     FD:D                      0.102          o_pr_34
    ----------------------------------------
    Total                      3.047ns (2.467ns logic, 0.580ns route)
                                       (81.0% logic, 19.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_clk'
  Total number of paths / destination ports: 258 / 258
-------------------------------------------------------------------------
Offset:              3.756ns (Levels of Logic = 2)
  Source:            i_ai<0> (PAD)
  Destination:       c2_0 (FF)
  Destination Clock: i_clk rising

  Data Path: i_ai<0> to c2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  i_ai_0_IBUF (i_ai_0_IBUF)
     INV:I->O             34   0.206   1.320  i_ai<0>_inv1_INV_0 (i_ai<0>_inv)
     FDR:R                     0.430          c2_0
    ----------------------------------------
    Total                      3.756ns (1.858ns logic, 1.898ns route)
                                       (49.5% logic, 50.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_clk'
  Total number of paths / destination ports: 70 / 70
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            o_pr_34 (FF)
  Destination:       o_pr<34> (PAD)
  Source Clock:      i_clk rising

  Data Path: o_pr_34 to o_pr<34>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  o_pr_34 (o_pr_34)
     OBUF:I->O                 2.571          o_pr_34_OBUF (o_pr<34>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock i_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clk          |    3.047|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.49 secs
 
--> 

Total memory usage is 135380 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    4 (   0 filtered)

