INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/Vivado/Lab 3/Clock_Divider/Clock_Divider.srcs/sources_1/imports/Lab 3/Lab3_Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clock_Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/Vivado/Lab 3/Clock_Divider/Clock_Divider.srcs/sources_1/imports/Lab 3/Clock_Divider_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clock_Divider_t
