# Reading C:/Data/Piece_Of_Shit_2/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do alu_rf_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/Data/Piece_Of_Shit_2/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/vga_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:06 on Dec 14,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/vga_control.v 
# -- Compiling module vga_control
# 
# Top level modules:
# 	vga_control
# End time: 18:36:06 on Dec 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/bit_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:06 on Dec 14,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/bit_gen.v 
# -- Compiling module bit_gen
# 
# Top level modules:
# 	bit_gen
# End time: 18:36:06 on Dec 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/rom_async.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:07 on Dec 14,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/rom_async.v 
# -- Compiling module rom_async
# 
# Top level modules:
# 	rom_async
# End time: 18:36:07 on Dec 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/sprite.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:07 on Dec 14,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/sprite.v 
# -- Compiling module sprite
# 
# Top level modules:
# 	sprite
# End time: 18:36:07 on Dec 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/bananachine.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:07 on Dec 14,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/bananachine.v 
# -- Compiling module bananachine
# 
# Top level modules:
# 	bananachine
# End time: 18:36:07 on Dec 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:07 on Dec 14,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/cpu.v 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 18:36:07 on Dec 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:07 on Dec 14,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 18:36:07 on Dec 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/alu_rf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:07 on Dec 14,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/alu_rf.v 
# -- Compiling module alu_rf
# 
# Top level modules:
# 	alu_rf
# End time: 18:36:07 on Dec 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Data/GIT/Bananachine/ALU {C:/Data/GIT/Bananachine/ALU/muxes.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:07 on Dec 14,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Data/GIT/Bananachine/ALU" C:/Data/GIT/Bananachine/ALU/muxes.v 
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module mux8
# -- Compiling module flopenr
# -- Compiling module flopr
# 
# Top level modules:
# 	mux2
# 	mux4
# 	mux8
# 	flopenr
# 	flopr
# End time: 18:36:07 on Dec 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
