

================================================================
== Vitis HLS Report for 'KeySchedule'
================================================================
* Date:           Sat Apr 17 15:33:51 2021

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        aes_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.039 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_154_1_VITIS_LOOP_155_2  |       16|       32|         2|          1|          1|  16 ~ 32|       yes|
        |- VITIS_LOOP_161_3                   |        ?|        ?|        25|          7|          1|        ?|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    360|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     324|    217|    -|
|Memory           |        1|    -|       8|      4|    -|
|Multiplexer      |        -|    -|       -|    447|    -|
|Register         |        -|    -|     513|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    0|     845|   1124|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+-----+-----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_4ns_4ns_8_1_1_U1    |mul_4ns_4ns_8_1_1    |        0|   0|    0|   13|    0|
    |udiv_7ns_4ns_5_11_1_U3  |udiv_7ns_4ns_5_11_1  |        0|   0|  162|  102|    0|
    |urem_7ns_4ns_3_11_1_U2  |urem_7ns_4ns_3_11_1  |        0|   0|  162|  102|    0|
    +------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                   |                     |        0|   0|  324|  217|    0|
    +------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |       Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |Rcon0_U  |KeySchedule_Rcon0  |        0|  8|   4|    0|    30|    8|     1|          240|
    |Sbox_U   |KeySchedule_Sbox   |        1|  0|   0|    0|   256|    8|     1|         2048|
    +---------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                   |        1|  8|   4|    0|   286|   16|     2|         2288|
    +---------+-------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln154_fu_550_p2       |         +|   0|  0|  14|           6|           1|
    |add_ln155_fu_610_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln157_fu_643_p2       |         +|   0|  0|   9|           9|           9|
    |add_ln166_fu_833_p2       |         +|   0|  0|  13|           5|           2|
    |add_ln174_fu_734_p2       |         +|   0|  0|  15|           8|           7|
    |add_ln175_fu_745_p2       |         +|   0|  0|  14|           9|           8|
    |add_ln176_fu_760_p2       |         +|   0|  0|  14|           9|           9|
    |add_ln184_1_fu_847_p2     |         +|   0|  0|  14|           9|           8|
    |add_ln184_2_fu_858_p2     |         +|   0|  0|  14|           9|           9|
    |add_ln184_3_fu_917_p2     |         +|   0|  0|  15|           8|           7|
    |add_ln184_4_fu_927_p2     |         +|   0|  0|  14|           9|           8|
    |add_ln184_5_fu_884_p2     |         +|   0|  0|  14|           9|           9|
    |add_ln184_fu_819_p2       |         +|   0|  0|  15|           8|           7|
    |idxprom22_fu_720_p2       |         +|   0|  0|  14|           7|           2|
    |j_10_fu_561_p2            |         +|   0|  0|  13|           4|           1|
    |j_11_fu_688_p2            |         +|   0|  0|  14|           7|           1|
    |sub158_fu_810_p2          |         -|   0|  0|  15|           8|           8|
    |sub_ln157_fu_637_p2       |         -|   0|  0|   9|           9|           9|
    |and_ln178_fu_710_p2       |       and|   0|  0|   2|           1|           1|
    |ap_condition_1016         |       and|   0|  0|   2|           1|           1|
    |ap_condition_1019         |       and|   0|  0|   2|           1|           1|
    |ap_condition_1024         |       and|   0|  0|   2|           1|           1|
    |ap_condition_1027         |       and|   0|  0|   2|           1|           1|
    |cmp130_fu_668_p2          |      icmp|   0|  0|   9|           4|           3|
    |icmp_ln154_fu_556_p2      |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln155_fu_567_p2      |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln161_fu_678_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln164_fu_698_p2      |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln178_fu_704_p2      |      icmp|   0|  0|   9|           3|           4|
    |select_ln102_1_fu_581_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln102_fu_573_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |       xor|   0|  0|   2|           2|           1|
    |temp_0_fu_869_p2          |       xor|   0|  0|   8|           8|           8|
    |xor_ln184_1_fu_901_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln184_2_fu_906_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln184_3_fu_911_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln184_fu_895_p2       |       xor|   0|  0|   8|           8|           8|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 360|         214|         187|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |Sbox_address0                          |  25|          5|    8|         40|
    |Sbox_address1                          |  25|          5|    8|         40|
    |ap_NS_fsm                              |  65|         12|    1|         12|
    |ap_enable_reg_pp0_iter1                |  14|          3|    1|          3|
    |ap_enable_reg_pp1_iter3                |   9|          2|    1|          2|
    |ap_phi_mux_j_9_phi_fu_460_p4           |   9|          2|    7|         14|
    |ap_phi_mux_j_phi_fu_439_p4             |   9|          2|    4|          8|
    |ap_phi_mux_nk_phi_fu_361_p18           |  20|          4|    4|         16|
    |ap_phi_reg_pp1_iter3_temp_0_0_reg_500  |  20|          4|    8|         32|
    |ap_phi_reg_pp1_iter3_temp_1_0_reg_489  |  20|          4|    8|         32|
    |ap_phi_reg_pp1_iter3_temp_2_0_reg_478  |  20|          4|    8|         32|
    |ap_phi_reg_pp1_iter3_temp_3_0_reg_467  |  20|          4|    8|         32|
    |i_reg_446                              |   9|          2|    3|          6|
    |indvar_flatten_reg_424                 |   9|          2|    6|         12|
    |j_9_reg_457                            |   9|          2|    7|         14|
    |j_reg_435                              |   9|          2|    4|          8|
    |nb_reg_325                             |  14|          3|    3|          9|
    |nk_reg_358                             |  14|          3|    3|          9|
    |round_val_reg_391                      |  14|          3|    2|          6|
    |word_address0                          |  42|          8|    9|         72|
    |word_address1                          |  37|          7|    9|         63|
    |word_d0                                |  20|          4|    8|         32|
    |word_d1                                |  14|          3|    8|         24|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 447|         90|  128|        518|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |and_ln178_reg_1022                     |   1|   0|    1|          0|
    |and_ln178_reg_1022_pp1_iter2_reg       |   1|   0|    1|          0|
    |ap_CS_fsm                              |  11|   0|   11|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter1_temp_0_0_reg_500  |   8|   0|    8|          0|
    |ap_phi_reg_pp1_iter1_temp_1_0_reg_489  |   8|   0|    8|          0|
    |ap_phi_reg_pp1_iter1_temp_2_0_reg_478  |   8|   0|    8|          0|
    |ap_phi_reg_pp1_iter1_temp_3_0_reg_467  |   8|   0|    8|          0|
    |ap_phi_reg_pp1_iter2_temp_0_0_reg_500  |   8|   0|    8|          0|
    |ap_phi_reg_pp1_iter2_temp_1_0_reg_489  |   8|   0|    8|          0|
    |ap_phi_reg_pp1_iter2_temp_2_0_reg_478  |   8|   0|    8|          0|
    |ap_phi_reg_pp1_iter2_temp_3_0_reg_467  |   8|   0|    8|          0|
    |ap_phi_reg_pp1_iter3_temp_0_0_reg_500  |   8|   0|    8|          0|
    |ap_phi_reg_pp1_iter3_temp_1_0_reg_489  |   8|   0|    8|          0|
    |ap_phi_reg_pp1_iter3_temp_2_0_reg_478  |   8|   0|    8|          0|
    |ap_phi_reg_pp1_iter3_temp_3_0_reg_467  |   8|   0|    8|          0|
    |cmp130_reg_998                         |   1|   0|    1|          0|
    |i_reg_446                              |   3|   0|    3|          0|
    |icmp_ln154_reg_963                     |   1|   0|    1|          0|
    |icmp_ln161_reg_1009                    |   1|   0|    1|          0|
    |icmp_ln164_reg_1018                    |   1|   0|    1|          0|
    |icmp_ln164_reg_1018_pp1_iter2_reg      |   1|   0|    1|          0|
    |idxprom22_reg_1026                     |   7|   0|    7|          0|
    |indvar_flatten_reg_424                 |   6|   0|    6|          0|
    |j_11_reg_1013                          |   7|   0|    7|          0|
    |j_9_cast_reg_1003                      |   7|   0|    8|          1|
    |j_9_reg_457                            |   7|   0|    7|          0|
    |j_reg_435                              |   4|   0|    4|          0|
    |mul15_reg_993                          |   8|   0|    8|          0|
    |nb_reg_325                             |   3|   0|    4|          1|
    |nk_reg_358                             |   3|   0|    4|          1|
    |reg_511                                |   8|   0|    8|          0|
    |reg_516                                |   8|   0|    8|          0|
    |reg_522                                |   8|   0|    8|          0|
    |reg_528                                |   8|   0|    8|          0|
    |round_val_reg_391                      |   2|   0|    4|          2|
    |select_ln102_1_reg_972                 |   4|   0|    4|          0|
    |select_ln102_reg_967                   |   3|   0|    3|          0|
    |sub158_reg_1121                        |   8|   0|    8|          0|
    |temp_1_1_reg_1056                      |   8|   0|    8|          0|
    |temp_2_1_reg_1061                      |   8|   0|    8|          0|
    |tmp_s_reg_953                          |   4|   0|    6|          2|
    |trunc_ln157_reg_978                    |   2|   0|    2|          0|
    |udiv_ln166_reg_1106                    |   5|   0|    5|          0|
    |word_load_14_reg_1156                  |   8|   0|    8|          0|
    |word_load_15_reg_1166                  |   8|   0|    8|          0|
    |word_load_16_reg_1171                  |   8|   0|    8|          0|
    |word_load_reg_1151                     |   8|   0|    8|          0|
    |xor_ln184_1_reg_1181                   |   8|   0|    8|          0|
    |xor_ln184_2_reg_1186                   |   8|   0|    8|          0|
    |zext_ln101_reg_941                     |   4|   0|    7|          3|
    |zext_ln154_reg_948                     |   4|   0|    8|          4|
    |zext_ln174_reg_1031                    |   7|   0|    9|          2|
    |zext_ln184_3_reg_1176                  |   7|   0|    9|          2|
    |icmp_ln161_reg_1009                    |  64|  32|    1|          0|
    |j_9_cast_reg_1003                      |  64|  32|    8|          1|
    |j_9_reg_457                            |  64|  32|    7|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 513|  96|  355|         19|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|   KeySchedule|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|   KeySchedule|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|   KeySchedule|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|   KeySchedule|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|   KeySchedule|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|   KeySchedule|  return value|
|type_r         |   in|   32|     ap_none|        type_r|        scalar|
|key_address0   |  out|    5|   ap_memory|           key|         array|
|key_ce0        |  out|    1|   ap_memory|           key|         array|
|key_q0         |   in|    8|   ap_memory|           key|         array|
|word_address0  |  out|    9|   ap_memory|          word|         array|
|word_ce0       |  out|    1|   ap_memory|          word|         array|
|word_we0       |  out|    1|   ap_memory|          word|         array|
|word_d0        |  out|    8|   ap_memory|          word|         array|
|word_q0        |   in|    8|   ap_memory|          word|         array|
|word_address1  |  out|    9|   ap_memory|          word|         array|
|word_ce1       |  out|    1|   ap_memory|          word|         array|
|word_we1       |  out|    1|   ap_memory|          word|         array|
|word_d1        |  out|    8|   ap_memory|          word|         array|
|word_q1        |   in|    8|   ap_memory|          word|         array|
+---------------+-----+-----+------------+--------------+--------------+

