# do reg4bits_en.do
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 03:28:56 on Feb 03,2017
# vlog -work work reg4bits_en.vo 
# -- Compiling module reg4bits_en
# 
# Top level modules:
# 	reg4bits_en
# End time: 03:28:56 on Feb 03,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 03:28:56 on Feb 03,2017
# vlog -work work Waveform.vwf.vt 
# -- Compiling module reg4bits_en_vlg_vec_tst
# 
# Top level modules:
# 	reg4bits_en_vlg_vec_tst
# End time: 03:28:56 on Feb 03,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.reg4bits_en_vlg_vec_tst -voptargs=""+acc"" 
# Start time: 03:28:56 on Feb 03,2017
# Loading work.reg4bits_en_vlg_vec_tst
# Loading work.reg4bits_en
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# ** Note: $finish    : Waveform.vwf.vt(51)
#    Time: 1 us  Iteration: 0  Instance: /reg4bits_en_vlg_vec_tst
# End time: 03:28:57 on Feb 03,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
