{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.20274",
   "Default View_TopLeft":"1,372",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.7.1 2023-07-26 3bc4126617 VDI=43 GEI=38 GUI=JA:21.0
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 6 -x 2860 -y -400 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 2860 -y -380 -defaultsOSRD
preplace port port-id_opad_DataOut1 -pg 1 -lvl 0 -x -60 -y 170 -defaultsOSRD
preplace port port-id_opad_DataOut2 -pg 1 -lvl 0 -x -60 -y 190 -defaultsOSRD
preplace port port-id_opad_deltaT -pg 1 -lvl 0 -x -60 -y 210 -defaultsOSRD
preplace port port-id_opad2_DataOut1 -pg 1 -lvl 0 -x -60 -y 230 -defaultsOSRD
preplace port port-id_opad2_DataOut2 -pg 1 -lvl 0 -x -60 -y 250 -defaultsOSRD
preplace port port-id_opad2_deltaT -pg 1 -lvl 0 -x -60 -y 380 -defaultsOSRD
preplace port port-id_opad_Ext_POR -pg 1 -lvl 6 -x 2860 -y -20 -defaultsOSRD
preplace port port-id_opad_CLKin -pg 1 -lvl 6 -x 2860 -y 20 -defaultsOSRD
preplace port port-id_opad_CLKin2 -pg 1 -lvl 6 -x 2860 -y 40 -defaultsOSRD
preplace port port-id_opad_DataIn -pg 1 -lvl 6 -x 2860 -y 60 -defaultsOSRD
preplace port port-id_opad_control -pg 1 -lvl 6 -x 2860 -y 80 -defaultsOSRD
preplace port port-id_opad_loadData -pg 1 -lvl 6 -x 2860 -y 100 -defaultsOSRD
preplace port port-id_opad_selDefData -pg 1 -lvl 6 -x 2860 -y 120 -defaultsOSRD
preplace port port-id_opad_serialOutCnt -pg 1 -lvl 6 -x 2860 -y 140 -defaultsOSRD
preplace port port-id_opad_startup -pg 1 -lvl 6 -x 2860 -y 160 -defaultsOSRD
preplace port port-id_opad_cal_control -pg 1 -lvl 6 -x 2860 -y 180 -defaultsOSRD
preplace port port-id_opad_RST_EXT -pg 1 -lvl 6 -x 2860 -y 200 -defaultsOSRD
preplace port port-id_opad_CLK -pg 1 -lvl 6 -x 2860 -y 220 -defaultsOSRD
preplace port port-id_opad2_CLKin -pg 1 -lvl 6 -x 2860 -y 240 -defaultsOSRD
preplace port port-id_opad2_CLKin2 -pg 1 -lvl 6 -x 2860 -y 260 -defaultsOSRD
preplace port port-id_opad2_DataIn -pg 1 -lvl 6 -x 2860 -y 280 -defaultsOSRD
preplace port port-id_opad2_control -pg 1 -lvl 6 -x 2860 -y 300 -defaultsOSRD
preplace port port-id_opad2_loadData -pg 1 -lvl 6 -x 2860 -y 320 -defaultsOSRD
preplace port port-id_opad2_selDefData -pg 1 -lvl 6 -x 2860 -y 340 -defaultsOSRD
preplace port port-id_opad2_serialOutCnt -pg 1 -lvl 6 -x 2860 -y 360 -defaultsOSRD
preplace port port-id_opad2_startup -pg 1 -lvl 6 -x 2860 -y 430 -defaultsOSRD
preplace port port-id_opad2_cal_control -pg 1 -lvl 6 -x 2860 -y 450 -defaultsOSRD
preplace port port-id_opad2_RST_EXT -pg 1 -lvl 6 -x 2860 -y 400 -defaultsOSRD
preplace port port-id_opad2_CLK -pg 1 -lvl 6 -x 2860 -y 380 -defaultsOSRD
preplace portBus SHDN_0 -pg 1 -lvl 6 -x 2860 -y 510 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 290 -y -300 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 290 -y -560 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 1090 -y 240 -defaultsOSRD
preplace inst AxiLiteSlaveSimple_0 -pg 1 -lvl 3 -x 1470 -y 260 -defaultsOSRD
preplace inst TransactRegiMap_0 -pg 1 -lvl 4 -x 2130 -y 290 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 1 -x 290 -y 80 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 2 -x 1090 -y -200 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 1 -x 290 -y 690 -defaultsOSRD
preplace inst qpix_reg_rtl_0 -pg 1 -lvl 5 -x 2470 -y 180 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 1 -x 290 -y 550 -defaultsOSRD
preplace inst fifo_generator_0 -pg 1 -lvl 2 -x 1090 -y 890 -defaultsOSRD
preplace inst qpix_carrier_data_ct_0 -pg 1 -lvl 2 -x 1090 -y 650 -defaultsOSRD
preplace inst qpix_carrier_fifo_ct_0 -pg 1 -lvl 1 -x 290 -y 970 -defaultsOSRD
preplace netloc ACLK_1 1 0 5 10 -140 900 400 1310 360 1990 10 N
preplace netloc AxiLiteSlaveSimple_0_addr 1 3 1 2000 230n
preplace netloc AxiLiteSlaveSimple_0_req 1 3 1 1610 270n
preplace netloc AxiLiteSlaveSimple_0_wdata 1 3 1 1620 250n
preplace netloc AxiLiteSlaveSimple_0_wen 1 3 1 1600 290n
preplace netloc S00_ARESETN_1 1 0 3 20 240 880 390 1320
preplace netloc TransactRegiMap_0_ack 1 2 3 1340 100 NJ 100 2270
preplace netloc TransactRegiMap_0_rdata 1 2 3 1330 470 NJ 470 2260
preplace netloc TransactRegiMap_0_reg_0 1 4 1 N 170
preplace netloc TransactRegiMap_0_reg_1 1 4 1 N 190
preplace netloc TransactRegiMap_0_reg_2 1 4 1 N 210
preplace netloc TransactRegiMap_0_reg_3 1 4 1 N 230
preplace netloc TransactRegiMap_0_reg_4 1 4 1 N 250
preplace netloc TransactRegiMap_0_reg_5 1 4 1 N 270
preplace netloc TransactRegiMap_0_reg_6 1 4 1 N 290
preplace netloc TransactRegiMap_0_reg_7 1 4 1 N 310
preplace netloc TransactRegiMap_0_reg_8 1 4 1 N 330
preplace netloc TransactRegiMap_0_reg_9 1 4 1 N 350
preplace netloc axi_dma_0_mm2s_introut 1 0 2 40 210 530
preplace netloc axi_dma_0_s2mm_introut 1 0 2 50 220 520
preplace netloc opad2_DataOut1_0_1 1 0 5 NJ 230 600J 480 NJ 480 NJ 480 2290J
preplace netloc opad2_DataOut2_0_1 1 0 5 NJ 250 580J 490 NJ 490 NJ 490 2300J
preplace netloc opad2_deltaT_0_1 1 0 5 NJ 380 NJ 380 1270J 110 NJ 110 2260J
preplace netloc opad_DataOut1_0_1 1 0 5 -40J -70 920J 50 NJ 50 NJ 50 NJ
preplace netloc opad_DataOut2_0_1 1 0 5 -20J -50 590J 70 NJ 70 NJ 70 NJ
preplace netloc opad_deltaT_0_1 1 0 5 -30J -60 600J 90 NJ 90 NJ 90 NJ
preplace netloc processing_system7_0_FCLK_CLK1 1 1 4 560J -350 NJ -350 NJ -350 2270
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 30 -460 550J
preplace netloc qpix_reg_rtl_0_opad2_CLK 1 5 1 2840 380n
preplace netloc qpix_reg_rtl_0_opad2_CLKin 1 5 1 2730 210n
preplace netloc qpix_reg_rtl_0_opad2_CLKin2 1 5 1 2720 230n
preplace netloc qpix_reg_rtl_0_opad2_DataIn 1 5 1 2710 250n
preplace netloc qpix_reg_rtl_0_opad2_RST_EXT 1 5 1 2650 390n
preplace netloc qpix_reg_rtl_0_opad2_cal_control 1 5 1 2640 370n
preplace netloc qpix_reg_rtl_0_opad2_control 1 5 1 2700 270n
preplace netloc qpix_reg_rtl_0_opad2_loadData 1 5 1 2690 290n
preplace netloc qpix_reg_rtl_0_opad2_selDefData 1 5 1 2680 310n
preplace netloc qpix_reg_rtl_0_opad2_serialOutCnt 1 5 1 2670 330n
preplace netloc qpix_reg_rtl_0_opad2_startup 1 5 1 2660 350n
preplace netloc qpix_reg_rtl_0_opad_CLK 1 5 1 2740 190n
preplace netloc qpix_reg_rtl_0_opad_CLKin 1 5 1 2840 -10n
preplace netloc qpix_reg_rtl_0_opad_CLKin2 1 5 1 2830 10n
preplace netloc qpix_reg_rtl_0_opad_DataIn 1 5 1 2820 30n
preplace netloc qpix_reg_rtl_0_opad_Ext_POR 1 5 1 2840 -30n
preplace netloc qpix_reg_rtl_0_opad_RST_EXT 1 5 1 2750 170n
preplace netloc qpix_reg_rtl_0_opad_cal_control 1 5 1 2760 150n
preplace netloc qpix_reg_rtl_0_opad_control 1 5 1 2810 50n
preplace netloc qpix_reg_rtl_0_opad_loadData 1 5 1 2800 70n
preplace netloc qpix_reg_rtl_0_opad_selDefData 1 5 1 2790 90n
preplace netloc qpix_reg_rtl_0_opad_serialOutCnt 1 5 1 2780 110n
preplace netloc qpix_reg_rtl_0_opad_startup 1 5 1 2770 130n
preplace netloc xlconcat_0_dout 1 0 2 30 -130 560
preplace netloc TransactRegiMap_0_SHDN 1 4 2 2280J 510 NJ
preplace netloc fifo_generator_0_empty 1 0 2 30 840 570
preplace netloc fifo_generator_0_valid 1 0 3 50 1110 NJ 1110 1250
preplace netloc fifo_generator_0_full 1 1 1 NJ 820
preplace netloc qpix_carrier_fifo_ct_0_qpix_fifo_ren 1 1 1 920 940n
preplace netloc qpix_carrier_data_ct_0_qpixCtrlOutValid 1 1 2 930 1040 1260
preplace netloc qpix_carrier_data_ct_0_qpixCtrlOut 1 1 2 930 550 1260
preplace netloc fifo_generator_0_dout 1 0 2 60 1100 910J
preplace netloc axi_dma_0_M_AXI_MM2S 1 1 1 580 -270n
preplace netloc axi_dma_0_M_AXI_S2MM 1 1 1 570 -290n
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 1280 220n
preplace netloc axi_interconnect_0_M01_AXI 1 0 3 30 200 550J 100 1260
preplace netloc axi_mem_intercon_M00_AXI 1 0 3 20 -80 930J -50 1260
preplace netloc processing_system7_0_DDR 1 1 5 N -400 NJ -400 N -400 N -400 N
preplace netloc processing_system7_0_FIXED_IO 1 1 5 N -380 NJ -380 N -380 N -380 N
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 890 -320n
preplace netloc axis_data_fifo_0_M_AXIS 1 0 2 60 -40 540
preplace netloc qpix_carrier_fifo_ct_0_S_AXI_0 1 0 2 60 470 520
levelinfo -pg 1 -60 290 1090 1470 2130 2470 2860
pagesize -pg 1 -db -bbox -sgen -240 -1000 3080 1200
"
}
{
   "da_axi4_cnt":"2",
   "da_board_cnt":"1",
   "da_clkrst_cnt":"4",
   "da_ps7_cnt":"1"
}
