

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl4/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler        warp_limiting:2:4 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
5c2fe3a3630c5126663d5238361e2114  /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/AES/gpgpu_ptx_sim__AES
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=aesHost.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/AES/gpgpu_ptx_sim__AES
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/AES/gpgpu_ptx_sim__AES "
Parsing file _cuobjdump_complete_output_Uj7re3
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: aesHost.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: aesHost.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesDecrypt256PjS_i : hostFun 0x0x410832, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating global region for "texEKey128" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating constant region for "posIdx_E" from 0x120 to 0x140 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "TBox0" from 0x180 to 0x580 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "TBox1" from 0x580 to 0x980 (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "TBox2" from 0x980 to 0xd80 (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "TBox3" from 0xd80 to 0x1180 (global memory space) 5
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_33754_33_non_const_tBox1Block20" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_33756_33_non_const_tBox3Block1044" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_33749_36_non_const_stageBlock12068" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_33753_33_non_const_tBox0Block3092" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_33755_33_non_const_tBox2Block4116" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_33750_33_non_const_stageBlock25140" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesEncrypt128PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesEncrypt128PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesEncrypt128PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesEncrypt128PjS_i'.
GPGPU-Sim PTX: allocating global region for "texDKey128" from 0x1180 to 0x1184 (global memory space)
GPGPU-Sim PTX: allocating constant region for "posIdx_D" from 0x11a0 to 0x11c0 (global memory space) 6
GPGPU-Sim PTX: allocating constant region for "TBoxi0" from 0x1200 to 0x1600 (global memory space) 7
GPGPU-Sim PTX: allocating constant region for "TBoxi1" from 0x1600 to 0x1a00 (global memory space) 8
GPGPU-Sim PTX: allocating constant region for "TBoxi2" from 0x1a00 to 0x1e00 (global memory space) 9
GPGPU-Sim PTX: allocating constant region for "TBoxi3" from 0x1e00 to 0x2200 (global memory space) 10
GPGPU-Sim PTX: allocating constant region for "inv_SBox" from 0x2200 to 0x2600 (global memory space) 11
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34110_36_non_const_tBox1Block6188" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34112_36_non_const_tBox3Block7212" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34107_36_non_const_stageBlock18236" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34109_36_non_const_tBox0Block9260" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34111_36_non_const_tBox2Block10284" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34113_36_non_const_invSBoxBlock11308" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34108_33_non_const_stageBlock212332" from 0x1800 to 0x1c00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesDecrypt128PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesDecrypt128PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesDecrypt128PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesDecrypt128PjS_i'.
GPGPU-Sim PTX: allocating global region for "texEKey" from 0x2600 to 0x2604 (global memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34465_33_non_const_tBox0Block13380" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34467_33_non_const_tBox2Block14404" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34466_33_non_const_tBox1Block15428" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34468_33_non_const_tBox3Block16452" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34461_36_non_const_stageBlock117476" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34462_33_non_const_stageBlock218500" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesEncrypt256PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesEncrypt256PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesEncrypt256PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesEncrypt256PjS_i'.
GPGPU-Sim PTX: allocating global region for "texDKey" from 0x2604 to 0x2608 (global memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34912_36_non_const_tBox0Block19548" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34914_36_non_const_tBox2Block20572" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34916_36_non_const_invSBoxBlock21596" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34913_36_non_const_tBox1Block22620" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34915_36_non_const_tBox3Block23644" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34910_36_non_const_stageBlock124668" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34911_33_non_const_stageBlock225692" from 0x1800 to 0x1c00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesDecrypt256PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesDecrypt256PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesDecrypt256PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesDecrypt256PjS_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_iIKk16"
Running: cat _ptx_iIKk16 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Hvt5pg
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Hvt5pg --output-file  /dev/null 2> _ptx_iIKk16info"
GPGPU-Sim PTX: Kernel '_Z13aesDecrypt256PjS_i' : regs=15, lmem=0, smem=7168, cmem=9332
GPGPU-Sim PTX: Kernel '_Z13aesEncrypt256PjS_i' : regs=15, lmem=0, smem=6144, cmem=9332
GPGPU-Sim PTX: Kernel '_Z13aesDecrypt128PjS_i' : regs=15, lmem=0, smem=7168, cmem=9332
GPGPU-Sim PTX: Kernel '_Z13aesEncrypt128PjS_i' : regs=15, lmem=0, smem=6144, cmem=9332
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_iIKk16 _ptx2_Hvt5pg _ptx_iIKk16info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesEncrypt256PjS_i : hostFun 0x0x410773, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesDecrypt128PjS_i : hostFun 0x0x4106b4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesEncrypt128PjS_i : hostFun 0x0x4105f5, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x647fc0; deviceAddress = posIdx_E; deviceName = posIdx_E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 32 bytes
GPGPU-Sim PTX registering constant posIdx_E (32 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x647fe0; deviceAddress = TBox0; deviceName = TBox0
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox0 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6483e0; deviceAddress = TBox1; deviceName = TBox1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox1 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6487e0; deviceAddress = TBox2; deviceName = TBox2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox2 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x648be0; deviceAddress = TBox3; deviceName = TBox3
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox3 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x648fe0; deviceAddress = posIdx_D; deviceName = posIdx_D
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 32 bytes
GPGPU-Sim PTX registering constant posIdx_D (32 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x649000; deviceAddress = TBoxi0; deviceName = TBoxi0
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi0 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x649400; deviceAddress = TBoxi1; deviceName = TBoxi1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi1 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x649800; deviceAddress = TBoxi2; deviceName = TBoxi2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi2 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x649c00; deviceAddress = TBoxi3; deviceName = TBoxi3
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi3 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x64a000; deviceAddress = inv_SBox; deviceName = inv_SBox
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant inv_SBox (1024 bytes) to name mapping
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"

###############################################################

AES - CUDA by Svetlin Manavski)

AES 128 is running....

Input file size: 262198 Bytes

Key: 0123456789abcdef
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x64a400, array = 0x1439f30
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texEKey128
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x64a480, array = 0x1439ff0
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texDKey128
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x64a500, array = 0x143a0b0
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texEKey
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x64a580, array = 0x143a170
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texDKey
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400

ENCRYPTION.....


GPGPU-Sim PTX: cudaLaunch for 0x0x4105f5 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13aesEncrypt128PjS_i' to stream 0, gridDim= (257,1,1) blockDim = (256,1,1) 
kernel '_Z13aesEncrypt128PjS_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 53760 (ipc=107.5) sim_rate=7680 (inst/sec) elapsed = 0:0:00:07 / Tue Mar 22 12:46:18 2016
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 61440 (ipc=61.4) sim_rate=4726 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 12:46:24 2016
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 87840 (ipc=35.1) sim_rate=6274 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 12:46:25 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(2,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 159936 (ipc=29.1) sim_rate=10662 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 12:46:26 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(27,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(6,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 307008 (ipc=43.9) sim_rate=19188 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 12:46:27 2016
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(7,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(14,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 589408 (ipc=65.5) sim_rate=34671 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 12:46:28 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(13,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(7,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(0,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(12,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 907648 (ipc=82.5) sim_rate=50424 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 12:46:29 2016
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(0,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(0,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(9,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 1283168 (ipc=98.7) sim_rate=67535 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 12:46:30 2016
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(6,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(12,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(1,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(9,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 1604352 (ipc=107.0) sim_rate=80217 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 12:46:31 2016
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(3,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(5,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(12,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 1925152 (ipc=113.2) sim_rate=91673 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 12:46:32 2016
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(28,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (17381,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(17382,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (17421,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(17422,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (17424,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(17425,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (17427,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(17428,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17433,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(17434,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (17484,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(17485,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17515,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(17516,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(15,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (17614,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(17615,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17640,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(17641,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (17647,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(17648,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17652,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(17653,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (17671,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(17672,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17676,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(17677,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17678,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(17679,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17703,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(17704,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(25,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 2212608 (ipc=122.9) sim_rate=100573 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 12:46:33 2016
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(24,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(27,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(29,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(18,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 2603744 (ipc=133.5) sim_rate=113206 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 12:46:34 2016
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(21,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(19,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(20,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 2995040 (ipc=142.6) sim_rate=124793 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 12:46:35 2016
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(15,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(16,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(24,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(16,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 3387520 (ipc=150.6) sim_rate=135500 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 12:46:36 2016
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(21,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(17,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(16,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(89,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (23759,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(23760,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (23811,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(23812,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (23825,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(23826,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (23896,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(23897,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (23938,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(23939,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (23966,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(23967,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(59,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 3805600 (ipc=158.6) sim_rate=146369 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 12:46:37 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (24013,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(24014,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (24017,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(24018,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (24054,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(24055,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (24119,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(24120,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (24184,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(24185,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (24199,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(24200,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (24238,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(24239,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (24266,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(24267,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(49,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (24323,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(24324,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(35,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 4078016 (ipc=163.1) sim_rate=151037 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 12:46:38 2016
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(33,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(38,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(34,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(104,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 4473024 (ipc=168.8) sim_rate=159750 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 12:46:39 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(31,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(44,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(35,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 4738432 (ipc=172.3) sim_rate=163394 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 12:46:40 2016
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(36,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(44,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(40,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(35,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(30,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 5264736 (ipc=178.5) sim_rate=175491 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 12:46:41 2016
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(83,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(30,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(91,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (30615,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(30616,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (30630,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(30631,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (30662,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(30663,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(90,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (30733,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(30734,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (30734,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(30735,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (30766,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(30767,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (30794,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(30795,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (30821,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(30822,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (30862,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(30863,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (30955,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(30956,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (30997,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(30998,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (30999,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(31000,0)
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 5674176 (ipc=183.0) sim_rate=183037 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 12:46:42 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (31063,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(31064,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(70,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (31091,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(31092,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (31122,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(31123,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(49,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(54,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 5943488 (ipc=185.7) sim_rate=185734 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 12:46:43 2016
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(47,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(59,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(48,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(49,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 6330880 (ipc=189.0) sim_rate=191844 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 12:46:44 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(48,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(49,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(48,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(47,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 35000  inst.: 6726176 (ipc=192.2) sim_rate=197828 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 12:46:45 2016
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(56,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(48,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(54,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(108,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 7126144 (ipc=195.2) sim_rate=203604 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 12:46:46 2016
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(52,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (37035,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(37036,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(108,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (37404,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(37405,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (37443,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(37444,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (37454,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(37455,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(78,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (37497,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(37498,0)
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 7397760 (ipc=197.3) sim_rate=205493 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 12:46:47 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (37563,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(37564,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (37596,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(37597,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (37631,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(37632,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (37664,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(37665,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (37729,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(37730,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (37737,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(37738,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (37798,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(37799,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (37800,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(37801,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(71,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (37877,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(37878,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (37878,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(37879,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(67,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(63,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(61,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 7804352 (ipc=200.1) sim_rate=210928 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 12:46:48 2016
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(62,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(72,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(62,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 40500  inst.: 8196928 (ipc=202.4) sim_rate=215708 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 12:46:49 2016
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(73,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(72,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(70,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(69,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 8591744 (ipc=204.6) sim_rate=220301 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 12:46:50 2016
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(74,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(68,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(65,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(66,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 43500  inst.: 8987840 (ipc=206.6) sim_rate=224696 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 12:46:51 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(60,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (43790,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(43791,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(120,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (44140,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(44141,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (44151,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(44152,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (44193,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(44194,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (44225,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(44226,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(81,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (44272,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(44273,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (44362,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(44363,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (44420,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(44421,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (44426,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(44427,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (44460,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(44461,0)
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 9259616 (ipc=208.1) sim_rate=225844 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 12:46:52 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (44558,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(44559,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (44559,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(44560,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (44594,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(44595,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(147,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (44641,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(44642,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (44672,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(44673,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(84,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(76,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(80,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 9658848 (ipc=210.0) sim_rate=229972 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 12:46:53 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(85,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(87,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(84,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(78,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(82,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 10185120 (ipc=212.2) sim_rate=236863 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 12:46:54 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(76,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(77,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(86,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(87,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 49500  inst.: 10577216 (ipc=213.7) sim_rate=240391 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 12:46:55 2016
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(75,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(152,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(75,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (50562,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(50563,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(107,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (50896,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(50897,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (50981,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(50982,0)
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 10969408 (ipc=215.1) sim_rate=243764 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 12:46:56 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (51006,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(51007,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (51015,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(51016,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (51044,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(51045,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(87,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (51101,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(51102,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (51139,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(51140,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (51163,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(51164,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (51265,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(51266,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (51334,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(51335,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (51345,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(51346,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (51389,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(51390,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (51413,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(51414,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (51441,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(51442,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(177,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(102,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 52000  inst.: 11237568 (ipc=216.1) sim_rate=244294 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 12:46:57 2016
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(99,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(95,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(97,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(96,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(90,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 54000  inst.: 11760768 (ipc=217.8) sim_rate=250229 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 12:46:58 2016
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(92,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(98,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(92,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(98,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 55500  inst.: 12158464 (ipc=219.1) sim_rate=253301 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 12:46:59 2016
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(97,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(95,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(104,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(103,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 57000  inst.: 12551936 (ipc=220.2) sim_rate=256161 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 12:47:00 2016
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(91,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (57300,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(57301,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(97,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (57666,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(57667,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (57718,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(57719,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (57752,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(57753,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (57783,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(57784,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (57825,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(57826,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (57885,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(57886,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (57907,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(57908,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (57920,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(57921,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(188,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (58029,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(58030,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (58049,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(58050,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (58115,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(58116,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (58141,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(58142,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (58183,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(58184,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (58189,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(58190,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(106,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 58500  inst.: 12930112 (ipc=221.0) sim_rate=258602 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 12:47:01 2016
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(113,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(107,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 59500  inst.: 13186784 (ipc=221.6) sim_rate=258564 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 12:47:02 2016
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(116,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(109,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(118,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(113,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 61000  inst.: 13582112 (ipc=222.7) sim_rate=261194 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 12:47:03 2016
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(119,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(113,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(105,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(114,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(188,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(111,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 63000  inst.: 14111264 (ipc=224.0) sim_rate=266250 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 12:47:04 2016
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(117,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(108,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (64034,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(64035,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(114,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (64114,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(64115,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (64442,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(64443,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (64483,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(64484,0)
GPGPU-Sim uArch: cycles simulated: 64500  inst.: 14493536 (ipc=224.7) sim_rate=268398 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 12:47:05 2016
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(127,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (64535,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(64536,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (64596,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(64597,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (64631,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(64632,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (64680,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(64681,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (64692,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(64693,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (64885,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(64886,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (64950,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(64951,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(128,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (64971,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(64972,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (64972,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(64973,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (65012,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(65013,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (65014,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(65015,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(126,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 65500  inst.: 14742016 (ipc=225.1) sim_rate=268036 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 12:47:06 2016
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(123,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(134,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 66500  inst.: 14996384 (ipc=225.5) sim_rate=267792 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 12:47:07 2016
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(127,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(129,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(126,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(125,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 68000  inst.: 15389312 (ipc=226.3) sim_rate=269987 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 12:47:08 2016
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(120,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(125,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(124,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(126,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 69500  inst.: 15792320 (ipc=227.2) sim_rate=272281 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 12:47:09 2016
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(134,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(129,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(133,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(122,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (70879,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(70880,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (70969,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(70970,0)
GPGPU-Sim uArch: cycles simulated: 71000  inst.: 16186752 (ipc=228.0) sim_rate=274351 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 12:47:10 2016
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(154,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (71140,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(71141,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (71217,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(71218,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (71273,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(71274,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (71338,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(71339,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (71449,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(71450,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (71453,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(71454,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (71480,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(71481,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(160,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (71715,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(71716,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (71722,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(71723,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (71762,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(71763,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (71797,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(71798,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (71807,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(71808,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (71829,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(71830,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(142,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 72000  inst.: 16421472 (ipc=228.1) sim_rate=273691 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 12:47:11 2016
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(135,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(138,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(136,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(144,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 73500  inst.: 16802720 (ipc=228.6) sim_rate=275454 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 12:47:12 2016
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(139,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(135,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(136,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 75000  inst.: 17193120 (ipc=229.2) sim_rate=277308 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 12:47:13 2016
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(143,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(221,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(140,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(137,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 76500  inst.: 17584576 (ipc=229.9) sim_rate=279120 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 12:47:14 2016
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(148,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(141,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(136,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (77691,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(77692,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(146,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (77813,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(77814,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (77981,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(77982,0)
GPGPU-Sim uArch: cycles simulated: 78000  inst.: 17974208 (ipc=230.4) sim_rate=280847 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 12:47:15 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (78074,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(78075,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (78079,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(78080,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(228,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (78135,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(78136,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (78238,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(78239,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (78302,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(78303,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (78325,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(78326,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (78482,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(78483,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(168,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (78546,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(78547,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (78602,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(78603,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (78608,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(78609,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (78617,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(78618,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (78702,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(78703,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(159,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 79000  inst.: 18229856 (ipc=230.8) sim_rate=280459 (inst/sec) elapsed = 0:0:01:05 / Tue Mar 22 12:47:16 2016
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(164,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(160,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(153,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(158,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 80500  inst.: 18613184 (ipc=231.2) sim_rate=282017 (inst/sec) elapsed = 0:0:01:06 / Tue Mar 22 12:47:17 2016
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(154,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(158,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(162,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(153,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 82000  inst.: 19005760 (ipc=231.8) sim_rate=283668 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 12:47:18 2016
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(162,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(238,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 83000  inst.: 19268032 (ipc=232.1) sim_rate=283353 (inst/sec) elapsed = 0:0:01:08 / Tue Mar 22 12:47:19 2016
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(160,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(156,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(159,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(180,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 84500  inst.: 19652416 (ipc=232.6) sim_rate=284817 (inst/sec) elapsed = 0:0:01:09 / Tue Mar 22 12:47:20 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (84503,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(84504,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (84644,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(84645,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(187,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (84808,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(84809,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (84876,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(84877,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (84960,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(84961,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (84968,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(84969,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(164,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (85089,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(85090,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (85105,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(85106,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (85132,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(85133,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (85187,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(85188,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (85343,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(85344,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (85358,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(85359,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (85404,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(85405,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (85435,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(85436,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (85438,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(85439,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(178,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 85500  inst.: 19902080 (ipc=232.8) sim_rate=284315 (inst/sec) elapsed = 0:0:01:10 / Tue Mar 22 12:47:21 2016
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(169,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(172,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(175,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 87000  inst.: 20285856 (ipc=233.2) sim_rate=285716 (inst/sec) elapsed = 0:0:01:11 / Tue Mar 22 12:47:22 2016
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(169,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(170,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(168,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(171,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 88500  inst.: 20680608 (ipc=233.7) sim_rate=287230 (inst/sec) elapsed = 0:0:01:12 / Tue Mar 22 12:47:23 2016
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(176,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(252,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(168,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(179,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 90000  inst.: 21078528 (ipc=234.2) sim_rate=288746 (inst/sec) elapsed = 0:0:01:13 / Tue Mar 22 12:47:24 2016
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(175,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(176,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(177,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(176,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (91315,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(91316,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (91415,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(91416,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (91493,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 91500  inst.: 21465088 (ipc=234.6) sim_rate=290068 (inst/sec) elapsed = 0:0:01:14 / Tue Mar 22 12:47:25 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (91525,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (91605,0), 5 CTAs running
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(176,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (91671,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (91730,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (91857,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (91910,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (91923,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (91978,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (92041,0), 5 CTAs running
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(193,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (92169,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (92172,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (92316,0), 5 CTAs running
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(186,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(186,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(191,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 93500  inst.: 21933632 (ipc=234.6) sim_rate=292448 (inst/sec) elapsed = 0:0:01:15 / Tue Mar 22 12:47:26 2016
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(186,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(194,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(194,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(187,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 95000  inst.: 22321152 (ipc=235.0) sim_rate=293699 (inst/sec) elapsed = 0:0:01:16 / Tue Mar 22 12:47:27 2016
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(183,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(188,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(181,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(193,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 96500  inst.: 22712160 (ipc=235.4) sim_rate=294963 (inst/sec) elapsed = 0:0:01:17 / Tue Mar 22 12:47:28 2016
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(190,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(194,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(188,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(190,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (98032,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (98135,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (98177,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (98294,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (98355,0), 4 CTAs running
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(198,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (98486,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 98500  inst.: 23201056 (ipc=235.5) sim_rate=297449 (inst/sec) elapsed = 0:0:01:18 / Tue Mar 22 12:47:29 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (98514,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (98577,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (98647,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (98699,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (98919,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (98921,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (98954,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (98994,0), 4 CTAs running
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(196,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (99015,0), 4 CTAs running
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(200,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(208,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 100000  inst.: 23543200 (ipc=235.4) sim_rate=298015 (inst/sec) elapsed = 0:0:01:19 / Tue Mar 22 12:47:30 2016
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(205,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(199,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(204,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(207,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(209,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 102000  inst.: 24055072 (ipc=235.8) sim_rate=300688 (inst/sec) elapsed = 0:0:01:20 / Tue Mar 22 12:47:31 2016
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(216,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(207,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(206,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(198,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 103500  inst.: 24439552 (ipc=236.1) sim_rate=301722 (inst/sec) elapsed = 0:0:01:21 / Tue Mar 22 12:47:32 2016
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(199,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(197,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(202,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (104756,0), 4 CTAs running
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(199,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 105000  inst.: 24821696 (ipc=236.4) sim_rate=302703 (inst/sec) elapsed = 0:0:01:22 / Tue Mar 22 12:47:33 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (105044,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (105078,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (105234,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (105253,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (105342,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (105347,0), 3 CTAs running
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(217,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (105450,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (105505,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (105536,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (105538,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (105591,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (105768,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (105788,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (105889,0), 3 CTAs running
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(217,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(216,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 106500  inst.: 25134560 (ipc=236.0) sim_rate=302826 (inst/sec) elapsed = 0:0:01:23 / Tue Mar 22 12:47:34 2016
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(211,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(218,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(219,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(222,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 108000  inst.: 25517728 (ipc=236.3) sim_rate=303782 (inst/sec) elapsed = 0:0:01:24 / Tue Mar 22 12:47:35 2016
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(216,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(211,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(224,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(219,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(210,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 110000  inst.: 26031968 (ipc=236.7) sim_rate=306258 (inst/sec) elapsed = 0:0:01:25 / Tue Mar 22 12:47:36 2016
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(216,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(219,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(221,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(214,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 111500  inst.: 26424864 (ipc=237.0) sim_rate=307265 (inst/sec) elapsed = 0:0:01:26 / Tue Mar 22 12:47:37 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (111593,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (111597,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (111759,0), 2 CTAs running
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(221,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (111997,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (112128,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (112208,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (112303,0), 2 CTAs running
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(228,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (112352,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (112383,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (112447,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (112478,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (112510,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (112514,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (112705,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (112723,0), 2 CTAs running
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(228,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 113000  inst.: 26752256 (ipc=236.7) sim_rate=307497 (inst/sec) elapsed = 0:0:01:27 / Tue Mar 22 12:47:38 2016
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(238,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(226,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(232,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(225,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(227,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 115000  inst.: 27261792 (ipc=237.1) sim_rate=309793 (inst/sec) elapsed = 0:0:01:28 / Tue Mar 22 12:47:39 2016
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(229,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(237,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(232,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(226,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 116500  inst.: 27645728 (ipc=237.3) sim_rate=310626 (inst/sec) elapsed = 0:0:01:29 / Tue Mar 22 12:47:40 2016
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(227,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(239,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(234,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(231,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 118000  inst.: 28038016 (ipc=237.6) sim_rate=311533 (inst/sec) elapsed = 0:0:01:30 / Tue Mar 22 12:47:41 2016
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(234,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (118466,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (118491,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (118536,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (118695,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (118715,0), 1 CTAs running
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(231,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (118840,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (118947,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (118985,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (119043,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (119050,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (119244,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (119249,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (119272,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (119335,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (119368,0), 1 CTAs running
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(247,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(251,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 120000  inst.: 28431936 (ipc=236.9) sim_rate=312438 (inst/sec) elapsed = 0:0:01:31 / Tue Mar 22 12:47:42 2016
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(249,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(254,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(254,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(243,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(252,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 122000  inst.: 28942624 (ipc=237.2) sim_rate=314593 (inst/sec) elapsed = 0:0:01:32 / Tue Mar 22 12:47:43 2016
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(246,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(240,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(251,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(253,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 123500  inst.: 29330624 (ipc=237.5) sim_rate=315383 (inst/sec) elapsed = 0:0:01:33 / Tue Mar 22 12:47:44 2016
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(252,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(254,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(242,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(252,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (125018,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (125373,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(254,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (125431,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 125500  inst.: 29814336 (ipc=237.6) sim_rate=317173 (inst/sec) elapsed = 0:0:01:34 / Tue Mar 22 12:47:45 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (125522,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (125566,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (125758,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (125872,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (125894,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (125913,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (125949,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (126081,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (126103,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (126157,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (126161,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (126166,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(256,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(255,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (131893,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (132271,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: GPU detected kernel '_Z13aesEncrypt128PjS_i' finished on shader 9.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z13aesEncrypt128PjS_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 132272
gpu_sim_insn = 30066944
gpu_ipc =     227.3115
gpu_tot_sim_cycle = 132272
gpu_tot_sim_insn = 30066944
gpu_tot_ipc =     227.3115
gpu_tot_issued_cta = 257
gpu_stall_dramfull = 2980
gpu_stall_icnt2sh    = 3046
gpu_total_sim_rate=316494

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 470824
	L1I_total_cache_misses = 54427
	L1I_total_cache_miss_rate = 0.1156
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4112
	L1D_total_cache_misses = 4112
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 28784
	L1C_total_cache_misses = 1200
	L1C_total_cache_miss_rate = 0.0417
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 80901
L1T_cache:
	L1T_total_cache_accesses = 22616
	L1T_total_cache_misses = 30
	L1T_total_cache_miss_rate = 0.0013
	L1T_total_cache_pending_hits = 22586
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2056
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27584
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1200
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 80901
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 22586
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 416397
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 54427
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 
gpgpu_n_tot_thrd_icount = 30066944
gpgpu_n_tot_w_icount = 939592
gpgpu_n_stall_shd_mem = 162773
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2056
gpgpu_n_mem_write_global = 2056
gpgpu_n_mem_texture = 30
gpgpu_n_mem_const = 990
gpgpu_n_load_insn  = 65792
gpgpu_n_store_insn = 65792
gpgpu_n_shmem_insn = 6644992
gpgpu_n_tex_insn = 723712
gpgpu_n_const_mem_insn = 526336
gpgpu_n_param_mem_insn = 131584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 89125
gpgpu_stall_shd_mem[c_mem][bk_conf] = 89125
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 73648
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:248762	W0_Idle:1921173	W0_Scoreboard:691861	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:939592
traffic_breakdown_coretomem[CONST_ACC_R] = 7920 {8:990,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16448 {8:2056,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 279616 {136:2056,}
traffic_breakdown_coretomem[INST_ACC_R] = 55176 {8:6897,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 240 {8:30,}
traffic_breakdown_memtocore[CONST_ACC_R] = 71280 {72:990,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 279616 {136:2056,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16448 {8:2056,}
traffic_breakdown_memtocore[INST_ACC_R] = 937992 {136:6897,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 4080 {136:30,}
maxmrqlatency = 259 
maxdqlatency = 0 
maxmflatency = 595 
averagemflatency = 259 
max_icnt2mem_latency = 90 
max_icnt2sh_latency = 132271 
mrq_lat_table:3279 	924 	298 	486 	589 	351 	192 	113 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	972 	4135 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	9998 	1169 	849 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2239 	749 	88 	0 	0 	0 	0 	0 	0 	0 	0 	360 	600 	1080 	16 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	148 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         2         0         0        10        10        32        32        32        32        32        32         0         0         0         0 
dram[1]:         2         2         0         0        10        10        32        32        32        32        32        32         0         0         0         0 
dram[2]:         4         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
dram[3]:         4         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
dram[4]:         4         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
dram[5]:         3         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
maximum service time to same row:
dram[0]:     11593     10954     37354     37344     56456     56530     72909     72765     75239     75086     85414     90586     44874     45238     65543     67063 
dram[1]:      8484     11688     36962     37350     56743     56532     72760     72487     75066     75066     83816     88920     48850     48410     66513     68218 
dram[2]:      9281     12407     36968     37357     56746     56542     72741     73150     75063     78509     82147     93369     50554     44915     67082     71191 
dram[3]:      8754     13152     36974     37331     56750     56564     72376     73044     75044     78291     81604     90000     51271     44928     68244     71194 
dram[4]:      7357     13888     36988     37337     56773     56569     72669     73047     78088     76749     88079     88338     44882     48891     67056     71210 
dram[5]:     10229     14609     37338     37343     56525     56572     72762     72369     75839     75616     93745     87598     44897     50550     67057     71213 
average row accesses per activate:
dram[0]: 11.500000 34.000000 64.000000 64.000000 37.000000 37.000000 48.000000 48.000000 48.000000 48.000000 30.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 11.666667 34.000000 64.000000 64.000000 37.000000 37.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 34.500000 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 22.666666 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 34.500000 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 6233/165 = 37.775757
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        39        36        32        32        42        42        64        64        64        64        46        44        32        32        32        32 
dram[1]:        40        36        32        32        42        42        64        64        64        64        44        44        32        32        32        32 
dram[2]:        39        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
dram[3]:        38        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
dram[4]:        38        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
dram[5]:        37        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
total reads: 4177
bank skew: 64/32 = 2.00
chip skew: 697/695 = 1.00
number of total write accesses:
dram[0]:        30        32        32        32        32        32        32        32        32        32        14        12         0         0         0         0 
dram[1]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[2]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[3]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[4]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[5]:        32        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
total reads: 2056
min_bank_accesses = 0!
chip skew: 344/342 = 1.01
average mf latency per bank:
dram[0]:        351       343       146       145       163       165       190       182       180       177       205       209       263       262       264       265
dram[1]:        447       311       139       142       157       164       185       184       177       179       207       212       263       262       263       263
dram[2]:        452       313       141       146       159       172       187       191       179       179       208       211       262       262       263       263
dram[3]:        444       309       144       135       164       159       184       185       180       177       212       208       264       263       263       264
dram[4]:        546       315       149       137       169       162       187       182       181       179       211       209       261       262       262       266
dram[5]:        400       292       145       141       163       164       184       187       175       180       208       213       261       264       262       268
maximum mf latency per bank:
dram[0]:        551       551       360       352       330       374       411       373       312       295       303       301       285       287       290       281
dram[1]:        529       562       365       330       316       347       379       365       305       299       290       301       282       288       276       291
dram[2]:        551       595       354       359       323       384       407       431       313       317       288       306       271       294       277       286
dram[3]:        554       563       376       311       329       338       354       388       311       329       306       294       296       277       297       278
dram[4]:        545       537       398       315       356       351       378       359       320       336       306       299       279       276       270       287
dram[5]:        552       561       350       338       361       339       381       372       284       308       293       299       275       288       276       314

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80080880, atomic=0 1 entries : 0x7f8eb5a70000 :  mf: uid=613433, sid09:w47, part=0, addr=0x80080880, load , size=128, unknown  status = IN_PARTITION_DRAM (132269), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=174598 n_nop=172470 n_act=31 n_pre=15 n_req=1041 n_rd=1394 n_write=688 bw_util=0.02385
n_activity=12927 dram_eff=0.3221
bk0: 78a 173174i bk1: 72a 173180i bk2: 64a 173448i bk3: 64a 173456i bk4: 84a 173592i bk5: 84a 173429i bk6: 128a 173446i bk7: 128a 173613i bk8: 128a 173588i bk9: 128a 173560i bk10: 92a 174045i bk11: 88a 174054i bk12: 64a 174323i bk13: 64a 174408i bk14: 64a 174327i bk15: 64a 174386i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0972806
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=174598 n_nop=172474 n_act=32 n_pre=16 n_req=1038 n_rd=1392 n_write=684 bw_util=0.02378
n_activity=13271 dram_eff=0.3129
bk0: 80a 173225i bk1: 72a 173291i bk2: 64a 173639i bk3: 64a 173568i bk4: 84a 173612i bk5: 84a 173542i bk6: 128a 173570i bk7: 128a 173507i bk8: 128a 173554i bk9: 128a 173615i bk10: 88a 174046i bk11: 88a 174027i bk12: 64a 174387i bk13: 64a 174413i bk14: 64a 174429i bk15: 64a 174426i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0899094
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=174598 n_nop=172480 n_act=28 n_pre=12 n_req=1039 n_rd=1394 n_write=684 bw_util=0.0238
n_activity=13162 dram_eff=0.3158
bk0: 78a 173294i bk1: 72a 173164i bk2: 64a 173684i bk3: 64a 173465i bk4: 84a 173586i bk5: 88a 173443i bk6: 128a 173567i bk7: 128a 173481i bk8: 128a 173519i bk9: 128a 173645i bk10: 88a 174049i bk11: 88a 174018i bk12: 64a 174423i bk13: 64a 174385i bk14: 64a 174424i bk15: 64a 174377i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.10216
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=174598 n_nop=172482 n_act=28 n_pre=12 n_req=1038 n_rd=1392 n_write=684 bw_util=0.02378
n_activity=12990 dram_eff=0.3196
bk0: 76a 173317i bk1: 72a 173372i bk2: 64a 173661i bk3: 64a 173653i bk4: 84a 173492i bk5: 88a 173569i bk6: 128a 173525i bk7: 128a 173573i bk8: 128a 173616i bk9: 128a 173551i bk10: 88a 173977i bk11: 88a 173988i bk12: 64a 174396i bk13: 64a 174349i bk14: 64a 174394i bk15: 64a 174375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0824523
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=174598 n_nop=172480 n_act=29 n_pre=13 n_req=1038 n_rd=1392 n_write=684 bw_util=0.02378
n_activity=12982 dram_eff=0.3198
bk0: 76a 173230i bk1: 72a 173381i bk2: 64a 173556i bk3: 64a 173643i bk4: 84a 173486i bk5: 88a 173549i bk6: 128a 173494i bk7: 128a 173559i bk8: 128a 173592i bk9: 128a 173545i bk10: 88a 174018i bk11: 88a 174001i bk12: 64a 174383i bk13: 64a 174378i bk14: 64a 174409i bk15: 64a 174275i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0913012
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x80080780, atomic=0 1 entries : 0x7f8eb5a6fe10 :  mf: uid=613432, sid09:w45, part=5, addr=0x80080780, load , size=128, unknown  status = IN_PARTITION_DRAM (132263), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=174598 n_nop=172480 n_act=28 n_pre=12 n_req=1039 n_rd=1390 n_write=688 bw_util=0.0238
n_activity=12749 dram_eff=0.326
bk0: 74a 173210i bk1: 72a 173281i bk2: 64a 173395i bk3: 64a 173470i bk4: 84a 173570i bk5: 88a 173550i bk6: 128a 173583i bk7: 128a 173491i bk8: 128a 173581i bk9: 128a 173509i bk10: 88a 174079i bk11: 88a 174000i bk12: 64a 174417i bk13: 64a 174416i bk14: 64a 174424i bk15: 64a 174295i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0857112

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1074, Miss = 351, Miss_rate = 0.327, Pending_hits = 19, Reservation_fails = 657
L2_cache_bank[1]: Access = 916, Miss = 346, Miss_rate = 0.378, Pending_hits = 12, Reservation_fails = 418
L2_cache_bank[2]: Access = 1292, Miss = 350, Miss_rate = 0.271, Pending_hits = 24, Reservation_fails = 729
L2_cache_bank[3]: Access = 916, Miss = 346, Miss_rate = 0.378, Pending_hits = 12, Reservation_fails = 405
L2_cache_bank[4]: Access = 1233, Miss = 349, Miss_rate = 0.283, Pending_hits = 19, Reservation_fails = 493
L2_cache_bank[5]: Access = 918, Miss = 348, Miss_rate = 0.379, Pending_hits = 12, Reservation_fails = 389
L2_cache_bank[6]: Access = 976, Miss = 348, Miss_rate = 0.357, Pending_hits = 18, Reservation_fails = 432
L2_cache_bank[7]: Access = 918, Miss = 348, Miss_rate = 0.379, Pending_hits = 12, Reservation_fails = 291
L2_cache_bank[8]: Access = 1004, Miss = 348, Miss_rate = 0.347, Pending_hits = 24, Reservation_fails = 730
L2_cache_bank[9]: Access = 918, Miss = 348, Miss_rate = 0.379, Pending_hits = 12, Reservation_fails = 403
L2_cache_bank[10]: Access = 946, Miss = 347, Miss_rate = 0.367, Pending_hits = 15, Reservation_fails = 381
L2_cache_bank[11]: Access = 918, Miss = 348, Miss_rate = 0.379, Pending_hits = 10, Reservation_fails = 306
L2_total_cache_accesses = 12029
L2_total_cache_misses = 4177
L2_total_cache_miss_rate = 0.3472
L2_total_cache_pending_hits = 189
L2_total_cache_reservation_fails = 5634
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2056
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 860
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 2564
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 220
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 6781
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 87
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 29
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2850
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=49941
icnt_total_pkts_simt_to_mem=20253
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.44534
	minimum = 6
	maximum = 56
Network latency average = 8.776
	minimum = 6
	maximum = 47
Slowest packet = df
Flit latency average = 7.1139
	minimum = 6
	maximum = 43
Slowest flit = 1a9
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0067364
	minimum = 0.00600278 (at node 5)
	maximum = 0.00976775 (at node 11)
Accepted packet rate average = 0.0067364
	minimum = 0.00600278 (at node 5)
	maximum = 0.00976775 (at node 11)
Injected flit rate average = 0.0196548
	minimum = 0.0101155 (at node 5)
	maximum = 0.0421102 (at node 11)
Accepted flit rate average= 0.0196548
	minimum = 0.0121265 (at node 10)
	maximum = 0.0263245 (at node 9)
Injected packet length average = 2.9177
Accepted packet length average = 2.9177
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.44534 (1 samples)
	minimum = 6 (1 samples)
	maximum = 56 (1 samples)
Network latency average = 8.776 (1 samples)
	minimum = 6 (1 samples)
	maximum = 47 (1 samples)
Flit latency average = 7.1139 (1 samples)
	minimum = 6 (1 samples)
	maximum = 43 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0067364 (1 samples)
	minimum = 0.00600278 (1 samples)
	maximum = 0.00976775 (1 samples)
Accepted packet rate average = 0.0067364 (1 samples)
	minimum = 0.00600278 (1 samples)
	maximum = 0.00976775 (1 samples)
Injected flit rate average = 0.0196548 (1 samples)
	minimum = 0.0101155 (1 samples)
	maximum = 0.0421102 (1 samples)
Accepted flit rate average = 0.0196548 (1 samples)
	minimum = 0.0121265 (1 samples)
	maximum = 0.0263245 (1 samples)
Injected packet size average = 2.9177 (1 samples)
Accepted packet size average = 2.9177 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 35 sec (95 sec)
gpgpu_simulation_rate = 316494 (inst/sec)
gpgpu_simulation_rate = 1392 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread
GPU processing time: 88502.742188 (ms)
Total processing time: 88529.828125 (ms)


###############################################################

