% Bibliography for ETS IEEE Paper
% BibTeX format for IEEE style citations

@inproceedings{kocher1996timing,
  author = {Paul C. Kocher},
  title = {Timing Attacks on Implementations of {Diffie-Hellman}, {RSA}, {DSS}, and Other Systems},
  booktitle = {Advances in Cryptology---CRYPTO'96},
  year = {1996},
  pages = {104--113},
  publisher = {Springer},
  address = {Berlin, Heidelberg},
  doi = {10.1007/3-540-68697-5_9}
}

@article{brumley2005remote,
  author = {David Brumley and Dan Boneh},
  title = {Remote Timing Attacks are Practical},
  journal = {Computer Networks},
  volume = {48},
  number = {5},
  pages = {701--716},
  year = {2005},
  publisher = {Elsevier},
  doi = {10.1016/j.comnet.2005.01.010}
}

@inproceedings{molnar2005pc,
  author = {David Molnar and Matt Piotrowski and David Schultz and David Wagner},
  title = {The Program Counter Security Model: Automatic Detection and Removal of Control-Flow Side Channel Attacks},
  booktitle = {International Conference on Information Security and Cryptology},
  year = {2005},
  pages = {156--168},
  publisher = {Springer},
  doi = {10.1007/11734727_14}
}

@inproceedings{coppens2009practical,
  author = {Bart Coppens and Ingrid Verbauwhede and Koen De Bosschere and Bjorn De Sutter},
  title = {Practical Mitigations for Timing-Based Side-Channel Attacks on Modern x86 Processors},
  booktitle = {IEEE Symposium on Security and Privacy},
  year = {2009},
  pages = {45--60},
  publisher = {IEEE},
  doi = {10.1109/SP.2009.19}
}

@inproceedings{almeida2016verifying,
  author = {José Bacelar Almeida and Manuel Barbosa and Gilles Barthe and François Dupressoir and Michael Emmi},
  title = {Verifying Constant-Time Implementations},
  booktitle = {25th USENIX Security Symposium (USENIX Security 16)},
  year = {2016},
  pages = {53--70},
  address = {Austin, TX},
  publisher = {USENIX Association},
  url = {https://www.usenix.org/conference/usenixsecurity16/technical-sessions/presentation/almeida}
}

@inproceedings{rane2015raccoon,
  author = {Ashay Rane and Calvin Lin and Mohit Tiwari},
  title = {Raccoon: Closing Digital Side-Channels through Obfuscated Execution},
  booktitle = {24th USENIX Security Symposium (USENIX Security 15)},
  year = {2015},
  pages = {431--446},
  address = {Washington, D.C.},
  publisher = {USENIX Association},
  url = {https://www.usenix.org/conference/usenixsecurity15/technical-sessions/presentation/rane}
}

@inproceedings{coron1999resistance,
  author = {Jean-Sébastien Coron and Louis Goubin},
  title = {On Boolean and Arithmetic Masking against Differential Power Analysis},
  booktitle = {Cryptographic Hardware and Embedded Systems---CHES 2000},
  year = {2000},
  pages = {231--237},
  publisher = {Springer},
  address = {Berlin, Heidelberg},
  doi = {10.1007/3-540-44499-8_18}
}

@inproceedings{mckeen2013innovative,
  author = {Frank McKeen and Ilya Alexandrovich and Alex Berenzon and Carlos V. Rozas and Hisham Shafi and Vedvyas Shanbhogue and Uday R. Savagaonkar},
  title = {Innovative Instructions and Software Model for Isolated Execution},
  booktitle = {2nd International Workshop on Hardware and Architectural Support for Security and Privacy (HASP)},
  year = {2013},
  pages = {1--8},
  publisher = {ACM},
  doi = {10.1145/2487726.2488368}
}

@techreport{waterman2014risc,
  author = {Andrew Waterman and Yunsup Lee and David A. Patterson and Krste Asanović},
  title = {The {RISC-V} Instruction Set Manual, Volume I: User-Level ISA, Version 2.0},
  institution = {EECS Department, University of California, Berkeley},
  year = {2014},
  number = {UCB/EECS-2014-54},
  url = {http://www.eecs.berkeley.edu/Pubs/TechRpts/2014/EECS-2014-54.html}
}

@article{marshall2019efficient,
  author = {Ben Marshall and G. Richard Newell and Dan Page and Markku-Juhani O. Saarinen and Claire Wolf},
  title = {The Design of Scalar {AES} Instruction Set Extensions for {RISC-V}},
  journal = {IACR Transactions on Cryptographic Hardware and Embedded Systems},
  volume = {2021},
  number = {1},
  pages = {109--136},
  year = {2021},
  doi = {10.46586/tches.v2021.i1.109-136}
}

@inproceedings{lee2020keystone,
  author = {Dayeol Lee and David Kohlbrenner and Shweta Shinde and Krste Asanović and Dawn Song},
  title = {Keystone: An Open Framework for Architecting Trusted Execution Environments},
  booktitle = {Proceedings of the Fifteenth European Conference on Computer Systems (EuroSys)},
  year = {2020},
  pages = {1--16},
  publisher = {ACM},
  doi = {10.1145/3342195.3387532}
}

@inproceedings{weiser2020trusted,
  author = {Samuel Weiser and Raphael Spreitzer and Lukas Bodner},
  title = {Single Trace Attack Against {RSA} Key Generation in {Intel SGX SSL}},
  booktitle = {Proceedings of the 2018 on Asia Conference on Computer and Communications Security (ASIACCS)},
  year = {2018},
  pages = {575--586},
  publisher = {ACM},
  doi = {10.1145/3196494.3196524}
}

@misc{picorv32,
  author = {Claire Wolf},
  title = {{PicoRV32} - A Size-Optimized {RISC-V} CPU},
  year = {2015},
  howpublished = {GitHub repository},
  url = {https://github.com/YosysHQ/picorv32},
  note = {Accessed: 2025-11-03}
}

% Additional relevant references to consider adding:

@inproceedings{bernstein2005cache,
  author = {Daniel J. Bernstein},
  title = {Cache-Timing Attacks on {AES}},
  booktitle = {Cryptology ePrint Archive, Report 2005/271},
  year = {2005},
  url = {https://eprint.iacr.org/2005/271}
}

@inproceedings{osvik2006cache,
  author = {Dag Arne Osvik and Adi Shamir and Eran Tromer},
  title = {Cache Attacks and Countermeasures: The Case of {AES}},
  booktitle = {Topics in Cryptology---CT-RSA 2006},
  year = {2006},
  pages = {1--20},
  publisher = {Springer},
  doi = {10.1007/11605805_1}
}

@inproceedings{ge2018survey,
  author = {Qian Ge and Yuval Yarom and David Cock and Gernot Heiser},
  title = {A Survey of Microarchitectural Timing Attacks and Countermeasures on Contemporary Hardware},
  journal = {Journal of Cryptographic Engineering},
  volume = {8},
  number = {1},
  pages = {1--27},
  year = {2018},
  publisher = {Springer},
  doi = {10.1007/s13389-017-0168-y}
}

@inproceedings{wang2017leaky,
  author = {Shuai Wang and Pei Wang and Xiao Liu and Danfeng Zhang and Dinghao Wu},
  title = {CacheD: Identifying Cache-Based Timing Channels in Production Software},
  booktitle = {26th USENIX Security Symposium (USENIX Security 17)},
  year = {2017},
  pages = {235--252},
  publisher = {USENIX Association}
}

@article{ge2016time,
  author = {Qian Ge and Yuval Yarom and Tom Chothia and Gernot Heiser},
  title = {Time Protection: The Missing {OS} Abstraction},
  booktitle = {Proceedings of the Eleventh European Conference on Computer Systems (EuroSys)},
  year = {2016},
  pages = {1--17},
  publisher = {ACM},
  doi = {10.1145/2901318.2901350}
}

@inproceedings{zhang2012cross,
  author = {Yinqian Zhang and Ari Juels and Michael K. Reiter and Thomas Ristenpart},
  title = {Cross-VM Side Channels and Their Use to Extract Private Keys},
  booktitle = {Proceedings of the 2012 ACM Conference on Computer and Communications Security (CCS)},
  year = {2012},
  pages = {305--316},
  publisher = {ACM},
  doi = {10.1145/2382196.2382230}
}

@inproceedings{reis2006defeating,
  author = {George Reis and Jonathan Chang and Neil Vachharajani and Ram Rangan and David I. August},
  title = {SWIFT: Software Implemented Fault Tolerance},
  booktitle = {International Symposium on Code Generation and Optimization (CGO)},
  year = {2005},
  pages = {243--254},
  publisher = {IEEE},
  doi = {10.1109/CGO.2005.34}
}

