
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//dbus-uuidgen_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400850 <.init>:
  400850:	stp	x29, x30, [sp, #-16]!
  400854:	mov	x29, sp
  400858:	bl	4009d0 <fprintf@plt+0x60>
  40085c:	ldp	x29, x30, [sp], #16
  400860:	ret

Disassembly of section .plt:

0000000000400870 <strlen@plt-0x20>:
  400870:	stp	x16, x30, [sp, #-16]!
  400874:	adrp	x16, 411000 <fprintf@plt+0x10690>
  400878:	ldr	x17, [x16, #4088]
  40087c:	add	x16, x16, #0xff8
  400880:	br	x17
  400884:	nop
  400888:	nop
  40088c:	nop

0000000000400890 <strlen@plt>:
  400890:	adrp	x16, 412000 <fprintf@plt+0x11690>
  400894:	ldr	x17, [x16]
  400898:	add	x16, x16, #0x0
  40089c:	br	x17

00000000004008a0 <exit@plt>:
  4008a0:	adrp	x16, 412000 <fprintf@plt+0x11690>
  4008a4:	ldr	x17, [x16, #8]
  4008a8:	add	x16, x16, #0x8
  4008ac:	br	x17

00000000004008b0 <dbus_error_free@plt>:
  4008b0:	adrp	x16, 412000 <fprintf@plt+0x11690>
  4008b4:	ldr	x17, [x16, #16]
  4008b8:	add	x16, x16, #0x10
  4008bc:	br	x17

00000000004008c0 <strncmp@plt>:
  4008c0:	adrp	x16, 412000 <fprintf@plt+0x11690>
  4008c4:	ldr	x17, [x16, #24]
  4008c8:	add	x16, x16, #0x18
  4008cc:	br	x17

00000000004008d0 <__libc_start_main@plt>:
  4008d0:	adrp	x16, 412000 <fprintf@plt+0x11690>
  4008d4:	ldr	x17, [x16, #32]
  4008d8:	add	x16, x16, #0x20
  4008dc:	br	x17

00000000004008e0 <_dbus_create_uuid@plt>:
  4008e0:	adrp	x16, 412000 <fprintf@plt+0x11690>
  4008e4:	ldr	x17, [x16, #40]
  4008e8:	add	x16, x16, #0x28
  4008ec:	br	x17

00000000004008f0 <__gmon_start__@plt>:
  4008f0:	adrp	x16, 412000 <fprintf@plt+0x11690>
  4008f4:	ldr	x17, [x16, #48]
  4008f8:	add	x16, x16, #0x30
  4008fc:	br	x17

0000000000400900 <abort@plt>:
  400900:	adrp	x16, 412000 <fprintf@plt+0x11690>
  400904:	ldr	x17, [x16, #56]
  400908:	add	x16, x16, #0x38
  40090c:	br	x17

0000000000400910 <strcmp@plt>:
  400910:	adrp	x16, 412000 <fprintf@plt+0x11690>
  400914:	ldr	x17, [x16, #64]
  400918:	add	x16, x16, #0x40
  40091c:	br	x17

0000000000400920 <dbus_error_init@plt>:
  400920:	adrp	x16, 412000 <fprintf@plt+0x11690>
  400924:	ldr	x17, [x16, #72]
  400928:	add	x16, x16, #0x48
  40092c:	br	x17

0000000000400930 <dbus_internal_do_not_use_get_uuid@plt>:
  400930:	adrp	x16, 412000 <fprintf@plt+0x11690>
  400934:	ldr	x17, [x16, #80]
  400938:	add	x16, x16, #0x50
  40093c:	br	x17

0000000000400940 <dbus_error_is_set@plt>:
  400940:	adrp	x16, 412000 <fprintf@plt+0x11690>
  400944:	ldr	x17, [x16, #88]
  400948:	add	x16, x16, #0x58
  40094c:	br	x17

0000000000400950 <dbus_free@plt>:
  400950:	adrp	x16, 412000 <fprintf@plt+0x11690>
  400954:	ldr	x17, [x16, #96]
  400958:	add	x16, x16, #0x60
  40095c:	br	x17

0000000000400960 <printf@plt>:
  400960:	adrp	x16, 412000 <fprintf@plt+0x11690>
  400964:	ldr	x17, [x16, #104]
  400968:	add	x16, x16, #0x68
  40096c:	br	x17

0000000000400970 <fprintf@plt>:
  400970:	adrp	x16, 412000 <fprintf@plt+0x11690>
  400974:	ldr	x17, [x16, #112]
  400978:	add	x16, x16, #0x70
  40097c:	br	x17

Disassembly of section .text:

0000000000400980 <.text>:
  400980:	mov	x29, #0x0                   	// #0
  400984:	mov	x30, #0x0                   	// #0
  400988:	mov	x5, x0
  40098c:	ldr	x1, [sp]
  400990:	add	x2, sp, #0x8
  400994:	mov	x6, sp
  400998:	movz	x0, #0x0, lsl #48
  40099c:	movk	x0, #0x0, lsl #32
  4009a0:	movk	x0, #0x40, lsl #16
  4009a4:	movk	x0, #0xa8c
  4009a8:	movz	x3, #0x0, lsl #48
  4009ac:	movk	x3, #0x0, lsl #32
  4009b0:	movk	x3, #0x40, lsl #16
  4009b4:	movk	x3, #0xe78
  4009b8:	movz	x4, #0x0, lsl #48
  4009bc:	movk	x4, #0x0, lsl #32
  4009c0:	movk	x4, #0x40, lsl #16
  4009c4:	movk	x4, #0xef8
  4009c8:	bl	4008d0 <__libc_start_main@plt>
  4009cc:	bl	400900 <abort@plt>
  4009d0:	adrp	x0, 411000 <fprintf@plt+0x10690>
  4009d4:	ldr	x0, [x0, #4064]
  4009d8:	cbz	x0, 4009e0 <fprintf@plt+0x70>
  4009dc:	b	4008f0 <__gmon_start__@plt>
  4009e0:	ret
  4009e4:	nop
  4009e8:	adrp	x0, 412000 <fprintf@plt+0x11690>
  4009ec:	add	x0, x0, #0x88
  4009f0:	adrp	x1, 412000 <fprintf@plt+0x11690>
  4009f4:	add	x1, x1, #0x88
  4009f8:	cmp	x1, x0
  4009fc:	b.eq	400a14 <fprintf@plt+0xa4>  // b.none
  400a00:	adrp	x1, 400000 <strlen@plt-0x890>
  400a04:	ldr	x1, [x1, #3864]
  400a08:	cbz	x1, 400a14 <fprintf@plt+0xa4>
  400a0c:	mov	x16, x1
  400a10:	br	x16
  400a14:	ret
  400a18:	adrp	x0, 412000 <fprintf@plt+0x11690>
  400a1c:	add	x0, x0, #0x88
  400a20:	adrp	x1, 412000 <fprintf@plt+0x11690>
  400a24:	add	x1, x1, #0x88
  400a28:	sub	x1, x1, x0
  400a2c:	lsr	x2, x1, #63
  400a30:	add	x1, x2, x1, asr #3
  400a34:	cmp	xzr, x1, asr #1
  400a38:	asr	x1, x1, #1
  400a3c:	b.eq	400a54 <fprintf@plt+0xe4>  // b.none
  400a40:	adrp	x2, 400000 <strlen@plt-0x890>
  400a44:	ldr	x2, [x2, #3872]
  400a48:	cbz	x2, 400a54 <fprintf@plt+0xe4>
  400a4c:	mov	x16, x2
  400a50:	br	x16
  400a54:	ret
  400a58:	stp	x29, x30, [sp, #-32]!
  400a5c:	mov	x29, sp
  400a60:	str	x19, [sp, #16]
  400a64:	adrp	x19, 412000 <fprintf@plt+0x11690>
  400a68:	ldrb	w0, [x19, #144]
  400a6c:	cbnz	w0, 400a7c <fprintf@plt+0x10c>
  400a70:	bl	4009e8 <fprintf@plt+0x78>
  400a74:	mov	w0, #0x1                   	// #1
  400a78:	strb	w0, [x19, #144]
  400a7c:	ldr	x19, [sp, #16]
  400a80:	ldp	x29, x30, [sp], #32
  400a84:	ret
  400a88:	b	400a18 <fprintf@plt+0xa8>
  400a8c:	sub	sp, sp, #0x80
  400a90:	stp	x29, x30, [sp, #112]
  400a94:	add	x29, sp, #0x70
  400a98:	mov	x8, xzr
  400a9c:	mov	w9, #0x1                   	// #1
  400aa0:	adrp	x10, 400000 <strlen@plt-0x890>
  400aa4:	add	x10, x10, #0xf6f
  400aa8:	stur	wzr, [x29, #-4]
  400aac:	stur	w0, [x29, #-8]
  400ab0:	stur	x1, [x29, #-16]
  400ab4:	stur	wzr, [x29, #-36]
  400ab8:	stur	wzr, [x29, #-40]
  400abc:	stur	x8, [x29, #-32]
  400ac0:	stur	w9, [x29, #-20]
  400ac4:	str	x10, [sp, #8]
  400ac8:	ldur	w8, [x29, #-20]
  400acc:	ldur	w9, [x29, #-8]
  400ad0:	cmp	w8, w9
  400ad4:	b.ge	400bc4 <fprintf@plt+0x254>  // b.tcont
  400ad8:	ldur	x8, [x29, #-16]
  400adc:	ldursw	x9, [x29, #-20]
  400ae0:	mov	x10, #0x8                   	// #8
  400ae4:	mul	x9, x10, x9
  400ae8:	add	x8, x8, x9
  400aec:	ldr	x8, [x8]
  400af0:	str	x8, [sp, #32]
  400af4:	ldr	x0, [sp, #32]
  400af8:	adrp	x1, 400000 <strlen@plt-0x890>
  400afc:	add	x1, x1, #0xf28
  400b00:	mov	x2, #0x8                   	// #8
  400b04:	bl	4008c0 <strncmp@plt>
  400b08:	cbnz	w0, 400b2c <fprintf@plt+0x1bc>
  400b0c:	ldr	x0, [sp, #32]
  400b10:	adrp	x1, 400000 <strlen@plt-0x890>
  400b14:	add	x1, x1, #0xf28
  400b18:	sub	x2, x29, #0x20
  400b1c:	bl	400cbc <fprintf@plt+0x34c>
  400b20:	mov	w8, #0x1                   	// #1
  400b24:	stur	w8, [x29, #-36]
  400b28:	b	400bb4 <fprintf@plt+0x244>
  400b2c:	ldr	x0, [sp, #32]
  400b30:	adrp	x1, 400000 <strlen@plt-0x890>
  400b34:	add	x1, x1, #0xf31
  400b38:	mov	x2, #0x5                   	// #5
  400b3c:	bl	4008c0 <strncmp@plt>
  400b40:	cbnz	w0, 400b64 <fprintf@plt+0x1f4>
  400b44:	ldr	x0, [sp, #32]
  400b48:	adrp	x1, 400000 <strlen@plt-0x890>
  400b4c:	add	x1, x1, #0xf31
  400b50:	sub	x2, x29, #0x20
  400b54:	bl	400cbc <fprintf@plt+0x34c>
  400b58:	mov	w8, #0x1                   	// #1
  400b5c:	stur	w8, [x29, #-40]
  400b60:	b	400bb4 <fprintf@plt+0x244>
  400b64:	ldr	x0, [sp, #32]
  400b68:	adrp	x1, 400000 <strlen@plt-0x890>
  400b6c:	add	x1, x1, #0xf37
  400b70:	bl	400910 <strcmp@plt>
  400b74:	cbnz	w0, 400b8c <fprintf@plt+0x21c>
  400b78:	ldur	x8, [x29, #-16]
  400b7c:	ldr	x0, [x8]
  400b80:	mov	w9, wzr
  400b84:	mov	w1, w9
  400b88:	bl	400df4 <fprintf@plt+0x484>
  400b8c:	ldr	x0, [sp, #32]
  400b90:	adrp	x1, 400000 <strlen@plt-0x890>
  400b94:	add	x1, x1, #0xf3e
  400b98:	bl	400910 <strcmp@plt>
  400b9c:	cbnz	w0, 400ba4 <fprintf@plt+0x234>
  400ba0:	bl	400e44 <fprintf@plt+0x4d4>
  400ba4:	ldur	x8, [x29, #-16]
  400ba8:	ldr	x0, [x8]
  400bac:	mov	w1, #0x1                   	// #1
  400bb0:	bl	400df4 <fprintf@plt+0x484>
  400bb4:	ldur	w8, [x29, #-20]
  400bb8:	add	w8, w8, #0x1
  400bbc:	stur	w8, [x29, #-20]
  400bc0:	b	400ac8 <fprintf@plt+0x158>
  400bc4:	ldur	w8, [x29, #-40]
  400bc8:	cbz	w8, 400bf8 <fprintf@plt+0x288>
  400bcc:	ldur	w8, [x29, #-36]
  400bd0:	cbz	w8, 400bf8 <fprintf@plt+0x288>
  400bd4:	adrp	x8, 412000 <fprintf@plt+0x11690>
  400bd8:	add	x8, x8, #0x88
  400bdc:	ldr	x0, [x8]
  400be0:	adrp	x1, 400000 <strlen@plt-0x890>
  400be4:	add	x1, x1, #0xf48
  400be8:	bl	400970 <fprintf@plt>
  400bec:	mov	w9, #0x1                   	// #1
  400bf0:	mov	w0, w9
  400bf4:	bl	4008a0 <exit@plt>
  400bf8:	add	x0, sp, #0x28
  400bfc:	bl	400920 <dbus_error_init@plt>
  400c00:	ldur	w8, [x29, #-40]
  400c04:	cbnz	w8, 400c10 <fprintf@plt+0x2a0>
  400c08:	ldur	w8, [x29, #-36]
  400c0c:	cbz	w8, 400c48 <fprintf@plt+0x2d8>
  400c10:	ldur	x0, [x29, #-32]
  400c14:	ldur	w2, [x29, #-36]
  400c18:	add	x1, sp, #0x18
  400c1c:	add	x3, sp, #0x28
  400c20:	bl	400930 <dbus_internal_do_not_use_get_uuid@plt>
  400c24:	cbz	w0, 400c44 <fprintf@plt+0x2d4>
  400c28:	ldur	w8, [x29, #-40]
  400c2c:	cbz	w8, 400c3c <fprintf@plt+0x2cc>
  400c30:	ldr	x1, [sp, #24]
  400c34:	ldr	x0, [sp, #8]
  400c38:	bl	400960 <printf@plt>
  400c3c:	ldr	x0, [sp, #24]
  400c40:	bl	400950 <dbus_free@plt>
  400c44:	b	400c70 <fprintf@plt+0x300>
  400c48:	add	x0, sp, #0x10
  400c4c:	add	x1, sp, #0x28
  400c50:	bl	4008e0 <_dbus_create_uuid@plt>
  400c54:	cbz	w0, 400c70 <fprintf@plt+0x300>
  400c58:	ldr	x1, [sp, #16]
  400c5c:	ldr	x0, [sp, #8]
  400c60:	bl	400960 <printf@plt>
  400c64:	ldr	x8, [sp, #16]
  400c68:	mov	x0, x8
  400c6c:	bl	400950 <dbus_free@plt>
  400c70:	add	x0, sp, #0x28
  400c74:	bl	400940 <dbus_error_is_set@plt>
  400c78:	cbz	w0, 400cb0 <fprintf@plt+0x340>
  400c7c:	adrp	x8, 412000 <fprintf@plt+0x11690>
  400c80:	add	x8, x8, #0x88
  400c84:	ldr	x0, [x8]
  400c88:	add	x8, sp, #0x28
  400c8c:	ldr	x2, [x8, #8]
  400c90:	ldr	x1, [sp, #8]
  400c94:	str	x8, [sp]
  400c98:	bl	400970 <fprintf@plt>
  400c9c:	ldr	x8, [sp]
  400ca0:	mov	x0, x8
  400ca4:	bl	4008b0 <dbus_error_free@plt>
  400ca8:	mov	w0, #0x1                   	// #1
  400cac:	bl	4008a0 <exit@plt>
  400cb0:	mov	w8, wzr
  400cb4:	mov	w0, w8
  400cb8:	bl	4008a0 <exit@plt>
  400cbc:	sub	sp, sp, #0x50
  400cc0:	stp	x29, x30, [sp, #64]
  400cc4:	add	x29, sp, #0x40
  400cc8:	stur	x0, [x29, #-16]
  400ccc:	stur	x1, [x29, #-24]
  400cd0:	str	x2, [sp, #32]
  400cd4:	ldur	x0, [x29, #-16]
  400cd8:	bl	400890 <strlen@plt>
  400cdc:	ldur	x8, [x29, #-24]
  400ce0:	str	x0, [sp, #16]
  400ce4:	mov	x0, x8
  400ce8:	bl	400890 <strlen@plt>
  400cec:	ldr	x8, [sp, #16]
  400cf0:	cmp	x8, x0
  400cf4:	b.cs	400d00 <fprintf@plt+0x390>  // b.hs, b.nlast
  400cf8:	stur	wzr, [x29, #-4]
  400cfc:	b	400de4 <fprintf@plt+0x474>
  400d00:	ldur	x8, [x29, #-16]
  400d04:	ldur	x0, [x29, #-24]
  400d08:	str	x8, [sp, #8]
  400d0c:	bl	400890 <strlen@plt>
  400d10:	ldr	x8, [sp, #8]
  400d14:	add	x9, x8, x0
  400d18:	str	x9, [sp, #24]
  400d1c:	ldr	x9, [sp, #24]
  400d20:	ldrb	w10, [x9]
  400d24:	cmp	w10, #0x3d
  400d28:	b.eq	400d58 <fprintf@plt+0x3e8>  // b.none
  400d2c:	ldr	x8, [sp, #24]
  400d30:	ldrb	w9, [x8]
  400d34:	cmp	w9, #0x20
  400d38:	b.eq	400d58 <fprintf@plt+0x3e8>  // b.none
  400d3c:	ldr	x8, [sp, #24]
  400d40:	ldrb	w9, [x8]
  400d44:	cbz	w9, 400d58 <fprintf@plt+0x3e8>
  400d48:	mov	x8, xzr
  400d4c:	mov	x0, x8
  400d50:	mov	w1, #0x1                   	// #1
  400d54:	bl	400df4 <fprintf@plt+0x484>
  400d58:	ldr	x8, [sp, #24]
  400d5c:	ldrb	w9, [x8]
  400d60:	cmp	w9, #0x3d
  400d64:	b.ne	400d74 <fprintf@plt+0x404>  // b.any
  400d68:	ldr	x8, [sp, #24]
  400d6c:	add	x8, x8, #0x1
  400d70:	str	x8, [sp, #24]
  400d74:	ldr	x8, [sp, #24]
  400d78:	ldrb	w9, [x8]
  400d7c:	mov	w10, #0x0                   	// #0
  400d80:	cmp	w9, #0x20
  400d84:	str	w10, [sp, #4]
  400d88:	b.ne	400da0 <fprintf@plt+0x430>  // b.any
  400d8c:	ldr	x8, [sp, #24]
  400d90:	ldrb	w9, [x8]
  400d94:	cmp	w9, #0x0
  400d98:	cset	w9, ne  // ne = any
  400d9c:	str	w9, [sp, #4]
  400da0:	ldr	w8, [sp, #4]
  400da4:	tbnz	w8, #0, 400dac <fprintf@plt+0x43c>
  400da8:	b	400dbc <fprintf@plt+0x44c>
  400dac:	ldr	x8, [sp, #24]
  400db0:	add	x8, x8, #0x1
  400db4:	str	x8, [sp, #24]
  400db8:	b	400d74 <fprintf@plt+0x404>
  400dbc:	ldr	x8, [sp, #24]
  400dc0:	ldrb	w9, [x8]
  400dc4:	cbz	w9, 400de0 <fprintf@plt+0x470>
  400dc8:	ldr	x8, [sp, #24]
  400dcc:	ldr	x9, [sp, #32]
  400dd0:	str	x8, [x9]
  400dd4:	mov	w10, #0x1                   	// #1
  400dd8:	stur	w10, [x29, #-4]
  400ddc:	b	400de4 <fprintf@plt+0x474>
  400de0:	stur	wzr, [x29, #-4]
  400de4:	ldur	w0, [x29, #-4]
  400de8:	ldp	x29, x30, [sp, #64]
  400dec:	add	sp, sp, #0x50
  400df0:	ret
  400df4:	sub	sp, sp, #0x20
  400df8:	stp	x29, x30, [sp, #16]
  400dfc:	add	x29, sp, #0x10
  400e00:	str	x0, [sp, #8]
  400e04:	str	w1, [sp, #4]
  400e08:	ldr	x8, [sp, #8]
  400e0c:	cbnz	x8, 400e1c <fprintf@plt+0x4ac>
  400e10:	adrp	x8, 400000 <strlen@plt-0x890>
  400e14:	add	x8, x8, #0xf73
  400e18:	str	x8, [sp, #8]
  400e1c:	adrp	x8, 412000 <fprintf@plt+0x11690>
  400e20:	add	x8, x8, #0x88
  400e24:	ldr	x0, [x8]
  400e28:	ldr	x2, [sp, #8]
  400e2c:	adrp	x1, 400000 <strlen@plt-0x890>
  400e30:	add	x1, x1, #0xf80
  400e34:	bl	400970 <fprintf@plt>
  400e38:	ldr	w9, [sp, #4]
  400e3c:	mov	w0, w9
  400e40:	bl	4008a0 <exit@plt>
  400e44:	sub	sp, sp, #0x20
  400e48:	stp	x29, x30, [sp, #16]
  400e4c:	add	x29, sp, #0x10
  400e50:	adrp	x0, 400000 <strlen@plt-0x890>
  400e54:	add	x0, x0, #0xfb4
  400e58:	adrp	x1, 401000 <fprintf@plt+0x690>
  400e5c:	add	x1, x1, #0x84
  400e60:	mov	w8, wzr
  400e64:	stur	w8, [x29, #-4]
  400e68:	bl	400960 <printf@plt>
  400e6c:	ldur	w8, [x29, #-4]
  400e70:	mov	w0, w8
  400e74:	bl	4008a0 <exit@plt>
  400e78:	stp	x29, x30, [sp, #-64]!
  400e7c:	mov	x29, sp
  400e80:	stp	x19, x20, [sp, #16]
  400e84:	adrp	x20, 411000 <fprintf@plt+0x10690>
  400e88:	add	x20, x20, #0xde0
  400e8c:	stp	x21, x22, [sp, #32]
  400e90:	adrp	x21, 411000 <fprintf@plt+0x10690>
  400e94:	add	x21, x21, #0xdd8
  400e98:	sub	x20, x20, x21
  400e9c:	mov	w22, w0
  400ea0:	stp	x23, x24, [sp, #48]
  400ea4:	mov	x23, x1
  400ea8:	mov	x24, x2
  400eac:	bl	400850 <strlen@plt-0x40>
  400eb0:	cmp	xzr, x20, asr #3
  400eb4:	b.eq	400ee0 <fprintf@plt+0x570>  // b.none
  400eb8:	asr	x20, x20, #3
  400ebc:	mov	x19, #0x0                   	// #0
  400ec0:	ldr	x3, [x21, x19, lsl #3]
  400ec4:	mov	x2, x24
  400ec8:	add	x19, x19, #0x1
  400ecc:	mov	x1, x23
  400ed0:	mov	w0, w22
  400ed4:	blr	x3
  400ed8:	cmp	x20, x19
  400edc:	b.ne	400ec0 <fprintf@plt+0x550>  // b.any
  400ee0:	ldp	x19, x20, [sp, #16]
  400ee4:	ldp	x21, x22, [sp, #32]
  400ee8:	ldp	x23, x24, [sp, #48]
  400eec:	ldp	x29, x30, [sp], #64
  400ef0:	ret
  400ef4:	nop
  400ef8:	ret

Disassembly of section .fini:

0000000000400efc <.fini>:
  400efc:	stp	x29, x30, [sp, #-16]!
  400f00:	mov	x29, sp
  400f04:	ldp	x29, x30, [sp], #16
  400f08:	ret
