<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck24-ubva530-2LV-c</Part>
        <TopModelName>srcnn</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>202730329</Best-caseLatency>
            <Average-caseLatency>202758481</Average-caseLatency>
            <Worst-caseLatency>202778320</Worst-caseLatency>
            <Best-caseRealTimeLatency>2.027 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>2.028 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>2.028 sec</Worst-caseRealTimeLatency>
            <Interval-min>202730330</Interval-min>
            <Interval-max>202778321</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>353</BRAM_18K>
            <DSP>294</DSP>
            <FF>40127</FF>
            <LUT>102164</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWVALID</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWREADY</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWADDR</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWID</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWLEN</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWSIZE</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWBURST</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWLOCK</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWCACHE</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWPROT</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWQOS</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWREGION</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_AWUSER</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_WVALID</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_WREADY</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_WDATA</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_WSTRB</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_WLAST</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_WID</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_WUSER</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARVALID</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARREADY</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARADDR</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARID</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARLEN</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARSIZE</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARBURST</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARLOCK</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARCACHE</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARPROT</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARQOS</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARREGION</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_ARUSER</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_RVALID</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_RREADY</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_RDATA</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_RLAST</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_RID</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_RUSER</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_RRESP</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_BVALID</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_BREADY</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_BRESP</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_BID</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i1_BUSER</name>
            <Object>i1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWVALID</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWREADY</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWADDR</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWID</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWLEN</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWSIZE</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWBURST</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWLOCK</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWCACHE</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWPROT</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWQOS</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWREGION</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_AWUSER</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_WVALID</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_WREADY</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_WDATA</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_WSTRB</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_WLAST</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_WID</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_WUSER</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARVALID</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARREADY</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARADDR</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARID</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARLEN</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARSIZE</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARBURST</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARLOCK</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARCACHE</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARPROT</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARQOS</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARREGION</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_ARUSER</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_RVALID</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_RREADY</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_RDATA</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_RLAST</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_RID</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_RUSER</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_RRESP</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_BVALID</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_BREADY</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_BRESP</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_BID</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w1_BUSER</name>
            <Object>w1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWVALID</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWREADY</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWADDR</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWID</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWLEN</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWSIZE</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWBURST</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWLOCK</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWCACHE</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWPROT</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWQOS</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWREGION</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_AWUSER</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_WVALID</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_WREADY</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_WDATA</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_WSTRB</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_WLAST</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_WID</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_WUSER</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARVALID</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARREADY</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARADDR</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARID</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARLEN</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARSIZE</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARBURST</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARLOCK</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARCACHE</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARPROT</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARQOS</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARREGION</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_ARUSER</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_RVALID</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_RREADY</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_RDATA</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_RLAST</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_RID</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_RUSER</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_RRESP</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_BVALID</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_BREADY</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_BRESP</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_BID</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i2_BUSER</name>
            <Object>i2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWVALID</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWREADY</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWADDR</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWID</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWLEN</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWSIZE</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWBURST</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWLOCK</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWCACHE</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWPROT</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWQOS</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWREGION</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_AWUSER</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_WVALID</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_WREADY</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_WDATA</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_WSTRB</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_WLAST</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_WID</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_WUSER</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARVALID</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARREADY</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARADDR</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARID</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARLEN</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARSIZE</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARBURST</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARLOCK</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARCACHE</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARPROT</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARQOS</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARREGION</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_ARUSER</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_RVALID</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_RREADY</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_RDATA</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_RLAST</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_RID</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_RUSER</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_RRESP</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_BVALID</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_BREADY</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_BRESP</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_BID</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w2_BUSER</name>
            <Object>w2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWVALID</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWREADY</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWADDR</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWID</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWLEN</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWSIZE</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWBURST</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWLOCK</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWCACHE</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWPROT</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWQOS</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWREGION</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_AWUSER</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_WVALID</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_WREADY</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_WDATA</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_WSTRB</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_WLAST</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_WID</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_WUSER</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARVALID</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARREADY</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARADDR</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARID</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARLEN</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARSIZE</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARBURST</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARLOCK</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARCACHE</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARPROT</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARQOS</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARREGION</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_ARUSER</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_RVALID</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_RREADY</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_RDATA</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_RLAST</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_RID</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_RUSER</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_RRESP</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_BVALID</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_BREADY</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_BRESP</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_BID</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_i3_BUSER</name>
            <Object>i3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWVALID</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWREADY</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWADDR</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWID</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWLEN</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWSIZE</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWBURST</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWLOCK</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWCACHE</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWPROT</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWQOS</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWREGION</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_AWUSER</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_WVALID</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_WREADY</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_WDATA</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_WSTRB</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_WLAST</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_WID</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_WUSER</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARVALID</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARREADY</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARADDR</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARID</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARLEN</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARSIZE</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARBURST</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARLOCK</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARCACHE</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARPROT</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARQOS</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARREGION</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_ARUSER</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_RVALID</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_RREADY</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_RDATA</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_RLAST</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_RID</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_RUSER</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_RRESP</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_BVALID</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_BREADY</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_BRESP</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_BID</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_w3_BUSER</name>
            <Object>w3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWVALID</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWREADY</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWADDR</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWID</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWLEN</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWSIZE</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWBURST</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWLOCK</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWCACHE</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWPROT</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWQOS</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWREGION</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_AWUSER</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_WVALID</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_WREADY</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_WDATA</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_WSTRB</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_WLAST</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_WID</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_WUSER</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARVALID</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARREADY</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARADDR</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARID</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARLEN</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARSIZE</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARBURST</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARLOCK</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARCACHE</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARPROT</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARQOS</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARREGION</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_ARUSER</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_RVALID</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_RREADY</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_RDATA</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_RLAST</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_RID</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_RUSER</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_RRESP</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_BVALID</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_BREADY</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_BRESP</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_BID</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_o_BUSER</name>
            <Object>o</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_biases_address0</name>
            <Object>conv1_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_biases_ce0</name>
            <Object>conv1_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_biases_q0</name>
            <Object>conv1_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>10</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_biases_address0</name>
            <Object>conv2_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_biases_ce0</name>
            <Object>conv2_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_biases_q0</name>
            <Object>conv2_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>10</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv3_biases</name>
            <Object>conv3_biases</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>srcnn</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_conv1_fu_274</InstName>
                    <ModuleName>conv1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>274</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_conv1_Pipeline_OUT_ROW_COL_fu_742</InstName>
                            <ModuleName>conv1_Pipeline_OUT_ROW_COL</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>742</ID>
                            <BindInstances>mul_4ns_6ns_9_1_1_U26 mul_3ns_8ns_10_1_1_U27 empty_234_fu_8225_p2 empty_235_fu_8237_p2 empty_236_fu_8287_p2 empty_237_fu_8355_p2 empty_238_fu_8435_p2 empty_239_fu_8682_p2 empty_240_fu_9011_p2 empty_241_fu_9382_p2 empty_242_fu_8557_p2 empty_243_fu_8367_p2 empty_244_fu_8447_p2 empty_245_fu_8569_p2 empty_246_fu_8814_p2 empty_247_fu_9023_p2 empty_248_fu_9540_p2 empty_249_fu_9738_p2 empty_250_fu_10261_p2 empty_251_fu_9208_p2 empty_252_fu_8694_p2 empty_253_fu_8826_p2 empty_254_fu_9220_p2 empty_255_fu_9552_p2 empty_256_fu_9921_p2 empty_257_fu_10273_p2 empty_258_fu_10648_p2 empty_259_fu_11058_p2 empty_260_fu_9933_p2 empty_261_fu_9394_p2 empty_262_fu_9750_p2 empty_263_fu_10098_p2 empty_264_fu_10469_p2 empty_265_fu_10660_p2 empty_266_fu_11220_p2 empty_267_fu_11427_p2 empty_268_fu_12017_p2 empty_269_fu_10815_p2 empty_270_fu_10110_p2 empty_271_fu_10481_p2 empty_272_fu_10827_p2 empty_273_fu_11232_p2 empty_274_fu_11606_p2 empty_275_fu_12029_p2 empty_276_fu_12398_p2 empty_277_fu_12731_p2 empty_278_fu_11618_p2 empty_279_fu_11070_p2 empty_280_fu_11439_p2 empty_281_fu_11778_p2 empty_282_fu_12215_p2 empty_283_fu_12410_p2 empty_284_fu_12969_p2 empty_285_fu_13172_p2 empty_286_fu_13724_p2 empty_287_fu_12560_p2 empty_288_fu_11790_p2 empty_289_fu_12227_p2 empty_290_fu_12572_p2 empty_291_fu_12981_p2 empty_292_fu_13335_p2 empty_293_fu_13736_p2 empty_294_fu_14110_p2 empty_295_fu_14480_p2 empty_296_fu_13347_p2 empty_297_fu_12743_p2 empty_298_fu_13184_p2 empty_299_fu_13537_p2 empty_300_fu_13956_p2 empty_301_fu_14122_p2 empty_302_fu_14492_p2 empty_303_fu_14668_p2 empty_304_fu_14826_p2 empty_305_fu_14273_p2 empty_306_fu_13549_p2 empty_307_fu_13968_p2 empty_308_fu_14285_p2 empty_309_fu_14680_p2 empty_310_fu_14838_p2 empty_311_fu_15023_p2 empty_312_fu_15035_p2 empty_313_fu_15163_p2 indvars_iv_next1028_fu_7627_p2 empty_314_fu_7737_p2 empty_315_fu_7812_p2 empty_316_fu_7926_p2 empty_317_fu_7990_p2 empty_318_fu_7995_p2 empty_319_fu_8000_p2 empty_320_fu_8005_p2 add_ln35_1_fu_7206_p2 add_ln35_fu_7215_p2 mul_4ns_6ns_9_1_1_U29 mul_3ns_8ns_10_1_1_U30 empty_324_fu_8299_p2 empty_325_fu_8311_p2 empty_326_fu_8385_p2 empty_327_fu_8459_p2 empty_328_fu_8581_p2 empty_329_fu_8838_p2 empty_330_fu_9232_p2 empty_331_fu_9564_p2 empty_332_fu_8706_p2 empty_333_fu_8471_p2 empty_334_fu_8593_p2 empty_335_fu_8718_p2 empty_336_fu_9035_p2 empty_337_fu_9244_p2 empty_338_fu_9762_p2 empty_339_fu_9945_p2 empty_340_fu_10493_p2 empty_341_fu_9406_p2 empty_342_fu_8850_p2 empty_343_fu_9047_p2 empty_344_fu_9418_p2 empty_345_fu_9774_p2 empty_346_fu_10122_p2 empty_347_fu_10505_p2 empty_348_fu_10839_p2 empty_349_fu_11244_p2 empty_350_fu_10134_p2 empty_351_fu_9576_p2 empty_352_fu_9957_p2 empty_353_fu_10285_p2 empty_354_fu_10672_p2 empty_355_fu_10851_p2 empty_356_fu_11451_p2 empty_357_fu_11630_p2 empty_358_fu_12239_p2 empty_359_fu_11082_p2 empty_360_fu_10297_p2 empty_361_fu_10684_p2 empty_362_fu_11094_p2 empty_363_fu_11463_p2 empty_364_fu_11802_p2 empty_365_fu_12251_p2 empty_366_fu_12584_p2 empty_367_fu_12993_p2 empty_368_fu_11814_p2 empty_369_fu_11256_p2 empty_370_fu_11642_p2 empty_371_fu_12041_p2 empty_372_fu_12422_p2 empty_373_fu_12596_p2 empty_374_fu_13196_p2 empty_375_fu_13359_p2 empty_376_fu_13980_p2 empty_377_fu_12755_p2 empty_378_fu_12053_p2 empty_379_fu_12434_p2 empty_380_fu_12767_p2 empty_381_fu_13208_p2 empty_382_fu_13561_p2 empty_383_fu_13992_p2 empty_384_fu_14297_p2 empty_385_fu_14692_p2 empty_386_fu_13573_p2 empty_387_fu_13005_p2 empty_388_fu_13371_p2 empty_389_fu_13748_p2 empty_390_fu_14134_p2 empty_391_fu_14309_p2 empty_392_fu_14704_p2 empty_393_fu_14850_p2 empty_394_fu_15047_p2 empty_395_fu_14504_p2 empty_396_fu_13760_p2 empty_397_fu_14146_p2 empty_398_fu_14516_p2 empty_399_fu_14862_p2 empty_400_fu_15059_p2 empty_401_fu_15175_p2 empty_402_fu_15187_p2 empty_403_fu_15270_p2 indvars_iv_next1028_dup_fu_7283_p2 mul_4ns_8ns_11_1_1_U34 indvars_iv_next1028_mid1_fu_7639_p2 mul_4ns_8ns_11_1_1_U41 p_mid1_fu_7753_p2 mul_5ns_8ns_11_1_1_U47 p_mid18_fu_7824_p2 mul_5ns_8ns_11_1_1_U51 p_mid110_fu_7938_p2 mul_5ns_8ns_11_1_1_U56 p_mid112_fu_8038_p2 mul_5ns_8ns_11_1_1_U59 p_mid114_fu_8060_p2 mul_5ns_8ns_11_1_1_U60 p_mid116_fu_8082_p2 mul_5ns_8ns_11_1_1_U62 p_mid118_fu_8094_p2 mul_5ns_8ns_11_1_1_U63 add_ln53_225_fu_8327_p2 add_ln53_226_fu_8401_p2 add_ln53_227_fu_8874_p2 add_ln53_228_fu_9977_p2 add_ln53_229_fu_11110_p2 add_ln53_230_fu_12069_p2 add_ln53_231_fu_13224_p2 add_ln53_232_fu_14162_p2 add_ln53_233_fu_15203_p2 mul_8ns_10ns_17_1_1_U45 mul_24s_12s_35_1_1_U66 add_ln51_fu_7461_p2 add_ln53_5_fu_7351_p2 add_ln53_234_fu_8171_p2 add_ln53_235_fu_8203_p2 add_ln53_236_fu_8412_p2 add_ln53_237_fu_9063_p2 add_ln53_238_fu_10154_p2 add_ln53_239_fu_11121_p2 add_ln53_240_fu_12271_p2 add_ln53_241_fu_13235_p2 add_ln53_242_fu_14329_p2 mul_8ns_10ns_17_1_1_U36 mac_muladd_24s_12s_35ns_35_4_1_U94 mac_muladd_24s_12s_35ns_35_4_1_U94 grp_fu_7377_p0 add_ln53_221_fu_7555_p2 add_ln53_222_fu_7474_p2 add_ln53_243_fu_8138_p2 add_ln53_244_fu_8150_p2 add_ln53_245_fu_8620_p2 add_ln53_246_fu_9434_p2 add_ln53_247_fu_10317_p2 add_ln53_248_fu_11479_p2 add_ln53_249_fu_12453_p2 add_ln53_250_fu_13589_p2 add_ln53_251_fu_14536_p2 mul_9ns_11ns_19_1_1_U38 mac_muladd_24s_12s_35ns_35_4_1_U97 mac_muladd_24s_12s_35ns_35_4_1_U97 grp_fu_7497_p0 add_ln53_224_fu_7383_p2 add_ln53_252_fu_8187_p2 add_ln53_253_fu_8214_p2 add_ln53_254_fu_8631_p2 add_ln53_255_fu_9445_p2 add_ln53_256_fu_10525_p2 add_ln53_257_fu_11490_p2 add_ln53_258_fu_12620_p2 add_ln53_259_fu_13600_p2 add_ln53_260_fu_14719_p2 mul_9ns_11ns_19_1_1_U39 mac_muladd_24s_12s_35ns_35_4_1_U100 mac_muladd_24s_12s_35ns_35_4_1_U100 grp_fu_7621_p0 add_ln53_261_fu_8257_p2 add_ln53_262_fu_8269_p2 add_ln53_263_fu_8755_p2 add_ln53_264_fu_9790_p2 add_ln53_265_fu_10871_p2 add_ln53_266_fu_11834_p2 add_ln53_267_fu_13025_p2 add_ln53_268_fu_14008_p2 add_ln53_269_fu_15075_p2 mul_9ns_11ns_19_1_1_U42 mac_muladd_24s_12s_35ns_35_4_1_U105 mac_muladd_24s_12s_35ns_35_4_1_U105 grp_fu_7685_p0 add_ln53_270_fu_8343_p2 add_ln53_271_fu_8515_p2 add_ln53_272_fu_9264_p2 add_ln53_273_fu_10328_p2 add_ln53_274_fu_11280_p2 add_ln53_275_fu_12464_p2 add_ln53_276_fu_13391_p2 add_ln53_277_fu_14547_p2 add_ln53_278_fu_15286_p2 mul_9ns_11ns_19_1_1_U46 mac_muladd_24s_12s_35ns_35_4_1_U110 mac_muladd_24s_12s_35ns_35_4_1_U110 add_ln51_4_fu_7776_p2 add_ln53_279_fu_8530_p2 add_ln53_280_fu_8766_p2 add_ln53_281_fu_9801_p2 add_ln53_282_fu_10704_p2 add_ln53_283_fu_11845_p2 add_ln53_284_fu_12787_p2 add_ln53_285_fu_14019_p2 add_ln53_286_fu_14874_p2 add_ln53_287_fu_15393_p2 mul_9ns_11ns_19_1_1_U49 mac_muladd_24s_12s_35ns_35_4_1_U115 mac_muladd_24s_12s_35ns_35_4_1_U115 add_ln51_5_fu_7846_p2 add_ln53_288_fu_8910_p2 add_ln53_289_fu_9292_p2 add_ln53_290_fu_10165_p2 add_ln53_291_fu_11291_p2 add_ln53_292_fu_12282_p2 add_ln53_293_fu_13402_p2 add_ln53_294_fu_14340_p2 add_ln53_295_fu_15214_p2 add_ln53_296_fu_15482_p2 mul_9ns_11ns_19_1_1_U52 mac_muladd_24s_12s_35ns_35_4_1_U134 mac_muladd_24s_12s_35ns_35_4_1_U134 add_ln51_6_fu_7876_p2 add_ln53_297_fu_9099_p2 add_ln53_298_fu_9609_p2 add_ln53_299_fu_10715_p2 add_ln53_300_fu_11666_p2 add_ln53_301_fu_12798_p2 add_ln53_302_fu_13792_p2 add_ln53_303_fu_14885_p2 add_ln53_304_fu_15404_p2 add_ln53_305_fu_15590_p2 mul_9ns_11ns_19_1_1_U54 mac_muladd_24s_12s_35ns_35_4_1_U149 mac_muladd_24s_12s_35ns_35_4_1_U149 sub_ln56_fu_10898_p2 add_ln56_fu_10910_p2 mul_24s_12s_35_1_1_U69 mac_muladd_24s_12s_35ns_35_4_1_U101 mac_muladd_24s_12s_35ns_35_4_1_U101 mac_muladd_24s_12s_35ns_35_4_1_U106 mac_muladd_24s_12s_35ns_35_4_1_U106 mac_muladd_24s_12s_35ns_35_4_1_U111 mac_muladd_24s_12s_35ns_35_4_1_U111 mac_muladd_24s_12s_35ns_35_4_1_U119 mac_muladd_24s_12s_35ns_35_4_1_U119 mac_muladd_24s_12s_35ns_35_4_1_U129 mac_muladd_24s_12s_35ns_35_4_1_U129 mac_muladd_24s_12s_35ns_35_4_1_U144 mac_muladd_24s_12s_35ns_35_4_1_U144 mac_muladd_24s_12s_35ns_35_4_1_U159 mac_muladd_24s_12s_35ns_35_4_1_U159 mac_muladd_24s_12s_35ns_35_4_1_U174 mac_muladd_24s_12s_35ns_35_4_1_U174 sub_ln56_1_fu_11872_p2 add_ln56_2_fu_11884_p2 mul_24s_12s_35_1_1_U73 mac_muladd_24s_12s_35ns_35_4_1_U120 mac_muladd_24s_12s_35ns_35_4_1_U120 mac_muladd_24s_12s_35ns_35_4_1_U124 mac_muladd_24s_12s_35ns_35_4_1_U124 mac_muladd_24s_12s_35ns_35_4_1_U130 mac_muladd_24s_12s_35ns_35_4_1_U130 mac_muladd_24s_12s_35ns_35_4_1_U139 mac_muladd_24s_12s_35ns_35_4_1_U139 mac_muladd_24s_12s_35ns_35_4_1_U154 mac_muladd_24s_12s_35ns_35_4_1_U154 mac_muladd_24s_12s_35ns_35_4_1_U160 mac_muladd_24s_12s_35ns_35_4_1_U160 mac_muladd_24s_12s_35ns_35_4_1_U184 mac_muladd_24s_12s_35ns_35_4_1_U184 mac_muladd_24s_12s_35ns_35_4_1_U199 mac_muladd_24s_12s_35ns_35_4_1_U199 sub_ln56_2_fu_12825_p2 add_ln56_3_fu_12837_p2 mul_24s_12s_35_1_1_U76 mac_muladd_24s_12s_35ns_35_4_1_U140 mac_muladd_24s_12s_35ns_35_4_1_U140 mac_muladd_24s_12s_35ns_35_4_1_U145 mac_muladd_24s_12s_35ns_35_4_1_U145 mac_muladd_24s_12s_35ns_35_4_1_U155 mac_muladd_24s_12s_35ns_35_4_1_U155 mac_muladd_24s_12s_35ns_35_4_1_U164 mac_muladd_24s_12s_35ns_35_4_1_U164 mac_muladd_24s_12s_35ns_35_4_1_U179 mac_muladd_24s_12s_35ns_35_4_1_U179 mac_muladd_24s_12s_35ns_35_4_1_U189 mac_muladd_24s_12s_35ns_35_4_1_U189 mac_muladd_24s_12s_35ns_35_4_1_U204 mac_muladd_24s_12s_35ns_35_4_1_U204 mac_muladd_24s_12s_35ns_35_4_1_U214 mac_muladd_24s_12s_35ns_35_4_1_U214 sub_ln56_3_fu_13429_p2 add_ln56_4_fu_13441_p2 mul_24s_12s_35_1_1_U79 mac_muladd_24s_12s_35ns_35_4_1_U165 mac_muladd_24s_12s_35ns_35_4_1_U165 mac_muladd_24s_12s_35ns_35_4_1_U169 mac_muladd_24s_12s_35ns_35_4_1_U169 mac_muladd_24s_12s_35ns_35_4_1_U175 mac_muladd_24s_12s_35ns_35_4_1_U175 mac_muladd_24s_12s_35ns_35_4_1_U185 mac_muladd_24s_12s_35ns_35_4_1_U185 mac_muladd_24s_12s_35ns_35_4_1_U205 mac_muladd_24s_12s_35ns_35_4_1_U205 mac_muladd_24s_12s_35ns_35_4_1_U209 mac_muladd_24s_12s_35ns_35_4_1_U209 mac_muladd_24s_12s_35ns_35_4_1_U229 mac_muladd_24s_12s_35ns_35_4_1_U229 mac_muladd_24s_12s_35ns_35_4_1_U238 mac_muladd_24s_12s_35ns_35_4_1_U238 sub_ln56_4_fu_14367_p2 add_ln56_5_fu_14379_p2 mul_24s_12s_35_1_1_U84 mac_muladd_24s_12s_35ns_35_4_1_U190 mac_muladd_24s_12s_35ns_35_4_1_U190 mac_muladd_24s_12s_35ns_35_4_1_U194 mac_muladd_24s_12s_35ns_35_4_1_U194 mac_muladd_24s_12s_35ns_35_4_1_U200 mac_muladd_24s_12s_35ns_35_4_1_U200 mac_muladd_24s_12s_35ns_35_4_1_U210 mac_muladd_24s_12s_35ns_35_4_1_U210 mac_muladd_24s_12s_35ns_35_4_1_U219 mac_muladd_24s_12s_35ns_35_4_1_U219 mac_muladd_24s_12s_35ns_35_4_1_U230 mac_muladd_24s_12s_35ns_35_4_1_U230 mac_muladd_24s_12s_35ns_35_4_1_U239 mac_muladd_24s_12s_35ns_35_4_1_U239 mac_muladd_24s_12s_35ns_35_4_1_U253 mac_muladd_24s_12s_35ns_35_4_1_U253 sub_ln56_5_fu_14912_p2 add_ln56_6_fu_14924_p2 mul_24s_12s_35_1_1_U87 mac_muladd_24s_12s_35ns_35_4_1_U220 mac_muladd_24s_12s_35ns_35_4_1_U220 mac_muladd_24s_12s_35ns_35_4_1_U224 mac_muladd_24s_12s_35ns_35_4_1_U224 mac_muladd_24s_12s_35ns_35_4_1_U231 mac_muladd_24s_12s_35ns_35_4_1_U231 mac_muladd_24s_12s_35ns_35_4_1_U233 mac_muladd_24s_12s_35ns_35_4_1_U233 mac_muladd_24s_12s_35ns_35_4_1_U240 mac_muladd_24s_12s_35ns_35_4_1_U240 mac_muladd_24s_12s_35ns_35_4_1_U254 mac_muladd_24s_12s_35ns_35_4_1_U254 mac_muladd_24s_12s_35ns_35_4_1_U258 mac_muladd_24s_12s_35ns_35_4_1_U258 mac_muladd_24s_12s_35ns_35_4_1_U272 mac_muladd_24s_12s_35ns_35_4_1_U272 sub_ln56_6_fu_15509_p2 add_ln56_7_fu_15521_p2 mul_24s_12s_35_1_1_U90 mac_muladd_24s_12s_35ns_35_4_1_U243 mac_muladd_24s_12s_35ns_35_4_1_U243 mac_muladd_24s_12s_35ns_35_4_1_U248 mac_muladd_24s_12s_35ns_35_4_1_U248 mac_muladd_24s_12s_35ns_35_4_1_U255 mac_muladd_24s_12s_35ns_35_4_1_U255 mac_muladd_24s_12s_35ns_35_4_1_U259 mac_muladd_24s_12s_35ns_35_4_1_U259 mac_muladd_24s_12s_35ns_35_4_1_U262 mac_muladd_24s_12s_35ns_35_4_1_U262 mac_muladd_24s_12s_35ns_35_4_1_U267 mac_muladd_24s_12s_35ns_35_4_1_U267 mac_muladd_24s_12s_35ns_35_4_1_U274 mac_muladd_24s_12s_35ns_35_4_1_U274 mac_muladd_24s_12s_35ns_35_4_1_U279 mac_muladd_24s_12s_35ns_35_4_1_U279 sub_ln56_7_fu_15768_p2 add_ln56_8_fu_15780_p2 mul_24s_12s_35_1_1_U91 mac_muladd_24s_12s_35ns_35_4_1_U285 mac_muladd_24s_12s_35ns_35_4_1_U285 mac_muladd_24s_12s_35ns_35_4_1_U288 mac_muladd_24s_12s_35ns_35_4_1_U288 mac_muladd_24s_12s_35ns_35_4_1_U291 mac_muladd_24s_12s_35ns_35_4_1_U291 mac_muladd_24s_12s_35ns_35_4_1_U294 mac_muladd_24s_12s_35ns_35_4_1_U294 mac_muladd_24s_12s_35ns_35_4_1_U297 mac_muladd_24s_12s_35ns_35_4_1_U297 mac_muladd_24s_12s_35ns_35_4_1_U300 mac_muladd_24s_12s_35ns_35_4_1_U300 mac_muladd_24s_12s_35ns_35_4_1_U303 mac_muladd_24s_12s_35ns_35_4_1_U303 mac_muladd_24s_12s_35ns_35_4_1_U306 mac_muladd_24s_12s_35ns_35_4_1_U306 sub_ln56_8_fu_16435_p2 add_ln56_9_fu_16447_p2 mul_24s_12s_35_1_1_U67 mac_muladd_24s_12s_35ns_35_4_1_U95 mac_muladd_24s_12s_35ns_35_4_1_U95 mac_muladd_24s_12s_35ns_35_4_1_U98 mac_muladd_24s_12s_35ns_35_4_1_U98 mac_muladd_24s_12s_35ns_35_4_1_U102 mac_muladd_24s_12s_35ns_35_4_1_U102 mac_muladd_24s_12s_35ns_35_4_1_U107 mac_muladd_24s_12s_35ns_35_4_1_U107 mac_muladd_24s_12s_35ns_35_4_1_U116 mac_muladd_24s_12s_35ns_35_4_1_U116 mac_muladd_24s_12s_35ns_35_4_1_U125 mac_muladd_24s_12s_35ns_35_4_1_U125 mac_muladd_24s_12s_35ns_35_4_1_U135 mac_muladd_24s_12s_35ns_35_4_1_U135 add_ln51_7_fu_7901_p2 add_ln53_306_fu_10573_p2 add_ln53_307_fu_9670_p2 add_ln53_308_fu_11709_p2 add_ln53_309_fu_12663_p2 add_ln53_310_fu_13846_p2 add_ln53_311_fu_14765_p2 add_ln53_312_fu_15308_p2 add_ln53_313_fu_15610_p2 add_ln53_314_fu_15621_p2 mul_9ns_11ns_19_1_1_U55 mac_muladd_24s_12s_35ns_35_4_1_U150 mac_muladd_24s_12s_35ns_35_4_1_U150 sub_ln56_9_fu_10957_p2 add_ln56_10_fu_10969_p2 mul_24s_12s_35_1_1_U70 mac_muladd_24s_12s_35ns_35_4_1_U103 mac_muladd_24s_12s_35ns_35_4_1_U103 mac_muladd_24s_12s_35ns_35_4_1_U108 mac_muladd_24s_12s_35ns_35_4_1_U108 mac_muladd_24s_12s_35ns_35_4_1_U112 mac_muladd_24s_12s_35ns_35_4_1_U112 mac_muladd_24s_12s_35ns_35_4_1_U121 mac_muladd_24s_12s_35ns_35_4_1_U121 mac_muladd_24s_12s_35ns_35_4_1_U131 mac_muladd_24s_12s_35ns_35_4_1_U131 mac_muladd_24s_12s_35ns_35_4_1_U146 mac_muladd_24s_12s_35ns_35_4_1_U146 mac_muladd_24s_12s_35ns_35_4_1_U161 mac_muladd_24s_12s_35ns_35_4_1_U161 mac_muladd_24s_12s_35ns_35_4_1_U176 mac_muladd_24s_12s_35ns_35_4_1_U176 sub_ln56_10_fu_11925_p2 add_ln56_11_fu_11937_p2 mul_24s_12s_35_1_1_U74 mac_muladd_24s_12s_35ns_35_4_1_U122 mac_muladd_24s_12s_35ns_35_4_1_U122 mac_muladd_24s_12s_35ns_35_4_1_U126 mac_muladd_24s_12s_35ns_35_4_1_U126 mac_muladd_24s_12s_35ns_35_4_1_U132 mac_muladd_24s_12s_35ns_35_4_1_U132 mac_muladd_24s_12s_35ns_35_4_1_U141 mac_muladd_24s_12s_35ns_35_4_1_U141 mac_muladd_24s_12s_35ns_35_4_1_U156 mac_muladd_24s_12s_35ns_35_4_1_U156 mac_muladd_24s_12s_35ns_35_4_1_U170 mac_muladd_24s_12s_35ns_35_4_1_U170 mac_muladd_24s_12s_35ns_35_4_1_U186 mac_muladd_24s_12s_35ns_35_4_1_U186 mac_muladd_24s_12s_35ns_35_4_1_U201 mac_muladd_24s_12s_35ns_35_4_1_U201 sub_ln56_11_fu_12885_p2 add_ln56_12_fu_12897_p2 mul_24s_12s_35_1_1_U77 mac_muladd_24s_12s_35ns_35_4_1_U142 mac_muladd_24s_12s_35ns_35_4_1_U142 mac_muladd_24s_12s_35ns_35_4_1_U147 mac_muladd_24s_12s_35ns_35_4_1_U147 mac_muladd_24s_12s_35ns_35_4_1_U157 mac_muladd_24s_12s_35ns_35_4_1_U157 mac_muladd_24s_12s_35ns_35_4_1_U166 mac_muladd_24s_12s_35ns_35_4_1_U166 mac_muladd_24s_12s_35ns_35_4_1_U180 mac_muladd_24s_12s_35ns_35_4_1_U180 mac_muladd_24s_12s_35ns_35_4_1_U195 mac_muladd_24s_12s_35ns_35_4_1_U195 mac_muladd_24s_12s_35ns_35_4_1_U206 mac_muladd_24s_12s_35ns_35_4_1_U206 mac_muladd_24s_12s_35ns_35_4_1_U221 mac_muladd_24s_12s_35ns_35_4_1_U221 sub_ln56_12_fu_13661_p2 add_ln56_13_fu_13673_p2 mul_24s_12s_35_1_1_U80 mac_muladd_24s_12s_35ns_35_4_1_U167 mac_muladd_24s_12s_35ns_35_4_1_U167 mac_muladd_24s_12s_35ns_35_4_1_U171 mac_muladd_24s_12s_35ns_35_4_1_U171 mac_muladd_24s_12s_35ns_35_4_1_U181 mac_muladd_24s_12s_35ns_35_4_1_U181 mac_muladd_24s_12s_35ns_35_4_1_U191 mac_muladd_24s_12s_35ns_35_4_1_U191 mac_muladd_24s_12s_35ns_35_4_1_U207 mac_muladd_24s_12s_35ns_35_4_1_U207 mac_muladd_24s_12s_35ns_35_4_1_U215 mac_muladd_24s_12s_35ns_35_4_1_U215 mac_muladd_24s_12s_35ns_35_4_1_U232 mac_muladd_24s_12s_35ns_35_4_1_U232 mac_muladd_24s_12s_35ns_35_4_1_U244 mac_muladd_24s_12s_35ns_35_4_1_U244 sub_ln56_13_fu_14595_p2 add_ln56_14_fu_14607_p2 mul_24s_12s_35_1_1_U82 mac_muladd_24s_12s_35ns_35_4_1_U187 mac_muladd_24s_12s_35ns_35_4_1_U187 mac_muladd_24s_12s_35ns_35_4_1_U192 mac_muladd_24s_12s_35ns_35_4_1_U192 mac_muladd_24s_12s_35ns_35_4_1_U202 mac_muladd_24s_12s_35ns_35_4_1_U202 mac_muladd_24s_12s_35ns_35_4_1_U211 mac_muladd_24s_12s_35ns_35_4_1_U211 mac_muladd_24s_12s_35ns_35_4_1_U225 mac_muladd_24s_12s_35ns_35_4_1_U225 mac_muladd_24s_12s_35ns_35_4_1_U234 mac_muladd_24s_12s_35ns_35_4_1_U234 mac_muladd_24s_12s_35ns_35_4_1_U256 mac_muladd_24s_12s_35ns_35_4_1_U256 mac_muladd_24s_12s_35ns_35_4_1_U265 mac_muladd_24s_12s_35ns_35_4_1_U265 sub_ln56_14_fu_15335_p2 add_ln56_15_fu_15347_p2 mul_24s_12s_35_1_1_U85 mac_muladd_24s_12s_35ns_35_4_1_U212 mac_muladd_24s_12s_35ns_35_4_1_U212 mac_muladd_24s_12s_35ns_35_4_1_U216 mac_muladd_24s_12s_35ns_35_4_1_U216 mac_muladd_24s_12s_35ns_35_4_1_U226 mac_muladd_24s_12s_35ns_35_4_1_U226 mac_muladd_24s_12s_35ns_35_4_1_U235 mac_muladd_24s_12s_35ns_35_4_1_U235 mac_muladd_24s_12s_35ns_35_4_1_U249 mac_muladd_24s_12s_35ns_35_4_1_U249 mac_muladd_24s_12s_35ns_35_4_1_U260 mac_muladd_24s_12s_35ns_35_4_1_U260 mac_muladd_24s_12s_35ns_35_4_1_U268 mac_muladd_24s_12s_35ns_35_4_1_U268 mac_muladd_24s_12s_35ns_35_4_1_U277 mac_muladd_24s_12s_35ns_35_4_1_U277 sub_ln56_15_fu_15698_p2 add_ln56_16_fu_15710_p2 mul_24s_12s_35_1_1_U88 mac_muladd_24s_12s_35ns_35_4_1_U241 mac_muladd_24s_12s_35ns_35_4_1_U241 mac_muladd_24s_12s_35ns_35_4_1_U245 mac_muladd_24s_12s_35ns_35_4_1_U245 mac_muladd_24s_12s_35ns_35_4_1_U250 mac_muladd_24s_12s_35ns_35_4_1_U250 mac_muladd_24s_12s_35ns_35_4_1_U263 mac_muladd_24s_12s_35ns_35_4_1_U263 mac_muladd_24s_12s_35ns_35_4_1_U269 mac_muladd_24s_12s_35ns_35_4_1_U269 mac_muladd_24s_12s_35ns_35_4_1_U275 mac_muladd_24s_12s_35ns_35_4_1_U275 mac_muladd_24s_12s_35ns_35_4_1_U280 mac_muladd_24s_12s_35ns_35_4_1_U280 mac_muladd_24s_12s_35ns_35_4_1_U283 mac_muladd_24s_12s_35ns_35_4_1_U283 sub_ln56_16_fu_15938_p2 add_ln56_17_fu_15950_p2 mul_24s_12s_35_1_1_U92 mac_muladd_24s_12s_35ns_35_4_1_U286 mac_muladd_24s_12s_35ns_35_4_1_U286 mac_muladd_24s_12s_35ns_35_4_1_U289 mac_muladd_24s_12s_35ns_35_4_1_U289 mac_muladd_24s_12s_35ns_35_4_1_U292 mac_muladd_24s_12s_35ns_35_4_1_U292 mac_muladd_24s_12s_35ns_35_4_1_U295 mac_muladd_24s_12s_35ns_35_4_1_U295 mac_muladd_24s_12s_35ns_35_4_1_U298 mac_muladd_24s_12s_35ns_35_4_1_U298 mac_muladd_24s_12s_35ns_35_4_1_U301 mac_muladd_24s_12s_35ns_35_4_1_U301 mac_muladd_24s_12s_35ns_35_4_1_U304 mac_muladd_24s_12s_35ns_35_4_1_U304 mac_muladd_24s_12s_35ns_35_4_1_U308 mac_muladd_24s_12s_35ns_35_4_1_U308 sub_ln56_17_fu_16492_p2 add_ln56_18_fu_16504_p2 mul_24s_12s_35_1_1_U68 mac_muladd_24s_12s_35ns_35_4_1_U96 mac_muladd_24s_12s_35ns_35_4_1_U96 mac_muladd_24s_12s_35ns_35_4_1_U99 mac_muladd_24s_12s_35ns_35_4_1_U99 mac_muladd_24s_12s_35ns_35_4_1_U104 mac_muladd_24s_12s_35ns_35_4_1_U104 mac_muladd_24s_12s_35ns_35_4_1_U113 mac_muladd_24s_12s_35ns_35_4_1_U113 mac_muladd_24s_12s_35ns_35_4_1_U117 mac_muladd_24s_12s_35ns_35_4_1_U117 mac_muladd_24s_12s_35ns_35_4_1_U127 mac_muladd_24s_12s_35ns_35_4_1_U127 mac_muladd_24s_12s_35ns_35_4_1_U136 mac_muladd_24s_12s_35ns_35_4_1_U136 add_ln51_8_fu_7965_p2 add_ln53_315_fu_10988_p2 add_ln53_316_fu_10069_p2 add_ln53_317_fu_12163_p2 add_ln53_318_fu_13130_p2 add_ln53_319_fu_14237_p2 add_ln53_320_fu_15136_p2 add_ln53_321_fu_15366_p2 add_ln53_322_fu_15641_p2 add_ln53_323_fu_15645_p2 mul_9ns_11ns_19_1_1_U58 mac_muladd_24s_12s_35ns_35_4_1_U151 mac_muladd_24s_12s_35ns_35_4_1_U151 sub_ln56_18_fu_11015_p2 add_ln56_19_fu_11027_p2 mul_24s_12s_35_1_1_U72 mac_muladd_24s_12s_35ns_35_4_1_U109 mac_muladd_24s_12s_35ns_35_4_1_U109 mac_muladd_24s_12s_35ns_35_4_1_U114 mac_muladd_24s_12s_35ns_35_4_1_U114 mac_muladd_24s_12s_35ns_35_4_1_U118 mac_muladd_24s_12s_35ns_35_4_1_U118 mac_muladd_24s_12s_35ns_35_4_1_U123 mac_muladd_24s_12s_35ns_35_4_1_U123 mac_muladd_24s_12s_35ns_35_4_1_U137 mac_muladd_24s_12s_35ns_35_4_1_U137 mac_muladd_24s_12s_35ns_35_4_1_U152 mac_muladd_24s_12s_35ns_35_4_1_U152 mac_muladd_24s_12s_35ns_35_4_1_U162 mac_muladd_24s_12s_35ns_35_4_1_U162 mac_muladd_24s_12s_35ns_35_4_1_U177 mac_muladd_24s_12s_35ns_35_4_1_U177 sub_ln56_19_fu_11976_p2 add_ln56_20_fu_11988_p2 mul_24s_12s_35_1_1_U75 mac_muladd_24s_12s_35ns_35_4_1_U128 mac_muladd_24s_12s_35ns_35_4_1_U128 mac_muladd_24s_12s_35ns_35_4_1_U133 mac_muladd_24s_12s_35ns_35_4_1_U133 mac_muladd_24s_12s_35ns_35_4_1_U138 mac_muladd_24s_12s_35ns_35_4_1_U138 mac_muladd_24s_12s_35ns_35_4_1_U143 mac_muladd_24s_12s_35ns_35_4_1_U143 mac_muladd_24s_12s_35ns_35_4_1_U163 mac_muladd_24s_12s_35ns_35_4_1_U163 mac_muladd_24s_12s_35ns_35_4_1_U172 mac_muladd_24s_12s_35ns_35_4_1_U172 mac_muladd_24s_12s_35ns_35_4_1_U193 mac_muladd_24s_12s_35ns_35_4_1_U193 mac_muladd_24s_12s_35ns_35_4_1_U203 mac_muladd_24s_12s_35ns_35_4_1_U203 sub_ln56_20_fu_12945_p2 add_ln56_21_fu_12957_p2 mul_24s_12s_35_1_1_U78 mac_muladd_24s_12s_35ns_35_4_1_U148 mac_muladd_24s_12s_35ns_35_4_1_U148 mac_muladd_24s_12s_35ns_35_4_1_U153 mac_muladd_24s_12s_35ns_35_4_1_U153 mac_muladd_24s_12s_35ns_35_4_1_U158 mac_muladd_24s_12s_35ns_35_4_1_U158 mac_muladd_24s_12s_35ns_35_4_1_U168 mac_muladd_24s_12s_35ns_35_4_1_U168 mac_muladd_24s_12s_35ns_35_4_1_U182 mac_muladd_24s_12s_35ns_35_4_1_U182 mac_muladd_24s_12s_35ns_35_4_1_U196 mac_muladd_24s_12s_35ns_35_4_1_U196 mac_muladd_24s_12s_35ns_35_4_1_U217 mac_muladd_24s_12s_35ns_35_4_1_U217 mac_muladd_24s_12s_35ns_35_4_1_U227 mac_muladd_24s_12s_35ns_35_4_1_U227 sub_ln56_21_fu_13914_p2 add_ln56_22_fu_13926_p2 mul_24s_12s_35_1_1_U81 mac_muladd_24s_12s_35ns_35_4_1_U173 mac_muladd_24s_12s_35ns_35_4_1_U173 mac_muladd_24s_12s_35ns_35_4_1_U178 mac_muladd_24s_12s_35ns_35_4_1_U178 mac_muladd_24s_12s_35ns_35_4_1_U183 mac_muladd_24s_12s_35ns_35_4_1_U183 mac_muladd_24s_12s_35ns_35_4_1_U197 mac_muladd_24s_12s_35ns_35_4_1_U197 mac_muladd_24s_12s_35ns_35_4_1_U208 mac_muladd_24s_12s_35ns_35_4_1_U208 mac_muladd_24s_12s_35ns_35_4_1_U222 mac_muladd_24s_12s_35ns_35_4_1_U222 mac_muladd_24s_12s_35ns_35_4_1_U246 mac_muladd_24s_12s_35ns_35_4_1_U246 mac_muladd_24s_12s_35ns_35_4_1_U257 mac_muladd_24s_12s_35ns_35_4_1_U257 sub_ln56_22_fu_14999_p2 add_ln56_23_fu_15011_p2 mul_24s_12s_35_1_1_U83 mac_muladd_24s_12s_35ns_35_4_1_U188 mac_muladd_24s_12s_35ns_35_4_1_U188 mac_muladd_24s_12s_35ns_35_4_1_U198 mac_muladd_24s_12s_35ns_35_4_1_U198 mac_muladd_24s_12s_35ns_35_4_1_U213 mac_muladd_24s_12s_35ns_35_4_1_U213 mac_muladd_24s_12s_35ns_35_4_1_U223 mac_muladd_24s_12s_35ns_35_4_1_U223 mac_muladd_24s_12s_35ns_35_4_1_U236 mac_muladd_24s_12s_35ns_35_4_1_U236 mac_muladd_24s_12s_35ns_35_4_1_U247 mac_muladd_24s_12s_35ns_35_4_1_U247 mac_muladd_24s_12s_35ns_35_4_1_U266 mac_muladd_24s_12s_35ns_35_4_1_U266 mac_muladd_24s_12s_35ns_35_4_1_U273 mac_muladd_24s_12s_35ns_35_4_1_U273 sub_ln56_23_fu_15566_p2 add_ln56_24_fu_15578_p2 mul_24s_12s_35_1_1_U86 mac_muladd_24s_12s_35ns_35_4_1_U218 mac_muladd_24s_12s_35ns_35_4_1_U218 mac_muladd_24s_12s_35ns_35_4_1_U228 mac_muladd_24s_12s_35ns_35_4_1_U228 mac_muladd_24s_12s_35ns_35_4_1_U237 mac_muladd_24s_12s_35ns_35_4_1_U237 mac_muladd_24s_12s_35ns_35_4_1_U251 mac_muladd_24s_12s_35ns_35_4_1_U251 mac_muladd_24s_12s_35ns_35_4_1_U261 mac_muladd_24s_12s_35ns_35_4_1_U261 mac_muladd_24s_12s_35ns_35_4_1_U270 mac_muladd_24s_12s_35ns_35_4_1_U270 mac_muladd_24s_12s_35ns_35_4_1_U278 mac_muladd_24s_12s_35ns_35_4_1_U278 mac_muladd_24s_12s_35ns_35_4_1_U282 mac_muladd_24s_12s_35ns_35_4_1_U282 sub_ln56_24_fu_15859_p2 add_ln56_25_fu_15871_p2 mul_24s_12s_35_1_1_U89 mac_muladd_24s_12s_35ns_35_4_1_U242 mac_muladd_24s_12s_35ns_35_4_1_U242 mac_muladd_24s_12s_35ns_35_4_1_U252 mac_muladd_24s_12s_35ns_35_4_1_U252 mac_muladd_24s_12s_35ns_35_4_1_U264 mac_muladd_24s_12s_35ns_35_4_1_U264 mac_muladd_24s_12s_35ns_35_4_1_U271 mac_muladd_24s_12s_35ns_35_4_1_U271 mac_muladd_24s_12s_35ns_35_4_1_U276 mac_muladd_24s_12s_35ns_35_4_1_U276 mac_muladd_24s_12s_35ns_35_4_1_U281 mac_muladd_24s_12s_35ns_35_4_1_U281 mac_muladd_24s_12s_35ns_35_4_1_U284 mac_muladd_24s_12s_35ns_35_4_1_U284 mac_muladd_24s_12s_35ns_35_4_1_U287 mac_muladd_24s_12s_35ns_35_4_1_U287 sub_ln56_25_fu_16053_p2 add_ln56_26_fu_16065_p2 mul_24s_12s_35_1_1_U93 mac_muladd_24s_12s_35ns_35_4_1_U290 mac_muladd_24s_12s_35ns_35_4_1_U290 mac_muladd_24s_12s_35ns_35_4_1_U293 mac_muladd_24s_12s_35ns_35_4_1_U293 mac_muladd_24s_12s_35ns_35_4_1_U296 mac_muladd_24s_12s_35ns_35_4_1_U296 mac_muladd_24s_12s_35ns_35_4_1_U299 mac_muladd_24s_12s_35ns_35_4_1_U299 mac_muladd_24s_12s_35ns_35_4_1_U302 mac_muladd_24s_12s_35ns_35_4_1_U302 mac_muladd_24s_12s_35ns_35_4_1_U305 mac_muladd_24s_12s_35ns_35_4_1_U305 mac_muladd_24s_12s_35ns_35_4_1_U307 mac_muladd_24s_12s_35ns_35_4_1_U307 mac_muladd_24s_12s_35ns_35_4_1_U309 mac_muladd_24s_12s_35ns_35_4_1_U309 sub_ln56_26_fu_16525_p2 add_ln56_27_fu_16537_p2 add_ln38_fu_7389_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv1_Pipeline_RELU_fu_762</InstName>
                            <ModuleName>conv1_Pipeline_RELU</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>762</ID>
                            <BindInstances>add_ln136_fu_124_p2 add_ln139_fu_169_p2 add_ln141_fu_174_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv1_Pipeline_3_fu_773</InstName>
                            <ModuleName>conv1_Pipeline_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>773</ID>
                            <BindInstances>empty_fu_132_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv1_Pipeline_RELU7_fu_785</InstName>
                            <ModuleName>conv1_Pipeline_RELU7</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>785</ID>
                            <BindInstances>add_ln136_fu_124_p2 add_ln139_fu_169_p2 add_ln141_fu_174_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv1_Pipeline_5_fu_796</InstName>
                            <ModuleName>conv1_Pipeline_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>796</ID>
                            <BindInstances>empty_fu_132_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv1_Pipeline_BW_fu_808</InstName>
                            <ModuleName>conv1_Pipeline_BW</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>808</ID>
                            <BindInstances>add_ln72_fu_92_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv1_Pipeline_BW8_fu_817</InstName>
                            <ModuleName>conv1_Pipeline_BW8</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>817</ID>
                            <BindInstances>add_ln72_fu_92_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln90_fu_850_p2 add_ln90_2_fu_868_p2 add_ln56_1_fu_887_p2 sub_ln98_fu_938_p2 add_ln98_fu_948_p2 add_ln99_fu_973_p2 mul_64s_8ns_64_1_1_U362 add_ln96_fu_1044_p2 grp_fu_1056_p0 add_ln99_4_fu_1066_p2 empty_407_fu_1086_p2 arrayidx36612_sum_i_0_fu_1092_p2 empty_410_fu_1285_p2 mul_9ns_11ns_19_1_1_U365 mul_64s_8ns_64_1_1_U362 add_ln90_3_fu_1146_p2 add_ln56_2_fu_1165_p2 sub_ln98_1_fu_1216_p2 add_ln98_2_fu_1226_p2 add_ln99_2_fu_1251_p2 add_ln96_1_fu_1337_p2 grp_fu_1349_p0 add_ln99_5_fu_1359_p2 empty_432_fu_1379_p2 arrayidx36612_sum_i_1_fu_1385_p2 empty_435_fu_1431_p2 mul_9ns_11ns_19_1_1_U368 add_ln86_fu_1417_p2 add_ln113_2_fu_1465_p2 add_ln113_1_fu_1481_p2 add_ln113_fu_1487_p2 mul_6ns_9ns_14_1_1_U369 add_ln119_fu_1534_p2 empty_412_fu_1543_p2 empty_414_fu_1554_p2 add_ln119_1_fu_1590_p2 empty_416_fu_1619_p2 empty_417_fu_1637_p2 empty_419_fu_1653_p2 empty_421_fu_1664_p2 add_ln119_2_fu_1670_p2 add_ln119_3_fu_1679_p2 empty_423_fu_1738_p2 empty_424_fu_1749_p2 add_ln115_fu_1765_p2 add_ln113_3_fu_1710_p2 add_ln132_fu_1777_p2 sub_ln139_fu_1832_p2 empty_426_fu_1787_p2 mul_6ns_19ns_24_1_1_U370 add_ln136_fu_1811_p2 add_ln133_1_fu_1860_p2 add_ln136_1_fu_1874_p2 sub_ln136_fu_1903_p2 add_ln136_2_fu_1913_p2 add_ln136_3_fu_1938_p2 sub_ln136_1_fu_1967_p2 add_ln136_4_fu_1977_p2 add_ln133_2_fu_1989_p2 add_ln133_fu_2020_p2 add_ln69_fu_2042_p2 sub_ln74_fu_2064_p2 add_ln70_1_fu_2090_p2 add_ln70_2_fu_2113_p2 add_ln70_fu_2124_p2 add_ln31_fu_2074_p2 add_ln27_fu_1455_p2 conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_U conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_U conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_U p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2_U p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1_U p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s_U conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv2_fu_308</InstName>
                    <ModuleName>conv2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>308</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_load_input_buffer_c2_fu_388</InstName>
                            <ModuleName>load_input_buffer_c2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>388</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_load_input_buffer_c2_Pipeline_BH_fu_120</InstName>
                                    <ModuleName>load_input_buffer_c2_Pipeline_BH</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>120</ID>
                                    <BindInstances>add_ln74_3_fu_4579_p2 add_ln74_fu_4591_p2 mul_7ns_19ns_25_1_1_U385 empty_fu_4728_p2 empty_189_fu_4740_p2 empty_190_fu_4751_p2 empty_191_fu_4762_p2 empty_192_fu_4773_p2 empty_193_fu_4784_p2 empty_194_fu_4795_p2 empty_195_fu_4806_p2 empty_196_fu_4817_p2 empty_197_fu_4828_p2 empty_198_fu_4839_p2 empty_199_fu_4850_p2 empty_200_fu_4861_p2 empty_201_fu_4872_p2 empty_202_fu_4883_p2 empty_203_fu_4894_p2 empty_204_fu_4905_p2 add_ln75_fu_4673_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_ln74_fu_213_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_456</InstName>
                            <ModuleName>conv2_Pipeline_LOAD_WEIGHTS_L</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>456</ID>
                            <BindInstances>add_ln89_1_fu_133_p2 add_ln89_fu_160_p2 empty_223_fu_213_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_OUT_ROW_COL_fu_465</InstName>
                            <ModuleName>conv2_Pipeline_OUT_ROW_COL</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>465</ID>
                            <BindInstances>add_ln37_1_fu_6279_p2 add_ln37_fu_6706_p2 sub_ln47_fu_7184_p2 add_ln38_fu_6903_p2 add_ln42_fu_6380_p2 add_ln47_fu_7202_p2 add_ln47_1_fu_7224_p2 add_ln47_2_fu_7076_p2 add_ln47_3_fu_7086_p2 add_ln47_4_fu_7230_p2 mul_8ns_10ns_17_1_1_U473 mul_32s_18s_49_1_1_U456 grp_fu_6458_p0 add_ln47_5_fu_7130_p2 add_ln47_6_fu_7338_p2 mul_8ns_10ns_17_1_1_U474 grp_fu_6470_p0 add_ln47_7_fu_8199_p2 add_ln47_8_fu_8505_p2 mul_9ns_11ns_19_1_1_U481 grp_fu_6482_p0 add_ln47_9_fu_7374_p2 add_ln47_10_fu_7587_p2 mul_9ns_11ns_19_1_1_U475 grp_fu_6494_p0 add_ln47_11_fu_7421_p2 add_ln47_12_fu_7614_p2 mul_9ns_11ns_19_1_1_U476 grp_fu_6506_p0 add_ln47_13_fu_7641_p2 add_ln47_14_fu_7893_p2 mul_9ns_11ns_19_1_1_U477 grp_fu_6518_p0 add_ln47_15_fu_7683_p2 add_ln47_16_fu_7920_p2 mul_9ns_11ns_19_1_1_U478 grp_fu_6530_p0 add_ln47_17_fu_7947_p2 add_ln47_18_fu_8241_p2 mul_9ns_11ns_19_1_1_U479 grp_fu_6542_p0 add_ln47_19_fu_7989_p2 add_ln47_20_fu_8268_p2 mul_9ns_11ns_19_1_1_U480 grp_fu_6554_p0 add_ln47_21_fu_8295_p2 add_ln47_22_fu_8532_p2 mul_9ns_11ns_19_1_1_U482 grp_fu_6566_p0 add_ln47_23_fu_8559_p2 add_ln47_24_fu_8835_p2 mul_9ns_11ns_19_1_1_U483 grp_fu_6578_p0 add_ln47_25_fu_8601_p2 add_ln47_26_fu_8862_p2 mul_9ns_11ns_19_1_1_U484 grp_fu_6590_p0 add_ln47_27_fu_8643_p2 add_ln47_28_fu_9235_p2 mul_9ns_11ns_19_1_1_U485 grp_fu_6602_p0 add_ln47_29_fu_8651_p2 add_ln47_30_fu_9262_p2 mul_9ns_11ns_19_1_1_U525 grp_fu_6614_p0 add_ln47_31_fu_8659_p2 add_ln47_32_fu_9289_p2 mul_9ns_11ns_19_1_1_U526 mul_32s_18s_49_1_1_U457 mul_32s_18s_49_1_1_U456 mul_32s_18s_49_1_1_U456 mul_32s_18s_49_1_1_U457 mul_32s_18s_49_1_1_U456 mul_32s_18s_49_1_1_U457 mul_32s_18s_49_1_1_U456 mul_32s_18s_49_1_1_U457 mul_32s_18s_49_1_1_U457 mul_32s_18s_49_1_1_U456 mul_32s_18s_49_1_1_U457 mul_32s_18s_49_1_1_U456 mul_32s_18s_49_1_1_U456 mul_32s_18s_49_1_1_U457 add_ln43_14_fu_6620_p2 add_ln42_1_fu_6626_p2 add_ln38_26_fu_6640_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_RELU_fu_561</InstName>
                            <ModuleName>conv2_Pipeline_RELU</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>561</ID>
                            <BindInstances>add_ln108_fu_374_p2 add_ln111_2_fu_380_p2 add_ln108_3_fu_408_p2 add_ln111_fu_464_p2 add_ln113_fu_469_p2 add_ln108_4_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_4_fu_598</InstName>
                            <ModuleName>conv2_Pipeline_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>598</ID>
                            <BindInstances>empty_fu_349_p2 next_urem4906_fu_358_p2 empty_227_fu_378_p2 next_mul4904_fu_421_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_RELU4_fu_636</InstName>
                            <ModuleName>conv2_Pipeline_RELU4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>636</ID>
                            <BindInstances>add_ln108_fu_374_p2 add_ln111_fu_380_p2 add_ln108_1_fu_408_p2 add_ln111_1_fu_464_p2 add_ln113_fu_469_p2 add_ln108_2_fu_509_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_6_fu_673</InstName>
                            <ModuleName>conv2_Pipeline_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>673</ID>
                            <BindInstances>empty_fu_349_p2 next_urem4916_fu_358_p2 empty_225_fu_378_p2 next_mul4914_fu_421_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_BW_fu_711</InstName>
                            <ModuleName>conv2_Pipeline_BW</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>711</ID>
                            <BindInstances>add_ln61_fu_352_p2 add_ln63_fu_364_p2 add_ln61_4_fu_388_p2 add_ln61_5_fu_407_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_BW5_fu_747</InstName>
                            <ModuleName>conv2_Pipeline_BW5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>747</ID>
                            <BindInstances>add_ln61_1_fu_352_p2 add_ln63_1_fu_364_p2 add_ln61_fu_388_p2 add_ln61_3_fu_407_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv2_Pipeline_BW6_fu_782</InstName>
                            <ModuleName>conv2_Pipeline_BW6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>782</ID>
                            <BindInstances>add_ln61_fu_352_p2 add_ln63_fu_364_p2 add_ln61_1_fu_388_p2 add_ln61_2_fu_407_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln33_1_fu_861_p2 add_ln104_fu_887_p2 sub_ln111_fu_942_p2 empty_228_fu_897_p2 mul_5ns_19ns_23_1_1_U707 add_ln108_fu_921_p2 add_ln111_2_fu_970_p2 add_ln111_fu_991_p2 add_ln108_1_fu_1006_p2 sub_ln108_fu_1035_p2 add_ln108_2_fu_1045_p2 add_ln108_3_fu_1070_p2 sub_ln108_1_fu_1099_p2 add_ln108_4_fu_1109_p2 add_ln111_3_fu_1127_p2 add_ln111_4_fu_1148_p2 add_ln105_fu_1169_p2 add_ln58_15_fu_1185_p2 add_ln58_fu_1197_p2 add_ln63_fu_1209_p2 add_ln63_1_fu_1216_p2 add_ln33_fu_1203_p2 add_ln29_fu_867_p2 p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34_U p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33_U p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27_U p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26_U p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25_U p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24_U p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23_U p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22_U p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21_U p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20_U p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32_U p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31_U p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30_U p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29_U p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28_U p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19_U p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18_U p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12_U p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11_U p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10_U p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_U p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_U p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_U p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_U p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17_U p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16_U p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15_U p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14_U p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13_U weight_buffer_U conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_U conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5_U conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_U conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_U conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_U conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_U conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_U conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8_U conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7_U conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6_U p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_U p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_U p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_U p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_U p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv3_fu_415</InstName>
                    <ModuleName>conv3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>415</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_load_input_buffer_c3_fu_209</InstName>
                            <ModuleName>load_input_buffer_c3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>209</ID>
                            <BindInstances>add_ln86_1_fu_2534_p2 add_ln86_fu_2546_p2 add_ln98_4_fu_2800_p2 empty_fu_2822_p2 empty_61_fu_2832_p2 empty_62_fu_2842_p2 empty_63_fu_2852_p2 empty_64_fu_2862_p2 empty_65_fu_2872_p2 empty_66_fu_2882_p2 empty_67_fu_2892_p2 empty_68_fu_2902_p2 empty_69_fu_2912_p2 empty_70_fu_2922_p2 empty_71_fu_2932_p2 empty_72_fu_2942_p2 empty_73_fu_2952_p2 empty_74_fu_2962_p2 empty_75_fu_2972_p2 empty_76_fu_2982_p2 empty_77_fu_2992_p2 empty_78_fu_3002_p2 empty_79_fu_3012_p2 empty_80_fu_3022_p2 empty_81_fu_3032_p2 empty_82_fu_3042_p2 empty_83_fu_3052_p2 empty_84_fu_3062_p2 empty_85_fu_3072_p2 empty_86_fu_3082_p2 empty_87_fu_3092_p2 empty_88_fu_3102_p2 empty_89_fu_3112_p2 empty_90_fu_3122_p2 empty_91_fu_3132_p2 empty_92_fu_3142_p2 empty_93_fu_3152_p2 empty_94_fu_3162_p2 empty_95_fu_3172_p2 empty_96_fu_3182_p2 empty_97_fu_3192_p2 empty_98_fu_3202_p2 empty_99_fu_3212_p2 empty_100_fu_3222_p2 empty_101_fu_3232_p2 empty_102_fu_3242_p2 empty_103_fu_3252_p2 empty_104_fu_3262_p2 empty_105_fu_3272_p2 empty_106_fu_3282_p2 empty_107_fu_3292_p2 empty_108_fu_3302_p2 empty_109_fu_3312_p2 empty_110_fu_3322_p2 empty_111_fu_3332_p2 empty_112_fu_3342_p2 empty_113_fu_3352_p2 empty_114_fu_3362_p2 empty_115_fu_3372_p2 empty_116_fu_3382_p2 empty_117_fu_3392_p2 empty_118_fu_3402_p2 empty_119_fu_3412_p2 empty_120_fu_3422_p2 empty_121_fu_3432_p2 empty_122_fu_3442_p2 empty_123_fu_3452_p2 empty_124_fu_3462_p2 empty_125_fu_3472_p2 empty_126_fu_3482_p2 empty_127_fu_3492_p2 empty_128_fu_3502_p2 empty_129_fu_3512_p2 empty_130_fu_3522_p2 empty_131_fu_3532_p2 empty_132_fu_3542_p2 empty_133_fu_3552_p2 empty_134_fu_3562_p2 empty_135_fu_3572_p2 empty_136_fu_3582_p2 empty_137_fu_3592_p2 empty_138_fu_3602_p2 empty_139_fu_3612_p2 empty_140_fu_3622_p2 empty_141_fu_3632_p2 empty_142_fu_3642_p2 empty_143_fu_3652_p2 empty_144_fu_3662_p2 empty_145_fu_3672_p2 empty_146_fu_3682_p2 empty_147_fu_3692_p2 empty_148_fu_3702_p2 empty_149_fu_3712_p2 empty_150_fu_3722_p2 empty_151_fu_3732_p2 empty_152_fu_3742_p2 empty_153_fu_3752_p2 empty_154_fu_3762_p2 empty_155_fu_3772_p2 empty_156_fu_3782_p2 empty_157_fu_3792_p2 empty_158_fu_3802_p2 empty_159_fu_3812_p2 empty_160_fu_3822_p2 empty_161_fu_3832_p2 empty_162_fu_3842_p2 empty_163_fu_3852_p2 empty_164_fu_3862_p2 empty_165_fu_3872_p2 empty_166_fu_3882_p2 empty_167_fu_3892_p2 empty_168_fu_3902_p2 empty_169_fu_3912_p2 empty_170_fu_3922_p2 empty_171_fu_3932_p2 empty_172_fu_3942_p2 empty_173_fu_3952_p2 empty_174_fu_3962_p2 empty_175_fu_3972_p2 empty_176_fu_3982_p2 empty_177_fu_3992_p2 empty_178_fu_4002_p2 empty_179_fu_4012_p2 empty_180_fu_4022_p2 empty_181_fu_4032_p2 empty_182_fu_4042_p2 empty_183_fu_4052_p2 empty_184_fu_4062_p2 empty_185_fu_4072_p2 empty_186_fu_4082_p2 empty_187_fu_4092_p2 add_ln90_fu_2582_p2 add_ln90_1_fu_2592_p2 add_ln56_1_fu_2612_p2 add_ln56_fu_2622_p2 mul_6ns_19ns_24_1_1_U719 sub_ln98_fu_2688_p2 add_ln87_fu_2730_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_221</InstName>
                            <ModuleName>conv3_Pipeline_WEIGHTI_WEIGHTK_L</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>221</ID>
                            <BindInstances>add_ln118_1_fu_156_p2 add_ln118_fu_189_p2 add_ln119_fu_257_p2 empty_211_fu_332_p2 add_ln119_1_fu_338_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_IN_ROW_COL_fu_230</InstName>
                            <ModuleName>conv3_Pipeline_IN_ROW_COL</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>230</ID>
                            <BindInstances>indvars_iv_next606_fu_2001_p2 empty_fu_2553_p2 empty_212_fu_2934_p2 empty_213_fu_2939_p2 add_ln38_25_fu_1296_p2 add_ln38_fu_1308_p2 add_ln55_65_fu_1352_p2 mul_6ns_6ns_11_1_1_U746 add_ln38_1_fu_1377_p2 add_ln38_2_fu_1818_p2 add_ln38_3_fu_1828_p2 add_ln38_4_fu_2017_p2 add_ln38_5_fu_2027_p2 add_ln38_6_fu_2247_p2 add_ln38_7_fu_2257_p2 add_ln38_8_fu_2428_p2 add_ln38_9_fu_2438_p2 add_ln38_10_fu_2569_p2 add_ln38_11_fu_2579_p2 add_ln38_12_fu_2811_p2 add_ln38_13_fu_2821_p2 add_ln38_14_fu_2956_p2 add_ln38_15_fu_2966_p2 add_ln38_16_fu_3235_p2 add_ln38_17_fu_3245_p2 add_ln38_18_fu_3416_p2 add_ln38_19_fu_3426_p2 add_ln38_20_fu_3552_p2 add_ln38_21_fu_3562_p2 add_ln38_22_fu_3734_p2 add_ln38_23_fu_3744_p2 add_ln38_24_fu_3754_p2 indvars_iv_next606_dup_fu_1406_p2 add_ln55_66_fu_1438_p2 add_ln55_67_fu_1468_p2 indvars_iv_next606_mid1_fu_2044_p2 add_ln55_68_fu_2060_p2 add_ln55_69_fu_2089_p2 p_mid1_fu_2596_p2 add_ln55_70_fu_2612_p2 add_ln55_71_fu_2641_p2 add_ln55_72_fu_3009_p2 add_ln55_73_fu_3038_p2 p_mid123_fu_3044_p2 add_ln55_74_fu_3061_p2 add_ln55_75_fu_3090_p2 add_ln42_fu_1488_p2 add_ln55_76_fu_1506_p2 add_ln55_77_fu_2095_p2 add_ln55_78_fu_2647_p2 add_ln55_79_fu_3096_p2 add_ln55_80_fu_3572_p2 mul_32s_18s_49_1_1_U728 add_ln53_fu_1546_p2 add_ln55_60_fu_1552_p2 add_ln55_81_fu_1586_p2 add_ln55_82_fu_1604_p2 add_ln55_83_fu_2267_p2 add_ln55_84_fu_2658_p2 add_ln55_85_fu_3255_p2 add_ln55_86_fu_3582_p2 mul_32s_18s_49_1_1_U729 add_ln55_fu_1857_p2 add_ln53_1_fu_1622_p2 add_ln55_61_fu_1628_p2 add_ln55_62_fu_1863_p2 add_ln55_87_fu_1884_p2 add_ln55_88_fu_2277_p2 add_ln55_89_fu_2831_p2 add_ln55_90_fu_3265_p2 add_ln55_91_fu_3759_p2 mul_9ns_11ns_19_1_1_U747 mul_32s_18s_49_1_1_U728 add_ln55_1_fu_2120_p2 add_ln55_63_fu_1684_p2 add_ln55_64_fu_1690_p2 add_ln55_92_fu_1910_p2 add_ln55_93_fu_1926_p2 add_ln55_94_fu_2448_p2 add_ln55_95_fu_2841_p2 add_ln55_96_fu_3436_p2 add_ln55_97_fu_3769_p2 mul_9ns_11ns_19_1_1_U748 mul_32s_18s_49_1_1_U729 add_ln55_2_fu_2150_p2 add_ln53_2_fu_1714_p2 add_ln55_98_fu_1942_p2 add_ln55_99_fu_2159_p2 add_ln55_100_fu_2458_p2 add_ln55_101_fu_3107_p2 add_ln55_102_fu_3446_p2 add_ln55_103_fu_4186_p2 mul_9ns_11ns_19_1_1_U749 mul_32s_18s_49_1_1_U728 add_ln55_3_fu_2301_p2 sub_ln58_fu_2324_p2 add_ln58_fu_2336_p2 mul_32s_18s_49_1_1_U729 mul_32s_18s_49_1_1_U728 add_ln55_4_fu_2482_p2 mul_32s_18s_49_1_1_U729 add_ln55_5_fu_2513_p2 mul_32s_18s_49_1_1_U728 add_ln55_6_fu_2683_p2 mul_32s_18s_49_1_1_U729 add_ln55_7_fu_2713_p2 sub_ln58_1_fu_2857_p2 add_ln58_1_fu_2869_p2 mul_32s_18s_49_1_1_U728 mul_32s_18s_49_1_1_U729 add_ln55_8_fu_2892_p2 mul_32s_18s_49_1_1_U728 add_ln55_9_fu_3131_p2 mul_32s_18s_49_1_1_U729 add_ln55_10_fu_3161_p2 mul_32s_18s_49_1_1_U728 add_ln55_11_fu_3289_p2 sub_ln58_2_fu_3312_p2 add_ln58_2_fu_3324_p2 mul_32s_18s_49_1_1_U729 mul_32s_18s_49_1_1_U728 add_ln55_12_fu_3470_p2 mul_32s_18s_49_1_1_U729 add_ln55_13_fu_3501_p2 mul_32s_18s_49_1_1_U728 add_ln55_14_fu_3606_p2 mul_32s_18s_49_1_1_U729 add_ln55_15_fu_3636_p2 sub_ln58_3_fu_3785_p2 add_ln58_3_fu_3797_p2 mul_32s_18s_49_1_1_U728 mul_32s_18s_49_1_1_U729 add_ln55_16_fu_3820_p2 mul_32s_18s_49_1_1_U728 add_ln55_17_fu_3888_p2 mul_32s_18s_49_1_1_U729 add_ln55_18_fu_3918_p2 mul_32s_18s_49_1_1_U728 add_ln55_19_fu_4630_p2 sub_ln58_4_fu_4653_p2 add_ln58_4_fu_4665_p2 mul_32s_18s_49_1_1_U730 mul_32s_18s_49_1_1_U730 add_ln55_20_fu_2188_p2 mul_32s_18s_49_1_1_U731 add_ln55_21_fu_2212_p2 mul_32s_18s_49_1_1_U730 add_ln55_22_fu_2353_p2 add_ln53_3_fu_1738_p2 add_ln55_104_fu_3938_p2 add_ln55_105_fu_3949_p2 add_ln55_106_fu_4190_p2 add_ln55_107_fu_4200_p2 add_ln55_108_fu_4204_p2 mul_9ns_11ns_19_1_1_U751 mul_32s_18s_49_1_1_U728 add_ln55_23_fu_4021_p2 sub_ln58_5_fu_4044_p2 add_ln58_5_fu_4056_p2 mul_32s_18s_49_1_1_U730 mul_32s_18s_49_1_1_U731 add_ln55_24_fu_2537_p2 mul_32s_18s_49_1_1_U730 add_ln55_25_fu_2736_p2 mul_32s_18s_49_1_1_U731 add_ln55_26_fu_2760_p2 mul_32s_18s_49_1_1_U729 add_ln55_27_fu_4074_p2 sub_ln58_6_fu_4214_p2 add_ln58_6_fu_4226_p2 mul_32s_18s_49_1_1_U730 mul_32s_18s_49_1_1_U730 add_ln55_28_fu_3185_p2 mul_32s_18s_49_1_1_U731 add_ln55_29_fu_3209_p2 mul_32s_18s_49_1_1_U730 add_ln55_30_fu_3341_p2 mul_32s_18s_49_1_1_U728 add_ln55_31_fu_4355_p2 sub_ln58_7_fu_4378_p2 add_ln58_7_fu_4390_p2 mul_32s_18s_49_1_1_U730 mul_32s_18s_49_1_1_U731 add_ln55_32_fu_3525_p2 mul_32s_18s_49_1_1_U730 add_ln55_33_fu_3659_p2 mul_32s_18s_49_1_1_U731 add_ln55_34_fu_3683_p2 mul_32s_18s_49_1_1_U728 add_ln55_35_fu_4497_p2 sub_ln58_8_fu_4520_p2 add_ln58_8_fu_4532_p2 mul_32s_18s_49_1_1_U730 mul_32s_18s_49_1_1_U730 add_ln55_36_fu_3968_p2 mul_32s_18s_49_1_1_U731 add_ln55_37_fu_3992_p2 mul_32s_18s_49_1_1_U729 add_ln55_38_fu_4677_p2 mul_32s_18s_49_1_1_U730 add_ln55_39_fu_4707_p2 sub_ln58_9_fu_4803_p2 add_ln58_9_fu_4815_p2 mul_32s_18s_49_1_1_U732 mul_32s_18s_49_1_1_U731 add_ln55_40_fu_2377_p2 mul_32s_18s_49_1_1_U732 add_ln55_41_fu_2401_p2 mul_32s_18s_49_1_1_U730 add_ln55_42_fu_4097_p2 add_ln53_4_fu_1972_p2 add_ln55_109_fu_4107_p2 add_ln55_110_fu_4118_p2 add_ln55_111_fu_4230_p2 add_ln55_112_fu_4240_p2 add_ln55_113_fu_4244_p2 mul_9ns_11ns_19_1_1_U755 mul_32s_18s_49_1_1_U728 add_ln55_43_fu_4269_p2 sub_ln58_10_fu_4292_p2 add_ln58_10_fu_4304_p2 mul_32s_18s_49_1_1_U732 mul_32s_18s_49_1_1_U732 add_ln55_44_fu_2784_p2 mul_32s_18s_49_1_1_U731 add_ln55_45_fu_2915_p2 mul_32s_18s_49_1_1_U731 add_ln55_46_fu_4146_p2 mul_32s_18s_49_1_1_U729 add_ln55_47_fu_4321_p2 sub_ln58_11_fu_4406_p2 add_ln58_11_fu_4418_p2 mul_32s_18s_49_1_1_U732 mul_32s_18s_49_1_1_U731 add_ln55_48_fu_3365_p2 mul_32s_18s_49_1_1_U732 add_ln55_49_fu_3389_p2 mul_32s_18s_49_1_1_U729 add_ln55_50_fu_4429_p2 mul_32s_18s_49_1_1_U730 add_ln55_51_fu_4458_p2 sub_ln58_12_fu_4543_p2 add_ln58_12_fu_4555_p2 mul_32s_18s_49_1_1_U732 mul_32s_18s_49_1_1_U732 add_ln55_52_fu_3707_p2 mul_32s_18s_49_1_1_U731 add_ln55_53_fu_3843_p2 mul_32s_18s_49_1_1_U729 add_ln55_54_fu_4566_p2 mul_32s_18s_49_1_1_U730 add_ln55_55_fu_4595_p2 sub_ln58_13_fu_4734_p2 add_ln58_13_fu_4746_p2 mul_32s_18s_49_1_1_U732 mul_32s_18s_49_1_1_U732 add_ln55_56_fu_4170_p2 mul_32s_18s_49_1_1_U731 add_ln55_57_fu_4757_p2 mul_32s_18s_49_1_1_U732 add_ln55_58_fu_4781_p2 mul_32s_18s_49_1_1_U728 add_ln55_59_fu_4831_p2 sub_ln58_14_fu_4854_p2 add_ln58_14_fu_4866_p2 add_ln40_fu_1768_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_RELU_fu_244</InstName>
                            <ModuleName>conv3_Pipeline_RELU</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>244</ID>
                            <BindInstances>add_ln138_fu_124_p2 add_ln141_fu_169_p2 add_ln143_fu_174_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_4_fu_256</InstName>
                            <ModuleName>conv3_Pipeline_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>256</ID>
                            <BindInstances>empty_fu_132_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_RELU1_fu_269</InstName>
                            <ModuleName>conv3_Pipeline_RELU1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>269</ID>
                            <BindInstances>add_ln138_fu_124_p2 add_ln141_fu_169_p2 add_ln143_fu_174_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_6_fu_280</InstName>
                            <ModuleName>conv3_Pipeline_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>280</ID>
                            <BindInstances>empty_fu_132_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_CLEARW_fu_292</InstName>
                            <ModuleName>conv3_Pipeline_CLEARW</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>292</ID>
                            <BindInstances>add_ln73_fu_94_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_CLEARW2_fu_302</InstName>
                            <ModuleName>conv3_Pipeline_CLEARW2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>302</ID>
                            <BindInstances>add_ln73_fu_94_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_conv3_Pipeline_CLEARW3_fu_311</InstName>
                            <ModuleName>conv3_Pipeline_CLEARW3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>311</ID>
                            <BindInstances>add_ln73_fu_94_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln138_fu_375_p2 sub_ln138_fu_404_p2 add_ln138_1_fu_414_p2 add_ln138_2_fu_439_p2 sub_ln138_1_fu_468_p2 add_ln138_3_fu_478_p2 add_ln135_fu_507_p2 add_ln71_fu_529_p2 add_ln71_1_fu_536_p2 add_ln71_2_fu_548_p2 add_ln31_fu_554_p2 conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U weight_buffer_0_U conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_U conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_U</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>conv1_Pipeline_OUT_ROW_COL</Name>
            <Loops>
                <OUT_ROW_COL/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.325</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>520258</Best-caseLatency>
                    <Average-caseLatency>520258</Average-caseLatency>
                    <Worst-caseLatency>520258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.203 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.203 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.203 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>520258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUT_ROW_COL>
                        <Name>OUT_ROW_COL</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10200</TripCount>
                        <Latency>520256</Latency>
                        <AbsoluteTimeLatency>5.203 ms</AbsoluteTimeLatency>
                        <PipelineII>51</PipelineII>
                        <PipelineDepth>75</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </OUT_ROW_COL>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>252</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>70</UTIL_DSP>
                    <FF>13799</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>9</UTIL_FF>
                    <LUT>16745</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>23</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_6ns_9_1_1_U26" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="mul_ln35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_8ns_10_1_1_U27" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_234_fu_8225_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_235_fu_8237_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_236_fu_8287_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_237_fu_8355_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_238_fu_8435_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_239_fu_8682_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_240_fu_9011_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_241_fu_9382_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_242_fu_8557_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_243_fu_8367_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_244_fu_8447_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_245_fu_8569_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_246_fu_8814_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_247_fu_9023_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_248_fu_9540_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_249_fu_9738_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_250_fu_10261_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_251_fu_9208_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_252_fu_8694_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_253_fu_8826_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_254_fu_9220_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_255_fu_9552_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_256_fu_9921_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_257_fu_10273_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_258_fu_10648_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_259_fu_11058_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_260_fu_9933_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_261_fu_9394_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_262_fu_9750_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_263_fu_10098_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_264_fu_10469_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_265_fu_10660_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_266_fu_11220_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_267_fu_11427_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_268_fu_12017_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_269_fu_10815_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_270_fu_10110_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_271_fu_10481_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_272_fu_10827_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_273_fu_11232_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_274_fu_11606_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_275_fu_12029_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_276_fu_12398_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_277_fu_12731_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_278_fu_11618_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_279_fu_11070_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_280_fu_11439_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_281_fu_11778_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_282_fu_12215_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_283_fu_12410_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_284_fu_12969_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_285_fu_13172_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_286_fu_13724_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_287_fu_12560_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_288_fu_11790_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_289_fu_12227_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_290_fu_12572_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_291_fu_12981_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_292_fu_13335_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_293_fu_13736_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_294_fu_14110_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_295_fu_14480_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_296_fu_13347_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_297_fu_12743_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_298_fu_13184_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_299_fu_13537_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_300_fu_13956_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_301_fu_14122_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_302_fu_14492_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_303_fu_14668_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_304_fu_14826_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_305_fu_14273_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_306_fu_13549_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_306"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_307_fu_13968_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_308_fu_14285_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_309_fu_14680_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_310_fu_14838_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_311_fu_15023_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_312_fu_15035_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_313_fu_15163_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next1028_fu_7627_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next1028"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_314_fu_7737_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_315_fu_7812_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_316_fu_7926_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_317_fu_7990_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_318_fu_7995_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_319_fu_8000_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_320_fu_8005_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="empty_320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_1_fu_7206_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="add_ln35_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_7215_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="add_ln35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_6ns_9_1_1_U29" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="mul_ln35_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_8ns_10_1_1_U30" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_322"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_324_fu_8299_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_325_fu_8311_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_326_fu_8385_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_326"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_327_fu_8459_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_327"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_328_fu_8581_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_329_fu_8838_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_330_fu_9232_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_330"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_331_fu_9564_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_332_fu_8706_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_333_fu_8471_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_334_fu_8593_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_334"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_335_fu_8718_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_335"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_336_fu_9035_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_337_fu_9244_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_337"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_338_fu_9762_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_339_fu_9945_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_339"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_340_fu_10493_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_341_fu_9406_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_342_fu_8850_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_343_fu_9047_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_344_fu_9418_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_345_fu_9774_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_345"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_346_fu_10122_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_347_fu_10505_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_348_fu_10839_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_349_fu_11244_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_349"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_350_fu_10134_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_350"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_351_fu_9576_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_351"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_352_fu_9957_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_352"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_353_fu_10285_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_353"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_354_fu_10672_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_354"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_355_fu_10851_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_355"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_356_fu_11451_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_356"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_357_fu_11630_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_357"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_358_fu_12239_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_358"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_359_fu_11082_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_359"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_360_fu_10297_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_360"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_361_fu_10684_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_361"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_362_fu_11094_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_362"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_363_fu_11463_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_363"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_364_fu_11802_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_365_fu_12251_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_365"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_366_fu_12584_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_366"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_367_fu_12993_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_367"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_368_fu_11814_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_369_fu_11256_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_369"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_370_fu_11642_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_370"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_371_fu_12041_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_371"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_372_fu_12422_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_372"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_373_fu_12596_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_374_fu_13196_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_375_fu_13359_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_375"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_376_fu_13980_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_376"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_377_fu_12755_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_377"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_378_fu_12053_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_378"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_379_fu_12434_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_379"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_380_fu_12767_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_380"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_381_fu_13208_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_381"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_382_fu_13561_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_382"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_383_fu_13992_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_383"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_384_fu_14297_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_384"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_385_fu_14692_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_385"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_386_fu_13573_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_386"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_387_fu_13005_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_387"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_388_fu_13371_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_388"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_389_fu_13748_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_389"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_390_fu_14134_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_390"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_391_fu_14309_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_392_fu_14704_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_392"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_393_fu_14850_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_393"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_394_fu_15047_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_394"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_395_fu_14504_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_395"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_396_fu_13760_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_396"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_397_fu_14146_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_397"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_398_fu_14516_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_398"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_399_fu_14862_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_399"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_400_fu_15059_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_400"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_401_fu_15175_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_401"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_402_fu_15187_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_402"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_403_fu_15270_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="empty_403"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next1028_dup_fu_7283_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="indvars_iv_next1028_dup"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_8ns_11_1_1_U34" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next1028_mid1_fu_7639_p2" SOURCE="src/conv1.cpp:35" URAM="0" VARIABLE="indvars_iv_next1028_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_8ns_11_1_1_U41" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_7753_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_8ns_11_1_1_U47" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="mul_ln53_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="p_mid18_fu_7824_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="p_mid18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_8ns_11_1_1_U51" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="mul_ln53_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="p_mid110_fu_7938_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="p_mid110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_8ns_11_1_1_U56" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="mul_ln53_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="p_mid112_fu_8038_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="p_mid112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_8ns_11_1_1_U59" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="mul_ln53_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="p_mid114_fu_8060_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="p_mid114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_8ns_11_1_1_U60" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="mul_ln53_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="p_mid116_fu_8082_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="p_mid116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_8ns_11_1_1_U62" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="mul_ln53_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="p_mid118_fu_8094_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="p_mid118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_8ns_11_1_1_U63" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="mul_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_225_fu_8327_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_226_fu_8401_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_227_fu_8874_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_228_fu_9977_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_229_fu_11110_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_230_fu_12069_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_231_fu_13224_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_232_fu_14162_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_233_fu_15203_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U45" SOURCE="src/conv1.cpp:39" URAM="0" VARIABLE="mul_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_12s_35_1_1_U66" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_7461_p2" SOURCE="src/conv1.cpp:51" URAM="0" VARIABLE="add_ln51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_5_fu_7351_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_234_fu_8171_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_235_fu_8203_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_236_fu_8412_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_237_fu_9063_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_238_fu_10154_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_239_fu_11121_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_240_fu_12271_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_241_fu_13235_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_242_fu_14329_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U36" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U94" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U94" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7377_p0" SOURCE="src/conv1.cpp:51" URAM="0" VARIABLE="add_ln51_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_221_fu_7555_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_222_fu_7474_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_243_fu_8138_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_244_fu_8150_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_245_fu_8620_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_246_fu_9434_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_247_fu_10317_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_248_fu_11479_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_249_fu_12453_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_250_fu_13589_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_251_fu_14536_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U38" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U97" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U97" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7497_p0" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_224_fu_7383_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_252_fu_8187_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_253_fu_8214_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_254_fu_8631_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_255_fu_9445_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_256_fu_10525_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_257_fu_11490_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_258_fu_12620_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_259_fu_13600_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_260_fu_14719_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U39" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U100" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U100" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7621_p0" SOURCE="src/conv1.cpp:51" URAM="0" VARIABLE="add_ln51_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_261_fu_8257_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_262_fu_8269_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_263_fu_8755_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_264_fu_9790_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_265_fu_10871_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_266_fu_11834_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_267_fu_13025_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_268_fu_14008_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_269_fu_15075_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U42" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U105" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U105" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_7685_p0" SOURCE="src/conv1.cpp:51" URAM="0" VARIABLE="add_ln51_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_270_fu_8343_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_271_fu_8515_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_272_fu_9264_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_273_fu_10328_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_274_fu_11280_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_275_fu_12464_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_276_fu_13391_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_277_fu_14547_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_278_fu_15286_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U46" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U110" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U110" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_4_fu_7776_p2" SOURCE="src/conv1.cpp:51" URAM="0" VARIABLE="add_ln51_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_279_fu_8530_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_280_fu_8766_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_281_fu_9801_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_282_fu_10704_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_283_fu_11845_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_284_fu_12787_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_285_fu_14019_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_286_fu_14874_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_287_fu_15393_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U49" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U115" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U115" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_5_fu_7846_p2" SOURCE="src/conv1.cpp:51" URAM="0" VARIABLE="add_ln51_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_288_fu_8910_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_289_fu_9292_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_290_fu_10165_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_291_fu_11291_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_292_fu_12282_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_293_fu_13402_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_294_fu_14340_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_295_fu_15214_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_296_fu_15482_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U52" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U134" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U134" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_6_fu_7876_p2" SOURCE="src/conv1.cpp:51" URAM="0" VARIABLE="add_ln51_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_297_fu_9099_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_298_fu_9609_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_299_fu_10715_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_300_fu_11666_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_301_fu_12798_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_302_fu_13792_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_303_fu_14885_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_304_fu_15404_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_305_fu_15590_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U54" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U149" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U149" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln56_fu_10898_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="sub_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_10910_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="add_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_12s_35_1_1_U69" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U101" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U101" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U106" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U106" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U111" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U111" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U119" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U119" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U129" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U129" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U144" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U144" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U159" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U159" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U174" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U174" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln56_1_fu_11872_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="sub_ln56_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_2_fu_11884_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="add_ln56_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_12s_35_1_1_U73" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U120" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U120" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U124" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U124" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U130" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U130" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U139" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U139" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U154" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U154" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U160" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U160" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U184" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U184" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U199" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U199" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln56_2_fu_12825_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="sub_ln56_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_3_fu_12837_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="add_ln56_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_12s_35_1_1_U76" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U140" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U140" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U145" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U145" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U155" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U155" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U164" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U164" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U179" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U179" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U189" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U189" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U204" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U204" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U214" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U214" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln56_3_fu_13429_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="sub_ln56_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_4_fu_13441_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="add_ln56_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_12s_35_1_1_U79" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U165" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U165" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U169" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U169" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U175" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U175" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U185" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U185" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U205" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U205" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U209" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U209" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U229" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U229" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U238" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U238" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln56_4_fu_14367_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="sub_ln56_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_5_fu_14379_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="add_ln56_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_12s_35_1_1_U84" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U190" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U190" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U194" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U194" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U200" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U200" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U210" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U210" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U219" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U219" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U230" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U230" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U239" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U239" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U253" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U253" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln56_5_fu_14912_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="sub_ln56_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_6_fu_14924_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="add_ln56_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_12s_35_1_1_U87" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U220" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U220" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U224" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U224" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U231" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U231" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U233" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U233" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U240" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U240" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U254" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U254" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U258" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U258" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U272" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U272" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln56_6_fu_15509_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="sub_ln56_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_7_fu_15521_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="add_ln56_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_12s_35_1_1_U90" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U243" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U243" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U248" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U248" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U255" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U255" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U259" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U259" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U262" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U262" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U267" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U267" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U274" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U274" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U279" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U279" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln56_7_fu_15768_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="sub_ln56_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_8_fu_15780_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="add_ln56_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_12s_35_1_1_U91" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U285" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U285" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U288" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U288" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U291" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U291" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U294" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U294" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U297" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U297" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U300" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U300" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U303" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U303" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U306" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U306" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln56_8_fu_16435_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="sub_ln56_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_9_fu_16447_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="add_ln56_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_12s_35_1_1_U67" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U95" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U95" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U98" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U98" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U102" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U102" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U107" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U107" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U116" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U116" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U125" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U125" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U135" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U135" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_7_fu_7901_p2" SOURCE="src/conv1.cpp:51" URAM="0" VARIABLE="add_ln51_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_306_fu_10573_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_306"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_307_fu_9670_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_308_fu_11709_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_309_fu_12663_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_310_fu_13846_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_311_fu_14765_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_312_fu_15308_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_313_fu_15610_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_314_fu_15621_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U55" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U150" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U150" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln56_9_fu_10957_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="sub_ln56_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_10_fu_10969_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="add_ln56_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_12s_35_1_1_U70" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U103" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U103" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U108" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U108" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U112" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U112" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U121" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U121" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U131" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U131" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U146" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U146" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U161" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U161" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U176" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U176" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln56_10_fu_11925_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="sub_ln56_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_11_fu_11937_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="add_ln56_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_12s_35_1_1_U74" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U122" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U122" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U126" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U126" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U132" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U132" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U141" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U141" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U156" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U156" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U170" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U170" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U186" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U186" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U201" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U201" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln56_11_fu_12885_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="sub_ln56_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_12_fu_12897_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="add_ln56_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_12s_35_1_1_U77" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U142" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U142" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U147" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U147" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U157" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U157" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U166" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U166" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U180" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U180" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U195" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U195" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U206" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U206" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U221" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U221" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln56_12_fu_13661_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="sub_ln56_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_13_fu_13673_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="add_ln56_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_12s_35_1_1_U80" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U167" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U167" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U171" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U171" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U181" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U181" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U191" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U191" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U207" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U207" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U215" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U215" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U232" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U232" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U244" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U244" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln56_13_fu_14595_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="sub_ln56_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_14_fu_14607_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="add_ln56_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_12s_35_1_1_U82" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U187" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U187" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U192" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U192" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U202" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U202" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U211" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U211" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U225" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U225" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U234" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U234" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U256" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U256" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U265" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U265" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln56_14_fu_15335_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="sub_ln56_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_15_fu_15347_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="add_ln56_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_12s_35_1_1_U85" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U212" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U212" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U216" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U216" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U226" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U226" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U235" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U235" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U249" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U249" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U260" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U260" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U268" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U268" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U277" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U277" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln56_15_fu_15698_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="sub_ln56_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_16_fu_15710_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="add_ln56_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_12s_35_1_1_U88" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U241" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U241" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U245" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U245" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U250" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U250" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U263" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U263" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U269" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U269" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U275" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U275" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U280" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U280" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U283" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U283" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln56_16_fu_15938_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="sub_ln56_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_17_fu_15950_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="add_ln56_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_12s_35_1_1_U92" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U286" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U286" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U289" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U289" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U292" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U292" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U295" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U295" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U298" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U298" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U301" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U301" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U304" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U304" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U308" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U308" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln56_17_fu_16492_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="sub_ln56_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_18_fu_16504_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="add_ln56_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_12s_35_1_1_U68" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U96" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U96" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U99" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U99" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U104" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U104" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U113" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U113" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U117" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U117" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U127" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U127" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U136" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U136" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_8_fu_7965_p2" SOURCE="src/conv1.cpp:51" URAM="0" VARIABLE="add_ln51_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_315_fu_10988_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_316_fu_10069_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_317_fu_12163_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_318_fu_13130_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_319_fu_14237_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_320_fu_15136_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_321_fu_15366_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_321"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_322_fu_15641_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_322"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_323_fu_15645_p2" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_323"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U58" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U151" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U151" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln56_18_fu_11015_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="sub_ln56_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_19_fu_11027_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="add_ln56_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_12s_35_1_1_U72" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U109" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U109" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U114" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U114" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U118" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U118" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U123" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U123" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U137" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U137" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U152" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U152" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U162" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U162" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U177" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U177" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln56_19_fu_11976_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="sub_ln56_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_20_fu_11988_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="add_ln56_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_12s_35_1_1_U75" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U128" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U128" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U133" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U133" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U138" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U138" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U143" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U143" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U163" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U163" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U172" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U172" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U193" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U193" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U203" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U203" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln56_20_fu_12945_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="sub_ln56_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_21_fu_12957_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="add_ln56_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_12s_35_1_1_U78" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U148" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U148" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U153" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U153" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U158" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U158" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U168" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U168" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U182" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U182" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U196" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U196" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U217" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U217" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U227" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U227" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln56_21_fu_13914_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="sub_ln56_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_22_fu_13926_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="add_ln56_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_12s_35_1_1_U81" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U173" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U173" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U178" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U178" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U183" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U183" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U197" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U197" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U208" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U208" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U222" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U222" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U246" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U246" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U257" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U257" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln56_22_fu_14999_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="sub_ln56_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_23_fu_15011_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="add_ln56_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_12s_35_1_1_U83" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U188" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U188" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U198" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U198" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U213" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U213" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U223" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U223" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U236" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U236" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U247" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U247" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U266" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U266" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U273" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U273" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln56_23_fu_15566_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="sub_ln56_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_24_fu_15578_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="add_ln56_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_12s_35_1_1_U86" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U218" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U218" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U228" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U228" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U237" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U237" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U251" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U251" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U261" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U261" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U270" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U270" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U278" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U278" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U282" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U282" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln56_24_fu_15859_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="sub_ln56_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_25_fu_15871_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="add_ln56_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_12s_35_1_1_U89" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U242" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U242" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U252" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U252" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U264" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U264" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U271" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U271" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U276" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U276" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U281" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U281" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U284" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U284" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U287" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U287" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln56_25_fu_16053_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="sub_ln56_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_26_fu_16065_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="add_ln56_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_12s_35_1_1_U93" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U290" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U290" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U293" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U293" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U296" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U296" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U299" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U299" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U302" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U302" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U305" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U305" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U307" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U307" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U309" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="mul_ln53_242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_12s_35ns_35_4_1_U309" SOURCE="src/conv1.cpp:53" URAM="0" VARIABLE="add_ln53_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln56_26_fu_16525_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="sub_ln56_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_27_fu_16537_p2" SOURCE="src/conv1.cpp:56" URAM="0" VARIABLE="add_ln56_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_7389_p2" SOURCE="src/conv1.cpp:38" URAM="0" VARIABLE="add_ln38"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1_Pipeline_RELU</Name>
            <Loops>
                <RELU/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.335</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>512</Best-caseLatency>
                    <Average-caseLatency>512</Average-caseLatency>
                    <Worst-caseLatency>512</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>512</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <RELU>
                        <Name>RELU</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>510</Latency>
                        <AbsoluteTimeLatency>5.100 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </RELU>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>111</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>216</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_fu_124_p2" SOURCE="src/conv1.cpp:136" URAM="0" VARIABLE="add_ln136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_fu_169_p2" SOURCE="src/conv1.cpp:139" URAM="0" VARIABLE="add_ln139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_fu_174_p2" SOURCE="src/conv1.cpp:141" URAM="0" VARIABLE="add_ln141"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1_Pipeline_3</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>47</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_132_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1_Pipeline_RELU7</Name>
            <Loops>
                <RELU/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.335</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>512</Best-caseLatency>
                    <Average-caseLatency>512</Average-caseLatency>
                    <Worst-caseLatency>512</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>512</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <RELU>
                        <Name>RELU</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>510</Latency>
                        <AbsoluteTimeLatency>5.100 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </RELU>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>111</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>216</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_fu_124_p2" SOURCE="src/conv1.cpp:136" URAM="0" VARIABLE="add_ln136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_fu_169_p2" SOURCE="src/conv1.cpp:139" URAM="0" VARIABLE="add_ln139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_fu_174_p2" SOURCE="src/conv1.cpp:141" URAM="0" VARIABLE="add_ln141"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1_Pipeline_5</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>47</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_132_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1_Pipeline_BW</Name>
            <Loops>
                <BW/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.002</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>257</Best-caseLatency>
                    <Average-caseLatency>257</Average-caseLatency>
                    <Worst-caseLatency>257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <BW>
                        <Name>BW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>255</Latency>
                        <AbsoluteTimeLatency>2.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </BW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>57</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_92_p2" SOURCE="src/conv1.cpp:72" URAM="0" VARIABLE="add_ln72"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1_Pipeline_BW8</Name>
            <Loops>
                <BW/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.002</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>257</Best-caseLatency>
                    <Average-caseLatency>257</Average-caseLatency>
                    <Worst-caseLatency>257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <BW>
                        <Name>BW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>255</Latency>
                        <AbsoluteTimeLatency>2.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </BW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>57</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_92_p2" SOURCE="src/conv1.cpp:72" URAM="0" VARIABLE="add_ln72"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1</Name>
            <Loops>
                <TILE_ROW>
                    <BH>
                        <PAD/>
                        <BH.2/>
                        <PAD/>
                        <BH.4/>
                    </BH>
                    <TILE_OUT>
                        <LOAD_WEIGHTS>
                            <K>
                                <K.1/>
                                <K.2/>
                            </K>
                        </LOAD_WEIGHTS>
                        <EXPORT>
                            <BH/>
                        </EXPORT>
                        <CLEAR>
                            <BH/>
                        </CLEAR>
                    </TILE_OUT>
                </TILE_ROW>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90609236</Best-caseLatency>
                    <Average-caseLatency>90623380</Average-caseLatency>
                    <Worst-caseLatency>90632084</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.906 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.906 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.906 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90609236 ~ 90632084</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TILE_ROW>
                        <Name>TILE_ROW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>17</TripCount>
                        <Latency>90609235 ~ 90632083</Latency>
                        <AbsoluteTimeLatency>0.906 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>5329955</min>
                                <max>5331299</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>5329955 ~ 5331299</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <BH>
                            <Name>BH</Name>
                            <Slack>7.30</Slack>
                            <TripCount>12</TripCount>
                            <Latency>81320</Latency>
                            <AbsoluteTimeLatency>0.813 ms</AbsoluteTimeLatency>
                            <IterationLatency>6775</IterationLatency>
                            <PipelineDepth>6775</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <PAD>
                                <Name>PAD</Name>
                                <Slack>7.30</Slack>
                                <TripCount>4</TripCount>
                                <Latency>52</Latency>
                                <AbsoluteTimeLatency>0.520 us</AbsoluteTimeLatency>
                                <IterationLatency>13</IterationLatency>
                                <PipelineDepth>13</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </PAD>
                            <BH.2>
                                <Name>BH.2</Name>
                                <Slack>7.30</Slack>
                                <TripCount>255</TripCount>
                                <Latency>3315</Latency>
                                <AbsoluteTimeLatency>33.150 us</AbsoluteTimeLatency>
                                <IterationLatency>13</IterationLatency>
                                <PipelineDepth>13</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </BH.2>
                            <PAD>
                                <Name>PAD</Name>
                                <Slack>7.30</Slack>
                                <TripCount>4</TripCount>
                                <Latency>52</Latency>
                                <AbsoluteTimeLatency>0.520 us</AbsoluteTimeLatency>
                                <IterationLatency>13</IterationLatency>
                                <PipelineDepth>13</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </PAD>
                            <BH.4>
                                <Name>BH.4</Name>
                                <Slack>7.30</Slack>
                                <TripCount>255</TripCount>
                                <Latency>3315</Latency>
                                <AbsoluteTimeLatency>33.150 us</AbsoluteTimeLatency>
                                <IterationLatency>13</IterationLatency>
                                <PipelineDepth>13</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </BH.4>
                        </BH>
                        <TILE_OUT>
                            <Name>TILE_OUT</Name>
                            <Slack>7.30</Slack>
                            <TripCount>8</TripCount>
                            <Latency>5248632 ~ 5249976</Latency>
                            <AbsoluteTimeLatency>52.486 ms ~ 52.500 ms</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>656079</min>
                                    <max>656247</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>656079 ~ 656247</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_conv1_Pipeline_OUT_ROW_COL_fu_742</Instance>
                            </InstanceList>
                            <LOAD_WEIGHTS>
                                <Name>LOAD_WEIGHTS</Name>
                                <Slack>7.30</Slack>
                                <TripCount>8</TripCount>
                                <Latency>2976 ~ 3056</Latency>
                                <AbsoluteTimeLatency>29.760 us ~ 30.560 us</AbsoluteTimeLatency>
                                <IterationLatency>
                                    <range>
                                        <min>372</min>
                                        <max>382</max>
                                    </range>
                                </IterationLatency>
                                <PipelineDepth>372 ~ 382</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <K>
                                    <Name>K</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>5</TripCount>
                                    <Latency>370 ~ 379</Latency>
                                    <AbsoluteTimeLatency>3.700 us ~ 3.790 us</AbsoluteTimeLatency>
                                    <IterationLatency>74</IterationLatency>
                                    <PipelineDepth>74</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <K.1>
                                        <Name>K.1</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>9</TripCount>
                                        <Latency>27</Latency>
                                        <AbsoluteTimeLatency>0.270 us</AbsoluteTimeLatency>
                                        <IterationLatency>3</IterationLatency>
                                        <PipelineDepth>3</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                    </K.1>
                                    <K.2>
                                        <Name>K.2</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>9</TripCount>
                                        <Latency>28</Latency>
                                        <AbsoluteTimeLatency>0.280 us</AbsoluteTimeLatency>
                                        <IterationLatency>3</IterationLatency>
                                        <PipelineDepth>3</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                    </K.2>
                                </K>
                            </LOAD_WEIGHTS>
                            <EXPORT>
                                <Name>EXPORT</Name>
                                <Slack>7.30</Slack>
                                <TripCount>8</TripCount>
                                <Latency>99672 ~ 99744</Latency>
                                <AbsoluteTimeLatency>0.997 ms</AbsoluteTimeLatency>
                                <IterationLatency>
                                    <range>
                                        <min>12459</min>
                                        <max>12468</max>
                                    </range>
                                </IterationLatency>
                                <PipelineDepth>12459 ~ 12468</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <BH>
                                    <Name>BH</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>8</TripCount>
                                    <Latency>12456 ~ 12464</Latency>
                                    <AbsoluteTimeLatency>0.125 ms</AbsoluteTimeLatency>
                                    <IterationLatency>1557</IterationLatency>
                                    <PipelineDepth>1557</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList>
                                        <Instance>grp_conv1_Pipeline_RELU_fu_762</Instance>
                                        <Instance>grp_conv1_Pipeline_3_fu_773</Instance>
                                        <Instance>grp_conv1_Pipeline_RELU7_fu_785</Instance>
                                        <Instance>grp_conv1_Pipeline_5_fu_796</Instance>
                                    </InstanceList>
                                </BH>
                            </EXPORT>
                            <CLEAR>
                                <Name>CLEAR</Name>
                                <Slack>7.30</Slack>
                                <TripCount>8</TripCount>
                                <Latency>33168 ~ 33184</Latency>
                                <AbsoluteTimeLatency>0.332 ms</AbsoluteTimeLatency>
                                <IterationLatency>
                                    <range>
                                        <min>4146</min>
                                        <max>4148</max>
                                    </range>
                                </IterationLatency>
                                <PipelineDepth>4146 ~ 4148</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <BH>
                                    <Name>BH</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>8</TripCount>
                                    <Latency>4144 ~ 4145</Latency>
                                    <AbsoluteTimeLatency>41.440 us ~ 41.450 us</AbsoluteTimeLatency>
                                    <IterationLatency>518</IterationLatency>
                                    <PipelineDepth>518</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList>
                                        <Instance>grp_conv1_Pipeline_BW_fu_808</Instance>
                                        <Instance>grp_conv1_Pipeline_BW8_fu_817</Instance>
                                    </InstanceList>
                                </BH>
                            </CLEAR>
                        </TILE_OUT>
                    </TILE_ROW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>69</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>15</UTIL_BRAM>
                    <DSP>259</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>71</UTIL_DSP>
                    <FF>16305</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>11</UTIL_FF>
                    <LUT>22340</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>31</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_850_p2" SOURCE="src/conv1.cpp:90" URAM="0" VARIABLE="add_ln90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_2_fu_868_p2" SOURCE="src/conv1.cpp:90" URAM="0" VARIABLE="add_ln90_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_1_fu_887_p2" SOURCE="src/srcnn.cpp:56" URAM="0" VARIABLE="add_ln56_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln98_fu_938_p2" SOURCE="src/conv1.cpp:98" URAM="0" VARIABLE="sub_ln98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_fu_948_p2" SOURCE="src/conv1.cpp:98" URAM="0" VARIABLE="add_ln98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_973_p2" SOURCE="src/conv1.cpp:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="PAD" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64s_8ns_64_1_1_U362" SOURCE="src/conv1.cpp:98" URAM="0" VARIABLE="mul_ln98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_1044_p2" SOURCE="src/conv1.cpp:96" URAM="0" VARIABLE="add_ln96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PAD" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1056_p0" SOURCE="src/conv1.cpp:99" URAM="0" VARIABLE="add_ln99_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_4_fu_1066_p2" SOURCE="src/conv1.cpp:99" URAM="0" VARIABLE="add_ln99_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH.2" OPTYPE="add" PRAGMA="" RTLNAME="empty_407_fu_1086_p2" SOURCE="" URAM="0" VARIABLE="empty_407"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH.2" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx36612_sum_i_0_fu_1092_p2" SOURCE="" URAM="0" VARIABLE="arrayidx36612_sum_i_0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH.2" OPTYPE="add" PRAGMA="" RTLNAME="empty_410_fu_1285_p2" SOURCE="src/conv1.cpp:98" URAM="0" VARIABLE="empty_410"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="BH.2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U365" SOURCE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="BH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64s_8ns_64_1_1_U362" SOURCE="src/conv1.cpp:98" URAM="0" VARIABLE="mul_ln98_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_3_fu_1146_p2" SOURCE="src/conv1.cpp:90" URAM="0" VARIABLE="add_ln90_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_2_fu_1165_p2" SOURCE="src/srcnn.cpp:56" URAM="0" VARIABLE="add_ln56_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln98_1_fu_1216_p2" SOURCE="src/conv1.cpp:98" URAM="0" VARIABLE="sub_ln98_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_2_fu_1226_p2" SOURCE="src/conv1.cpp:98" URAM="0" VARIABLE="add_ln98_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_2_fu_1251_p2" SOURCE="src/conv1.cpp:99" URAM="0" VARIABLE="add_ln99_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_1_fu_1337_p2" SOURCE="src/conv1.cpp:96" URAM="0" VARIABLE="add_ln96_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PAD" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1349_p0" SOURCE="src/conv1.cpp:99" URAM="0" VARIABLE="add_ln99_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_5_fu_1359_p2" SOURCE="src/conv1.cpp:99" URAM="0" VARIABLE="add_ln99_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH.4" OPTYPE="add" PRAGMA="" RTLNAME="empty_432_fu_1379_p2" SOURCE="" URAM="0" VARIABLE="empty_432"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH.4" OPTYPE="add" PRAGMA="" RTLNAME="arrayidx36612_sum_i_1_fu_1385_p2" SOURCE="" URAM="0" VARIABLE="arrayidx36612_sum_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH.4" OPTYPE="add" PRAGMA="" RTLNAME="empty_435_fu_1431_p2" SOURCE="src/conv1.cpp:86" URAM="0" VARIABLE="empty_435"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="BH.4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U368" SOURCE="" URAM="0" VARIABLE="mul353"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_1417_p2" SOURCE="src/conv1.cpp:86" URAM="0" VARIABLE="add_ln86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_WEIGHTS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_2_fu_1465_p2" SOURCE="src/conv1.cpp:113" URAM="0" VARIABLE="add_ln113_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_WEIGHTS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_1_fu_1481_p2" SOURCE="src/conv1.cpp:113" URAM="0" VARIABLE="add_ln113_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_WEIGHTS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_1487_p2" SOURCE="src/conv1.cpp:113" URAM="0" VARIABLE="add_ln113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="LOAD_WEIGHTS" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_9ns_14_1_1_U369" SOURCE="src/conv1.cpp:119" URAM="0" VARIABLE="mul_ln119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_WEIGHTS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_fu_1534_p2" SOURCE="src/conv1.cpp:119" URAM="0" VARIABLE="add_ln119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="K" OPTYPE="add" PRAGMA="" RTLNAME="empty_412_fu_1543_p2" SOURCE="src/conv1.cpp:113" URAM="0" VARIABLE="empty_412"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="K" OPTYPE="add" PRAGMA="" RTLNAME="empty_414_fu_1554_p2" SOURCE="src/conv1.cpp:113" URAM="0" VARIABLE="empty_414"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="K" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_1_fu_1590_p2" SOURCE="src/conv1.cpp:119" URAM="0" VARIABLE="add_ln119_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="K.1" OPTYPE="add" PRAGMA="" RTLNAME="empty_416_fu_1619_p2" SOURCE="src/conv1.cpp:113" URAM="0" VARIABLE="empty_416"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="K.1" OPTYPE="add" PRAGMA="" RTLNAME="empty_417_fu_1637_p2" SOURCE="" URAM="0" VARIABLE="empty_417"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="K" OPTYPE="add" PRAGMA="" RTLNAME="empty_419_fu_1653_p2" SOURCE="src/conv1.cpp:113" URAM="0" VARIABLE="empty_419"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="K" OPTYPE="add" PRAGMA="" RTLNAME="empty_421_fu_1664_p2" SOURCE="src/conv1.cpp:113" URAM="0" VARIABLE="empty_421"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="K" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_2_fu_1670_p2" SOURCE="src/conv1.cpp:119" URAM="0" VARIABLE="add_ln119_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="K" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_3_fu_1679_p2" SOURCE="src/conv1.cpp:119" URAM="0" VARIABLE="add_ln119_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="K.2" OPTYPE="add" PRAGMA="" RTLNAME="empty_423_fu_1738_p2" SOURCE="src/conv1.cpp:113" URAM="0" VARIABLE="empty_423"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="K.2" OPTYPE="add" PRAGMA="" RTLNAME="empty_424_fu_1749_p2" SOURCE="" URAM="0" VARIABLE="empty_424"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="K" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_1765_p2" SOURCE="src/conv1.cpp:115" URAM="0" VARIABLE="add_ln115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_WEIGHTS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_3_fu_1710_p2" SOURCE="src/conv1.cpp:113" URAM="0" VARIABLE="add_ln113_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_fu_1777_p2" SOURCE="src/conv1.cpp:132" URAM="0" VARIABLE="add_ln132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORT" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln139_fu_1832_p2" SOURCE="src/conv1.cpp:139" URAM="0" VARIABLE="sub_ln139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORT" OPTYPE="add" PRAGMA="" RTLNAME="empty_426_fu_1787_p2" SOURCE="src/conv1.cpp:132" URAM="0" VARIABLE="empty_426"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="EXPORT" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_19ns_24_1_1_U370" SOURCE="src/conv1.cpp:136" URAM="0" VARIABLE="mul_ln136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_fu_1811_p2" SOURCE="src/conv1.cpp:136" URAM="0" VARIABLE="add_ln136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_1_fu_1860_p2" SOURCE="src/conv1.cpp:133" URAM="0" VARIABLE="add_ln133_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_1_fu_1874_p2" SOURCE="src/conv1.cpp:136" URAM="0" VARIABLE="add_ln136_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln136_fu_1903_p2" SOURCE="src/conv1.cpp:136" URAM="0" VARIABLE="sub_ln136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_2_fu_1913_p2" SOURCE="src/conv1.cpp:136" URAM="0" VARIABLE="add_ln136_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_3_fu_1938_p2" SOURCE="src/conv1.cpp:136" URAM="0" VARIABLE="add_ln136_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln136_1_fu_1967_p2" SOURCE="src/conv1.cpp:136" URAM="0" VARIABLE="sub_ln136_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_4_fu_1977_p2" SOURCE="src/conv1.cpp:136" URAM="0" VARIABLE="add_ln136_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_2_fu_1989_p2" SOURCE="src/conv1.cpp:133" URAM="0" VARIABLE="add_ln133_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_fu_2020_p2" SOURCE="src/conv1.cpp:133" URAM="0" VARIABLE="add_ln133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEAR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_2042_p2" SOURCE="src/conv1.cpp:69" URAM="0" VARIABLE="add_ln69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEAR" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln74_fu_2064_p2" SOURCE="src/conv1.cpp:74" URAM="0" VARIABLE="sub_ln74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_1_fu_2090_p2" SOURCE="src/conv1.cpp:70" URAM="0" VARIABLE="add_ln70_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_2_fu_2113_p2" SOURCE="src/conv1.cpp:70" URAM="0" VARIABLE="add_ln70_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_2124_p2" SOURCE="src/conv1.cpp:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_OUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_2074_p2" SOURCE="src/conv1.cpp:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_1455_p2" SOURCE="src/conv1.cpp:27" URAM="0" VARIABLE="add_ln27"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_U" SOURCE="" URAM="0" VARIABLE="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_U" SOURCE="" URAM="0" VARIABLE="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_U" SOURCE="" URAM="0" VARIABLE="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2_U" SOURCE="src/conv1.cpp:22" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1_U" SOURCE="src/conv1.cpp:22" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s_U" SOURCE="src/conv1.cpp:22" URAM="0" VARIABLE="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s"/>
                <BindNode BINDTYPE="storage" BRAM="30" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U" SOURCE="" URAM="0" VARIABLE="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="30" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U" SOURCE="" URAM="0" VARIABLE="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_input_buffer_c2_Pipeline_BH</Name>
            <Loops>
                <LOAD_INPUT_BH/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49162</Best-caseLatency>
                    <Average-caseLatency>49162</Average-caseLatency>
                    <Worst-caseLatency>49162</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49162</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOAD_INPUT_BH>
                        <Name>LOAD_INPUT_BH</Name>
                        <Slack>7.30</Slack>
                        <TripCount>192</TripCount>
                        <Latency>49160</Latency>
                        <AbsoluteTimeLatency>0.492 ms</AbsoluteTimeLatency>
                        <PipelineII>256</PipelineII>
                        <PipelineDepth>265</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LOAD_INPUT_BH>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1414</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>4691</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_3_fu_4579_p2" SOURCE="src/conv2.cpp:74" URAM="0" VARIABLE="add_ln74_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_4591_p2" SOURCE="src/conv2.cpp:74" URAM="0" VARIABLE="add_ln74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_19ns_25_1_1_U385" SOURCE="src/conv2.cpp:74" URAM="0" VARIABLE="mul_ln74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_4728_p2" SOURCE="src/conv2.cpp:74" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_189_fu_4740_p2" SOURCE="src/conv2.cpp:74" URAM="0" VARIABLE="empty_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_190_fu_4751_p2" SOURCE="src/conv2.cpp:74" URAM="0" VARIABLE="empty_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_191_fu_4762_p2" SOURCE="src/conv2.cpp:74" URAM="0" VARIABLE="empty_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_192_fu_4773_p2" SOURCE="src/conv2.cpp:74" URAM="0" VARIABLE="empty_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_193_fu_4784_p2" SOURCE="src/conv2.cpp:74" URAM="0" VARIABLE="empty_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_194_fu_4795_p2" SOURCE="src/conv2.cpp:74" URAM="0" VARIABLE="empty_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_195_fu_4806_p2" SOURCE="src/conv2.cpp:74" URAM="0" VARIABLE="empty_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_196_fu_4817_p2" SOURCE="src/conv2.cpp:74" URAM="0" VARIABLE="empty_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_197_fu_4828_p2" SOURCE="src/conv2.cpp:74" URAM="0" VARIABLE="empty_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_198_fu_4839_p2" SOURCE="src/conv2.cpp:74" URAM="0" VARIABLE="empty_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_199_fu_4850_p2" SOURCE="src/conv2.cpp:74" URAM="0" VARIABLE="empty_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_200_fu_4861_p2" SOURCE="src/conv2.cpp:74" URAM="0" VARIABLE="empty_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_201_fu_4872_p2" SOURCE="src/conv2.cpp:74" URAM="0" VARIABLE="empty_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_202_fu_4883_p2" SOURCE="src/conv2.cpp:74" URAM="0" VARIABLE="empty_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_203_fu_4894_p2" SOURCE="src/conv2.cpp:74" URAM="0" VARIABLE="empty_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="empty_204_fu_4905_p2" SOURCE="src/conv2.cpp:74" URAM="0" VARIABLE="empty_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_INPUT_BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_4673_p2" SOURCE="src/conv2.cpp:75" URAM="0" VARIABLE="add_ln75"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_input_buffer_c2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49163</Best-caseLatency>
                    <Average-caseLatency>49163</Average-caseLatency>
                    <Worst-caseLatency>49163</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49163</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1434</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>4749</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln74_fu_213_p2" SOURCE="src/conv2.cpp:74" URAM="0" VARIABLE="sub_ln74"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_LOAD_WEIGHTS_L</Name>
            <Loops>
                <LOAD_WEIGHTS_L/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>259</Best-caseLatency>
                    <Average-caseLatency>259</Average-caseLatency>
                    <Worst-caseLatency>259</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.590 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.590 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.590 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>259</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOAD_WEIGHTS_L>
                        <Name>LOAD_WEIGHTS_L</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <Latency>257</Latency>
                        <AbsoluteTimeLatency>2.570 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LOAD_WEIGHTS_L>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>43</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>160</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_WEIGHTS_L" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_1_fu_133_p2" SOURCE="src/conv2.cpp:89" URAM="0" VARIABLE="add_ln89_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_WEIGHTS_L" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_fu_160_p2" SOURCE="src/conv2.cpp:89" URAM="0" VARIABLE="add_ln89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOAD_WEIGHTS_L" OPTYPE="add" PRAGMA="" RTLNAME="empty_223_fu_213_p2" SOURCE="src/conv2.cpp:89" URAM="0" VARIABLE="empty_223"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_OUT_ROW_COL</Name>
            <Loops>
                <OUT_ROW_COL/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.309</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>117517</Best-caseLatency>
                    <Average-caseLatency>117517</Average-caseLatency>
                    <Worst-caseLatency>117517</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.175 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.175 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.175 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>117517</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUT_ROW_COL>
                        <Name>OUT_ROW_COL</Name>
                        <Slack>7.30</Slack>
                        <TripCount>13056</TripCount>
                        <Latency>117515</Latency>
                        <AbsoluteTimeLatency>1.175 ms</AbsoluteTimeLatency>
                        <PipelineII>9</PipelineII>
                        <PipelineDepth>21</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </OUT_ROW_COL>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>17</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>5370</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>10519</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>14</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_1_fu_6279_p2" SOURCE="src/conv2.cpp:37" URAM="0" VARIABLE="add_ln37_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_6706_p2" SOURCE="src/conv2.cpp:37" URAM="0" VARIABLE="add_ln37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln47_fu_7184_p2" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="sub_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_6903_p2" SOURCE="src/conv2.cpp:38" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_6380_p2" SOURCE="src/conv2.cpp:42" URAM="0" VARIABLE="add_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_7202_p2" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_1_fu_7224_p2" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="add_ln47_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_2_fu_7076_p2" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="add_ln47_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_3_fu_7086_p2" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="add_ln47_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_4_fu_7230_p2" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="add_ln47_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U473" SOURCE="src/conv2.cpp:43" URAM="0" VARIABLE="mul_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U456" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="mul_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_6458_p0" SOURCE="src/conv2.cpp:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_5_fu_7130_p2" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="add_ln47_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_6_fu_7338_p2" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="add_ln47_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U474" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="mul_ln47_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_6470_p0" SOURCE="src/conv2.cpp:43" URAM="0" VARIABLE="add_ln43_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_7_fu_8199_p2" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="add_ln47_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_8_fu_8505_p2" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="add_ln47_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U481" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="mul_ln47_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_6482_p0" SOURCE="src/conv2.cpp:43" URAM="0" VARIABLE="add_ln43_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_9_fu_7374_p2" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="add_ln47_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_10_fu_7587_p2" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="add_ln47_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U475" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="mul_ln47_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_6494_p0" SOURCE="src/conv2.cpp:43" URAM="0" VARIABLE="add_ln43_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_11_fu_7421_p2" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="add_ln47_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_12_fu_7614_p2" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="add_ln47_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U476" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="mul_ln47_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_6506_p0" SOURCE="src/conv2.cpp:43" URAM="0" VARIABLE="add_ln43_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_13_fu_7641_p2" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="add_ln47_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_14_fu_7893_p2" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="add_ln47_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U477" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="mul_ln47_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_6518_p0" SOURCE="src/conv2.cpp:43" URAM="0" VARIABLE="add_ln43_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_15_fu_7683_p2" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="add_ln47_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_16_fu_7920_p2" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="add_ln47_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U478" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="mul_ln47_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_6530_p0" SOURCE="src/conv2.cpp:43" URAM="0" VARIABLE="add_ln43_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_17_fu_7947_p2" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="add_ln47_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_18_fu_8241_p2" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="add_ln47_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U479" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="mul_ln47_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_6542_p0" SOURCE="src/conv2.cpp:43" URAM="0" VARIABLE="add_ln43_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_19_fu_7989_p2" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="add_ln47_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_20_fu_8268_p2" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="add_ln47_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U480" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="mul_ln47_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_6554_p0" SOURCE="src/conv2.cpp:43" URAM="0" VARIABLE="add_ln43_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_21_fu_8295_p2" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="add_ln47_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_22_fu_8532_p2" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="add_ln47_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U482" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="mul_ln47_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_6566_p0" SOURCE="src/conv2.cpp:43" URAM="0" VARIABLE="add_ln43_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_23_fu_8559_p2" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="add_ln47_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_24_fu_8835_p2" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="add_ln47_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U483" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="mul_ln47_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_6578_p0" SOURCE="src/conv2.cpp:43" URAM="0" VARIABLE="add_ln43_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_25_fu_8601_p2" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="add_ln47_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_26_fu_8862_p2" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="add_ln47_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U484" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="mul_ln47_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_6590_p0" SOURCE="src/conv2.cpp:43" URAM="0" VARIABLE="add_ln43_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_27_fu_8643_p2" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="add_ln47_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_28_fu_9235_p2" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="add_ln47_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U485" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="mul_ln47_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_6602_p0" SOURCE="src/conv2.cpp:43" URAM="0" VARIABLE="add_ln43_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_29_fu_8651_p2" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="add_ln47_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_30_fu_9262_p2" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="add_ln47_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U525" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="mul_ln47_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_6614_p0" SOURCE="src/conv2.cpp:43" URAM="0" VARIABLE="add_ln43_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_31_fu_8659_p2" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="add_ln47_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_32_fu_9289_p2" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="add_ln47_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U526" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="mul_ln47_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U457" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="mul_ln47_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U456" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="mul_ln47_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U456" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="mul_ln47_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U457" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="mul_ln47_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U456" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="mul_ln47_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U457" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="mul_ln47_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U456" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="mul_ln47_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U457" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="mul_ln47_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U457" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="mul_ln47_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U456" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="mul_ln47_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U457" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="mul_ln47_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U456" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="mul_ln47_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U456" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="mul_ln47_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U457" SOURCE="src/conv2.cpp:47" URAM="0" VARIABLE="mul_ln47_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_14_fu_6620_p2" SOURCE="src/conv2.cpp:43" URAM="0" VARIABLE="add_ln43_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_1_fu_6626_p2" SOURCE="src/conv2.cpp:42" URAM="0" VARIABLE="add_ln42_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUT_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_26_fu_6640_p2" SOURCE="src/conv2.cpp:38" URAM="0" VARIABLE="add_ln38_26"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_RELU</Name>
            <Loops>
                <RELU/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.456</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>512</Best-caseLatency>
                    <Average-caseLatency>512</Average-caseLatency>
                    <Worst-caseLatency>512</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>512</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <RELU>
                        <Name>RELU</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>510</Latency>
                        <AbsoluteTimeLatency>5.100 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </RELU>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>227</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>572</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_374_p2" SOURCE="src/conv2.cpp:108" URAM="0" VARIABLE="add_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_2_fu_380_p2" SOURCE="src/conv2.cpp:111" URAM="0" VARIABLE="add_ln111_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_3_fu_408_p2" SOURCE="src/conv2.cpp:108" URAM="0" VARIABLE="add_ln108_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_464_p2" SOURCE="src/conv2.cpp:111" URAM="0" VARIABLE="add_ln111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_469_p2" SOURCE="src/conv2.cpp:113" URAM="0" VARIABLE="add_ln113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_4_fu_509_p2" SOURCE="src/conv2.cpp:108" URAM="0" VARIABLE="add_ln108_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_4</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>71</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>248</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_349_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="next_urem4906_fu_358_p2" SOURCE="" URAM="0" VARIABLE="next_urem4906"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_227_fu_378_p2" SOURCE="" URAM="0" VARIABLE="empty_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="next_mul4904_fu_421_p2" SOURCE="" URAM="0" VARIABLE="next_mul4904"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_RELU4</Name>
            <Loops>
                <RELU/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.456</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>512</Best-caseLatency>
                    <Average-caseLatency>512</Average-caseLatency>
                    <Worst-caseLatency>512</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>512</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <RELU>
                        <Name>RELU</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>510</Latency>
                        <AbsoluteTimeLatency>5.100 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </RELU>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>227</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>572</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_374_p2" SOURCE="src/conv2.cpp:108" URAM="0" VARIABLE="add_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_380_p2" SOURCE="src/conv2.cpp:111" URAM="0" VARIABLE="add_ln111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_1_fu_408_p2" SOURCE="src/conv2.cpp:108" URAM="0" VARIABLE="add_ln108_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_1_fu_464_p2" SOURCE="src/conv2.cpp:111" URAM="0" VARIABLE="add_ln111_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_469_p2" SOURCE="src/conv2.cpp:113" URAM="0" VARIABLE="add_ln113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_2_fu_509_p2" SOURCE="src/conv2.cpp:108" URAM="0" VARIABLE="add_ln108_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_6</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>71</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>248</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_349_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="next_urem4916_fu_358_p2" SOURCE="" URAM="0" VARIABLE="next_urem4916"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_225_fu_378_p2" SOURCE="" URAM="0" VARIABLE="empty_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="next_mul4914_fu_421_p2" SOURCE="" URAM="0" VARIABLE="next_mul4914"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_BW</Name>
            <Loops>
                <BW/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.350</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>257</Best-caseLatency>
                    <Average-caseLatency>257</Average-caseLatency>
                    <Worst-caseLatency>257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <BW>
                        <Name>BW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>255</Latency>
                        <AbsoluteTimeLatency>2.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </BW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>36</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>154</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_352_p2" SOURCE="src/conv2.cpp:61" URAM="0" VARIABLE="add_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_364_p2" SOURCE="src/conv2.cpp:63" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_4_fu_388_p2" SOURCE="src/conv2.cpp:61" URAM="0" VARIABLE="add_ln61_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_5_fu_407_p2" SOURCE="src/conv2.cpp:61" URAM="0" VARIABLE="add_ln61_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_BW5</Name>
            <Loops>
                <BW/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.350</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>257</Best-caseLatency>
                    <Average-caseLatency>257</Average-caseLatency>
                    <Worst-caseLatency>257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <BW>
                        <Name>BW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>255</Latency>
                        <AbsoluteTimeLatency>2.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </BW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>36</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>154</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_1_fu_352_p2" SOURCE="src/conv2.cpp:61" URAM="0" VARIABLE="add_ln61_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_1_fu_364_p2" SOURCE="src/conv2.cpp:63" URAM="0" VARIABLE="add_ln63_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_388_p2" SOURCE="src/conv2.cpp:61" URAM="0" VARIABLE="add_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_3_fu_407_p2" SOURCE="src/conv2.cpp:61" URAM="0" VARIABLE="add_ln61_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2_Pipeline_BW6</Name>
            <Loops>
                <BW/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.350</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>257</Best-caseLatency>
                    <Average-caseLatency>257</Average-caseLatency>
                    <Worst-caseLatency>257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <BW>
                        <Name>BW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>255</Latency>
                        <AbsoluteTimeLatency>2.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </BW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>36</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>154</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_352_p2" SOURCE="src/conv2.cpp:61" URAM="0" VARIABLE="add_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_364_p2" SOURCE="src/conv2.cpp:63" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_1_fu_388_p2" SOURCE="src/conv2.cpp:61" URAM="0" VARIABLE="add_ln61_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_2_fu_407_p2" SOURCE="src/conv2.cpp:61" URAM="0" VARIABLE="add_ln61_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2</Name>
            <Loops>
                <TILE_ROW>
                    <TILE_OUT>
                        <EXPORT>
                            <BH/>
                        </EXPORT>
                        <CLEAR/>
                    </TILE_OUT>
                </TILE_ROW>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>94863146</Best-caseLatency>
                    <Average-caseLatency>94876746</Average-caseLatency>
                    <Worst-caseLatency>94887626</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.949 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.949 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.949 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>94863146 ~ 94887626</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TILE_ROW>
                        <Name>TILE_ROW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>85</TripCount>
                        <Latency>94863145 ~ 94887625</Latency>
                        <AbsoluteTimeLatency>0.949 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>1116037</min>
                                <max>1116325</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>1116037 ~ 1116325</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_load_input_buffer_c2_fu_388</Instance>
                        </InstanceList>
                        <TILE_OUT>
                            <Name>TILE_OUT</Name>
                            <Slack>7.30</Slack>
                            <TripCount>8</TripCount>
                            <Latency>1066864 ~ 1067152</Latency>
                            <AbsoluteTimeLatency>10.669 ms ~ 10.672 ms</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>133358</min>
                                    <max>133394</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>133358 ~ 133394</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_456</Instance>
                                <Instance>grp_conv2_Pipeline_OUT_ROW_COL_fu_465</Instance>
                            </InstanceList>
                            <EXPORT>
                                <Name>EXPORT</Name>
                                <Slack>7.30</Slack>
                                <TripCount>4</TripCount>
                                <Latency>12468 ~ 12504</Latency>
                                <AbsoluteTimeLatency>0.125 ms</AbsoluteTimeLatency>
                                <IterationLatency>
                                    <range>
                                        <min>3117</min>
                                        <max>3126</max>
                                    </range>
                                </IterationLatency>
                                <PipelineDepth>3117 ~ 3126</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <BH>
                                    <Name>BH</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>2</TripCount>
                                    <Latency>3114 ~ 3122</Latency>
                                    <AbsoluteTimeLatency>31.140 us ~ 31.220 us</AbsoluteTimeLatency>
                                    <IterationLatency>1557</IterationLatency>
                                    <PipelineDepth>1557</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList>
                                        <Instance>grp_conv2_Pipeline_RELU_fu_561</Instance>
                                        <Instance>grp_conv2_Pipeline_4_fu_598</Instance>
                                        <Instance>grp_conv2_Pipeline_RELU4_fu_636</Instance>
                                        <Instance>grp_conv2_Pipeline_6_fu_673</Instance>
                                    </InstanceList>
                                </BH>
                            </EXPORT>
                            <CLEAR>
                                <Name>CLEAR</Name>
                                <Slack>7.30</Slack>
                                <TripCount>4</TripCount>
                                <Latency>3108</Latency>
                                <AbsoluteTimeLatency>31.080 us</AbsoluteTimeLatency>
                                <IterationLatency>777</IterationLatency>
                                <PipelineDepth>777</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_conv2_Pipeline_BW_fu_711</Instance>
                                    <Instance>grp_conv2_Pipeline_BW5_fu_747</Instance>
                                    <Instance>grp_conv2_Pipeline_BW6_fu_782</Instance>
                                </InstanceList>
                            </CLEAR>
                        </TILE_OUT>
                    </TILE_ROW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>31</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>7</UTIL_BRAM>
                    <DSP>19</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>10018</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>55727</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>78</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_OUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_1_fu_861_p2" SOURCE="src/conv2.cpp:33" URAM="0" VARIABLE="add_ln33_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_fu_887_p2" SOURCE="src/conv2.cpp:104" URAM="0" VARIABLE="add_ln104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORT" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln111_fu_942_p2" SOURCE="src/conv2.cpp:111" URAM="0" VARIABLE="sub_ln111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORT" OPTYPE="add" PRAGMA="" RTLNAME="empty_228_fu_897_p2" SOURCE="src/conv2.cpp:104" URAM="0" VARIABLE="empty_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="EXPORT" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_19ns_23_1_1_U707" SOURCE="src/conv2.cpp:108" URAM="0" VARIABLE="mul_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_921_p2" SOURCE="src/conv2.cpp:108" URAM="0" VARIABLE="add_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_2_fu_970_p2" SOURCE="src/conv2.cpp:111" URAM="0" VARIABLE="add_ln111_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_991_p2" SOURCE="src/conv2.cpp:111" URAM="0" VARIABLE="add_ln111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_1_fu_1006_p2" SOURCE="src/conv2.cpp:108" URAM="0" VARIABLE="add_ln108_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln108_fu_1035_p2" SOURCE="src/conv2.cpp:108" URAM="0" VARIABLE="sub_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_2_fu_1045_p2" SOURCE="src/conv2.cpp:108" URAM="0" VARIABLE="add_ln108_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_3_fu_1070_p2" SOURCE="src/conv2.cpp:108" URAM="0" VARIABLE="add_ln108_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln108_1_fu_1099_p2" SOURCE="src/conv2.cpp:108" URAM="0" VARIABLE="sub_ln108_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_4_fu_1109_p2" SOURCE="src/conv2.cpp:108" URAM="0" VARIABLE="add_ln108_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_3_fu_1127_p2" SOURCE="src/conv2.cpp:111" URAM="0" VARIABLE="add_ln111_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_4_fu_1148_p2" SOURCE="src/conv2.cpp:111" URAM="0" VARIABLE="add_ln111_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_1169_p2" SOURCE="src/conv2.cpp:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEAR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_15_fu_1185_p2" SOURCE="src/conv2.cpp:58" URAM="0" VARIABLE="add_ln58_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEAR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_1197_p2" SOURCE="src/conv2.cpp:58" URAM="0" VARIABLE="add_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEAR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_1209_p2" SOURCE="src/conv2.cpp:63" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEAR" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_1_fu_1216_p2" SOURCE="src/conv2.cpp:63" URAM="0" VARIABLE="add_ln63_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_OUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_1203_p2" SOURCE="src/conv2.cpp:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_867_p2" SOURCE="src/conv2.cpp:29" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34_U" SOURCE="src/conv2.cpp:21" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33_U" SOURCE="src/conv2.cpp:21" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27_U" SOURCE="src/conv2.cpp:21" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26_U" SOURCE="src/conv2.cpp:21" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25_U" SOURCE="src/conv2.cpp:21" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24_U" SOURCE="src/conv2.cpp:21" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23_U" SOURCE="src/conv2.cpp:21" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22_U" SOURCE="src/conv2.cpp:21" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21_U" SOURCE="src/conv2.cpp:21" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20_U" SOURCE="src/conv2.cpp:21" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32_U" SOURCE="src/conv2.cpp:21" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31_U" SOURCE="src/conv2.cpp:21" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30_U" SOURCE="src/conv2.cpp:21" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29_U" SOURCE="src/conv2.cpp:21" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28_U" SOURCE="src/conv2.cpp:21" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19_U" SOURCE="src/conv2.cpp:21" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18_U" SOURCE="src/conv2.cpp:21" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12_U" SOURCE="src/conv2.cpp:21" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11_U" SOURCE="src/conv2.cpp:21" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10_U" SOURCE="src/conv2.cpp:21" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9_U" SOURCE="src/conv2.cpp:21" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8_U" SOURCE="src/conv2.cpp:21" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7_U" SOURCE="src/conv2.cpp:21" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6_U" SOURCE="src/conv2.cpp:21" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5_U" SOURCE="src/conv2.cpp:21" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17_U" SOURCE="src/conv2.cpp:21" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16_U" SOURCE="src/conv2.cpp:21" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15_U" SOURCE="src/conv2.cpp:21" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14_U" SOURCE="src/conv2.cpp:21" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13_U" SOURCE="src/conv2.cpp:21" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="weight_buffer_U" SOURCE="" URAM="0" VARIABLE="weight_buffer"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9_U" SOURCE="" URAM="0" VARIABLE="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5_U" SOURCE="" URAM="0" VARIABLE="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4_U" SOURCE="" URAM="0" VARIABLE="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3_U" SOURCE="" URAM="0" VARIABLE="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2_U" SOURCE="" URAM="0" VARIABLE="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1_U" SOURCE="" URAM="0" VARIABLE="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_U" SOURCE="" URAM="0" VARIABLE="conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8_U" SOURCE="" URAM="0" VARIABLE="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7_U" SOURCE="" URAM="0" VARIABLE="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6_U" SOURCE="" URAM="0" VARIABLE="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_U" SOURCE="" URAM="0" VARIABLE="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_input_buffer_c3</Name>
            <Loops>
                <LOADI_LOADH/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>73739</Best-caseLatency>
                    <Average-caseLatency>73739</Average-caseLatency>
                    <Worst-caseLatency>73739</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.737 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.737 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.737 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>73739</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOADI_LOADH>
                        <Name>LOADI_LOADH</Name>
                        <Slack>7.30</Slack>
                        <TripCount>288</TripCount>
                        <Latency>73737</Latency>
                        <AbsoluteTimeLatency>0.737 ms</AbsoluteTimeLatency>
                        <PipelineII>256</PipelineII>
                        <PipelineDepth>266</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LOADI_LOADH>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2367</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>6031</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_1_fu_2534_p2" SOURCE="src/conv3.cpp:86" URAM="0" VARIABLE="add_ln86_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_2546_p2" SOURCE="src/conv3.cpp:86" URAM="0" VARIABLE="add_ln86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_4_fu_2800_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="add_ln98_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_2822_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_61_fu_2832_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_62_fu_2842_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_63_fu_2852_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_64_fu_2862_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_65_fu_2872_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_66_fu_2882_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_67_fu_2892_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_68_fu_2902_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_69_fu_2912_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_70_fu_2922_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_71_fu_2932_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_72_fu_2942_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_73_fu_2952_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_74_fu_2962_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_75_fu_2972_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_76_fu_2982_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_77_fu_2992_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_78_fu_3002_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_79_fu_3012_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_80_fu_3022_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_81_fu_3032_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_82_fu_3042_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_83_fu_3052_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_84_fu_3062_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_85_fu_3072_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_86_fu_3082_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_87_fu_3092_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_88_fu_3102_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_89_fu_3112_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_90_fu_3122_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_91_fu_3132_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_92_fu_3142_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_93_fu_3152_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_94_fu_3162_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_95_fu_3172_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_96_fu_3182_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_97_fu_3192_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_98_fu_3202_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_99_fu_3212_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_100_fu_3222_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_101_fu_3232_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_102_fu_3242_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_103_fu_3252_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_104_fu_3262_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_105_fu_3272_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_106_fu_3282_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_107_fu_3292_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_108_fu_3302_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_109_fu_3312_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_110_fu_3322_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_111_fu_3332_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_112_fu_3342_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_113_fu_3352_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_114_fu_3362_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_115_fu_3372_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_116_fu_3382_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_117_fu_3392_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_118_fu_3402_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_119_fu_3412_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_120_fu_3422_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_121_fu_3432_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_122_fu_3442_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_123_fu_3452_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_124_fu_3462_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_125_fu_3472_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_126_fu_3482_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_127_fu_3492_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_128_fu_3502_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_129_fu_3512_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_130_fu_3522_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_131_fu_3532_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_132_fu_3542_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_133_fu_3552_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_134_fu_3562_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_135_fu_3572_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_136_fu_3582_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_137_fu_3592_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_138_fu_3602_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_139_fu_3612_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_140_fu_3622_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_141_fu_3632_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_142_fu_3642_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_143_fu_3652_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_144_fu_3662_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_145_fu_3672_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_146_fu_3682_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_147_fu_3692_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_148_fu_3702_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_149_fu_3712_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_150_fu_3722_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_151_fu_3732_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_152_fu_3742_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_153_fu_3752_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_154_fu_3762_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_155_fu_3772_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_156_fu_3782_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_157_fu_3792_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_158_fu_3802_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_159_fu_3812_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_160_fu_3822_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_161_fu_3832_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_162_fu_3842_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_163_fu_3852_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_164_fu_3862_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_165_fu_3872_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_166_fu_3882_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_167_fu_3892_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_168_fu_3902_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_169_fu_3912_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_170_fu_3922_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_171_fu_3932_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_172_fu_3942_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_173_fu_3952_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_174_fu_3962_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_175_fu_3972_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_176_fu_3982_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_177_fu_3992_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_178_fu_4002_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_179_fu_4012_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_180_fu_4022_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_181_fu_4032_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_182_fu_4042_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_183_fu_4052_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_184_fu_4062_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_185_fu_4072_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_186_fu_4082_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="empty_187_fu_4092_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="empty_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_2582_p2" SOURCE="src/conv3.cpp:90" URAM="0" VARIABLE="add_ln90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_1_fu_2592_p2" SOURCE="src/conv3.cpp:90" URAM="0" VARIABLE="add_ln90_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_1_fu_2612_p2" SOURCE="src/srcnn.cpp:56" URAM="0" VARIABLE="add_ln56_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_2622_p2" SOURCE="src/srcnn.cpp:56" URAM="0" VARIABLE="add_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_19ns_24_1_1_U719" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="mul_ln98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln98_fu_2688_p2" SOURCE="src/conv3.cpp:98" URAM="0" VARIABLE="sub_ln98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOADI_LOADH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_2730_p2" SOURCE="src/conv3.cpp:87" URAM="0" VARIABLE="add_ln87"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_WEIGHTI_WEIGHTK_L</Name>
            <Loops>
                <WEIGHTI_WEIGHTK_L/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>803</Best-caseLatency>
                    <Average-caseLatency>803</Average-caseLatency>
                    <Worst-caseLatency>803</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.030 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>803</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WEIGHTI_WEIGHTK_L>
                        <Name>WEIGHTI_WEIGHTK_L</Name>
                        <Slack>7.30</Slack>
                        <TripCount>800</TripCount>
                        <Latency>801</Latency>
                        <AbsoluteTimeLatency>8.010 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WEIGHTI_WEIGHTK_L>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>52</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>289</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHTI_WEIGHTK_L" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_1_fu_156_p2" SOURCE="src/conv3.cpp:118" URAM="0" VARIABLE="add_ln118_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHTI_WEIGHTK_L" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_189_p2" SOURCE="src/conv3.cpp:118" URAM="0" VARIABLE="add_ln118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHTI_WEIGHTK_L" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_fu_257_p2" SOURCE="src/conv3.cpp:119" URAM="0" VARIABLE="add_ln119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHTI_WEIGHTK_L" OPTYPE="add" PRAGMA="" RTLNAME="empty_211_fu_332_p2" SOURCE="src/conv3.cpp:119" URAM="0" VARIABLE="empty_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHTI_WEIGHTK_L" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_1_fu_338_p2" SOURCE="src/conv3.cpp:119" URAM="0" VARIABLE="add_ln119_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_IN_ROW_COL</Name>
            <Loops>
                <IN_ROW_COL/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.278</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258412</Best-caseLatency>
                    <Average-caseLatency>258412</Average-caseLatency>
                    <Worst-caseLatency>258412</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.584 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.584 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.584 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>258412</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <IN_ROW_COL>
                        <Name>IN_ROW_COL</Name>
                        <Slack>7.30</Slack>
                        <TripCount>13600</TripCount>
                        <Latency>258410</Latency>
                        <AbsoluteTimeLatency>2.584 ms</AbsoluteTimeLatency>
                        <PipelineII>19</PipelineII>
                        <PipelineDepth>30</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </IN_ROW_COL>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>15</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>3800</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>9271</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>13</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next606_fu_2001_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next606"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_2553_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_212_fu_2934_p2" SOURCE="" URAM="0" VARIABLE="empty_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_213_fu_2939_p2" SOURCE="src/conv3.cpp:40" URAM="0" VARIABLE="empty_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_25_fu_1296_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_1308_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_65_fu_1352_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_6ns_11_1_1_U746" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="mul_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_1_fu_1377_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_2_fu_1818_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_3_fu_1828_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_4_fu_2017_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_5_fu_2027_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_6_fu_2247_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_7_fu_2257_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_8_fu_2428_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_9_fu_2438_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_10_fu_2569_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_11_fu_2579_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_12_fu_2811_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_13_fu_2821_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_14_fu_2956_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_15_fu_2966_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_16_fu_3235_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_17_fu_3245_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_18_fu_3416_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_19_fu_3426_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_20_fu_3552_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_21_fu_3562_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_22_fu_3734_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_23_fu_3744_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_24_fu_3754_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="add_ln38_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next606_dup_fu_1406_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="indvars_iv_next606_dup"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_66_fu_1438_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_67_fu_1468_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next606_mid1_fu_2044_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="indvars_iv_next606_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_68_fu_2060_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_69_fu_2089_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_2596_p2" SOURCE="src/conv3.cpp:38" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_70_fu_2612_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_71_fu_2641_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_72_fu_3009_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_73_fu_3038_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="p_mid123_fu_3044_p2" SOURCE="src/conv3.cpp:40" URAM="0" VARIABLE="p_mid123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_74_fu_3061_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_75_fu_3090_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_1488_p2" SOURCE="src/conv3.cpp:42" URAM="0" VARIABLE="add_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_76_fu_1506_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_77_fu_2095_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_78_fu_2647_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_79_fu_3096_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_80_fu_3572_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U728" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_1546_p2" SOURCE="src/conv3.cpp:53" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_60_fu_1552_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_81_fu_1586_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_82_fu_1604_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_83_fu_2267_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_84_fu_2658_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_85_fu_3255_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_86_fu_3582_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U729" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_1857_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_1_fu_1622_p2" SOURCE="src/conv3.cpp:53" URAM="0" VARIABLE="add_ln53_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_61_fu_1628_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_62_fu_1863_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_87_fu_1884_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_88_fu_2277_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_89_fu_2831_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_90_fu_3265_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_91_fu_3759_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U747" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U728" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_1_fu_2120_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_63_fu_1684_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_64_fu_1690_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_92_fu_1910_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_93_fu_1926_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_94_fu_2448_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_95_fu_2841_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_96_fu_3436_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_97_fu_3769_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U748" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U729" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_2_fu_2150_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_2_fu_1714_p2" SOURCE="src/conv3.cpp:53" URAM="0" VARIABLE="add_ln53_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_98_fu_1942_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_99_fu_2159_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_100_fu_2458_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_101_fu_3107_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_102_fu_3446_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_103_fu_4186_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U749" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U728" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_3_fu_2301_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_fu_2324_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="sub_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_2336_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="add_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U729" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U728" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_4_fu_2482_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U729" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_5_fu_2513_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U728" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_6_fu_2683_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U729" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_7_fu_2713_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_1_fu_2857_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="sub_ln58_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_1_fu_2869_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="add_ln58_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U728" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U729" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_8_fu_2892_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U728" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_9_fu_3131_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U729" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_10_fu_3161_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U728" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_11_fu_3289_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_2_fu_3312_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="sub_ln58_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_2_fu_3324_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="add_ln58_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U729" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U728" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_12_fu_3470_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U729" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_13_fu_3501_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U728" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_14_fu_3606_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U729" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_15_fu_3636_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_3_fu_3785_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="sub_ln58_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_3_fu_3797_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="add_ln58_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U728" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U729" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_16_fu_3820_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U728" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_17_fu_3888_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U729" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_18_fu_3918_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U728" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_19_fu_4630_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_4_fu_4653_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="sub_ln58_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_4_fu_4665_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="add_ln58_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U730" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U730" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_20_fu_2188_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U731" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_21_fu_2212_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U730" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_22_fu_2353_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_3_fu_1738_p2" SOURCE="src/conv3.cpp:53" URAM="0" VARIABLE="add_ln53_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_104_fu_3938_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_105_fu_3949_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_106_fu_4190_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_107_fu_4200_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_108_fu_4204_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U751" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U728" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_23_fu_4021_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_5_fu_4044_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="sub_ln58_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_5_fu_4056_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="add_ln58_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U730" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U731" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_24_fu_2537_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U730" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_25_fu_2736_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U731" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_26_fu_2760_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U729" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_27_fu_4074_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_6_fu_4214_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="sub_ln58_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_6_fu_4226_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="add_ln58_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U730" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U730" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_28_fu_3185_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U731" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_29_fu_3209_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U730" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_30_fu_3341_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U728" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_31_fu_4355_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_7_fu_4378_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="sub_ln58_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_7_fu_4390_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="add_ln58_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U730" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U731" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_32_fu_3525_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U730" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_33_fu_3659_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U731" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_34_fu_3683_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U728" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_35_fu_4497_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_8_fu_4520_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="sub_ln58_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_8_fu_4532_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="add_ln58_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U730" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U730" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_36_fu_3968_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U731" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_37_fu_3992_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U729" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_38_fu_4677_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U730" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_39_fu_4707_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_9_fu_4803_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="sub_ln58_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_9_fu_4815_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="add_ln58_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U732" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U731" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_40_fu_2377_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U732" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_41_fu_2401_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U730" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_42_fu_4097_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_4_fu_1972_p2" SOURCE="src/conv3.cpp:53" URAM="0" VARIABLE="add_ln53_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_109_fu_4107_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_110_fu_4118_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_111_fu_4230_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_112_fu_4240_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_113_fu_4244_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U755" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U728" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_43_fu_4269_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_10_fu_4292_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="sub_ln58_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_10_fu_4304_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="add_ln58_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U732" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U732" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_44_fu_2784_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U731" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_45_fu_2915_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U731" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_46_fu_4146_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U729" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_47_fu_4321_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_11_fu_4406_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="sub_ln58_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_11_fu_4418_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="add_ln58_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U732" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U731" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_48_fu_3365_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U732" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_49_fu_3389_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U729" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_50_fu_4429_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U730" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_51_fu_4458_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_12_fu_4543_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="sub_ln58_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_12_fu_4555_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="add_ln58_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U732" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U732" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_52_fu_3707_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U731" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_53_fu_3843_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U729" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_54_fu_4566_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U730" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_55_fu_4595_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_13_fu_4734_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="sub_ln58_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_13_fu_4746_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="add_ln58_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U732" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U732" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_56_fu_4170_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U731" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_57_fu_4757_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U732" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_58_fu_4781_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_18s_49_1_1_U728" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="mul_ln55_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_59_fu_4831_p2" SOURCE="src/conv3.cpp:55" URAM="0" VARIABLE="add_ln55_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_14_fu_4854_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="sub_ln58_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_14_fu_4866_p2" SOURCE="src/conv3.cpp:58" URAM="0" VARIABLE="add_ln58_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="IN_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_1768_p2" SOURCE="src/conv3.cpp:40" URAM="0" VARIABLE="add_ln40"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_RELU</Name>
            <Loops>
                <RELU/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.167</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>512</Best-caseLatency>
                    <Average-caseLatency>512</Average-caseLatency>
                    <Worst-caseLatency>512</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>512</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <RELU>
                        <Name>RELU</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>510</Latency>
                        <AbsoluteTimeLatency>5.100 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </RELU>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>87</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>191</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_124_p2" SOURCE="src/conv3.cpp:138" URAM="0" VARIABLE="add_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_fu_169_p2" SOURCE="src/conv3.cpp:141" URAM="0" VARIABLE="add_ln141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_fu_174_p2" SOURCE="src/conv3.cpp:143" URAM="0" VARIABLE="add_ln143"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_4</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_132_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_RELU1</Name>
            <Loops>
                <RELU/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.167</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>512</Best-caseLatency>
                    <Average-caseLatency>512</Average-caseLatency>
                    <Worst-caseLatency>512</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>512</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <RELU>
                        <Name>RELU</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>510</Latency>
                        <AbsoluteTimeLatency>5.100 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </RELU>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>87</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>191</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_124_p2" SOURCE="src/conv3.cpp:138" URAM="0" VARIABLE="add_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_fu_169_p2" SOURCE="src/conv3.cpp:141" URAM="0" VARIABLE="add_ln141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RELU" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_fu_174_p2" SOURCE="src/conv3.cpp:143" URAM="0" VARIABLE="add_ln143"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_6</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_132_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_CLEARW</Name>
            <Loops>
                <CLEARW/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.002</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>257</Best-caseLatency>
                    <Average-caseLatency>257</Average-caseLatency>
                    <Worst-caseLatency>257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <CLEARW>
                        <Name>CLEARW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>255</Latency>
                        <AbsoluteTimeLatency>2.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </CLEARW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>57</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEARW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_94_p2" SOURCE="src/conv3.cpp:73" URAM="0" VARIABLE="add_ln73"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_CLEARW2</Name>
            <Loops>
                <CLEARW/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.002</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>257</Best-caseLatency>
                    <Average-caseLatency>257</Average-caseLatency>
                    <Worst-caseLatency>257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <CLEARW>
                        <Name>CLEARW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>255</Latency>
                        <AbsoluteTimeLatency>2.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </CLEARW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>57</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEARW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_94_p2" SOURCE="src/conv3.cpp:73" URAM="0" VARIABLE="add_ln73"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3_Pipeline_CLEARW3</Name>
            <Loops>
                <CLEARW/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.002</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>257</Best-caseLatency>
                    <Average-caseLatency>257</Average-caseLatency>
                    <Worst-caseLatency>257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <CLEARW>
                        <Name>CLEARW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>255</Latency>
                        <AbsoluteTimeLatency>2.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </CLEARW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>57</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEARW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_94_p2" SOURCE="src/conv3.cpp:73" URAM="0" VARIABLE="add_ln73"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3</Name>
            <Loops>
                <TILE_ROW>
                    <EXPORTH/>
                    <CLEARH/>
                </TILE_ROW>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>17257942</Best-caseLatency>
                    <Average-caseLatency>17258350</Average-caseLatency>
                    <Worst-caseLatency>17258605</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.173 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.173 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.173 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17257942 ~ 17258605</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TILE_ROW>
                        <Name>TILE_ROW</Name>
                        <Slack>7.30</Slack>
                        <TripCount>51</TripCount>
                        <Latency>17257941 ~ 17258604</Latency>
                        <AbsoluteTimeLatency>0.173 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>338391</min>
                                <max>338404</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>338391 ~ 338404</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_load_input_buffer_c3_fu_209</Instance>
                            <Instance>grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_221</Instance>
                            <Instance>grp_conv3_Pipeline_IN_ROW_COL_fu_230</Instance>
                        </InstanceList>
                        <EXPORTH>
                            <Name>EXPORTH</Name>
                            <Slack>7.30</Slack>
                            <TripCount>3</TripCount>
                            <Latency>4671 ~ 4679</Latency>
                            <AbsoluteTimeLatency>46.710 us ~ 46.790 us</AbsoluteTimeLatency>
                            <IterationLatency>1557</IterationLatency>
                            <PipelineDepth>1557</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_conv3_Pipeline_RELU_fu_244</Instance>
                                <Instance>grp_conv3_Pipeline_4_fu_256</Instance>
                                <Instance>grp_conv3_Pipeline_RELU1_fu_269</Instance>
                                <Instance>grp_conv3_Pipeline_6_fu_280</Instance>
                            </InstanceList>
                        </EXPORTH>
                        <CLEARH>
                            <Name>CLEARH</Name>
                            <Slack>7.30</Slack>
                            <TripCount>2</TripCount>
                            <Latency>1554 ~ 1557</Latency>
                            <AbsoluteTimeLatency>15.540 us ~ 15.570 us</AbsoluteTimeLatency>
                            <IterationLatency>777</IterationLatency>
                            <PipelineDepth>777</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_conv3_Pipeline_CLEARW_fu_292</Instance>
                                <Instance>grp_conv3_Pipeline_CLEARW2_fu_302</Instance>
                                <Instance>grp_conv3_Pipeline_CLEARW3_fu_311</Instance>
                            </InstanceList>
                        </CLEARH>
                    </TILE_ROW>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>149</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>34</UTIL_BRAM>
                    <DSP>16</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>6915</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>17910</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>25</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_375_p2" SOURCE="src/conv3.cpp:138" URAM="0" VARIABLE="add_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORTH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_fu_404_p2" SOURCE="src/conv3.cpp:138" URAM="0" VARIABLE="sub_ln138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_1_fu_414_p2" SOURCE="src/conv3.cpp:138" URAM="0" VARIABLE="add_ln138_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_2_fu_439_p2" SOURCE="src/conv3.cpp:138" URAM="0" VARIABLE="add_ln138_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORTH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_1_fu_468_p2" SOURCE="src/conv3.cpp:138" URAM="0" VARIABLE="sub_ln138_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_3_fu_478_p2" SOURCE="src/conv3.cpp:138" URAM="0" VARIABLE="add_ln138_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="EXPORTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_fu_507_p2" SOURCE="src/conv3.cpp:135" URAM="0" VARIABLE="add_ln135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEARH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_529_p2" SOURCE="src/conv3.cpp:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEARH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_1_fu_536_p2" SOURCE="src/conv3.cpp:71" URAM="0" VARIABLE="add_ln71_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CLEARH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_2_fu_548_p2" SOURCE="src/conv3.cpp:71" URAM="0" VARIABLE="add_ln71_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_554_p2" SOURCE="src/conv3.cpp:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="storage" BRAM="72" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_U" SOURCE="" URAM="0" VARIABLE="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3"/>
                <BindNode BINDTYPE="storage" BRAM="72" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_U" SOURCE="" URAM="0" VARIABLE="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="weight_buffer_0_U" SOURCE="" URAM="0" VARIABLE="weight_buffer_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_U" SOURCE="" URAM="0" VARIABLE="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_U" SOURCE="" URAM="0" VARIABLE="conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>srcnn</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>202730329</Best-caseLatency>
                    <Average-caseLatency>202758481</Average-caseLatency>
                    <Worst-caseLatency>202778320</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.027 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.028 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.028 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>202730330 ~ 202778321</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>353</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>81</UTIL_BRAM>
                    <DSP>294</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>81</UTIL_DSP>
                    <FF>40127</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>28</UTIL_FF>
                    <LUT>102164</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>144</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input_ftmap" index="0" direction="in" srcType="ap_fixed&lt;24, 3, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_i1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="input_ftmap_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="input_ftmap_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_weights" index="1" direction="in" srcType="ap_fixed&lt;12, 1, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_w1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv1_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv1_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_biases" index="2" direction="in" srcType="ap_fixed&lt;10, 1, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="conv1_biases_address0" name="conv1_biases_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv1_biases_ce0" name="conv1_biases_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv1_biases_q0" name="conv1_biases_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_output_ftmap" index="3" direction="inout" srcType="ap_fixed&lt;32, 3, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_i2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="conv1_output_ftmap_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv1_output_ftmap_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_weights" index="4" direction="in" srcType="ap_fixed&lt;18, 1, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_w2" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv2_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv2_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_biases" index="5" direction="in" srcType="ap_fixed&lt;10, 1, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="conv2_biases_address0" name="conv2_biases_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv2_biases_ce0" name="conv2_biases_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv2_biases_q0" name="conv2_biases_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_output_ftmap" index="6" direction="inout" srcType="ap_fixed&lt;32, 3, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_i3" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="conv2_output_ftmap_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv2_output_ftmap_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv3_weights" index="7" direction="in" srcType="ap_fixed&lt;18, 1, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_w3" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv3_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv3_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv3_biases" index="8" direction="in" srcType="ap_fixed&lt;15, 1, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="conv3_biases" name="conv3_biases" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_ftmap" index="9" direction="out" srcType="ap_fixed&lt;24, 3, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_o" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="output_ftmap_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="output_ftmap_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="input_ftmap_1" access="W" description="Data signal of input_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_ftmap" access="W" description="Bit 31 to 0 of input_ftmap"/>
                    </fields>
                </register>
                <register offset="0x14" name="input_ftmap_2" access="W" description="Data signal of input_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_ftmap" access="W" description="Bit 63 to 32 of input_ftmap"/>
                    </fields>
                </register>
                <register offset="0x1c" name="conv1_weights_1" access="W" description="Data signal of conv1_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_weights" access="W" description="Bit 31 to 0 of conv1_weights"/>
                    </fields>
                </register>
                <register offset="0x20" name="conv1_weights_2" access="W" description="Data signal of conv1_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_weights" access="W" description="Bit 63 to 32 of conv1_weights"/>
                    </fields>
                </register>
                <register offset="0x28" name="conv1_output_ftmap_1" access="W" description="Data signal of conv1_output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_output_ftmap" access="W" description="Bit 31 to 0 of conv1_output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x2c" name="conv1_output_ftmap_2" access="W" description="Data signal of conv1_output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_output_ftmap" access="W" description="Bit 63 to 32 of conv1_output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x34" name="conv2_weights_1" access="W" description="Data signal of conv2_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_weights" access="W" description="Bit 31 to 0 of conv2_weights"/>
                    </fields>
                </register>
                <register offset="0x38" name="conv2_weights_2" access="W" description="Data signal of conv2_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_weights" access="W" description="Bit 63 to 32 of conv2_weights"/>
                    </fields>
                </register>
                <register offset="0x40" name="conv2_output_ftmap_1" access="W" description="Data signal of conv2_output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_output_ftmap" access="W" description="Bit 31 to 0 of conv2_output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x44" name="conv2_output_ftmap_2" access="W" description="Data signal of conv2_output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_output_ftmap" access="W" description="Bit 63 to 32 of conv2_output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x4c" name="conv3_weights_1" access="W" description="Data signal of conv3_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv3_weights" access="W" description="Bit 31 to 0 of conv3_weights"/>
                    </fields>
                </register>
                <register offset="0x50" name="conv3_weights_2" access="W" description="Data signal of conv3_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv3_weights" access="W" description="Bit 63 to 32 of conv3_weights"/>
                    </fields>
                </register>
                <register offset="0x58" name="output_ftmap_1" access="W" description="Data signal of output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_ftmap" access="W" description="Bit 31 to 0 of output_ftmap"/>
                    </fields>
                </register>
                <register offset="0x5c" name="output_ftmap_2" access="W" description="Data signal of output_ftmap" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_ftmap" access="W" description="Bit 63 to 32 of output_ftmap"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="input_ftmap"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="conv1_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="conv1_output_ftmap"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="conv2_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="conv2_output_ftmap"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="conv3_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="output_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_i1:m_axi_w1:m_axi_i2:m_axi_w2:m_axi_i3:m_axi_w3:m_axi_o</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_i1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_i1_" paramPrefix="C_M_AXI_I1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_i1_ARADDR</port>
                <port>m_axi_i1_ARBURST</port>
                <port>m_axi_i1_ARCACHE</port>
                <port>m_axi_i1_ARID</port>
                <port>m_axi_i1_ARLEN</port>
                <port>m_axi_i1_ARLOCK</port>
                <port>m_axi_i1_ARPROT</port>
                <port>m_axi_i1_ARQOS</port>
                <port>m_axi_i1_ARREADY</port>
                <port>m_axi_i1_ARREGION</port>
                <port>m_axi_i1_ARSIZE</port>
                <port>m_axi_i1_ARUSER</port>
                <port>m_axi_i1_ARVALID</port>
                <port>m_axi_i1_AWADDR</port>
                <port>m_axi_i1_AWBURST</port>
                <port>m_axi_i1_AWCACHE</port>
                <port>m_axi_i1_AWID</port>
                <port>m_axi_i1_AWLEN</port>
                <port>m_axi_i1_AWLOCK</port>
                <port>m_axi_i1_AWPROT</port>
                <port>m_axi_i1_AWQOS</port>
                <port>m_axi_i1_AWREADY</port>
                <port>m_axi_i1_AWREGION</port>
                <port>m_axi_i1_AWSIZE</port>
                <port>m_axi_i1_AWUSER</port>
                <port>m_axi_i1_AWVALID</port>
                <port>m_axi_i1_BID</port>
                <port>m_axi_i1_BREADY</port>
                <port>m_axi_i1_BRESP</port>
                <port>m_axi_i1_BUSER</port>
                <port>m_axi_i1_BVALID</port>
                <port>m_axi_i1_RDATA</port>
                <port>m_axi_i1_RID</port>
                <port>m_axi_i1_RLAST</port>
                <port>m_axi_i1_RREADY</port>
                <port>m_axi_i1_RRESP</port>
                <port>m_axi_i1_RUSER</port>
                <port>m_axi_i1_RVALID</port>
                <port>m_axi_i1_WDATA</port>
                <port>m_axi_i1_WID</port>
                <port>m_axi_i1_WLAST</port>
                <port>m_axi_i1_WREADY</port>
                <port>m_axi_i1_WSTRB</port>
                <port>m_axi_i1_WUSER</port>
                <port>m_axi_i1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="256" max_widen_bitwidth="512" argName="input_ftmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="input_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_w1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_w1_" paramPrefix="C_M_AXI_W1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_w1_ARADDR</port>
                <port>m_axi_w1_ARBURST</port>
                <port>m_axi_w1_ARCACHE</port>
                <port>m_axi_w1_ARID</port>
                <port>m_axi_w1_ARLEN</port>
                <port>m_axi_w1_ARLOCK</port>
                <port>m_axi_w1_ARPROT</port>
                <port>m_axi_w1_ARQOS</port>
                <port>m_axi_w1_ARREADY</port>
                <port>m_axi_w1_ARREGION</port>
                <port>m_axi_w1_ARSIZE</port>
                <port>m_axi_w1_ARUSER</port>
                <port>m_axi_w1_ARVALID</port>
                <port>m_axi_w1_AWADDR</port>
                <port>m_axi_w1_AWBURST</port>
                <port>m_axi_w1_AWCACHE</port>
                <port>m_axi_w1_AWID</port>
                <port>m_axi_w1_AWLEN</port>
                <port>m_axi_w1_AWLOCK</port>
                <port>m_axi_w1_AWPROT</port>
                <port>m_axi_w1_AWQOS</port>
                <port>m_axi_w1_AWREADY</port>
                <port>m_axi_w1_AWREGION</port>
                <port>m_axi_w1_AWSIZE</port>
                <port>m_axi_w1_AWUSER</port>
                <port>m_axi_w1_AWVALID</port>
                <port>m_axi_w1_BID</port>
                <port>m_axi_w1_BREADY</port>
                <port>m_axi_w1_BRESP</port>
                <port>m_axi_w1_BUSER</port>
                <port>m_axi_w1_BVALID</port>
                <port>m_axi_w1_RDATA</port>
                <port>m_axi_w1_RID</port>
                <port>m_axi_w1_RLAST</port>
                <port>m_axi_w1_RREADY</port>
                <port>m_axi_w1_RRESP</port>
                <port>m_axi_w1_RUSER</port>
                <port>m_axi_w1_RVALID</port>
                <port>m_axi_w1_WDATA</port>
                <port>m_axi_w1_WID</port>
                <port>m_axi_w1_WLAST</port>
                <port>m_axi_w1_WREADY</port>
                <port>m_axi_w1_WSTRB</port>
                <port>m_axi_w1_WUSER</port>
                <port>m_axi_w1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="256" max_widen_bitwidth="512" argName="conv1_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="conv1_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_i2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_i2_" paramPrefix="C_M_AXI_I2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_i2_ARADDR</port>
                <port>m_axi_i2_ARBURST</port>
                <port>m_axi_i2_ARCACHE</port>
                <port>m_axi_i2_ARID</port>
                <port>m_axi_i2_ARLEN</port>
                <port>m_axi_i2_ARLOCK</port>
                <port>m_axi_i2_ARPROT</port>
                <port>m_axi_i2_ARQOS</port>
                <port>m_axi_i2_ARREADY</port>
                <port>m_axi_i2_ARREGION</port>
                <port>m_axi_i2_ARSIZE</port>
                <port>m_axi_i2_ARUSER</port>
                <port>m_axi_i2_ARVALID</port>
                <port>m_axi_i2_AWADDR</port>
                <port>m_axi_i2_AWBURST</port>
                <port>m_axi_i2_AWCACHE</port>
                <port>m_axi_i2_AWID</port>
                <port>m_axi_i2_AWLEN</port>
                <port>m_axi_i2_AWLOCK</port>
                <port>m_axi_i2_AWPROT</port>
                <port>m_axi_i2_AWQOS</port>
                <port>m_axi_i2_AWREADY</port>
                <port>m_axi_i2_AWREGION</port>
                <port>m_axi_i2_AWSIZE</port>
                <port>m_axi_i2_AWUSER</port>
                <port>m_axi_i2_AWVALID</port>
                <port>m_axi_i2_BID</port>
                <port>m_axi_i2_BREADY</port>
                <port>m_axi_i2_BRESP</port>
                <port>m_axi_i2_BUSER</port>
                <port>m_axi_i2_BVALID</port>
                <port>m_axi_i2_RDATA</port>
                <port>m_axi_i2_RID</port>
                <port>m_axi_i2_RLAST</port>
                <port>m_axi_i2_RREADY</port>
                <port>m_axi_i2_RRESP</port>
                <port>m_axi_i2_RUSER</port>
                <port>m_axi_i2_RVALID</port>
                <port>m_axi_i2_WDATA</port>
                <port>m_axi_i2_WID</port>
                <port>m_axi_i2_WLAST</port>
                <port>m_axi_i2_WREADY</port>
                <port>m_axi_i2_WSTRB</port>
                <port>m_axi_i2_WUSER</port>
                <port>m_axi_i2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="256" max_widen_bitwidth="512" argName="conv1_output_ftmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv1_output_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_w2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_w2_" paramPrefix="C_M_AXI_W2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_w2_ARADDR</port>
                <port>m_axi_w2_ARBURST</port>
                <port>m_axi_w2_ARCACHE</port>
                <port>m_axi_w2_ARID</port>
                <port>m_axi_w2_ARLEN</port>
                <port>m_axi_w2_ARLOCK</port>
                <port>m_axi_w2_ARPROT</port>
                <port>m_axi_w2_ARQOS</port>
                <port>m_axi_w2_ARREADY</port>
                <port>m_axi_w2_ARREGION</port>
                <port>m_axi_w2_ARSIZE</port>
                <port>m_axi_w2_ARUSER</port>
                <port>m_axi_w2_ARVALID</port>
                <port>m_axi_w2_AWADDR</port>
                <port>m_axi_w2_AWBURST</port>
                <port>m_axi_w2_AWCACHE</port>
                <port>m_axi_w2_AWID</port>
                <port>m_axi_w2_AWLEN</port>
                <port>m_axi_w2_AWLOCK</port>
                <port>m_axi_w2_AWPROT</port>
                <port>m_axi_w2_AWQOS</port>
                <port>m_axi_w2_AWREADY</port>
                <port>m_axi_w2_AWREGION</port>
                <port>m_axi_w2_AWSIZE</port>
                <port>m_axi_w2_AWUSER</port>
                <port>m_axi_w2_AWVALID</port>
                <port>m_axi_w2_BID</port>
                <port>m_axi_w2_BREADY</port>
                <port>m_axi_w2_BRESP</port>
                <port>m_axi_w2_BUSER</port>
                <port>m_axi_w2_BVALID</port>
                <port>m_axi_w2_RDATA</port>
                <port>m_axi_w2_RID</port>
                <port>m_axi_w2_RLAST</port>
                <port>m_axi_w2_RREADY</port>
                <port>m_axi_w2_RRESP</port>
                <port>m_axi_w2_RUSER</port>
                <port>m_axi_w2_RVALID</port>
                <port>m_axi_w2_WDATA</port>
                <port>m_axi_w2_WID</port>
                <port>m_axi_w2_WLAST</port>
                <port>m_axi_w2_WREADY</port>
                <port>m_axi_w2_WSTRB</port>
                <port>m_axi_w2_WUSER</port>
                <port>m_axi_w2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="256" max_widen_bitwidth="512" argName="conv2_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv2_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_i3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_i3_" paramPrefix="C_M_AXI_I3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_i3_ARADDR</port>
                <port>m_axi_i3_ARBURST</port>
                <port>m_axi_i3_ARCACHE</port>
                <port>m_axi_i3_ARID</port>
                <port>m_axi_i3_ARLEN</port>
                <port>m_axi_i3_ARLOCK</port>
                <port>m_axi_i3_ARPROT</port>
                <port>m_axi_i3_ARQOS</port>
                <port>m_axi_i3_ARREADY</port>
                <port>m_axi_i3_ARREGION</port>
                <port>m_axi_i3_ARSIZE</port>
                <port>m_axi_i3_ARUSER</port>
                <port>m_axi_i3_ARVALID</port>
                <port>m_axi_i3_AWADDR</port>
                <port>m_axi_i3_AWBURST</port>
                <port>m_axi_i3_AWCACHE</port>
                <port>m_axi_i3_AWID</port>
                <port>m_axi_i3_AWLEN</port>
                <port>m_axi_i3_AWLOCK</port>
                <port>m_axi_i3_AWPROT</port>
                <port>m_axi_i3_AWQOS</port>
                <port>m_axi_i3_AWREADY</port>
                <port>m_axi_i3_AWREGION</port>
                <port>m_axi_i3_AWSIZE</port>
                <port>m_axi_i3_AWUSER</port>
                <port>m_axi_i3_AWVALID</port>
                <port>m_axi_i3_BID</port>
                <port>m_axi_i3_BREADY</port>
                <port>m_axi_i3_BRESP</port>
                <port>m_axi_i3_BUSER</port>
                <port>m_axi_i3_BVALID</port>
                <port>m_axi_i3_RDATA</port>
                <port>m_axi_i3_RID</port>
                <port>m_axi_i3_RLAST</port>
                <port>m_axi_i3_RREADY</port>
                <port>m_axi_i3_RRESP</port>
                <port>m_axi_i3_RUSER</port>
                <port>m_axi_i3_RVALID</port>
                <port>m_axi_i3_WDATA</port>
                <port>m_axi_i3_WID</port>
                <port>m_axi_i3_WLAST</port>
                <port>m_axi_i3_WREADY</port>
                <port>m_axi_i3_WSTRB</port>
                <port>m_axi_i3_WUSER</port>
                <port>m_axi_i3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="256" max_widen_bitwidth="512" argName="conv2_output_ftmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv2_output_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_w3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_w3_" paramPrefix="C_M_AXI_W3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_w3_ARADDR</port>
                <port>m_axi_w3_ARBURST</port>
                <port>m_axi_w3_ARCACHE</port>
                <port>m_axi_w3_ARID</port>
                <port>m_axi_w3_ARLEN</port>
                <port>m_axi_w3_ARLOCK</port>
                <port>m_axi_w3_ARPROT</port>
                <port>m_axi_w3_ARQOS</port>
                <port>m_axi_w3_ARREADY</port>
                <port>m_axi_w3_ARREGION</port>
                <port>m_axi_w3_ARSIZE</port>
                <port>m_axi_w3_ARUSER</port>
                <port>m_axi_w3_ARVALID</port>
                <port>m_axi_w3_AWADDR</port>
                <port>m_axi_w3_AWBURST</port>
                <port>m_axi_w3_AWCACHE</port>
                <port>m_axi_w3_AWID</port>
                <port>m_axi_w3_AWLEN</port>
                <port>m_axi_w3_AWLOCK</port>
                <port>m_axi_w3_AWPROT</port>
                <port>m_axi_w3_AWQOS</port>
                <port>m_axi_w3_AWREADY</port>
                <port>m_axi_w3_AWREGION</port>
                <port>m_axi_w3_AWSIZE</port>
                <port>m_axi_w3_AWUSER</port>
                <port>m_axi_w3_AWVALID</port>
                <port>m_axi_w3_BID</port>
                <port>m_axi_w3_BREADY</port>
                <port>m_axi_w3_BRESP</port>
                <port>m_axi_w3_BUSER</port>
                <port>m_axi_w3_BVALID</port>
                <port>m_axi_w3_RDATA</port>
                <port>m_axi_w3_RID</port>
                <port>m_axi_w3_RLAST</port>
                <port>m_axi_w3_RREADY</port>
                <port>m_axi_w3_RRESP</port>
                <port>m_axi_w3_RUSER</port>
                <port>m_axi_w3_RVALID</port>
                <port>m_axi_w3_WDATA</port>
                <port>m_axi_w3_WID</port>
                <port>m_axi_w3_WLAST</port>
                <port>m_axi_w3_WREADY</port>
                <port>m_axi_w3_WSTRB</port>
                <port>m_axi_w3_WUSER</port>
                <port>m_axi_w3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="256" max_widen_bitwidth="512" argName="conv3_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="conv3_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_o" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_o_" paramPrefix="C_M_AXI_O_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">256</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_o_ARADDR</port>
                <port>m_axi_o_ARBURST</port>
                <port>m_axi_o_ARCACHE</port>
                <port>m_axi_o_ARID</port>
                <port>m_axi_o_ARLEN</port>
                <port>m_axi_o_ARLOCK</port>
                <port>m_axi_o_ARPROT</port>
                <port>m_axi_o_ARQOS</port>
                <port>m_axi_o_ARREADY</port>
                <port>m_axi_o_ARREGION</port>
                <port>m_axi_o_ARSIZE</port>
                <port>m_axi_o_ARUSER</port>
                <port>m_axi_o_ARVALID</port>
                <port>m_axi_o_AWADDR</port>
                <port>m_axi_o_AWBURST</port>
                <port>m_axi_o_AWCACHE</port>
                <port>m_axi_o_AWID</port>
                <port>m_axi_o_AWLEN</port>
                <port>m_axi_o_AWLOCK</port>
                <port>m_axi_o_AWPROT</port>
                <port>m_axi_o_AWQOS</port>
                <port>m_axi_o_AWREADY</port>
                <port>m_axi_o_AWREGION</port>
                <port>m_axi_o_AWSIZE</port>
                <port>m_axi_o_AWUSER</port>
                <port>m_axi_o_AWVALID</port>
                <port>m_axi_o_BID</port>
                <port>m_axi_o_BREADY</port>
                <port>m_axi_o_BRESP</port>
                <port>m_axi_o_BUSER</port>
                <port>m_axi_o_BVALID</port>
                <port>m_axi_o_RDATA</port>
                <port>m_axi_o_RID</port>
                <port>m_axi_o_RLAST</port>
                <port>m_axi_o_RREADY</port>
                <port>m_axi_o_RRESP</port>
                <port>m_axi_o_RUSER</port>
                <port>m_axi_o_RVALID</port>
                <port>m_axi_o_WDATA</port>
                <port>m_axi_o_WID</port>
                <port>m_axi_o_WLAST</port>
                <port>m_axi_o_WREADY</port>
                <port>m_axi_o_WSTRB</port>
                <port>m_axi_o_WUSER</port>
                <port>m_axi_o_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="256" max_write_burst_length="256" max_widen_bitwidth="512" argName="output_ftmap"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="output_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv1_biases_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="conv1_biases_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv1_biases_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv1_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv1_biases_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="10">
            <portMaps>
                <portMap portMapName="conv1_biases_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv1_biases_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv1_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv2_biases_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="conv2_biases_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv2_biases_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv2_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv2_biases_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="10">
            <portMaps>
                <portMap portMapName="conv2_biases_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv2_biases_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv2_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv3_biases" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="conv3_biases">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv3_biases</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="conv3_biases"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_i1">32 -&gt; 32, 64, 0, slave, 0, 512, 256, 256, 16, 16, BRAM=16</column>
                    <column name="m_axi_i2">32 -&gt; 32, 64, 0, slave, 0, 512, 256, 256, 16, 16, BRAM=16</column>
                    <column name="m_axi_i3">32 -&gt; 32, 64, 0, slave, 0, 512, 256, 256, 16, 16, BRAM=16</column>
                    <column name="m_axi_o">32 -&gt; 32, 64, 0, slave, 0, 512, 256, 256, 16, 16, BRAM=16</column>
                    <column name="m_axi_w1">16 -&gt; 16, 64, 0, slave, 0, 512, 256, 256, 16, 16, BRAM=8</column>
                    <column name="m_axi_w2">32 -&gt; 32, 64, 0, slave, 0, 512, 256, 256, 16, 16, BRAM=16</column>
                    <column name="m_axi_w3">32 -&gt; 32, 64, 0, slave, 0, 512, 256, 256, 16, 16, BRAM=16</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">input_ftmap_1, 0x10, 32, W, Data signal of input_ftmap, </column>
                    <column name="s_axi_control">input_ftmap_2, 0x14, 32, W, Data signal of input_ftmap, </column>
                    <column name="s_axi_control">conv1_weights_1, 0x1c, 32, W, Data signal of conv1_weights, </column>
                    <column name="s_axi_control">conv1_weights_2, 0x20, 32, W, Data signal of conv1_weights, </column>
                    <column name="s_axi_control">conv1_output_ftmap_1, 0x28, 32, W, Data signal of conv1_output_ftmap, </column>
                    <column name="s_axi_control">conv1_output_ftmap_2, 0x2c, 32, W, Data signal of conv1_output_ftmap, </column>
                    <column name="s_axi_control">conv2_weights_1, 0x34, 32, W, Data signal of conv2_weights, </column>
                    <column name="s_axi_control">conv2_weights_2, 0x38, 32, W, Data signal of conv2_weights, </column>
                    <column name="s_axi_control">conv2_output_ftmap_1, 0x40, 32, W, Data signal of conv2_output_ftmap, </column>
                    <column name="s_axi_control">conv2_output_ftmap_2, 0x44, 32, W, Data signal of conv2_output_ftmap, </column>
                    <column name="s_axi_control">conv3_weights_1, 0x4c, 32, W, Data signal of conv3_weights, </column>
                    <column name="s_axi_control">conv3_weights_2, 0x50, 32, W, Data signal of conv3_weights, </column>
                    <column name="s_axi_control">output_ftmap_1, 0x58, 32, W, Data signal of output_ftmap, </column>
                    <column name="s_axi_control">output_ftmap_2, 0x5c, 32, W, Data signal of output_ftmap, </column>
                </table>
            </item>
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="conv1_biases_address0">out, 6</column>
                    <column name="conv1_biases_q0">in, 10</column>
                    <column name="conv2_biases_address0">out, 5</column>
                    <column name="conv2_biases_q0">in, 10</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="conv3_biases">ap_none, in, 16</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_ftmap">in, ap_fixed&lt;24 3 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="conv1_weights">in, ap_fixed&lt;12 1 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="conv1_biases">in, ap_fixed&lt;10 1 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="conv1_output_ftmap">inout, ap_fixed&lt;32 3 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="conv2_weights">in, ap_fixed&lt;18 1 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="conv2_biases">in, ap_fixed&lt;10 1 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="conv2_output_ftmap">inout, ap_fixed&lt;32 3 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="conv3_weights">in, ap_fixed&lt;18 1 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="conv3_biases">in, ap_fixed&lt;15 1 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="output_ftmap">out, ap_fixed&lt;24 3 AP_TRN AP_WRAP 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="input_ftmap">m_axi_i1, interface, , </column>
                    <column name="input_ftmap">s_axi_control, register, offset, name=input_ftmap_1 offset=0x10 range=32</column>
                    <column name="input_ftmap">s_axi_control, register, offset, name=input_ftmap_2 offset=0x14 range=32</column>
                    <column name="conv1_weights">m_axi_w1, interface, , </column>
                    <column name="conv1_weights">s_axi_control, register, offset, name=conv1_weights_1 offset=0x1c range=32</column>
                    <column name="conv1_weights">s_axi_control, register, offset, name=conv1_weights_2 offset=0x20 range=32</column>
                    <column name="conv1_biases">conv1_biases_address0, port, offset, </column>
                    <column name="conv1_biases">conv1_biases_ce0, port, , </column>
                    <column name="conv1_biases">conv1_biases_q0, port, , </column>
                    <column name="conv1_output_ftmap">m_axi_i2, interface, , </column>
                    <column name="conv1_output_ftmap">s_axi_control, register, offset, name=conv1_output_ftmap_1 offset=0x28 range=32</column>
                    <column name="conv1_output_ftmap">s_axi_control, register, offset, name=conv1_output_ftmap_2 offset=0x2c range=32</column>
                    <column name="conv2_weights">m_axi_w2, interface, , </column>
                    <column name="conv2_weights">s_axi_control, register, offset, name=conv2_weights_1 offset=0x34 range=32</column>
                    <column name="conv2_weights">s_axi_control, register, offset, name=conv2_weights_2 offset=0x38 range=32</column>
                    <column name="conv2_biases">conv2_biases_address0, port, offset, </column>
                    <column name="conv2_biases">conv2_biases_ce0, port, , </column>
                    <column name="conv2_biases">conv2_biases_q0, port, , </column>
                    <column name="conv2_output_ftmap">m_axi_i3, interface, , </column>
                    <column name="conv2_output_ftmap">s_axi_control, register, offset, name=conv2_output_ftmap_1 offset=0x40 range=32</column>
                    <column name="conv2_output_ftmap">s_axi_control, register, offset, name=conv2_output_ftmap_2 offset=0x44 range=32</column>
                    <column name="conv3_weights">m_axi_w3, interface, , </column>
                    <column name="conv3_weights">s_axi_control, register, offset, name=conv3_weights_1 offset=0x4c range=32</column>
                    <column name="conv3_weights">s_axi_control, register, offset, name=conv3_weights_2 offset=0x50 range=32</column>
                    <column name="conv3_biases">conv3_biases, port, , </column>
                    <column name="output_ftmap">m_axi_o, interface, , </column>
                    <column name="output_ftmap">s_axi_control, register, offset, name=output_ftmap_1 offset=0x58 range=32</column>
                    <column name="output_ftmap">s_axi_control, register, offset, name=output_ftmap_2 offset=0x5c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_i1">read, 255, 32, anonymous, src/conv1.cpp:103:3</column>
                    <column name="m_axi_i2">write, 255, 32, anonymous, src/conv1.cpp:146:3</column>
                    <column name="m_axi_i2">read, 765, 32, BH, src/conv2.cpp:75:6</column>
                    <column name="m_axi_i3">write, 255, 32, anonymous, src/conv2.cpp:118:3</column>
                    <column name="m_axi_i3">read, 255, 32, , </column>
                    <column name="m_axi_o">write, 255, 32, anonymous, src/conv3.cpp:148:3</column>
                    <column name="m_axi_w1">read, 9, 16, anonymous, src/conv1.cpp:119:2</column>
                    <column name="m_axi_w2">read, 2048, 32, TILE_OUT, src/conv2.cpp:33:13</column>
                    <column name="m_axi_w3">read, 800, 32, WEIGHTI, src/conv3.cpp:118:11</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_i1">input_ftmap, src/conv1.cpp:98:32, read, Fail, , BH, src/conv1.cpp:86:6, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_i1">input_ftmap, src/conv1.cpp:99:52, read, Fail, , BH, src/conv1.cpp:86:6, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_i1">input_ftmap, src/conv1.cpp:103:3, read, Widen Fail, , anonymous, src/conv1.cpp:103:3, 214-307, Could not widen since type i32 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_i1">input_ftmap, src/conv1.cpp:103:3, read, Fail, , BH, src/conv1.cpp:86:6, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_i1">input_ftmap, src/conv1.cpp:103:3, read, Inferred, 255, anonymous, src/conv1.cpp:103:3, , </column>
                    <column name="m_axi_i2">input_ftmap, src/conv1.cpp:103:3, read, Widen Fail, , BH, src/conv2.cpp:75:6, 214-307, Could not widen since type i32 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_i2">input_ftmap, src/conv1.cpp:103:3, read, Fail, , LOAD_INPUT, src/conv2.cpp:74:14, 214-230, Stride is incompatible</column>
                    <column name="m_axi_i2">input_ftmap, src/conv1.cpp:103:3, islist read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read, Inferred, 765, BH, src/conv2.cpp:75:6, , </column>
                    <column name="m_axi_i2">output_ftmap, src/conv1.cpp:146:3, write, Widen Fail, , anonymous, src/conv1.cpp:146:3, 214-307, Could not widen since type i32 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_i2">output_ftmap, src/conv1.cpp:146:3, write, Inferred, 255, anonymous, src/conv1.cpp:146:3, , </column>
                    <column name="m_axi_i3">output_ftmap, src/conv1.cpp:103:3, write, Widen Fail, , anonymous, src/conv2.cpp:118:3, 214-307, Could not widen since type i32 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_i3">output_ftmap, src/conv1.cpp:103:3, write, Inferred, 255, anonymous, src/conv2.cpp:118:3, , </column>
                    <column name="m_axi_i3">output_ftmap, src/conv1.cpp:119:2, write, Widen Fail, , anonymous, src/conv2.cpp:118:3, 214-307, Could not widen since type i32 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_i3">output_ftmap, src/conv1.cpp:119:2, write, Inferred, 255, anonymous, src/conv2.cpp:118:3, , </column>
                    <column name="m_axi_i3">input_ftmap, src/conv3.cpp:98:32, read, Widen Fail, , , , 214-307, Could not widen since type i32 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_i3">input_ftmap, src/conv3.cpp:98:32, read, Fail, , LOADH, src/conv3.cpp:87:9, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_i3">input_ftmap, src/conv3.cpp:98:32, read, Inferred, 255, LOADH, src/conv3.cpp:87:9, , </column>
                    <column name="m_axi_i3">input_ftmap, src/conv3.cpp:99:52, read, Widen Fail, , , , 214-307, Could not widen since type i32 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_i3">input_ftmap, src/conv3.cpp:99:52, read, Fail, , LOADH, src/conv3.cpp:87:9, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_i3">input_ftmap, src/conv3.cpp:99:52, read, Inferred, 255, LOADH, src/conv3.cpp:87:9, , </column>
                    <column name="m_axi_o">output_ftmap, src/conv1.cpp:103:3, write, Widen Fail, , anonymous, src/conv3.cpp:148:3, 214-307, Could not widen since type i32 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_o">output_ftmap, src/conv1.cpp:103:3, write, Inferred, 255, anonymous, src/conv3.cpp:148:3, , </column>
                    <column name="m_axi_o">output_ftmap, src/conv1.cpp:119:2, write, Widen Fail, , anonymous, src/conv3.cpp:148:3, 214-307, Could not widen since type i32 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_o">output_ftmap, src/conv1.cpp:119:2, write, Inferred, 255, anonymous, src/conv3.cpp:148:3, , </column>
                    <column name="m_axi_w1">conv1_weights, src/conv1.cpp:119:2, read, Widen Fail, , anonymous, src/conv1.cpp:119:2, 214-307, Could not widen since type i16 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_w1">conv1_weights, src/conv1.cpp:119:2, read, Inferred, 9, anonymous, src/conv1.cpp:119:2, , </column>
                    <column name="m_axi_w1">conv1_weights, src/conv3.cpp:98:32, read, Widen Fail, , anonymous, src/conv1.cpp:119:2, 214-307, Could not widen since type i16 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_w1">conv1_weights, src/conv3.cpp:98:32, read, Inferred, 9, anonymous, src/conv1.cpp:119:2, , </column>
                    <column name="m_axi_w1">conv1_weights, src/conv3.cpp:99:52, read, Widen Fail, , anonymous, src/conv1.cpp:119:2, 214-307, Could not widen since type i16 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_w1">conv1_weights, src/conv3.cpp:99:52, read, Inferred, 9, anonymous, src/conv1.cpp:119:2, , </column>
                    <column name="m_axi_w2">conv2_weights, src/conv2.cpp:33:13, read, Widen Fail, , , , , i24 allocated space contains padding. This is unsupported</column>
                    <column name="m_axi_w2">conv2_weights, src/conv2.cpp:33:13, read, Fail, , TILE_ROW, src/conv2.cpp:29:12, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_w2">conv2_weights, src/conv2.cpp:33:13, read, Inferred, 2048, TILE_OUT, src/conv2.cpp:33:13, , </column>
                    <column name="m_axi_w3">conv3_weights, src/conv3.cpp:118:11, read, Widen Fail, , anonymous, src/conv3.cpp:121:3, 214-307, Could not widen since type i32 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_w3">conv3_weights, src/conv3.cpp:118:11, read, Fail, , TILE_ROW, src/conv3.cpp:31:12, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_w3">conv3_weights, src/conv3.cpp:118:11, read, Inferred, 800, WEIGHTI, src/conv3.cpp:118:11, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="array_partition" location="src/conv1.cpp:16" status="valid" parentFunction="conv1" variable="output_fm_buffer" isDirective="0" options="variable=output_fm_buffer dim=3 type=block factor=2"/>
        <Pragma type="array_partition" location="src/conv1.cpp:19" status="valid" parentFunction="conv1" variable="input_fm_buffer" isDirective="0" options="variable=input_fm_buffer dim=3 type=block factor=3"/>
        <Pragma type="bind_storage" location="src/conv1.cpp:22" status="valid" parentFunction="conv1" variable="weight_buffer" isDirective="0" options="variable=weight_buffer type=RAM_2P impl=LUTRAM"/>
        <Pragma type="array_partition" location="src/conv1.cpp:23" status="valid" parentFunction="conv1" variable="weight_buffer" isDirective="0" options="variable=weight_buffer dim=1 type=cyclic factor=3"/>
        <Pragma type="array_partition" location="src/conv1.cpp:24" status="valid" parentFunction="conv1" variable="weight_buffer" isDirective="0" options="variable=weight_buffer dim=2 type=cyclic factor=3"/>
        <Pragma type="unroll" location="src/conv1.cpp:40" status="valid" parentFunction="conv1" variable="" isDirective="0" options="factor=3"/>
        <Pragma type="pipeline" location="src/conv1.cpp:41" status="valid" parentFunction="conv1" variable="" isDirective="0" options="II=51"/>
        <Pragma type="unroll" location="src/conv1.cpp:49" status="valid" parentFunction="conv1" variable="" isDirective="0" options="factor=3"/>
        <Pragma type="unroll" location="src/conv1.cpp:71" status="valid" parentFunction="clear_buffer_c1" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="pipeline" location="src/conv1.cpp:87" status="valid" parentFunction="load_input_buffer_c1" variable="" isDirective="0" options="OFF"/>
        <Pragma type="unroll" location="src/conv1.cpp:88" status="valid" parentFunction="load_input_buffer_c1" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="pipeline" location="src/conv1.cpp:116" status="valid" parentFunction="load_weight_buffer_c1" variable="" isDirective="0" options="OFF"/>
        <Pragma type="unroll" location="src/conv1.cpp:117" status="valid" parentFunction="load_weight_buffer_c1" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="unroll" location="src/conv1.cpp:134" status="valid" parentFunction="export_output_buffer_c1" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="pipeline" location="src/conv1.cpp:137" status="valid" parentFunction="export_output_buffer_c1" variable="" isDirective="0" options="II=2"/>
        <Pragma type="array_partition" location="src/conv2.cpp:18" status="valid" parentFunction="conv2" variable="output_fm_buffer" isDirective="0" options="variable=output_fm_buffer dim=3 type=block factor=15"/>
        <Pragma type="bind_storage" location="src/conv2.cpp:21" status="valid" parentFunction="conv2" variable="input_fm_buffer" isDirective="0" options="variable=input_fm_buffer type=RAM_2P impl=LUTRAM"/>
        <Pragma type="array_partition" location="src/conv2.cpp:23" status="valid" parentFunction="conv2" variable="input_fm_buffer" isDirective="0" options="variable=input_fm_buffer dim=2 type=cyclic factor=2"/>
        <Pragma type="array_partition" location="src/conv2.cpp:24" status="valid" parentFunction="conv2" variable="input_fm_buffer" isDirective="0" options="variable=input_fm_buffer dim=3 type=block factor=15"/>
        <Pragma type="unroll" location="src/conv2.cpp:44" status="valid" parentFunction="conv2" variable="" isDirective="0" options="factor=15"/>
        <Pragma type="pipeline" location="src/conv2.cpp:45" status="valid" parentFunction="conv2" variable="" isDirective="0" options="II=9"/>
        <Pragma type="unroll" location="src/conv2.cpp:60" status="valid" parentFunction="clear_buffer_c2" variable="" isDirective="0" options="factor=3"/>
        <Pragma type="pipeline" location="src/conv2.cpp:76" status="valid" parentFunction="load_input_buffer_c2" variable="" isDirective="0" options="II=256"/>
        <Pragma type="unroll" location="src/conv2.cpp:106" status="valid" parentFunction="export_output_buffer_c2" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="pipeline" location="src/conv2.cpp:109" status="valid" parentFunction="export_output_buffer_c2" variable="" isDirective="0" options="II=2"/>
        <Pragma type="array_partition" location="src/conv3.cpp:19" status="valid" parentFunction="conv3" variable="output_fm_buffer" isDirective="0" options="variable=output_fm_buffer dim=3 type=block factor=2"/>
        <Pragma type="array_partition" location="src/conv3.cpp:23" status="valid" parentFunction="conv3" variable="input_fm_buffer" isDirective="0" options="variable=input_fm_buffer dim=3 type=block factor=2"/>
        <Pragma type="unroll" location="src/conv3.cpp:43" status="valid" parentFunction="conv3" variable="" isDirective="0" options="factor=3"/>
        <Pragma type="pipeline" location="src/conv3.cpp:44" status="valid" parentFunction="conv3" variable="" isDirective="0" options="II=19"/>
        <Pragma type="unroll" location="src/conv3.cpp:50" status="valid" parentFunction="conv3" variable="" isDirective="0" options="factor=5"/>
        <Pragma type="unroll" location="src/conv3.cpp:72" status="valid" parentFunction="clear_buffer_c3" variable="" isDirective="0" options="factor=3"/>
        <Pragma type="pipeline" location="src/conv3.cpp:88" status="valid" parentFunction="load_input_buffer_c3" variable="" isDirective="0" options="II=256"/>
        <Pragma type="unroll" location="src/conv3.cpp:136" status="valid" parentFunction="export_output_buffer_c3" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="pipeline" location="src/conv3.cpp:139" status="valid" parentFunction="export_output_buffer_c3" variable="" isDirective="0" options="II=2"/>
        <Pragma type="interface" location="src/srcnn.cpp:24" status="valid" parentFunction="srcnn" variable="input_ftmap" isDirective="0" options="m_axi port=input_ftmap offset=slave depth=512 bundle=i1 max_read_burst_length=256 max_write_burst_length=256 max_widen_bitwidth=512"/>
        <Pragma type="interface" location="src/srcnn.cpp:25" status="valid" parentFunction="srcnn" variable="conv1_weights" isDirective="0" options="m_axi port=conv1_weights offset=slave depth=512 bundle=w1 max_read_burst_length=256 max_write_burst_length=256 max_widen_bitwidth=512"/>
        <Pragma type="interface" location="src/srcnn.cpp:26" status="valid" parentFunction="srcnn" variable="conv1_output_ftmap" isDirective="0" options="m_axi port=conv1_output_ftmap offset=slave depth=512 bundle=i2 max_read_burst_length=256 max_write_burst_length=256 max_widen_bitwidth=512"/>
        <Pragma type="interface" location="src/srcnn.cpp:27" status="valid" parentFunction="srcnn" variable="conv2_weights" isDirective="0" options="m_axi port=conv2_weights offset=slave depth=512 bundle=w2 max_read_burst_length=256 max_write_burst_length=256 max_widen_bitwidth=512"/>
        <Pragma type="interface" location="src/srcnn.cpp:28" status="valid" parentFunction="srcnn" variable="conv2_output_ftmap" isDirective="0" options="m_axi port=conv2_output_ftmap offset=slave depth=512 bundle=i3 max_read_burst_length=256 max_write_burst_length=256 max_widen_bitwidth=512"/>
        <Pragma type="interface" location="src/srcnn.cpp:29" status="valid" parentFunction="srcnn" variable="conv3_weights" isDirective="0" options="m_axi port=conv3_weights offset=slave depth=512 bundle=w3 max_read_burst_length=256 max_write_burst_length=256 max_widen_bitwidth=512"/>
        <Pragma type="interface" location="src/srcnn.cpp:30" status="valid" parentFunction="srcnn" variable="output_ftmap" isDirective="0" options="m_axi port=output_ftmap offset=slave depth=512 bundle=o max_read_burst_length=256 max_write_burst_length=256 max_widen_bitwidth=512"/>
        <Pragma type="interface" location="src/srcnn.cpp:31" status="valid" parentFunction="srcnn" variable="return" isDirective="0" options="s_axilite port=return"/>
    </PragmaReport>
</profile>

