// Seed: 1525386784
module module_0;
  id_1(
      .id_0(1), .id_1(), .id_2(id_2++), .id_3(id_2), .id_4(1 | 1 | id_2 == 1)
  );
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  module_0();
  wire id_3;
  logic [7:0] id_4;
  logic [7:0] id_5;
  wor id_6, id_7;
  always @(posedge 1'h0 or posedge 1) $display(id_7, {1, id_7}, id_4[1], id_1++, 1 + 1);
  assign id_5 = id_4;
  assign id_2 = id_7;
endmodule
