// Seed: 3730026921
module module_0;
  specify
    (id_1 => id_2) = 1;
    (id_3 *> id_4) = 1;
  endspecify
endmodule
module module_1 (
    input tri1 id_0,
    output logic id_1,
    output tri id_2,
    input supply1 id_3,
    output tri id_4,
    input uwire id_5,
    input uwire id_6,
    input wor id_7,
    input tri id_8
);
  always @(posedge id_5) begin
    assert (id_7 < 1);
    id_1 <= id_6 - 1;
  end
  module_0();
  wire id_10;
endmodule
