INFO: [VRFC 10-2263] Analyzing Verilog file "/home/robertsc/Documents/labDigitales/laboratorio-1-jimenez-sanchez/src/picorv32/picorv32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module picorv32
INFO: [VRFC 10-311] analyzing module picorv32_regs
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_mul
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_fast_mul
INFO: [VRFC 10-311] analyzing module picorv32_pcpi_div
INFO: [VRFC 10-311] analyzing module picorv32_axi
INFO: [VRFC 10-311] analyzing module picorv32_axi_adapter
INFO: [VRFC 10-311] analyzing module picorv32_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/robertsc/Documents/labDigitales/laboratorio-1-jimenez-sanchez/src/verilog/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/robertsc/Documents/labDigitales/laboratorio-1-jimenez-sanchez/src/verilog/system_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/robertsc/Documents/labDigitales/laboratorio-1-jimenez-sanchez/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
