module {mod_name} (
{ports_str}
);

  `include "pydpi_gen_common.sv"
{func_declarations}

{assigns_str}

  reg _dummy;
  always@(posedge clk) begin
{state_update_str}
  end

endmodule

