{
    "DESIGN_NAME": "PPU",
    "VERILOG_FILES": "dir::src/PPU.v",
    "CLOCK_PORT": "clk",
    "CLOCK_NET": "clk",
    "GPL_CELL_PADDING": 4,
    "DPL_CELL_PADDING": 4,
    "FP_CORE_UTIL": 20,
    "pdk::gf180mcu*": {
        "MAX_FANOUT_CONSTRAINT": 8,
        "CLOCK_PERIOD": 18.0
    },
    "pdk::sky130*": {
        "MAX_FANOUT_CONSTRAINT": 8,
        "CLOCK_PERIOD": 18.0
    }
}