;redcode
;assert 1
	CMP 290, 90
	MOV -7, <-20
	CMP 12, @0
	CMP 12, @400
	SPL 0, <-54
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	SUB 0, 1
	ADD 1, 30
	MOV -1, <-20
	SUB <0, 2
	SLT 10, <20
	SUB @121, 106
	SUB <0, 2
	DJN -1, @-20
	MOV -1, <-20
	SUB @80, @3
	SUB 0, 0
	SUB <0, 2
	DJN 10, 20
	SUB <1, 2
	SUB @121, 103
	JMP <127, 106
	SUB <1, 2
	SUB 290, 90
	SUB <1, 2
	SUB 290, 90
	SUB #0, 0
	SLT #130, 9
	SUB 0, 0
	ADD #270, <1
	ADD #270, <1
	SUB 0, 0
	SUB #0, 0
	MOV -507, <-27
	SUB #0, 0
	SLT 20, @12
	MOV -7, <-25
	SUB @80, @3
	SUB 10, 20
	MOV #-67, -20
	MOV -7, <-20
	CMP 290, 90
	JMN 710, 20
	CMP 12, @400
	CMP 290, 90
	MOV -7, <-20
	CMP 12, @0
	CMP 12, @400
	SPL 0, <-54
	MOV -7, <-20
	SPL 0, <-742
