Instruction Decoder Design
==========================

```
Inputs: instr[16], data[16], reset;
Outputs: write, dataAddr[16], instrAddr[16], result[16];

Parts:
  dec DECODER, mr REGISTER16B, ar REGISTER16B, pc COUNTER16B, alu ALU16B,
  op1Mux MUX16b, op2Mux MUX4W16B, mrMux MUX16B, andJmp AND;

Wires:
  reset -> pc.reset,
  instr -> dec.instr,
  dec.loadD -> write,
  dec.LoadA -> ar.load, dec.loadM -> mr.load, dec.opCode -> alu.opCode,
  dec.op1 -> op1Mux.sel, dec.op2 -> op2Mux.sel, dec.cToM -> mrMux.sel,

  ar.out -> op1Mux.in1,
  dec.constant[1:5] -> op1Mux.in2[1:5], dec.constant[5] -> op1Mux.in2[6:16],
  op1Mux.out -> alu.in1,
  dec.constant[1:5] -> op2Mux.in1[1:5], dec.constant[5] -> op2Mux.in1[6:16],
  ar.out -> op2Mux.in2, mr.out -> op2Mux.in3, data -> op2Mux.in4,
  op2.out -> alu.in2,

  alu.out -> ar.in,
  alu,out -> result,
  alu.out -> mrMux.in1,
  dec.constant -> muMux.in2[1:15], 0 -> mrMux.in2[16],
  muMux.out -> mr.in, mr.out -> pc.in,
  mr.out -> dataAddr,

  alu.zero -> andJmp.in1, dec.jmpIfZ -> andJmp.in2, andJmp.out -> pc.load,
  pc.out -> instrAddr;
```
