
*** Running vivado
    with args -log datapath.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source datapath.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source datapath.tcl -notrace
Command: synth_design -top datapath -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 34310
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2889.242 ; gain = 0.004 ; free physical = 1607 ; free virtual = 366449
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'datapath' [/home/users/ayyaz.ahmed/Downloads/hf-risc/project_1/project_1.srcs/sources_1/imports/core_rv32i/datapath.vhd:25]
INFO: [Synth 8-638] synthesizing module 'control' [/home/users/ayyaz.ahmed/Downloads/hf-risc/project_1/project_1.srcs/sources_1/imports/core_rv32i/control.vhd:41]
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/hf-risc/project_1/project_1.srcs/sources_1/imports/core_rv32i/control.vhd:266]
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/hf-risc/project_1/project_1.srcs/sources_1/imports/core_rv32i/control.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'control' (1#1) [/home/users/ayyaz.ahmed/Downloads/hf-risc/project_1/project_1.srcs/sources_1/imports/core_rv32i/control.vhd:41]
INFO: [Synth 8-638] synthesizing module 'reg_bank' [/home/users/ayyaz.ahmed/Downloads/hf-risc/project_1/project_1.srcs/sources_1/imports/core_rv32i/reg_bank.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'reg_bank' (2#1) [/home/users/ayyaz.ahmed/Downloads/hf-risc/project_1/project_1.srcs/sources_1/imports/core_rv32i/reg_bank.vhd:17]
INFO: [Synth 8-638] synthesizing module 'alu' [/home/users/ayyaz.ahmed/Downloads/hf-risc/project_1/project_1.srcs/sources_1/imports/core_rv32i/alu.vhd:15]
INFO: [Synth 8-638] synthesizing module 'bshift' [/home/users/ayyaz.ahmed/Downloads/hf-risc/project_1/project_1.srcs/sources_1/imports/core_rv32i/bshifter.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'bshift' (3#1) [/home/users/ayyaz.ahmed/Downloads/hf-risc/project_1/project_1.srcs/sources_1/imports/core_rv32i/bshifter.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'alu' (4#1) [/home/users/ayyaz.ahmed/Downloads/hf-risc/project_1/project_1.srcs/sources_1/imports/core_rv32i/alu.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'datapath' (5#1) [/home/users/ayyaz.ahmed/Downloads/hf-risc/project_1/project_1.srcs/sources_1/imports/core_rv32i/datapath.vhd:25]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2889.246 ; gain = 0.008 ; free physical = 1400 ; free virtual = 365784
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2889.246 ; gain = 0.008 ; free physical = 1354 ; free virtual = 365742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2897.246 ; gain = 8.008 ; free physical = 1353 ; free virtual = 365741
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2897.250 ; gain = 8.012 ; free physical = 1295 ; free virtual = 365683
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---RAMs : 
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 36    
	   7 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 6     
	   7 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 4     
	   3 Input    4 Bit        Muxes := 2     
	  11 Input    4 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 2     
	  10 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 7     
	   3 Input    3 Bit        Muxes := 2     
	  11 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 8     
	   4 Input    2 Bit        Muxes := 2     
	  11 Input    2 Bit        Muxes := 3     
	   6 Input    2 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 2     
	  11 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2897.250 ; gain = 8.012 ; free physical = 1536 ; free virtual = 366120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-----------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                  | Inference | Size (Depth x Width) | Primitives   | 
+------------+-----------------------------+-----------+----------------------+--------------+
|datapath    | register_bank/registers_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+-----------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2897.250 ; gain = 8.012 ; free physical = 1520 ; free virtual = 366115
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+-----------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                  | Inference | Size (Depth x Width) | Primitives   | 
+------------+-----------------------------+-----------+----------------------+--------------+
|datapath    | register_bank/registers_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+-----------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2897.250 ; gain = 8.012 ; free physical = 1505 ; free virtual = 366111
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2897.250 ; gain = 8.012 ; free physical = 1424 ; free virtual = 366140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2897.250 ; gain = 8.012 ; free physical = 1424 ; free virtual = 366140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2897.250 ; gain = 8.012 ; free physical = 1425 ; free virtual = 366141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2897.250 ; gain = 8.012 ; free physical = 1424 ; free virtual = 366140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2897.250 ; gain = 8.012 ; free physical = 1424 ; free virtual = 366140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2897.250 ; gain = 8.012 ; free physical = 1424 ; free virtual = 366140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    25|
|3     |LUT1     |     2|
|4     |LUT2     |     9|
|5     |LUT3     |    37|
|6     |LUT4     |    91|
|7     |LUT5     |   244|
|8     |LUT6     |   405|
|9     |MUXF7    |    35|
|10    |RAM32M   |    10|
|11    |RAM32X1D |     4|
|12    |FDCE     |   147|
|13    |IBUF     |    68|
|14    |OBUF     |    71|
+------+---------+------+

Report Instance Areas: 
+------+----------------+---------+------+
|      |Instance        |Module   |Cells |
+------+----------------+---------+------+
|1     |top             |         |  1149|
|2     |  alu           |alu      |    36|
|3     |  register_bank |reg_bank |   763|
+------+----------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2897.250 ; gain = 8.012 ; free physical = 1424 ; free virtual = 366140
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2897.250 ; gain = 8.012 ; free physical = 1425 ; free virtual = 366141
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2897.250 ; gain = 8.012 ; free physical = 1425 ; free virtual = 366141
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2897.258 ; gain = 0.000 ; free physical = 1497 ; free virtual = 366226
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2953.273 ; gain = 0.000 ; free physical = 1349 ; free virtual = 366129
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete, checksum: a29e1064
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 2953.273 ; gain = 92.992 ; free physical = 1557 ; free virtual = 366338
INFO: [Common 17-1381] The checkpoint '/home/users/ayyaz.ahmed/Downloads/hf-risc/project_1/project_1.runs/synth_1/datapath.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file datapath_utilization_synth.rpt -pb datapath_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar  9 15:30:14 2022...
