Running in Lattice mode

Starting:    C:\lscc\diamond\3.10_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.10_x64\synpbase
Hostname:    ALLECTO
Date:        Thu Jun 14 22:28:49 2018
Version:     M-2017.03L-SP1-1

Arguments:   -product synplify_pro -batch bcd00_bcd00_synplify.tcl
ProductType: synplify_pro




log file: "G:\bcd01\bcd00\bcd00_bcd00.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Thu Jun 14 22:28:53 2018

Return Code: 0
Run Time:00h:00m:02s
Copied G:\bcd01\bcd00\bcd00_bcd00.srr to G:\bcd01\bcd00\bcd00_bcd00.srf
log file: "G:\bcd01\bcd00\bcd00_bcd00.srr"
Running: bcd00 in foreground

Running proj_1|bcd00

Running: compile (Compile) on proj_1|bcd00
# Thu Jun 14 22:28:54 2018

Running: compile_flow (Compile Process) on proj_1|bcd00
# Thu Jun 14 22:28:54 2018

Running: compiler (Compile Input) on proj_1|bcd00
# Thu Jun 14 22:28:54 2018
Copied G:\bcd01\bcd00\synwork\bcd00_bcd00_comp.srs to G:\bcd01\bcd00\bcd00_bcd00.srs

compiler completed
# Thu Jun 14 22:29:06 2018

Return Code: 0
Run Time:00h:00m:12s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|bcd00
# Thu Jun 14 22:29:06 2018

multi_srs_gen completed
# Thu Jun 14 22:29:07 2018

Return Code: 0
Run Time:00h:00m:01s
Copied G:\bcd01\bcd00\synwork\bcd00_bcd00_mult.srs to G:\bcd01\bcd00\bcd00_bcd00.srs
Copied G:\bcd01\bcd00\bcd00_bcd00.srr to G:\bcd01\bcd00\bcd00_bcd00.srf
Complete: Compile Process on proj_1|bcd00

Running: premap (Pre-mapping) on proj_1|bcd00
# Thu Jun 14 22:29:07 2018

premap completed with warnings
# Thu Jun 14 22:29:14 2018

Return Code: 1
Run Time:00h:00m:07s
Complete: Compile on proj_1|bcd00

Running: map (Map) on proj_1|bcd00
# Thu Jun 14 22:29:14 2018
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|bcd00
# Thu Jun 14 22:29:14 2018
Copied G:\bcd01\bcd00\synwork\bcd00_bcd00_m.srm to G:\bcd01\bcd00\bcd00_bcd00.srm

fpga_mapper completed with warnings
# Thu Jun 14 22:29:28 2018

Return Code: 1
Run Time:00h:00m:14s
Complete: Map on proj_1|bcd00
Copied G:\bcd01\bcd00\bcd00_bcd00.srr to G:\bcd01\bcd00\bcd00_bcd00.srf
Complete: Logic Synthesis on proj_1|bcd00
TCL script complete: "bcd00_bcd00_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
G:\bcd01\bcd00\proj_1.prj
batch mode default:no
