============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 22 2025  05:48:01 pm
  Module:                 ipr
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

path   1:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g377__4733/A1                                                       +0     548               
  g377__4733/ZN          INR2D0BWP16P90(timing)        2  3.0   76   +73     620 R             
  g376__7482/B                                                        +0     620               
  g376__7482/CO          HA1D0BWP16P90(timing)         1  2.2   36   +74     695 R             
  g375__5115/B                                                        +0     695               
  g375__5115/CO          HA1D0BWP16P90(timing)         2  3.0   45   +68     762 R             
  g374__1881/A1                                                       +0     762               
  g374__1881/Z           AN3D0BWP16P90(timing)         1  2.2   36   +73     835 R             
  g368__1705/B                                                        +0     835               
  g368__1705/S           HA1D0BWP16P90(timing)         3  3.7   50   +79     914 F             
  g364__3680/A1                                                       +0     914               
  g364__3680/Z           XOR2D0BWP16P90(timing)        2  2.2   33   +70     984 R             
  g363__2883/A2                                                       +0     984               
  g363__2883/ZN          XNR2D0BWP16P90(timing)        1  1.2   23   +63    1047 R             
  g378__9315/A1                                                       +0    1047               
  g378__9315/ZN          ND4D0BWP16P90(timing)         1  1.2   68   +55    1102 F             
  g360__6161/A2                                                       +0    1102               
  g360__6161/ZN          NR3D0BWP16P90(timing)         1  1.3   58   +61    1163 R             
  wfull_reg/D            DFCNQD0BWP16P90(timing)                      +0    1163               
  wfull_reg/CP           setup                                   0   +62    1225 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     775ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wfull_reg/D

path   2:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_41_1)    ext delay                                  +500     500 R             
write_if_req             in port                       2  2.0    0    +0     500 R             
g206__5477/A1                                                         +0     500               
g206__5477/ZN            IINR4D0BWP16P90(timing)       2  1.7   93   +77     577 R             
write_if_gnt             interconnect                           93    +0     577 R             
                         out port                                     +0     577 R             
(fp.sdc_line_36_325_1)   ext delay                                  +500    1077 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :     923ps 
Start-point  : write_if_req
End-point    : write_if_gnt

path   3:

         Pin                     Type            Fanout Load Slew Delay Arrival   Location    
                                (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)              launch                                               0 R             
(fp.sdc_line_33_3_1)     ext delay                                 +500     500 R             
read_if_req              in port                      1  1.3    0    +0     500 R             
g189__5107/A1                                                        +0     500               
g189__5107/ZN            INR4D0BWP16P90(timing)       2  1.7   91   +76     576 R             
read_if_gnt              interconnect                          91    +0     576 R             
                         out port                                    +0     576 R             
(fp.sdc_line_36_291_1)   ext delay                                 +500    1076 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                           2000 R             
----------------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :     924ps 
Start-point  : read_if_req
End-point    : read_if_gnt

path   4:

         Pin                      Type              Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------------------
(clock clk)              launch                                                  0 R             
(fp.sdc_line_33_106_1)   ext delay                                    +500     500 R             
write_if_we              in port                         2  2.0    0    +0     500 R             
g212__2398/A2                                                           +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)           3  2.8   38   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g377__4733/A1                                                         +0     548               
  g377__4733/ZN          INR2D0BWP16P90(timing)          2  3.0   76   +73     620 R             
  g376__7482/B                                                          +0     620               
  g376__7482/CO          HA1D0BWP16P90(timing)           1  2.2   36   +74     695 R             
  g375__5115/B                                                          +0     695               
  g375__5115/CO          HA1D0BWP16P90(timing)           2  3.0   45   +68     762 R             
  g374__1881/A1                                                         +0     762               
  g374__1881/Z           AN3D0BWP16P90(timing)           1  2.2   36   +73     835 R             
  g368__1705/B                                                          +0     835               
  g368__1705/CO          HA1D0BWP16P90(timing)           1  1.9   32   +59     895 R             
  g366__2802/A1                                                         +0     895               
  g366__2802/Z           XOR2D0P75BWP16P90(timing)       3  3.5   33   +59     953 F             
  g361__6783/A1                                                         +0     953               
  g361__6783/Z           XOR2D0BWP16P90(timing)          2  2.2   33   +64    1017 R             
  wptr_reg[4]/D          DFCNQD0BWP16P90(timing)                        +0    1017               
  wptr_reg[4]/CP         setup                                     0   +53    1070 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                              2000 R             
-------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     930ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wptr_reg[4]/D

path   5:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g377__4733/A1                                                       +0     548               
  g377__4733/ZN          INR2D0BWP16P90(timing)        2  3.0   76   +73     620 R             
  g376__7482/B                                                        +0     620               
  g376__7482/CO          HA1D0BWP16P90(timing)         1  2.2   36   +74     695 R             
  g375__5115/B                                                        +0     695               
  g375__5115/CO          HA1D0BWP16P90(timing)         2  3.0   45   +68     762 R             
  g374__1881/A1                                                       +0     762               
  g374__1881/Z           AN3D0BWP16P90(timing)         1  2.2   36   +73     835 R             
  g368__1705/B                                                        +0     835               
  g368__1705/S           HA1D0BWP16P90(timing)         3  3.7   50   +79     914 F             
  g364__3680/A1                                                       +0     914               
  g364__3680/Z           XOR2D0BWP16P90(timing)        2  2.2   33   +70     984 R             
  wptr_reg[3]/D          DFCNQD0BWP16P90(timing)                      +0     984               
  wptr_reg[3]/CP         setup                                   0   +53    1037 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     963ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wptr_reg[3]/D

path   6:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g377__4733/A1                                                       +0     548               
  g377__4733/ZN          INR2D0BWP16P90(timing)        2  3.0   76   +73     620 R             
  g376__7482/B                                                        +0     620               
  g376__7482/CO          HA1D0BWP16P90(timing)         1  2.2   36   +74     695 R             
  g375__5115/B                                                        +0     695               
  g375__5115/CO          HA1D0BWP16P90(timing)         2  3.0   45   +68     762 R             
  g371__7098/B                                                        +0     762               
  g371__7098/CO          HA1D0BWP16P90(timing)         1  1.7   30   +61     823 R             
  g370__8246/A1                                                       +0     823               
  g370__8246/Z           XOR2D0BWP16P90(timing)        3  3.5   49   +74     898 F             
  g365__1617/A1                                                       +0     898               
  g365__1617/Z           XOR2D0BWP16P90(timing)        2  2.2   33   +70     968 R             
  wptr_reg[2]/D          DFCNQD0BWP16P90(timing)                      +0     968               
  wptr_reg[2]/CP         setup                                   0   +53    1021 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     979ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wptr_reg[2]/D

path   7:

         Pin                      Type              Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------------------
(clock clk)              launch                                                  0 R             
(fp.sdc_line_33_106_1)   ext delay                                    +500     500 R             
write_if_we              in port                         2  2.0    0    +0     500 R             
g212__2398/A2                                                           +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)           3  2.8   38   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g377__4733/A1                                                         +0     548               
  g377__4733/ZN          INR2D0BWP16P90(timing)          2  3.0   76   +73     620 R             
  g376__7482/B                                                          +0     620               
  g376__7482/CO          HA1D0BWP16P90(timing)           1  2.2   36   +74     695 R             
  g375__5115/B                                                          +0     695               
  g375__5115/CO          HA1D0BWP16P90(timing)           2  3.0   45   +68     762 R             
  g374__1881/A1                                                         +0     762               
  g374__1881/Z           AN3D0BWP16P90(timing)           1  2.2   36   +73     835 R             
  g368__1705/B                                                          +0     835               
  g368__1705/CO          HA1D0BWP16P90(timing)           1  1.9   32   +59     895 R             
  g366__2802/A1                                                         +0     895               
  g366__2802/Z           XOR2D0P75BWP16P90(timing)       3  3.5   33   +53     947 R             
  wbin_reg[5]/D          DFCNQD0BWP16P90(timing)                        +0     947               
  wbin_reg[5]/CP         setup                                     0   +53    1000 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                              2000 R             
-------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1000ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wbin_reg[5]/D

path   8:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g377__4733/A1                                                       +0     548               
  g377__4733/ZN          INR2D0BWP16P90(timing)        2  3.0   76   +73     620 R             
  g376__7482/B                                                        +0     620               
  g376__7482/CO          HA1D0BWP16P90(timing)         1  2.2   36   +74     695 R             
  g375__5115/B                                                        +0     695               
  g375__5115/CO          HA1D0BWP16P90(timing)         2  3.0   45   +68     762 R             
  g371__7098/B                                                        +0     762               
  g371__7098/S           HA1D0BWP16P90(timing)         3  3.5   48   +81     843 F             
  g369__5122/A1                                                       +0     843               
  g369__5122/Z           XOR2D0BWP16P90(timing)        2  2.2   33   +69     912 R             
  wptr_reg[1]/D          DFCNQD0BWP16P90(timing)                      +0     912               
  wptr_reg[1]/CP         setup                                   0   +53     966 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1034ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wptr_reg[1]/D

path   9:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g377__4733/A1                                                       +0     548               
  g377__4733/ZN          INR2D0BWP16P90(timing)        2  3.0   76   +73     620 R             
  g376__7482/B                                                        +0     620               
  g376__7482/CO          HA1D0BWP16P90(timing)         1  2.2   36   +74     695 R             
  g375__5115/B                                                        +0     695               
  g375__5115/CO          HA1D0BWP16P90(timing)         2  3.0   45   +68     762 R             
  g374__1881/A1                                                       +0     762               
  g374__1881/Z           AN3D0BWP16P90(timing)         1  2.2   36   +73     835 R             
  g368__1705/B                                                        +0     835               
  g368__1705/S           HA1D0BWP16P90(timing)         3  3.7   49   +65     900 R             
  wbin_reg[4]/D          DFCNQD1BWP16P90(timing)                      +0     900               
  wbin_reg[4]/CP         setup                                   0   +47     948 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1052ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wbin_reg[4]/D

path  10:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g377__4733/A1                                                       +0     548               
  g377__4733/ZN          INR2D0BWP16P90(timing)        2  3.0   76   +73     620 R             
  g376__7482/B                                                        +0     620               
  g376__7482/CO          HA1D0BWP16P90(timing)         1  2.2   36   +74     695 R             
  g375__5115/B                                                        +0     695               
  g375__5115/CO          HA1D0BWP16P90(timing)         2  3.0   45   +68     762 R             
  g371__7098/B                                                        +0     762               
  g371__7098/CO          HA1D0BWP16P90(timing)         1  1.7   30   +61     823 R             
  g370__8246/A1                                                       +0     823               
  g370__8246/Z           XOR2D0BWP16P90(timing)        3  3.5   47   +62     886 R             
  wbin_reg[3]/D          DFCNQD0BWP16P90(timing)                      +0     886               
  wbin_reg[3]/CP         setup                                   0   +58     944 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1056ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wbin_reg[3]/D

path  11:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1184__1617/B1                                                      +0     548               
  g1184__1617/ZN         IND2D0BWP16P90(timing)        2  2.1   53   +51     598 F             
  g1175__5107/A2                                                      +0     598               
  g1175__5107/Z          OR3D0BWP16P90(timing)         5  4.4   61   +94     693 F             
  g1159__5115/A1                                                      +0     693               
  g1159__5115/ZN         NR2D0BWP16P90(timing)         4  3.6   89   +79     772 R             
  g1139__7410/A1                                                      +0     772               
  g1139__7410/ZN         INR2D0BWP16P90(timing)        1  1.2   42   +67     839 R             
  RC_CG_HIER_INST25/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     839               
    RC_CGIC_INST/CP      setup                                   0   +67     906 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1094ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST25/RC_CGIC_INST/E

path  12:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1184__1617/B1                                                      +0     548               
  g1184__1617/ZN         IND2D0BWP16P90(timing)        2  2.1   53   +51     598 F             
  g1175__5107/A2                                                      +0     598               
  g1175__5107/Z          OR3D0BWP16P90(timing)         5  4.4   61   +94     693 F             
  g1159__5115/A1                                                      +0     693               
  g1159__5115/ZN         NR2D0BWP16P90(timing)         4  3.6   89   +79     772 R             
  g1134__9315/A1                                                      +0     772               
  g1134__9315/Z          AN2D0BWP16P90(timing)         1  1.2   22   +67     839 R             
  RC_CG_HIER_INST28/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     839               
    RC_CGIC_INST/CP      setup                                   0   +60     899 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1101ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST28/RC_CGIC_INST/E

path  13:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1184__1617/B1                                                      +0     548               
  g1184__1617/ZN         IND2D0BWP16P90(timing)        2  2.1   53   +51     598 F             
  g1175__5107/A2                                                      +0     598               
  g1175__5107/Z          OR3D0BWP16P90(timing)         5  4.4   61   +94     693 F             
  g1159__5115/A1                                                      +0     693               
  g1159__5115/ZN         NR2D0BWP16P90(timing)         4  3.6   89   +79     772 R             
  g1140__6417/A1                                                      +0     772               
  g1140__6417/Z          AN2D0BWP16P90(timing)         1  1.2   22   +67     839 R             
  RC_CG_HIER_INST27/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     839               
    RC_CGIC_INST/CP      setup                                   0   +60     898 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1102ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST27/RC_CGIC_INST/E

path  14:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1184__1617/B1                                                      +0     548               
  g1184__1617/ZN         IND2D0BWP16P90(timing)        2  2.1   53   +51     598 F             
  g1175__5107/A2                                                      +0     598               
  g1175__5107/Z          OR3D0BWP16P90(timing)         5  4.4   61   +94     693 F             
  g1159__5115/A1                                                      +0     693               
  g1159__5115/ZN         NR2D0BWP16P90(timing)         4  3.6   89   +79     772 R             
  g1141__5477/A1                                                      +0     772               
  g1141__5477/Z          AN2D0BWP16P90(timing)         1  1.2   22   +67     839 R             
  RC_CG_HIER_INST26/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     839               
    RC_CGIC_INST/CP      setup                                   0   +60     898 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1102ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST26/RC_CGIC_INST/E

path  15:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g377__4733/A1                                                       +0     548               
  g377__4733/ZN          INR2D0BWP16P90(timing)        2  3.0   76   +73     620 R             
  g376__7482/B                                                        +0     620               
  g376__7482/CO          HA1D0BWP16P90(timing)         1  2.2   36   +74     695 R             
  g375__5115/B                                                        +0     695               
  g375__5115/S           HA1D0BWP16P90(timing)         3  3.5   48   +77     772 F             
  g373__6131/A1                                                       +0     772               
  g373__6131/Z           XOR2D0BWP16P90(timing)        2  2.2   33   +69     841 R             
  wptr_reg[0]/D          DFCNQD0BWP16P90(timing)                      +0     841               
  wptr_reg[0]/CP         setup                                   0   +53     894 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1106ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wptr_reg[0]/D

path  16:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g377__4733/A1                                                       +0     548               
  g377__4733/ZN          INR2D0BWP16P90(timing)        2  3.0   76   +73     620 R             
  g376__7482/B                                                        +0     620               
  g376__7482/CO          HA1D0BWP16P90(timing)         1  2.2   36   +74     695 R             
  g375__5115/B                                                        +0     695               
  g375__5115/CO          HA1D0BWP16P90(timing)         2  3.0   45   +68     762 R             
  g371__7098/B                                                        +0     762               
  g371__7098/S           HA1D0BWP16P90(timing)         3  3.5   47   +67     829 R             
  wbin_reg[2]/D          DFCNQD0BWP16P90(timing)                      +0     829               
  wbin_reg[2]/CP         setup                                   0   +58     888 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1112ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wbin_reg[2]/D

path  17:

         Pin                       Type               Fanout Load Slew Delay Arrival   Location    
                                  (Domain)                   (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------
(clock clk)              launch                                                    0 R             
(fp.sdc_line_33_106_1)   ext delay                                      +500     500 R             
write_if_we              in port                           2  2.0    0    +0     500 R             
g212__2398/A2                                                             +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)             3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1185__2802/A1                                                          +0     548               
  g1185__2802/ZN         ND2D0BWP16P90(timing)             2  2.2   57   +53     601 F             
  g1179__4319/A1                                                          +0     601               
  g1179__4319/ZN         NR3SKPBD1BWP16P90(timing)         2  2.3   50   +50     650 R             
  g1171__6417/B1                                                          +0     650               
  g1171__6417/ZN         IND2D0BWP16P90(timing)            4  3.8   87   +76     726 F             
  g1161/I                                                                 +0     726               
  g1161/ZN               INVSKND0P75BWP16P90(timing)       1  1.2   33   +47     773 R             
  g1143__5107/A1                                                          +0     773               
  g1143__5107/Z          AN2D0BWP16P90(timing)             1  1.2   22   +48     821 R             
  RC_CG_HIER_INST24/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                          +0     821               
    RC_CGIC_INST/CP      setup                                       0   +60     881 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                2000 R             
---------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1119ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST24/RC_CGIC_INST/E

path  18:

         Pin                       Type               Fanout Load Slew Delay Arrival   Location    
                                  (Domain)                   (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------
(clock clk)              launch                                                    0 R             
(fp.sdc_line_33_106_1)   ext delay                                      +500     500 R             
write_if_we              in port                           2  2.0    0    +0     500 R             
g212__2398/A2                                                             +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)             3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1185__2802/A1                                                          +0     548               
  g1185__2802/ZN         ND2D0BWP16P90(timing)             2  2.2   57   +53     601 F             
  g1178__6260/A1                                                          +0     601               
  g1178__6260/ZN         NR3SKPBD1BWP16P90(timing)         2  2.3   50   +50     650 R             
  g1172__5477/B1                                                          +0     650               
  g1172__5477/ZN         IND2D0BWP16P90(timing)            4  3.8   87   +76     726 F             
  g1162/I                                                                 +0     726               
  g1162/ZN               INVSKND0P75BWP16P90(timing)       1  1.2   33   +47     773 R             
  g1142__2398/A1                                                          +0     773               
  g1142__2398/Z          AN2D0BWP16P90(timing)             1  1.2   22   +48     821 R             
  RC_CG_HIER_INST20/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                          +0     821               
    RC_CGIC_INST/CP      setup                                       0   +60     881 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                2000 R             
---------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1119ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST20/RC_CGIC_INST/E

path  19:

         Pin                       Type               Fanout Load Slew Delay Arrival   Location    
                                  (Domain)                   (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------
(clock clk)              launch                                                    0 R             
(fp.sdc_line_33_106_1)   ext delay                                      +500     500 R             
write_if_we              in port                           2  2.0    0    +0     500 R             
g212__2398/A2                                                             +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)             3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1184__1617/B1                                                          +0     548               
  g1184__1617/ZN         IND2D0BWP16P90(timing)            2  2.1   53   +51     598 F             
  g1174__2398/A1                                                          +0     598               
  g1174__2398/ZN         NR3SKPBD1BWP16P90(timing)         2  2.3   49   +48     647 R             
  g1160__7482/B1                                                          +0     647               
  g1160__7482/ZN         IND2D0BWP16P90(timing)            4  3.8   87   +76     723 F             
  g1150/I                                                                 +0     723               
  g1150/ZN               INVSKND0P75BWP16P90(timing)       1  1.2   33   +47     770 R             
  g1138__1666/A1                                                          +0     770               
  g1138__1666/Z          AN2D0BWP16P90(timing)             1  1.2   22   +48     818 R             
  RC_CG_HIER_INST0/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                          +0     818               
    RC_CGIC_INST/CP      setup                                       0   +60     878 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                2000 R             
---------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1122ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST0/RC_CGIC_INST/E

path  20:

         Pin                      Type              Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------------------
(clock clk)              launch                                                  0 R             
(fp.sdc_line_33_106_1)   ext delay                                    +500     500 R             
write_if_we              in port                         2  2.0    0    +0     500 R             
g212__2398/A2                                                           +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)           3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1185__2802/A1                                                        +0     548               
  g1185__2802/ZN         ND2D0BWP16P90(timing)           2  2.2   57   +53     601 F             
  g1179__4319/A1                                                        +0     601               
  g1179__4319/ZN         NR3SKPBD1BWP16P90(timing)       2  2.3   50   +50     650 R             
  g1171__6417/B1                                                        +0     650               
  g1171__6417/ZN         IND2D0BWP16P90(timing)          4  3.8   87   +76     726 F             
  g1144__6260/A1                                                        +0     726               
  g1144__6260/ZN         NR2D0BWP16P90(timing)           1  1.2   46   +56     782 R             
  RC_CG_HIER_INST23/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                        +0     782               
    RC_CGIC_INST/CP      setup                                     0   +68     850 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                              2000 R             
-------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1150ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST23/RC_CGIC_INST/E

path  21:

         Pin                      Type              Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------------------
(clock clk)              launch                                                  0 R             
(fp.sdc_line_33_106_1)   ext delay                                    +500     500 R             
write_if_we              in port                         2  2.0    0    +0     500 R             
g212__2398/A2                                                           +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)           3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1185__2802/A1                                                        +0     548               
  g1185__2802/ZN         ND2D0BWP16P90(timing)           2  2.2   57   +53     601 F             
  g1179__4319/A1                                                        +0     601               
  g1179__4319/ZN         NR3SKPBD1BWP16P90(timing)       2  2.3   50   +50     650 R             
  g1171__6417/B1                                                        +0     650               
  g1171__6417/ZN         IND2D0BWP16P90(timing)          4  3.8   87   +76     726 F             
  g1145__4319/A1                                                        +0     726               
  g1145__4319/ZN         NR2D0BWP16P90(timing)           1  1.2   46   +56     782 R             
  RC_CG_HIER_INST22/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                        +0     782               
    RC_CGIC_INST/CP      setup                                     0   +68     850 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                              2000 R             
-------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1150ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST22/RC_CGIC_INST/E

path  22:

         Pin                      Type              Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------------------
(clock clk)              launch                                                  0 R             
(fp.sdc_line_33_106_1)   ext delay                                    +500     500 R             
write_if_we              in port                         2  2.0    0    +0     500 R             
g212__2398/A2                                                           +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)           3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1185__2802/A1                                                        +0     548               
  g1185__2802/ZN         ND2D0BWP16P90(timing)           2  2.2   57   +53     601 F             
  g1179__4319/A1                                                        +0     601               
  g1179__4319/ZN         NR3SKPBD1BWP16P90(timing)       2  2.3   50   +50     650 R             
  g1171__6417/B1                                                        +0     650               
  g1171__6417/ZN         IND2D0BWP16P90(timing)          4  3.8   87   +76     726 F             
  g1146__8428/A1                                                        +0     726               
  g1146__8428/ZN         NR2D0BWP16P90(timing)           1  1.2   46   +56     782 R             
  RC_CG_HIER_INST21/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                        +0     782               
    RC_CGIC_INST/CP      setup                                     0   +68     850 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                              2000 R             
-------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1150ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST21/RC_CGIC_INST/E

path  23:

         Pin                      Type              Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------------------
(clock clk)              launch                                                  0 R             
(fp.sdc_line_33_106_1)   ext delay                                    +500     500 R             
write_if_we              in port                         2  2.0    0    +0     500 R             
g212__2398/A2                                                           +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)           3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1185__2802/A1                                                        +0     548               
  g1185__2802/ZN         ND2D0BWP16P90(timing)           2  2.2   57   +53     601 F             
  g1178__6260/A1                                                        +0     601               
  g1178__6260/ZN         NR3SKPBD1BWP16P90(timing)       2  2.3   50   +50     650 R             
  g1172__5477/B1                                                        +0     650               
  g1172__5477/ZN         IND2D0BWP16P90(timing)          4  3.8   87   +76     726 F             
  g1149__3680/A1                                                        +0     726               
  g1149__3680/ZN         NR2D0BWP16P90(timing)           1  1.2   46   +56     782 R             
  RC_CG_HIER_INST19/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                        +0     782               
    RC_CGIC_INST/CP      setup                                     0   +68     850 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                              2000 R             
-------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1150ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST19/RC_CGIC_INST/E

path  24:

         Pin                      Type              Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------------------
(clock clk)              launch                                                  0 R             
(fp.sdc_line_33_106_1)   ext delay                                    +500     500 R             
write_if_we              in port                         2  2.0    0    +0     500 R             
g212__2398/A2                                                           +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)           3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1185__2802/A1                                                        +0     548               
  g1185__2802/ZN         ND2D0BWP16P90(timing)           2  2.2   57   +53     601 F             
  g1178__6260/A1                                                        +0     601               
  g1178__6260/ZN         NR3SKPBD1BWP16P90(timing)       2  2.3   50   +50     650 R             
  g1172__5477/B1                                                        +0     650               
  g1172__5477/ZN         IND2D0BWP16P90(timing)          4  3.8   87   +76     726 F             
  g1148__6783/A1                                                        +0     726               
  g1148__6783/ZN         NR2D0BWP16P90(timing)           1  1.2   46   +56     782 R             
  RC_CG_HIER_INST18/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                        +0     782               
    RC_CGIC_INST/CP      setup                                     0   +68     850 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                              2000 R             
-------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1150ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST18/RC_CGIC_INST/E

path  25:

         Pin                      Type              Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------------------
(clock clk)              launch                                                  0 R             
(fp.sdc_line_33_106_1)   ext delay                                    +500     500 R             
write_if_we              in port                         2  2.0    0    +0     500 R             
g212__2398/A2                                                           +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)           3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1185__2802/A1                                                        +0     548               
  g1185__2802/ZN         ND2D0BWP16P90(timing)           2  2.2   57   +53     601 F             
  g1178__6260/A1                                                        +0     601               
  g1178__6260/ZN         NR3SKPBD1BWP16P90(timing)       2  2.3   50   +50     650 R             
  g1172__5477/B1                                                        +0     650               
  g1172__5477/ZN         IND2D0BWP16P90(timing)          4  3.8   87   +76     726 F             
  g1147__5526/A1                                                        +0     726               
  g1147__5526/ZN         NR2D0BWP16P90(timing)           1  1.2   46   +56     782 R             
  RC_CG_HIER_INST17/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                        +0     782               
    RC_CGIC_INST/CP      setup                                     0   +68     850 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                              2000 R             
-------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1150ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST17/RC_CGIC_INST/E

path  26:

         Pin                      Type              Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------------------
(clock clk)              launch                                                  0 R             
(fp.sdc_line_33_106_1)   ext delay                                    +500     500 R             
write_if_we              in port                         2  2.0    0    +0     500 R             
g212__2398/A2                                                           +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)           3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1184__1617/B1                                                        +0     548               
  g1184__1617/ZN         IND2D0BWP16P90(timing)          2  2.1   53   +51     598 F             
  g1174__2398/A1                                                        +0     598               
  g1174__2398/ZN         NR3SKPBD1BWP16P90(timing)       2  2.3   49   +48     647 R             
  g1160__7482/B1                                                        +0     647               
  g1160__7482/ZN         IND2D0BWP16P90(timing)          4  3.8   87   +76     723 F             
  g1135__9945/A1                                                        +0     723               
  g1135__9945/ZN         NR2D0BWP16P90(timing)           1  1.2   45   +56     778 R             
  RC_CG_HIER_INST31/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                        +0     778               
    RC_CGIC_INST/CP      setup                                     0   +68     847 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                              2000 R             
-------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1153ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST31/RC_CGIC_INST/E

path  27:

         Pin                      Type              Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------------------
(clock clk)              launch                                                  0 R             
(fp.sdc_line_33_106_1)   ext delay                                    +500     500 R             
write_if_we              in port                         2  2.0    0    +0     500 R             
g212__2398/A2                                                           +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)           3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1184__1617/B1                                                        +0     548               
  g1184__1617/ZN         IND2D0BWP16P90(timing)          2  2.1   53   +51     598 F             
  g1174__2398/A1                                                        +0     598               
  g1174__2398/ZN         NR3SKPBD1BWP16P90(timing)       2  2.3   49   +48     647 R             
  g1160__7482/B1                                                        +0     647               
  g1160__7482/ZN         IND2D0BWP16P90(timing)          4  3.8   87   +76     723 F             
  g1136__2883/A1                                                        +0     723               
  g1136__2883/ZN         NR2D0BWP16P90(timing)           1  1.2   45   +56     778 R             
  RC_CG_HIER_INST30/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                        +0     778               
    RC_CGIC_INST/CP      setup                                     0   +68     847 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                              2000 R             
-------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1153ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST30/RC_CGIC_INST/E

path  28:

         Pin                      Type              Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------------------
(clock clk)              launch                                                  0 R             
(fp.sdc_line_33_106_1)   ext delay                                    +500     500 R             
write_if_we              in port                         2  2.0    0    +0     500 R             
g212__2398/A2                                                           +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)           3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1184__1617/B1                                                        +0     548               
  g1184__1617/ZN         IND2D0BWP16P90(timing)          2  2.1   53   +51     598 F             
  g1174__2398/A1                                                        +0     598               
  g1174__2398/ZN         NR3SKPBD1BWP16P90(timing)       2  2.3   49   +48     647 R             
  g1160__7482/B1                                                        +0     647               
  g1160__7482/ZN         IND2D0BWP16P90(timing)          4  3.8   87   +76     723 F             
  g1137__2346/A1                                                        +0     723               
  g1137__2346/ZN         NR2D0BWP16P90(timing)           1  1.2   45   +56     778 R             
  RC_CG_HIER_INST29/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                        +0     778               
    RC_CGIC_INST/CP      setup                                     0   +68     847 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                              2000 R             
-------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1153ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST29/RC_CGIC_INST/E

path  29:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g377__4733/A1                                                       +0     548               
  g377__4733/ZN          INR2D0BWP16P90(timing)        2  3.0   76   +73     620 R             
  g376__7482/B                                                        +0     620               
  g376__7482/CO          HA1D0BWP16P90(timing)         1  2.2   36   +74     695 R             
  g375__5115/B                                                        +0     695               
  g375__5115/S           HA1D0BWP16P90(timing)         3  3.5   47   +64     758 R             
  wbin_reg[1]/D          DFCNQD0BWP16P90(timing)                      +0     758               
  wbin_reg[1]/CP         setup                                   0   +58     817 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1183ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wbin_reg[1]/D

path  30:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1184__1617/B1                                                      +0     548               
  g1184__1617/ZN         IND2D0BWP16P90(timing)        2  2.1   53   +51     598 F             
  g1175__5107/A2                                                      +0     598               
  g1175__5107/Z          OR3D0BWP16P90(timing)         5  4.4   61   +94     693 F             
  g1152__2802/A1                                                      +0     693               
  g1152__2802/ZN         NR2D0BWP16P90(timing)         1  1.2   43   +47     740 R             
  RC_CG_HIER_INST12/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     740               
    RC_CGIC_INST/CP      setup                                   0   +67     807 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1193ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST12/RC_CGIC_INST/E

path  31:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1184__1617/B1                                                      +0     548               
  g1184__1617/ZN         IND2D0BWP16P90(timing)        2  2.1   53   +51     598 F             
  g1175__5107/A2                                                      +0     598               
  g1175__5107/Z          OR3D0BWP16P90(timing)         5  4.4   61   +94     693 F             
  g1157__6131/A1                                                      +0     693               
  g1157__6131/ZN         NR2D0BWP16P90(timing)         1  1.2   42   +47     740 R             
  RC_CG_HIER_INST11/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     740               
    RC_CGIC_INST/CP      setup                                   0   +67     807 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1193ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST11/RC_CGIC_INST/E

path  32:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1184__1617/B1                                                      +0     548               
  g1184__1617/ZN         IND2D0BWP16P90(timing)        2  2.1   53   +51     598 F             
  g1175__5107/A2                                                      +0     598               
  g1175__5107/Z          OR3D0BWP16P90(timing)         5  4.4   61   +94     693 F             
  g1158__1881/A1                                                      +0     693               
  g1158__1881/ZN         NR2D0BWP16P90(timing)         1  1.2   42   +47     740 R             
  RC_CG_HIER_INST10/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     740               
    RC_CGIC_INST/CP      setup                                   0   +67     807 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1193ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST10/RC_CGIC_INST/E

path  33:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g212__2398/A2                                                         +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1184__1617/B1                                                      +0     548               
  g1184__1617/ZN         IND2D0BWP16P90(timing)        2  2.1   53   +51     598 F             
  g1175__5107/A2                                                      +0     598               
  g1175__5107/Z          OR3D0BWP16P90(timing)         5  4.4   61   +94     693 F             
  g1155__8246/A1                                                      +0     693               
  g1155__8246/ZN         NR2D0BWP16P90(timing)         1  1.2   42   +47     740 R             
  RC_CG_HIER_INST9/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     740               
    RC_CGIC_INST/CP      setup                                   0   +67     807 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1193ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST9/RC_CGIC_INST/E

path  34:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
async_fifo_i_fifomem_inst
  mem_reg[0][0]/CP                                               0    +0       0 R             
  mem_reg[0][0]/Q        DFQD0BWP16P90(timing)         1  1.3   21   +96      96 F             
  g1014__7482/B2                                                      +0      96               
  g1014__7482/ZN         AOI22D0BWP16P90(timing)       1  1.2   42   +42     138 R             
  g884__5477/A4                                                       +0     138               
  g884__5477/ZN          ND4D0BWP16P90(timing)         1  1.3   73   +69     207 F             
  g855__6417/A1                                                       +0     207               
  g855__6417/Z           OR4D0BWP16P90(timing)         1  0.8   25   +90     297 F             
async_fifo_i_fifomem_inst/rdata[0] 
read_if_rdata[0]         interconnect                           25    +0     297 F             
                         out port                                     +0     297 F             
(fp.sdc_line_36_324_1)   ext delay                                  +500     797 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1203ps 
Start-point  : async_fifo_i_fifomem_inst/mem_reg[0][0]/CP
End-point    : read_if_rdata[0]

path  35:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
async_fifo_i_fifomem_inst
  mem_reg[0][1]/CP                                               0    +0       0 R             
  mem_reg[0][1]/Q        DFQD0BWP16P90(timing)         1  1.3   21   +96      96 F             
  g1011__6131/B2                                                      +0      96               
  g1011__6131/ZN         AOI22D0BWP16P90(timing)       1  1.2   42   +42     138 R             
  g882__7410/A4                                                       +0     138               
  g882__7410/ZN          ND4D0BWP16P90(timing)         1  1.3   73   +69     207 F             
  g852__2346/A1                                                       +0     207               
  g852__2346/Z           OR4D0BWP16P90(timing)         1  0.8   25   +90     297 F             
async_fifo_i_fifomem_inst/rdata[1] 
read_if_rdata[1]         interconnect                           25    +0     297 F             
                         out port                                     +0     297 F             
(fp.sdc_line_36_323_1)   ext delay                                  +500     797 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1203ps 
Start-point  : async_fifo_i_fifomem_inst/mem_reg[0][1]/CP
End-point    : read_if_rdata[1]

path  36:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
async_fifo_i_fifomem_inst
  mem_reg[0][2]/CP                                               0    +0       0 R             
  mem_reg[0][2]/Q        DFQD0BWP16P90(timing)         1  1.3   21   +96      96 F             
  g1009__8246/B2                                                      +0      96               
  g1009__8246/ZN         AOI22D0BWP16P90(timing)       1  1.2   42   +42     138 R             
  g873__5115/A4                                                       +0     138               
  g873__5115/ZN          ND4D0BWP16P90(timing)         1  1.3   73   +69     207 F             
  g856__5477/A1                                                       +0     207               
  g856__5477/Z           OR4D0BWP16P90(timing)         1  0.8   25   +90     297 F             
async_fifo_i_fifomem_inst/rdata[2] 
read_if_rdata[2]         interconnect                           25    +0     297 F             
                         out port                                     +0     297 F             
(fp.sdc_line_36_322_1)   ext delay                                  +500     797 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1203ps 
Start-point  : async_fifo_i_fifomem_inst/mem_reg[0][2]/CP
End-point    : read_if_rdata[2]

path  37:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
async_fifo_i_fifomem_inst
  mem_reg[0][3]/CP                                               0    +0       0 R             
  mem_reg[0][3]/Q        DFQD0BWP16P90(timing)         1  1.3   21   +96      96 F             
  g1015__4733/B2                                                      +0      96               
  g1015__4733/ZN         AOI22D0BWP16P90(timing)       1  1.2   42   +42     138 R             
  g886__5107/A4                                                       +0     138               
  g886__5107/ZN          ND4D0BWP16P90(timing)         1  1.3   73   +69     207 F             
  g853__1666/A1                                                       +0     207               
  g853__1666/Z           OR4D0BWP16P90(timing)         1  0.8   25   +90     297 F             
async_fifo_i_fifomem_inst/rdata[3] 
read_if_rdata[3]         interconnect                           25    +0     297 F             
                         out port                                     +0     297 F             
(fp.sdc_line_36_321_1)   ext delay                                  +500     797 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1203ps 
Start-point  : async_fifo_i_fifomem_inst/mem_reg[0][3]/CP
End-point    : read_if_rdata[3]

path  38:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
async_fifo_i_fifomem_inst
  mem_reg[0][4]/CP                                               0    +0       0 R             
  mem_reg[0][4]/Q        DFQD0BWP16P90(timing)         1  1.3   21   +96      96 F             
  g1012__1881/B2                                                      +0      96               
  g1012__1881/ZN         AOI22D0BWP16P90(timing)       1  1.2   42   +42     138 R             
  g883__6417/A4                                                       +0     138               
  g883__6417/ZN          ND4D0BWP16P90(timing)         1  1.3   73   +69     207 F             
  g849__9315/A1                                                       +0     207               
  g849__9315/Z           OR4D0BWP16P90(timing)         1  0.8   25   +90     297 F             
async_fifo_i_fifomem_inst/rdata[4] 
read_if_rdata[4]         interconnect                           25    +0     297 F             
                         out port                                     +0     297 F             
(fp.sdc_line_36_320_1)   ext delay                                  +500     797 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1203ps 
Start-point  : async_fifo_i_fifomem_inst/mem_reg[0][4]/CP
End-point    : read_if_rdata[4]

path  39:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
async_fifo_i_fifomem_inst
  mem_reg[0][5]/CP                                               0    +0       0 R             
  mem_reg[0][5]/Q        DFQD0BWP16P90(timing)         1  1.3   21   +96      96 F             
  g1016__6161/B2                                                      +0      96               
  g1016__6161/ZN         AOI22D0BWP16P90(timing)       1  1.2   42   +42     138 R             
  g887__6260/A4                                                       +0     138               
  g887__6260/ZN          ND4D0BWP16P90(timing)         1  1.3   73   +69     207 F             
  g854__7410/A1                                                       +0     207               
  g854__7410/Z           OR4D0BWP16P90(timing)         1  0.8   25   +90     297 F             
async_fifo_i_fifomem_inst/rdata[5] 
read_if_rdata[5]         interconnect                           25    +0     297 F             
                         out port                                     +0     297 F             
(fp.sdc_line_36_319_1)   ext delay                                  +500     797 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1203ps 
Start-point  : async_fifo_i_fifomem_inst/mem_reg[0][5]/CP
End-point    : read_if_rdata[5]

path  40:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
async_fifo_i_fifomem_inst
  mem_reg[0][6]/CP                                               0    +0       0 R             
  mem_reg[0][6]/Q        DFQD0BWP16P90(timing)         1  1.3   21   +96      96 F             
  g1010__7098/B2                                                      +0      96               
  g1010__7098/ZN         AOI22D0BWP16P90(timing)       1  1.2   42   +42     138 R             
  g881__1666/A4                                                       +0     138               
  g881__1666/ZN          ND4D0BWP16P90(timing)         1  1.3   73   +69     207 F             
  g850__9945/A1                                                       +0     207               
  g850__9945/Z           OR4D0BWP16P90(timing)         1  0.8   25   +90     297 F             
async_fifo_i_fifomem_inst/rdata[6] 
read_if_rdata[6]         interconnect                           25    +0     297 F             
                         out port                                     +0     297 F             
(fp.sdc_line_36_318_1)   ext delay                                  +500     797 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1203ps 
Start-point  : async_fifo_i_fifomem_inst/mem_reg[0][6]/CP
End-point    : read_if_rdata[6]

path  41:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
async_fifo_i_fifomem_inst
  mem_reg[0][7]/CP                                               0    +0       0 R             
  mem_reg[0][7]/Q        DFQD0BWP16P90(timing)         1  1.3   21   +96      96 F             
  g1013__5115/B2                                                      +0      96               
  g1013__5115/ZN         AOI22D0BWP16P90(timing)       1  1.2   42   +42     138 R             
  g885__2398/A4                                                       +0     138               
  g885__2398/ZN          ND4D0BWP16P90(timing)         1  1.3   73   +69     207 F             
  g851__2883/A1                                                       +0     207               
  g851__2883/Z           OR4D0BWP16P90(timing)         1  0.8   25   +90     297 F             
async_fifo_i_fifomem_inst/rdata[7] 
read_if_rdata[7]         interconnect                           25    +0     297 F             
                         out port                                     +0     297 F             
(fp.sdc_line_36_317_1)   ext delay                                  +500     797 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1203ps 
Start-point  : async_fifo_i_fifomem_inst/mem_reg[0][7]/CP
End-point    : read_if_rdata[7]

path  42:

         Pin                      Type              Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------------------
(clock clk)              launch                                                  0 R             
(fp.sdc_line_33_106_1)   ext delay                                    +500     500 R             
write_if_we              in port                         2  2.0    0    +0     500 R             
g212__2398/A2                                                           +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)           3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1185__2802/A1                                                        +0     548               
  g1185__2802/ZN         ND2D0BWP16P90(timing)           2  2.2   57   +53     601 F             
  g1179__4319/A1                                                        +0     601               
  g1179__4319/ZN         NR3SKPBD1BWP16P90(timing)       2  2.3   50   +50     650 R             
  g1177/I                                                               +0     650               
  g1177/ZN               CKND1BWP16P90(timing)           4  3.6   30   +37     688 F             
  g1169__1666/A1                                                        +0     688               
  g1169__1666/ZN         NR2D0BWP16P90(timing)           1  1.2   43   +37     724 R             
  RC_CG_HIER_INST8/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                        +0     724               
    RC_CGIC_INST/CP      setup                                     0   +67     791 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                              2000 R             
-------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1209ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST8/RC_CGIC_INST/E

path  43:

         Pin                      Type              Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------------------
(clock clk)              launch                                                  0 R             
(fp.sdc_line_33_106_1)   ext delay                                    +500     500 R             
write_if_we              in port                         2  2.0    0    +0     500 R             
g212__2398/A2                                                           +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)           3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1185__2802/A1                                                        +0     548               
  g1185__2802/ZN         ND2D0BWP16P90(timing)           2  2.2   57   +53     601 F             
  g1178__6260/A1                                                        +0     601               
  g1178__6260/ZN         NR3SKPBD1BWP16P90(timing)       2  2.3   50   +50     650 R             
  g1176/I                                                               +0     650               
  g1176/ZN               CKND1BWP16P90(timing)           4  3.6   30   +37     688 F             
  g1167__2883/A1                                                        +0     688               
  g1167__2883/ZN         NR2D0BWP16P90(timing)           1  1.2   43   +37     724 R             
  RC_CG_HIER_INST4/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                        +0     724               
    RC_CGIC_INST/CP      setup                                     0   +67     791 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                              2000 R             
-------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1209ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST4/RC_CGIC_INST/E

path  44:

         Pin                      Type              Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------------------
(clock clk)              launch                                                  0 R             
(fp.sdc_line_33_106_1)   ext delay                                    +500     500 R             
write_if_we              in port                         2  2.0    0    +0     500 R             
g212__2398/A2                                                           +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)           3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1185__2802/A1                                                        +0     548               
  g1185__2802/ZN         ND2D0BWP16P90(timing)           2  2.2   57   +53     601 F             
  g1179__4319/A1                                                        +0     601               
  g1179__4319/ZN         NR3SKPBD1BWP16P90(timing)       2  2.3   50   +50     650 R             
  g1177/I                                                               +0     650               
  g1177/ZN               CKND1BWP16P90(timing)           4  3.6   30   +37     688 F             
  g1168__2346/A1                                                        +0     688               
  g1168__2346/ZN         NR2D0BWP16P90(timing)           1  1.2   42   +37     724 R             
  RC_CG_HIER_INST7/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                        +0     724               
    RC_CGIC_INST/CP      setup                                     0   +67     791 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                              2000 R             
-------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1209ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST7/RC_CGIC_INST/E

path  45:

         Pin                      Type              Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------------------
(clock clk)              launch                                                  0 R             
(fp.sdc_line_33_106_1)   ext delay                                    +500     500 R             
write_if_we              in port                         2  2.0    0    +0     500 R             
g212__2398/A2                                                           +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)           3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1185__2802/A1                                                        +0     548               
  g1185__2802/ZN         ND2D0BWP16P90(timing)           2  2.2   57   +53     601 F             
  g1179__4319/A1                                                        +0     601               
  g1179__4319/ZN         NR3SKPBD1BWP16P90(timing)       2  2.3   50   +50     650 R             
  g1177/I                                                               +0     650               
  g1177/ZN               CKND1BWP16P90(timing)           4  3.6   30   +37     688 F             
  g1170__7410/A1                                                        +0     688               
  g1170__7410/ZN         NR2D0BWP16P90(timing)           1  1.2   42   +37     724 R             
  RC_CG_HIER_INST6/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                        +0     724               
    RC_CGIC_INST/CP      setup                                     0   +67     791 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                              2000 R             
-------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1209ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST6/RC_CGIC_INST/E

path  46:

         Pin                      Type              Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------------------
(clock clk)              launch                                                  0 R             
(fp.sdc_line_33_106_1)   ext delay                                    +500     500 R             
write_if_we              in port                         2  2.0    0    +0     500 R             
g212__2398/A2                                                           +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)           3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1185__2802/A1                                                        +0     548               
  g1185__2802/ZN         ND2D0BWP16P90(timing)           2  2.2   57   +53     601 F             
  g1179__4319/A1                                                        +0     601               
  g1179__4319/ZN         NR3SKPBD1BWP16P90(timing)       2  2.3   50   +50     650 R             
  g1177/I                                                               +0     650               
  g1177/ZN               CKND1BWP16P90(timing)           4  3.6   30   +37     688 F             
  g1166__9945/A1                                                        +0     688               
  g1166__9945/ZN         NR2D0BWP16P90(timing)           1  1.2   42   +37     724 R             
  RC_CG_HIER_INST5/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                        +0     724               
    RC_CGIC_INST/CP      setup                                     0   +67     791 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                              2000 R             
-------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1209ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST5/RC_CGIC_INST/E

path  47:

         Pin                      Type              Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------------------
(clock clk)              launch                                                  0 R             
(fp.sdc_line_33_106_1)   ext delay                                    +500     500 R             
write_if_we              in port                         2  2.0    0    +0     500 R             
g212__2398/A2                                                           +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)           3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1185__2802/A1                                                        +0     548               
  g1185__2802/ZN         ND2D0BWP16P90(timing)           2  2.2   57   +53     601 F             
  g1178__6260/A1                                                        +0     601               
  g1178__6260/ZN         NR3SKPBD1BWP16P90(timing)       2  2.3   50   +50     650 R             
  g1176/I                                                               +0     650               
  g1176/ZN               CKND1BWP16P90(timing)           4  3.6   30   +37     688 F             
  g1165__9315/A1                                                        +0     688               
  g1165__9315/ZN         NR2D0BWP16P90(timing)           1  1.2   42   +37     724 R             
  RC_CG_HIER_INST3/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                        +0     724               
    RC_CGIC_INST/CP      setup                                     0   +67     791 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                              2000 R             
-------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1209ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST3/RC_CGIC_INST/E

path  48:

         Pin                      Type              Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------------------
(clock clk)              launch                                                  0 R             
(fp.sdc_line_33_106_1)   ext delay                                    +500     500 R             
write_if_we              in port                         2  2.0    0    +0     500 R             
g212__2398/A2                                                           +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)           3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1185__2802/A1                                                        +0     548               
  g1185__2802/ZN         ND2D0BWP16P90(timing)           2  2.2   57   +53     601 F             
  g1178__6260/A1                                                        +0     601               
  g1178__6260/ZN         NR3SKPBD1BWP16P90(timing)       2  2.3   50   +50     650 R             
  g1176/I                                                               +0     650               
  g1176/ZN               CKND1BWP16P90(timing)           4  3.6   30   +37     688 F             
  g1164__6161/A1                                                        +0     688               
  g1164__6161/ZN         NR2D0BWP16P90(timing)           1  1.2   42   +37     724 R             
  RC_CG_HIER_INST2/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                        +0     724               
    RC_CGIC_INST/CP      setup                                     0   +67     791 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                              2000 R             
-------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1209ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST2/RC_CGIC_INST/E

path  49:

         Pin                      Type              Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------------------
(clock clk)              launch                                                  0 R             
(fp.sdc_line_33_106_1)   ext delay                                    +500     500 R             
write_if_we              in port                         2  2.0    0    +0     500 R             
g212__2398/A2                                                           +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)           3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1185__2802/A1                                                        +0     548               
  g1185__2802/ZN         ND2D0BWP16P90(timing)           2  2.2   57   +53     601 F             
  g1178__6260/A1                                                        +0     601               
  g1178__6260/ZN         NR3SKPBD1BWP16P90(timing)       2  2.3   50   +50     650 R             
  g1176/I                                                               +0     650               
  g1176/ZN               CKND1BWP16P90(timing)           4  3.6   30   +37     688 F             
  g1163__4733/A1                                                        +0     688               
  g1163__4733/ZN         NR2D0BWP16P90(timing)           1  1.2   42   +37     724 R             
  RC_CG_HIER_INST1/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                        +0     724               
    RC_CGIC_INST/CP      setup                                     0   +67     791 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                              2000 R             
-------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1209ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST1/RC_CGIC_INST/E

path  50:

         Pin                      Type              Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------------------
(clock clk)              launch                                                  0 R             
(fp.sdc_line_33_106_1)   ext delay                                    +500     500 R             
write_if_we              in port                         2  2.0    0    +0     500 R             
g212__2398/A2                                                           +0     500               
g212__2398/Z             AN2D0BWP16P90(timing)           3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g1184__1617/B1                                                        +0     548               
  g1184__1617/ZN         IND2D0BWP16P90(timing)          2  2.1   53   +51     598 F             
  g1174__2398/A1                                                        +0     598               
  g1174__2398/ZN         NR3SKPBD1BWP16P90(timing)       2  2.3   49   +48     647 R             
  g1173/I                                                               +0     647               
  g1173/ZN               CKND1BWP16P90(timing)           4  3.6   30   +37     684 F             
  g1151__1617/A1                                                        +0     684               
  g1151__1617/ZN         NR2D0BWP16P90(timing)           1  1.2   43   +37     721 R             
  RC_CG_HIER_INST16/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                        +0     721               
    RC_CGIC_INST/CP      setup                                     0   +67     788 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                              2000 R             
-------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1212ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST16/RC_CGIC_INST/E

