DECL|PLIC_IRQ_EN_BASE_ADDR|macro|PLIC_IRQ_EN_BASE_ADDR
DECL|PLIC_MAX_PRIORITY|macro|PLIC_MAX_PRIORITY
DECL|PLIC_PRIO_BASE_ADDR|macro|PLIC_PRIO_BASE_ADDR
DECL|PLIC_REG_BASE_ADDR|macro|PLIC_REG_BASE_ADDR
DECL|PRCI_BASE_ADDR|macro|PRCI_BASE_ADDR
DECL|RISCV_MTIMECMP_BASE|macro|RISCV_MTIMECMP_BASE
DECL|RISCV_MTIME_BASE|macro|RISCV_MTIME_BASE
DECL|RISCV_RAM_BASE|macro|RISCV_RAM_BASE
DECL|RISCV_RAM_SIZE|macro|RISCV_RAM_SIZE
DECL|SIFIVE_BACKUP_REG_BASE|macro|SIFIVE_BACKUP_REG_BASE
DECL|SIFIVE_PINMUX_0_BASE_ADDR|macro|SIFIVE_PINMUX_0_BASE_ADDR
DECL|SIFIVE_PINMUX_IOF0|macro|SIFIVE_PINMUX_IOF0
DECL|SIFIVE_PINMUX_IOF1|macro|SIFIVE_PINMUX_IOF1
DECL|SIFIVE_PINMUX_PINS|macro|SIFIVE_PINMUX_PINS
DECL|SIFIVE_PMUCAUSE|macro|SIFIVE_PMUCAUSE
DECL|SIFIVE_PMUIE|macro|SIFIVE_PMUIE
DECL|SIFIVE_PMUKEY|macro|SIFIVE_PMUKEY
DECL|SIFIVE_PMUSLEEP|macro|SIFIVE_PMUSLEEP
DECL|SIFIVE_SLEEP_KEY_VAL|macro|SIFIVE_SLEEP_KEY_VAL
DECL|__RISCV32_SIFIVE_FREEDOM_SOC_H_|macro|__RISCV32_SIFIVE_FREEDOM_SOC_H_
