INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/src/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/src/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/src/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/src/decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/processor_arm.srcs/sources_1/new/execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2_E
INFO: [VRFC 10-311] analyzing module adder_E
INFO: [VRFC 10-311] analyzing module mux_E
INFO: [VRFC 10-311] analyzing module alu_E
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/processor_arm.srcs/sources_1/new/fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module flopr_F
INFO: [VRFC 10-311] analyzing module adder_F
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/processor_arm.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/processor_arm.srcs/sources_1/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/src/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/src/processor_arm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_arm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/processor_arm.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/processor_arm.srcs/sources_1/new/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/src/writeback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/justyxx/Julian/Vivado/Projects/lab1-adc2025-g01/processor_arm/tb/processor_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
