* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Dec 7 2021 19:29:01

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : iac_raw_buf_N_776
T_11_19_wire_logic_cluster/lc_2/out
T_6_19_sp12_h_l_0
T_17_19_sp12_v_t_23
T_17_24_lc_trk_g2_7
T_17_24_wire_logic_cluster/lc_0/in_1

T_11_19_wire_logic_cluster/lc_2/out
T_12_19_sp4_h_l_4
T_14_19_lc_trk_g3_1
T_14_19_wire_logic_cluster/lc_1/in_3

T_11_19_wire_logic_cluster/lc_2/out
T_12_19_sp4_h_l_4
T_16_19_sp4_h_l_0
T_18_19_lc_trk_g3_5
T_18_19_input_2_0
T_18_19_wire_logic_cluster/lc_0/in_2

T_11_19_wire_logic_cluster/lc_2/out
T_6_19_sp12_h_l_0
T_17_19_sp12_v_t_23
T_17_21_sp4_v_t_43
T_16_24_lc_trk_g3_3
T_16_24_input_2_0
T_16_24_wire_logic_cluster/lc_0/in_2

T_11_19_wire_logic_cluster/lc_2/out
T_12_19_sp4_h_l_4
T_15_19_sp4_v_t_41
T_15_20_lc_trk_g2_1
T_15_20_wire_logic_cluster/lc_4/in_3

T_11_19_wire_logic_cluster/lc_2/out
T_12_19_sp4_h_l_4
T_15_19_sp4_v_t_41
T_15_20_lc_trk_g2_1
T_15_20_wire_logic_cluster/lc_0/in_3

End 

Net : n19803
T_17_26_wire_logic_cluster/lc_5/cout
T_17_26_wire_logic_cluster/lc_6/in_3

End 

Net : acadc_dtrig_i
T_11_19_wire_logic_cluster/lc_4/out
T_11_19_lc_trk_g1_4
T_11_19_wire_logic_cluster/lc_2/in_3

T_11_19_wire_logic_cluster/lc_4/out
T_10_19_sp4_h_l_0
T_13_19_sp4_v_t_40
T_13_20_lc_trk_g3_0
T_13_20_wire_logic_cluster/lc_0/in_3

T_11_19_wire_logic_cluster/lc_4/out
T_11_17_sp4_v_t_37
T_12_21_sp4_h_l_6
T_15_17_sp4_v_t_37
T_14_20_lc_trk_g2_5
T_14_20_wire_logic_cluster/lc_4/in_3

T_11_19_wire_logic_cluster/lc_4/out
T_11_17_sp4_v_t_37
T_12_21_sp4_h_l_6
T_14_21_lc_trk_g3_3
T_14_21_wire_logic_cluster/lc_5/in_3

T_11_19_wire_logic_cluster/lc_4/out
T_11_19_lc_trk_g1_4
T_11_19_wire_logic_cluster/lc_4/in_3

End 

Net : acadc_dtrig_v
T_10_20_wire_logic_cluster/lc_4/out
T_11_19_lc_trk_g3_4
T_11_19_wire_logic_cluster/lc_2/in_1

T_10_20_wire_logic_cluster/lc_4/out
T_11_20_sp4_h_l_8
T_13_20_lc_trk_g2_5
T_13_20_wire_logic_cluster/lc_0/in_1

T_10_20_wire_logic_cluster/lc_4/out
T_11_20_sp4_h_l_8
T_14_20_sp4_v_t_45
T_14_21_lc_trk_g3_5
T_14_21_wire_logic_cluster/lc_5/in_1

T_10_20_wire_logic_cluster/lc_4/out
T_11_20_sp4_h_l_8
T_15_20_sp4_h_l_4
T_14_20_lc_trk_g1_4
T_14_20_wire_logic_cluster/lc_4/in_1

T_10_20_wire_logic_cluster/lc_4/out
T_9_20_sp4_h_l_0
T_10_20_lc_trk_g2_0
T_10_20_wire_logic_cluster/lc_4/in_0

End 

Net : n19802
T_17_26_wire_logic_cluster/lc_4/cout
T_17_26_wire_logic_cluster/lc_5/in_3

Net : n21041
T_15_20_wire_logic_cluster/lc_6/out
T_14_20_lc_trk_g2_6
T_14_20_wire_logic_cluster/lc_5/in_3

T_15_20_wire_logic_cluster/lc_6/out
T_15_20_lc_trk_g2_6
T_15_20_wire_logic_cluster/lc_5/in_3

End 

Net : n30
T_16_15_wire_logic_cluster/lc_0/out
T_16_13_sp4_v_t_45
T_13_17_sp4_h_l_8
T_16_17_sp4_v_t_36
T_15_20_lc_trk_g2_4
T_15_20_input_2_6
T_15_20_wire_logic_cluster/lc_6/in_2

T_16_15_wire_logic_cluster/lc_0/out
T_16_13_sp4_v_t_45
T_16_17_sp4_v_t_46
T_15_20_lc_trk_g3_6
T_15_20_wire_logic_cluster/lc_2/in_3

End 

Net : n21_adj_1594
T_17_13_wire_logic_cluster/lc_1/out
T_17_11_sp4_v_t_47
T_16_15_lc_trk_g2_2
T_16_15_input_2_0
T_16_15_wire_logic_cluster/lc_0/in_2

End 

Net : n21042_cascade_
T_14_20_wire_logic_cluster/lc_5/ltout
T_14_20_wire_logic_cluster/lc_6/in_2

End 

Net : req_data_cnt_10
T_16_15_wire_logic_cluster/lc_1/out
T_17_13_sp4_v_t_46
T_17_9_sp4_v_t_39
T_17_13_lc_trk_g1_2
T_17_13_input_2_1
T_17_13_wire_logic_cluster/lc_1/in_2

T_16_15_wire_logic_cluster/lc_1/out
T_17_13_sp4_v_t_46
T_17_17_lc_trk_g1_3
T_17_17_wire_logic_cluster/lc_5/in_3

T_16_15_wire_logic_cluster/lc_1/out
T_16_15_lc_trk_g3_1
T_16_15_wire_logic_cluster/lc_1/in_3

End 

Net : n21030_cascade_
T_14_20_wire_logic_cluster/lc_6/ltout
T_14_20_wire_logic_cluster/lc_7/in_2

End 

Net : n19801
T_17_26_wire_logic_cluster/lc_3/cout
T_17_26_wire_logic_cluster/lc_4/in_3

Net : n19800
T_17_26_wire_logic_cluster/lc_2/cout
T_17_26_wire_logic_cluster/lc_3/in_3

Net : n19799
T_17_26_wire_logic_cluster/lc_1/cout
T_17_26_wire_logic_cluster/lc_2/in_3

Net : req_data_cnt_15
T_16_15_wire_logic_cluster/lc_3/out
T_17_11_sp4_v_t_42
T_17_14_lc_trk_g0_2
T_17_14_input_2_0
T_17_14_wire_logic_cluster/lc_0/in_2

T_16_15_wire_logic_cluster/lc_3/out
T_17_11_sp4_v_t_42
T_14_15_sp4_h_l_7
T_17_15_sp4_v_t_37
T_14_19_sp4_h_l_0
T_14_19_lc_trk_g0_5
T_14_19_wire_logic_cluster/lc_7/in_0

T_16_15_wire_logic_cluster/lc_3/out
T_16_15_lc_trk_g1_3
T_16_15_wire_logic_cluster/lc_3/in_3

End 

Net : req_data_cnt_12
T_17_14_wire_logic_cluster/lc_3/out
T_17_13_lc_trk_g1_3
T_17_13_wire_logic_cluster/lc_1/in_3

T_17_14_wire_logic_cluster/lc_3/out
T_17_14_lc_trk_g1_3
T_17_14_wire_logic_cluster/lc_1/in_3

T_17_14_wire_logic_cluster/lc_3/out
T_17_14_lc_trk_g1_3
T_17_14_wire_logic_cluster/lc_3/in_3

End 

Net : n24
T_17_14_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g1_0
T_16_15_wire_logic_cluster/lc_0/in_3

End 

Net : n19798
T_17_26_wire_logic_cluster/lc_0/cout
T_17_26_wire_logic_cluster/lc_1/in_3

Net : n21085
T_21_15_wire_logic_cluster/lc_5/out
T_20_16_lc_trk_g1_5
T_20_16_wire_logic_cluster/lc_5/in_3

T_21_15_wire_logic_cluster/lc_5/out
T_21_16_lc_trk_g1_5
T_21_16_wire_logic_cluster/lc_5/in_3

T_21_15_wire_logic_cluster/lc_5/out
T_21_14_sp4_v_t_42
T_21_18_lc_trk_g1_7
T_21_18_wire_logic_cluster/lc_5/in_3

T_21_15_wire_logic_cluster/lc_5/out
T_21_14_sp4_v_t_42
T_21_17_lc_trk_g1_2
T_21_17_wire_logic_cluster/lc_6/in_3

T_21_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_2
T_23_15_sp4_v_t_39
T_22_19_lc_trk_g1_2
T_22_19_wire_logic_cluster/lc_6/in_3

End 

Net : n14958
T_19_16_wire_logic_cluster/lc_3/out
T_20_13_sp4_v_t_47
T_20_17_sp4_v_t_36
T_21_17_sp4_h_l_1
T_17_17_sp4_h_l_4
T_18_17_lc_trk_g2_4
T_18_17_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_3/out
T_20_13_sp4_v_t_47
T_20_17_sp4_v_t_36
T_21_17_sp4_h_l_1
T_17_17_sp4_h_l_4
T_18_17_lc_trk_g2_4
T_18_17_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_3/out
T_20_13_sp4_v_t_47
T_20_17_sp4_v_t_36
T_21_17_sp4_h_l_1
T_17_17_sp4_h_l_4
T_18_17_lc_trk_g2_4
T_18_17_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_3/out
T_20_13_sp4_v_t_47
T_20_17_sp4_v_t_36
T_20_13_sp4_v_t_41
T_20_17_lc_trk_g0_4
T_20_17_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp12_v_t_22
T_19_16_sp4_v_t_44
T_19_19_lc_trk_g0_4
T_19_19_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_3/out
T_20_13_sp4_v_t_47
T_20_17_sp4_v_t_36
T_19_18_lc_trk_g2_4
T_19_18_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_3/out
T_13_16_sp12_h_l_1
T_18_16_lc_trk_g1_5
T_18_16_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_3/out
T_19_15_sp12_v_t_22
T_19_17_lc_trk_g3_5
T_19_17_wire_logic_cluster/lc_5/s_r

End 

Net : n12_adj_1596_cascade_
T_20_16_wire_logic_cluster/lc_6/ltout
T_20_16_wire_logic_cluster/lc_7/in_2

End 

Net : bfn_13_20_0_
T_17_26_wire_logic_cluster/carry_in_mux/cout
T_17_26_wire_logic_cluster/lc_0/in_3

Net : comm_data_vld
T_20_15_wire_logic_cluster/lc_0/out
T_21_15_lc_trk_g1_0
T_21_15_input_2_5
T_21_15_wire_logic_cluster/lc_5/in_2

T_20_15_wire_logic_cluster/lc_0/out
T_19_15_sp4_h_l_8
T_22_11_sp4_v_t_45
T_22_14_lc_trk_g1_5
T_22_14_wire_logic_cluster/lc_3/in_3

T_20_15_wire_logic_cluster/lc_0/out
T_21_15_sp4_h_l_0
T_23_15_lc_trk_g2_5
T_23_15_wire_logic_cluster/lc_6/in_3

T_20_15_wire_logic_cluster/lc_0/out
T_19_15_sp4_h_l_8
T_18_15_sp4_v_t_45
T_18_18_lc_trk_g1_5
T_18_18_wire_logic_cluster/lc_5/in_3

T_20_15_wire_logic_cluster/lc_0/out
T_21_15_sp4_h_l_0
T_22_15_lc_trk_g2_0
T_22_15_wire_logic_cluster/lc_2/in_0

T_20_15_wire_logic_cluster/lc_0/out
T_21_15_sp4_h_l_0
T_23_15_lc_trk_g2_5
T_23_15_wire_logic_cluster/lc_7/in_0

T_20_15_wire_logic_cluster/lc_0/out
T_21_15_sp4_h_l_0
T_22_15_lc_trk_g2_0
T_22_15_wire_logic_cluster/lc_7/in_3

T_20_15_wire_logic_cluster/lc_0/out
T_21_15_sp4_h_l_0
T_23_15_lc_trk_g2_5
T_23_15_wire_logic_cluster/lc_0/in_3

T_20_15_wire_logic_cluster/lc_0/out
T_21_15_sp4_h_l_0
T_22_15_lc_trk_g2_0
T_22_15_wire_logic_cluster/lc_5/in_3

T_20_15_wire_logic_cluster/lc_0/out
T_19_15_sp4_h_l_8
T_18_15_sp4_v_t_45
T_18_18_lc_trk_g1_5
T_18_18_wire_logic_cluster/lc_2/in_0

T_20_15_wire_logic_cluster/lc_0/out
T_21_15_sp4_h_l_0
T_23_15_lc_trk_g2_5
T_23_15_wire_logic_cluster/lc_2/in_3

T_20_15_wire_logic_cluster/lc_0/out
T_21_15_sp4_h_l_0
T_23_15_lc_trk_g2_5
T_23_15_wire_logic_cluster/lc_5/in_0

T_20_15_wire_logic_cluster/lc_0/out
T_19_15_sp4_h_l_8
T_18_15_sp4_v_t_45
T_18_18_lc_trk_g1_5
T_18_18_wire_logic_cluster/lc_0/in_0

T_20_15_wire_logic_cluster/lc_0/out
T_21_15_sp4_h_l_0
T_24_15_sp4_v_t_37
T_23_16_lc_trk_g2_5
T_23_16_wire_logic_cluster/lc_1/in_0

T_20_15_wire_logic_cluster/lc_0/out
T_21_15_sp4_h_l_0
T_24_15_sp4_v_t_37
T_23_16_lc_trk_g2_5
T_23_16_wire_logic_cluster/lc_0/in_3

End 

Net : n21474_cascade_
T_20_16_wire_logic_cluster/lc_5/ltout
T_20_16_wire_logic_cluster/lc_6/in_2

End 

Net : n12184
T_20_16_wire_logic_cluster/lc_7/out
T_19_16_lc_trk_g3_7
T_19_16_wire_logic_cluster/lc_3/in_3

T_20_16_wire_logic_cluster/lc_7/out
T_20_14_sp4_v_t_43
T_20_18_sp4_v_t_43
T_19_19_lc_trk_g3_3
T_19_19_wire_logic_cluster/lc_0/cen

T_20_16_wire_logic_cluster/lc_7/out
T_20_13_sp4_v_t_38
T_17_17_sp4_h_l_3
T_18_17_lc_trk_g3_3
T_18_17_wire_logic_cluster/lc_0/cen

T_20_16_wire_logic_cluster/lc_7/out
T_20_13_sp4_v_t_38
T_17_17_sp4_h_l_3
T_18_17_lc_trk_g3_3
T_18_17_wire_logic_cluster/lc_0/cen

T_20_16_wire_logic_cluster/lc_7/out
T_20_13_sp4_v_t_38
T_17_17_sp4_h_l_3
T_18_17_lc_trk_g3_3
T_18_17_wire_logic_cluster/lc_0/cen

T_20_16_wire_logic_cluster/lc_7/out
T_20_14_sp4_v_t_43
T_17_18_sp4_h_l_6
T_19_18_lc_trk_g3_3
T_19_18_wire_logic_cluster/lc_3/cen

T_20_16_wire_logic_cluster/lc_7/out
T_18_16_sp12_h_l_1
T_18_16_lc_trk_g0_2
T_18_16_wire_logic_cluster/lc_5/cen

T_20_16_wire_logic_cluster/lc_7/out
T_20_15_sp4_v_t_46
T_20_17_lc_trk_g3_3
T_20_17_wire_logic_cluster/lc_4/cen

T_20_16_wire_logic_cluster/lc_7/out
T_20_14_sp4_v_t_43
T_19_17_lc_trk_g3_3
T_19_17_wire_logic_cluster/lc_6/cen

End 

Net : n44_cascade_
T_21_16_wire_logic_cluster/lc_6/ltout
T_21_16_wire_logic_cluster/lc_7/in_2

End 

Net : n12260
T_21_16_wire_logic_cluster/lc_7/out
T_21_14_sp4_v_t_43
T_20_18_lc_trk_g1_6
T_20_18_wire_logic_cluster/lc_5/in_0

T_21_16_wire_logic_cluster/lc_7/out
T_21_16_sp4_h_l_3
T_20_16_sp4_v_t_38
T_20_20_sp4_v_t_38
T_20_22_lc_trk_g3_3
T_20_22_wire_logic_cluster/lc_3/cen

T_21_16_wire_logic_cluster/lc_7/out
T_21_16_sp4_h_l_3
T_17_16_sp4_h_l_3
T_16_16_sp4_v_t_38
T_16_18_lc_trk_g3_3
T_16_18_wire_logic_cluster/lc_0/cen

T_21_16_wire_logic_cluster/lc_7/out
T_21_16_sp4_h_l_3
T_17_16_sp4_h_l_3
T_16_16_sp4_v_t_38
T_15_18_lc_trk_g1_3
T_15_18_wire_logic_cluster/lc_1/cen

T_21_16_wire_logic_cluster/lc_7/out
T_21_14_sp4_v_t_43
T_21_18_sp4_v_t_44
T_20_20_lc_trk_g0_2
T_20_20_wire_logic_cluster/lc_0/cen

T_21_16_wire_logic_cluster/lc_7/out
T_21_16_sp4_h_l_3
T_20_16_sp4_v_t_38
T_19_20_lc_trk_g1_3
T_19_20_wire_logic_cluster/lc_0/cen

T_21_16_wire_logic_cluster/lc_7/out
T_21_16_sp4_h_l_3
T_20_16_sp4_v_t_38
T_20_20_sp4_v_t_43
T_20_21_lc_trk_g3_3
T_20_21_wire_logic_cluster/lc_3/cen

T_21_16_wire_logic_cluster/lc_7/out
T_22_15_sp4_v_t_47
T_19_19_sp4_h_l_3
T_20_19_lc_trk_g3_3
T_20_19_wire_logic_cluster/lc_0/cen

T_21_16_wire_logic_cluster/lc_7/out
T_21_14_sp4_v_t_43
T_18_18_sp4_h_l_11
T_17_18_lc_trk_g1_3
T_17_18_wire_logic_cluster/lc_6/cen

End 

Net : n21477_cascade_
T_21_16_wire_logic_cluster/lc_5/ltout
T_21_16_wire_logic_cluster/lc_6/in_2

End 

Net : n14965
T_20_18_wire_logic_cluster/lc_5/out
T_21_18_sp4_h_l_10
T_17_18_sp4_h_l_1
T_20_18_sp4_v_t_36
T_20_21_lc_trk_g0_4
T_20_21_wire_logic_cluster/lc_5/s_r

T_20_18_wire_logic_cluster/lc_5/out
T_21_18_sp4_h_l_10
T_20_18_sp4_v_t_41
T_17_18_sp4_h_l_4
T_16_18_lc_trk_g0_4
T_16_18_wire_logic_cluster/lc_5/s_r

T_20_18_wire_logic_cluster/lc_5/out
T_21_18_sp4_h_l_10
T_17_18_sp4_h_l_1
T_13_18_sp4_h_l_9
T_15_18_lc_trk_g2_4
T_15_18_wire_logic_cluster/lc_5/s_r

T_20_18_wire_logic_cluster/lc_5/out
T_21_18_sp4_h_l_10
T_20_18_sp4_v_t_41
T_19_20_lc_trk_g0_4
T_19_20_wire_logic_cluster/lc_5/s_r

T_20_18_wire_logic_cluster/lc_5/out
T_21_18_sp4_h_l_10
T_20_18_sp4_v_t_41
T_20_22_lc_trk_g0_4
T_20_22_wire_logic_cluster/lc_5/s_r

T_20_18_wire_logic_cluster/lc_5/out
T_21_16_sp4_v_t_38
T_18_20_sp4_h_l_8
T_20_20_lc_trk_g3_5
T_20_20_wire_logic_cluster/lc_5/s_r

T_20_18_wire_logic_cluster/lc_5/out
T_21_18_sp4_h_l_10
T_17_18_sp4_h_l_1
T_17_18_lc_trk_g0_4
T_17_18_wire_logic_cluster/lc_5/s_r

T_20_18_wire_logic_cluster/lc_5/out
T_20_19_lc_trk_g1_5
T_20_19_wire_logic_cluster/lc_5/s_r

End 

Net : req_data_cnt_14
T_15_16_wire_logic_cluster/lc_5/out
T_16_15_lc_trk_g2_5
T_16_15_input_2_7
T_16_15_wire_logic_cluster/lc_7/in_2

T_15_16_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g2_5
T_15_16_wire_logic_cluster/lc_6/in_3

T_15_16_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g2_5
T_15_16_wire_logic_cluster/lc_5/in_0

End 

Net : n23
T_16_15_wire_logic_cluster/lc_7/out
T_16_15_lc_trk_g3_7
T_16_15_wire_logic_cluster/lc_0/in_0

End 

Net : n22
T_17_14_wire_logic_cluster/lc_5/out
T_16_15_lc_trk_g0_5
T_16_15_wire_logic_cluster/lc_0/in_1

End 

Net : req_data_cnt_2
T_17_14_wire_logic_cluster/lc_7/out
T_17_14_lc_trk_g0_7
T_17_14_input_2_5
T_17_14_wire_logic_cluster/lc_5/in_2

T_17_14_wire_logic_cluster/lc_7/out
T_17_9_sp12_v_t_22
T_17_18_lc_trk_g3_6
T_17_18_wire_logic_cluster/lc_4/in_3

T_17_14_wire_logic_cluster/lc_7/out
T_17_14_lc_trk_g0_7
T_17_14_input_2_7
T_17_14_wire_logic_cluster/lc_7/in_2

End 

Net : n21013
T_22_15_wire_logic_cluster/lc_0/out
T_22_15_lc_trk_g1_0
T_22_15_wire_logic_cluster/lc_6/in_3

End 

Net : n4
T_22_14_wire_logic_cluster/lc_6/out
T_22_15_lc_trk_g1_6
T_22_15_wire_logic_cluster/lc_0/in_3

End 

Net : n21033
T_22_15_wire_logic_cluster/lc_6/out
T_22_9_sp12_v_t_23
T_22_16_lc_trk_g3_3
T_22_16_wire_logic_cluster/lc_5/cen

End 

Net : n1348
T_22_14_wire_logic_cluster/lc_3/out
T_22_14_lc_trk_g0_3
T_22_14_wire_logic_cluster/lc_6/in_3

T_22_14_wire_logic_cluster/lc_3/out
T_22_14_lc_trk_g0_3
T_22_14_wire_logic_cluster/lc_1/in_0

End 

Net : req_data_cnt_11
T_16_15_wire_logic_cluster/lc_2/out
T_16_15_lc_trk_g0_2
T_16_15_wire_logic_cluster/lc_7/in_3

T_16_15_wire_logic_cluster/lc_2/out
T_11_15_sp12_h_l_0
T_10_15_sp12_v_t_23
T_10_18_lc_trk_g2_3
T_10_18_wire_logic_cluster/lc_0/in_3

T_16_15_wire_logic_cluster/lc_2/out
T_16_15_lc_trk_g0_2
T_16_15_wire_logic_cluster/lc_2/in_0

End 

Net : n6541
T_23_15_wire_logic_cluster/lc_6/out
T_22_14_lc_trk_g2_6
T_22_14_wire_logic_cluster/lc_5/in_3

End 

Net : n21139_cascade_
T_22_14_wire_logic_cluster/lc_5/ltout
T_22_14_wire_logic_cluster/lc_6/in_2

End 

Net : iac_raw_buf_N_774
T_14_19_wire_logic_cluster/lc_1/out
T_14_16_sp4_v_t_42
T_15_20_sp4_h_l_1
T_19_20_sp4_h_l_1
T_23_20_sp4_h_l_4
T_26_16_sp4_v_t_41
T_26_12_sp4_v_t_41
T_26_8_sp4_v_t_41
T_25_10_lc_trk_g0_4
T_25_10_wire_bram/ram/WE

T_14_19_wire_logic_cluster/lc_1/out
T_14_16_sp4_v_t_42
T_15_20_sp4_h_l_1
T_19_20_sp4_h_l_1
T_22_16_sp4_v_t_36
T_22_12_sp4_v_t_44
T_22_8_sp4_v_t_44
T_23_8_sp4_h_l_9
T_25_8_lc_trk_g2_4
T_25_8_wire_bram/ram/WE

T_14_19_wire_logic_cluster/lc_1/out
T_14_16_sp4_v_t_42
T_15_20_sp4_h_l_1
T_19_20_sp4_h_l_1
T_23_20_sp4_h_l_4
T_26_16_sp4_v_t_41
T_26_12_sp4_v_t_41
T_25_14_lc_trk_g0_4
T_25_14_wire_bram/ram/WE

T_14_19_wire_logic_cluster/lc_1/out
T_14_16_sp4_v_t_42
T_15_20_sp4_h_l_1
T_19_20_sp4_h_l_1
T_23_20_sp4_h_l_4
T_26_20_sp4_v_t_41
T_26_24_sp4_v_t_41
T_25_26_lc_trk_g0_4
T_25_26_wire_bram/ram/WE

T_14_19_wire_logic_cluster/lc_1/out
T_14_16_sp4_v_t_42
T_15_20_sp4_h_l_1
T_19_20_sp4_h_l_1
T_22_16_sp4_v_t_36
T_22_12_sp4_v_t_44
T_23_12_sp4_h_l_9
T_25_12_lc_trk_g2_4
T_25_12_wire_bram/ram/WE

T_14_19_wire_logic_cluster/lc_1/out
T_10_19_sp12_h_l_1
T_9_7_sp12_v_t_22
T_9_12_sp4_v_t_40
T_9_8_sp4_v_t_40
T_8_12_lc_trk_g1_5
T_8_12_wire_bram/ram/WE

T_14_19_wire_logic_cluster/lc_1/out
T_14_16_sp4_v_t_42
T_15_20_sp4_h_l_1
T_19_20_sp4_h_l_1
T_23_20_sp4_h_l_4
T_26_16_sp4_v_t_41
T_25_18_lc_trk_g0_4
T_25_18_wire_bram/ram/WE

T_14_19_wire_logic_cluster/lc_1/out
T_14_16_sp4_v_t_42
T_15_20_sp4_h_l_1
T_19_20_sp4_h_l_1
T_23_20_sp4_h_l_4
T_26_20_sp4_v_t_41
T_25_22_lc_trk_g0_4
T_25_22_wire_bram/ram/WE

T_14_19_wire_logic_cluster/lc_1/out
T_14_16_sp4_v_t_42
T_15_20_sp4_h_l_1
T_19_20_sp4_h_l_1
T_22_16_sp4_v_t_36
T_23_16_sp4_h_l_1
T_25_16_lc_trk_g2_4
T_25_16_wire_bram/ram/WE

T_14_19_wire_logic_cluster/lc_1/out
T_14_16_sp4_v_t_42
T_15_20_sp4_h_l_1
T_19_20_sp4_h_l_1
T_22_20_sp4_v_t_36
T_23_24_sp4_h_l_1
T_25_24_lc_trk_g2_4
T_25_24_wire_bram/ram/WE

T_14_19_wire_logic_cluster/lc_1/out
T_10_19_sp12_h_l_1
T_9_7_sp12_v_t_22
T_9_12_sp4_v_t_40
T_8_14_lc_trk_g1_5
T_8_14_wire_bram/ram/WE

T_14_19_wire_logic_cluster/lc_1/out
T_14_16_sp4_v_t_42
T_15_20_sp4_h_l_1
T_19_20_sp4_h_l_1
T_23_20_sp4_h_l_9
T_25_20_lc_trk_g2_4
T_25_20_wire_bram/ram/WE

End 

Net : req_data_cnt_7
T_16_15_wire_logic_cluster/lc_4/out
T_17_14_lc_trk_g2_4
T_17_14_wire_logic_cluster/lc_5/in_3

T_16_15_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_41
T_18_18_sp4_h_l_4
T_21_18_sp4_v_t_41
T_21_21_lc_trk_g1_1
T_21_21_wire_logic_cluster/lc_1/in_3

T_16_15_wire_logic_cluster/lc_4/out
T_16_15_lc_trk_g1_4
T_16_15_wire_logic_cluster/lc_4/in_3

End 

Net : n22479
T_15_20_wire_logic_cluster/lc_3/out
T_15_20_lc_trk_g1_3
T_15_20_wire_logic_cluster/lc_1/in_3

End 

Net : n21501_cascade_
T_15_20_wire_logic_cluster/lc_2/ltout
T_15_20_wire_logic_cluster/lc_3/in_2

End 

Net : req_data_cnt_9
T_17_14_wire_logic_cluster/lc_4/out
T_17_14_lc_trk_g1_4
T_17_14_wire_logic_cluster/lc_0/in_3

T_17_14_wire_logic_cluster/lc_4/out
T_17_13_sp4_v_t_40
T_18_17_sp4_h_l_11
T_20_17_lc_trk_g3_6
T_20_17_wire_logic_cluster/lc_2/in_3

T_17_14_wire_logic_cluster/lc_4/out
T_17_14_lc_trk_g1_4
T_17_14_wire_logic_cluster/lc_4/in_3

End 

Net : n19796
T_17_25_wire_logic_cluster/lc_6/cout
T_17_25_wire_logic_cluster/lc_7/in_3

Net : n11989
T_14_21_wire_logic_cluster/lc_1/out
T_14_19_sp4_v_t_47
T_14_15_sp4_v_t_36
T_15_15_sp4_h_l_1
T_17_15_lc_trk_g2_4
T_17_15_wire_logic_cluster/lc_3/in_3

T_14_21_wire_logic_cluster/lc_1/out
T_14_19_sp4_v_t_47
T_15_23_sp4_h_l_4
T_19_23_sp4_h_l_0
T_18_23_sp4_v_t_43
T_17_24_lc_trk_g3_3
T_17_24_wire_logic_cluster/lc_3/cen

T_14_21_wire_logic_cluster/lc_1/out
T_14_19_sp4_v_t_47
T_15_23_sp4_h_l_4
T_19_23_sp4_h_l_0
T_18_23_sp4_v_t_43
T_17_26_lc_trk_g3_3
T_17_26_wire_logic_cluster/lc_0/cen

T_14_21_wire_logic_cluster/lc_1/out
T_14_19_sp4_v_t_47
T_15_23_sp4_h_l_4
T_19_23_sp4_h_l_0
T_18_23_sp4_v_t_43
T_17_26_lc_trk_g3_3
T_17_26_wire_logic_cluster/lc_0/cen

T_14_21_wire_logic_cluster/lc_1/out
T_14_19_sp4_v_t_47
T_15_23_sp4_h_l_4
T_19_23_sp4_h_l_0
T_18_23_sp4_v_t_43
T_17_26_lc_trk_g3_3
T_17_26_wire_logic_cluster/lc_0/cen

T_14_21_wire_logic_cluster/lc_1/out
T_14_19_sp4_v_t_47
T_15_23_sp4_h_l_4
T_19_23_sp4_h_l_0
T_18_23_sp4_v_t_43
T_17_26_lc_trk_g3_3
T_17_26_wire_logic_cluster/lc_0/cen

T_14_21_wire_logic_cluster/lc_1/out
T_14_19_sp4_v_t_47
T_15_23_sp4_h_l_4
T_19_23_sp4_h_l_0
T_18_23_sp4_v_t_43
T_17_26_lc_trk_g3_3
T_17_26_wire_logic_cluster/lc_0/cen

T_14_21_wire_logic_cluster/lc_1/out
T_14_19_sp4_v_t_47
T_15_23_sp4_h_l_4
T_19_23_sp4_h_l_0
T_18_23_sp4_v_t_43
T_17_26_lc_trk_g3_3
T_17_26_wire_logic_cluster/lc_0/cen

T_14_21_wire_logic_cluster/lc_1/out
T_14_19_sp4_v_t_47
T_15_23_sp4_h_l_4
T_19_23_sp4_h_l_0
T_18_23_sp4_v_t_43
T_17_26_lc_trk_g3_3
T_17_26_wire_logic_cluster/lc_0/cen

T_14_21_wire_logic_cluster/lc_1/out
T_14_19_sp4_v_t_47
T_15_23_sp4_h_l_4
T_18_23_sp4_v_t_44
T_17_25_lc_trk_g0_2
T_17_25_wire_logic_cluster/lc_1/cen

T_14_21_wire_logic_cluster/lc_1/out
T_14_19_sp4_v_t_47
T_15_23_sp4_h_l_4
T_18_23_sp4_v_t_44
T_17_25_lc_trk_g0_2
T_17_25_wire_logic_cluster/lc_1/cen

T_14_21_wire_logic_cluster/lc_1/out
T_14_19_sp4_v_t_47
T_15_23_sp4_h_l_4
T_18_23_sp4_v_t_44
T_17_25_lc_trk_g0_2
T_17_25_wire_logic_cluster/lc_1/cen

T_14_21_wire_logic_cluster/lc_1/out
T_14_19_sp4_v_t_47
T_15_23_sp4_h_l_4
T_18_23_sp4_v_t_44
T_17_25_lc_trk_g0_2
T_17_25_wire_logic_cluster/lc_1/cen

T_14_21_wire_logic_cluster/lc_1/out
T_14_19_sp4_v_t_47
T_15_23_sp4_h_l_4
T_18_23_sp4_v_t_44
T_17_25_lc_trk_g0_2
T_17_25_wire_logic_cluster/lc_1/cen

T_14_21_wire_logic_cluster/lc_1/out
T_14_19_sp4_v_t_47
T_15_23_sp4_h_l_4
T_18_23_sp4_v_t_44
T_17_25_lc_trk_g0_2
T_17_25_wire_logic_cluster/lc_1/cen

T_14_21_wire_logic_cluster/lc_1/out
T_14_19_sp4_v_t_47
T_15_23_sp4_h_l_4
T_18_23_sp4_v_t_44
T_17_25_lc_trk_g0_2
T_17_25_wire_logic_cluster/lc_1/cen

T_14_21_wire_logic_cluster/lc_1/out
T_14_19_sp4_v_t_47
T_15_23_sp4_h_l_4
T_18_23_sp4_v_t_44
T_17_25_lc_trk_g0_2
T_17_25_wire_logic_cluster/lc_1/cen

End 

Net : acadc_rst
T_13_21_wire_logic_cluster/lc_3/out
T_14_20_sp4_v_t_39
T_14_21_lc_trk_g3_7
T_14_21_wire_logic_cluster/lc_1/in_3

T_13_21_wire_logic_cluster/lc_3/out
T_14_18_sp4_v_t_47
T_14_19_lc_trk_g3_7
T_14_19_wire_logic_cluster/lc_1/in_1

T_13_21_wire_logic_cluster/lc_3/out
T_14_20_sp4_v_t_39
T_14_21_lc_trk_g3_7
T_14_21_wire_logic_cluster/lc_4/in_0

T_13_21_wire_logic_cluster/lc_3/out
T_7_21_sp12_h_l_1
T_17_21_lc_trk_g0_6
T_17_21_wire_logic_cluster/lc_5/in_3

T_13_21_wire_logic_cluster/lc_3/out
T_11_21_sp4_h_l_3
T_14_17_sp4_v_t_38
T_15_17_sp4_h_l_8
T_17_17_lc_trk_g2_5
T_17_17_wire_logic_cluster/lc_5/in_0

T_13_21_wire_logic_cluster/lc_3/out
T_13_20_sp12_v_t_22
T_14_20_sp12_h_l_1
T_14_20_lc_trk_g0_2
T_14_20_wire_logic_cluster/lc_2/in_0

T_13_21_wire_logic_cluster/lc_3/out
T_13_20_sp12_v_t_22
T_14_20_sp12_h_l_1
T_14_20_lc_trk_g0_2
T_14_20_wire_logic_cluster/lc_7/in_1

T_13_21_wire_logic_cluster/lc_3/out
T_13_20_sp12_v_t_22
T_14_20_sp12_h_l_1
T_15_20_lc_trk_g1_5
T_15_20_wire_logic_cluster/lc_5/s_r

T_13_21_wire_logic_cluster/lc_3/out
T_13_20_sp12_v_t_22
T_14_20_sp12_h_l_1
T_15_20_lc_trk_g1_5
T_15_20_wire_logic_cluster/lc_5/s_r

T_13_21_wire_logic_cluster/lc_3/out
T_13_17_sp4_v_t_43
T_14_21_sp4_h_l_0
T_14_21_lc_trk_g1_5
T_14_21_wire_logic_cluster/lc_5/s_r

T_13_21_wire_logic_cluster/lc_3/out
T_13_21_lc_trk_g1_3
T_13_21_wire_logic_cluster/lc_3/in_3

T_13_21_wire_logic_cluster/lc_3/out
T_11_21_sp4_h_l_3
T_10_21_sp4_v_t_44
T_10_25_lc_trk_g0_1
T_10_25_wire_logic_cluster/lc_3/in_0

End 

Net : n14915
T_17_15_wire_logic_cluster/lc_3/out
T_17_14_sp4_v_t_38
T_17_18_sp4_v_t_43
T_17_22_sp4_v_t_44
T_17_25_lc_trk_g0_4
T_17_25_wire_logic_cluster/lc_5/s_r

T_17_15_wire_logic_cluster/lc_3/out
T_17_14_sp4_v_t_38
T_17_18_sp4_v_t_43
T_17_22_sp4_v_t_44
T_17_25_lc_trk_g0_4
T_17_25_wire_logic_cluster/lc_5/s_r

T_17_15_wire_logic_cluster/lc_3/out
T_17_14_sp4_v_t_38
T_17_18_sp4_v_t_43
T_17_22_sp4_v_t_44
T_17_25_lc_trk_g0_4
T_17_25_wire_logic_cluster/lc_5/s_r

T_17_15_wire_logic_cluster/lc_3/out
T_17_14_sp4_v_t_38
T_17_18_sp4_v_t_43
T_17_22_sp4_v_t_44
T_17_25_lc_trk_g0_4
T_17_25_wire_logic_cluster/lc_5/s_r

T_17_15_wire_logic_cluster/lc_3/out
T_17_14_sp4_v_t_38
T_17_18_sp4_v_t_43
T_17_22_sp4_v_t_44
T_17_25_lc_trk_g0_4
T_17_25_wire_logic_cluster/lc_5/s_r

T_17_15_wire_logic_cluster/lc_3/out
T_17_14_sp4_v_t_38
T_17_18_sp4_v_t_43
T_17_22_sp4_v_t_44
T_17_25_lc_trk_g0_4
T_17_25_wire_logic_cluster/lc_5/s_r

T_17_15_wire_logic_cluster/lc_3/out
T_17_14_sp4_v_t_38
T_17_18_sp4_v_t_43
T_17_22_sp4_v_t_44
T_17_25_lc_trk_g0_4
T_17_25_wire_logic_cluster/lc_5/s_r

T_17_15_wire_logic_cluster/lc_3/out
T_17_14_sp4_v_t_38
T_17_18_sp4_v_t_43
T_17_22_sp4_v_t_44
T_17_25_lc_trk_g0_4
T_17_25_wire_logic_cluster/lc_5/s_r

T_17_15_wire_logic_cluster/lc_3/out
T_17_14_sp12_v_t_22
T_17_23_sp4_v_t_36
T_17_26_lc_trk_g0_4
T_17_26_wire_logic_cluster/lc_5/s_r

T_17_15_wire_logic_cluster/lc_3/out
T_17_14_sp12_v_t_22
T_17_23_sp4_v_t_36
T_17_26_lc_trk_g0_4
T_17_26_wire_logic_cluster/lc_5/s_r

T_17_15_wire_logic_cluster/lc_3/out
T_17_14_sp12_v_t_22
T_17_23_sp4_v_t_36
T_17_26_lc_trk_g0_4
T_17_26_wire_logic_cluster/lc_5/s_r

T_17_15_wire_logic_cluster/lc_3/out
T_17_14_sp12_v_t_22
T_17_23_sp4_v_t_36
T_17_26_lc_trk_g0_4
T_17_26_wire_logic_cluster/lc_5/s_r

T_17_15_wire_logic_cluster/lc_3/out
T_17_14_sp12_v_t_22
T_17_23_sp4_v_t_36
T_17_26_lc_trk_g0_4
T_17_26_wire_logic_cluster/lc_5/s_r

T_17_15_wire_logic_cluster/lc_3/out
T_17_14_sp12_v_t_22
T_17_23_sp4_v_t_36
T_17_26_lc_trk_g0_4
T_17_26_wire_logic_cluster/lc_5/s_r

T_17_15_wire_logic_cluster/lc_3/out
T_17_14_sp12_v_t_22
T_17_23_sp4_v_t_36
T_17_26_lc_trk_g0_4
T_17_26_wire_logic_cluster/lc_5/s_r

End 

Net : n34_adj_1649_cascade_
T_21_18_wire_logic_cluster/lc_6/ltout
T_21_18_wire_logic_cluster/lc_7/in_2

End 

Net : n14972
T_20_18_wire_logic_cluster/lc_6/out
T_20_15_sp4_v_t_36
T_21_19_sp4_h_l_1
T_21_19_lc_trk_g0_4
T_21_19_wire_logic_cluster/lc_5/s_r

T_20_18_wire_logic_cluster/lc_6/out
T_20_15_sp4_v_t_36
T_21_19_sp4_h_l_1
T_21_19_lc_trk_g0_4
T_21_19_wire_logic_cluster/lc_5/s_r

T_20_18_wire_logic_cluster/lc_6/out
T_20_15_sp4_v_t_36
T_21_19_sp4_h_l_1
T_21_19_lc_trk_g0_4
T_21_19_wire_logic_cluster/lc_5/s_r

T_20_18_wire_logic_cluster/lc_6/out
T_20_15_sp4_v_t_36
T_21_19_sp4_h_l_1
T_21_19_lc_trk_g0_4
T_21_19_wire_logic_cluster/lc_5/s_r

T_20_18_wire_logic_cluster/lc_6/out
T_20_15_sp4_v_t_36
T_21_19_sp4_h_l_1
T_21_19_lc_trk_g0_4
T_21_19_wire_logic_cluster/lc_5/s_r

T_20_18_wire_logic_cluster/lc_6/out
T_20_15_sp4_v_t_36
T_21_19_sp4_h_l_1
T_21_19_lc_trk_g0_4
T_21_19_wire_logic_cluster/lc_5/s_r

T_20_18_wire_logic_cluster/lc_6/out
T_20_15_sp4_v_t_36
T_21_19_sp4_h_l_1
T_21_19_lc_trk_g0_4
T_21_19_wire_logic_cluster/lc_5/s_r

T_20_18_wire_logic_cluster/lc_6/out
T_20_15_sp4_v_t_36
T_21_19_sp4_h_l_1
T_21_19_lc_trk_g0_4
T_21_19_wire_logic_cluster/lc_5/s_r

End 

Net : n21497_cascade_
T_21_18_wire_logic_cluster/lc_5/ltout
T_21_18_wire_logic_cluster/lc_6/in_2

End 

Net : n12314
T_21_18_wire_logic_cluster/lc_7/out
T_20_18_lc_trk_g2_7
T_20_18_wire_logic_cluster/lc_6/in_3

T_21_18_wire_logic_cluster/lc_7/out
T_21_17_sp4_v_t_46
T_21_19_lc_trk_g3_3
T_21_19_wire_logic_cluster/lc_0/cen

T_21_18_wire_logic_cluster/lc_7/out
T_21_17_sp4_v_t_46
T_21_19_lc_trk_g3_3
T_21_19_wire_logic_cluster/lc_0/cen

T_21_18_wire_logic_cluster/lc_7/out
T_21_17_sp4_v_t_46
T_21_19_lc_trk_g3_3
T_21_19_wire_logic_cluster/lc_0/cen

T_21_18_wire_logic_cluster/lc_7/out
T_21_17_sp4_v_t_46
T_21_19_lc_trk_g3_3
T_21_19_wire_logic_cluster/lc_0/cen

T_21_18_wire_logic_cluster/lc_7/out
T_21_17_sp4_v_t_46
T_21_19_lc_trk_g3_3
T_21_19_wire_logic_cluster/lc_0/cen

T_21_18_wire_logic_cluster/lc_7/out
T_21_17_sp4_v_t_46
T_21_19_lc_trk_g3_3
T_21_19_wire_logic_cluster/lc_0/cen

T_21_18_wire_logic_cluster/lc_7/out
T_21_17_sp4_v_t_46
T_21_19_lc_trk_g3_3
T_21_19_wire_logic_cluster/lc_0/cen

T_21_18_wire_logic_cluster/lc_7/out
T_21_17_sp4_v_t_46
T_21_19_lc_trk_g3_3
T_21_19_wire_logic_cluster/lc_0/cen

End 

Net : n19795
T_17_25_wire_logic_cluster/lc_5/cout
T_17_25_wire_logic_cluster/lc_6/in_3

Net : n19794
T_17_25_wire_logic_cluster/lc_4/cout
T_17_25_wire_logic_cluster/lc_5/in_3

Net : n19193_cascade_
T_21_17_wire_logic_cluster/lc_6/ltout
T_21_17_wire_logic_cluster/lc_7/in_2

End 

Net : n12353
T_21_17_wire_logic_cluster/lc_7/out
T_22_18_lc_trk_g3_7
T_22_18_wire_logic_cluster/lc_3/in_3

T_21_17_wire_logic_cluster/lc_7/out
T_21_17_sp4_h_l_3
T_22_17_lc_trk_g3_3
T_22_17_wire_logic_cluster/lc_0/cen

T_21_17_wire_logic_cluster/lc_7/out
T_21_17_sp4_h_l_3
T_22_17_lc_trk_g3_3
T_22_17_wire_logic_cluster/lc_0/cen

T_21_17_wire_logic_cluster/lc_7/out
T_21_17_sp4_h_l_3
T_22_17_lc_trk_g3_3
T_22_17_wire_logic_cluster/lc_0/cen

T_21_17_wire_logic_cluster/lc_7/out
T_21_17_sp4_h_l_3
T_22_17_lc_trk_g3_3
T_22_17_wire_logic_cluster/lc_0/cen

T_21_17_wire_logic_cluster/lc_7/out
T_21_17_sp4_h_l_3
T_22_17_lc_trk_g3_3
T_22_17_wire_logic_cluster/lc_0/cen

T_21_17_wire_logic_cluster/lc_7/out
T_21_17_sp4_h_l_3
T_22_17_lc_trk_g3_3
T_22_17_wire_logic_cluster/lc_0/cen

T_21_17_wire_logic_cluster/lc_7/out
T_21_17_sp4_h_l_3
T_22_17_lc_trk_g3_3
T_22_17_wire_logic_cluster/lc_0/cen

T_21_17_wire_logic_cluster/lc_7/out
T_21_17_sp4_h_l_3
T_22_17_lc_trk_g3_3
T_22_17_wire_logic_cluster/lc_0/cen

End 

Net : n14979
T_22_18_wire_logic_cluster/lc_3/out
T_23_17_sp4_v_t_39
T_20_17_sp4_h_l_8
T_22_17_lc_trk_g3_5
T_22_17_wire_logic_cluster/lc_5/s_r

T_22_18_wire_logic_cluster/lc_3/out
T_23_17_sp4_v_t_39
T_20_17_sp4_h_l_8
T_22_17_lc_trk_g3_5
T_22_17_wire_logic_cluster/lc_5/s_r

T_22_18_wire_logic_cluster/lc_3/out
T_23_17_sp4_v_t_39
T_20_17_sp4_h_l_8
T_22_17_lc_trk_g3_5
T_22_17_wire_logic_cluster/lc_5/s_r

T_22_18_wire_logic_cluster/lc_3/out
T_23_17_sp4_v_t_39
T_20_17_sp4_h_l_8
T_22_17_lc_trk_g3_5
T_22_17_wire_logic_cluster/lc_5/s_r

T_22_18_wire_logic_cluster/lc_3/out
T_23_17_sp4_v_t_39
T_20_17_sp4_h_l_8
T_22_17_lc_trk_g3_5
T_22_17_wire_logic_cluster/lc_5/s_r

T_22_18_wire_logic_cluster/lc_3/out
T_23_17_sp4_v_t_39
T_20_17_sp4_h_l_8
T_22_17_lc_trk_g3_5
T_22_17_wire_logic_cluster/lc_5/s_r

T_22_18_wire_logic_cluster/lc_3/out
T_23_17_sp4_v_t_39
T_20_17_sp4_h_l_8
T_22_17_lc_trk_g3_5
T_22_17_wire_logic_cluster/lc_5/s_r

T_22_18_wire_logic_cluster/lc_3/out
T_23_17_sp4_v_t_39
T_20_17_sp4_h_l_8
T_22_17_lc_trk_g3_5
T_22_17_wire_logic_cluster/lc_5/s_r

End 

Net : n19788
T_18_20_wire_logic_cluster/lc_6/cout
T_18_20_wire_logic_cluster/lc_7/in_3

End 

Net : n19773
T_16_25_wire_logic_cluster/lc_0/cout
T_16_25_wire_logic_cluster/lc_1/in_3

End 

Net : n22512
T_13_19_wire_logic_cluster/lc_4/out
T_14_19_lc_trk_g1_4
T_14_19_wire_logic_cluster/lc_2/in_3

End 

Net : n26_adj_1678_cascade_
T_13_20_wire_logic_cluster/lc_2/ltout
T_13_20_wire_logic_cluster/lc_3/in_2

End 

Net : n30_adj_1679
T_14_19_wire_logic_cluster/lc_2/out
T_15_19_sp4_h_l_4
T_18_15_sp4_v_t_41
T_18_17_lc_trk_g3_4
T_18_17_wire_logic_cluster/lc_2/in_3

End 

Net : data_cntvec_11
T_18_20_wire_logic_cluster/lc_3/out
T_12_20_sp12_h_l_1
T_13_20_lc_trk_g0_5
T_13_20_wire_logic_cluster/lc_2/in_3

T_18_20_wire_logic_cluster/lc_3/out
T_18_19_sp4_v_t_38
T_18_15_sp4_v_t_38
T_15_15_sp4_h_l_3
T_16_15_lc_trk_g3_3
T_16_15_wire_logic_cluster/lc_7/in_1

T_18_20_wire_logic_cluster/lc_3/out
T_18_20_lc_trk_g1_3
T_18_20_wire_logic_cluster/lc_3/in_1

End 

Net : n22509
T_13_20_wire_logic_cluster/lc_3/out
T_13_19_lc_trk_g0_3
T_13_19_wire_logic_cluster/lc_4/in_3

End 

Net : n19793
T_17_25_wire_logic_cluster/lc_3/cout
T_17_25_wire_logic_cluster/lc_4/in_3

Net : n12407
T_21_15_wire_logic_cluster/lc_4/out
T_21_11_sp4_v_t_45
T_20_13_lc_trk_g2_0
T_20_13_wire_logic_cluster/lc_1/in_3

T_21_15_wire_logic_cluster/lc_4/out
T_21_7_sp12_v_t_23
T_21_14_lc_trk_g3_3
T_21_14_wire_logic_cluster/lc_4/cen

T_21_15_wire_logic_cluster/lc_4/out
T_21_7_sp12_v_t_23
T_21_14_lc_trk_g3_3
T_21_14_wire_logic_cluster/lc_4/cen

T_21_15_wire_logic_cluster/lc_4/out
T_21_7_sp12_v_t_23
T_21_14_lc_trk_g3_3
T_21_14_wire_logic_cluster/lc_4/cen

T_21_15_wire_logic_cluster/lc_4/out
T_21_7_sp12_v_t_23
T_21_14_lc_trk_g3_3
T_21_14_wire_logic_cluster/lc_4/cen

T_21_15_wire_logic_cluster/lc_4/out
T_21_7_sp12_v_t_23
T_21_14_lc_trk_g3_3
T_21_14_wire_logic_cluster/lc_4/cen

T_21_15_wire_logic_cluster/lc_4/out
T_21_7_sp12_v_t_23
T_21_14_lc_trk_g3_3
T_21_14_wire_logic_cluster/lc_4/cen

T_21_15_wire_logic_cluster/lc_4/out
T_21_7_sp12_v_t_23
T_21_14_lc_trk_g3_3
T_21_14_wire_logic_cluster/lc_4/cen

T_21_15_wire_logic_cluster/lc_4/out
T_21_7_sp12_v_t_23
T_21_14_lc_trk_g3_3
T_21_14_wire_logic_cluster/lc_4/cen

End 

Net : n21085_cascade_
T_21_15_wire_logic_cluster/lc_5/ltout
T_21_15_wire_logic_cluster/lc_6/in_2

End 

Net : n14986
T_20_13_wire_logic_cluster/lc_1/out
T_20_10_sp4_v_t_42
T_21_14_sp4_h_l_1
T_21_14_lc_trk_g0_4
T_21_14_wire_logic_cluster/lc_5/s_r

T_20_13_wire_logic_cluster/lc_1/out
T_20_10_sp4_v_t_42
T_21_14_sp4_h_l_1
T_21_14_lc_trk_g0_4
T_21_14_wire_logic_cluster/lc_5/s_r

T_20_13_wire_logic_cluster/lc_1/out
T_20_10_sp4_v_t_42
T_21_14_sp4_h_l_1
T_21_14_lc_trk_g0_4
T_21_14_wire_logic_cluster/lc_5/s_r

T_20_13_wire_logic_cluster/lc_1/out
T_20_10_sp4_v_t_42
T_21_14_sp4_h_l_1
T_21_14_lc_trk_g0_4
T_21_14_wire_logic_cluster/lc_5/s_r

T_20_13_wire_logic_cluster/lc_1/out
T_20_10_sp4_v_t_42
T_21_14_sp4_h_l_1
T_21_14_lc_trk_g0_4
T_21_14_wire_logic_cluster/lc_5/s_r

T_20_13_wire_logic_cluster/lc_1/out
T_20_10_sp4_v_t_42
T_21_14_sp4_h_l_1
T_21_14_lc_trk_g0_4
T_21_14_wire_logic_cluster/lc_5/s_r

T_20_13_wire_logic_cluster/lc_1/out
T_20_10_sp4_v_t_42
T_21_14_sp4_h_l_1
T_21_14_lc_trk_g0_4
T_21_14_wire_logic_cluster/lc_5/s_r

T_20_13_wire_logic_cluster/lc_1/out
T_20_10_sp4_v_t_42
T_21_14_sp4_h_l_1
T_21_14_lc_trk_g0_4
T_21_14_wire_logic_cluster/lc_5/s_r

End 

Net : n19188
T_21_15_wire_logic_cluster/lc_6/out
T_21_15_lc_trk_g3_6
T_21_15_wire_logic_cluster/lc_4/in_3

End 

Net : n29
T_16_19_wire_logic_cluster/lc_6/out
T_15_20_lc_trk_g1_6
T_15_20_wire_logic_cluster/lc_6/in_3

T_16_19_wire_logic_cluster/lc_6/out
T_15_20_lc_trk_g1_6
T_15_20_wire_logic_cluster/lc_2/in_1

End 

Net : req_data_cnt_4
T_16_17_wire_logic_cluster/lc_0/out
T_17_15_sp4_v_t_44
T_17_19_lc_trk_g1_1
T_17_19_input_2_0
T_17_19_wire_logic_cluster/lc_0/in_2

T_16_17_wire_logic_cluster/lc_0/out
T_15_18_lc_trk_g1_0
T_15_18_wire_logic_cluster/lc_2/in_3

T_16_17_wire_logic_cluster/lc_0/out
T_16_17_lc_trk_g1_0
T_16_17_wire_logic_cluster/lc_0/in_3

End 

Net : n18_adj_1644
T_17_19_wire_logic_cluster/lc_0/out
T_16_19_lc_trk_g2_0
T_16_19_wire_logic_cluster/lc_6/in_0

End 

Net : bfn_12_19_0_
T_16_25_wire_logic_cluster/carry_in_mux/cout
T_16_25_wire_logic_cluster/lc_0/in_3

Net : n19787
T_18_20_wire_logic_cluster/lc_5/cout
T_18_20_wire_logic_cluster/lc_6/in_3

Net : n20
T_16_17_wire_logic_cluster/lc_4/out
T_16_16_sp4_v_t_40
T_16_19_lc_trk_g1_0
T_16_19_wire_logic_cluster/lc_6/in_1

End 

Net : req_data_cnt_5
T_16_16_wire_logic_cluster/lc_1/out
T_16_17_lc_trk_g1_1
T_16_17_input_2_4
T_16_17_wire_logic_cluster/lc_4/in_2

T_16_16_wire_logic_cluster/lc_1/out
T_16_14_sp4_v_t_47
T_16_18_lc_trk_g1_2
T_16_18_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_1/out
T_16_16_lc_trk_g3_1
T_16_16_wire_logic_cluster/lc_1/in_3

End 

Net : n21013_cascade_
T_22_15_wire_logic_cluster/lc_0/ltout
T_22_15_wire_logic_cluster/lc_1/in_2

End 

Net : n21035
T_22_15_wire_logic_cluster/lc_1/out
T_22_13_sp4_v_t_47
T_21_15_lc_trk_g2_2
T_21_15_wire_logic_cluster/lc_0/cen

End 

Net : n19792
T_17_25_wire_logic_cluster/lc_2/cout
T_17_25_wire_logic_cluster/lc_3/in_3

Net : req_data_cnt_3
T_16_16_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g1_4
T_16_17_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_4/out
T_17_16_sp4_h_l_8
T_20_16_sp4_v_t_45
T_19_20_lc_trk_g2_0
T_19_20_wire_logic_cluster/lc_6/in_0

T_16_16_wire_logic_cluster/lc_4/out
T_16_16_lc_trk_g1_4
T_16_16_wire_logic_cluster/lc_4/in_3

End 

Net : req_data_cnt_8
T_15_16_wire_logic_cluster/lc_4/out
T_15_15_sp4_v_t_40
T_15_19_lc_trk_g1_5
T_15_19_input_2_2
T_15_19_wire_logic_cluster/lc_2/in_2

T_15_16_wire_logic_cluster/lc_4/out
T_15_15_sp4_v_t_40
T_15_19_lc_trk_g0_5
T_15_19_wire_logic_cluster/lc_0/in_3

T_15_16_wire_logic_cluster/lc_4/out
T_15_16_lc_trk_g3_4
T_15_16_wire_logic_cluster/lc_4/in_3

End 

Net : n19_adj_1526
T_15_19_wire_logic_cluster/lc_2/out
T_16_19_lc_trk_g1_2
T_16_19_wire_logic_cluster/lc_6/in_3

End 

Net : n12
T_16_17_wire_logic_cluster/lc_7/out
T_17_16_sp4_v_t_47
T_17_20_lc_trk_g1_2
T_17_20_wire_logic_cluster/lc_4/in_3

T_16_17_wire_logic_cluster/lc_7/out
T_17_16_sp4_v_t_47
T_17_12_sp4_v_t_36
T_17_13_lc_trk_g3_4
T_17_13_wire_logic_cluster/lc_0/in_3

End 

Net : n10756
T_17_20_wire_logic_cluster/lc_4/out
T_18_21_lc_trk_g2_4
T_18_21_input_2_0
T_18_21_wire_logic_cluster/lc_0/in_2

T_17_20_wire_logic_cluster/lc_4/out
T_18_21_lc_trk_g3_4
T_18_21_input_2_1
T_18_21_wire_logic_cluster/lc_1/in_2

T_17_20_wire_logic_cluster/lc_4/out
T_18_21_lc_trk_g2_4
T_18_21_input_2_2
T_18_21_wire_logic_cluster/lc_2/in_2

T_17_20_wire_logic_cluster/lc_4/out
T_18_21_lc_trk_g3_4
T_18_21_input_2_3
T_18_21_wire_logic_cluster/lc_3/in_2

T_17_20_wire_logic_cluster/lc_4/out
T_18_21_lc_trk_g2_4
T_18_21_input_2_4
T_18_21_wire_logic_cluster/lc_4/in_2

T_17_20_wire_logic_cluster/lc_4/out
T_18_21_lc_trk_g3_4
T_18_21_input_2_5
T_18_21_wire_logic_cluster/lc_5/in_2

T_17_20_wire_logic_cluster/lc_4/out
T_18_21_lc_trk_g2_4
T_18_21_input_2_6
T_18_21_wire_logic_cluster/lc_6/in_2

T_17_20_wire_logic_cluster/lc_4/out
T_18_19_sp4_v_t_41
T_18_22_lc_trk_g1_1
T_18_22_input_2_0
T_18_22_wire_logic_cluster/lc_0/in_2

T_17_20_wire_logic_cluster/lc_4/out
T_18_21_lc_trk_g3_4
T_18_21_input_2_7
T_18_21_wire_logic_cluster/lc_7/in_2

T_17_20_wire_logic_cluster/lc_4/out
T_18_19_sp4_v_t_41
T_18_22_lc_trk_g0_1
T_18_22_input_2_1
T_18_22_wire_logic_cluster/lc_1/in_2

T_17_20_wire_logic_cluster/lc_4/out
T_17_19_sp4_v_t_40
T_14_19_sp4_h_l_5
T_13_19_lc_trk_g1_5
T_13_19_wire_logic_cluster/lc_1/in_3

End 

Net : comm_cmd_3
T_10_20_wire_logic_cluster/lc_1/out
T_10_17_sp12_v_t_22
T_11_17_sp12_h_l_1
T_16_17_lc_trk_g1_5
T_16_17_wire_logic_cluster/lc_7/in_3

T_10_20_wire_logic_cluster/lc_1/out
T_10_17_sp12_v_t_22
T_11_17_sp12_h_l_1
T_15_17_lc_trk_g1_2
T_15_17_wire_logic_cluster/lc_0/in_3

T_10_20_wire_logic_cluster/lc_1/out
T_10_17_sp12_v_t_22
T_11_17_sp12_h_l_1
T_17_17_sp4_h_l_6
T_20_17_sp4_v_t_43
T_19_19_lc_trk_g0_6
T_19_19_wire_logic_cluster/lc_7/in_3

T_10_20_wire_logic_cluster/lc_1/out
T_11_16_sp4_v_t_38
T_12_16_sp4_h_l_3
T_14_16_lc_trk_g3_6
T_14_16_wire_logic_cluster/lc_2/in_1

T_10_20_wire_logic_cluster/lc_1/out
T_10_17_sp12_v_t_22
T_11_17_sp12_h_l_1
T_17_17_sp4_h_l_6
T_20_17_sp4_v_t_43
T_20_21_lc_trk_g0_6
T_20_21_wire_logic_cluster/lc_7/in_1

T_10_20_wire_logic_cluster/lc_1/out
T_10_18_sp4_v_t_47
T_11_18_sp4_h_l_10
T_15_18_sp4_h_l_6
T_17_18_lc_trk_g2_3
T_17_18_wire_logic_cluster/lc_7/in_0

T_10_20_wire_logic_cluster/lc_1/out
T_11_16_sp4_v_t_38
T_12_16_sp4_h_l_3
T_13_16_lc_trk_g2_3
T_13_16_wire_logic_cluster/lc_6/in_1

T_10_20_wire_logic_cluster/lc_1/out
T_10_17_sp12_v_t_22
T_11_17_sp12_h_l_1
T_20_17_lc_trk_g1_5
T_20_17_wire_logic_cluster/lc_7/in_1

T_10_20_wire_logic_cluster/lc_1/out
T_10_17_sp12_v_t_22
T_11_17_sp12_h_l_1
T_15_17_lc_trk_g1_2
T_15_17_wire_logic_cluster/lc_3/in_0

T_10_20_wire_logic_cluster/lc_1/out
T_10_9_sp12_v_t_22
T_11_21_sp12_h_l_1
T_12_21_lc_trk_g0_5
T_12_21_wire_logic_cluster/lc_6/in_1

T_10_20_wire_logic_cluster/lc_1/out
T_10_9_sp12_v_t_22
T_11_21_sp12_h_l_1
T_15_21_lc_trk_g0_2
T_15_21_wire_logic_cluster/lc_5/in_1

T_10_20_wire_logic_cluster/lc_1/out
T_10_17_sp12_v_t_22
T_11_17_sp12_h_l_1
T_19_17_sp4_h_l_8
T_22_13_sp4_v_t_45
T_22_9_sp4_v_t_46
T_21_12_lc_trk_g3_6
T_21_12_wire_logic_cluster/lc_2/in_1

T_10_20_wire_logic_cluster/lc_1/out
T_10_17_sp12_v_t_22
T_11_17_sp12_h_l_1
T_11_17_lc_trk_g1_2
T_11_17_wire_logic_cluster/lc_5/in_0

T_10_20_wire_logic_cluster/lc_1/out
T_10_17_sp12_v_t_22
T_11_17_sp12_h_l_1
T_17_17_sp4_h_l_6
T_16_13_sp4_v_t_43
T_16_15_lc_trk_g2_6
T_16_15_wire_logic_cluster/lc_5/in_3

T_10_20_wire_logic_cluster/lc_1/out
T_10_18_sp4_v_t_47
T_11_18_sp4_h_l_10
T_14_18_sp4_v_t_38
T_14_19_lc_trk_g2_6
T_14_19_wire_logic_cluster/lc_5/in_1

T_10_20_wire_logic_cluster/lc_1/out
T_10_17_sp12_v_t_22
T_11_17_sp12_h_l_1
T_22_17_sp12_v_t_22
T_22_20_sp4_v_t_42
T_21_22_lc_trk_g1_7
T_21_22_wire_logic_cluster/lc_2/in_0

T_10_20_wire_logic_cluster/lc_1/out
T_10_18_sp4_v_t_47
T_11_18_sp4_h_l_10
T_15_18_sp4_h_l_6
T_18_14_sp4_v_t_43
T_18_18_sp4_v_t_39
T_18_22_lc_trk_g1_2
T_18_22_wire_logic_cluster/lc_2/in_3

T_10_20_wire_logic_cluster/lc_1/out
T_10_17_sp12_v_t_22
T_11_17_sp12_h_l_1
T_11_17_lc_trk_g1_2
T_11_17_wire_logic_cluster/lc_6/in_3

T_10_20_wire_logic_cluster/lc_1/out
T_10_17_sp12_v_t_22
T_11_17_sp12_h_l_1
T_17_17_sp4_h_l_6
T_20_17_sp4_v_t_43
T_20_18_lc_trk_g2_3
T_20_18_wire_logic_cluster/lc_3/in_0

T_10_20_wire_logic_cluster/lc_1/out
T_10_18_sp4_v_t_47
T_11_18_sp4_h_l_10
T_12_18_lc_trk_g2_2
T_12_18_wire_logic_cluster/lc_3/in_1

T_10_20_wire_logic_cluster/lc_1/out
T_10_17_sp12_v_t_22
T_11_17_sp12_h_l_1
T_15_17_lc_trk_g1_2
T_15_17_wire_logic_cluster/lc_6/in_3

T_10_20_wire_logic_cluster/lc_1/out
T_10_17_sp12_v_t_22
T_10_18_lc_trk_g3_6
T_10_18_wire_logic_cluster/lc_4/in_3

T_10_20_wire_logic_cluster/lc_1/out
T_10_17_sp12_v_t_22
T_11_17_sp12_h_l_1
T_22_17_sp12_v_t_22
T_22_20_sp4_v_t_42
T_21_22_lc_trk_g1_7
T_21_22_wire_logic_cluster/lc_3/in_3

T_10_20_wire_logic_cluster/lc_1/out
T_10_17_sp12_v_t_22
T_11_17_sp12_h_l_1
T_17_17_sp4_h_l_6
T_20_17_sp4_v_t_43
T_19_20_lc_trk_g3_3
T_19_20_wire_logic_cluster/lc_3/in_1

T_10_20_wire_logic_cluster/lc_1/out
T_10_18_sp4_v_t_47
T_11_18_sp4_h_l_10
T_14_18_sp4_v_t_38
T_14_19_lc_trk_g2_6
T_14_19_wire_logic_cluster/lc_2/in_0

T_10_20_wire_logic_cluster/lc_1/out
T_10_18_sp4_v_t_47
T_11_18_sp4_h_l_10
T_12_18_lc_trk_g2_2
T_12_18_wire_logic_cluster/lc_4/in_0

T_10_20_wire_logic_cluster/lc_1/out
T_10_17_sp12_v_t_22
T_11_17_sp12_h_l_1
T_17_17_sp4_h_l_6
T_20_17_sp4_v_t_43
T_19_19_lc_trk_g0_6
T_19_19_wire_logic_cluster/lc_4/in_0

T_10_20_wire_logic_cluster/lc_1/out
T_10_17_sp12_v_t_22
T_11_17_sp12_h_l_1
T_15_17_lc_trk_g1_2
T_15_17_wire_logic_cluster/lc_1/in_0

T_10_20_wire_logic_cluster/lc_1/out
T_10_17_sp12_v_t_22
T_11_17_sp12_h_l_1
T_17_17_sp4_h_l_6
T_20_17_sp4_v_t_43
T_20_19_lc_trk_g2_6
T_20_19_wire_logic_cluster/lc_5/in_1

T_10_20_wire_logic_cluster/lc_1/out
T_10_17_sp12_v_t_22
T_11_17_sp12_h_l_1
T_17_17_sp4_h_l_6
T_20_17_sp4_v_t_43
T_20_20_lc_trk_g1_3
T_20_20_wire_logic_cluster/lc_3/in_1

T_10_20_wire_logic_cluster/lc_1/out
T_10_17_sp12_v_t_22
T_11_17_sp12_h_l_1
T_17_17_sp4_h_l_6
T_20_17_sp4_v_t_43
T_20_21_lc_trk_g0_6
T_20_21_wire_logic_cluster/lc_5/in_3

T_10_20_wire_logic_cluster/lc_1/out
T_10_17_sp12_v_t_22
T_11_17_sp12_h_l_1
T_17_17_sp4_h_l_6
T_20_17_sp4_v_t_43
T_19_19_lc_trk_g0_6
T_19_19_wire_logic_cluster/lc_5/in_3

T_10_20_wire_logic_cluster/lc_1/out
T_10_19_lc_trk_g1_1
T_10_19_wire_logic_cluster/lc_3/in_3

T_10_20_wire_logic_cluster/lc_1/out
T_6_20_sp12_h_l_1
T_18_20_sp12_h_l_1
T_20_20_lc_trk_g1_6
T_20_20_wire_logic_cluster/lc_2/in_1

T_10_20_wire_logic_cluster/lc_1/out
T_10_18_sp4_v_t_47
T_11_18_sp4_h_l_10
T_15_18_sp4_h_l_6
T_19_18_sp4_h_l_9
T_19_18_lc_trk_g0_4
T_19_18_wire_logic_cluster/lc_5/in_3

T_10_20_wire_logic_cluster/lc_1/out
T_10_18_sp4_v_t_47
T_11_18_sp4_h_l_10
T_14_18_sp4_v_t_38
T_15_18_sp4_h_l_3
T_15_18_lc_trk_g0_6
T_15_18_wire_logic_cluster/lc_3/in_3

T_10_20_wire_logic_cluster/lc_1/out
T_10_18_sp4_v_t_47
T_11_18_sp4_h_l_10
T_15_18_sp4_h_l_6
T_18_14_sp4_v_t_43
T_18_16_lc_trk_g2_6
T_18_16_wire_logic_cluster/lc_5/in_3

T_10_20_wire_logic_cluster/lc_1/out
T_10_17_sp12_v_t_22
T_11_17_sp12_h_l_1
T_19_17_lc_trk_g0_2
T_19_17_wire_logic_cluster/lc_5/in_3

T_10_20_wire_logic_cluster/lc_1/out
T_10_17_sp12_v_t_22
T_11_17_sp12_h_l_1
T_20_17_lc_trk_g1_5
T_20_17_wire_logic_cluster/lc_5/in_3

T_10_20_wire_logic_cluster/lc_1/out
T_10_18_sp4_v_t_47
T_11_18_sp4_h_l_10
T_15_18_sp4_h_l_6
T_17_18_lc_trk_g2_3
T_17_18_wire_logic_cluster/lc_5/in_0

T_10_20_wire_logic_cluster/lc_1/out
T_10_18_sp4_v_t_47
T_11_18_sp4_h_l_10
T_15_18_sp4_h_l_6
T_16_18_lc_trk_g2_6
T_16_18_wire_logic_cluster/lc_5/in_3

T_10_20_wire_logic_cluster/lc_1/out
T_10_9_sp12_v_t_22
T_11_21_sp12_h_l_1
T_21_21_lc_trk_g1_6
T_21_21_wire_logic_cluster/lc_5/in_0

T_10_20_wire_logic_cluster/lc_1/out
T_10_9_sp12_v_t_22
T_11_21_sp12_h_l_1
T_21_21_lc_trk_g1_6
T_21_21_wire_logic_cluster/lc_4/in_1

T_10_20_wire_logic_cluster/lc_1/out
T_10_20_lc_trk_g0_1
T_10_20_input_2_1
T_10_20_wire_logic_cluster/lc_1/in_2

End 

Net : n19810
T_18_21_wire_logic_cluster/lc_6/cout
T_18_21_wire_logic_cluster/lc_7/in_3

Net : n7_adj_1559
T_18_21_wire_logic_cluster/lc_7/out
T_17_21_sp4_h_l_6
T_16_21_lc_trk_g1_6
T_16_21_wire_logic_cluster/lc_2/in_3

T_18_21_wire_logic_cluster/lc_7/out
T_17_21_sp4_h_l_6
T_16_21_lc_trk_g1_6
T_16_21_wire_logic_cluster/lc_0/in_3

End 

Net : data_index_9_N_212_7
T_16_21_wire_logic_cluster/lc_2/out
T_16_21_sp4_h_l_9
T_19_21_sp4_v_t_44
T_20_25_sp4_h_l_9
T_24_25_sp4_h_l_0
T_25_25_lc_trk_g2_0
T_25_25_input0_0
T_25_25_wire_bram/ram/RADDR_7
T_25_23_upADDR_7
T_25_23_wire_bram/ram/RADDR_7
T_25_21_upADDR_7
T_25_21_wire_bram/ram/RADDR_7
T_25_19_upADDR_7
T_25_19_wire_bram/ram/RADDR_7
T_25_17_upADDR_7
T_25_17_wire_bram/ram/RADDR_7
T_25_15_upADDR_7
T_25_15_wire_bram/ram/RADDR_7
T_25_13_upADDR_7
T_25_13_wire_bram/ram/RADDR_7
T_25_11_upADDR_7
T_25_11_wire_bram/ram/RADDR_7
T_25_9_upADDR_7
T_25_9_wire_bram/ram/RADDR_7
T_25_7_upADDR_7
T_25_7_wire_bram/ram/RADDR_7

T_16_21_wire_logic_cluster/lc_2/out
T_16_21_sp4_h_l_9
T_19_21_sp4_v_t_44
T_20_25_sp4_h_l_9
T_24_25_sp4_h_l_0
T_25_25_lc_trk_g2_0
T_25_25_input0_0
T_25_25_wire_bram/ram/RADDR_7
T_25_23_upADDR_7
T_25_23_wire_bram/ram/RADDR_7
T_25_21_upADDR_7
T_25_21_wire_bram/ram/RADDR_7
T_25_19_upADDR_7
T_25_19_wire_bram/ram/RADDR_7
T_25_17_upADDR_7
T_25_17_wire_bram/ram/RADDR_7
T_25_15_upADDR_7
T_25_15_wire_bram/ram/RADDR_7
T_25_13_upADDR_7
T_25_13_wire_bram/ram/RADDR_7
T_25_11_upADDR_7
T_25_11_wire_bram/ram/RADDR_7
T_25_9_upADDR_7
T_25_9_wire_bram/ram/RADDR_7

T_16_21_wire_logic_cluster/lc_2/out
T_16_21_sp4_h_l_9
T_19_21_sp4_v_t_44
T_20_25_sp4_h_l_9
T_24_25_sp4_h_l_0
T_25_25_lc_trk_g2_0
T_25_25_input0_0
T_25_25_wire_bram/ram/RADDR_7
T_25_23_upADDR_7
T_25_23_wire_bram/ram/RADDR_7
T_25_21_upADDR_7
T_25_21_wire_bram/ram/RADDR_7
T_25_19_upADDR_7
T_25_19_wire_bram/ram/RADDR_7
T_25_17_upADDR_7
T_25_17_wire_bram/ram/RADDR_7
T_25_15_upADDR_7
T_25_15_wire_bram/ram/RADDR_7
T_25_13_upADDR_7
T_25_13_wire_bram/ram/RADDR_7
T_25_11_upADDR_7
T_25_11_wire_bram/ram/RADDR_7

T_16_21_wire_logic_cluster/lc_2/out
T_16_21_sp4_h_l_9
T_19_21_sp4_v_t_44
T_20_25_sp4_h_l_9
T_24_25_sp4_h_l_0
T_25_25_lc_trk_g2_0
T_25_25_input0_0
T_25_25_wire_bram/ram/RADDR_7
T_25_23_upADDR_7
T_25_23_wire_bram/ram/RADDR_7
T_25_21_upADDR_7
T_25_21_wire_bram/ram/RADDR_7
T_25_19_upADDR_7
T_25_19_wire_bram/ram/RADDR_7
T_25_17_upADDR_7
T_25_17_wire_bram/ram/RADDR_7
T_25_15_upADDR_7
T_25_15_wire_bram/ram/RADDR_7
T_25_13_upADDR_7
T_25_13_wire_bram/ram/RADDR_7

T_16_21_wire_logic_cluster/lc_2/out
T_16_21_sp4_h_l_9
T_19_21_sp4_v_t_44
T_20_25_sp4_h_l_9
T_24_25_sp4_h_l_0
T_25_25_lc_trk_g2_0
T_25_25_input0_0
T_25_25_wire_bram/ram/RADDR_7
T_25_23_upADDR_7
T_25_23_wire_bram/ram/RADDR_7
T_25_21_upADDR_7
T_25_21_wire_bram/ram/RADDR_7
T_25_19_upADDR_7
T_25_19_wire_bram/ram/RADDR_7
T_25_17_upADDR_7
T_25_17_wire_bram/ram/RADDR_7
T_25_15_upADDR_7
T_25_15_wire_bram/ram/RADDR_7

T_16_21_wire_logic_cluster/lc_2/out
T_16_21_sp4_h_l_9
T_19_21_sp4_v_t_44
T_20_25_sp4_h_l_9
T_24_25_sp4_h_l_0
T_25_25_lc_trk_g2_0
T_25_25_input0_0
T_25_25_wire_bram/ram/RADDR_7
T_25_23_upADDR_7
T_25_23_wire_bram/ram/RADDR_7
T_25_21_upADDR_7
T_25_21_wire_bram/ram/RADDR_7
T_25_19_upADDR_7
T_25_19_wire_bram/ram/RADDR_7
T_25_17_upADDR_7
T_25_17_wire_bram/ram/RADDR_7

T_16_21_wire_logic_cluster/lc_2/out
T_16_21_sp4_h_l_9
T_19_21_sp4_v_t_44
T_20_25_sp4_h_l_9
T_24_25_sp4_h_l_0
T_25_25_lc_trk_g2_0
T_25_25_input0_0
T_25_25_wire_bram/ram/RADDR_7
T_25_23_upADDR_7
T_25_23_wire_bram/ram/RADDR_7
T_25_21_upADDR_7
T_25_21_wire_bram/ram/RADDR_7
T_25_19_upADDR_7
T_25_19_wire_bram/ram/RADDR_7

T_16_21_wire_logic_cluster/lc_2/out
T_16_21_sp4_h_l_9
T_19_21_sp4_v_t_44
T_20_25_sp4_h_l_9
T_24_25_sp4_h_l_0
T_25_25_lc_trk_g2_0
T_25_25_input0_0
T_25_25_wire_bram/ram/RADDR_7
T_25_23_upADDR_7
T_25_23_wire_bram/ram/RADDR_7
T_25_21_upADDR_7
T_25_21_wire_bram/ram/RADDR_7

T_16_21_wire_logic_cluster/lc_2/out
T_16_21_sp4_h_l_9
T_19_21_sp4_v_t_44
T_20_25_sp4_h_l_9
T_24_25_sp4_h_l_0
T_25_25_lc_trk_g2_0
T_25_25_input0_0
T_25_25_wire_bram/ram/RADDR_7
T_25_23_upADDR_7
T_25_23_wire_bram/ram/RADDR_7

T_16_21_wire_logic_cluster/lc_2/out
T_16_17_sp4_v_t_41
T_13_17_sp4_h_l_10
T_12_13_sp4_v_t_47
T_9_13_sp4_h_l_10
T_8_13_lc_trk_g0_2
T_8_13_input0_0
T_8_13_wire_bram/ram/RADDR_7
T_8_11_upADDR_7
T_8_11_wire_bram/ram/RADDR_7

T_16_21_wire_logic_cluster/lc_2/out
T_16_21_sp4_h_l_9
T_19_21_sp4_v_t_44
T_20_25_sp4_h_l_9
T_24_25_sp4_h_l_0
T_25_25_lc_trk_g2_0
T_25_25_input0_0
T_25_25_wire_bram/ram/RADDR_7

T_16_21_wire_logic_cluster/lc_2/out
T_16_17_sp4_v_t_41
T_13_17_sp4_h_l_10
T_12_13_sp4_v_t_47
T_9_13_sp4_h_l_10
T_8_13_lc_trk_g0_2
T_8_13_input0_0
T_8_13_wire_bram/ram/RADDR_7

End 

Net : n19786
T_18_20_wire_logic_cluster/lc_4/cout
T_18_20_wire_logic_cluster/lc_5/in_3

Net : n7_adj_1555
T_18_22_wire_logic_cluster/lc_1/out
T_19_20_sp4_v_t_46
T_19_24_sp4_v_t_46
T_19_25_lc_trk_g3_6
T_19_25_wire_logic_cluster/lc_0/in_3

T_18_22_wire_logic_cluster/lc_1/out
T_18_23_lc_trk_g0_1
T_18_23_wire_logic_cluster/lc_6/in_1

End 

Net : data_index_9_N_212_9
T_19_25_wire_logic_cluster/lc_0/out
T_16_25_sp12_h_l_0
T_25_25_lc_trk_g0_4
T_25_25_input2_6
T_25_25_wire_bram/ram/RADDR_9
T_25_23_upADDR_9
T_25_23_wire_bram/ram/RADDR_9
T_25_21_upADDR_9
T_25_21_wire_bram/ram/RADDR_9
T_25_19_upADDR_9
T_25_19_wire_bram/ram/RADDR_9
T_25_17_upADDR_9
T_25_17_wire_bram/ram/RADDR_9
T_25_15_upADDR_9
T_25_15_wire_bram/ram/RADDR_9
T_25_13_upADDR_9
T_25_13_wire_bram/ram/RADDR_9
T_25_11_upADDR_9
T_25_11_wire_bram/ram/RADDR_9
T_25_9_upADDR_9
T_25_9_wire_bram/ram/RADDR_9
T_25_7_upADDR_9
T_25_7_wire_bram/ram/RADDR_9

T_19_25_wire_logic_cluster/lc_0/out
T_16_25_sp12_h_l_0
T_25_25_lc_trk_g0_4
T_25_25_input2_6
T_25_25_wire_bram/ram/RADDR_9
T_25_23_upADDR_9
T_25_23_wire_bram/ram/RADDR_9
T_25_21_upADDR_9
T_25_21_wire_bram/ram/RADDR_9
T_25_19_upADDR_9
T_25_19_wire_bram/ram/RADDR_9
T_25_17_upADDR_9
T_25_17_wire_bram/ram/RADDR_9
T_25_15_upADDR_9
T_25_15_wire_bram/ram/RADDR_9
T_25_13_upADDR_9
T_25_13_wire_bram/ram/RADDR_9
T_25_11_upADDR_9
T_25_11_wire_bram/ram/RADDR_9
T_25_9_upADDR_9
T_25_9_wire_bram/ram/RADDR_9

T_19_25_wire_logic_cluster/lc_0/out
T_16_25_sp12_h_l_0
T_25_25_lc_trk_g0_4
T_25_25_input2_6
T_25_25_wire_bram/ram/RADDR_9
T_25_23_upADDR_9
T_25_23_wire_bram/ram/RADDR_9
T_25_21_upADDR_9
T_25_21_wire_bram/ram/RADDR_9
T_25_19_upADDR_9
T_25_19_wire_bram/ram/RADDR_9
T_25_17_upADDR_9
T_25_17_wire_bram/ram/RADDR_9
T_25_15_upADDR_9
T_25_15_wire_bram/ram/RADDR_9
T_25_13_upADDR_9
T_25_13_wire_bram/ram/RADDR_9
T_25_11_upADDR_9
T_25_11_wire_bram/ram/RADDR_9

T_19_25_wire_logic_cluster/lc_0/out
T_16_25_sp12_h_l_0
T_25_25_lc_trk_g0_4
T_25_25_input2_6
T_25_25_wire_bram/ram/RADDR_9
T_25_23_upADDR_9
T_25_23_wire_bram/ram/RADDR_9
T_25_21_upADDR_9
T_25_21_wire_bram/ram/RADDR_9
T_25_19_upADDR_9
T_25_19_wire_bram/ram/RADDR_9
T_25_17_upADDR_9
T_25_17_wire_bram/ram/RADDR_9
T_25_15_upADDR_9
T_25_15_wire_bram/ram/RADDR_9
T_25_13_upADDR_9
T_25_13_wire_bram/ram/RADDR_9

T_19_25_wire_logic_cluster/lc_0/out
T_16_25_sp12_h_l_0
T_25_25_lc_trk_g0_4
T_25_25_input2_6
T_25_25_wire_bram/ram/RADDR_9
T_25_23_upADDR_9
T_25_23_wire_bram/ram/RADDR_9
T_25_21_upADDR_9
T_25_21_wire_bram/ram/RADDR_9
T_25_19_upADDR_9
T_25_19_wire_bram/ram/RADDR_9
T_25_17_upADDR_9
T_25_17_wire_bram/ram/RADDR_9
T_25_15_upADDR_9
T_25_15_wire_bram/ram/RADDR_9

T_19_25_wire_logic_cluster/lc_0/out
T_16_25_sp12_h_l_0
T_25_25_lc_trk_g0_4
T_25_25_input2_6
T_25_25_wire_bram/ram/RADDR_9
T_25_23_upADDR_9
T_25_23_wire_bram/ram/RADDR_9
T_25_21_upADDR_9
T_25_21_wire_bram/ram/RADDR_9
T_25_19_upADDR_9
T_25_19_wire_bram/ram/RADDR_9
T_25_17_upADDR_9
T_25_17_wire_bram/ram/RADDR_9

T_19_25_wire_logic_cluster/lc_0/out
T_19_13_sp12_v_t_23
T_8_13_sp12_h_l_0
T_8_13_lc_trk_g1_3
T_8_13_input2_6
T_8_13_wire_bram/ram/RADDR_9
T_8_11_upADDR_9
T_8_11_wire_bram/ram/RADDR_9

T_19_25_wire_logic_cluster/lc_0/out
T_16_25_sp12_h_l_0
T_25_25_lc_trk_g0_4
T_25_25_input2_6
T_25_25_wire_bram/ram/RADDR_9
T_25_23_upADDR_9
T_25_23_wire_bram/ram/RADDR_9
T_25_21_upADDR_9
T_25_21_wire_bram/ram/RADDR_9
T_25_19_upADDR_9
T_25_19_wire_bram/ram/RADDR_9

T_19_25_wire_logic_cluster/lc_0/out
T_19_13_sp12_v_t_23
T_8_13_sp12_h_l_0
T_8_13_lc_trk_g1_3
T_8_13_input2_6
T_8_13_wire_bram/ram/RADDR_9

T_19_25_wire_logic_cluster/lc_0/out
T_16_25_sp12_h_l_0
T_25_25_lc_trk_g0_4
T_25_25_input2_6
T_25_25_wire_bram/ram/RADDR_9
T_25_23_upADDR_9
T_25_23_wire_bram/ram/RADDR_9
T_25_21_upADDR_9
T_25_21_wire_bram/ram/RADDR_9

T_19_25_wire_logic_cluster/lc_0/out
T_16_25_sp12_h_l_0
T_25_25_lc_trk_g0_4
T_25_25_input2_6
T_25_25_wire_bram/ram/RADDR_9
T_25_23_upADDR_9
T_25_23_wire_bram/ram/RADDR_9

T_19_25_wire_logic_cluster/lc_0/out
T_16_25_sp12_h_l_0
T_25_25_lc_trk_g0_4
T_25_25_input2_6
T_25_25_wire_bram/ram/RADDR_9

End 

Net : n19812
T_18_22_wire_logic_cluster/lc_0/cout
T_18_22_wire_logic_cluster/lc_1/in_3

End 

Net : n19791
T_17_25_wire_logic_cluster/lc_1/cout
T_17_25_wire_logic_cluster/lc_2/in_3

Net : n19785
T_18_20_wire_logic_cluster/lc_3/cout
T_18_20_wire_logic_cluster/lc_4/in_3

Net : n19790
T_17_25_wire_logic_cluster/lc_0/cout
T_17_25_wire_logic_cluster/lc_1/in_3

Net : n7_adj_1557
T_18_22_wire_logic_cluster/lc_0/out
T_18_18_sp12_v_t_23
T_18_25_lc_trk_g2_3
T_18_25_wire_logic_cluster/lc_0/in_3

T_18_22_wire_logic_cluster/lc_0/out
T_18_18_sp12_v_t_23
T_18_25_lc_trk_g2_3
T_18_25_wire_logic_cluster/lc_6/in_3

End 

Net : data_index_9_N_212_8
T_18_25_wire_logic_cluster/lc_0/out
T_15_25_sp12_h_l_0
T_25_25_lc_trk_g0_7
T_25_25_input2_7
T_25_25_wire_bram/ram/RADDR_8
T_25_23_upADDR_8
T_25_23_wire_bram/ram/RADDR_8
T_25_21_upADDR_8
T_25_21_wire_bram/ram/RADDR_8
T_25_19_upADDR_8
T_25_19_wire_bram/ram/RADDR_8
T_25_17_upADDR_8
T_25_17_wire_bram/ram/RADDR_8
T_25_15_upADDR_8
T_25_15_wire_bram/ram/RADDR_8
T_25_13_upADDR_8
T_25_13_wire_bram/ram/RADDR_8
T_25_11_upADDR_8
T_25_11_wire_bram/ram/RADDR_8
T_25_9_upADDR_8
T_25_9_wire_bram/ram/RADDR_8
T_25_7_upADDR_8
T_25_7_wire_bram/ram/RADDR_8

T_18_25_wire_logic_cluster/lc_0/out
T_15_25_sp12_h_l_0
T_25_25_lc_trk_g0_7
T_25_25_input2_7
T_25_25_wire_bram/ram/RADDR_8
T_25_23_upADDR_8
T_25_23_wire_bram/ram/RADDR_8
T_25_21_upADDR_8
T_25_21_wire_bram/ram/RADDR_8
T_25_19_upADDR_8
T_25_19_wire_bram/ram/RADDR_8
T_25_17_upADDR_8
T_25_17_wire_bram/ram/RADDR_8
T_25_15_upADDR_8
T_25_15_wire_bram/ram/RADDR_8
T_25_13_upADDR_8
T_25_13_wire_bram/ram/RADDR_8
T_25_11_upADDR_8
T_25_11_wire_bram/ram/RADDR_8
T_25_9_upADDR_8
T_25_9_wire_bram/ram/RADDR_8

T_18_25_wire_logic_cluster/lc_0/out
T_15_25_sp12_h_l_0
T_25_25_lc_trk_g0_7
T_25_25_input2_7
T_25_25_wire_bram/ram/RADDR_8
T_25_23_upADDR_8
T_25_23_wire_bram/ram/RADDR_8
T_25_21_upADDR_8
T_25_21_wire_bram/ram/RADDR_8
T_25_19_upADDR_8
T_25_19_wire_bram/ram/RADDR_8
T_25_17_upADDR_8
T_25_17_wire_bram/ram/RADDR_8
T_25_15_upADDR_8
T_25_15_wire_bram/ram/RADDR_8
T_25_13_upADDR_8
T_25_13_wire_bram/ram/RADDR_8
T_25_11_upADDR_8
T_25_11_wire_bram/ram/RADDR_8

T_18_25_wire_logic_cluster/lc_0/out
T_15_25_sp12_h_l_0
T_25_25_lc_trk_g0_7
T_25_25_input2_7
T_25_25_wire_bram/ram/RADDR_8
T_25_23_upADDR_8
T_25_23_wire_bram/ram/RADDR_8
T_25_21_upADDR_8
T_25_21_wire_bram/ram/RADDR_8
T_25_19_upADDR_8
T_25_19_wire_bram/ram/RADDR_8
T_25_17_upADDR_8
T_25_17_wire_bram/ram/RADDR_8
T_25_15_upADDR_8
T_25_15_wire_bram/ram/RADDR_8
T_25_13_upADDR_8
T_25_13_wire_bram/ram/RADDR_8

T_18_25_wire_logic_cluster/lc_0/out
T_15_25_sp12_h_l_0
T_25_25_lc_trk_g0_7
T_25_25_input2_7
T_25_25_wire_bram/ram/RADDR_8
T_25_23_upADDR_8
T_25_23_wire_bram/ram/RADDR_8
T_25_21_upADDR_8
T_25_21_wire_bram/ram/RADDR_8
T_25_19_upADDR_8
T_25_19_wire_bram/ram/RADDR_8
T_25_17_upADDR_8
T_25_17_wire_bram/ram/RADDR_8
T_25_15_upADDR_8
T_25_15_wire_bram/ram/RADDR_8

T_18_25_wire_logic_cluster/lc_0/out
T_15_25_sp12_h_l_0
T_25_25_lc_trk_g0_7
T_25_25_input2_7
T_25_25_wire_bram/ram/RADDR_8
T_25_23_upADDR_8
T_25_23_wire_bram/ram/RADDR_8
T_25_21_upADDR_8
T_25_21_wire_bram/ram/RADDR_8
T_25_19_upADDR_8
T_25_19_wire_bram/ram/RADDR_8
T_25_17_upADDR_8
T_25_17_wire_bram/ram/RADDR_8

T_18_25_wire_logic_cluster/lc_0/out
T_18_13_sp12_v_t_23
T_7_13_sp12_h_l_0
T_8_13_lc_trk_g1_4
T_8_13_input2_7
T_8_13_wire_bram/ram/RADDR_8
T_8_11_upADDR_8
T_8_11_wire_bram/ram/RADDR_8

T_18_25_wire_logic_cluster/lc_0/out
T_15_25_sp12_h_l_0
T_25_25_lc_trk_g0_7
T_25_25_input2_7
T_25_25_wire_bram/ram/RADDR_8
T_25_23_upADDR_8
T_25_23_wire_bram/ram/RADDR_8
T_25_21_upADDR_8
T_25_21_wire_bram/ram/RADDR_8
T_25_19_upADDR_8
T_25_19_wire_bram/ram/RADDR_8

T_18_25_wire_logic_cluster/lc_0/out
T_18_13_sp12_v_t_23
T_7_13_sp12_h_l_0
T_8_13_lc_trk_g1_4
T_8_13_input2_7
T_8_13_wire_bram/ram/RADDR_8

T_18_25_wire_logic_cluster/lc_0/out
T_15_25_sp12_h_l_0
T_25_25_lc_trk_g0_7
T_25_25_input2_7
T_25_25_wire_bram/ram/RADDR_8
T_25_23_upADDR_8
T_25_23_wire_bram/ram/RADDR_8
T_25_21_upADDR_8
T_25_21_wire_bram/ram/RADDR_8

T_18_25_wire_logic_cluster/lc_0/out
T_15_25_sp12_h_l_0
T_25_25_lc_trk_g0_7
T_25_25_input2_7
T_25_25_wire_bram/ram/RADDR_8
T_25_23_upADDR_8
T_25_23_wire_bram/ram/RADDR_8

T_18_25_wire_logic_cluster/lc_0/out
T_15_25_sp12_h_l_0
T_25_25_lc_trk_g0_7
T_25_25_input2_7
T_25_25_wire_bram/ram/RADDR_8

End 

Net : bfn_14_16_0_
T_18_22_wire_logic_cluster/carry_in_mux/cout
T_18_22_wire_logic_cluster/lc_0/in_3

Net : n19771
T_16_24_wire_logic_cluster/lc_6/cout
T_16_24_wire_logic_cluster/lc_7/in_3

Net : n11_adj_1632_cascade_
T_15_20_wire_logic_cluster/lc_4/ltout
T_15_20_wire_logic_cluster/lc_5/in_2

End 

Net : n2_cascade_
T_15_20_wire_logic_cluster/lc_0/ltout
T_15_20_wire_logic_cluster/lc_1/in_2

End 

Net : acadc_skipCount_12
T_21_22_wire_logic_cluster/lc_0/out
T_22_21_lc_trk_g3_0
T_22_21_wire_logic_cluster/lc_6/in_1

T_21_22_wire_logic_cluster/lc_0/out
T_20_22_sp4_h_l_8
T_19_22_lc_trk_g1_0
T_19_22_wire_logic_cluster/lc_0/in_3

T_21_22_wire_logic_cluster/lc_0/out
T_21_22_lc_trk_g1_0
T_21_22_wire_logic_cluster/lc_0/in_3

End 

Net : n31_adj_1537
T_16_21_wire_logic_cluster/lc_6/out
T_16_18_sp4_v_t_36
T_15_20_lc_trk_g0_1
T_15_20_wire_logic_cluster/lc_0/in_1

T_16_21_wire_logic_cluster/lc_6/out
T_16_18_sp4_v_t_36
T_15_20_lc_trk_g0_1
T_15_20_wire_logic_cluster/lc_4/in_1

T_16_21_wire_logic_cluster/lc_6/out
T_15_21_sp4_h_l_4
T_14_21_lc_trk_g1_4
T_14_21_wire_logic_cluster/lc_6/in_3

End 

Net : n21
T_22_21_wire_logic_cluster/lc_6/out
T_21_21_sp4_h_l_4
T_17_21_sp4_h_l_7
T_16_21_lc_trk_g1_7
T_16_21_wire_logic_cluster/lc_5/in_3

End 

Net : n30_adj_1543_cascade_
T_16_21_wire_logic_cluster/lc_5/ltout
T_16_21_wire_logic_cluster/lc_6/in_2

End 

Net : n19784
T_18_20_wire_logic_cluster/lc_2/cout
T_18_20_wire_logic_cluster/lc_3/in_3

Net : req_data_cnt_1
T_17_19_wire_logic_cluster/lc_7/out
T_17_19_lc_trk_g2_7
T_17_19_wire_logic_cluster/lc_0/in_3

T_17_19_wire_logic_cluster/lc_7/out
T_17_17_sp4_v_t_43
T_18_21_sp4_h_l_0
T_20_21_lc_trk_g2_5
T_20_21_wire_logic_cluster/lc_4/in_3

T_17_19_wire_logic_cluster/lc_7/out
T_17_19_lc_trk_g2_7
T_17_19_wire_logic_cluster/lc_7/in_0

End 

Net : bfn_13_19_0_
T_17_25_wire_logic_cluster/carry_in_mux/cout
T_17_25_wire_logic_cluster/lc_0/in_3

Net : n16818_cascade_
T_16_17_wire_logic_cluster/lc_6/ltout
T_16_17_wire_logic_cluster/lc_7/in_2

End 

Net : comm_cmd_5
T_16_17_wire_logic_cluster/lc_5/out
T_16_17_lc_trk_g2_5
T_16_17_wire_logic_cluster/lc_6/in_3

T_16_17_wire_logic_cluster/lc_5/out
T_16_16_sp4_v_t_42
T_17_16_sp4_h_l_0
T_21_16_sp4_h_l_8
T_22_16_lc_trk_g2_0
T_22_16_wire_logic_cluster/lc_5/in_3

T_16_17_wire_logic_cluster/lc_5/out
T_16_17_lc_trk_g2_5
T_16_17_wire_logic_cluster/lc_5/in_0

End 

Net : comm_cmd_4
T_16_17_wire_logic_cluster/lc_3/out
T_16_17_lc_trk_g1_3
T_16_17_wire_logic_cluster/lc_6/in_0

T_16_17_wire_logic_cluster/lc_3/out
T_17_16_sp4_v_t_39
T_14_16_sp4_h_l_2
T_14_16_lc_trk_g0_7
T_14_16_wire_logic_cluster/lc_2/in_3

T_16_17_wire_logic_cluster/lc_3/out
T_17_16_sp4_v_t_39
T_16_17_lc_trk_g2_7
T_16_17_input_2_3
T_16_17_wire_logic_cluster/lc_3/in_2

End 

Net : comm_cmd_6
T_17_17_wire_logic_cluster/lc_2/out
T_16_17_lc_trk_g3_2
T_16_17_wire_logic_cluster/lc_6/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_17_16_sp4_v_t_36
T_18_16_sp4_h_l_6
T_22_16_sp4_h_l_6
T_22_16_lc_trk_g1_3
T_22_16_wire_logic_cluster/lc_5/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_17_17_lc_trk_g1_2
T_17_17_wire_logic_cluster/lc_2/in_3

End 

Net : acadc_skipCount_14
T_15_16_wire_logic_cluster/lc_3/out
T_16_16_lc_trk_g1_3
T_16_16_wire_logic_cluster/lc_7/in_1

T_15_16_wire_logic_cluster/lc_3/out
T_16_16_lc_trk_g1_3
T_16_16_wire_logic_cluster/lc_6/in_0

T_15_16_wire_logic_cluster/lc_3/out
T_15_16_lc_trk_g1_3
T_15_16_wire_logic_cluster/lc_3/in_3

End 

Net : n23_adj_1591
T_16_16_wire_logic_cluster/lc_7/out
T_16_11_sp12_v_t_22
T_16_21_lc_trk_g3_5
T_16_21_wire_logic_cluster/lc_5/in_1

End 

Net : n2_adj_1696_cascade_
T_14_21_wire_logic_cluster/lc_6/ltout
T_14_21_wire_logic_cluster/lc_7/in_2

End 

Net : acadc_skipCount_5
T_16_22_wire_logic_cluster/lc_7/out
T_16_23_lc_trk_g1_7
T_16_23_wire_logic_cluster/lc_3/in_1

T_16_22_wire_logic_cluster/lc_7/out
T_16_17_sp12_v_t_22
T_16_18_lc_trk_g3_6
T_16_18_wire_logic_cluster/lc_4/in_1

T_16_22_wire_logic_cluster/lc_7/out
T_16_22_lc_trk_g1_7
T_16_22_wire_logic_cluster/lc_7/in_3

End 

Net : acadc_skipCount_10
T_21_20_wire_logic_cluster/lc_2/out
T_22_21_lc_trk_g3_2
T_22_21_wire_logic_cluster/lc_6/in_3

T_21_20_wire_logic_cluster/lc_2/out
T_21_20_lc_trk_g3_2
T_21_20_wire_logic_cluster/lc_4/in_3

T_21_20_wire_logic_cluster/lc_2/out
T_21_20_lc_trk_g3_2
T_21_20_wire_logic_cluster/lc_2/in_3

End 

Net : n26_adj_1525
T_16_22_wire_logic_cluster/lc_2/out
T_16_21_lc_trk_g1_2
T_16_21_wire_logic_cluster/lc_6/in_3

End 

Net : n20_adj_1670
T_16_23_wire_logic_cluster/lc_3/out
T_16_22_lc_trk_g0_3
T_16_22_wire_logic_cluster/lc_2/in_3

End 

Net : n19770
T_16_24_wire_logic_cluster/lc_5/cout
T_16_24_wire_logic_cluster/lc_6/in_3

Net : acadc_skipCount_11
T_15_16_wire_logic_cluster/lc_2/out
T_16_16_lc_trk_g0_2
T_16_16_wire_logic_cluster/lc_7/in_3

T_15_16_wire_logic_cluster/lc_2/out
T_16_15_sp4_v_t_37
T_16_19_lc_trk_g0_0
T_16_19_wire_logic_cluster/lc_2/in_0

T_15_16_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g2_2
T_15_16_input_2_2
T_15_16_wire_logic_cluster/lc_2/in_2

End 

Net : n19783
T_18_20_wire_logic_cluster/lc_1/cout
T_18_20_wire_logic_cluster/lc_2/in_3

Net : req_data_cnt_13
T_15_19_wire_logic_cluster/lc_5/out
T_15_19_lc_trk_g2_5
T_15_19_wire_logic_cluster/lc_2/in_3

T_15_19_wire_logic_cluster/lc_5/out
T_15_15_sp4_v_t_47
T_16_15_sp4_h_l_3
T_17_15_lc_trk_g3_3
T_17_15_wire_logic_cluster/lc_1/in_3

T_15_19_wire_logic_cluster/lc_5/out
T_15_19_lc_trk_g2_5
T_15_19_wire_logic_cluster/lc_5/in_0

End 

Net : acadc_skipCount_3
T_16_23_wire_logic_cluster/lc_2/out
T_16_23_lc_trk_g0_2
T_16_23_wire_logic_cluster/lc_3/in_3

T_16_23_wire_logic_cluster/lc_2/out
T_16_20_sp4_v_t_44
T_17_20_sp4_h_l_9
T_19_20_lc_trk_g3_4
T_19_20_wire_logic_cluster/lc_6/in_3

T_16_23_wire_logic_cluster/lc_2/out
T_16_23_lc_trk_g0_2
T_16_23_wire_logic_cluster/lc_2/in_0

End 

Net : data_index_9_N_212_3
T_17_21_wire_logic_cluster/lc_4/out
T_17_13_sp12_v_t_23
T_18_25_sp12_h_l_0
T_25_25_lc_trk_g0_0
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3
T_25_23_upADDR_3
T_25_23_wire_bram/ram/RADDR_3
T_25_21_upADDR_3
T_25_21_wire_bram/ram/RADDR_3
T_25_19_upADDR_3
T_25_19_wire_bram/ram/RADDR_3
T_25_17_upADDR_3
T_25_17_wire_bram/ram/RADDR_3
T_25_15_upADDR_3
T_25_15_wire_bram/ram/RADDR_3
T_25_13_upADDR_3
T_25_13_wire_bram/ram/RADDR_3
T_25_11_upADDR_3
T_25_11_wire_bram/ram/RADDR_3
T_25_9_upADDR_3
T_25_9_wire_bram/ram/RADDR_3
T_25_7_upADDR_3
T_25_7_wire_bram/ram/RADDR_3

T_17_21_wire_logic_cluster/lc_4/out
T_17_13_sp12_v_t_23
T_18_25_sp12_h_l_0
T_25_25_lc_trk_g0_0
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3
T_25_23_upADDR_3
T_25_23_wire_bram/ram/RADDR_3
T_25_21_upADDR_3
T_25_21_wire_bram/ram/RADDR_3
T_25_19_upADDR_3
T_25_19_wire_bram/ram/RADDR_3
T_25_17_upADDR_3
T_25_17_wire_bram/ram/RADDR_3
T_25_15_upADDR_3
T_25_15_wire_bram/ram/RADDR_3
T_25_13_upADDR_3
T_25_13_wire_bram/ram/RADDR_3
T_25_11_upADDR_3
T_25_11_wire_bram/ram/RADDR_3
T_25_9_upADDR_3
T_25_9_wire_bram/ram/RADDR_3

T_17_21_wire_logic_cluster/lc_4/out
T_17_13_sp12_v_t_23
T_18_25_sp12_h_l_0
T_25_25_lc_trk_g0_0
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3
T_25_23_upADDR_3
T_25_23_wire_bram/ram/RADDR_3
T_25_21_upADDR_3
T_25_21_wire_bram/ram/RADDR_3
T_25_19_upADDR_3
T_25_19_wire_bram/ram/RADDR_3
T_25_17_upADDR_3
T_25_17_wire_bram/ram/RADDR_3
T_25_15_upADDR_3
T_25_15_wire_bram/ram/RADDR_3
T_25_13_upADDR_3
T_25_13_wire_bram/ram/RADDR_3
T_25_11_upADDR_3
T_25_11_wire_bram/ram/RADDR_3

T_17_21_wire_logic_cluster/lc_4/out
T_17_13_sp12_v_t_23
T_18_25_sp12_h_l_0
T_25_25_lc_trk_g0_0
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3
T_25_23_upADDR_3
T_25_23_wire_bram/ram/RADDR_3
T_25_21_upADDR_3
T_25_21_wire_bram/ram/RADDR_3
T_25_19_upADDR_3
T_25_19_wire_bram/ram/RADDR_3
T_25_17_upADDR_3
T_25_17_wire_bram/ram/RADDR_3
T_25_15_upADDR_3
T_25_15_wire_bram/ram/RADDR_3
T_25_13_upADDR_3
T_25_13_wire_bram/ram/RADDR_3

T_17_21_wire_logic_cluster/lc_4/out
T_17_13_sp12_v_t_23
T_18_25_sp12_h_l_0
T_25_25_lc_trk_g0_0
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3
T_25_23_upADDR_3
T_25_23_wire_bram/ram/RADDR_3
T_25_21_upADDR_3
T_25_21_wire_bram/ram/RADDR_3
T_25_19_upADDR_3
T_25_19_wire_bram/ram/RADDR_3
T_25_17_upADDR_3
T_25_17_wire_bram/ram/RADDR_3
T_25_15_upADDR_3
T_25_15_wire_bram/ram/RADDR_3

T_17_21_wire_logic_cluster/lc_4/out
T_17_13_sp12_v_t_23
T_18_25_sp12_h_l_0
T_25_25_lc_trk_g0_0
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3
T_25_23_upADDR_3
T_25_23_wire_bram/ram/RADDR_3
T_25_21_upADDR_3
T_25_21_wire_bram/ram/RADDR_3
T_25_19_upADDR_3
T_25_19_wire_bram/ram/RADDR_3
T_25_17_upADDR_3
T_25_17_wire_bram/ram/RADDR_3

T_17_21_wire_logic_cluster/lc_4/out
T_17_13_sp12_v_t_23
T_18_25_sp12_h_l_0
T_25_25_lc_trk_g0_0
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3
T_25_23_upADDR_3
T_25_23_wire_bram/ram/RADDR_3
T_25_21_upADDR_3
T_25_21_wire_bram/ram/RADDR_3
T_25_19_upADDR_3
T_25_19_wire_bram/ram/RADDR_3

T_17_21_wire_logic_cluster/lc_4/out
T_17_13_sp12_v_t_23
T_18_25_sp12_h_l_0
T_25_25_lc_trk_g0_0
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3
T_25_23_upADDR_3
T_25_23_wire_bram/ram/RADDR_3
T_25_21_upADDR_3
T_25_21_wire_bram/ram/RADDR_3

T_17_21_wire_logic_cluster/lc_4/out
T_17_13_sp12_v_t_23
T_18_25_sp12_h_l_0
T_25_25_lc_trk_g0_0
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3
T_25_23_upADDR_3
T_25_23_wire_bram/ram/RADDR_3

T_17_21_wire_logic_cluster/lc_4/out
T_17_13_sp12_v_t_23
T_6_13_sp12_h_l_0
T_8_13_lc_trk_g1_7
T_8_13_input0_4
T_8_13_wire_bram/ram/RADDR_3
T_8_11_upADDR_3
T_8_11_wire_bram/ram/RADDR_3

T_17_21_wire_logic_cluster/lc_4/out
T_17_13_sp12_v_t_23
T_18_25_sp12_h_l_0
T_25_25_lc_trk_g0_0
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3

T_17_21_wire_logic_cluster/lc_4/out
T_17_13_sp12_v_t_23
T_6_13_sp12_h_l_0
T_8_13_lc_trk_g1_7
T_8_13_input0_4
T_8_13_wire_bram/ram/RADDR_3

End 

Net : n8841
T_15_22_wire_logic_cluster/lc_4/out
T_16_22_sp4_h_l_8
T_17_22_lc_trk_g3_0
T_17_22_wire_logic_cluster/lc_6/in_3

T_15_22_wire_logic_cluster/lc_4/out
T_16_22_sp4_h_l_8
T_18_22_lc_trk_g2_5
T_18_22_wire_logic_cluster/lc_4/in_3

T_15_22_wire_logic_cluster/lc_4/out
T_16_22_sp4_h_l_8
T_19_22_sp4_v_t_45
T_18_25_lc_trk_g3_5
T_18_25_wire_logic_cluster/lc_2/in_0

T_15_22_wire_logic_cluster/lc_4/out
T_16_22_sp4_h_l_8
T_19_22_sp4_v_t_45
T_18_24_lc_trk_g0_3
T_18_24_wire_logic_cluster/lc_5/in_0

T_15_22_wire_logic_cluster/lc_4/out
T_16_22_sp4_h_l_8
T_19_22_sp4_v_t_45
T_18_24_lc_trk_g0_3
T_18_24_wire_logic_cluster/lc_4/in_3

T_15_22_wire_logic_cluster/lc_4/out
T_16_22_sp4_h_l_8
T_19_18_sp4_v_t_39
T_19_21_lc_trk_g1_7
T_19_21_wire_logic_cluster/lc_1/in_3

T_15_22_wire_logic_cluster/lc_4/out
T_16_22_lc_trk_g1_4
T_16_22_wire_logic_cluster/lc_5/in_0

T_15_22_wire_logic_cluster/lc_4/out
T_16_22_sp4_h_l_8
T_17_22_lc_trk_g3_0
T_17_22_wire_logic_cluster/lc_2/in_3

T_15_22_wire_logic_cluster/lc_4/out
T_16_21_lc_trk_g2_4
T_16_21_wire_logic_cluster/lc_1/in_3

T_15_22_wire_logic_cluster/lc_4/out
T_16_22_sp4_h_l_8
T_19_22_sp4_v_t_45
T_18_25_lc_trk_g3_5
T_18_25_wire_logic_cluster/lc_3/in_3

T_15_22_wire_logic_cluster/lc_4/out
T_14_22_sp4_h_l_0
T_13_18_sp4_v_t_37
T_13_19_lc_trk_g3_5
T_13_19_wire_logic_cluster/lc_1/in_1

End 

Net : n8_adj_1566
T_17_22_wire_logic_cluster/lc_6/out
T_17_20_sp4_v_t_41
T_17_21_lc_trk_g3_1
T_17_21_input_2_4
T_17_21_wire_logic_cluster/lc_4/in_2

End 

Net : n16818
T_16_17_wire_logic_cluster/lc_6/out
T_15_17_lc_trk_g3_6
T_15_17_wire_logic_cluster/lc_0/in_1

T_16_17_wire_logic_cluster/lc_6/out
T_15_17_lc_trk_g3_6
T_15_17_wire_logic_cluster/lc_7/in_0

T_16_17_wire_logic_cluster/lc_6/out
T_17_16_lc_trk_g2_6
T_17_16_wire_logic_cluster/lc_1/in_1

T_16_17_wire_logic_cluster/lc_6/out
T_17_15_sp4_v_t_40
T_14_15_sp4_h_l_5
T_14_15_lc_trk_g0_0
T_14_15_wire_logic_cluster/lc_7/in_1

T_16_17_wire_logic_cluster/lc_6/out
T_15_17_lc_trk_g3_6
T_15_17_input_2_3
T_15_17_wire_logic_cluster/lc_3/in_2

T_16_17_wire_logic_cluster/lc_6/out
T_16_14_sp4_v_t_36
T_17_18_sp4_h_l_7
T_18_18_lc_trk_g2_7
T_18_18_wire_logic_cluster/lc_4/in_3

End 

Net : n11570
T_15_17_wire_logic_cluster/lc_0/out
T_15_13_sp12_v_t_23
T_15_22_lc_trk_g3_7
T_15_22_input_2_4
T_15_22_wire_logic_cluster/lc_4/in_2

T_15_17_wire_logic_cluster/lc_0/out
T_14_17_lc_trk_g3_0
T_14_17_wire_logic_cluster/lc_7/in_0

End 

Net : n7_adj_1561
T_18_21_wire_logic_cluster/lc_6/out
T_18_18_sp4_v_t_36
T_17_21_lc_trk_g2_4
T_17_21_input_2_0
T_17_21_wire_logic_cluster/lc_0/in_2

T_18_21_wire_logic_cluster/lc_6/out
T_9_21_sp12_h_l_0
T_15_21_lc_trk_g0_7
T_15_21_wire_logic_cluster/lc_6/in_3

End 

Net : n19809
T_18_21_wire_logic_cluster/lc_5/cout
T_18_21_wire_logic_cluster/lc_6/in_3

Net : data_index_9_N_212_6
T_17_21_wire_logic_cluster/lc_0/out
T_14_21_sp12_h_l_0
T_25_21_sp12_v_t_23
T_25_25_lc_trk_g3_0
T_25_25_input0_1
T_25_25_wire_bram/ram/RADDR_6
T_25_23_upADDR_6
T_25_23_wire_bram/ram/RADDR_6
T_25_21_upADDR_6
T_25_21_wire_bram/ram/RADDR_6
T_25_19_upADDR_6
T_25_19_wire_bram/ram/RADDR_6
T_25_17_upADDR_6
T_25_17_wire_bram/ram/RADDR_6
T_25_15_upADDR_6
T_25_15_wire_bram/ram/RADDR_6
T_25_13_upADDR_6
T_25_13_wire_bram/ram/RADDR_6
T_25_11_upADDR_6
T_25_11_wire_bram/ram/RADDR_6
T_25_9_upADDR_6
T_25_9_wire_bram/ram/RADDR_6
T_25_7_upADDR_6
T_25_7_wire_bram/ram/RADDR_6

T_17_21_wire_logic_cluster/lc_0/out
T_14_21_sp12_h_l_0
T_25_21_sp12_v_t_23
T_25_25_lc_trk_g3_0
T_25_25_input0_1
T_25_25_wire_bram/ram/RADDR_6
T_25_23_upADDR_6
T_25_23_wire_bram/ram/RADDR_6
T_25_21_upADDR_6
T_25_21_wire_bram/ram/RADDR_6
T_25_19_upADDR_6
T_25_19_wire_bram/ram/RADDR_6
T_25_17_upADDR_6
T_25_17_wire_bram/ram/RADDR_6
T_25_15_upADDR_6
T_25_15_wire_bram/ram/RADDR_6
T_25_13_upADDR_6
T_25_13_wire_bram/ram/RADDR_6
T_25_11_upADDR_6
T_25_11_wire_bram/ram/RADDR_6
T_25_9_upADDR_6
T_25_9_wire_bram/ram/RADDR_6

T_17_21_wire_logic_cluster/lc_0/out
T_14_21_sp12_h_l_0
T_25_21_sp12_v_t_23
T_25_25_lc_trk_g3_0
T_25_25_input0_1
T_25_25_wire_bram/ram/RADDR_6
T_25_23_upADDR_6
T_25_23_wire_bram/ram/RADDR_6
T_25_21_upADDR_6
T_25_21_wire_bram/ram/RADDR_6
T_25_19_upADDR_6
T_25_19_wire_bram/ram/RADDR_6
T_25_17_upADDR_6
T_25_17_wire_bram/ram/RADDR_6
T_25_15_upADDR_6
T_25_15_wire_bram/ram/RADDR_6
T_25_13_upADDR_6
T_25_13_wire_bram/ram/RADDR_6
T_25_11_upADDR_6
T_25_11_wire_bram/ram/RADDR_6

T_17_21_wire_logic_cluster/lc_0/out
T_14_21_sp12_h_l_0
T_13_21_sp4_h_l_1
T_12_17_sp4_v_t_36
T_12_13_sp4_v_t_36
T_9_13_sp4_h_l_7
T_8_13_lc_trk_g0_7
T_8_13_input0_1
T_8_13_wire_bram/ram/RADDR_6
T_8_11_upADDR_6
T_8_11_wire_bram/ram/RADDR_6

T_17_21_wire_logic_cluster/lc_0/out
T_14_21_sp12_h_l_0
T_25_21_sp12_v_t_23
T_25_25_lc_trk_g3_0
T_25_25_input0_1
T_25_25_wire_bram/ram/RADDR_6
T_25_23_upADDR_6
T_25_23_wire_bram/ram/RADDR_6
T_25_21_upADDR_6
T_25_21_wire_bram/ram/RADDR_6
T_25_19_upADDR_6
T_25_19_wire_bram/ram/RADDR_6
T_25_17_upADDR_6
T_25_17_wire_bram/ram/RADDR_6
T_25_15_upADDR_6
T_25_15_wire_bram/ram/RADDR_6
T_25_13_upADDR_6
T_25_13_wire_bram/ram/RADDR_6

T_17_21_wire_logic_cluster/lc_0/out
T_14_21_sp12_h_l_0
T_13_21_sp4_h_l_1
T_12_17_sp4_v_t_36
T_12_13_sp4_v_t_36
T_9_13_sp4_h_l_7
T_8_13_lc_trk_g0_7
T_8_13_input0_1
T_8_13_wire_bram/ram/RADDR_6

T_17_21_wire_logic_cluster/lc_0/out
T_14_21_sp12_h_l_0
T_25_21_sp12_v_t_23
T_25_25_lc_trk_g3_0
T_25_25_input0_1
T_25_25_wire_bram/ram/RADDR_6
T_25_23_upADDR_6
T_25_23_wire_bram/ram/RADDR_6
T_25_21_upADDR_6
T_25_21_wire_bram/ram/RADDR_6
T_25_19_upADDR_6
T_25_19_wire_bram/ram/RADDR_6
T_25_17_upADDR_6
T_25_17_wire_bram/ram/RADDR_6
T_25_15_upADDR_6
T_25_15_wire_bram/ram/RADDR_6

T_17_21_wire_logic_cluster/lc_0/out
T_14_21_sp12_h_l_0
T_25_21_sp12_v_t_23
T_25_25_lc_trk_g3_0
T_25_25_input0_1
T_25_25_wire_bram/ram/RADDR_6
T_25_23_upADDR_6
T_25_23_wire_bram/ram/RADDR_6
T_25_21_upADDR_6
T_25_21_wire_bram/ram/RADDR_6
T_25_19_upADDR_6
T_25_19_wire_bram/ram/RADDR_6
T_25_17_upADDR_6
T_25_17_wire_bram/ram/RADDR_6

T_17_21_wire_logic_cluster/lc_0/out
T_14_21_sp12_h_l_0
T_25_21_sp12_v_t_23
T_25_25_lc_trk_g3_0
T_25_25_input0_1
T_25_25_wire_bram/ram/RADDR_6
T_25_23_upADDR_6
T_25_23_wire_bram/ram/RADDR_6
T_25_21_upADDR_6
T_25_21_wire_bram/ram/RADDR_6
T_25_19_upADDR_6
T_25_19_wire_bram/ram/RADDR_6

T_17_21_wire_logic_cluster/lc_0/out
T_14_21_sp12_h_l_0
T_25_21_sp12_v_t_23
T_25_25_lc_trk_g3_0
T_25_25_input0_1
T_25_25_wire_bram/ram/RADDR_6
T_25_23_upADDR_6
T_25_23_wire_bram/ram/RADDR_6
T_25_21_upADDR_6
T_25_21_wire_bram/ram/RADDR_6

T_17_21_wire_logic_cluster/lc_0/out
T_14_21_sp12_h_l_0
T_25_21_sp12_v_t_23
T_25_25_lc_trk_g3_0
T_25_25_input0_1
T_25_25_wire_bram/ram/RADDR_6
T_25_23_upADDR_6
T_25_23_wire_bram/ram/RADDR_6

T_17_21_wire_logic_cluster/lc_0/out
T_14_21_sp12_h_l_0
T_25_21_sp12_v_t_23
T_25_25_lc_trk_g3_0
T_25_25_input0_1
T_25_25_wire_bram/ram/RADDR_6

End 

Net : comm_cmd_1
T_11_18_wire_logic_cluster/lc_3/out
T_11_18_sp4_h_l_11
T_15_18_sp4_h_l_7
T_18_18_sp4_v_t_37
T_17_20_lc_trk_g1_0
T_17_20_wire_logic_cluster/lc_3/in_0

T_11_18_wire_logic_cluster/lc_3/out
T_11_18_sp4_h_l_11
T_15_18_sp4_h_l_7
T_18_18_sp4_v_t_37
T_15_22_sp4_h_l_5
T_15_22_lc_trk_g0_0
T_15_22_wire_logic_cluster/lc_4/in_0

T_11_18_wire_logic_cluster/lc_3/out
T_12_15_sp4_v_t_47
T_13_19_sp4_h_l_10
T_17_19_sp4_h_l_10
T_19_19_lc_trk_g3_7
T_19_19_wire_logic_cluster/lc_7/in_1

T_11_18_wire_logic_cluster/lc_3/out
T_11_18_sp4_h_l_11
T_14_14_sp4_v_t_40
T_13_16_lc_trk_g1_5
T_13_16_wire_logic_cluster/lc_7/in_3

T_11_18_wire_logic_cluster/lc_3/out
T_12_15_sp4_v_t_47
T_13_19_sp4_h_l_10
T_17_19_sp4_h_l_10
T_16_19_lc_trk_g0_2
T_16_19_wire_logic_cluster/lc_0/in_0

T_11_18_wire_logic_cluster/lc_3/out
T_12_15_sp4_v_t_47
T_13_19_sp4_h_l_10
T_17_19_sp4_h_l_10
T_20_15_sp4_v_t_41
T_20_17_lc_trk_g3_4
T_20_17_wire_logic_cluster/lc_7/in_0

T_11_18_wire_logic_cluster/lc_3/out
T_11_18_sp4_h_l_11
T_14_18_sp4_v_t_41
T_14_22_sp4_v_t_41
T_13_23_lc_trk_g3_1
T_13_23_wire_logic_cluster/lc_5/in_3

T_11_18_wire_logic_cluster/lc_3/out
T_11_18_sp4_h_l_11
T_14_14_sp4_v_t_40
T_14_10_sp4_v_t_45
T_13_13_lc_trk_g3_5
T_13_13_input_2_4
T_13_13_wire_logic_cluster/lc_4/in_2

T_11_18_wire_logic_cluster/lc_3/out
T_12_15_sp4_v_t_47
T_13_19_sp4_h_l_10
T_17_19_sp4_h_l_10
T_20_19_sp4_v_t_38
T_20_21_lc_trk_g2_3
T_20_21_wire_logic_cluster/lc_7/in_0

T_11_18_wire_logic_cluster/lc_3/out
T_11_18_sp4_h_l_11
T_14_14_sp4_v_t_40
T_13_16_lc_trk_g1_5
T_13_16_wire_logic_cluster/lc_6/in_0

T_11_18_wire_logic_cluster/lc_3/out
T_11_18_sp4_h_l_11
T_14_18_sp4_v_t_41
T_14_22_sp4_v_t_41
T_13_23_lc_trk_g3_1
T_13_23_wire_logic_cluster/lc_6/in_0

T_11_18_wire_logic_cluster/lc_3/out
T_12_15_sp4_v_t_47
T_13_19_sp4_h_l_10
T_17_19_sp4_h_l_10
T_16_19_lc_trk_g0_2
T_16_19_wire_logic_cluster/lc_1/in_3

T_11_18_wire_logic_cluster/lc_3/out
T_12_15_sp4_v_t_47
T_13_19_sp4_h_l_10
T_12_19_sp4_v_t_41
T_12_21_lc_trk_g2_4
T_12_21_wire_logic_cluster/lc_6/in_0

T_11_18_wire_logic_cluster/lc_3/out
T_11_18_sp4_h_l_11
T_15_18_sp4_h_l_7
T_17_18_lc_trk_g2_2
T_17_18_wire_logic_cluster/lc_7/in_1

T_11_18_wire_logic_cluster/lc_3/out
T_12_15_sp4_v_t_47
T_13_19_sp4_h_l_10
T_16_19_sp4_v_t_47
T_15_21_lc_trk_g0_1
T_15_21_wire_logic_cluster/lc_5/in_0

T_11_18_wire_logic_cluster/lc_3/out
T_12_15_sp4_v_t_47
T_13_19_sp4_h_l_10
T_16_15_sp4_v_t_41
T_15_16_lc_trk_g3_1
T_15_16_wire_logic_cluster/lc_6/in_0

T_11_18_wire_logic_cluster/lc_3/out
T_11_18_sp4_h_l_11
T_15_18_sp4_h_l_7
T_18_18_sp4_v_t_37
T_18_14_sp4_v_t_37
T_18_15_lc_trk_g2_5
T_18_15_wire_logic_cluster/lc_5/in_0

T_11_18_wire_logic_cluster/lc_3/out
T_12_15_sp4_v_t_47
T_13_19_sp4_h_l_10
T_16_15_sp4_v_t_41
T_15_19_lc_trk_g1_4
T_15_19_wire_logic_cluster/lc_3/in_0

T_11_18_wire_logic_cluster/lc_3/out
T_11_18_sp4_h_l_11
T_14_14_sp4_v_t_40
T_14_16_lc_trk_g2_5
T_14_16_wire_logic_cluster/lc_0/in_3

T_11_18_wire_logic_cluster/lc_3/out
T_12_15_sp4_v_t_47
T_13_19_sp4_h_l_10
T_16_15_sp4_v_t_41
T_15_19_lc_trk_g1_4
T_15_19_wire_logic_cluster/lc_4/in_3

T_11_18_wire_logic_cluster/lc_3/out
T_11_14_sp4_v_t_43
T_11_15_lc_trk_g3_3
T_11_15_wire_logic_cluster/lc_7/in_3

T_11_18_wire_logic_cluster/lc_3/out
T_11_18_sp4_h_l_11
T_15_18_sp4_h_l_7
T_18_18_sp4_v_t_37
T_18_14_sp4_v_t_37
T_18_15_lc_trk_g3_5
T_18_15_wire_logic_cluster/lc_1/in_1

T_11_18_wire_logic_cluster/lc_3/out
T_12_15_sp4_v_t_47
T_13_19_sp4_h_l_10
T_14_19_lc_trk_g2_2
T_14_19_wire_logic_cluster/lc_0/in_0

T_11_18_wire_logic_cluster/lc_3/out
T_11_18_sp4_h_l_11
T_14_14_sp4_v_t_40
T_14_15_lc_trk_g3_0
T_14_15_wire_logic_cluster/lc_7/in_0

T_11_18_wire_logic_cluster/lc_3/out
T_11_18_sp4_h_l_11
T_14_18_sp4_v_t_41
T_13_20_lc_trk_g0_4
T_13_20_wire_logic_cluster/lc_3/in_3

T_11_18_wire_logic_cluster/lc_3/out
T_12_15_sp4_v_t_47
T_13_19_sp4_h_l_10
T_14_19_lc_trk_g2_2
T_14_19_wire_logic_cluster/lc_7/in_3

T_11_18_wire_logic_cluster/lc_3/out
T_11_18_sp4_h_l_11
T_15_18_sp4_h_l_7
T_14_18_lc_trk_g1_7
T_14_18_wire_logic_cluster/lc_1/in_1

T_11_18_wire_logic_cluster/lc_3/out
T_11_18_sp4_h_l_11
T_14_14_sp4_v_t_40
T_14_17_lc_trk_g1_0
T_14_17_wire_logic_cluster/lc_4/in_1

T_11_18_wire_logic_cluster/lc_3/out
T_11_18_sp4_h_l_11
T_15_18_sp4_h_l_7
T_18_14_sp4_v_t_42
T_17_16_lc_trk_g0_7
T_17_16_wire_logic_cluster/lc_0/in_1

T_11_18_wire_logic_cluster/lc_3/out
T_11_14_sp4_v_t_43
T_11_16_lc_trk_g2_6
T_11_16_wire_logic_cluster/lc_3/in_1

T_11_18_wire_logic_cluster/lc_3/out
T_11_18_sp4_h_l_11
T_14_14_sp4_v_t_40
T_14_17_lc_trk_g1_0
T_14_17_wire_logic_cluster/lc_6/in_1

T_11_18_wire_logic_cluster/lc_3/out
T_12_15_sp4_v_t_47
T_13_19_sp4_h_l_10
T_17_19_sp4_h_l_10
T_20_19_sp4_v_t_47
T_19_22_lc_trk_g3_7
T_19_22_wire_logic_cluster/lc_6/in_0

T_11_18_wire_logic_cluster/lc_3/out
T_11_18_sp4_h_l_11
T_15_18_sp4_h_l_7
T_18_18_sp4_v_t_37
T_18_22_sp4_v_t_38
T_18_23_lc_trk_g3_6
T_18_23_wire_logic_cluster/lc_4/in_3

T_11_18_wire_logic_cluster/lc_3/out
T_12_15_sp4_v_t_47
T_13_19_sp4_h_l_10
T_17_19_sp4_h_l_10
T_20_15_sp4_v_t_47
T_20_19_lc_trk_g0_2
T_20_19_wire_logic_cluster/lc_3/in_1

T_11_18_wire_logic_cluster/lc_3/out
T_12_15_sp4_v_t_47
T_13_19_sp4_h_l_10
T_16_15_sp4_v_t_41
T_15_19_lc_trk_g1_4
T_15_19_wire_logic_cluster/lc_0/in_1

T_11_18_wire_logic_cluster/lc_3/out
T_12_15_sp4_v_t_47
T_13_19_sp4_h_l_10
T_14_19_lc_trk_g2_2
T_14_19_wire_logic_cluster/lc_4/in_0

T_11_18_wire_logic_cluster/lc_3/out
T_11_18_sp4_h_l_11
T_14_14_sp4_v_t_40
T_14_15_lc_trk_g3_0
T_14_15_wire_logic_cluster/lc_2/in_3

T_11_18_wire_logic_cluster/lc_3/out
T_11_17_sp4_v_t_38
T_11_21_lc_trk_g1_3
T_11_21_wire_logic_cluster/lc_3/in_3

T_11_18_wire_logic_cluster/lc_3/out
T_12_15_sp4_v_t_47
T_13_19_sp4_h_l_10
T_17_19_sp4_h_l_10
T_20_19_sp4_v_t_47
T_19_20_lc_trk_g3_7
T_19_20_wire_logic_cluster/lc_5/in_3

T_11_18_wire_logic_cluster/lc_3/out
T_11_18_sp4_h_l_11
T_14_14_sp4_v_t_40
T_13_16_lc_trk_g1_5
T_13_16_wire_logic_cluster/lc_3/in_3

T_11_18_wire_logic_cluster/lc_3/out
T_11_18_sp4_h_l_11
T_15_18_sp4_h_l_7
T_18_18_sp4_v_t_37
T_18_22_sp4_v_t_38
T_18_23_lc_trk_g3_6
T_18_23_wire_logic_cluster/lc_5/in_0

T_11_18_wire_logic_cluster/lc_3/out
T_11_18_sp4_h_l_11
T_14_14_sp4_v_t_40
T_13_16_lc_trk_g1_5
T_13_16_wire_logic_cluster/lc_0/in_0

T_11_18_wire_logic_cluster/lc_3/out
T_11_18_sp4_h_l_11
T_14_14_sp4_v_t_40
T_14_15_lc_trk_g3_0
T_14_15_wire_logic_cluster/lc_3/in_0

T_11_18_wire_logic_cluster/lc_3/out
T_11_9_sp12_v_t_22
T_12_21_sp12_h_l_1
T_21_21_lc_trk_g0_5
T_21_21_wire_logic_cluster/lc_1/in_0

T_11_18_wire_logic_cluster/lc_3/out
T_12_15_sp4_v_t_47
T_13_19_sp4_h_l_10
T_16_15_sp4_v_t_41
T_15_19_lc_trk_g1_4
T_15_19_wire_logic_cluster/lc_1/in_0

T_11_18_wire_logic_cluster/lc_3/out
T_11_18_sp4_h_l_11
T_14_18_sp4_v_t_41
T_14_20_lc_trk_g3_4
T_14_20_wire_logic_cluster/lc_0/in_3

T_11_18_wire_logic_cluster/lc_3/out
T_11_9_sp12_v_t_22
T_12_21_sp12_h_l_1
T_21_21_lc_trk_g1_5
T_21_21_wire_logic_cluster/lc_3/in_3

T_11_18_wire_logic_cluster/lc_3/out
T_12_15_sp4_v_t_47
T_13_19_sp4_h_l_10
T_17_19_sp4_h_l_10
T_20_19_sp4_v_t_47
T_20_20_lc_trk_g2_7
T_20_20_wire_logic_cluster/lc_7/in_0

T_11_18_wire_logic_cluster/lc_3/out
T_12_15_sp4_v_t_47
T_13_19_sp4_h_l_10
T_17_19_sp4_h_l_10
T_20_15_sp4_v_t_41
T_19_17_lc_trk_g1_4
T_19_17_wire_logic_cluster/lc_2/in_1

T_11_18_wire_logic_cluster/lc_3/out
T_11_18_sp4_h_l_11
T_14_14_sp4_v_t_40
T_13_16_lc_trk_g1_5
T_13_16_wire_logic_cluster/lc_1/in_3

T_11_18_wire_logic_cluster/lc_3/out
T_11_18_sp4_h_l_11
T_15_18_sp4_h_l_7
T_18_18_sp4_v_t_37
T_18_14_sp4_v_t_37
T_18_16_lc_trk_g3_0
T_18_16_wire_logic_cluster/lc_0/in_3

T_11_18_wire_logic_cluster/lc_3/out
T_11_18_sp4_h_l_11
T_15_18_sp4_h_l_7
T_18_18_sp4_v_t_37
T_18_14_sp4_v_t_37
T_17_18_lc_trk_g1_0
T_17_18_wire_logic_cluster/lc_0/in_3

T_11_18_wire_logic_cluster/lc_3/out
T_12_15_sp4_v_t_47
T_13_19_sp4_h_l_10
T_17_19_sp4_h_l_10
T_20_15_sp4_v_t_41
T_20_17_lc_trk_g2_4
T_20_17_wire_logic_cluster/lc_1/in_3

T_11_18_wire_logic_cluster/lc_3/out
T_12_15_sp4_v_t_47
T_13_19_sp4_h_l_10
T_17_19_sp4_h_l_10
T_20_15_sp4_v_t_47
T_20_19_lc_trk_g0_2
T_20_19_wire_logic_cluster/lc_1/in_1

T_11_18_wire_logic_cluster/lc_3/out
T_12_15_sp4_v_t_47
T_13_19_sp4_h_l_10
T_17_19_sp4_h_l_10
T_20_19_sp4_v_t_47
T_19_20_lc_trk_g3_7
T_19_20_wire_logic_cluster/lc_1/in_3

T_11_18_wire_logic_cluster/lc_3/out
T_12_15_sp4_v_t_47
T_13_19_sp4_h_l_10
T_17_19_sp4_h_l_10
T_20_15_sp4_v_t_41
T_20_17_lc_trk_g2_4
T_20_17_wire_logic_cluster/lc_2/in_0

T_11_18_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g1_3
T_11_17_wire_logic_cluster/lc_1/in_3

T_11_18_wire_logic_cluster/lc_3/out
T_12_15_sp4_v_t_47
T_13_19_sp4_h_l_10
T_17_19_sp4_h_l_10
T_20_19_sp4_v_t_47
T_20_20_lc_trk_g2_7
T_20_20_wire_logic_cluster/lc_6/in_3

T_11_18_wire_logic_cluster/lc_3/out
T_11_9_sp12_v_t_22
T_12_21_sp12_h_l_1
T_19_21_lc_trk_g0_1
T_19_21_wire_logic_cluster/lc_6/in_1

T_11_18_wire_logic_cluster/lc_3/out
T_11_18_sp4_h_l_11
T_15_18_sp4_h_l_7
T_18_18_sp4_v_t_37
T_18_14_sp4_v_t_37
T_18_16_lc_trk_g3_0
T_18_16_wire_logic_cluster/lc_3/in_0

T_11_18_wire_logic_cluster/lc_3/out
T_11_18_sp4_h_l_11
T_15_18_sp4_h_l_7
T_18_18_sp4_v_t_37
T_18_14_sp4_v_t_37
T_17_18_lc_trk_g1_0
T_17_18_wire_logic_cluster/lc_3/in_0

T_11_18_wire_logic_cluster/lc_3/out
T_12_15_sp4_v_t_47
T_13_19_sp4_h_l_10
T_17_19_sp4_h_l_10
T_20_19_sp4_v_t_47
T_20_20_lc_trk_g2_7
T_20_20_wire_logic_cluster/lc_1/in_0

T_11_18_wire_logic_cluster/lc_3/out
T_12_15_sp4_v_t_47
T_13_19_sp4_h_l_10
T_17_19_sp4_h_l_10
T_20_19_sp4_v_t_38
T_20_21_lc_trk_g2_3
T_20_21_wire_logic_cluster/lc_3/in_0

T_11_18_wire_logic_cluster/lc_3/out
T_11_18_sp4_h_l_11
T_15_18_sp4_h_l_7
T_15_18_lc_trk_g0_2
T_15_18_wire_logic_cluster/lc_5/in_1

T_11_18_wire_logic_cluster/lc_3/out
T_12_15_sp4_v_t_47
T_13_19_sp4_h_l_10
T_17_19_sp4_h_l_10
T_20_15_sp4_v_t_41
T_20_17_lc_trk_g2_4
T_20_17_wire_logic_cluster/lc_3/in_3

T_11_18_wire_logic_cluster/lc_3/out
T_12_15_sp4_v_t_47
T_13_19_sp4_h_l_10
T_17_19_sp4_h_l_10
T_20_15_sp4_v_t_47
T_19_18_lc_trk_g3_7
T_19_18_wire_logic_cluster/lc_3/in_3

T_11_18_wire_logic_cluster/lc_3/out
T_12_15_sp4_v_t_47
T_13_19_sp4_h_l_10
T_17_19_sp4_h_l_10
T_19_19_lc_trk_g3_7
T_19_19_wire_logic_cluster/lc_3/in_3

T_11_18_wire_logic_cluster/lc_3/out
T_11_18_sp4_h_l_11
T_15_18_sp4_h_l_7
T_15_18_lc_trk_g0_2
T_15_18_wire_logic_cluster/lc_1/in_1

T_11_18_wire_logic_cluster/lc_3/out
T_11_18_sp4_h_l_11
T_15_18_sp4_h_l_7
T_16_18_lc_trk_g3_7
T_16_18_wire_logic_cluster/lc_3/in_1

T_11_18_wire_logic_cluster/lc_3/out
T_11_9_sp12_v_t_22
T_12_21_sp12_h_l_1
T_21_21_lc_trk_g1_5
T_21_21_wire_logic_cluster/lc_4/in_0

T_11_18_wire_logic_cluster/lc_3/out
T_11_9_sp12_v_t_22
T_12_21_sp12_h_l_1
T_21_21_lc_trk_g1_5
T_21_21_wire_logic_cluster/lc_5/in_3

T_11_18_wire_logic_cluster/lc_3/out
T_11_18_sp4_h_l_11
T_11_18_lc_trk_g0_6
T_11_18_wire_logic_cluster/lc_3/in_3

End 

Net : n7_adj_1650_cascade_
T_17_20_wire_logic_cluster/lc_3/ltout
T_17_20_wire_logic_cluster/lc_4/in_2

End 

Net : n19769
T_16_24_wire_logic_cluster/lc_4/cout
T_16_24_wire_logic_cluster/lc_5/in_3

Net : comm_cmd_2
T_12_17_wire_logic_cluster/lc_7/out
T_12_16_sp4_v_t_46
T_13_20_sp4_h_l_5
T_17_20_sp4_h_l_5
T_17_20_lc_trk_g0_0
T_17_20_wire_logic_cluster/lc_3/in_1

T_12_17_wire_logic_cluster/lc_7/out
T_12_16_sp4_v_t_46
T_13_20_sp4_h_l_5
T_16_20_sp4_v_t_47
T_15_22_lc_trk_g0_1
T_15_22_wire_logic_cluster/lc_4/in_1

T_12_17_wire_logic_cluster/lc_7/out
T_12_16_sp4_v_t_46
T_13_20_sp4_h_l_5
T_17_20_sp4_h_l_5
T_20_16_sp4_v_t_46
T_19_19_lc_trk_g3_6
T_19_19_wire_logic_cluster/lc_7/in_0

T_12_17_wire_logic_cluster/lc_7/out
T_12_16_sp4_v_t_46
T_13_16_sp4_h_l_11
T_16_16_sp4_v_t_41
T_16_19_lc_trk_g0_1
T_16_19_wire_logic_cluster/lc_0/in_1

T_12_17_wire_logic_cluster/lc_7/out
T_12_14_sp4_v_t_38
T_13_18_sp4_h_l_3
T_17_18_sp4_h_l_3
T_17_18_lc_trk_g0_6
T_17_18_wire_logic_cluster/lc_7/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_12_14_sp4_v_t_38
T_13_18_sp4_h_l_3
T_17_18_sp4_h_l_3
T_20_18_sp4_v_t_45
T_20_21_lc_trk_g1_5
T_20_21_wire_logic_cluster/lc_7/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_12_16_sp4_v_t_46
T_13_20_sp4_h_l_5
T_16_20_sp4_v_t_47
T_15_21_lc_trk_g3_7
T_15_21_wire_logic_cluster/lc_5/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_10_17_sp12_h_l_1
T_16_17_sp4_h_l_6
T_19_13_sp4_v_t_43
T_18_15_lc_trk_g0_6
T_18_15_wire_logic_cluster/lc_5/in_1

T_12_17_wire_logic_cluster/lc_7/out
T_10_17_sp12_h_l_1
T_16_17_sp4_h_l_6
T_15_13_sp4_v_t_43
T_14_15_lc_trk_g0_6
T_14_15_wire_logic_cluster/lc_7/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_10_17_sp12_h_l_1
T_9_17_lc_trk_g1_1
T_9_17_wire_logic_cluster/lc_5/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_12_14_sp4_v_t_38
T_13_18_sp4_h_l_3
T_17_18_sp4_h_l_3
T_20_18_sp4_v_t_45
T_20_22_sp4_v_t_46
T_17_22_sp4_h_l_11
T_17_22_lc_trk_g1_6
T_17_22_wire_logic_cluster/lc_0/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_10_17_sp12_h_l_1
T_20_17_lc_trk_g0_6
T_20_17_wire_logic_cluster/lc_7/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_12_16_sp4_v_t_46
T_13_16_sp4_h_l_11
T_16_16_sp4_v_t_41
T_13_16_sp4_h_l_10
T_17_16_sp4_h_l_6
T_17_16_lc_trk_g0_3
T_17_16_wire_logic_cluster/lc_0/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_12_12_sp12_v_t_22
T_12_21_lc_trk_g3_6
T_12_21_wire_logic_cluster/lc_6/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_13_16_lc_trk_g2_7
T_13_16_wire_logic_cluster/lc_6/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_10_17_sp12_h_l_1
T_16_17_sp4_h_l_6
T_19_13_sp4_v_t_43
T_18_15_lc_trk_g0_6
T_18_15_wire_logic_cluster/lc_1/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_12_16_sp4_v_t_46
T_13_20_sp4_h_l_5
T_13_20_lc_trk_g0_0
T_13_20_wire_logic_cluster/lc_3/in_1

T_12_17_wire_logic_cluster/lc_7/out
T_12_14_sp4_v_t_38
T_13_18_sp4_h_l_3
T_14_18_lc_trk_g3_3
T_14_18_wire_logic_cluster/lc_1/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_12_14_sp4_v_t_38
T_13_18_sp4_h_l_3
T_9_18_sp4_h_l_11
T_9_18_lc_trk_g1_6
T_9_18_wire_logic_cluster/lc_2/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_10_17_sp12_h_l_1
T_16_17_sp4_h_l_6
T_15_17_sp4_v_t_43
T_14_19_lc_trk_g0_6
T_14_19_wire_logic_cluster/lc_5/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_12_14_sp4_v_t_38
T_11_15_lc_trk_g2_6
T_11_15_wire_logic_cluster/lc_5/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_10_17_sp12_h_l_1
T_14_17_lc_trk_g1_2
T_14_17_wire_logic_cluster/lc_4/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_12_14_sp4_v_t_38
T_13_18_sp4_h_l_3
T_9_18_sp4_h_l_11
T_10_18_lc_trk_g3_3
T_10_18_wire_logic_cluster/lc_3/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_12_16_sp4_v_t_46
T_13_20_sp4_h_l_5
T_17_20_sp4_h_l_5
T_20_16_sp4_v_t_46
T_20_19_lc_trk_g0_6
T_20_19_wire_logic_cluster/lc_3/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_10_17_sp12_h_l_1
T_14_17_lc_trk_g1_2
T_14_17_wire_logic_cluster/lc_2/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_11_16_lc_trk_g3_7
T_11_16_wire_logic_cluster/lc_3/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_10_17_sp12_h_l_1
T_14_17_lc_trk_g1_2
T_14_17_wire_logic_cluster/lc_6/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_12_17_lc_trk_g1_7
T_12_17_wire_logic_cluster/lc_5/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_12_16_sp4_v_t_46
T_13_20_sp4_h_l_5
T_13_20_lc_trk_g0_0
T_13_20_wire_logic_cluster/lc_7/in_1

T_12_17_wire_logic_cluster/lc_7/out
T_12_16_sp4_v_t_46
T_13_20_sp4_h_l_5
T_17_20_sp4_h_l_5
T_19_20_lc_trk_g3_0
T_19_20_wire_logic_cluster/lc_5/in_0

T_12_17_wire_logic_cluster/lc_7/out
T_12_14_sp4_v_t_38
T_11_15_lc_trk_g2_6
T_11_15_wire_logic_cluster/lc_6/in_0

T_12_17_wire_logic_cluster/lc_7/out
T_10_17_sp12_h_l_1
T_16_17_sp4_h_l_6
T_19_13_sp4_v_t_43
T_18_16_lc_trk_g3_3
T_18_16_wire_logic_cluster/lc_0/in_0

T_12_17_wire_logic_cluster/lc_7/out
T_11_16_lc_trk_g3_7
T_11_16_wire_logic_cluster/lc_5/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_13_16_sp4_v_t_47
T_13_19_lc_trk_g0_7
T_13_19_wire_logic_cluster/lc_4/in_1

T_12_17_wire_logic_cluster/lc_7/out
T_10_17_sp12_h_l_1
T_16_17_sp4_h_l_6
T_15_17_sp4_v_t_43
T_15_18_lc_trk_g3_3
T_15_18_wire_logic_cluster/lc_5/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_12_16_sp4_v_t_46
T_13_20_sp4_h_l_5
T_17_20_sp4_h_l_5
T_19_20_lc_trk_g3_0
T_19_20_wire_logic_cluster/lc_6/in_1

T_12_17_wire_logic_cluster/lc_7/out
T_12_16_sp4_v_t_46
T_13_20_sp4_h_l_5
T_17_20_sp4_h_l_5
T_20_16_sp4_v_t_46
T_20_19_lc_trk_g0_6
T_20_19_wire_logic_cluster/lc_1/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_13_16_lc_trk_g2_7
T_13_16_wire_logic_cluster/lc_3/in_0

T_12_17_wire_logic_cluster/lc_7/out
T_12_14_sp4_v_t_38
T_13_18_sp4_h_l_3
T_17_18_sp4_h_l_3
T_20_18_sp4_v_t_45
T_20_21_lc_trk_g1_5
T_20_21_wire_logic_cluster/lc_0/in_0

T_12_17_wire_logic_cluster/lc_7/out
T_12_12_sp12_v_t_22
T_13_12_sp12_h_l_1
T_21_12_lc_trk_g1_2
T_21_12_wire_logic_cluster/lc_2/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_10_17_sp12_h_l_1
T_16_17_sp4_h_l_6
T_15_17_sp4_v_t_43
T_15_18_lc_trk_g3_3
T_15_18_wire_logic_cluster/lc_6/in_0

T_12_17_wire_logic_cluster/lc_7/out
T_12_14_sp4_v_t_38
T_13_18_sp4_h_l_3
T_17_18_sp4_h_l_3
T_17_18_lc_trk_g0_6
T_17_18_wire_logic_cluster/lc_0/in_0

T_12_17_wire_logic_cluster/lc_7/out
T_12_16_sp4_v_t_46
T_13_20_sp4_h_l_5
T_17_20_sp4_h_l_5
T_20_16_sp4_v_t_46
T_20_19_lc_trk_g0_6
T_20_19_input_2_0
T_20_19_wire_logic_cluster/lc_0/in_2

T_12_17_wire_logic_cluster/lc_7/out
T_12_16_sp4_v_t_46
T_13_20_sp4_h_l_5
T_17_20_sp4_h_l_5
T_19_20_lc_trk_g3_0
T_19_20_wire_logic_cluster/lc_1/in_0

T_12_17_wire_logic_cluster/lc_7/out
T_10_17_sp12_h_l_1
T_16_17_sp4_h_l_6
T_19_13_sp4_v_t_43
T_18_16_lc_trk_g3_3
T_18_16_wire_logic_cluster/lc_1/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_12_14_sp4_v_t_38
T_13_18_sp4_h_l_3
T_17_18_sp4_h_l_3
T_19_18_lc_trk_g2_6
T_19_18_wire_logic_cluster/lc_1/in_1

T_12_17_wire_logic_cluster/lc_7/out
T_10_17_sp12_h_l_1
T_21_17_sp12_v_t_22
T_21_22_lc_trk_g3_6
T_21_22_wire_logic_cluster/lc_2/in_1

T_12_17_wire_logic_cluster/lc_7/out
T_12_14_sp4_v_t_38
T_13_18_sp4_h_l_3
T_17_18_sp4_h_l_3
T_20_18_sp4_v_t_45
T_20_21_lc_trk_g1_5
T_20_21_wire_logic_cluster/lc_3/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_10_17_sp12_h_l_1
T_16_17_sp4_h_l_6
T_15_17_sp4_v_t_43
T_15_18_lc_trk_g3_3
T_15_18_wire_logic_cluster/lc_1/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_10_17_sp12_h_l_1
T_16_17_sp4_h_l_6
T_19_13_sp4_v_t_43
T_18_16_lc_trk_g3_3
T_18_16_wire_logic_cluster/lc_3/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_12_16_sp4_v_t_46
T_13_16_sp4_h_l_11
T_16_16_sp4_v_t_41
T_16_18_lc_trk_g2_4
T_16_18_wire_logic_cluster/lc_1/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_12_14_sp4_v_t_38
T_13_18_sp4_h_l_3
T_17_18_sp4_h_l_3
T_17_18_lc_trk_g0_6
T_17_18_wire_logic_cluster/lc_1/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_12_18_lc_trk_g1_7
T_12_18_wire_logic_cluster/lc_3/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_12_16_sp4_v_t_46
T_13_20_sp4_h_l_5
T_17_20_sp4_h_l_5
T_19_20_lc_trk_g3_0
T_19_20_wire_logic_cluster/lc_2/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_10_17_sp12_h_l_1
T_19_17_lc_trk_g0_5
T_19_17_wire_logic_cluster/lc_2/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_12_14_sp4_v_t_38
T_13_18_sp4_h_l_3
T_17_18_sp4_h_l_3
T_20_18_sp4_v_t_45
T_20_21_lc_trk_g1_5
T_20_21_wire_logic_cluster/lc_4/in_0

T_12_17_wire_logic_cluster/lc_7/out
T_12_16_sp4_v_t_46
T_13_20_sp4_h_l_5
T_17_20_sp4_h_l_5
T_20_16_sp4_v_t_46
T_20_19_lc_trk_g0_6
T_20_19_wire_logic_cluster/lc_4/in_0

T_12_17_wire_logic_cluster/lc_7/out
T_10_17_sp12_h_l_1
T_16_17_sp4_h_l_6
T_15_17_sp4_v_t_43
T_15_18_lc_trk_g3_3
T_15_18_wire_logic_cluster/lc_2/in_0

T_12_17_wire_logic_cluster/lc_7/out
T_10_17_sp12_h_l_1
T_16_17_sp4_h_l_6
T_19_13_sp4_v_t_43
T_18_16_lc_trk_g3_3
T_18_16_wire_logic_cluster/lc_4/in_0

T_12_17_wire_logic_cluster/lc_7/out
T_12_14_sp4_v_t_38
T_13_18_sp4_h_l_3
T_17_18_sp4_h_l_3
T_19_18_lc_trk_g2_6
T_19_18_wire_logic_cluster/lc_3/in_1

T_12_17_wire_logic_cluster/lc_7/out
T_12_16_sp4_v_t_46
T_13_20_sp4_h_l_5
T_17_20_sp4_h_l_5
T_20_16_sp4_v_t_46
T_19_19_lc_trk_g3_6
T_19_19_wire_logic_cluster/lc_4/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_12_16_sp4_v_t_46
T_13_20_sp4_h_l_5
T_17_20_sp4_h_l_5
T_20_16_sp4_v_t_46
T_20_20_lc_trk_g0_3
T_20_20_wire_logic_cluster/lc_2/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_12_16_sp4_v_t_46
T_13_16_sp4_h_l_11
T_16_16_sp4_v_t_41
T_16_18_lc_trk_g2_4
T_16_18_wire_logic_cluster/lc_3/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_12_14_sp4_v_t_38
T_13_18_sp4_h_l_3
T_17_18_sp4_h_l_3
T_17_18_lc_trk_g0_6
T_17_18_wire_logic_cluster/lc_3/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_10_17_sp12_h_l_1
T_19_17_lc_trk_g0_5
T_19_17_wire_logic_cluster/lc_0/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_12_14_sp4_v_t_38
T_13_18_sp4_h_l_3
T_17_18_sp4_h_l_3
T_19_18_lc_trk_g2_6
T_19_18_wire_logic_cluster/lc_4/in_0

T_12_17_wire_logic_cluster/lc_7/out
T_12_16_sp4_v_t_46
T_13_16_sp4_h_l_11
T_16_16_sp4_v_t_41
T_16_18_lc_trk_g2_4
T_16_18_wire_logic_cluster/lc_4/in_0

T_12_17_wire_logic_cluster/lc_7/out
T_12_14_sp4_v_t_38
T_13_18_sp4_h_l_3
T_17_18_sp4_h_l_3
T_17_18_lc_trk_g0_6
T_17_18_wire_logic_cluster/lc_4/in_0

T_12_17_wire_logic_cluster/lc_7/out
T_10_17_sp12_h_l_1
T_20_17_lc_trk_g0_6
T_20_17_wire_logic_cluster/lc_4/in_0

T_12_17_wire_logic_cluster/lc_7/out
T_10_17_sp12_h_l_1
T_19_17_lc_trk_g0_5
T_19_17_wire_logic_cluster/lc_4/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_10_17_sp12_h_l_1
T_21_17_sp12_v_t_22
T_21_21_lc_trk_g3_1
T_21_21_wire_logic_cluster/lc_5/in_1

T_12_17_wire_logic_cluster/lc_7/out
T_10_17_sp12_h_l_1
T_21_17_sp12_v_t_22
T_21_21_lc_trk_g3_1
T_21_21_input_2_4
T_21_21_wire_logic_cluster/lc_4/in_2

T_12_17_wire_logic_cluster/lc_7/out
T_12_17_lc_trk_g2_7
T_12_17_input_2_7
T_12_17_wire_logic_cluster/lc_7/in_2

End 

Net : data_index_9_N_212_5
T_19_22_wire_logic_cluster/lc_5/out
T_19_21_sp4_v_t_42
T_20_25_sp4_h_l_7
T_24_25_sp4_h_l_7
T_25_25_lc_trk_g3_7
T_25_25_input0_2
T_25_25_wire_bram/ram/RADDR_5
T_25_23_upADDR_5
T_25_23_wire_bram/ram/RADDR_5
T_25_21_upADDR_5
T_25_21_wire_bram/ram/RADDR_5
T_25_19_upADDR_5
T_25_19_wire_bram/ram/RADDR_5
T_25_17_upADDR_5
T_25_17_wire_bram/ram/RADDR_5
T_25_15_upADDR_5
T_25_15_wire_bram/ram/RADDR_5
T_25_13_upADDR_5
T_25_13_wire_bram/ram/RADDR_5
T_25_11_upADDR_5
T_25_11_wire_bram/ram/RADDR_5
T_25_9_upADDR_5
T_25_9_wire_bram/ram/RADDR_5
T_25_7_upADDR_5
T_25_7_wire_bram/ram/RADDR_5

T_19_22_wire_logic_cluster/lc_5/out
T_19_21_sp4_v_t_42
T_20_25_sp4_h_l_7
T_24_25_sp4_h_l_7
T_25_25_lc_trk_g3_7
T_25_25_input0_2
T_25_25_wire_bram/ram/RADDR_5
T_25_23_upADDR_5
T_25_23_wire_bram/ram/RADDR_5
T_25_21_upADDR_5
T_25_21_wire_bram/ram/RADDR_5
T_25_19_upADDR_5
T_25_19_wire_bram/ram/RADDR_5
T_25_17_upADDR_5
T_25_17_wire_bram/ram/RADDR_5
T_25_15_upADDR_5
T_25_15_wire_bram/ram/RADDR_5
T_25_13_upADDR_5
T_25_13_wire_bram/ram/RADDR_5
T_25_11_upADDR_5
T_25_11_wire_bram/ram/RADDR_5
T_25_9_upADDR_5
T_25_9_wire_bram/ram/RADDR_5

T_19_22_wire_logic_cluster/lc_5/out
T_19_21_sp4_v_t_42
T_20_25_sp4_h_l_7
T_24_25_sp4_h_l_7
T_25_25_lc_trk_g3_7
T_25_25_input0_2
T_25_25_wire_bram/ram/RADDR_5
T_25_23_upADDR_5
T_25_23_wire_bram/ram/RADDR_5
T_25_21_upADDR_5
T_25_21_wire_bram/ram/RADDR_5
T_25_19_upADDR_5
T_25_19_wire_bram/ram/RADDR_5
T_25_17_upADDR_5
T_25_17_wire_bram/ram/RADDR_5
T_25_15_upADDR_5
T_25_15_wire_bram/ram/RADDR_5
T_25_13_upADDR_5
T_25_13_wire_bram/ram/RADDR_5
T_25_11_upADDR_5
T_25_11_wire_bram/ram/RADDR_5

T_19_22_wire_logic_cluster/lc_5/out
T_19_21_sp4_v_t_42
T_16_21_sp4_h_l_1
T_12_21_sp4_h_l_1
T_11_17_sp4_v_t_43
T_11_13_sp4_v_t_39
T_8_13_sp4_h_l_8
T_8_13_lc_trk_g1_5
T_8_13_input0_2
T_8_13_wire_bram/ram/RADDR_5
T_8_11_upADDR_5
T_8_11_wire_bram/ram/RADDR_5

T_19_22_wire_logic_cluster/lc_5/out
T_19_21_sp4_v_t_42
T_20_25_sp4_h_l_7
T_24_25_sp4_h_l_7
T_25_25_lc_trk_g3_7
T_25_25_input0_2
T_25_25_wire_bram/ram/RADDR_5
T_25_23_upADDR_5
T_25_23_wire_bram/ram/RADDR_5
T_25_21_upADDR_5
T_25_21_wire_bram/ram/RADDR_5
T_25_19_upADDR_5
T_25_19_wire_bram/ram/RADDR_5
T_25_17_upADDR_5
T_25_17_wire_bram/ram/RADDR_5
T_25_15_upADDR_5
T_25_15_wire_bram/ram/RADDR_5
T_25_13_upADDR_5
T_25_13_wire_bram/ram/RADDR_5

T_19_22_wire_logic_cluster/lc_5/out
T_19_21_sp4_v_t_42
T_16_21_sp4_h_l_1
T_12_21_sp4_h_l_1
T_11_17_sp4_v_t_43
T_11_13_sp4_v_t_39
T_8_13_sp4_h_l_8
T_8_13_lc_trk_g1_5
T_8_13_input0_2
T_8_13_wire_bram/ram/RADDR_5

T_19_22_wire_logic_cluster/lc_5/out
T_19_21_sp4_v_t_42
T_20_25_sp4_h_l_7
T_24_25_sp4_h_l_7
T_25_25_lc_trk_g3_7
T_25_25_input0_2
T_25_25_wire_bram/ram/RADDR_5
T_25_23_upADDR_5
T_25_23_wire_bram/ram/RADDR_5
T_25_21_upADDR_5
T_25_21_wire_bram/ram/RADDR_5
T_25_19_upADDR_5
T_25_19_wire_bram/ram/RADDR_5
T_25_17_upADDR_5
T_25_17_wire_bram/ram/RADDR_5
T_25_15_upADDR_5
T_25_15_wire_bram/ram/RADDR_5

T_19_22_wire_logic_cluster/lc_5/out
T_19_21_sp4_v_t_42
T_20_25_sp4_h_l_7
T_24_25_sp4_h_l_7
T_25_25_lc_trk_g3_7
T_25_25_input0_2
T_25_25_wire_bram/ram/RADDR_5
T_25_23_upADDR_5
T_25_23_wire_bram/ram/RADDR_5
T_25_21_upADDR_5
T_25_21_wire_bram/ram/RADDR_5
T_25_19_upADDR_5
T_25_19_wire_bram/ram/RADDR_5
T_25_17_upADDR_5
T_25_17_wire_bram/ram/RADDR_5

T_19_22_wire_logic_cluster/lc_5/out
T_19_21_sp4_v_t_42
T_20_25_sp4_h_l_7
T_24_25_sp4_h_l_7
T_25_25_lc_trk_g3_7
T_25_25_input0_2
T_25_25_wire_bram/ram/RADDR_5
T_25_23_upADDR_5
T_25_23_wire_bram/ram/RADDR_5
T_25_21_upADDR_5
T_25_21_wire_bram/ram/RADDR_5
T_25_19_upADDR_5
T_25_19_wire_bram/ram/RADDR_5

T_19_22_wire_logic_cluster/lc_5/out
T_19_21_sp4_v_t_42
T_20_25_sp4_h_l_7
T_24_25_sp4_h_l_7
T_25_25_lc_trk_g3_7
T_25_25_input0_2
T_25_25_wire_bram/ram/RADDR_5
T_25_23_upADDR_5
T_25_23_wire_bram/ram/RADDR_5
T_25_21_upADDR_5
T_25_21_wire_bram/ram/RADDR_5

T_19_22_wire_logic_cluster/lc_5/out
T_19_21_sp4_v_t_42
T_20_25_sp4_h_l_7
T_24_25_sp4_h_l_7
T_25_25_lc_trk_g3_7
T_25_25_input0_2
T_25_25_wire_bram/ram/RADDR_5
T_25_23_upADDR_5
T_25_23_wire_bram/ram/RADDR_5

T_19_22_wire_logic_cluster/lc_5/out
T_19_21_sp4_v_t_42
T_20_25_sp4_h_l_7
T_24_25_sp4_h_l_7
T_25_25_lc_trk_g3_7
T_25_25_input0_2
T_25_25_wire_bram/ram/RADDR_5

End 

Net : n19808
T_18_21_wire_logic_cluster/lc_4/cout
T_18_21_wire_logic_cluster/lc_5/in_3

Net : n17703
T_18_21_wire_logic_cluster/lc_5/out
T_19_22_lc_trk_g3_5
T_19_22_wire_logic_cluster/lc_5/in_3

T_18_21_wire_logic_cluster/lc_5/out
T_18_20_sp4_v_t_42
T_18_23_lc_trk_g1_2
T_18_23_input_2_7
T_18_23_wire_logic_cluster/lc_7/in_2

End 

Net : comm_state_0
T_21_15_wire_logic_cluster/lc_1/out
T_21_13_sp4_v_t_47
T_18_17_sp4_h_l_3
T_17_17_sp4_v_t_44
T_17_20_lc_trk_g0_4
T_17_20_wire_logic_cluster/lc_3/in_3

T_21_15_wire_logic_cluster/lc_1/out
T_21_15_sp4_h_l_7
T_20_15_sp4_v_t_42
T_17_19_sp4_h_l_0
T_16_19_sp4_v_t_37
T_15_22_lc_trk_g2_5
T_15_22_wire_logic_cluster/lc_4/in_3

T_21_15_wire_logic_cluster/lc_1/out
T_21_13_sp4_v_t_47
T_18_17_sp4_h_l_3
T_17_17_sp4_v_t_44
T_14_17_sp4_h_l_9
T_15_17_lc_trk_g3_1
T_15_17_wire_logic_cluster/lc_7/in_3

T_21_15_wire_logic_cluster/lc_1/out
T_21_15_sp4_h_l_7
T_17_15_sp4_h_l_10
T_16_15_sp4_v_t_47
T_15_16_lc_trk_g3_7
T_15_16_wire_logic_cluster/lc_1/in_3

T_21_15_wire_logic_cluster/lc_1/out
T_21_13_sp4_v_t_47
T_18_17_sp4_h_l_3
T_17_13_sp4_v_t_45
T_17_16_lc_trk_g1_5
T_17_16_wire_logic_cluster/lc_1/in_3

T_21_15_wire_logic_cluster/lc_1/out
T_21_15_sp4_h_l_7
T_24_15_sp4_v_t_42
T_24_19_sp4_v_t_42
T_23_21_lc_trk_g1_7
T_23_21_wire_logic_cluster/lc_5/in_3

T_21_15_wire_logic_cluster/lc_1/out
T_21_15_sp4_h_l_7
T_20_15_sp4_v_t_42
T_20_18_lc_trk_g1_2
T_20_18_wire_logic_cluster/lc_2/in_3

T_21_15_wire_logic_cluster/lc_1/out
T_21_13_sp4_v_t_47
T_18_17_sp4_h_l_3
T_17_17_sp4_v_t_44
T_14_17_sp4_h_l_9
T_15_17_lc_trk_g3_1
T_15_17_wire_logic_cluster/lc_3/in_3

T_21_15_wire_logic_cluster/lc_1/out
T_21_15_lc_trk_g3_1
T_21_15_wire_logic_cluster/lc_5/in_3

T_21_15_wire_logic_cluster/lc_1/out
T_21_15_sp4_h_l_7
T_17_15_sp4_h_l_10
T_18_15_lc_trk_g2_2
T_18_15_wire_logic_cluster/lc_5/in_3

T_21_15_wire_logic_cluster/lc_1/out
T_21_15_sp4_h_l_7
T_23_15_lc_trk_g2_2
T_23_15_wire_logic_cluster/lc_1/in_3

T_21_15_wire_logic_cluster/lc_1/out
T_21_15_sp4_h_l_7
T_22_15_lc_trk_g2_7
T_22_15_wire_logic_cluster/lc_4/in_3

T_21_15_wire_logic_cluster/lc_1/out
T_22_14_lc_trk_g3_1
T_22_14_wire_logic_cluster/lc_5/in_1

T_21_15_wire_logic_cluster/lc_1/out
T_21_15_sp4_h_l_7
T_20_15_sp4_v_t_42
T_19_16_lc_trk_g3_2
T_19_16_wire_logic_cluster/lc_2/in_3

T_21_15_wire_logic_cluster/lc_1/out
T_20_15_sp4_h_l_10
T_19_15_sp4_v_t_47
T_18_18_lc_trk_g3_7
T_18_18_wire_logic_cluster/lc_5/in_1

T_21_15_wire_logic_cluster/lc_1/out
T_22_14_lc_trk_g3_1
T_22_14_wire_logic_cluster/lc_6/in_0

T_21_15_wire_logic_cluster/lc_1/out
T_21_13_sp4_v_t_47
T_18_17_sp4_h_l_3
T_17_17_sp4_v_t_44
T_14_17_sp4_h_l_9
T_14_17_lc_trk_g0_4
T_14_17_wire_logic_cluster/lc_7/in_3

T_21_15_wire_logic_cluster/lc_1/out
T_22_13_sp4_v_t_46
T_22_16_lc_trk_g1_6
T_22_16_input_2_3
T_22_16_wire_logic_cluster/lc_3/in_2

T_21_15_wire_logic_cluster/lc_1/out
T_21_15_sp4_h_l_7
T_20_11_sp4_v_t_42
T_20_12_lc_trk_g2_2
T_20_12_wire_logic_cluster/lc_5/in_3

T_21_15_wire_logic_cluster/lc_1/out
T_21_15_sp4_h_l_7
T_24_15_sp4_v_t_42
T_24_19_sp4_v_t_42
T_23_21_lc_trk_g1_7
T_23_21_wire_logic_cluster/lc_3/in_3

T_21_15_wire_logic_cluster/lc_1/out
T_21_15_sp4_h_l_7
T_22_15_lc_trk_g2_7
T_22_15_wire_logic_cluster/lc_2/in_3

T_21_15_wire_logic_cluster/lc_1/out
T_21_15_sp4_h_l_7
T_23_15_lc_trk_g2_2
T_23_15_wire_logic_cluster/lc_7/in_3

T_21_15_wire_logic_cluster/lc_1/out
T_22_13_sp4_v_t_46
T_22_17_sp4_v_t_46
T_22_21_lc_trk_g1_3
T_22_21_wire_logic_cluster/lc_7/in_3

T_21_15_wire_logic_cluster/lc_1/out
T_21_15_sp4_h_l_7
T_20_15_sp4_v_t_42
T_19_16_lc_trk_g3_2
T_19_16_wire_logic_cluster/lc_1/in_0

T_21_15_wire_logic_cluster/lc_1/out
T_21_15_sp4_h_l_7
T_20_15_sp4_v_t_42
T_20_18_lc_trk_g1_2
T_20_18_wire_logic_cluster/lc_4/in_3

T_21_15_wire_logic_cluster/lc_1/out
T_21_15_sp4_h_l_7
T_20_11_sp4_v_t_42
T_20_12_lc_trk_g2_2
T_20_12_wire_logic_cluster/lc_1/in_3

T_21_15_wire_logic_cluster/lc_1/out
T_20_15_sp4_h_l_10
T_19_15_sp4_v_t_47
T_18_18_lc_trk_g3_7
T_18_18_wire_logic_cluster/lc_4/in_0

T_21_15_wire_logic_cluster/lc_1/out
T_20_15_sp4_h_l_10
T_19_15_sp4_v_t_47
T_18_18_lc_trk_g3_7
T_18_18_wire_logic_cluster/lc_3/in_3

T_21_15_wire_logic_cluster/lc_1/out
T_21_15_lc_trk_g3_1
T_21_15_wire_logic_cluster/lc_3/in_3

T_21_15_wire_logic_cluster/lc_1/out
T_22_13_sp4_v_t_46
T_22_14_lc_trk_g3_6
T_22_14_wire_logic_cluster/lc_2/in_1

T_21_15_wire_logic_cluster/lc_1/out
T_21_15_sp4_h_l_7
T_23_15_lc_trk_g2_2
T_23_15_wire_logic_cluster/lc_3/in_3

T_21_15_wire_logic_cluster/lc_1/out
T_21_15_sp4_h_l_7
T_24_15_sp4_v_t_42
T_24_19_sp4_v_t_42
T_23_21_lc_trk_g1_7
T_23_21_wire_logic_cluster/lc_0/in_0

T_21_15_wire_logic_cluster/lc_1/out
T_22_14_lc_trk_g3_1
T_22_14_wire_logic_cluster/lc_1/in_3

T_21_15_wire_logic_cluster/lc_1/out
T_22_14_lc_trk_g3_1
T_22_14_wire_logic_cluster/lc_4/in_0

T_21_15_wire_logic_cluster/lc_1/out
T_20_15_sp4_h_l_10
T_19_15_sp4_v_t_47
T_18_18_lc_trk_g3_7
T_18_18_input_2_0
T_18_18_wire_logic_cluster/lc_0/in_2

T_21_15_wire_logic_cluster/lc_1/out
T_21_15_sp4_h_l_7
T_20_11_sp4_v_t_42
T_20_12_lc_trk_g2_2
T_20_12_wire_logic_cluster/lc_0/in_0

T_21_15_wire_logic_cluster/lc_1/out
T_21_12_sp12_v_t_22
T_21_23_lc_trk_g3_2
T_21_23_wire_logic_cluster/lc_0/in_3

End 

Net : n7_adj_1563
T_18_21_wire_logic_cluster/lc_4/out
T_17_22_lc_trk_g0_4
T_17_22_wire_logic_cluster/lc_3/in_3

T_18_21_wire_logic_cluster/lc_4/out
T_18_20_sp4_v_t_40
T_18_23_lc_trk_g1_0
T_18_23_wire_logic_cluster/lc_2/in_3

End 

Net : n19807
T_18_21_wire_logic_cluster/lc_3/cout
T_18_21_wire_logic_cluster/lc_4/in_3

Net : data_index_9_N_212_4
T_17_22_wire_logic_cluster/lc_3/out
T_17_13_sp12_v_t_22
T_18_25_sp12_h_l_1
T_25_25_lc_trk_g0_1
T_25_25_input0_3
T_25_25_wire_bram/ram/RADDR_4
T_25_23_upADDR_4
T_25_23_wire_bram/ram/RADDR_4
T_25_21_upADDR_4
T_25_21_wire_bram/ram/RADDR_4
T_25_19_upADDR_4
T_25_19_wire_bram/ram/RADDR_4
T_25_17_upADDR_4
T_25_17_wire_bram/ram/RADDR_4
T_25_15_upADDR_4
T_25_15_wire_bram/ram/RADDR_4
T_25_13_upADDR_4
T_25_13_wire_bram/ram/RADDR_4
T_25_11_upADDR_4
T_25_11_wire_bram/ram/RADDR_4
T_25_9_upADDR_4
T_25_9_wire_bram/ram/RADDR_4
T_25_7_upADDR_4
T_25_7_wire_bram/ram/RADDR_4

T_17_22_wire_logic_cluster/lc_3/out
T_17_13_sp12_v_t_22
T_18_25_sp12_h_l_1
T_25_25_lc_trk_g0_1
T_25_25_input0_3
T_25_25_wire_bram/ram/RADDR_4
T_25_23_upADDR_4
T_25_23_wire_bram/ram/RADDR_4
T_25_21_upADDR_4
T_25_21_wire_bram/ram/RADDR_4
T_25_19_upADDR_4
T_25_19_wire_bram/ram/RADDR_4
T_25_17_upADDR_4
T_25_17_wire_bram/ram/RADDR_4
T_25_15_upADDR_4
T_25_15_wire_bram/ram/RADDR_4
T_25_13_upADDR_4
T_25_13_wire_bram/ram/RADDR_4
T_25_11_upADDR_4
T_25_11_wire_bram/ram/RADDR_4
T_25_9_upADDR_4
T_25_9_wire_bram/ram/RADDR_4

T_17_22_wire_logic_cluster/lc_3/out
T_17_13_sp12_v_t_22
T_18_25_sp12_h_l_1
T_25_25_lc_trk_g0_1
T_25_25_input0_3
T_25_25_wire_bram/ram/RADDR_4
T_25_23_upADDR_4
T_25_23_wire_bram/ram/RADDR_4
T_25_21_upADDR_4
T_25_21_wire_bram/ram/RADDR_4
T_25_19_upADDR_4
T_25_19_wire_bram/ram/RADDR_4
T_25_17_upADDR_4
T_25_17_wire_bram/ram/RADDR_4
T_25_15_upADDR_4
T_25_15_wire_bram/ram/RADDR_4
T_25_13_upADDR_4
T_25_13_wire_bram/ram/RADDR_4
T_25_11_upADDR_4
T_25_11_wire_bram/ram/RADDR_4

T_17_22_wire_logic_cluster/lc_3/out
T_17_13_sp12_v_t_22
T_18_25_sp12_h_l_1
T_25_25_lc_trk_g0_1
T_25_25_input0_3
T_25_25_wire_bram/ram/RADDR_4
T_25_23_upADDR_4
T_25_23_wire_bram/ram/RADDR_4
T_25_21_upADDR_4
T_25_21_wire_bram/ram/RADDR_4
T_25_19_upADDR_4
T_25_19_wire_bram/ram/RADDR_4
T_25_17_upADDR_4
T_25_17_wire_bram/ram/RADDR_4
T_25_15_upADDR_4
T_25_15_wire_bram/ram/RADDR_4
T_25_13_upADDR_4
T_25_13_wire_bram/ram/RADDR_4

T_17_22_wire_logic_cluster/lc_3/out
T_17_13_sp12_v_t_22
T_18_25_sp12_h_l_1
T_25_25_lc_trk_g0_1
T_25_25_input0_3
T_25_25_wire_bram/ram/RADDR_4
T_25_23_upADDR_4
T_25_23_wire_bram/ram/RADDR_4
T_25_21_upADDR_4
T_25_21_wire_bram/ram/RADDR_4
T_25_19_upADDR_4
T_25_19_wire_bram/ram/RADDR_4
T_25_17_upADDR_4
T_25_17_wire_bram/ram/RADDR_4
T_25_15_upADDR_4
T_25_15_wire_bram/ram/RADDR_4

T_17_22_wire_logic_cluster/lc_3/out
T_17_13_sp12_v_t_22
T_18_25_sp12_h_l_1
T_25_25_lc_trk_g0_1
T_25_25_input0_3
T_25_25_wire_bram/ram/RADDR_4
T_25_23_upADDR_4
T_25_23_wire_bram/ram/RADDR_4
T_25_21_upADDR_4
T_25_21_wire_bram/ram/RADDR_4
T_25_19_upADDR_4
T_25_19_wire_bram/ram/RADDR_4
T_25_17_upADDR_4
T_25_17_wire_bram/ram/RADDR_4

T_17_22_wire_logic_cluster/lc_3/out
T_17_13_sp12_v_t_22
T_18_25_sp12_h_l_1
T_25_25_lc_trk_g0_1
T_25_25_input0_3
T_25_25_wire_bram/ram/RADDR_4
T_25_23_upADDR_4
T_25_23_wire_bram/ram/RADDR_4
T_25_21_upADDR_4
T_25_21_wire_bram/ram/RADDR_4
T_25_19_upADDR_4
T_25_19_wire_bram/ram/RADDR_4

T_17_22_wire_logic_cluster/lc_3/out
T_17_13_sp12_v_t_22
T_18_25_sp12_h_l_1
T_25_25_lc_trk_g0_1
T_25_25_input0_3
T_25_25_wire_bram/ram/RADDR_4
T_25_23_upADDR_4
T_25_23_wire_bram/ram/RADDR_4
T_25_21_upADDR_4
T_25_21_wire_bram/ram/RADDR_4

T_17_22_wire_logic_cluster/lc_3/out
T_17_13_sp12_v_t_22
T_18_25_sp12_h_l_1
T_25_25_lc_trk_g0_1
T_25_25_input0_3
T_25_25_wire_bram/ram/RADDR_4
T_25_23_upADDR_4
T_25_23_wire_bram/ram/RADDR_4

T_17_22_wire_logic_cluster/lc_3/out
T_17_13_sp12_v_t_22
T_6_13_sp12_h_l_1
T_8_13_lc_trk_g1_6
T_8_13_input0_3
T_8_13_wire_bram/ram/RADDR_4
T_8_11_upADDR_4
T_8_11_wire_bram/ram/RADDR_4

T_17_22_wire_logic_cluster/lc_3/out
T_17_13_sp12_v_t_22
T_18_25_sp12_h_l_1
T_25_25_lc_trk_g0_1
T_25_25_input0_3
T_25_25_wire_bram/ram/RADDR_4

T_17_22_wire_logic_cluster/lc_3/out
T_17_13_sp12_v_t_22
T_6_13_sp12_h_l_1
T_8_13_lc_trk_g1_6
T_8_13_input0_3
T_8_13_wire_bram/ram/RADDR_4

End 

Net : n19782
T_18_20_wire_logic_cluster/lc_0/cout
T_18_20_wire_logic_cluster/lc_1/in_3

Net : n12477
T_22_19_wire_logic_cluster/lc_7/out
T_22_18_sp4_v_t_46
T_19_18_sp4_h_l_11
T_20_18_lc_trk_g3_3
T_20_18_wire_logic_cluster/lc_7/in_3

T_22_19_wire_logic_cluster/lc_7/out
T_12_19_sp12_h_l_1
T_12_19_lc_trk_g1_2
T_12_19_wire_logic_cluster/lc_0/in_3

T_22_19_wire_logic_cluster/lc_7/out
T_21_20_lc_trk_g0_7
T_21_20_wire_logic_cluster/lc_7/in_0

T_22_19_wire_logic_cluster/lc_7/out
T_22_18_lc_trk_g0_7
T_22_18_wire_logic_cluster/lc_4/in_3

T_22_19_wire_logic_cluster/lc_7/out
T_23_19_lc_trk_g1_7
T_23_19_wire_logic_cluster/lc_5/in_3

T_22_19_wire_logic_cluster/lc_7/out
T_21_20_lc_trk_g0_7
T_21_20_wire_logic_cluster/lc_6/in_3

T_22_19_wire_logic_cluster/lc_7/out
T_23_18_lc_trk_g3_7
T_23_18_wire_logic_cluster/lc_5/in_3

T_22_19_wire_logic_cluster/lc_7/out
T_23_20_lc_trk_g2_7
T_23_20_wire_logic_cluster/lc_0/in_3

End 

Net : n7_adj_1458_cascade_
T_22_19_wire_logic_cluster/lc_6/ltout
T_22_19_wire_logic_cluster/lc_7/in_2

End 

Net : n7_adj_1565
T_18_21_wire_logic_cluster/lc_3/out
T_17_21_lc_trk_g2_3
T_17_21_wire_logic_cluster/lc_4/in_3

T_18_21_wire_logic_cluster/lc_3/out
T_17_22_lc_trk_g1_3
T_17_22_wire_logic_cluster/lc_7/in_3

End 

Net : n19806
T_18_21_wire_logic_cluster/lc_2/cout
T_18_21_wire_logic_cluster/lc_3/in_3

Net : acadc_skipCount_8
T_14_23_wire_logic_cluster/lc_7/out
T_14_22_sp4_v_t_46
T_15_22_sp4_h_l_4
T_16_22_lc_trk_g3_4
T_16_22_wire_logic_cluster/lc_2/in_1

T_14_23_wire_logic_cluster/lc_7/out
T_15_22_sp4_v_t_47
T_15_18_sp4_v_t_36
T_15_19_lc_trk_g2_4
T_15_19_wire_logic_cluster/lc_1/in_3

T_14_23_wire_logic_cluster/lc_7/out
T_14_23_lc_trk_g1_7
T_14_23_wire_logic_cluster/lc_7/in_3

End 

Net : n19768
T_16_24_wire_logic_cluster/lc_3/cout
T_16_24_wire_logic_cluster/lc_4/in_3

Net : n17705
T_18_22_wire_logic_cluster/lc_4/out
T_19_22_lc_trk_g0_4
T_19_22_wire_logic_cluster/lc_5/in_1

T_18_22_wire_logic_cluster/lc_4/out
T_18_23_lc_trk_g0_4
T_18_23_wire_logic_cluster/lc_7/in_1

End 

Net : comm_state_1
T_22_14_wire_logic_cluster/lc_7/out
T_22_12_sp4_v_t_43
T_19_16_sp4_h_l_6
T_18_16_sp4_v_t_43
T_17_20_lc_trk_g1_6
T_17_20_wire_logic_cluster/lc_4/in_1

T_22_14_wire_logic_cluster/lc_7/out
T_22_12_sp4_v_t_43
T_19_16_sp4_h_l_6
T_19_16_lc_trk_g0_3
T_19_16_wire_logic_cluster/lc_6/in_1

T_22_14_wire_logic_cluster/lc_7/out
T_22_12_sp4_v_t_43
T_19_16_sp4_h_l_6
T_18_16_sp4_v_t_43
T_18_18_lc_trk_g2_6
T_18_18_wire_logic_cluster/lc_7/in_3

T_22_14_wire_logic_cluster/lc_7/out
T_20_14_sp12_h_l_1
T_19_14_sp12_v_t_22
T_19_22_lc_trk_g2_1
T_19_22_wire_logic_cluster/lc_4/in_3

T_22_14_wire_logic_cluster/lc_7/out
T_22_12_sp4_v_t_43
T_19_16_sp4_h_l_6
T_15_16_sp4_h_l_2
T_15_16_lc_trk_g1_7
T_15_16_wire_logic_cluster/lc_1/in_1

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_21_14_sp4_v_t_38
T_20_18_lc_trk_g1_3
T_20_18_wire_logic_cluster/lc_2/in_0

T_22_14_wire_logic_cluster/lc_7/out
T_23_13_sp4_v_t_47
T_23_17_sp4_v_t_47
T_23_21_lc_trk_g0_2
T_23_21_wire_logic_cluster/lc_5/in_1

T_22_14_wire_logic_cluster/lc_7/out
T_22_12_sp4_v_t_43
T_19_12_sp4_h_l_6
T_20_12_lc_trk_g2_6
T_20_12_wire_logic_cluster/lc_7/in_1

T_22_14_wire_logic_cluster/lc_7/out
T_23_13_sp4_v_t_47
T_20_17_sp4_h_l_10
T_16_17_sp4_h_l_10
T_17_17_lc_trk_g2_2
T_17_17_wire_logic_cluster/lc_0/in_0

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_21_14_sp4_v_t_38
T_21_16_lc_trk_g2_3
T_21_16_wire_logic_cluster/lc_6/in_1

T_22_14_wire_logic_cluster/lc_7/out
T_23_13_sp4_v_t_47
T_23_17_sp4_v_t_47
T_23_21_sp4_v_t_47
T_22_23_lc_trk_g2_2
T_22_23_wire_logic_cluster/lc_3/in_1

T_22_14_wire_logic_cluster/lc_7/out
T_22_12_sp4_v_t_43
T_19_16_sp4_h_l_6
T_20_16_lc_trk_g3_6
T_20_16_wire_logic_cluster/lc_6/in_1

T_22_14_wire_logic_cluster/lc_7/out
T_20_14_sp12_h_l_1
T_8_14_sp12_h_l_1
T_8_14_sp4_h_l_0
T_7_14_sp4_v_t_43
T_6_15_lc_trk_g3_3
T_6_15_wire_logic_cluster/lc_7/in_3

T_22_14_wire_logic_cluster/lc_7/out
T_20_14_sp12_h_l_1
T_19_14_sp12_v_t_22
T_19_13_sp4_v_t_46
T_18_15_lc_trk_g0_0
T_18_15_wire_logic_cluster/lc_6/in_0

T_22_14_wire_logic_cluster/lc_7/out
T_20_14_sp12_h_l_1
T_8_14_sp12_h_l_1
T_8_14_sp4_h_l_0
T_7_14_lc_trk_g1_0
T_7_14_wire_logic_cluster/lc_6/in_3

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_21_14_sp4_v_t_38
T_22_18_sp4_h_l_9
T_21_18_lc_trk_g0_1
T_21_18_wire_logic_cluster/lc_6/in_1

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_21_14_sp4_v_t_38
T_22_18_sp4_h_l_9
T_18_18_sp4_h_l_5
T_14_18_sp4_h_l_8
T_13_18_sp4_v_t_45
T_13_19_lc_trk_g2_5
T_13_19_wire_logic_cluster/lc_2/in_3

T_22_14_wire_logic_cluster/lc_7/out
T_20_14_sp12_h_l_1
T_19_14_sp12_v_t_22
T_19_13_sp4_v_t_46
T_18_15_lc_trk_g0_0
T_18_15_wire_logic_cluster/lc_4/in_0

T_22_14_wire_logic_cluster/lc_7/out
T_20_14_sp12_h_l_1
T_19_14_sp12_v_t_22
T_19_13_sp4_v_t_46
T_18_15_lc_trk_g0_0
T_18_15_wire_logic_cluster/lc_7/in_1

T_22_14_wire_logic_cluster/lc_7/out
T_22_12_sp4_v_t_43
T_19_16_sp4_h_l_6
T_18_16_sp4_v_t_43
T_18_20_sp4_v_t_44
T_17_22_lc_trk_g2_1
T_17_22_wire_logic_cluster/lc_1/in_0

T_22_14_wire_logic_cluster/lc_7/out
T_20_14_sp12_h_l_1
T_19_14_sp12_v_t_22
T_19_13_sp4_v_t_46
T_18_15_lc_trk_g0_0
T_18_15_wire_logic_cluster/lc_3/in_1

T_22_14_wire_logic_cluster/lc_7/out
T_23_13_sp4_v_t_47
T_20_17_sp4_h_l_10
T_16_17_sp4_h_l_10
T_12_17_sp4_h_l_6
T_11_17_lc_trk_g1_6
T_11_17_wire_logic_cluster/lc_0/in_3

T_22_14_wire_logic_cluster/lc_7/out
T_22_12_sp4_v_t_43
T_19_16_sp4_h_l_6
T_18_16_sp4_v_t_43
T_18_18_lc_trk_g3_6
T_18_18_wire_logic_cluster/lc_5/in_0

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_lc_trk_g2_7
T_22_14_wire_logic_cluster/lc_5/in_0

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_21_14_sp4_v_t_38
T_21_18_sp4_v_t_46
T_21_22_lc_trk_g1_3
T_21_22_wire_logic_cluster/lc_7/in_1

T_22_14_wire_logic_cluster/lc_7/out
T_22_15_lc_trk_g0_7
T_22_15_wire_logic_cluster/lc_4/in_1

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_21_14_sp4_v_t_38
T_20_18_lc_trk_g1_3
T_20_18_wire_logic_cluster/lc_1/in_3

T_22_14_wire_logic_cluster/lc_7/out
T_23_13_sp4_v_t_47
T_20_17_sp4_h_l_10
T_16_17_sp4_h_l_10
T_17_17_lc_trk_g2_2
T_17_17_wire_logic_cluster/lc_3/in_3

T_22_14_wire_logic_cluster/lc_7/out
T_23_13_sp4_v_t_47
T_23_17_sp4_v_t_47
T_23_20_lc_trk_g0_7
T_23_20_wire_logic_cluster/lc_4/in_3

T_22_14_wire_logic_cluster/lc_7/out
T_22_12_sp4_v_t_43
T_19_16_sp4_h_l_6
T_18_16_sp4_v_t_43
T_17_20_lc_trk_g1_6
T_17_20_wire_logic_cluster/lc_7/in_0

T_22_14_wire_logic_cluster/lc_7/out
T_22_12_sp4_v_t_43
T_19_16_sp4_h_l_6
T_18_16_sp4_v_t_43
T_17_20_lc_trk_g1_6
T_17_20_wire_logic_cluster/lc_6/in_3

T_22_14_wire_logic_cluster/lc_7/out
T_22_12_sp4_v_t_43
T_19_16_sp4_h_l_6
T_15_16_sp4_h_l_2
T_16_16_lc_trk_g2_2
T_16_16_wire_logic_cluster/lc_3/in_3

T_22_14_wire_logic_cluster/lc_7/out
T_22_12_sp4_v_t_43
T_19_16_sp4_h_l_6
T_19_16_lc_trk_g0_3
T_19_16_wire_logic_cluster/lc_4/in_3

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_21_10_sp4_v_t_38
T_20_12_lc_trk_g0_3
T_20_12_wire_logic_cluster/lc_6/in_1

T_22_14_wire_logic_cluster/lc_7/out
T_22_12_sp4_v_t_43
T_19_12_sp4_h_l_6
T_20_12_lc_trk_g2_6
T_20_12_input_2_4
T_20_12_wire_logic_cluster/lc_4/in_2

T_22_14_wire_logic_cluster/lc_7/out
T_23_13_sp4_v_t_47
T_23_17_sp4_v_t_47
T_23_21_lc_trk_g0_2
T_23_21_wire_logic_cluster/lc_3/in_1

T_22_14_wire_logic_cluster/lc_7/out
T_22_15_lc_trk_g0_7
T_22_15_wire_logic_cluster/lc_2/in_1

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_21_14_sp4_v_t_38
T_20_18_lc_trk_g1_3
T_20_18_wire_logic_cluster/lc_4/in_0

T_22_14_wire_logic_cluster/lc_7/out
T_22_12_sp4_v_t_43
T_19_16_sp4_h_l_6
T_18_16_sp4_v_t_43
T_18_18_lc_trk_g2_6
T_18_18_input_2_2
T_18_18_wire_logic_cluster/lc_2/in_2

T_22_14_wire_logic_cluster/lc_7/out
T_23_15_lc_trk_g2_7
T_23_15_input_2_7
T_23_15_wire_logic_cluster/lc_7/in_2

T_22_14_wire_logic_cluster/lc_7/out
T_12_14_sp12_h_l_1
T_16_14_lc_trk_g1_2
T_16_14_wire_logic_cluster/lc_6/in_3

T_22_14_wire_logic_cluster/lc_7/out
T_22_9_sp12_v_t_22
T_22_21_lc_trk_g2_1
T_22_21_wire_logic_cluster/lc_7/in_0

T_22_14_wire_logic_cluster/lc_7/out
T_23_15_lc_trk_g2_7
T_23_15_wire_logic_cluster/lc_0/in_1

T_22_14_wire_logic_cluster/lc_7/out
T_22_12_sp4_v_t_43
T_19_12_sp4_h_l_6
T_20_12_lc_trk_g2_6
T_20_12_wire_logic_cluster/lc_1/in_1

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_lc_trk_g2_7
T_22_14_wire_logic_cluster/lc_0/in_1

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_21_14_sp4_v_t_38
T_22_18_sp4_h_l_9
T_18_18_sp4_h_l_5
T_14_18_sp4_h_l_8
T_15_18_lc_trk_g2_0
T_15_18_wire_logic_cluster/lc_4/in_0

T_22_14_wire_logic_cluster/lc_7/out
T_20_14_sp12_h_l_1
T_19_14_sp12_v_t_22
T_19_13_sp4_v_t_46
T_18_17_lc_trk_g2_3
T_18_17_wire_logic_cluster/lc_1/in_0

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_21_14_sp4_v_t_38
T_22_18_sp4_h_l_9
T_18_18_sp4_h_l_5
T_14_18_sp4_h_l_5
T_16_18_lc_trk_g3_0
T_16_18_wire_logic_cluster/lc_6/in_3

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_21_14_sp4_v_t_38
T_21_18_sp4_v_t_46
T_21_22_sp4_v_t_39
T_21_23_lc_trk_g3_7
T_21_23_wire_logic_cluster/lc_0/in_0

T_22_14_wire_logic_cluster/lc_7/out
T_20_14_sp12_h_l_1
T_19_14_sp12_v_t_22
T_19_13_sp4_v_t_46
T_18_17_lc_trk_g2_3
T_18_17_wire_logic_cluster/lc_2/in_1

T_22_14_wire_logic_cluster/lc_7/out
T_20_14_sp12_h_l_1
T_19_14_sp12_v_t_22
T_19_13_sp4_v_t_46
T_18_17_lc_trk_g2_3
T_18_17_wire_logic_cluster/lc_0/in_1

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_21_14_sp4_v_t_38
T_21_18_sp4_v_t_46
T_18_22_sp4_h_l_11
T_20_22_lc_trk_g2_6
T_20_22_wire_logic_cluster/lc_0/in_0

T_22_14_wire_logic_cluster/lc_7/out
T_23_13_sp4_v_t_47
T_20_17_sp4_h_l_10
T_16_17_sp4_h_l_10
T_19_17_sp4_v_t_38
T_19_20_lc_trk_g0_6
T_19_20_wire_logic_cluster/lc_0/in_0

T_22_14_wire_logic_cluster/lc_7/out
T_21_15_lc_trk_g0_7
T_21_15_wire_logic_cluster/lc_2/in_3

T_22_14_wire_logic_cluster/lc_7/out
T_21_15_lc_trk_g0_7
T_21_15_wire_logic_cluster/lc_3/in_0

T_22_14_wire_logic_cluster/lc_7/out
T_23_15_lc_trk_g2_7
T_23_15_wire_logic_cluster/lc_2/in_1

T_22_14_wire_logic_cluster/lc_7/out
T_20_14_sp12_h_l_1
T_19_14_sp12_v_t_22
T_19_13_sp4_v_t_46
T_18_16_lc_trk_g3_6
T_18_16_wire_logic_cluster/lc_6/in_3

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_lc_trk_g2_7
T_22_14_input_2_1
T_22_14_wire_logic_cluster/lc_1/in_2

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_21_14_sp4_v_t_38
T_21_18_sp4_v_t_46
T_21_19_lc_trk_g3_6
T_21_19_wire_logic_cluster/lc_7/in_0

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_21_14_sp4_v_t_38
T_21_18_sp4_v_t_46
T_21_19_lc_trk_g3_6
T_21_19_wire_logic_cluster/lc_5/in_0

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_21_14_sp4_v_t_38
T_21_18_sp4_v_t_46
T_21_19_lc_trk_g3_6
T_21_19_wire_logic_cluster/lc_3/in_0

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_21_14_sp4_v_t_38
T_21_18_sp4_v_t_46
T_21_19_lc_trk_g3_6
T_21_19_wire_logic_cluster/lc_1/in_0

T_22_14_wire_logic_cluster/lc_7/out
T_20_14_sp12_h_l_1
T_19_14_sp12_v_t_22
T_19_19_lc_trk_g2_6
T_19_19_wire_logic_cluster/lc_6/in_0

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_21_14_sp4_v_t_38
T_21_18_sp4_v_t_46
T_20_21_lc_trk_g3_6
T_20_21_wire_logic_cluster/lc_6/in_1

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_21_14_sp4_v_t_38
T_21_18_sp4_v_t_46
T_21_19_lc_trk_g3_6
T_21_19_wire_logic_cluster/lc_2/in_1

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_21_14_sp4_v_t_38
T_21_18_sp4_v_t_46
T_20_19_lc_trk_g3_6
T_20_19_wire_logic_cluster/lc_6/in_3

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_21_14_sp4_v_t_38
T_21_18_sp4_v_t_46
T_20_20_lc_trk_g2_3
T_20_20_wire_logic_cluster/lc_4/in_3

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_21_14_sp4_v_t_38
T_21_18_sp4_v_t_46
T_21_19_lc_trk_g3_6
T_21_19_wire_logic_cluster/lc_0/in_3

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_21_14_sp4_v_t_38
T_21_18_sp4_v_t_46
T_21_19_lc_trk_g3_6
T_21_19_wire_logic_cluster/lc_6/in_3

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_21_14_sp4_v_t_38
T_21_18_sp4_v_t_46
T_21_19_lc_trk_g3_6
T_21_19_wire_logic_cluster/lc_4/in_3

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_lc_trk_g2_7
T_22_14_wire_logic_cluster/lc_4/in_3

T_22_14_wire_logic_cluster/lc_7/out
T_22_12_sp4_v_t_43
T_19_16_sp4_h_l_6
T_18_16_sp4_v_t_43
T_18_18_lc_trk_g2_6
T_18_18_wire_logic_cluster/lc_1/in_3

T_22_14_wire_logic_cluster/lc_7/out
T_22_12_sp4_v_t_43
T_19_16_sp4_h_l_6
T_18_16_sp4_v_t_43
T_17_18_lc_trk_g1_6
T_17_18_wire_logic_cluster/lc_6/in_3

T_22_14_wire_logic_cluster/lc_7/out
T_20_14_sp12_h_l_1
T_19_14_sp12_v_t_22
T_19_17_lc_trk_g3_2
T_19_17_wire_logic_cluster/lc_6/in_3

T_22_14_wire_logic_cluster/lc_7/out
T_20_14_sp12_h_l_1
T_19_14_sp12_v_t_22
T_19_18_lc_trk_g2_1
T_19_18_wire_logic_cluster/lc_6/in_3

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_21_14_sp4_v_t_38
T_20_17_lc_trk_g2_6
T_20_17_wire_logic_cluster/lc_6/in_0

T_22_14_wire_logic_cluster/lc_7/out
T_23_13_sp4_v_t_47
T_20_17_sp4_h_l_10
T_22_17_lc_trk_g2_7
T_22_17_wire_logic_cluster/lc_7/in_0

T_22_14_wire_logic_cluster/lc_7/out
T_23_13_sp4_v_t_47
T_20_17_sp4_h_l_10
T_22_17_lc_trk_g2_7
T_22_17_wire_logic_cluster/lc_5/in_0

T_22_14_wire_logic_cluster/lc_7/out
T_23_13_sp4_v_t_47
T_20_17_sp4_h_l_10
T_22_17_lc_trk_g2_7
T_22_17_wire_logic_cluster/lc_3/in_0

T_22_14_wire_logic_cluster/lc_7/out
T_23_13_sp4_v_t_47
T_20_17_sp4_h_l_10
T_22_17_lc_trk_g2_7
T_22_17_wire_logic_cluster/lc_1/in_0

T_22_14_wire_logic_cluster/lc_7/out
T_23_13_sp4_v_t_47
T_23_17_sp4_v_t_47
T_23_21_lc_trk_g0_2
T_23_21_input_2_0
T_23_21_wire_logic_cluster/lc_0/in_2

T_22_14_wire_logic_cluster/lc_7/out
T_23_13_sp4_v_t_47
T_20_17_sp4_h_l_10
T_22_17_lc_trk_g2_7
T_22_17_wire_logic_cluster/lc_0/in_1

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_21_10_sp4_v_t_38
T_20_12_lc_trk_g0_3
T_20_12_wire_logic_cluster/lc_0/in_3

T_22_14_wire_logic_cluster/lc_7/out
T_23_13_sp4_v_t_47
T_20_17_sp4_h_l_10
T_22_17_lc_trk_g2_7
T_22_17_wire_logic_cluster/lc_6/in_3

T_22_14_wire_logic_cluster/lc_7/out
T_23_13_sp4_v_t_47
T_20_17_sp4_h_l_10
T_22_17_lc_trk_g2_7
T_22_17_wire_logic_cluster/lc_4/in_3

T_22_14_wire_logic_cluster/lc_7/out
T_23_13_sp4_v_t_47
T_20_17_sp4_h_l_10
T_22_17_lc_trk_g2_7
T_22_17_wire_logic_cluster/lc_2/in_3

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_21_14_lc_trk_g0_3
T_21_14_wire_logic_cluster/lc_7/in_0

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_21_14_lc_trk_g0_3
T_21_14_wire_logic_cluster/lc_5/in_0

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_21_14_lc_trk_g0_3
T_21_14_wire_logic_cluster/lc_3/in_0

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_21_14_lc_trk_g0_3
T_21_14_wire_logic_cluster/lc_1/in_0

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_21_14_lc_trk_g0_3
T_21_14_wire_logic_cluster/lc_0/in_1

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_21_14_lc_trk_g0_3
T_21_14_wire_logic_cluster/lc_6/in_3

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_21_14_lc_trk_g0_3
T_21_14_wire_logic_cluster/lc_4/in_3

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_21_14_lc_trk_g0_3
T_21_14_wire_logic_cluster/lc_2/in_3

T_22_14_wire_logic_cluster/lc_7/out
T_22_13_lc_trk_g0_7
T_22_13_wire_logic_cluster/lc_7/in_0

T_22_14_wire_logic_cluster/lc_7/out
T_22_13_lc_trk_g0_7
T_22_13_wire_logic_cluster/lc_5/in_0

T_22_14_wire_logic_cluster/lc_7/out
T_22_13_lc_trk_g0_7
T_22_13_wire_logic_cluster/lc_3/in_0

T_22_14_wire_logic_cluster/lc_7/out
T_22_13_lc_trk_g0_7
T_22_13_wire_logic_cluster/lc_1/in_0

T_22_14_wire_logic_cluster/lc_7/out
T_22_13_lc_trk_g0_7
T_22_13_wire_logic_cluster/lc_0/in_1

T_22_14_wire_logic_cluster/lc_7/out
T_22_13_lc_trk_g0_7
T_22_13_wire_logic_cluster/lc_6/in_3

T_22_14_wire_logic_cluster/lc_7/out
T_22_13_lc_trk_g0_7
T_22_13_wire_logic_cluster/lc_4/in_3

T_22_14_wire_logic_cluster/lc_7/out
T_22_13_lc_trk_g0_7
T_22_13_wire_logic_cluster/lc_2/in_3

End 

Net : n8_adj_1558
T_18_25_wire_logic_cluster/lc_2/out
T_18_25_lc_trk_g0_2
T_18_25_wire_logic_cluster/lc_0/in_0

T_18_25_wire_logic_cluster/lc_2/out
T_18_25_lc_trk_g0_2
T_18_25_wire_logic_cluster/lc_6/in_0

End 

Net : n11933
T_14_21_wire_logic_cluster/lc_4/out
T_15_22_lc_trk_g2_4
T_15_22_wire_logic_cluster/lc_2/in_0

T_14_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_8
T_14_21_sp4_v_t_45
T_15_25_sp4_h_l_2
T_16_25_lc_trk_g2_2
T_16_25_wire_logic_cluster/lc_0/cen

T_14_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_8
T_14_21_sp4_v_t_45
T_15_25_sp4_h_l_2
T_16_25_lc_trk_g2_2
T_16_25_wire_logic_cluster/lc_0/cen

T_14_21_wire_logic_cluster/lc_4/out
T_14_20_sp4_v_t_40
T_11_24_sp4_h_l_10
T_15_24_sp4_h_l_10
T_16_24_lc_trk_g2_2
T_16_24_wire_logic_cluster/lc_3/cen

T_14_21_wire_logic_cluster/lc_4/out
T_14_20_sp4_v_t_40
T_11_24_sp4_h_l_10
T_15_24_sp4_h_l_10
T_16_24_lc_trk_g2_2
T_16_24_wire_logic_cluster/lc_3/cen

T_14_21_wire_logic_cluster/lc_4/out
T_14_20_sp4_v_t_40
T_11_24_sp4_h_l_10
T_15_24_sp4_h_l_10
T_16_24_lc_trk_g2_2
T_16_24_wire_logic_cluster/lc_3/cen

T_14_21_wire_logic_cluster/lc_4/out
T_14_20_sp4_v_t_40
T_11_24_sp4_h_l_10
T_15_24_sp4_h_l_10
T_16_24_lc_trk_g2_2
T_16_24_wire_logic_cluster/lc_3/cen

T_14_21_wire_logic_cluster/lc_4/out
T_14_20_sp4_v_t_40
T_11_24_sp4_h_l_10
T_15_24_sp4_h_l_10
T_16_24_lc_trk_g2_2
T_16_24_wire_logic_cluster/lc_3/cen

T_14_21_wire_logic_cluster/lc_4/out
T_14_20_sp4_v_t_40
T_11_24_sp4_h_l_10
T_15_24_sp4_h_l_10
T_16_24_lc_trk_g2_2
T_16_24_wire_logic_cluster/lc_3/cen

T_14_21_wire_logic_cluster/lc_4/out
T_14_20_sp4_v_t_40
T_11_24_sp4_h_l_10
T_15_24_sp4_h_l_10
T_16_24_lc_trk_g2_2
T_16_24_wire_logic_cluster/lc_3/cen

T_14_21_wire_logic_cluster/lc_4/out
T_14_20_sp4_v_t_40
T_11_24_sp4_h_l_10
T_15_24_sp4_h_l_10
T_16_24_lc_trk_g2_2
T_16_24_wire_logic_cluster/lc_3/cen

T_14_21_wire_logic_cluster/lc_4/out
T_14_20_sp4_v_t_40
T_15_20_sp4_h_l_10
T_19_20_sp4_h_l_10
T_18_20_lc_trk_g0_2
T_18_20_wire_logic_cluster/lc_0/cen

T_14_21_wire_logic_cluster/lc_4/out
T_14_20_sp4_v_t_40
T_15_20_sp4_h_l_10
T_19_20_sp4_h_l_10
T_18_20_lc_trk_g0_2
T_18_20_wire_logic_cluster/lc_0/cen

T_14_21_wire_logic_cluster/lc_4/out
T_14_20_sp4_v_t_40
T_15_20_sp4_h_l_10
T_19_20_sp4_h_l_10
T_18_20_lc_trk_g0_2
T_18_20_wire_logic_cluster/lc_0/cen

T_14_21_wire_logic_cluster/lc_4/out
T_14_20_sp4_v_t_40
T_15_20_sp4_h_l_10
T_19_20_sp4_h_l_10
T_18_20_lc_trk_g0_2
T_18_20_wire_logic_cluster/lc_0/cen

T_14_21_wire_logic_cluster/lc_4/out
T_14_20_sp4_v_t_40
T_15_20_sp4_h_l_10
T_19_20_sp4_h_l_10
T_18_20_lc_trk_g0_2
T_18_20_wire_logic_cluster/lc_0/cen

T_14_21_wire_logic_cluster/lc_4/out
T_14_20_sp4_v_t_40
T_15_20_sp4_h_l_10
T_19_20_sp4_h_l_10
T_18_20_lc_trk_g0_2
T_18_20_wire_logic_cluster/lc_0/cen

T_14_21_wire_logic_cluster/lc_4/out
T_14_20_sp4_v_t_40
T_15_20_sp4_h_l_10
T_19_20_sp4_h_l_10
T_18_20_lc_trk_g0_2
T_18_20_wire_logic_cluster/lc_0/cen

T_14_21_wire_logic_cluster/lc_4/out
T_14_20_sp4_v_t_40
T_15_20_sp4_h_l_10
T_19_20_sp4_h_l_10
T_18_20_lc_trk_g0_2
T_18_20_wire_logic_cluster/lc_0/cen

T_14_21_wire_logic_cluster/lc_4/out
T_15_19_sp4_v_t_36
T_16_19_sp4_h_l_6
T_18_19_lc_trk_g3_3
T_18_19_wire_logic_cluster/lc_0/cen

T_14_21_wire_logic_cluster/lc_4/out
T_15_19_sp4_v_t_36
T_16_19_sp4_h_l_6
T_18_19_lc_trk_g3_3
T_18_19_wire_logic_cluster/lc_0/cen

T_14_21_wire_logic_cluster/lc_4/out
T_15_19_sp4_v_t_36
T_16_19_sp4_h_l_6
T_18_19_lc_trk_g3_3
T_18_19_wire_logic_cluster/lc_0/cen

T_14_21_wire_logic_cluster/lc_4/out
T_15_19_sp4_v_t_36
T_16_19_sp4_h_l_6
T_18_19_lc_trk_g3_3
T_18_19_wire_logic_cluster/lc_0/cen

T_14_21_wire_logic_cluster/lc_4/out
T_15_19_sp4_v_t_36
T_16_19_sp4_h_l_6
T_18_19_lc_trk_g3_3
T_18_19_wire_logic_cluster/lc_0/cen

T_14_21_wire_logic_cluster/lc_4/out
T_15_19_sp4_v_t_36
T_16_19_sp4_h_l_6
T_18_19_lc_trk_g3_3
T_18_19_wire_logic_cluster/lc_0/cen

T_14_21_wire_logic_cluster/lc_4/out
T_15_19_sp4_v_t_36
T_16_19_sp4_h_l_6
T_18_19_lc_trk_g3_3
T_18_19_wire_logic_cluster/lc_0/cen

T_14_21_wire_logic_cluster/lc_4/out
T_15_19_sp4_v_t_36
T_16_19_sp4_h_l_6
T_18_19_lc_trk_g3_3
T_18_19_wire_logic_cluster/lc_0/cen

End 

Net : n14907
T_15_22_wire_logic_cluster/lc_2/out
T_16_22_sp4_h_l_4
T_19_18_sp4_v_t_41
T_18_20_lc_trk_g0_4
T_18_20_wire_logic_cluster/lc_5/s_r

T_15_22_wire_logic_cluster/lc_2/out
T_16_22_sp4_h_l_4
T_19_18_sp4_v_t_41
T_18_20_lc_trk_g0_4
T_18_20_wire_logic_cluster/lc_5/s_r

T_15_22_wire_logic_cluster/lc_2/out
T_16_22_sp4_h_l_4
T_19_18_sp4_v_t_41
T_18_20_lc_trk_g0_4
T_18_20_wire_logic_cluster/lc_5/s_r

T_15_22_wire_logic_cluster/lc_2/out
T_16_22_sp4_h_l_4
T_19_18_sp4_v_t_41
T_18_20_lc_trk_g0_4
T_18_20_wire_logic_cluster/lc_5/s_r

T_15_22_wire_logic_cluster/lc_2/out
T_16_22_sp4_h_l_4
T_19_18_sp4_v_t_41
T_18_20_lc_trk_g0_4
T_18_20_wire_logic_cluster/lc_5/s_r

T_15_22_wire_logic_cluster/lc_2/out
T_16_22_sp4_h_l_4
T_19_18_sp4_v_t_41
T_18_20_lc_trk_g0_4
T_18_20_wire_logic_cluster/lc_5/s_r

T_15_22_wire_logic_cluster/lc_2/out
T_16_22_sp4_h_l_4
T_19_18_sp4_v_t_41
T_18_20_lc_trk_g0_4
T_18_20_wire_logic_cluster/lc_5/s_r

T_15_22_wire_logic_cluster/lc_2/out
T_16_22_sp4_h_l_4
T_19_18_sp4_v_t_41
T_18_20_lc_trk_g0_4
T_18_20_wire_logic_cluster/lc_5/s_r

T_15_22_wire_logic_cluster/lc_2/out
T_15_21_sp4_v_t_36
T_16_25_sp4_h_l_1
T_16_25_lc_trk_g0_4
T_16_25_wire_logic_cluster/lc_5/s_r

T_15_22_wire_logic_cluster/lc_2/out
T_15_21_sp4_v_t_36
T_16_25_sp4_h_l_1
T_16_25_lc_trk_g0_4
T_16_25_wire_logic_cluster/lc_5/s_r

T_15_22_wire_logic_cluster/lc_2/out
T_15_19_sp4_v_t_44
T_16_19_sp4_h_l_9
T_18_19_lc_trk_g2_4
T_18_19_wire_logic_cluster/lc_5/s_r

T_15_22_wire_logic_cluster/lc_2/out
T_15_19_sp4_v_t_44
T_16_19_sp4_h_l_9
T_18_19_lc_trk_g2_4
T_18_19_wire_logic_cluster/lc_5/s_r

T_15_22_wire_logic_cluster/lc_2/out
T_15_19_sp4_v_t_44
T_16_19_sp4_h_l_9
T_18_19_lc_trk_g2_4
T_18_19_wire_logic_cluster/lc_5/s_r

T_15_22_wire_logic_cluster/lc_2/out
T_15_19_sp4_v_t_44
T_16_19_sp4_h_l_9
T_18_19_lc_trk_g2_4
T_18_19_wire_logic_cluster/lc_5/s_r

T_15_22_wire_logic_cluster/lc_2/out
T_15_19_sp4_v_t_44
T_16_19_sp4_h_l_9
T_18_19_lc_trk_g2_4
T_18_19_wire_logic_cluster/lc_5/s_r

T_15_22_wire_logic_cluster/lc_2/out
T_15_19_sp4_v_t_44
T_16_19_sp4_h_l_9
T_18_19_lc_trk_g2_4
T_18_19_wire_logic_cluster/lc_5/s_r

T_15_22_wire_logic_cluster/lc_2/out
T_15_19_sp4_v_t_44
T_16_19_sp4_h_l_9
T_18_19_lc_trk_g2_4
T_18_19_wire_logic_cluster/lc_5/s_r

T_15_22_wire_logic_cluster/lc_2/out
T_15_19_sp4_v_t_44
T_16_19_sp4_h_l_9
T_18_19_lc_trk_g2_4
T_18_19_wire_logic_cluster/lc_5/s_r

T_15_22_wire_logic_cluster/lc_2/out
T_16_21_sp4_v_t_37
T_16_24_lc_trk_g1_5
T_16_24_wire_logic_cluster/lc_5/s_r

T_15_22_wire_logic_cluster/lc_2/out
T_16_21_sp4_v_t_37
T_16_24_lc_trk_g1_5
T_16_24_wire_logic_cluster/lc_5/s_r

T_15_22_wire_logic_cluster/lc_2/out
T_16_21_sp4_v_t_37
T_16_24_lc_trk_g1_5
T_16_24_wire_logic_cluster/lc_5/s_r

T_15_22_wire_logic_cluster/lc_2/out
T_16_21_sp4_v_t_37
T_16_24_lc_trk_g1_5
T_16_24_wire_logic_cluster/lc_5/s_r

T_15_22_wire_logic_cluster/lc_2/out
T_16_21_sp4_v_t_37
T_16_24_lc_trk_g1_5
T_16_24_wire_logic_cluster/lc_5/s_r

T_15_22_wire_logic_cluster/lc_2/out
T_16_21_sp4_v_t_37
T_16_24_lc_trk_g1_5
T_16_24_wire_logic_cluster/lc_5/s_r

T_15_22_wire_logic_cluster/lc_2/out
T_16_21_sp4_v_t_37
T_16_24_lc_trk_g1_5
T_16_24_wire_logic_cluster/lc_5/s_r

T_15_22_wire_logic_cluster/lc_2/out
T_16_21_sp4_v_t_37
T_16_24_lc_trk_g1_5
T_16_24_wire_logic_cluster/lc_5/s_r

End 

Net : bfn_14_14_0_
T_18_20_wire_logic_cluster/carry_in_mux/cout
T_18_20_wire_logic_cluster/lc_0/in_3

Net : comm_cmd_0
T_14_17_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_38
T_15_20_sp4_h_l_9
T_17_20_lc_trk_g3_4
T_17_20_input_2_3
T_17_20_wire_logic_cluster/lc_3/in_2

T_14_17_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g1_3
T_15_17_wire_logic_cluster/lc_0/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_38
T_15_20_sp4_h_l_9
T_19_20_sp4_h_l_9
T_21_20_lc_trk_g2_4
T_21_20_wire_logic_cluster/lc_3/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_8_17_sp12_h_l_1
T_19_17_sp12_v_t_22
T_19_19_lc_trk_g2_5
T_19_19_input_2_7
T_19_19_wire_logic_cluster/lc_7/in_2

T_14_17_wire_logic_cluster/lc_3/out
T_14_8_sp12_v_t_22
T_15_20_sp12_h_l_1
T_21_20_sp4_h_l_6
T_24_20_sp4_v_t_43
T_24_23_lc_trk_g0_3
T_24_23_wire_logic_cluster/lc_4/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g1_3
T_15_17_wire_logic_cluster/lc_7/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_13_16_lc_trk_g3_3
T_13_16_wire_logic_cluster/lc_7/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_17_17_sp4_v_t_46
T_16_19_lc_trk_g2_3
T_16_19_wire_logic_cluster/lc_0/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_10_17_sp4_h_l_2
T_12_17_lc_trk_g3_7
T_12_17_wire_logic_cluster/lc_0/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_38
T_11_16_sp4_h_l_9
T_11_16_lc_trk_g0_4
T_11_16_wire_logic_cluster/lc_1/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_17_17_sp4_v_t_46
T_14_21_sp4_h_l_11
T_10_21_sp4_h_l_11
T_11_21_lc_trk_g2_3
T_11_21_wire_logic_cluster/lc_6/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_14_8_sp12_v_t_22
T_15_20_sp12_h_l_1
T_21_20_sp4_h_l_6
T_24_16_sp4_v_t_37
T_23_19_lc_trk_g2_5
T_23_19_wire_logic_cluster/lc_6/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_14_8_sp12_v_t_22
T_14_15_lc_trk_g3_2
T_14_15_wire_logic_cluster/lc_0/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_38
T_15_16_sp4_h_l_3
T_16_16_lc_trk_g2_3
T_16_16_wire_logic_cluster/lc_6/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_17_17_sp4_v_t_46
T_14_21_sp4_h_l_11
T_10_21_sp4_h_l_11
T_11_21_lc_trk_g2_3
T_11_21_wire_logic_cluster/lc_5/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_8_17_sp12_h_l_1
T_11_17_lc_trk_g0_1
T_11_17_wire_logic_cluster/lc_7/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_14_14_sp4_v_t_46
T_15_14_sp4_h_l_4
T_16_14_lc_trk_g3_4
T_16_14_wire_logic_cluster/lc_2/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_38
T_14_20_sp4_v_t_38
T_13_23_lc_trk_g2_6
T_13_23_wire_logic_cluster/lc_5/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_10_17_sp4_h_l_2
T_12_17_lc_trk_g3_7
T_12_17_wire_logic_cluster/lc_1/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_12_17_sp4_h_l_3
T_11_13_sp4_v_t_45
T_11_15_lc_trk_g2_0
T_11_15_wire_logic_cluster/lc_3/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_14_8_sp12_v_t_22
T_15_20_sp12_h_l_1
T_21_20_sp4_h_l_6
T_24_20_sp4_v_t_43
T_24_21_lc_trk_g2_3
T_24_21_wire_logic_cluster/lc_0/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_38
T_14_19_lc_trk_g1_6
T_14_19_wire_logic_cluster/lc_6/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_18_17_sp4_h_l_2
T_21_13_sp4_v_t_45
T_21_9_sp4_v_t_41
T_20_11_lc_trk_g0_4
T_20_11_wire_logic_cluster/lc_7/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_10_17_sp4_h_l_2
T_9_17_lc_trk_g1_2
T_9_17_wire_logic_cluster/lc_4/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_17_17_sp4_v_t_46
T_17_21_sp4_v_t_46
T_17_23_lc_trk_g3_3
T_17_23_wire_logic_cluster/lc_5/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_14_14_sp4_v_t_46
T_11_18_sp4_h_l_4
T_10_18_lc_trk_g0_4
T_10_18_wire_logic_cluster/lc_0/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_17_17_sp4_v_t_46
T_16_19_lc_trk_g2_3
T_16_19_wire_logic_cluster/lc_1/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_16_17_lc_trk_g2_6
T_16_17_wire_logic_cluster/lc_1/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_12_17_sp4_h_l_3
T_11_13_sp4_v_t_45
T_11_15_lc_trk_g2_0
T_11_15_wire_logic_cluster/lc_7/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_18_17_sp4_h_l_2
T_20_17_lc_trk_g2_7
T_20_17_input_2_7
T_20_17_wire_logic_cluster/lc_7/in_2

T_14_17_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_38
T_15_16_sp4_h_l_8
T_17_16_lc_trk_g3_5
T_17_16_wire_logic_cluster/lc_4/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_17_17_sp4_v_t_46
T_16_19_lc_trk_g2_3
T_16_19_wire_logic_cluster/lc_2/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_12_17_sp4_h_l_3
T_15_17_sp4_v_t_38
T_15_21_lc_trk_g0_3
T_15_21_input_2_5
T_15_21_wire_logic_cluster/lc_5/in_2

T_14_17_wire_logic_cluster/lc_3/out
T_14_8_sp12_v_t_22
T_15_20_sp12_h_l_1
T_21_20_sp4_h_l_6
T_24_16_sp4_v_t_37
T_23_17_lc_trk_g2_5
T_23_17_wire_logic_cluster/lc_2/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_14_8_sp12_v_t_22
T_15_20_sp12_h_l_1
T_21_20_sp4_h_l_6
T_24_20_sp4_v_t_43
T_24_22_lc_trk_g3_6
T_24_22_wire_logic_cluster/lc_2/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_38
T_15_16_sp4_h_l_8
T_18_12_sp4_v_t_45
T_18_15_lc_trk_g0_5
T_18_15_input_2_5
T_18_15_wire_logic_cluster/lc_5/in_2

T_14_17_wire_logic_cluster/lc_3/out
T_13_16_lc_trk_g3_3
T_13_16_input_2_6
T_13_16_wire_logic_cluster/lc_6/in_2

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_18_17_sp4_h_l_2
T_21_13_sp4_v_t_45
T_21_9_sp4_v_t_41
T_20_13_lc_trk_g1_4
T_20_13_wire_logic_cluster/lc_7/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_12_17_sp4_h_l_3
T_15_17_sp4_v_t_38
T_15_19_lc_trk_g3_3
T_15_19_wire_logic_cluster/lc_3/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_12_17_sp4_h_l_3
T_11_13_sp4_v_t_45
T_11_15_lc_trk_g2_0
T_11_15_wire_logic_cluster/lc_4/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_18_17_sp4_h_l_2
T_21_13_sp4_v_t_45
T_21_9_sp4_v_t_41
T_20_10_lc_trk_g3_1
T_20_10_wire_logic_cluster/lc_1/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_17_17_sp4_v_t_46
T_17_21_sp4_v_t_46
T_17_22_lc_trk_g2_6
T_17_22_wire_logic_cluster/lc_5/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_10_17_sp4_h_l_2
T_12_17_lc_trk_g3_7
T_12_17_wire_logic_cluster/lc_4/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_12_17_sp4_h_l_3
T_15_17_sp4_v_t_38
T_14_19_lc_trk_g1_3
T_14_19_wire_logic_cluster/lc_7/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_38
T_13_20_lc_trk_g1_3
T_13_20_wire_logic_cluster/lc_2/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_14_14_sp4_v_t_46
T_11_18_sp4_h_l_4
T_7_18_sp4_h_l_7
T_9_18_lc_trk_g2_2
T_9_18_wire_logic_cluster/lc_1/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_14_8_sp12_v_t_22
T_15_20_sp12_h_l_1
T_24_20_lc_trk_g0_5
T_24_20_wire_logic_cluster/lc_2/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_38
T_14_12_sp4_v_t_38
T_13_13_lc_trk_g2_6
T_13_13_wire_logic_cluster/lc_5/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_38
T_11_16_sp4_h_l_9
T_11_16_lc_trk_g0_4
T_11_16_wire_logic_cluster/lc_4/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_17_17_sp4_v_t_46
T_17_19_lc_trk_g2_3
T_17_19_wire_logic_cluster/lc_2/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_12_17_sp4_h_l_3
T_15_17_sp4_v_t_38
T_14_19_lc_trk_g1_3
T_14_19_wire_logic_cluster/lc_3/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_38
T_15_16_sp4_h_l_8
T_17_16_lc_trk_g3_5
T_17_16_wire_logic_cluster/lc_3/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_15_16_lc_trk_g2_3
T_15_16_wire_logic_cluster/lc_6/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_38
T_14_19_lc_trk_g1_6
T_14_19_wire_logic_cluster/lc_0/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_18_17_sp4_h_l_2
T_17_17_lc_trk_g0_2
T_17_17_wire_logic_cluster/lc_5/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_17_17_sp4_v_t_46
T_16_19_lc_trk_g2_3
T_16_19_wire_logic_cluster/lc_4/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_14_17_lc_trk_g1_6
T_14_17_wire_logic_cluster/lc_1/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_14_17_lc_trk_g1_6
T_14_17_wire_logic_cluster/lc_0/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_14_14_sp4_v_t_46
T_11_18_sp4_h_l_4
T_10_18_lc_trk_g0_4
T_10_18_input_2_2
T_10_18_wire_logic_cluster/lc_2/in_2

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_14_17_lc_trk_g1_6
T_14_17_wire_logic_cluster/lc_5/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_18_17_sp4_h_l_2
T_21_17_sp4_v_t_39
T_20_19_lc_trk_g1_2
T_20_19_wire_logic_cluster/lc_2/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_12_17_sp4_h_l_3
T_15_17_sp4_v_t_38
T_15_21_lc_trk_g1_3
T_15_21_wire_logic_cluster/lc_1/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_14_16_lc_trk_g0_3
T_14_16_wire_logic_cluster/lc_0/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_15_14_sp4_v_t_47
T_15_10_sp4_v_t_43
T_15_11_lc_trk_g2_3
T_15_11_wire_logic_cluster/lc_6/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_14_8_sp12_v_t_22
T_15_20_sp12_h_l_1
T_19_20_lc_trk_g1_2
T_19_20_wire_logic_cluster/lc_4/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_12_17_sp4_h_l_3
T_15_17_sp4_v_t_38
T_15_21_lc_trk_g1_3
T_15_21_wire_logic_cluster/lc_0/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_18_17_sp4_h_l_2
T_21_17_sp4_v_t_42
T_21_21_lc_trk_g0_7
T_21_21_wire_logic_cluster/lc_2/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_17_17_sp4_v_t_46
T_16_19_lc_trk_g2_3
T_16_19_wire_logic_cluster/lc_7/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_17_17_sp4_v_t_46
T_16_20_lc_trk_g3_6
T_16_20_wire_logic_cluster/lc_0/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_14_8_sp12_v_t_22
T_14_15_lc_trk_g3_2
T_14_15_wire_logic_cluster/lc_2/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_14_14_sp4_v_t_46
T_15_14_sp4_h_l_4
T_14_14_lc_trk_g0_4
T_14_14_wire_logic_cluster/lc_2/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_38
T_15_20_sp4_h_l_9
T_18_20_sp4_v_t_39
T_18_23_lc_trk_g0_7
T_18_23_wire_logic_cluster/lc_4/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_8_17_sp12_h_l_1
T_19_17_sp12_v_t_22
T_19_22_lc_trk_g3_6
T_19_22_wire_logic_cluster/lc_0/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_15_16_lc_trk_g2_3
T_15_16_wire_logic_cluster/lc_7/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_38
T_13_20_lc_trk_g1_3
T_13_20_wire_logic_cluster/lc_6/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_38
T_15_20_sp4_h_l_9
T_19_20_sp4_h_l_9
T_21_20_lc_trk_g2_4
T_21_20_wire_logic_cluster/lc_4/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_8_17_sp12_h_l_1
T_19_17_sp12_v_t_22
T_19_22_lc_trk_g2_6
T_19_22_wire_logic_cluster/lc_1/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_38
T_15_16_sp4_h_l_8
T_17_16_lc_trk_g3_5
T_17_16_wire_logic_cluster/lc_7/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_16_17_lc_trk_g2_6
T_16_17_wire_logic_cluster/lc_2/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_12_17_sp4_h_l_3
T_15_17_sp4_v_t_38
T_15_19_lc_trk_g3_3
T_15_19_wire_logic_cluster/lc_0/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_18_17_sp4_h_l_2
T_21_17_sp4_v_t_42
T_21_21_lc_trk_g0_7
T_21_21_wire_logic_cluster/lc_3/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_14_16_lc_trk_g0_3
T_14_16_wire_logic_cluster/lc_6/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_38
T_14_19_lc_trk_g1_6
T_14_19_wire_logic_cluster/lc_4/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_38
T_15_16_sp4_h_l_8
T_17_16_lc_trk_g3_5
T_17_16_wire_logic_cluster/lc_6/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_14_14_sp4_v_t_46
T_15_14_sp4_h_l_4
T_17_14_lc_trk_g3_1
T_17_14_wire_logic_cluster/lc_1/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_8_17_sp12_h_l_1
T_19_17_sp12_v_t_22
T_19_21_lc_trk_g2_1
T_19_21_wire_logic_cluster/lc_5/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_14_16_lc_trk_g0_3
T_14_16_wire_logic_cluster/lc_7/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_14_8_sp12_v_t_22
T_15_20_sp12_h_l_1
T_20_20_lc_trk_g0_5
T_20_20_wire_logic_cluster/lc_5/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_13_16_lc_trk_g3_3
T_13_16_wire_logic_cluster/lc_3/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_18_17_sp4_h_l_2
T_20_17_lc_trk_g2_7
T_20_17_wire_logic_cluster/lc_0/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_18_17_sp4_h_l_2
T_19_17_lc_trk_g2_2
T_19_17_wire_logic_cluster/lc_1/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_14_18_lc_trk_g1_3
T_14_18_wire_logic_cluster/lc_3/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_13_16_lc_trk_g3_3
T_13_16_input_2_0
T_13_16_wire_logic_cluster/lc_0/in_2

T_14_17_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_38
T_15_16_sp4_h_l_3
T_18_12_sp4_v_t_38
T_17_15_lc_trk_g2_6
T_17_15_wire_logic_cluster/lc_1/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_8_17_sp12_h_l_1
T_19_17_sp12_v_t_22
T_19_19_lc_trk_g2_5
T_19_19_wire_logic_cluster/lc_2/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_8_17_sp12_h_l_1
T_19_17_sp12_v_t_22
T_19_18_lc_trk_g3_6
T_19_18_wire_logic_cluster/lc_2/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_14_8_sp12_v_t_22
T_15_20_sp12_h_l_1
T_20_20_lc_trk_g0_5
T_20_20_wire_logic_cluster/lc_0/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_18_17_sp4_h_l_2
T_21_17_sp4_v_t_39
T_20_21_lc_trk_g1_2
T_20_21_wire_logic_cluster/lc_2/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_18_17_sp4_h_l_2
T_20_17_lc_trk_g3_7
T_20_17_wire_logic_cluster/lc_1/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_8_17_sp12_h_l_1
T_19_17_sp12_v_t_22
T_19_19_lc_trk_g2_5
T_19_19_wire_logic_cluster/lc_3/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_14_14_sp4_v_t_46
T_15_18_sp4_h_l_5
T_16_18_lc_trk_g2_5
T_16_18_wire_logic_cluster/lc_2/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_14_14_sp4_v_t_46
T_15_18_sp4_h_l_5
T_17_18_lc_trk_g3_0
T_17_18_wire_logic_cluster/lc_2/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_18_17_sp4_h_l_2
T_20_17_lc_trk_g3_7
T_20_17_input_2_2
T_20_17_wire_logic_cluster/lc_2/in_2

T_14_17_wire_logic_cluster/lc_3/out
T_14_8_sp12_v_t_22
T_15_20_sp12_h_l_1
T_20_20_lc_trk_g1_5
T_20_20_wire_logic_cluster/lc_1/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g2_3
T_15_18_wire_logic_cluster/lc_0/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_18_17_sp4_h_l_2
T_21_17_sp4_v_t_42
T_21_21_lc_trk_g0_7
T_21_21_input_2_5
T_21_21_wire_logic_cluster/lc_5/in_2

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_18_17_sp4_h_l_2
T_21_17_sp4_v_t_42
T_21_21_lc_trk_g0_7
T_21_21_wire_logic_cluster/lc_4/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_sp4_h_l_11
T_14_17_lc_trk_g1_6
T_14_17_wire_logic_cluster/lc_3/in_0

End 

Net : n8_adj_1568
T_18_24_wire_logic_cluster/lc_5/out
T_18_25_lc_trk_g0_5
T_18_25_input_2_7
T_18_25_wire_logic_cluster/lc_7/in_2

T_18_24_wire_logic_cluster/lc_5/out
T_18_25_lc_trk_g0_5
T_18_25_input_2_5
T_18_25_wire_logic_cluster/lc_5/in_2

End 

Net : data_index_9_N_212_2
T_18_25_wire_logic_cluster/lc_7/out
T_16_25_sp12_h_l_1
T_25_25_lc_trk_g0_5
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2
T_25_23_upADDR_2
T_25_23_wire_bram/ram/RADDR_2
T_25_21_upADDR_2
T_25_21_wire_bram/ram/RADDR_2
T_25_19_upADDR_2
T_25_19_wire_bram/ram/RADDR_2
T_25_17_upADDR_2
T_25_17_wire_bram/ram/RADDR_2
T_25_15_upADDR_2
T_25_15_wire_bram/ram/RADDR_2
T_25_13_upADDR_2
T_25_13_wire_bram/ram/RADDR_2
T_25_11_upADDR_2
T_25_11_wire_bram/ram/RADDR_2
T_25_9_upADDR_2
T_25_9_wire_bram/ram/RADDR_2
T_25_7_upADDR_2
T_25_7_wire_bram/ram/RADDR_2

T_18_25_wire_logic_cluster/lc_7/out
T_16_25_sp12_h_l_1
T_25_25_lc_trk_g0_5
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2
T_25_23_upADDR_2
T_25_23_wire_bram/ram/RADDR_2
T_25_21_upADDR_2
T_25_21_wire_bram/ram/RADDR_2
T_25_19_upADDR_2
T_25_19_wire_bram/ram/RADDR_2
T_25_17_upADDR_2
T_25_17_wire_bram/ram/RADDR_2
T_25_15_upADDR_2
T_25_15_wire_bram/ram/RADDR_2
T_25_13_upADDR_2
T_25_13_wire_bram/ram/RADDR_2
T_25_11_upADDR_2
T_25_11_wire_bram/ram/RADDR_2
T_25_9_upADDR_2
T_25_9_wire_bram/ram/RADDR_2

T_18_25_wire_logic_cluster/lc_7/out
T_16_25_sp12_h_l_1
T_25_25_lc_trk_g0_5
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2
T_25_23_upADDR_2
T_25_23_wire_bram/ram/RADDR_2
T_25_21_upADDR_2
T_25_21_wire_bram/ram/RADDR_2
T_25_19_upADDR_2
T_25_19_wire_bram/ram/RADDR_2
T_25_17_upADDR_2
T_25_17_wire_bram/ram/RADDR_2
T_25_15_upADDR_2
T_25_15_wire_bram/ram/RADDR_2
T_25_13_upADDR_2
T_25_13_wire_bram/ram/RADDR_2
T_25_11_upADDR_2
T_25_11_wire_bram/ram/RADDR_2

T_18_25_wire_logic_cluster/lc_7/out
T_8_25_sp12_h_l_1
T_19_13_sp12_v_t_22
T_8_13_sp12_h_l_1
T_8_13_lc_trk_g1_2
T_8_13_input0_5
T_8_13_wire_bram/ram/RADDR_2
T_8_11_upADDR_2
T_8_11_wire_bram/ram/RADDR_2

T_18_25_wire_logic_cluster/lc_7/out
T_16_25_sp12_h_l_1
T_25_25_lc_trk_g0_5
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2
T_25_23_upADDR_2
T_25_23_wire_bram/ram/RADDR_2
T_25_21_upADDR_2
T_25_21_wire_bram/ram/RADDR_2
T_25_19_upADDR_2
T_25_19_wire_bram/ram/RADDR_2
T_25_17_upADDR_2
T_25_17_wire_bram/ram/RADDR_2
T_25_15_upADDR_2
T_25_15_wire_bram/ram/RADDR_2
T_25_13_upADDR_2
T_25_13_wire_bram/ram/RADDR_2

T_18_25_wire_logic_cluster/lc_7/out
T_8_25_sp12_h_l_1
T_19_13_sp12_v_t_22
T_8_13_sp12_h_l_1
T_8_13_lc_trk_g1_2
T_8_13_input0_5
T_8_13_wire_bram/ram/RADDR_2

T_18_25_wire_logic_cluster/lc_7/out
T_16_25_sp12_h_l_1
T_25_25_lc_trk_g0_5
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2
T_25_23_upADDR_2
T_25_23_wire_bram/ram/RADDR_2
T_25_21_upADDR_2
T_25_21_wire_bram/ram/RADDR_2
T_25_19_upADDR_2
T_25_19_wire_bram/ram/RADDR_2
T_25_17_upADDR_2
T_25_17_wire_bram/ram/RADDR_2
T_25_15_upADDR_2
T_25_15_wire_bram/ram/RADDR_2

T_18_25_wire_logic_cluster/lc_7/out
T_16_25_sp12_h_l_1
T_25_25_lc_trk_g0_5
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2
T_25_23_upADDR_2
T_25_23_wire_bram/ram/RADDR_2
T_25_21_upADDR_2
T_25_21_wire_bram/ram/RADDR_2
T_25_19_upADDR_2
T_25_19_wire_bram/ram/RADDR_2
T_25_17_upADDR_2
T_25_17_wire_bram/ram/RADDR_2

T_18_25_wire_logic_cluster/lc_7/out
T_16_25_sp12_h_l_1
T_25_25_lc_trk_g0_5
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2
T_25_23_upADDR_2
T_25_23_wire_bram/ram/RADDR_2
T_25_21_upADDR_2
T_25_21_wire_bram/ram/RADDR_2
T_25_19_upADDR_2
T_25_19_wire_bram/ram/RADDR_2

T_18_25_wire_logic_cluster/lc_7/out
T_16_25_sp12_h_l_1
T_25_25_lc_trk_g0_5
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2
T_25_23_upADDR_2
T_25_23_wire_bram/ram/RADDR_2
T_25_21_upADDR_2
T_25_21_wire_bram/ram/RADDR_2

T_18_25_wire_logic_cluster/lc_7/out
T_16_25_sp12_h_l_1
T_25_25_lc_trk_g0_5
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2
T_25_23_upADDR_2
T_25_23_wire_bram/ram/RADDR_2

T_18_25_wire_logic_cluster/lc_7/out
T_16_25_sp12_h_l_1
T_25_25_lc_trk_g0_5
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2

End 

Net : n7_adj_1567
T_18_21_wire_logic_cluster/lc_2/out
T_18_19_sp12_v_t_23
T_18_25_lc_trk_g2_4
T_18_25_wire_logic_cluster/lc_7/in_3

T_18_21_wire_logic_cluster/lc_2/out
T_18_19_sp12_v_t_23
T_18_25_lc_trk_g2_4
T_18_25_wire_logic_cluster/lc_5/in_3

End 

Net : n19805
T_18_21_wire_logic_cluster/lc_1/cout
T_18_21_wire_logic_cluster/lc_2/in_3

Net : buf_data_iac_19
T_25_15_wire_bram/ram/RDATA_13
T_25_14_sp4_v_t_36
T_22_18_sp4_h_l_1
T_21_18_sp4_v_t_42
T_21_20_lc_trk_g3_7
T_21_20_wire_logic_cluster/lc_3/in_1

End 

Net : n21543
T_21_20_wire_logic_cluster/lc_3/out
T_21_20_sp4_h_l_11
T_17_20_sp4_h_l_11
T_13_20_sp4_h_l_2
T_13_20_lc_trk_g0_7
T_13_20_wire_logic_cluster/lc_3/in_0

End 

Net : n8_adj_1556
T_18_24_wire_logic_cluster/lc_4/out
T_19_25_lc_trk_g2_4
T_19_25_wire_logic_cluster/lc_0/in_0

T_18_24_wire_logic_cluster/lc_4/out
T_18_22_sp4_v_t_37
T_18_23_lc_trk_g3_5
T_18_23_input_2_6
T_18_23_wire_logic_cluster/lc_6/in_2

End 

Net : n19188_cascade_
T_21_15_wire_logic_cluster/lc_6/ltout
T_21_15_wire_logic_cluster/lc_7/in_2

End 

Net : n14993
T_20_13_wire_logic_cluster/lc_2/out
T_20_13_sp4_h_l_9
T_22_13_lc_trk_g2_4
T_22_13_wire_logic_cluster/lc_5/s_r

T_20_13_wire_logic_cluster/lc_2/out
T_20_13_sp4_h_l_9
T_22_13_lc_trk_g2_4
T_22_13_wire_logic_cluster/lc_5/s_r

T_20_13_wire_logic_cluster/lc_2/out
T_20_13_sp4_h_l_9
T_22_13_lc_trk_g2_4
T_22_13_wire_logic_cluster/lc_5/s_r

T_20_13_wire_logic_cluster/lc_2/out
T_20_13_sp4_h_l_9
T_22_13_lc_trk_g2_4
T_22_13_wire_logic_cluster/lc_5/s_r

T_20_13_wire_logic_cluster/lc_2/out
T_20_13_sp4_h_l_9
T_22_13_lc_trk_g2_4
T_22_13_wire_logic_cluster/lc_5/s_r

T_20_13_wire_logic_cluster/lc_2/out
T_20_13_sp4_h_l_9
T_22_13_lc_trk_g2_4
T_22_13_wire_logic_cluster/lc_5/s_r

T_20_13_wire_logic_cluster/lc_2/out
T_20_13_sp4_h_l_9
T_22_13_lc_trk_g2_4
T_22_13_wire_logic_cluster/lc_5/s_r

T_20_13_wire_logic_cluster/lc_2/out
T_20_13_sp4_h_l_9
T_22_13_lc_trk_g2_4
T_22_13_wire_logic_cluster/lc_5/s_r

End 

Net : n12431
T_21_15_wire_logic_cluster/lc_7/out
T_21_12_sp4_v_t_38
T_20_13_lc_trk_g2_6
T_20_13_wire_logic_cluster/lc_2/in_0

T_21_15_wire_logic_cluster/lc_7/out
T_21_13_sp4_v_t_43
T_22_13_sp4_h_l_6
T_22_13_lc_trk_g1_3
T_22_13_wire_logic_cluster/lc_1/cen

T_21_15_wire_logic_cluster/lc_7/out
T_21_13_sp4_v_t_43
T_22_13_sp4_h_l_6
T_22_13_lc_trk_g1_3
T_22_13_wire_logic_cluster/lc_1/cen

T_21_15_wire_logic_cluster/lc_7/out
T_21_13_sp4_v_t_43
T_22_13_sp4_h_l_6
T_22_13_lc_trk_g1_3
T_22_13_wire_logic_cluster/lc_1/cen

T_21_15_wire_logic_cluster/lc_7/out
T_21_13_sp4_v_t_43
T_22_13_sp4_h_l_6
T_22_13_lc_trk_g1_3
T_22_13_wire_logic_cluster/lc_1/cen

T_21_15_wire_logic_cluster/lc_7/out
T_21_13_sp4_v_t_43
T_22_13_sp4_h_l_6
T_22_13_lc_trk_g1_3
T_22_13_wire_logic_cluster/lc_1/cen

T_21_15_wire_logic_cluster/lc_7/out
T_21_13_sp4_v_t_43
T_22_13_sp4_h_l_6
T_22_13_lc_trk_g1_3
T_22_13_wire_logic_cluster/lc_1/cen

T_21_15_wire_logic_cluster/lc_7/out
T_21_13_sp4_v_t_43
T_22_13_sp4_h_l_6
T_22_13_lc_trk_g1_3
T_22_13_wire_logic_cluster/lc_1/cen

T_21_15_wire_logic_cluster/lc_7/out
T_21_13_sp4_v_t_43
T_22_13_sp4_h_l_6
T_22_13_lc_trk_g1_3
T_22_13_wire_logic_cluster/lc_1/cen

End 

Net : n19767
T_16_24_wire_logic_cluster/lc_2/cout
T_16_24_wire_logic_cluster/lc_3/in_3

Net : n7_adj_1569
T_18_21_wire_logic_cluster/lc_1/out
T_18_18_sp12_v_t_22
T_18_25_lc_trk_g3_2
T_18_25_wire_logic_cluster/lc_4/in_3

T_18_21_wire_logic_cluster/lc_1/out
T_18_18_sp12_v_t_22
T_18_24_lc_trk_g3_5
T_18_24_wire_logic_cluster/lc_3/in_3

End 

Net : data_index_9_N_212_1
T_18_25_wire_logic_cluster/lc_4/out
T_19_25_sp12_h_l_0
T_25_25_lc_trk_g1_7
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1
T_25_23_upADDR_1
T_25_23_wire_bram/ram/RADDR_1
T_25_21_upADDR_1
T_25_21_wire_bram/ram/RADDR_1
T_25_19_upADDR_1
T_25_19_wire_bram/ram/RADDR_1
T_25_17_upADDR_1
T_25_17_wire_bram/ram/RADDR_1
T_25_15_upADDR_1
T_25_15_wire_bram/ram/RADDR_1
T_25_13_upADDR_1
T_25_13_wire_bram/ram/RADDR_1
T_25_11_upADDR_1
T_25_11_wire_bram/ram/RADDR_1
T_25_9_upADDR_1
T_25_9_wire_bram/ram/RADDR_1
T_25_7_upADDR_1
T_25_7_wire_bram/ram/RADDR_1

T_18_25_wire_logic_cluster/lc_4/out
T_19_25_sp12_h_l_0
T_25_25_lc_trk_g1_7
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1
T_25_23_upADDR_1
T_25_23_wire_bram/ram/RADDR_1
T_25_21_upADDR_1
T_25_21_wire_bram/ram/RADDR_1
T_25_19_upADDR_1
T_25_19_wire_bram/ram/RADDR_1
T_25_17_upADDR_1
T_25_17_wire_bram/ram/RADDR_1
T_25_15_upADDR_1
T_25_15_wire_bram/ram/RADDR_1
T_25_13_upADDR_1
T_25_13_wire_bram/ram/RADDR_1
T_25_11_upADDR_1
T_25_11_wire_bram/ram/RADDR_1
T_25_9_upADDR_1
T_25_9_wire_bram/ram/RADDR_1

T_18_25_wire_logic_cluster/lc_4/out
T_19_25_sp12_h_l_0
T_25_25_lc_trk_g1_7
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1
T_25_23_upADDR_1
T_25_23_wire_bram/ram/RADDR_1
T_25_21_upADDR_1
T_25_21_wire_bram/ram/RADDR_1
T_25_19_upADDR_1
T_25_19_wire_bram/ram/RADDR_1
T_25_17_upADDR_1
T_25_17_wire_bram/ram/RADDR_1
T_25_15_upADDR_1
T_25_15_wire_bram/ram/RADDR_1
T_25_13_upADDR_1
T_25_13_wire_bram/ram/RADDR_1
T_25_11_upADDR_1
T_25_11_wire_bram/ram/RADDR_1

T_18_25_wire_logic_cluster/lc_4/out
T_11_25_sp12_h_l_0
T_10_13_sp12_v_t_23
T_0_13_span12_horz_4
T_8_13_lc_trk_g0_4
T_8_13_input0_6
T_8_13_wire_bram/ram/RADDR_1
T_8_11_upADDR_1
T_8_11_wire_bram/ram/RADDR_1

T_18_25_wire_logic_cluster/lc_4/out
T_19_25_sp12_h_l_0
T_25_25_lc_trk_g1_7
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1
T_25_23_upADDR_1
T_25_23_wire_bram/ram/RADDR_1
T_25_21_upADDR_1
T_25_21_wire_bram/ram/RADDR_1
T_25_19_upADDR_1
T_25_19_wire_bram/ram/RADDR_1
T_25_17_upADDR_1
T_25_17_wire_bram/ram/RADDR_1
T_25_15_upADDR_1
T_25_15_wire_bram/ram/RADDR_1
T_25_13_upADDR_1
T_25_13_wire_bram/ram/RADDR_1

T_18_25_wire_logic_cluster/lc_4/out
T_11_25_sp12_h_l_0
T_10_13_sp12_v_t_23
T_0_13_span12_horz_4
T_8_13_lc_trk_g0_4
T_8_13_input0_6
T_8_13_wire_bram/ram/RADDR_1

T_18_25_wire_logic_cluster/lc_4/out
T_19_25_sp12_h_l_0
T_25_25_lc_trk_g1_7
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1
T_25_23_upADDR_1
T_25_23_wire_bram/ram/RADDR_1
T_25_21_upADDR_1
T_25_21_wire_bram/ram/RADDR_1
T_25_19_upADDR_1
T_25_19_wire_bram/ram/RADDR_1
T_25_17_upADDR_1
T_25_17_wire_bram/ram/RADDR_1
T_25_15_upADDR_1
T_25_15_wire_bram/ram/RADDR_1

T_18_25_wire_logic_cluster/lc_4/out
T_19_25_sp12_h_l_0
T_25_25_lc_trk_g1_7
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1
T_25_23_upADDR_1
T_25_23_wire_bram/ram/RADDR_1
T_25_21_upADDR_1
T_25_21_wire_bram/ram/RADDR_1
T_25_19_upADDR_1
T_25_19_wire_bram/ram/RADDR_1
T_25_17_upADDR_1
T_25_17_wire_bram/ram/RADDR_1

T_18_25_wire_logic_cluster/lc_4/out
T_19_25_sp12_h_l_0
T_25_25_lc_trk_g1_7
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1
T_25_23_upADDR_1
T_25_23_wire_bram/ram/RADDR_1
T_25_21_upADDR_1
T_25_21_wire_bram/ram/RADDR_1
T_25_19_upADDR_1
T_25_19_wire_bram/ram/RADDR_1

T_18_25_wire_logic_cluster/lc_4/out
T_19_25_sp12_h_l_0
T_25_25_lc_trk_g1_7
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1
T_25_23_upADDR_1
T_25_23_wire_bram/ram/RADDR_1
T_25_21_upADDR_1
T_25_21_wire_bram/ram/RADDR_1

T_18_25_wire_logic_cluster/lc_4/out
T_19_25_sp12_h_l_0
T_25_25_lc_trk_g1_7
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1
T_25_23_upADDR_1
T_25_23_wire_bram/ram/RADDR_1

T_18_25_wire_logic_cluster/lc_4/out
T_19_25_sp12_h_l_0
T_25_25_lc_trk_g1_7
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1

End 

Net : n19804
T_18_21_wire_logic_cluster/lc_0/cout
T_18_21_wire_logic_cluster/lc_1/in_3

Net : n8_adj_1540_cascade_
T_19_21_wire_logic_cluster/lc_1/ltout
T_19_21_wire_logic_cluster/lc_2/in_2

End 

Net : data_index_9_N_212_0
T_19_21_wire_logic_cluster/lc_2/out
T_20_21_sp4_h_l_4
T_23_21_sp4_v_t_41
T_24_25_sp4_h_l_4
T_25_25_lc_trk_g3_4
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0
T_25_23_upADDR_0
T_25_23_wire_bram/ram/RADDR_0
T_25_21_upADDR_0
T_25_21_wire_bram/ram/RADDR_0
T_25_19_upADDR_0
T_25_19_wire_bram/ram/RADDR_0
T_25_17_upADDR_0
T_25_17_wire_bram/ram/RADDR_0
T_25_15_upADDR_0
T_25_15_wire_bram/ram/RADDR_0
T_25_13_upADDR_0
T_25_13_wire_bram/ram/RADDR_0
T_25_11_upADDR_0
T_25_11_wire_bram/ram/RADDR_0
T_25_9_upADDR_0
T_25_9_wire_bram/ram/RADDR_0
T_25_7_upADDR_0
T_25_7_wire_bram/ram/RADDR_0

T_19_21_wire_logic_cluster/lc_2/out
T_20_21_sp4_h_l_4
T_23_21_sp4_v_t_41
T_24_25_sp4_h_l_4
T_25_25_lc_trk_g3_4
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0
T_25_23_upADDR_0
T_25_23_wire_bram/ram/RADDR_0
T_25_21_upADDR_0
T_25_21_wire_bram/ram/RADDR_0
T_25_19_upADDR_0
T_25_19_wire_bram/ram/RADDR_0
T_25_17_upADDR_0
T_25_17_wire_bram/ram/RADDR_0
T_25_15_upADDR_0
T_25_15_wire_bram/ram/RADDR_0
T_25_13_upADDR_0
T_25_13_wire_bram/ram/RADDR_0
T_25_11_upADDR_0
T_25_11_wire_bram/ram/RADDR_0
T_25_9_upADDR_0
T_25_9_wire_bram/ram/RADDR_0

T_19_21_wire_logic_cluster/lc_2/out
T_20_21_sp4_h_l_4
T_23_21_sp4_v_t_41
T_24_25_sp4_h_l_4
T_25_25_lc_trk_g3_4
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0
T_25_23_upADDR_0
T_25_23_wire_bram/ram/RADDR_0
T_25_21_upADDR_0
T_25_21_wire_bram/ram/RADDR_0
T_25_19_upADDR_0
T_25_19_wire_bram/ram/RADDR_0
T_25_17_upADDR_0
T_25_17_wire_bram/ram/RADDR_0
T_25_15_upADDR_0
T_25_15_wire_bram/ram/RADDR_0
T_25_13_upADDR_0
T_25_13_wire_bram/ram/RADDR_0
T_25_11_upADDR_0
T_25_11_wire_bram/ram/RADDR_0

T_19_21_wire_logic_cluster/lc_2/out
T_20_21_sp4_h_l_4
T_23_21_sp4_v_t_41
T_24_25_sp4_h_l_4
T_25_25_lc_trk_g3_4
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0
T_25_23_upADDR_0
T_25_23_wire_bram/ram/RADDR_0
T_25_21_upADDR_0
T_25_21_wire_bram/ram/RADDR_0
T_25_19_upADDR_0
T_25_19_wire_bram/ram/RADDR_0
T_25_17_upADDR_0
T_25_17_wire_bram/ram/RADDR_0
T_25_15_upADDR_0
T_25_15_wire_bram/ram/RADDR_0
T_25_13_upADDR_0
T_25_13_wire_bram/ram/RADDR_0

T_19_21_wire_logic_cluster/lc_2/out
T_20_21_sp4_h_l_4
T_23_21_sp4_v_t_41
T_24_25_sp4_h_l_4
T_25_25_lc_trk_g3_4
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0
T_25_23_upADDR_0
T_25_23_wire_bram/ram/RADDR_0
T_25_21_upADDR_0
T_25_21_wire_bram/ram/RADDR_0
T_25_19_upADDR_0
T_25_19_wire_bram/ram/RADDR_0
T_25_17_upADDR_0
T_25_17_wire_bram/ram/RADDR_0
T_25_15_upADDR_0
T_25_15_wire_bram/ram/RADDR_0

T_19_21_wire_logic_cluster/lc_2/out
T_19_17_sp4_v_t_41
T_16_17_sp4_h_l_4
T_12_17_sp4_h_l_0
T_11_13_sp4_v_t_40
T_8_13_sp4_h_l_5
T_8_13_lc_trk_g1_0
T_8_13_input0_7
T_8_13_wire_bram/ram/RADDR_0
T_8_11_upADDR_0
T_8_11_wire_bram/ram/RADDR_0

T_19_21_wire_logic_cluster/lc_2/out
T_20_21_sp4_h_l_4
T_23_21_sp4_v_t_41
T_24_25_sp4_h_l_4
T_25_25_lc_trk_g3_4
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0
T_25_23_upADDR_0
T_25_23_wire_bram/ram/RADDR_0
T_25_21_upADDR_0
T_25_21_wire_bram/ram/RADDR_0
T_25_19_upADDR_0
T_25_19_wire_bram/ram/RADDR_0
T_25_17_upADDR_0
T_25_17_wire_bram/ram/RADDR_0

T_19_21_wire_logic_cluster/lc_2/out
T_19_17_sp4_v_t_41
T_16_17_sp4_h_l_4
T_12_17_sp4_h_l_0
T_11_13_sp4_v_t_40
T_8_13_sp4_h_l_5
T_8_13_lc_trk_g1_0
T_8_13_input0_7
T_8_13_wire_bram/ram/RADDR_0

T_19_21_wire_logic_cluster/lc_2/out
T_20_21_sp4_h_l_4
T_23_21_sp4_v_t_41
T_24_25_sp4_h_l_4
T_25_25_lc_trk_g3_4
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0
T_25_23_upADDR_0
T_25_23_wire_bram/ram/RADDR_0
T_25_21_upADDR_0
T_25_21_wire_bram/ram/RADDR_0
T_25_19_upADDR_0
T_25_19_wire_bram/ram/RADDR_0

T_19_21_wire_logic_cluster/lc_2/out
T_20_21_sp4_h_l_4
T_23_21_sp4_v_t_41
T_24_25_sp4_h_l_4
T_25_25_lc_trk_g3_4
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0
T_25_23_upADDR_0
T_25_23_wire_bram/ram/RADDR_0
T_25_21_upADDR_0
T_25_21_wire_bram/ram/RADDR_0

T_19_21_wire_logic_cluster/lc_2/out
T_20_21_sp4_h_l_4
T_23_21_sp4_v_t_41
T_24_25_sp4_h_l_4
T_25_25_lc_trk_g3_4
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0
T_25_23_upADDR_0
T_25_23_wire_bram/ram/RADDR_0

T_19_21_wire_logic_cluster/lc_2/out
T_20_21_sp4_h_l_4
T_23_21_sp4_v_t_41
T_24_25_sp4_h_l_4
T_25_25_lc_trk_g3_4
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0

End 

Net : n24_adj_1593
T_15_22_wire_logic_cluster/lc_0/out
T_16_21_lc_trk_g3_0
T_16_21_wire_logic_cluster/lc_5/in_0

End 

Net : acadc_skipCount_15
T_14_22_wire_logic_cluster/lc_6/out
T_15_22_lc_trk_g1_6
T_15_22_wire_logic_cluster/lc_0/in_1

T_14_22_wire_logic_cluster/lc_6/out
T_14_16_sp12_v_t_23
T_14_14_sp4_v_t_47
T_14_15_lc_trk_g2_7
T_14_15_wire_logic_cluster/lc_0/in_3

T_14_22_wire_logic_cluster/lc_6/out
T_14_16_sp12_v_t_23
T_14_22_lc_trk_g2_4
T_14_22_input_2_6
T_14_22_wire_logic_cluster/lc_6/in_2

End 

Net : n8_adj_1562
T_16_22_wire_logic_cluster/lc_5/out
T_17_21_lc_trk_g2_5
T_17_21_wire_logic_cluster/lc_0/in_3

T_16_22_wire_logic_cluster/lc_5/out
T_15_21_lc_trk_g3_5
T_15_21_wire_logic_cluster/lc_6/in_0

End 

Net : n19766
T_16_24_wire_logic_cluster/lc_1/cout
T_16_24_wire_logic_cluster/lc_2/in_3

Net : n12107
T_18_18_wire_logic_cluster/lc_6/out
T_18_17_sp4_v_t_44
T_15_17_sp4_h_l_3
T_11_17_sp4_h_l_6
T_10_17_sp4_v_t_43
T_10_20_lc_trk_g1_3
T_10_20_wire_logic_cluster/lc_1/in_1

T_18_18_wire_logic_cluster/lc_6/out
T_18_17_sp4_v_t_44
T_15_17_sp4_h_l_3
T_11_17_sp4_h_l_6
T_12_17_lc_trk_g2_6
T_12_17_wire_logic_cluster/lc_7/in_1

T_18_18_wire_logic_cluster/lc_6/out
T_18_17_sp4_v_t_44
T_15_17_sp4_h_l_3
T_16_17_lc_trk_g3_3
T_16_17_wire_logic_cluster/lc_3/in_1

T_18_18_wire_logic_cluster/lc_6/out
T_18_17_sp4_v_t_44
T_15_17_sp4_h_l_3
T_16_17_lc_trk_g3_3
T_16_17_wire_logic_cluster/lc_5/in_3

T_18_18_wire_logic_cluster/lc_6/out
T_18_17_sp4_v_t_44
T_15_17_sp4_h_l_9
T_14_17_lc_trk_g1_1
T_14_17_wire_logic_cluster/lc_3/in_3

T_18_18_wire_logic_cluster/lc_6/out
T_9_18_sp12_h_l_0
T_11_18_lc_trk_g1_7
T_11_18_wire_logic_cluster/lc_3/in_1

T_18_18_wire_logic_cluster/lc_6/out
T_17_17_lc_trk_g3_6
T_17_17_wire_logic_cluster/lc_7/in_0

T_18_18_wire_logic_cluster/lc_6/out
T_17_17_lc_trk_g3_6
T_17_17_wire_logic_cluster/lc_2/in_1

End 

Net : n7_cascade_
T_18_18_wire_logic_cluster/lc_5/ltout
T_18_18_wire_logic_cluster/lc_6/in_2

End 

Net : n11_cascade_
T_14_21_wire_logic_cluster/lc_2/ltout
T_14_21_wire_logic_cluster/lc_3/in_2

End 

Net : n11908
T_14_21_wire_logic_cluster/lc_3/out
T_14_21_lc_trk_g1_3
T_14_21_wire_logic_cluster/lc_0/cen

T_14_21_wire_logic_cluster/lc_3/out
T_15_20_lc_trk_g3_3
T_15_20_wire_logic_cluster/lc_1/cen

T_14_21_wire_logic_cluster/lc_3/out
T_15_20_lc_trk_g3_3
T_15_20_wire_logic_cluster/lc_1/cen

End 

Net : n17728
T_13_20_wire_logic_cluster/lc_0/out
T_14_21_lc_trk_g3_0
T_14_21_wire_logic_cluster/lc_2/in_3

T_13_20_wire_logic_cluster/lc_0/out
T_14_20_lc_trk_g0_0
T_14_20_wire_logic_cluster/lc_5/in_1

End 

Net : acadc_skipCount_9
T_14_22_wire_logic_cluster/lc_2/out
T_15_22_lc_trk_g1_2
T_15_22_wire_logic_cluster/lc_0/in_3

T_14_22_wire_logic_cluster/lc_2/out
T_9_22_sp12_h_l_0
T_20_10_sp12_v_t_23
T_20_17_lc_trk_g2_3
T_20_17_wire_logic_cluster/lc_3/in_0

T_14_22_wire_logic_cluster/lc_2/out
T_14_22_lc_trk_g3_2
T_14_22_wire_logic_cluster/lc_2/in_3

End 

Net : acadc_skipCount_13
T_16_22_wire_logic_cluster/lc_4/out
T_16_22_lc_trk_g0_4
T_16_22_wire_logic_cluster/lc_1/in_3

T_16_22_wire_logic_cluster/lc_4/out
T_16_14_sp12_v_t_23
T_5_14_sp12_h_l_0
T_14_14_lc_trk_g1_4
T_14_14_wire_logic_cluster/lc_2/in_3

T_16_22_wire_logic_cluster/lc_4/out
T_16_22_lc_trk_g0_4
T_16_22_wire_logic_cluster/lc_4/in_0

End 

Net : n14_adj_1538_cascade_
T_16_22_wire_logic_cluster/lc_1/ltout
T_16_22_wire_logic_cluster/lc_2/in_2

End 

Net : n7_adj_1539
T_18_21_wire_logic_cluster/lc_0/out
T_19_21_lc_trk_g1_0
T_19_21_wire_logic_cluster/lc_2/in_1

T_18_21_wire_logic_cluster/lc_0/out
T_19_21_lc_trk_g1_0
T_19_21_wire_logic_cluster/lc_0/in_1

End 

Net : req_data_cnt_0
T_15_19_wire_logic_cluster/lc_7/out
T_16_19_lc_trk_g0_7
T_16_19_input_2_5
T_16_19_wire_logic_cluster/lc_5/in_2

T_15_19_wire_logic_cluster/lc_7/out
T_15_16_sp4_v_t_38
T_16_20_sp4_h_l_9
T_20_20_sp4_h_l_9
T_20_20_lc_trk_g0_4
T_20_20_wire_logic_cluster/lc_7/in_3

T_15_19_wire_logic_cluster/lc_7/out
T_15_19_lc_trk_g1_7
T_15_19_wire_logic_cluster/lc_7/in_3

End 

Net : n17_cascade_
T_16_19_wire_logic_cluster/lc_5/ltout
T_16_19_wire_logic_cluster/lc_6/in_2

End 

Net : n8_adj_1564_cascade_
T_17_22_wire_logic_cluster/lc_2/ltout
T_17_22_wire_logic_cluster/lc_3/in_2

End 

Net : n22401
T_14_19_wire_logic_cluster/lc_5/out
T_15_15_sp4_v_t_46
T_15_17_lc_trk_g3_3
T_15_17_wire_logic_cluster/lc_1/in_3

End 

Net : n22404
T_15_17_wire_logic_cluster/lc_1/out
T_16_17_sp4_h_l_2
T_18_17_lc_trk_g2_7
T_18_17_wire_logic_cluster/lc_0/in_3

End 

Net : n21324_cascade_
T_14_19_wire_logic_cluster/lc_4/ltout
T_14_19_wire_logic_cluster/lc_5/in_2

End 

Net : n26_adj_1659_cascade_
T_14_19_wire_logic_cluster/lc_3/ltout
T_14_19_wire_logic_cluster/lc_4/in_2

End 

Net : eis_end
T_14_20_wire_logic_cluster/lc_7/out
T_14_19_lc_trk_g1_7
T_14_19_wire_logic_cluster/lc_3/in_3

T_14_20_wire_logic_cluster/lc_7/out
T_14_20_lc_trk_g2_7
T_14_20_wire_logic_cluster/lc_7/in_0

End 

Net : comm_state_2
T_18_18_wire_logic_cluster/lc_1/out
T_18_16_sp4_v_t_47
T_17_20_lc_trk_g2_2
T_17_20_wire_logic_cluster/lc_4/in_0

T_18_18_wire_logic_cluster/lc_1/out
T_19_15_sp4_v_t_43
T_19_16_lc_trk_g3_3
T_19_16_wire_logic_cluster/lc_6/in_0

T_18_18_wire_logic_cluster/lc_1/out
T_19_15_sp4_v_t_43
T_19_19_sp4_v_t_39
T_20_23_sp4_h_l_2
T_23_19_sp4_v_t_39
T_23_21_lc_trk_g3_2
T_23_21_wire_logic_cluster/lc_5/in_0

T_18_18_wire_logic_cluster/lc_1/out
T_19_15_sp4_v_t_43
T_20_15_sp4_h_l_6
T_23_11_sp4_v_t_43
T_22_12_lc_trk_g3_3
T_22_12_wire_logic_cluster/lc_5/in_1

T_18_18_wire_logic_cluster/lc_1/out
T_19_15_sp4_v_t_43
T_19_19_sp4_v_t_39
T_19_22_lc_trk_g0_7
T_19_22_wire_logic_cluster/lc_4/in_1

T_18_18_wire_logic_cluster/lc_1/out
T_18_18_lc_trk_g0_1
T_18_18_wire_logic_cluster/lc_7/in_0

T_18_18_wire_logic_cluster/lc_1/out
T_18_16_sp4_v_t_47
T_18_12_sp4_v_t_47
T_19_12_sp4_h_l_10
T_20_12_lc_trk_g3_2
T_20_12_wire_logic_cluster/lc_7/in_0

T_18_18_wire_logic_cluster/lc_1/out
T_19_18_sp4_h_l_2
T_22_14_sp4_v_t_39
T_22_16_lc_trk_g2_2
T_22_16_wire_logic_cluster/lc_7/in_1

T_18_18_wire_logic_cluster/lc_1/out
T_19_18_sp4_h_l_2
T_20_18_lc_trk_g2_2
T_20_18_input_2_2
T_20_18_wire_logic_cluster/lc_2/in_2

T_18_18_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g3_1
T_17_17_wire_logic_cluster/lc_6/in_0

T_18_18_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g3_1
T_17_17_input_2_0
T_17_17_wire_logic_cluster/lc_0/in_2

T_18_18_wire_logic_cluster/lc_1/out
T_19_15_sp4_v_t_43
T_19_19_sp4_v_t_39
T_20_23_sp4_h_l_2
T_23_19_sp4_v_t_39
T_23_20_lc_trk_g3_7
T_23_20_input_2_4
T_23_20_wire_logic_cluster/lc_4/in_2

T_18_18_wire_logic_cluster/lc_1/out
T_18_14_sp4_v_t_39
T_15_14_sp4_h_l_2
T_11_14_sp4_h_l_10
T_7_14_sp4_h_l_6
T_7_14_lc_trk_g0_3
T_7_14_wire_logic_cluster/lc_6/in_1

T_18_18_wire_logic_cluster/lc_1/out
T_18_16_sp4_v_t_47
T_18_12_sp4_v_t_47
T_19_12_sp4_h_l_10
T_20_12_lc_trk_g3_2
T_20_12_wire_logic_cluster/lc_3/in_0

T_18_18_wire_logic_cluster/lc_1/out
T_19_18_sp4_h_l_2
T_22_14_sp4_v_t_39
T_22_16_lc_trk_g2_2
T_22_16_wire_logic_cluster/lc_3/in_3

T_18_18_wire_logic_cluster/lc_1/out
T_17_18_sp4_h_l_10
T_13_18_sp4_h_l_6
T_12_14_sp4_v_t_46
T_11_17_lc_trk_g3_6
T_11_17_wire_logic_cluster/lc_0/in_1

T_18_18_wire_logic_cluster/lc_1/out
T_18_15_sp12_v_t_22
T_7_15_sp12_h_l_1
T_6_15_lc_trk_g1_1
T_6_15_wire_logic_cluster/lc_7/in_1

T_18_18_wire_logic_cluster/lc_1/out
T_18_16_sp4_v_t_47
T_18_12_sp4_v_t_47
T_19_12_sp4_h_l_10
T_20_12_lc_trk_g3_2
T_20_12_wire_logic_cluster/lc_5/in_0

T_18_18_wire_logic_cluster/lc_1/out
T_19_18_sp4_h_l_2
T_22_18_sp4_v_t_39
T_21_22_lc_trk_g1_2
T_21_22_wire_logic_cluster/lc_7/in_0

T_18_18_wire_logic_cluster/lc_1/out
T_19_18_sp4_h_l_2
T_22_18_sp4_v_t_39
T_22_14_sp4_v_t_47
T_23_14_sp4_h_l_3
T_22_14_lc_trk_g1_3
T_22_14_wire_logic_cluster/lc_0/in_0

T_18_18_wire_logic_cluster/lc_1/out
T_19_15_sp4_v_t_43
T_19_19_sp4_v_t_39
T_20_23_sp4_h_l_2
T_23_19_sp4_v_t_39
T_23_21_lc_trk_g3_2
T_23_21_wire_logic_cluster/lc_3/in_0

T_18_18_wire_logic_cluster/lc_1/out
T_18_16_sp4_v_t_47
T_18_20_sp4_v_t_47
T_17_22_lc_trk_g2_2
T_17_22_wire_logic_cluster/lc_1/in_3

T_18_18_wire_logic_cluster/lc_1/out
T_19_18_sp4_h_l_2
T_20_18_lc_trk_g2_2
T_20_18_wire_logic_cluster/lc_1/in_1

T_18_18_wire_logic_cluster/lc_1/out
T_18_16_sp4_v_t_47
T_15_16_sp4_h_l_4
T_14_16_sp4_v_t_41
T_13_19_lc_trk_g3_1
T_13_19_wire_logic_cluster/lc_2/in_0

T_18_18_wire_logic_cluster/lc_1/out
T_18_14_sp4_v_t_39
T_18_15_lc_trk_g2_7
T_18_15_wire_logic_cluster/lc_6/in_1

T_18_18_wire_logic_cluster/lc_1/out
T_18_16_sp4_v_t_47
T_18_12_sp4_v_t_47
T_19_12_sp4_h_l_10
T_20_12_lc_trk_g3_2
T_20_12_wire_logic_cluster/lc_4/in_3

T_18_18_wire_logic_cluster/lc_1/out
T_18_14_sp4_v_t_39
T_18_15_lc_trk_g2_7
T_18_15_wire_logic_cluster/lc_4/in_1

T_18_18_wire_logic_cluster/lc_1/out
T_18_14_sp4_v_t_39
T_18_15_lc_trk_g2_7
T_18_15_input_2_7
T_18_15_wire_logic_cluster/lc_7/in_2

T_18_18_wire_logic_cluster/lc_1/out
T_18_14_sp4_v_t_39
T_18_15_lc_trk_g2_7
T_18_15_input_2_3
T_18_15_wire_logic_cluster/lc_3/in_2

T_18_18_wire_logic_cluster/lc_1/out
T_19_15_sp4_v_t_43
T_19_16_lc_trk_g3_3
T_19_16_wire_logic_cluster/lc_4/in_0

T_18_18_wire_logic_cluster/lc_1/out
T_19_18_sp4_h_l_2
T_22_18_sp4_v_t_39
T_21_20_lc_trk_g0_2
T_21_20_wire_logic_cluster/lc_1/in_1

T_18_18_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g3_1
T_17_17_wire_logic_cluster/lc_3/in_1

T_18_18_wire_logic_cluster/lc_1/out
T_18_16_sp4_v_t_47
T_15_16_sp4_h_l_4
T_16_16_lc_trk_g2_4
T_16_16_wire_logic_cluster/lc_3/in_1

T_18_18_wire_logic_cluster/lc_1/out
T_18_14_sp4_v_t_39
T_15_14_sp4_h_l_2
T_16_14_lc_trk_g3_2
T_16_14_wire_logic_cluster/lc_6/in_1

T_18_18_wire_logic_cluster/lc_1/out
T_18_16_sp4_v_t_47
T_17_20_lc_trk_g2_2
T_17_20_wire_logic_cluster/lc_7/in_3

T_18_18_wire_logic_cluster/lc_1/out
T_19_15_sp4_v_t_43
T_20_15_sp4_h_l_6
T_23_11_sp4_v_t_43
T_23_15_lc_trk_g0_6
T_23_15_wire_logic_cluster/lc_2/in_0

T_18_18_wire_logic_cluster/lc_1/out
T_18_18_lc_trk_g0_1
T_18_18_wire_logic_cluster/lc_6/in_1

T_18_18_wire_logic_cluster/lc_1/out
T_19_18_sp4_h_l_2
T_22_18_sp4_v_t_39
T_22_14_sp4_v_t_47
T_23_14_sp4_h_l_3
T_22_14_lc_trk_g1_3
T_22_14_wire_logic_cluster/lc_2/in_0

T_18_18_wire_logic_cluster/lc_1/out
T_18_14_sp4_v_t_39
T_17_16_lc_trk_g0_2
T_17_16_wire_logic_cluster/lc_5/in_3

T_18_18_wire_logic_cluster/lc_1/out
T_18_16_sp4_v_t_47
T_17_20_lc_trk_g2_2
T_17_20_wire_logic_cluster/lc_6/in_0

T_18_18_wire_logic_cluster/lc_1/out
T_18_16_sp4_v_t_47
T_18_12_sp4_v_t_47
T_19_12_sp4_h_l_10
T_20_12_lc_trk_g3_2
T_20_12_wire_logic_cluster/lc_2/in_1

T_18_18_wire_logic_cluster/lc_1/out
T_19_18_sp4_h_l_2
T_20_18_lc_trk_g3_2
T_20_18_wire_logic_cluster/lc_4/in_1

T_18_18_wire_logic_cluster/lc_1/out
T_19_15_sp4_v_t_43
T_19_19_sp4_v_t_39
T_20_23_sp4_h_l_2
T_23_19_sp4_v_t_39
T_23_21_lc_trk_g3_2
T_23_21_wire_logic_cluster/lc_0/in_1

T_18_18_wire_logic_cluster/lc_1/out
T_18_18_lc_trk_g0_1
T_18_18_wire_logic_cluster/lc_2/in_1

T_18_18_wire_logic_cluster/lc_1/out
T_18_18_lc_trk_g3_1
T_18_18_input_2_4
T_18_18_wire_logic_cluster/lc_4/in_2

T_18_18_wire_logic_cluster/lc_1/out
T_19_18_sp4_h_l_2
T_22_14_sp4_v_t_39
T_21_15_lc_trk_g2_7
T_21_15_wire_logic_cluster/lc_0/in_3

T_18_18_wire_logic_cluster/lc_1/out
T_18_18_lc_trk_g2_1
T_18_18_wire_logic_cluster/lc_0/in_3

End 

Net : n8_adj_1560_cascade_
T_16_21_wire_logic_cluster/lc_1/ltout
T_16_21_wire_logic_cluster/lc_2/in_2

End 

Net : n22602
T_21_22_wire_logic_cluster/lc_3/out
T_20_22_lc_trk_g2_3
T_20_22_wire_logic_cluster/lc_0/in_3

End 

Net : req_data_cnt_6
T_15_19_wire_logic_cluster/lc_6/out
T_16_19_lc_trk_g0_6
T_16_19_wire_logic_cluster/lc_5/in_3

T_15_19_wire_logic_cluster/lc_6/out
T_14_19_sp12_h_l_0
T_20_19_lc_trk_g0_7
T_20_19_wire_logic_cluster/lc_0/in_3

T_15_19_wire_logic_cluster/lc_6/out
T_15_19_lc_trk_g3_6
T_15_19_wire_logic_cluster/lc_6/in_3

End 

Net : n21219_cascade_
T_22_16_wire_logic_cluster/lc_5/ltout
T_22_16_wire_logic_cluster/lc_6/in_2

End 

Net : n19765
T_16_24_wire_logic_cluster/lc_0/cout
T_16_24_wire_logic_cluster/lc_1/in_3

Net : n21089
T_22_16_wire_logic_cluster/lc_6/out
T_21_15_lc_trk_g2_6
T_21_15_wire_logic_cluster/lc_4/in_0

T_22_16_wire_logic_cluster/lc_6/out
T_21_15_lc_trk_g2_6
T_21_15_wire_logic_cluster/lc_7/in_3

T_22_16_wire_logic_cluster/lc_6/out
T_21_17_lc_trk_g0_6
T_21_17_wire_logic_cluster/lc_7/in_3

End 

Net : n19780
T_18_19_wire_logic_cluster/lc_6/cout
T_18_19_wire_logic_cluster/lc_7/in_3

Net : n22599_cascade_
T_21_22_wire_logic_cluster/lc_2/ltout
T_21_22_wire_logic_cluster/lc_3/in_2

End 

Net : n26_adj_1622_cascade_
T_21_21_wire_logic_cluster/lc_2/ltout
T_21_21_wire_logic_cluster/lc_3/in_2

End 

Net : data_cntvec_7
T_18_19_wire_logic_cluster/lc_7/out
T_18_17_sp4_v_t_43
T_19_21_sp4_h_l_0
T_21_21_lc_trk_g2_5
T_21_21_wire_logic_cluster/lc_2/in_3

T_18_19_wire_logic_cluster/lc_7/out
T_18_17_sp4_v_t_43
T_18_13_sp4_v_t_43
T_17_14_lc_trk_g3_3
T_17_14_wire_logic_cluster/lc_5/in_1

T_18_19_wire_logic_cluster/lc_7/out
T_18_19_lc_trk_g3_7
T_18_19_wire_logic_cluster/lc_7/in_1

End 

Net : n21369
T_21_21_wire_logic_cluster/lc_3/out
T_21_22_lc_trk_g0_3
T_21_22_wire_logic_cluster/lc_2/in_3

End 

Net : n7_adj_1650
T_17_20_wire_logic_cluster/lc_3/out
T_11_20_sp12_h_l_1
T_22_8_sp12_v_t_22
T_22_16_lc_trk_g2_1
T_22_16_wire_logic_cluster/lc_5/in_0

End 

Net : buf_data_iac_22
T_25_8_wire_bram/ram/RDATA_5
T_25_7_sp4_v_t_36
T_25_11_sp4_v_t_36
T_22_15_sp4_h_l_1
T_18_15_sp4_h_l_1
T_17_15_sp4_v_t_36
T_16_19_lc_trk_g1_1
T_16_19_wire_logic_cluster/lc_1/in_1

End 

Net : n21330
T_16_19_wire_logic_cluster/lc_1/out
T_17_19_sp4_h_l_2
T_13_19_sp4_h_l_2
T_12_15_sp4_v_t_42
T_12_18_lc_trk_g1_2
T_12_18_input_2_3
T_12_18_wire_logic_cluster/lc_3/in_2

End 

Net : n22380
T_12_18_wire_logic_cluster/lc_4/out
T_12_17_sp4_v_t_40
T_13_17_sp4_h_l_5
T_17_17_sp4_h_l_8
T_18_17_lc_trk_g2_0
T_18_17_wire_logic_cluster/lc_1/in_3

End 

Net : n22377_cascade_
T_12_18_wire_logic_cluster/lc_3/ltout
T_12_18_wire_logic_cluster/lc_4/in_2

End 

Net : n8_adj_1570_cascade_
T_18_25_wire_logic_cluster/lc_3/ltout
T_18_25_wire_logic_cluster/lc_4/in_2

End 

Net : eis_state_2_N_392_0
T_14_20_wire_logic_cluster/lc_4/out
T_15_20_lc_trk_g0_4
T_15_20_wire_logic_cluster/lc_3/in_3

End 

Net : n5_adj_1524
T_21_21_wire_logic_cluster/lc_7/out
T_21_16_sp12_v_t_22
T_10_16_sp12_h_l_1
T_19_16_lc_trk_g1_5
T_19_16_wire_logic_cluster/lc_2/in_0

T_21_21_wire_logic_cluster/lc_7/out
T_21_16_sp12_v_t_22
T_21_4_sp12_v_t_22
T_21_15_lc_trk_g3_2
T_21_15_wire_logic_cluster/lc_2/in_1

T_21_21_wire_logic_cluster/lc_7/out
T_21_18_sp4_v_t_38
T_18_18_sp4_h_l_3
T_18_18_lc_trk_g1_6
T_18_18_wire_logic_cluster/lc_0/in_1

End 

Net : n18070
T_20_18_wire_logic_cluster/lc_4/out
T_21_16_sp4_v_t_36
T_22_16_sp4_h_l_1
T_22_16_lc_trk_g1_4
T_22_16_wire_logic_cluster/lc_4/in_3

End 

Net : n4_adj_1623
T_22_15_wire_logic_cluster/lc_3/out
T_22_14_sp4_v_t_38
T_22_18_sp4_v_t_43
T_21_21_lc_trk_g3_3
T_21_21_wire_logic_cluster/lc_7/in_3

End 

Net : comm_length_0
T_21_21_wire_logic_cluster/lc_4/out
T_22_17_sp4_v_t_44
T_22_13_sp4_v_t_37
T_22_15_lc_trk_g3_0
T_22_15_input_2_3
T_22_15_wire_logic_cluster/lc_3/in_2

End 

Net : n21586
T_19_16_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_37
T_20_18_lc_trk_g1_5
T_20_18_input_2_4
T_20_18_wire_logic_cluster/lc_4/in_2

End 

Net : n22515
T_20_19_wire_logic_cluster/lc_3/out
T_20_19_lc_trk_g0_3
T_20_19_wire_logic_cluster/lc_0/in_1

End 

Net : data_cntvec_6
T_18_19_wire_logic_cluster/lc_6/out
T_18_19_sp4_h_l_1
T_20_19_lc_trk_g3_4
T_20_19_wire_logic_cluster/lc_2/in_3

T_18_19_wire_logic_cluster/lc_6/out
T_18_19_sp4_h_l_1
T_14_19_sp4_h_l_4
T_16_19_lc_trk_g3_1
T_16_19_wire_logic_cluster/lc_5/in_1

T_18_19_wire_logic_cluster/lc_6/out
T_18_19_sp4_h_l_1
T_18_19_lc_trk_g1_4
T_18_19_wire_logic_cluster/lc_6/in_1

End 

Net : n26_adj_1626_cascade_
T_20_19_wire_logic_cluster/lc_2/ltout
T_20_19_wire_logic_cluster/lc_3/in_2

End 

Net : n22518
T_20_19_wire_logic_cluster/lc_0/out
T_20_19_lc_trk_g2_0
T_20_19_wire_logic_cluster/lc_5/in_3

End 

Net : n19779
T_18_19_wire_logic_cluster/lc_5/cout
T_18_19_wire_logic_cluster/lc_6/in_3

Net : n30_adj_1627_cascade_
T_20_19_wire_logic_cluster/lc_5/ltout
T_20_19_wire_logic_cluster/lc_6/in_2

End 

Net : acadc_skipCount_4
T_16_20_wire_logic_cluster/lc_4/out
T_16_20_lc_trk_g1_4
T_16_20_wire_logic_cluster/lc_6/in_1

T_16_20_wire_logic_cluster/lc_4/out
T_16_18_sp4_v_t_37
T_13_18_sp4_h_l_0
T_15_18_lc_trk_g2_5
T_15_18_wire_logic_cluster/lc_2/in_1

T_16_20_wire_logic_cluster/lc_4/out
T_16_20_lc_trk_g1_4
T_16_20_wire_logic_cluster/lc_4/in_3

End 

Net : n18
T_16_20_wire_logic_cluster/lc_6/out
T_16_21_lc_trk_g0_6
T_16_21_wire_logic_cluster/lc_6/in_0

End 

Net : n12433
T_19_16_wire_logic_cluster/lc_6/out
T_18_16_sp12_h_l_0
T_22_16_lc_trk_g0_3
T_22_16_wire_logic_cluster/lc_7/in_0

T_19_16_wire_logic_cluster/lc_6/out
T_18_16_sp12_h_l_0
T_17_16_sp12_v_t_23
T_17_17_lc_trk_g3_7
T_17_17_wire_logic_cluster/lc_1/in_3

T_19_16_wire_logic_cluster/lc_6/out
T_19_14_sp4_v_t_41
T_20_14_sp4_h_l_4
T_22_14_lc_trk_g2_1
T_22_14_wire_logic_cluster/lc_6/in_1

T_19_16_wire_logic_cluster/lc_6/out
T_19_14_sp4_v_t_41
T_19_18_sp4_v_t_37
T_20_22_sp4_h_l_0
T_21_22_lc_trk_g3_0
T_21_22_wire_logic_cluster/lc_6/in_3

T_19_16_wire_logic_cluster/lc_6/out
T_18_16_sp12_h_l_0
T_22_16_lc_trk_g0_3
T_22_16_wire_logic_cluster/lc_3/in_0

T_19_16_wire_logic_cluster/lc_6/out
T_18_16_sp12_h_l_0
T_17_16_sp12_v_t_23
T_17_21_lc_trk_g2_7
T_17_21_wire_logic_cluster/lc_3/in_0

T_19_16_wire_logic_cluster/lc_6/out
T_19_14_sp4_v_t_41
T_18_18_lc_trk_g1_4
T_18_18_wire_logic_cluster/lc_6/in_3

T_19_16_wire_logic_cluster/lc_6/out
T_20_15_sp4_v_t_45
T_20_11_sp4_v_t_41
T_20_12_lc_trk_g2_1
T_20_12_wire_logic_cluster/lc_6/in_3

T_19_16_wire_logic_cluster/lc_6/out
T_18_16_sp12_h_l_0
T_17_16_lc_trk_g0_0
T_17_16_wire_logic_cluster/lc_5/in_1

T_19_16_wire_logic_cluster/lc_6/out
T_19_14_sp4_v_t_41
T_19_18_sp4_v_t_37
T_20_22_sp4_h_l_0
T_23_18_sp4_v_t_43
T_23_21_lc_trk_g0_3
T_23_21_wire_logic_cluster/lc_4/in_1

T_19_16_wire_logic_cluster/lc_6/out
T_20_15_sp4_v_t_45
T_21_19_sp4_h_l_8
T_22_19_lc_trk_g2_0
T_22_19_wire_logic_cluster/lc_7/in_1

T_19_16_wire_logic_cluster/lc_6/out
T_20_15_sp4_v_t_45
T_20_11_sp4_v_t_41
T_20_12_lc_trk_g2_1
T_20_12_wire_logic_cluster/lc_2/in_3

End 

Net : n21043
T_22_16_wire_logic_cluster/lc_7/out
T_22_16_lc_trk_g2_7
T_22_16_wire_logic_cluster/lc_6/in_3

T_22_16_wire_logic_cluster/lc_7/out
T_21_16_sp4_h_l_6
T_20_16_lc_trk_g0_6
T_20_16_wire_logic_cluster/lc_7/in_3

T_22_16_wire_logic_cluster/lc_7/out
T_21_16_lc_trk_g3_7
T_21_16_wire_logic_cluster/lc_7/in_3

T_22_16_wire_logic_cluster/lc_7/out
T_22_15_sp4_v_t_46
T_21_18_lc_trk_g3_6
T_21_18_wire_logic_cluster/lc_7/in_0

End 

Net : n22614
T_22_14_wire_logic_cluster/lc_2/out
T_22_14_lc_trk_g0_2
T_22_14_wire_logic_cluster/lc_7/in_3

End 

Net : n2_adj_1576_cascade_
T_22_14_wire_logic_cluster/lc_1/ltout
T_22_14_wire_logic_cluster/lc_2/in_2

End 

Net : n21479
T_19_19_wire_logic_cluster/lc_7/out
T_19_16_sp4_v_t_38
T_20_16_sp4_h_l_3
T_21_16_lc_trk_g3_3
T_21_16_wire_logic_cluster/lc_6/in_0

End 

Net : n12048
T_21_22_wire_logic_cluster/lc_6/out
T_21_22_sp4_h_l_1
T_17_22_sp4_h_l_9
T_16_18_sp4_v_t_44
T_16_20_lc_trk_g2_1
T_16_20_wire_logic_cluster/lc_2/in_1

T_21_22_wire_logic_cluster/lc_6/out
T_21_22_sp4_h_l_1
T_17_22_sp4_h_l_9
T_13_22_sp4_h_l_0
T_9_22_sp4_h_l_8
T_12_18_sp4_v_t_39
T_12_21_lc_trk_g1_7
T_12_21_wire_logic_cluster/lc_3/in_1

T_21_22_wire_logic_cluster/lc_6/out
T_21_22_sp4_h_l_1
T_17_22_sp4_h_l_9
T_13_22_sp4_h_l_0
T_9_22_sp4_h_l_8
T_12_18_sp4_v_t_39
T_12_19_lc_trk_g3_7
T_12_19_wire_logic_cluster/lc_3/in_3

T_21_22_wire_logic_cluster/lc_6/out
T_21_22_sp4_h_l_1
T_17_22_sp4_h_l_9
T_13_22_sp4_h_l_0
T_9_22_sp4_h_l_8
T_12_18_sp4_v_t_39
T_12_19_lc_trk_g2_7
T_12_19_wire_logic_cluster/lc_2/in_1

T_21_22_wire_logic_cluster/lc_6/out
T_21_20_sp4_v_t_41
T_18_20_sp4_h_l_4
T_14_20_sp4_h_l_7
T_10_20_sp4_h_l_10
T_10_20_lc_trk_g0_7
T_10_20_wire_logic_cluster/lc_0/in_1

T_21_22_wire_logic_cluster/lc_6/out
T_21_21_sp4_v_t_44
T_18_21_sp4_h_l_9
T_17_17_sp4_v_t_39
T_17_19_lc_trk_g3_2
T_17_19_wire_logic_cluster/lc_5/in_0

T_21_22_wire_logic_cluster/lc_6/out
T_19_22_sp4_h_l_9
T_18_18_sp4_v_t_44
T_15_18_sp4_h_l_9
T_14_18_lc_trk_g0_1
T_14_18_wire_logic_cluster/lc_6/in_1

T_21_22_wire_logic_cluster/lc_6/out
T_21_21_sp4_v_t_44
T_18_21_sp4_h_l_9
T_17_17_sp4_v_t_39
T_17_19_lc_trk_g3_2
T_17_19_input_2_3
T_17_19_wire_logic_cluster/lc_3/in_2

T_21_22_wire_logic_cluster/lc_6/out
T_21_22_sp4_h_l_1
T_17_22_sp4_h_l_9
T_16_18_sp4_v_t_44
T_16_19_lc_trk_g2_4
T_16_19_wire_logic_cluster/lc_3/in_3

T_21_22_wire_logic_cluster/lc_6/out
T_21_20_sp4_v_t_41
T_18_20_sp4_h_l_4
T_14_20_sp4_h_l_7
T_13_20_lc_trk_g1_7
T_13_20_wire_logic_cluster/lc_1/in_1

T_21_22_wire_logic_cluster/lc_6/out
T_21_22_sp4_h_l_1
T_17_22_sp4_h_l_9
T_16_18_sp4_v_t_44
T_15_21_lc_trk_g3_4
T_15_21_wire_logic_cluster/lc_4/in_1

T_21_22_wire_logic_cluster/lc_6/out
T_21_22_sp4_h_l_1
T_17_22_sp4_h_l_9
T_16_18_sp4_v_t_44
T_15_21_lc_trk_g3_4
T_15_21_input_2_3
T_15_21_wire_logic_cluster/lc_3/in_2

T_21_22_wire_logic_cluster/lc_6/out
T_21_21_sp4_v_t_44
T_18_21_sp4_h_l_9
T_17_17_sp4_v_t_39
T_17_19_lc_trk_g3_2
T_17_19_wire_logic_cluster/lc_6/in_3

T_21_22_wire_logic_cluster/lc_6/out
T_21_21_sp4_v_t_44
T_18_21_sp4_h_l_9
T_17_17_sp4_v_t_39
T_18_21_sp4_h_l_8
T_19_21_lc_trk_g2_0
T_19_21_input_2_4
T_19_21_wire_logic_cluster/lc_4/in_2

T_21_22_wire_logic_cluster/lc_6/out
T_21_22_sp4_h_l_1
T_17_22_sp4_h_l_9
T_13_22_sp4_h_l_0
T_13_22_lc_trk_g0_5
T_13_22_wire_logic_cluster/lc_2/in_1

T_21_22_wire_logic_cluster/lc_6/out
T_21_22_lc_trk_g1_6
T_21_22_wire_logic_cluster/lc_4/in_1

End 

Net : n28
T_15_17_wire_logic_cluster/lc_7/out
T_13_17_sp4_h_l_11
T_17_17_sp4_h_l_11
T_20_17_sp4_v_t_46
T_20_21_lc_trk_g0_3
T_20_21_input_2_7
T_20_21_wire_logic_cluster/lc_7/in_2

T_15_17_wire_logic_cluster/lc_7/out
T_15_14_sp4_v_t_38
T_15_18_sp4_v_t_43
T_12_22_sp4_h_l_6
T_13_22_lc_trk_g3_6
T_13_22_wire_logic_cluster/lc_0/in_3

End 

Net : n68
T_20_21_wire_logic_cluster/lc_7/out
T_21_22_lc_trk_g3_7
T_21_22_input_2_6
T_21_22_wire_logic_cluster/lc_6/in_2

T_20_21_wire_logic_cluster/lc_7/out
T_20_18_sp4_v_t_38
T_17_22_sp4_h_l_3
T_18_22_lc_trk_g3_3
T_18_22_wire_logic_cluster/lc_3/in_3

End 

Net : acadc_skipCount_6
T_16_20_wire_logic_cluster/lc_7/out
T_17_21_lc_trk_g3_7
T_17_21_wire_logic_cluster/lc_1/in_1

T_16_20_wire_logic_cluster/lc_7/out
T_17_19_sp4_v_t_47
T_18_19_sp4_h_l_10
T_20_19_lc_trk_g3_7
T_20_19_wire_logic_cluster/lc_0/in_0

T_16_20_wire_logic_cluster/lc_7/out
T_16_20_lc_trk_g1_7
T_16_20_wire_logic_cluster/lc_7/in_3

End 

Net : n17_adj_1553
T_17_21_wire_logic_cluster/lc_1/out
T_16_21_lc_trk_g2_1
T_16_21_wire_logic_cluster/lc_6/in_1

End 

Net : comm_spi.data_tx_7__N_814
T_20_14_wire_logic_cluster/lc_6/out
T_20_11_sp4_v_t_36
T_20_7_sp4_v_t_44
T_20_8_lc_trk_g2_4
T_20_8_wire_logic_cluster/lc_5/s_r

T_20_14_wire_logic_cluster/lc_6/out
T_20_14_sp4_h_l_1
T_19_10_sp4_v_t_36
T_19_6_sp4_v_t_36
T_18_9_lc_trk_g2_4
T_18_9_wire_logic_cluster/lc_5/s_r

T_20_14_wire_logic_cluster/lc_6/out
T_20_14_sp4_h_l_1
T_19_10_sp4_v_t_36
T_19_6_sp4_v_t_41
T_18_8_lc_trk_g0_4
T_18_8_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_806
T_20_14_wire_logic_cluster/lc_7/out
T_21_11_sp4_v_t_39
T_21_7_sp4_v_t_40
T_20_9_lc_trk_g1_5
T_20_9_wire_logic_cluster/lc_5/s_r

T_20_14_wire_logic_cluster/lc_7/out
T_20_14_sp4_h_l_3
T_19_10_sp4_v_t_45
T_16_10_sp4_h_l_8
T_18_10_lc_trk_g3_5
T_18_10_wire_logic_cluster/lc_5/s_r

T_20_14_wire_logic_cluster/lc_7/out
T_20_14_sp4_h_l_3
T_19_10_sp4_v_t_45
T_19_6_sp4_v_t_45
T_19_9_lc_trk_g1_5
T_19_9_wire_logic_cluster/lc_5/s_r

End 

Net : comm_clear
T_21_23_wire_logic_cluster/lc_0/out
T_21_20_sp4_v_t_40
T_21_16_sp4_v_t_40
T_21_12_sp4_v_t_40
T_20_14_lc_trk_g0_5
T_20_14_wire_logic_cluster/lc_6/in_3

T_21_23_wire_logic_cluster/lc_0/out
T_21_20_sp4_v_t_40
T_21_16_sp4_v_t_40
T_21_12_sp4_v_t_40
T_20_14_lc_trk_g0_5
T_20_14_wire_logic_cluster/lc_7/in_0

T_21_23_wire_logic_cluster/lc_0/out
T_21_11_sp12_v_t_23
T_21_12_lc_trk_g2_7
T_21_12_wire_logic_cluster/lc_6/in_3

T_21_23_wire_logic_cluster/lc_0/out
T_21_20_sp4_v_t_40
T_21_16_sp4_v_t_40
T_21_12_sp4_v_t_40
T_20_14_lc_trk_g0_5
T_20_14_input_2_5
T_20_14_wire_logic_cluster/lc_5/in_2

T_21_23_wire_logic_cluster/lc_0/out
T_18_23_sp12_h_l_0
T_17_11_sp12_v_t_23
T_17_0_span12_vert_20
T_17_10_lc_trk_g2_3
T_17_10_wire_logic_cluster/lc_5/in_0

T_21_23_wire_logic_cluster/lc_0/out
T_21_21_sp4_v_t_45
T_21_17_sp4_v_t_45
T_21_13_sp4_v_t_41
T_20_15_lc_trk_g0_4
T_20_15_wire_logic_cluster/lc_5/s_r

T_21_23_wire_logic_cluster/lc_0/out
T_21_11_sp12_v_t_23
T_22_11_sp12_h_l_0
T_23_11_lc_trk_g0_4
T_23_11_wire_logic_cluster/lc_1/in_3

T_21_23_wire_logic_cluster/lc_0/out
T_21_11_sp12_v_t_23
T_22_11_sp12_h_l_0
T_22_11_lc_trk_g0_3
T_22_11_wire_logic_cluster/lc_6/in_1

T_21_23_wire_logic_cluster/lc_0/out
T_21_11_sp12_v_t_23
T_10_11_sp12_h_l_0
T_18_11_lc_trk_g1_3
T_18_11_wire_logic_cluster/lc_7/in_3

T_21_23_wire_logic_cluster/lc_0/out
T_21_11_sp12_v_t_23
T_22_11_sp12_h_l_0
T_22_11_lc_trk_g0_3
T_22_11_wire_logic_cluster/lc_5/in_0

T_21_23_wire_logic_cluster/lc_0/out
T_21_20_sp4_v_t_40
T_21_16_sp4_v_t_40
T_22_20_sp4_h_l_11
T_23_20_lc_trk_g2_3
T_23_20_wire_logic_cluster/lc_6/in_3

T_21_23_wire_logic_cluster/lc_0/out
T_21_23_sp4_h_l_5
T_24_19_sp4_v_t_46
T_24_15_sp4_v_t_46
T_23_18_lc_trk_g3_6
T_23_18_wire_logic_cluster/lc_0/in_3

T_21_23_wire_logic_cluster/lc_0/out
T_21_23_sp4_h_l_5
T_24_19_sp4_v_t_46
T_24_15_sp4_v_t_46
T_23_18_lc_trk_g3_6
T_23_18_wire_logic_cluster/lc_4/in_3

T_21_23_wire_logic_cluster/lc_0/out
T_21_23_sp4_h_l_5
T_24_19_sp4_v_t_46
T_24_15_sp4_v_t_46
T_23_18_lc_trk_g3_6
T_23_18_input_2_1
T_23_18_wire_logic_cluster/lc_1/in_2

T_21_23_wire_logic_cluster/lc_0/out
T_21_20_sp4_v_t_40
T_21_16_sp4_v_t_40
T_22_20_sp4_h_l_11
T_26_20_sp4_h_l_2
T_26_20_lc_trk_g1_7
T_26_20_wire_logic_cluster/lc_5/in_3

T_21_23_wire_logic_cluster/lc_0/out
T_22_19_sp4_v_t_36
T_22_15_sp4_v_t_36
T_19_15_sp4_h_l_1
T_19_15_lc_trk_g0_4
T_19_15_wire_logic_cluster/lc_5/s_r

T_21_23_wire_logic_cluster/lc_0/out
T_22_19_sp4_v_t_36
T_22_15_sp4_v_t_36
T_19_15_sp4_h_l_1
T_19_15_lc_trk_g0_4
T_19_15_wire_logic_cluster/lc_5/s_r

T_21_23_wire_logic_cluster/lc_0/out
T_22_19_sp4_v_t_36
T_22_15_sp4_v_t_36
T_19_15_sp4_h_l_1
T_19_15_lc_trk_g0_4
T_19_15_wire_logic_cluster/lc_5/s_r

T_21_23_wire_logic_cluster/lc_0/out
T_22_19_sp4_v_t_36
T_22_15_sp4_v_t_36
T_19_15_sp4_h_l_1
T_19_15_lc_trk_g0_4
T_19_15_wire_logic_cluster/lc_5/s_r

T_21_23_wire_logic_cluster/lc_0/out
T_22_19_sp4_v_t_36
T_22_15_sp4_v_t_36
T_19_15_sp4_h_l_1
T_19_15_lc_trk_g0_4
T_19_15_wire_logic_cluster/lc_5/s_r

T_21_23_wire_logic_cluster/lc_0/out
T_22_19_sp4_v_t_36
T_22_15_sp4_v_t_36
T_19_15_sp4_h_l_1
T_19_15_lc_trk_g0_4
T_19_15_wire_logic_cluster/lc_5/s_r

T_21_23_wire_logic_cluster/lc_0/out
T_22_19_sp4_v_t_36
T_22_15_sp4_v_t_36
T_19_15_sp4_h_l_1
T_19_15_lc_trk_g0_4
T_19_15_wire_logic_cluster/lc_5/s_r

T_21_23_wire_logic_cluster/lc_0/out
T_18_23_sp12_h_l_0
T_17_11_sp12_v_t_23
T_17_17_lc_trk_g3_4
T_17_17_wire_logic_cluster/lc_4/in_3

T_21_23_wire_logic_cluster/lc_0/out
T_21_23_sp4_h_l_5
T_24_19_sp4_v_t_46
T_24_15_sp4_v_t_46
T_24_16_lc_trk_g2_6
T_24_16_wire_logic_cluster/lc_1/in_3

T_21_23_wire_logic_cluster/lc_0/out
T_21_23_sp4_h_l_5
T_24_19_sp4_v_t_46
T_24_15_sp4_v_t_46
T_24_16_lc_trk_g2_6
T_24_16_wire_logic_cluster/lc_3/in_3

T_21_23_wire_logic_cluster/lc_0/out
T_21_23_sp4_h_l_5
T_24_19_sp4_v_t_46
T_24_15_sp4_v_t_46
T_24_16_lc_trk_g2_6
T_24_16_input_2_4
T_24_16_wire_logic_cluster/lc_4/in_2

T_21_23_wire_logic_cluster/lc_0/out
T_21_23_sp4_h_l_5
T_24_19_sp4_v_t_46
T_24_15_sp4_v_t_46
T_24_16_lc_trk_g2_6
T_24_16_input_2_2
T_24_16_wire_logic_cluster/lc_2/in_2

T_21_23_wire_logic_cluster/lc_0/out
T_21_23_sp4_h_l_5
T_24_19_sp4_v_t_46
T_24_15_sp4_v_t_46
T_24_16_lc_trk_g2_6
T_24_16_wire_logic_cluster/lc_5/in_3

T_21_23_wire_logic_cluster/lc_0/out
T_21_11_sp12_v_t_23
T_21_12_lc_trk_g2_7
T_21_12_wire_logic_cluster/lc_4/in_3

T_21_23_wire_logic_cluster/lc_0/out
T_22_19_sp4_v_t_36
T_23_19_sp4_h_l_6
T_26_15_sp4_v_t_43
T_26_17_lc_trk_g2_6
T_26_17_wire_logic_cluster/lc_3/in_3

T_21_23_wire_logic_cluster/lc_0/out
T_22_19_sp4_v_t_36
T_23_19_sp4_h_l_6
T_26_15_sp4_v_t_43
T_26_17_lc_trk_g2_6
T_26_17_input_2_2
T_26_17_wire_logic_cluster/lc_2/in_2

T_21_23_wire_logic_cluster/lc_0/out
T_22_19_sp4_v_t_36
T_23_19_sp4_h_l_6
T_26_15_sp4_v_t_43
T_26_17_lc_trk_g2_6
T_26_17_input_2_6
T_26_17_wire_logic_cluster/lc_6/in_2

T_21_23_wire_logic_cluster/lc_0/out
T_22_19_sp4_v_t_36
T_22_15_sp4_v_t_36
T_19_15_sp4_h_l_1
T_18_11_sp4_v_t_36
T_18_14_lc_trk_g0_4
T_18_14_wire_logic_cluster/lc_5/s_r

T_21_23_wire_logic_cluster/lc_0/out
T_22_19_sp4_v_t_36
T_22_15_sp4_v_t_36
T_19_15_sp4_h_l_1
T_18_11_sp4_v_t_36
T_18_14_lc_trk_g0_4
T_18_14_wire_logic_cluster/lc_5/s_r

T_21_23_wire_logic_cluster/lc_0/out
T_22_19_sp4_v_t_36
T_22_15_sp4_v_t_36
T_19_15_sp4_h_l_1
T_18_11_sp4_v_t_36
T_18_14_lc_trk_g0_4
T_18_14_wire_logic_cluster/lc_5/s_r

T_21_23_wire_logic_cluster/lc_0/out
T_22_19_sp4_v_t_36
T_22_15_sp4_v_t_36
T_19_15_sp4_h_l_1
T_18_11_sp4_v_t_36
T_18_14_lc_trk_g0_4
T_18_14_wire_logic_cluster/lc_5/s_r

T_21_23_wire_logic_cluster/lc_0/out
T_21_21_sp4_v_t_45
T_21_17_sp4_v_t_45
T_21_13_sp4_v_t_41
T_21_9_sp4_v_t_42
T_21_10_lc_trk_g3_2
T_21_10_wire_logic_cluster/lc_6/in_3

T_21_23_wire_logic_cluster/lc_0/out
T_21_23_sp4_h_l_5
T_24_19_sp4_v_t_46
T_24_15_sp4_v_t_46
T_25_15_sp4_h_l_4
T_26_15_lc_trk_g3_4
T_26_15_wire_logic_cluster/lc_1/in_0

T_21_23_wire_logic_cluster/lc_0/out
T_18_23_sp12_h_l_0
T_17_11_sp12_v_t_23
T_17_14_lc_trk_g2_3
T_17_14_wire_logic_cluster/lc_2/in_3

T_21_23_wire_logic_cluster/lc_0/out
T_18_23_sp12_h_l_0
T_17_11_sp12_v_t_23
T_17_14_lc_trk_g2_3
T_17_14_wire_logic_cluster/lc_6/in_3

T_21_23_wire_logic_cluster/lc_0/out
T_21_23_sp4_h_l_5
T_24_19_sp4_v_t_46
T_24_15_sp4_v_t_46
T_25_15_sp4_h_l_4
T_26_15_lc_trk_g3_4
T_26_15_wire_logic_cluster/lc_6/in_3

T_21_23_wire_logic_cluster/lc_0/out
T_21_11_sp12_v_t_23
T_22_11_sp12_h_l_0
T_23_11_lc_trk_g0_4
T_23_11_wire_logic_cluster/lc_2/in_0

T_21_23_wire_logic_cluster/lc_0/out
T_21_11_sp12_v_t_23
T_10_11_sp12_h_l_0
T_18_11_lc_trk_g1_3
T_18_11_wire_logic_cluster/lc_5/in_3

T_21_23_wire_logic_cluster/lc_0/out
T_21_11_sp12_v_t_23
T_22_11_sp12_h_l_0
T_21_11_sp4_h_l_1
T_20_7_sp4_v_t_36
T_19_10_lc_trk_g2_4
T_19_10_wire_logic_cluster/lc_5/in_3

T_21_23_wire_logic_cluster/lc_0/out
T_18_23_sp12_h_l_0
T_17_11_sp12_v_t_23
T_17_0_span12_vert_20
T_17_10_lc_trk_g2_3
T_17_10_wire_logic_cluster/lc_0/in_3

End 

Net : acadc_trig
T_14_20_wire_logic_cluster/lc_2/out
T_14_19_sp4_v_t_36
T_11_23_sp4_h_l_1
T_10_19_sp4_v_t_43
T_9_21_lc_trk_g1_6
T_9_21_wire_logic_cluster/lc_4/in_3

T_14_20_wire_logic_cluster/lc_2/out
T_12_20_sp4_h_l_1
T_11_20_sp4_v_t_36
T_11_24_lc_trk_g1_1
T_11_24_wire_logic_cluster/lc_7/in_3

T_14_20_wire_logic_cluster/lc_2/out
T_9_20_sp12_h_l_0
T_10_20_lc_trk_g0_4
T_10_20_wire_logic_cluster/lc_2/in_0

T_14_20_wire_logic_cluster/lc_2/out
T_14_19_sp4_v_t_36
T_11_23_sp4_h_l_1
T_12_23_lc_trk_g3_1
T_12_23_wire_logic_cluster/lc_5/in_3

T_14_20_wire_logic_cluster/lc_2/out
T_14_20_lc_trk_g3_2
T_14_20_wire_logic_cluster/lc_2/in_3

End 

Net : ADC_VAC.n21157_cascade_
T_9_21_wire_logic_cluster/lc_4/ltout
T_9_21_wire_logic_cluster/lc_5/in_2

End 

Net : n12048_cascade_
T_21_22_wire_logic_cluster/lc_6/ltout
T_21_22_wire_logic_cluster/lc_7/in_2

End 

Net : n16971
T_21_22_wire_logic_cluster/lc_7/out
T_19_22_sp4_h_l_11
T_18_18_sp4_v_t_41
T_15_18_sp4_h_l_4
T_14_18_lc_trk_g1_4
T_14_18_wire_logic_cluster/lc_6/in_3

T_21_22_wire_logic_cluster/lc_7/out
T_19_22_sp4_h_l_11
T_18_18_sp4_v_t_41
T_19_22_sp4_h_l_10
T_18_18_sp4_v_t_47
T_17_19_lc_trk_g3_7
T_17_19_wire_logic_cluster/lc_6/in_0

T_21_22_wire_logic_cluster/lc_7/out
T_19_22_sp4_h_l_11
T_18_18_sp4_v_t_41
T_19_22_sp4_h_l_10
T_18_18_sp4_v_t_47
T_17_19_lc_trk_g3_7
T_17_19_wire_logic_cluster/lc_3/in_3

T_21_22_wire_logic_cluster/lc_7/out
T_19_22_sp4_h_l_11
T_18_18_sp4_v_t_41
T_19_22_sp4_h_l_10
T_18_18_sp4_v_t_47
T_17_19_lc_trk_g3_7
T_17_19_wire_logic_cluster/lc_5/in_3

T_21_22_wire_logic_cluster/lc_7/out
T_11_22_sp12_h_l_1
T_13_22_sp4_h_l_2
T_12_18_sp4_v_t_42
T_12_21_lc_trk_g0_2
T_12_21_wire_logic_cluster/lc_3/in_3

T_21_22_wire_logic_cluster/lc_7/out
T_21_21_sp4_v_t_46
T_18_21_sp4_h_l_5
T_14_21_sp4_h_l_8
T_15_21_lc_trk_g3_0
T_15_21_wire_logic_cluster/lc_3/in_0

T_21_22_wire_logic_cluster/lc_7/out
T_21_21_sp4_v_t_46
T_18_21_sp4_h_l_5
T_14_21_sp4_h_l_8
T_13_17_sp4_v_t_45
T_13_20_lc_trk_g1_5
T_13_20_wire_logic_cluster/lc_1/in_3

T_21_22_wire_logic_cluster/lc_7/out
T_21_21_sp4_v_t_46
T_18_21_sp4_h_l_5
T_17_17_sp4_v_t_40
T_16_19_lc_trk_g0_5
T_16_19_input_2_3
T_16_19_wire_logic_cluster/lc_3/in_2

T_21_22_wire_logic_cluster/lc_7/out
T_11_22_sp12_h_l_1
T_10_10_sp12_v_t_22
T_10_20_lc_trk_g2_5
T_10_20_wire_logic_cluster/lc_0/in_3

T_21_22_wire_logic_cluster/lc_7/out
T_21_21_sp4_v_t_46
T_18_21_sp4_h_l_5
T_14_21_sp4_h_l_8
T_15_21_lc_trk_g3_0
T_15_21_wire_logic_cluster/lc_4/in_3

T_21_22_wire_logic_cluster/lc_7/out
T_11_22_sp12_h_l_1
T_13_22_sp4_h_l_2
T_13_22_lc_trk_g0_7
T_13_22_wire_logic_cluster/lc_2/in_3

T_21_22_wire_logic_cluster/lc_7/out
T_21_21_sp4_v_t_46
T_18_21_sp4_h_l_5
T_19_21_lc_trk_g2_5
T_19_21_wire_logic_cluster/lc_4/in_3

T_21_22_wire_logic_cluster/lc_7/out
T_21_22_lc_trk_g2_7
T_21_22_wire_logic_cluster/lc_4/in_3

End 

Net : ADC_VAC.n21158
T_9_21_wire_logic_cluster/lc_5/out
T_9_17_sp4_v_t_47
T_9_21_sp4_v_t_43
T_9_22_lc_trk_g3_3
T_9_22_wire_logic_cluster/lc_3/cen

End 

Net : acadc_skipCount_1
T_16_20_wire_logic_cluster/lc_5/out
T_16_20_lc_trk_g2_5
T_16_20_wire_logic_cluster/lc_6/in_3

T_16_20_wire_logic_cluster/lc_5/out
T_17_20_sp4_h_l_10
T_20_20_sp4_v_t_47
T_20_21_lc_trk_g2_7
T_20_21_wire_logic_cluster/lc_4/in_1

T_16_20_wire_logic_cluster/lc_5/out
T_16_20_lc_trk_g2_5
T_16_20_wire_logic_cluster/lc_5/in_0

End 

Net : ADC_IAC.n12
T_10_23_wire_logic_cluster/lc_7/out
T_11_21_sp4_v_t_42
T_11_22_lc_trk_g2_2
T_11_22_wire_logic_cluster/lc_0/cen

T_10_23_wire_logic_cluster/lc_7/out
T_11_21_sp4_v_t_42
T_11_22_lc_trk_g2_2
T_11_22_wire_logic_cluster/lc_0/cen

End 

Net : ADC_IAC.n17
T_11_24_wire_logic_cluster/lc_7/out
T_10_23_lc_trk_g3_7
T_10_23_wire_logic_cluster/lc_7/in_3

End 

Net : n19778
T_18_19_wire_logic_cluster/lc_4/cout
T_18_19_wire_logic_cluster/lc_5/in_3

Net : comm_index_2
T_23_16_wire_logic_cluster/lc_2/out
T_23_13_sp4_v_t_44
T_22_15_lc_trk_g2_1
T_22_15_wire_logic_cluster/lc_3/in_0

T_23_16_wire_logic_cluster/lc_2/out
T_23_15_sp4_v_t_36
T_20_15_sp4_h_l_1
T_21_15_lc_trk_g2_1
T_21_15_wire_logic_cluster/lc_6/in_3

T_23_16_wire_logic_cluster/lc_2/out
T_21_16_sp4_h_l_1
T_21_16_lc_trk_g1_4
T_21_16_wire_logic_cluster/lc_5/in_0

T_23_16_wire_logic_cluster/lc_2/out
T_21_16_sp4_h_l_1
T_20_16_lc_trk_g1_1
T_20_16_wire_logic_cluster/lc_5/in_1

T_23_16_wire_logic_cluster/lc_2/out
T_23_16_sp4_h_l_9
T_22_16_sp4_v_t_44
T_21_18_lc_trk_g2_1
T_21_18_wire_logic_cluster/lc_5/in_0

T_23_16_wire_logic_cluster/lc_2/out
T_23_16_sp4_h_l_9
T_22_16_sp4_v_t_44
T_21_17_lc_trk_g3_4
T_21_17_wire_logic_cluster/lc_6/in_1

T_23_16_wire_logic_cluster/lc_2/out
T_23_16_sp4_h_l_9
T_22_16_sp4_v_t_44
T_22_19_lc_trk_g1_4
T_22_19_wire_logic_cluster/lc_6/in_1

T_23_16_wire_logic_cluster/lc_2/out
T_23_15_sp4_v_t_36
T_23_18_lc_trk_g0_4
T_23_18_input_2_2
T_23_18_wire_logic_cluster/lc_2/in_2

T_23_16_wire_logic_cluster/lc_2/out
T_23_16_sp4_h_l_9
T_22_16_sp4_v_t_44
T_21_17_lc_trk_g3_4
T_21_17_wire_logic_cluster/lc_5/in_0

T_23_16_wire_logic_cluster/lc_2/out
T_23_16_sp4_h_l_9
T_22_16_sp4_v_t_44
T_22_20_lc_trk_g0_1
T_22_20_wire_logic_cluster/lc_3/in_0

T_23_16_wire_logic_cluster/lc_2/out
T_23_16_sp4_h_l_9
T_22_16_sp4_v_t_44
T_22_20_lc_trk_g0_1
T_22_20_wire_logic_cluster/lc_4/in_1

T_23_16_wire_logic_cluster/lc_2/out
T_23_16_sp4_h_l_9
T_22_16_sp4_v_t_44
T_22_19_lc_trk_g1_4
T_22_19_wire_logic_cluster/lc_4/in_3

T_23_16_wire_logic_cluster/lc_2/out
T_23_16_sp4_h_l_9
T_22_16_sp4_v_t_44
T_21_17_lc_trk_g3_4
T_21_17_wire_logic_cluster/lc_1/in_0

T_23_16_wire_logic_cluster/lc_2/out
T_23_16_sp4_h_l_9
T_22_16_sp4_v_t_44
T_22_19_lc_trk_g1_4
T_22_19_wire_logic_cluster/lc_5/in_0

T_23_16_wire_logic_cluster/lc_2/out
T_21_16_sp4_h_l_1
T_20_12_sp4_v_t_36
T_20_14_lc_trk_g3_1
T_20_14_wire_logic_cluster/lc_2/in_0

T_23_16_wire_logic_cluster/lc_2/out
T_23_16_sp4_h_l_9
T_22_16_sp4_v_t_44
T_22_20_lc_trk_g0_1
T_22_20_wire_logic_cluster/lc_2/in_1

T_23_16_wire_logic_cluster/lc_2/out
T_23_16_sp4_h_l_9
T_22_16_sp4_v_t_44
T_21_18_lc_trk_g2_1
T_21_18_wire_logic_cluster/lc_0/in_3

T_23_16_wire_logic_cluster/lc_2/out
T_21_16_sp4_h_l_1
T_20_16_lc_trk_g1_1
T_20_16_wire_logic_cluster/lc_4/in_0

T_23_16_wire_logic_cluster/lc_2/out
T_21_16_sp4_h_l_1
T_21_16_lc_trk_g1_4
T_21_16_wire_logic_cluster/lc_4/in_3

T_23_16_wire_logic_cluster/lc_2/out
T_23_16_lc_trk_g3_2
T_23_16_wire_logic_cluster/lc_2/in_3

End 

Net : comm_spi.imosi
T_18_11_wire_logic_cluster/lc_4/out
T_17_10_lc_trk_g2_4
T_17_10_wire_logic_cluster/lc_5/in_3

T_18_11_wire_logic_cluster/lc_4/out
T_19_10_lc_trk_g3_4
T_19_10_wire_logic_cluster/lc_5/in_0

End 

Net : comm_rx_buf_0
T_17_10_wire_logic_cluster/lc_6/out
T_17_9_sp4_v_t_44
T_17_13_sp4_v_t_37
T_18_17_sp4_h_l_0
T_21_17_sp4_v_t_40
T_22_17_sp4_h_l_10
T_22_17_lc_trk_g0_7
T_22_17_wire_logic_cluster/lc_0/in_3

T_17_10_wire_logic_cluster/lc_6/out
T_17_9_sp4_v_t_44
T_17_13_sp4_v_t_37
T_18_17_sp4_h_l_0
T_21_13_sp4_v_t_37
T_22_13_sp4_h_l_5
T_22_13_lc_trk_g1_0
T_22_13_wire_logic_cluster/lc_0/in_3

T_17_10_wire_logic_cluster/lc_6/out
T_17_9_sp4_v_t_44
T_17_13_sp4_v_t_37
T_18_17_sp4_h_l_0
T_21_17_sp4_v_t_40
T_21_19_lc_trk_g3_5
T_21_19_wire_logic_cluster/lc_0/in_0

T_17_10_wire_logic_cluster/lc_6/out
T_17_9_sp4_v_t_44
T_17_13_sp4_v_t_37
T_18_17_sp4_h_l_0
T_21_17_sp4_v_t_40
T_20_20_lc_trk_g3_0
T_20_20_wire_logic_cluster/lc_4/in_1

T_17_10_wire_logic_cluster/lc_6/out
T_17_9_sp4_v_t_44
T_17_13_sp4_v_t_37
T_18_17_sp4_h_l_0
T_21_17_sp4_v_t_40
T_21_20_lc_trk_g1_0
T_21_20_wire_logic_cluster/lc_6/in_1

T_17_10_wire_logic_cluster/lc_6/out
T_17_9_sp4_v_t_44
T_17_13_sp4_v_t_37
T_18_17_sp4_h_l_0
T_21_13_sp4_v_t_37
T_21_14_lc_trk_g2_5
T_21_14_wire_logic_cluster/lc_0/in_3

T_17_10_wire_logic_cluster/lc_6/out
T_17_9_sp4_v_t_44
T_17_13_sp4_v_t_37
T_14_17_sp4_h_l_5
T_14_17_lc_trk_g0_0
T_14_17_wire_logic_cluster/lc_3/in_1

T_17_10_wire_logic_cluster/lc_6/out
T_8_10_sp12_h_l_0
T_19_10_sp12_v_t_23
T_19_19_lc_trk_g2_7
T_19_19_wire_logic_cluster/lc_6/in_3

T_17_10_wire_logic_cluster/lc_6/out
T_8_10_sp12_h_l_0
T_19_10_sp12_v_t_23
T_19_15_lc_trk_g3_7
T_19_15_wire_logic_cluster/lc_6/in_0

End 

Net : comm_spi.n23089_cascade_
T_17_10_wire_logic_cluster/lc_5/ltout
T_17_10_wire_logic_cluster/lc_6/in_2

End 

Net : comm_spi.n23092
T_21_12_wire_logic_cluster/lc_6/out
T_21_11_sp4_v_t_44
T_18_11_sp4_h_l_9
T_18_11_lc_trk_g1_4
T_18_11_wire_logic_cluster/lc_4/in_3

T_21_12_wire_logic_cluster/lc_6/out
T_21_12_lc_trk_g2_6
T_21_12_wire_logic_cluster/lc_6/in_0

T_21_12_wire_logic_cluster/lc_6/out
T_21_11_sp4_v_t_44
T_18_11_sp4_h_l_9
T_17_7_sp4_v_t_44
T_17_9_lc_trk_g2_1
T_17_9_wire_logic_cluster/lc_0/in_3

T_21_12_wire_logic_cluster/lc_6/out
T_21_11_sp4_v_t_44
T_18_11_sp4_h_l_9
T_17_7_sp4_v_t_44
T_16_9_lc_trk_g0_2
T_16_9_wire_logic_cluster/lc_1/in_3

End 

Net : comm_spi.n23089
T_17_10_wire_logic_cluster/lc_5/out
T_17_10_lc_trk_g3_5
T_17_10_wire_logic_cluster/lc_5/in_1

End 

Net : acadc_skipCount_0
T_16_20_wire_logic_cluster/lc_3/out
T_17_21_lc_trk_g3_3
T_17_21_wire_logic_cluster/lc_1/in_3

T_16_20_wire_logic_cluster/lc_3/out
T_10_20_sp12_h_l_1
T_20_20_lc_trk_g0_6
T_20_20_wire_logic_cluster/lc_7/in_1

T_16_20_wire_logic_cluster/lc_3/out
T_16_20_lc_trk_g1_3
T_16_20_wire_logic_cluster/lc_3/in_3

End 

Net : comm_state_3
T_22_16_wire_logic_cluster/lc_4/out
T_20_16_sp4_h_l_5
T_19_16_lc_trk_g0_5
T_19_16_wire_logic_cluster/lc_6/in_3

T_22_16_wire_logic_cluster/lc_4/out
T_20_16_sp4_h_l_5
T_19_16_sp4_v_t_46
T_18_18_lc_trk_g0_0
T_18_18_wire_logic_cluster/lc_7/in_1

T_22_16_wire_logic_cluster/lc_4/out
T_23_16_sp4_h_l_8
T_19_16_sp4_h_l_8
T_18_16_sp4_v_t_39
T_17_17_lc_trk_g2_7
T_17_17_wire_logic_cluster/lc_6/in_3

T_22_16_wire_logic_cluster/lc_4/out
T_21_16_sp4_h_l_0
T_20_16_sp4_v_t_43
T_20_18_lc_trk_g3_6
T_20_18_wire_logic_cluster/lc_2/in_1

T_22_16_wire_logic_cluster/lc_4/out
T_22_8_sp12_v_t_23
T_22_12_lc_trk_g2_0
T_22_12_wire_logic_cluster/lc_5/in_3

T_22_16_wire_logic_cluster/lc_4/out
T_22_12_sp4_v_t_45
T_19_12_sp4_h_l_8
T_20_12_lc_trk_g2_0
T_20_12_wire_logic_cluster/lc_7/in_3

T_22_16_wire_logic_cluster/lc_4/out
T_21_16_sp4_h_l_0
T_20_16_sp4_v_t_43
T_17_20_sp4_h_l_6
T_16_20_sp4_v_t_37
T_16_21_lc_trk_g2_5
T_16_21_wire_logic_cluster/lc_2/in_1

T_22_16_wire_logic_cluster/lc_4/out
T_23_16_sp4_h_l_8
T_19_16_sp4_h_l_8
T_18_16_sp4_v_t_39
T_17_17_lc_trk_g2_7
T_17_17_wire_logic_cluster/lc_0/in_3

T_22_16_wire_logic_cluster/lc_4/out
T_22_16_lc_trk_g0_4
T_22_16_wire_logic_cluster/lc_7/in_3

T_22_16_wire_logic_cluster/lc_4/out
T_22_14_sp4_v_t_37
T_23_18_sp4_h_l_0
T_19_18_sp4_h_l_8
T_18_18_sp4_v_t_45
T_17_21_lc_trk_g3_5
T_17_21_wire_logic_cluster/lc_4/in_0

T_22_16_wire_logic_cluster/lc_4/out
T_22_14_sp4_v_t_37
T_23_18_sp4_h_l_0
T_19_18_sp4_h_l_8
T_18_18_sp4_v_t_45
T_17_22_lc_trk_g2_0
T_17_22_wire_logic_cluster/lc_3/in_1

T_22_16_wire_logic_cluster/lc_4/out
T_22_14_sp4_v_t_37
T_23_18_sp4_h_l_0
T_19_18_sp4_h_l_8
T_18_18_sp4_v_t_45
T_17_21_lc_trk_g3_5
T_17_21_wire_logic_cluster/lc_0/in_0

T_22_16_wire_logic_cluster/lc_4/out
T_22_14_sp4_v_t_37
T_23_18_sp4_h_l_0
T_19_18_sp4_h_l_8
T_18_18_sp4_v_t_45
T_18_22_sp4_v_t_41
T_18_25_lc_trk_g0_1
T_18_25_wire_logic_cluster/lc_7/in_0

T_22_16_wire_logic_cluster/lc_4/out
T_22_14_sp4_v_t_37
T_23_18_sp4_h_l_0
T_19_18_sp4_h_l_8
T_18_18_sp4_v_t_45
T_18_22_sp4_v_t_41
T_18_25_lc_trk_g0_1
T_18_25_wire_logic_cluster/lc_4/in_1

T_22_16_wire_logic_cluster/lc_4/out
T_22_14_sp4_v_t_37
T_23_18_sp4_h_l_0
T_19_18_sp4_h_l_8
T_18_18_sp4_v_t_45
T_18_22_sp4_v_t_41
T_18_25_lc_trk_g0_1
T_18_25_wire_logic_cluster/lc_0/in_1

T_22_16_wire_logic_cluster/lc_4/out
T_20_16_sp4_h_l_5
T_19_16_sp4_v_t_46
T_19_20_sp4_v_t_42
T_19_22_lc_trk_g2_7
T_19_22_wire_logic_cluster/lc_5/in_0

T_22_16_wire_logic_cluster/lc_4/out
T_20_16_sp4_h_l_5
T_19_16_sp4_v_t_46
T_19_20_sp4_v_t_42
T_19_21_lc_trk_g3_2
T_19_21_wire_logic_cluster/lc_2/in_3

T_22_16_wire_logic_cluster/lc_4/out
T_22_8_sp12_v_t_23
T_22_20_sp12_v_t_23
T_22_23_lc_trk_g3_3
T_22_23_wire_logic_cluster/lc_3/in_3

T_22_16_wire_logic_cluster/lc_4/out
T_20_16_sp4_h_l_5
T_19_16_sp4_v_t_46
T_19_20_sp4_v_t_42
T_19_24_sp4_v_t_42
T_19_25_lc_trk_g2_2
T_19_25_input_2_0
T_19_25_wire_logic_cluster/lc_0/in_2

T_22_16_wire_logic_cluster/lc_4/out
T_20_16_sp4_h_l_5
T_16_16_sp4_h_l_5
T_15_16_sp4_v_t_40
T_15_17_lc_trk_g3_0
T_15_17_wire_logic_cluster/lc_4/in_3

T_22_16_wire_logic_cluster/lc_4/out
T_23_16_sp4_h_l_8
T_19_16_sp4_h_l_8
T_18_16_sp4_v_t_39
T_15_20_sp4_h_l_7
T_14_20_sp4_v_t_36
T_13_22_lc_trk_g0_1
T_13_22_wire_logic_cluster/lc_0/in_1

T_22_16_wire_logic_cluster/lc_4/out
T_23_16_sp4_h_l_8
T_19_16_sp4_h_l_8
T_15_16_sp4_h_l_11
T_14_16_sp4_v_t_40
T_13_17_lc_trk_g3_0
T_13_17_wire_logic_cluster/lc_0/in_1

T_22_16_wire_logic_cluster/lc_4/out
T_22_14_sp4_v_t_37
T_22_18_sp4_v_t_45
T_21_22_lc_trk_g2_0
T_21_22_wire_logic_cluster/lc_6/in_0

T_22_16_wire_logic_cluster/lc_4/out
T_22_14_sp4_v_t_37
T_22_18_lc_trk_g0_0
T_22_18_wire_logic_cluster/lc_7/in_1

T_22_16_wire_logic_cluster/lc_4/out
T_23_16_sp4_h_l_8
T_19_16_sp4_h_l_8
T_15_16_sp4_h_l_11
T_11_16_sp4_h_l_7
T_13_16_lc_trk_g3_2
T_13_16_wire_logic_cluster/lc_4/in_3

T_22_16_wire_logic_cluster/lc_4/out
T_23_16_sp4_h_l_8
T_19_16_sp4_h_l_8
T_15_16_sp4_h_l_11
T_14_16_sp4_v_t_40
T_13_17_lc_trk_g3_0
T_13_17_input_2_1
T_13_17_wire_logic_cluster/lc_1/in_2

T_22_16_wire_logic_cluster/lc_4/out
T_22_14_sp4_v_t_37
T_23_18_sp4_h_l_0
T_19_18_sp4_h_l_8
T_18_18_sp4_v_t_45
T_17_20_lc_trk_g0_3
T_17_20_wire_logic_cluster/lc_2/in_3

T_22_16_wire_logic_cluster/lc_4/out
T_23_16_sp4_h_l_8
T_19_16_sp4_h_l_8
T_15_16_sp4_h_l_11
T_14_16_sp4_v_t_40
T_13_17_lc_trk_g3_0
T_13_17_wire_logic_cluster/lc_2/in_1

T_22_16_wire_logic_cluster/lc_4/out
T_22_12_sp4_v_t_45
T_19_12_sp4_h_l_8
T_20_12_lc_trk_g2_0
T_20_12_wire_logic_cluster/lc_3/in_3

T_22_16_wire_logic_cluster/lc_4/out
T_23_16_sp4_h_l_8
T_19_16_sp4_h_l_8
T_15_16_sp4_h_l_11
T_14_16_sp4_v_t_40
T_14_17_lc_trk_g2_0
T_14_17_wire_logic_cluster/lc_7/in_1

T_22_16_wire_logic_cluster/lc_4/out
T_23_16_sp4_h_l_8
T_19_16_sp4_h_l_8
T_15_16_sp4_h_l_11
T_14_16_sp4_v_t_40
T_13_19_lc_trk_g3_0
T_13_19_wire_logic_cluster/lc_1/in_0

T_22_16_wire_logic_cluster/lc_4/out
T_23_16_sp4_h_l_8
T_19_16_sp4_h_l_8
T_15_16_sp4_h_l_11
T_14_16_sp4_v_t_40
T_13_17_lc_trk_g3_0
T_13_17_input_2_3
T_13_17_wire_logic_cluster/lc_3/in_2

T_22_16_wire_logic_cluster/lc_4/out
T_22_14_sp4_v_t_37
T_23_18_sp4_h_l_0
T_19_18_sp4_h_l_8
T_18_18_sp4_v_t_45
T_17_21_lc_trk_g3_5
T_17_21_wire_logic_cluster/lc_7/in_3

T_22_16_wire_logic_cluster/lc_4/out
T_23_16_sp4_h_l_8
T_19_16_sp4_h_l_8
T_18_12_sp4_v_t_36
T_17_13_lc_trk_g2_4
T_17_13_wire_logic_cluster/lc_0/in_0

T_22_16_wire_logic_cluster/lc_4/out
T_23_16_sp4_h_l_8
T_19_16_sp4_h_l_8
T_15_16_sp4_h_l_11
T_14_16_sp4_v_t_40
T_13_17_lc_trk_g3_0
T_13_17_wire_logic_cluster/lc_4/in_1

T_22_16_wire_logic_cluster/lc_4/out
T_22_14_sp4_v_t_37
T_22_18_sp4_v_t_45
T_21_22_lc_trk_g2_0
T_21_22_wire_logic_cluster/lc_7/in_3

T_22_16_wire_logic_cluster/lc_4/out
T_20_16_sp4_h_l_5
T_19_16_sp4_v_t_46
T_18_18_lc_trk_g0_0
T_18_18_wire_logic_cluster/lc_6/in_0

T_22_16_wire_logic_cluster/lc_4/out
T_23_16_sp4_h_l_8
T_19_16_sp4_h_l_8
T_15_16_sp4_h_l_11
T_14_16_sp4_v_t_40
T_13_17_lc_trk_g3_0
T_13_17_input_2_5
T_13_17_wire_logic_cluster/lc_5/in_2

T_22_16_wire_logic_cluster/lc_4/out
T_22_16_lc_trk_g0_4
T_22_16_wire_logic_cluster/lc_3/in_1

T_22_16_wire_logic_cluster/lc_4/out
T_23_16_sp4_h_l_8
T_19_16_sp4_h_l_8
T_15_16_sp4_h_l_11
T_14_16_sp4_v_t_40
T_13_17_lc_trk_g3_0
T_13_17_wire_logic_cluster/lc_6/in_1

T_22_16_wire_logic_cluster/lc_4/out
T_22_14_sp4_v_t_37
T_23_18_sp4_h_l_0
T_19_18_sp4_h_l_8
T_18_18_sp4_v_t_45
T_17_21_lc_trk_g3_5
T_17_21_wire_logic_cluster/lc_3/in_3

T_22_16_wire_logic_cluster/lc_4/out
T_23_16_sp4_h_l_8
T_19_16_sp4_h_l_8
T_15_16_sp4_h_l_11
T_14_16_sp4_v_t_40
T_13_17_lc_trk_g3_0
T_13_17_input_2_7
T_13_17_wire_logic_cluster/lc_7/in_2

T_22_16_wire_logic_cluster/lc_4/out
T_21_16_sp4_h_l_0
T_20_16_sp4_v_t_43
T_20_18_lc_trk_g2_6
T_20_18_wire_logic_cluster/lc_5/in_3

T_22_16_wire_logic_cluster/lc_4/out
T_20_16_sp4_h_l_5
T_19_16_lc_trk_g0_5
T_19_16_wire_logic_cluster/lc_3/in_0

T_22_16_wire_logic_cluster/lc_4/out
T_20_16_sp4_h_l_5
T_16_16_sp4_h_l_5
T_17_16_lc_trk_g2_5
T_17_16_wire_logic_cluster/lc_5/in_0

T_22_16_wire_logic_cluster/lc_4/out
T_22_12_sp4_v_t_45
T_19_12_sp4_h_l_8
T_20_12_lc_trk_g2_0
T_20_12_wire_logic_cluster/lc_4/in_0

T_22_16_wire_logic_cluster/lc_4/out
T_22_12_sp4_v_t_45
T_19_12_sp4_h_l_8
T_20_12_lc_trk_g2_0
T_20_12_wire_logic_cluster/lc_6/in_0

T_22_16_wire_logic_cluster/lc_4/out
T_23_16_sp4_h_l_8
T_19_16_sp4_h_l_8
T_15_16_sp4_h_l_11
T_14_16_sp4_v_t_40
T_13_18_lc_trk_g0_5
T_13_18_wire_logic_cluster/lc_0/in_1

T_22_16_wire_logic_cluster/lc_4/out
T_22_14_sp4_v_t_37
T_22_18_sp4_v_t_45
T_21_20_lc_trk_g2_0
T_21_20_wire_logic_cluster/lc_1/in_3

T_22_16_wire_logic_cluster/lc_4/out
T_21_16_sp4_h_l_0
T_20_16_sp4_v_t_43
T_20_18_lc_trk_g2_6
T_20_18_wire_logic_cluster/lc_6/in_0

T_22_16_wire_logic_cluster/lc_4/out
T_21_16_sp4_h_l_0
T_20_12_sp4_v_t_37
T_20_13_lc_trk_g3_5
T_20_13_wire_logic_cluster/lc_1/in_1

T_22_16_wire_logic_cluster/lc_4/out
T_22_14_sp4_v_t_37
T_22_18_sp4_v_t_45
T_22_21_lc_trk_g1_5
T_22_21_wire_logic_cluster/lc_7/in_1

T_22_16_wire_logic_cluster/lc_4/out
T_23_16_sp4_h_l_8
T_19_16_sp4_h_l_8
T_15_16_sp4_h_l_11
T_14_16_sp4_v_t_40
T_13_18_lc_trk_g1_5
T_13_18_wire_logic_cluster/lc_1/in_1

T_22_16_wire_logic_cluster/lc_4/out
T_23_16_sp4_h_l_8
T_19_16_sp4_h_l_8
T_15_16_sp4_h_l_11
T_14_16_sp4_v_t_40
T_13_18_lc_trk_g0_5
T_13_18_wire_logic_cluster/lc_2/in_1

T_22_16_wire_logic_cluster/lc_4/out
T_23_15_sp4_v_t_41
T_23_19_sp4_v_t_37
T_23_21_lc_trk_g3_0
T_23_21_wire_logic_cluster/lc_4/in_3

T_22_16_wire_logic_cluster/lc_4/out
T_23_16_sp4_h_l_8
T_19_16_sp4_h_l_8
T_15_16_sp4_h_l_11
T_14_16_sp4_v_t_40
T_13_18_lc_trk_g1_5
T_13_18_wire_logic_cluster/lc_3/in_1

T_22_16_wire_logic_cluster/lc_4/out
T_21_16_sp4_h_l_0
T_20_12_sp4_v_t_37
T_20_13_lc_trk_g3_5
T_20_13_input_2_2
T_20_13_wire_logic_cluster/lc_2/in_2

T_22_16_wire_logic_cluster/lc_4/out
T_22_14_sp4_v_t_37
T_22_18_lc_trk_g0_0
T_22_18_wire_logic_cluster/lc_3/in_1

T_22_16_wire_logic_cluster/lc_4/out
T_23_16_sp4_h_l_8
T_19_16_sp4_h_l_8
T_15_16_sp4_h_l_11
T_14_16_sp4_v_t_40
T_13_18_lc_trk_g0_5
T_13_18_wire_logic_cluster/lc_4/in_1

T_22_16_wire_logic_cluster/lc_4/out
T_22_8_sp12_v_t_23
T_22_19_lc_trk_g3_3
T_22_19_wire_logic_cluster/lc_7/in_3

T_22_16_wire_logic_cluster/lc_4/out
T_23_16_sp4_h_l_8
T_19_16_sp4_h_l_8
T_15_16_sp4_h_l_11
T_14_16_sp4_v_t_40
T_13_18_lc_trk_g1_5
T_13_18_wire_logic_cluster/lc_5/in_1

T_22_16_wire_logic_cluster/lc_4/out
T_22_14_sp4_v_t_37
T_23_18_sp4_h_l_0
T_19_18_sp4_h_l_8
T_18_18_sp4_v_t_45
T_18_22_sp4_v_t_41
T_18_25_lc_trk_g0_1
T_18_25_wire_logic_cluster/lc_5/in_0

T_22_16_wire_logic_cluster/lc_4/out
T_23_16_sp4_h_l_8
T_19_16_sp4_h_l_8
T_15_16_sp4_h_l_11
T_14_16_sp4_v_t_40
T_13_18_lc_trk_g0_5
T_13_18_wire_logic_cluster/lc_6/in_1

T_22_16_wire_logic_cluster/lc_4/out
T_22_14_sp4_v_t_37
T_23_18_sp4_h_l_0
T_19_18_sp4_h_l_8
T_18_18_sp4_v_t_45
T_18_22_sp4_v_t_41
T_18_25_lc_trk_g0_1
T_18_25_wire_logic_cluster/lc_6/in_1

T_22_16_wire_logic_cluster/lc_4/out
T_22_14_sp4_v_t_37
T_23_18_sp4_h_l_0
T_19_18_sp4_h_l_8
T_18_18_sp4_v_t_45
T_18_14_sp4_v_t_41
T_18_18_lc_trk_g0_4
T_18_18_wire_logic_cluster/lc_5/s_r

T_22_16_wire_logic_cluster/lc_4/out
T_20_16_sp4_h_l_5
T_19_16_sp4_v_t_46
T_18_18_lc_trk_g0_0
T_18_18_wire_logic_cluster/lc_3/in_1

T_22_16_wire_logic_cluster/lc_4/out
T_22_12_sp4_v_t_45
T_19_12_sp4_h_l_8
T_20_12_lc_trk_g2_0
T_20_12_wire_logic_cluster/lc_2/in_0

T_22_16_wire_logic_cluster/lc_4/out
T_22_14_sp4_v_t_37
T_23_18_sp4_h_l_0
T_19_18_sp4_h_l_8
T_18_18_sp4_v_t_45
T_18_22_sp4_v_t_41
T_18_24_lc_trk_g3_4
T_18_24_input_2_3
T_18_24_wire_logic_cluster/lc_3/in_2

T_22_16_wire_logic_cluster/lc_4/out
T_21_16_sp4_h_l_0
T_20_16_sp4_v_t_43
T_17_20_sp4_h_l_6
T_16_20_sp4_v_t_37
T_16_21_lc_trk_g2_5
T_16_21_wire_logic_cluster/lc_0/in_1

T_22_16_wire_logic_cluster/lc_4/out
T_21_16_sp4_h_l_0
T_20_16_sp4_v_t_43
T_17_20_sp4_h_l_6
T_16_20_sp4_v_t_37
T_15_21_lc_trk_g2_5
T_15_21_wire_logic_cluster/lc_6/in_1

T_22_16_wire_logic_cluster/lc_4/out
T_23_15_sp4_v_t_41
T_20_19_sp4_h_l_4
T_16_19_sp4_h_l_7
T_12_19_sp4_h_l_10
T_12_19_lc_trk_g0_7
T_12_19_wire_logic_cluster/lc_3/in_0

T_22_16_wire_logic_cluster/lc_4/out
T_22_14_sp4_v_t_37
T_23_18_sp4_h_l_0
T_19_18_sp4_h_l_8
T_18_18_sp4_v_t_45
T_18_22_lc_trk_g0_0
T_18_22_wire_logic_cluster/lc_3/in_1

T_22_16_wire_logic_cluster/lc_4/out
T_22_14_sp4_v_t_37
T_23_18_sp4_h_l_0
T_19_18_sp4_h_l_8
T_18_18_sp4_v_t_45
T_17_22_lc_trk_g2_0
T_17_22_wire_logic_cluster/lc_7/in_1

T_22_16_wire_logic_cluster/lc_4/out
T_23_16_sp4_h_l_8
T_19_16_sp4_h_l_8
T_15_16_sp4_h_l_11
T_14_16_sp4_v_t_40
T_13_18_lc_trk_g0_5
T_13_18_input_2_7
T_13_18_wire_logic_cluster/lc_7/in_2

T_22_16_wire_logic_cluster/lc_4/out
T_23_15_sp4_v_t_41
T_20_19_sp4_h_l_4
T_16_19_sp4_h_l_7
T_12_19_sp4_h_l_10
T_12_19_lc_trk_g0_7
T_12_19_wire_logic_cluster/lc_0/in_1

T_22_16_wire_logic_cluster/lc_4/out
T_23_15_sp4_v_t_41
T_20_19_sp4_h_l_4
T_16_19_sp4_h_l_7
T_12_19_sp4_h_l_10
T_12_19_lc_trk_g0_7
T_12_19_wire_logic_cluster/lc_2/in_3

T_22_16_wire_logic_cluster/lc_4/out
T_20_16_sp4_h_l_5
T_19_16_sp4_v_t_46
T_19_20_sp4_v_t_42
T_18_23_lc_trk_g3_2
T_18_23_wire_logic_cluster/lc_3/in_0

T_22_16_wire_logic_cluster/lc_4/out
T_20_16_sp4_h_l_5
T_19_16_sp4_v_t_46
T_19_20_sp4_v_t_42
T_18_23_lc_trk_g3_2
T_18_23_wire_logic_cluster/lc_7/in_0

T_22_16_wire_logic_cluster/lc_4/out
T_22_14_sp4_v_t_37
T_22_18_sp4_v_t_45
T_22_22_sp4_v_t_46
T_21_23_lc_trk_g3_6
T_21_23_wire_logic_cluster/lc_0/in_1

T_22_16_wire_logic_cluster/lc_4/out
T_20_16_sp4_h_l_5
T_19_16_sp4_v_t_46
T_19_20_sp4_v_t_42
T_18_23_lc_trk_g3_2
T_18_23_wire_logic_cluster/lc_2/in_1

T_22_16_wire_logic_cluster/lc_4/out
T_21_16_sp4_h_l_0
T_20_16_sp4_v_t_43
T_17_20_sp4_h_l_6
T_16_20_lc_trk_g0_6
T_16_20_input_2_2
T_16_20_wire_logic_cluster/lc_2/in_2

T_22_16_wire_logic_cluster/lc_4/out
T_23_15_lc_trk_g2_4
T_23_15_wire_logic_cluster/lc_3/in_1

T_22_16_wire_logic_cluster/lc_4/out
T_20_16_sp4_h_l_5
T_19_16_sp4_v_t_46
T_19_20_sp4_v_t_42
T_19_21_lc_trk_g3_2
T_19_21_wire_logic_cluster/lc_0/in_3

T_22_16_wire_logic_cluster/lc_4/out
T_20_16_sp4_h_l_5
T_19_16_sp4_v_t_46
T_19_20_sp4_v_t_42
T_18_23_lc_trk_g3_2
T_18_23_wire_logic_cluster/lc_6/in_3

T_22_16_wire_logic_cluster/lc_4/out
T_22_14_sp4_v_t_37
T_22_18_sp4_v_t_45
T_21_20_lc_trk_g2_0
T_21_20_wire_logic_cluster/lc_6/in_0

T_22_16_wire_logic_cluster/lc_4/out
T_21_16_sp4_h_l_0
T_20_16_sp4_v_t_43
T_20_18_lc_trk_g3_6
T_20_18_wire_logic_cluster/lc_7/in_0

T_22_16_wire_logic_cluster/lc_4/out
T_23_15_sp4_v_t_41
T_23_19_sp4_v_t_37
T_23_20_lc_trk_g2_5
T_23_20_wire_logic_cluster/lc_0/in_1

T_22_16_wire_logic_cluster/lc_4/out
T_22_14_sp4_v_t_37
T_22_18_sp4_v_t_45
T_21_20_lc_trk_g0_3
T_21_20_input_2_7
T_21_20_wire_logic_cluster/lc_7/in_2

T_22_16_wire_logic_cluster/lc_4/out
T_23_15_sp4_v_t_41
T_23_19_sp4_v_t_37
T_23_21_lc_trk_g3_0
T_23_21_wire_logic_cluster/lc_0/in_3

T_22_16_wire_logic_cluster/lc_4/out
T_22_12_sp4_v_t_45
T_22_14_lc_trk_g3_0
T_22_14_wire_logic_cluster/lc_7/in_0

T_22_16_wire_logic_cluster/lc_4/out
T_22_14_sp4_v_t_37
T_22_18_lc_trk_g0_0
T_22_18_wire_logic_cluster/lc_4/in_0

T_22_16_wire_logic_cluster/lc_4/out
T_23_15_sp4_v_t_41
T_23_19_lc_trk_g0_4
T_23_19_wire_logic_cluster/lc_5/in_1

T_22_16_wire_logic_cluster/lc_4/out
T_23_15_sp4_v_t_41
T_23_18_lc_trk_g0_1
T_23_18_input_2_5
T_23_18_wire_logic_cluster/lc_5/in_2

T_22_16_wire_logic_cluster/lc_4/out
T_22_16_lc_trk_g0_4
T_22_16_wire_logic_cluster/lc_4/in_0

T_22_16_wire_logic_cluster/lc_4/out
T_21_15_lc_trk_g2_4
T_21_15_wire_logic_cluster/lc_1/in_3

End 

Net : n4_adj_1589
T_22_15_wire_logic_cluster/lc_2/out
T_22_15_lc_trk_g3_2
T_22_15_wire_logic_cluster/lc_6/in_1

End 

Net : ADC_VAC.n17
T_10_20_wire_logic_cluster/lc_2/out
T_9_21_lc_trk_g0_2
T_9_21_wire_logic_cluster/lc_7/in_3

End 

Net : ADC_VAC.n12
T_9_21_wire_logic_cluster/lc_7/out
T_10_20_sp4_v_t_47
T_10_22_lc_trk_g2_2
T_10_22_wire_logic_cluster/lc_6/cen

T_9_21_wire_logic_cluster/lc_7/out
T_10_20_sp4_v_t_47
T_10_22_lc_trk_g2_2
T_10_22_wire_logic_cluster/lc_6/cen

End 

Net : n22437
T_14_21_wire_logic_cluster/lc_0/out
T_14_21_lc_trk_g2_0
T_14_21_wire_logic_cluster/lc_7/in_3

End 

Net : eis_state_2_N_392_1
T_14_21_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g2_5
T_14_21_wire_logic_cluster/lc_0/in_3

End 

Net : n21147
T_18_18_wire_logic_cluster/lc_7/out
T_19_16_sp4_v_t_42
T_20_16_sp4_h_l_7
T_22_16_lc_trk_g3_2
T_22_16_wire_logic_cluster/lc_6/in_1

T_18_18_wire_logic_cluster/lc_7/out
T_19_15_sp4_v_t_39
T_20_15_sp4_h_l_7
T_22_15_lc_trk_g2_2
T_22_15_wire_logic_cluster/lc_7/in_1

End 

Net : n4_adj_1455
T_14_16_wire_logic_cluster/lc_2/out
T_14_16_sp4_h_l_9
T_18_16_sp4_h_l_5
T_22_16_sp4_h_l_5
T_22_16_lc_trk_g0_0
T_22_16_wire_logic_cluster/lc_6/in_0

End 

Net : n19777
T_18_19_wire_logic_cluster/lc_3/cout
T_18_19_wire_logic_cluster/lc_4/in_3

Net : comm_spi.n14811
T_20_14_wire_logic_cluster/lc_5/out
T_20_7_sp12_v_t_22
T_20_9_lc_trk_g2_5
T_20_9_wire_logic_cluster/lc_0/in_3

T_20_14_wire_logic_cluster/lc_5/out
T_20_7_sp12_v_t_22
T_20_8_lc_trk_g3_6
T_20_8_wire_logic_cluster/lc_0/in_3

T_20_14_wire_logic_cluster/lc_5/out
T_20_14_lc_trk_g2_5
T_20_14_wire_logic_cluster/lc_5/in_0

T_20_14_wire_logic_cluster/lc_5/out
T_20_7_sp12_v_t_22
T_20_8_sp4_v_t_44
T_19_9_lc_trk_g3_4
T_19_9_wire_logic_cluster/lc_6/in_3

T_20_14_wire_logic_cluster/lc_5/out
T_20_7_sp12_v_t_22
T_20_8_sp4_v_t_44
T_21_8_sp4_h_l_9
T_21_8_lc_trk_g1_4
T_21_8_wire_logic_cluster/lc_4/in_3

T_20_14_wire_logic_cluster/lc_5/out
T_20_7_sp12_v_t_22
T_20_8_sp4_v_t_44
T_17_8_sp4_h_l_9
T_18_8_lc_trk_g2_1
T_18_8_wire_logic_cluster/lc_0/in_3

End 

Net : data_index_2
T_18_25_wire_logic_cluster/lc_5/out
T_18_21_sp4_v_t_47
T_19_21_sp4_h_l_10
T_18_21_lc_trk_g1_2
T_18_21_wire_logic_cluster/lc_2/in_1

T_18_25_wire_logic_cluster/lc_5/out
T_18_21_sp4_v_t_47
T_19_21_sp4_h_l_10
T_18_21_lc_trk_g0_2
T_18_21_wire_logic_cluster/lc_2/in_0

T_18_25_wire_logic_cluster/lc_5/out
T_18_24_lc_trk_g1_5
T_18_24_wire_logic_cluster/lc_5/in_3

End 

Net : n21154
T_23_15_wire_logic_cluster/lc_7/out
T_22_15_lc_trk_g3_7
T_22_15_wire_logic_cluster/lc_1/in_1

End 

Net : comm_index_0
T_23_16_wire_logic_cluster/lc_1/out
T_22_15_lc_trk_g3_1
T_22_15_wire_logic_cluster/lc_3/in_1

T_23_16_wire_logic_cluster/lc_1/out
T_22_16_sp4_h_l_10
T_21_16_lc_trk_g0_2
T_21_16_wire_logic_cluster/lc_5/in_1

T_23_16_wire_logic_cluster/lc_1/out
T_22_16_sp4_h_l_10
T_18_16_sp4_h_l_10
T_20_16_lc_trk_g3_7
T_20_16_wire_logic_cluster/lc_6/in_0

T_23_16_wire_logic_cluster/lc_1/out
T_22_16_sp4_h_l_10
T_21_16_sp4_v_t_41
T_21_18_lc_trk_g2_4
T_21_18_wire_logic_cluster/lc_5/in_1

T_23_16_wire_logic_cluster/lc_1/out
T_22_16_sp4_h_l_10
T_21_16_sp4_v_t_41
T_21_12_sp4_v_t_37
T_21_15_lc_trk_g0_5
T_21_15_wire_logic_cluster/lc_4/in_1

T_23_16_wire_logic_cluster/lc_1/out
T_22_16_sp4_h_l_10
T_21_16_sp4_v_t_41
T_21_12_sp4_v_t_37
T_21_15_lc_trk_g0_5
T_21_15_wire_logic_cluster/lc_7/in_0

T_23_16_wire_logic_cluster/lc_1/out
T_22_16_sp4_h_l_10
T_21_16_sp4_v_t_41
T_21_12_sp4_v_t_37
T_20_14_lc_trk_g1_0
T_20_14_wire_logic_cluster/lc_4/in_3

T_23_16_wire_logic_cluster/lc_1/out
T_22_16_sp4_h_l_10
T_21_16_sp4_v_t_41
T_21_17_lc_trk_g2_1
T_21_17_wire_logic_cluster/lc_7/in_0

T_23_16_wire_logic_cluster/lc_1/out
T_23_13_sp12_v_t_22
T_23_20_lc_trk_g3_2
T_23_20_wire_logic_cluster/lc_4/in_1

T_23_16_wire_logic_cluster/lc_1/out
T_22_16_sp4_h_l_10
T_21_16_sp4_v_t_41
T_21_17_lc_trk_g2_1
T_21_17_wire_logic_cluster/lc_2/in_3

T_23_16_wire_logic_cluster/lc_1/out
T_22_16_sp4_h_l_10
T_21_16_sp4_v_t_41
T_20_18_lc_trk_g1_4
T_20_18_wire_logic_cluster/lc_0/in_3

T_23_16_wire_logic_cluster/lc_1/out
T_23_14_sp4_v_t_47
T_22_18_lc_trk_g2_2
T_22_18_wire_logic_cluster/lc_5/in_3

T_23_16_wire_logic_cluster/lc_1/out
T_22_16_sp4_h_l_10
T_21_16_sp4_v_t_41
T_21_18_lc_trk_g2_4
T_21_18_wire_logic_cluster/lc_2/in_0

T_23_16_wire_logic_cluster/lc_1/out
T_23_14_sp4_v_t_47
T_22_18_lc_trk_g2_2
T_22_18_wire_logic_cluster/lc_0/in_0

T_23_16_wire_logic_cluster/lc_1/out
T_22_16_sp4_h_l_10
T_21_16_sp4_v_t_41
T_21_17_lc_trk_g2_1
T_21_17_wire_logic_cluster/lc_4/in_3

T_23_16_wire_logic_cluster/lc_1/out
T_22_16_sp4_h_l_10
T_18_16_sp4_h_l_10
T_20_16_lc_trk_g3_7
T_20_16_wire_logic_cluster/lc_0/in_0

T_23_16_wire_logic_cluster/lc_1/out
T_23_14_sp4_v_t_47
T_22_18_lc_trk_g2_2
T_22_18_wire_logic_cluster/lc_1/in_3

T_23_16_wire_logic_cluster/lc_1/out
T_23_13_sp12_v_t_22
T_23_19_lc_trk_g3_5
T_23_19_wire_logic_cluster/lc_1/in_3

T_23_16_wire_logic_cluster/lc_1/out
T_19_16_sp12_h_l_1
T_19_16_lc_trk_g1_2
T_19_16_input_2_5
T_19_16_wire_logic_cluster/lc_5/in_2

T_23_16_wire_logic_cluster/lc_1/out
T_22_16_sp4_h_l_10
T_21_16_sp4_v_t_41
T_21_17_lc_trk_g2_1
T_21_17_wire_logic_cluster/lc_3/in_0

T_23_16_wire_logic_cluster/lc_1/out
T_22_16_sp4_h_l_10
T_21_16_lc_trk_g0_2
T_21_16_wire_logic_cluster/lc_0/in_0

T_23_16_wire_logic_cluster/lc_1/out
T_23_14_sp4_v_t_47
T_22_18_lc_trk_g2_2
T_22_18_wire_logic_cluster/lc_6/in_0

T_23_16_wire_logic_cluster/lc_1/out
T_22_16_sp4_h_l_10
T_21_16_sp4_v_t_41
T_21_18_lc_trk_g2_4
T_21_18_wire_logic_cluster/lc_1/in_3

T_23_16_wire_logic_cluster/lc_1/out
T_23_14_sp4_v_t_47
T_23_18_sp4_v_t_47
T_22_19_lc_trk_g3_7
T_22_19_wire_logic_cluster/lc_3/in_3

T_23_16_wire_logic_cluster/lc_1/out
T_22_16_sp4_h_l_10
T_18_16_sp4_h_l_10
T_20_16_lc_trk_g3_7
T_20_16_wire_logic_cluster/lc_2/in_0

T_23_16_wire_logic_cluster/lc_1/out
T_23_14_sp4_v_t_47
T_23_18_lc_trk_g1_2
T_23_18_wire_logic_cluster/lc_6/in_3

T_23_16_wire_logic_cluster/lc_1/out
T_23_15_lc_trk_g1_1
T_23_15_wire_logic_cluster/lc_5/in_3

T_23_16_wire_logic_cluster/lc_1/out
T_22_16_sp4_h_l_10
T_21_16_lc_trk_g0_2
T_21_16_wire_logic_cluster/lc_2/in_0

T_23_16_wire_logic_cluster/lc_1/out
T_22_16_sp4_h_l_10
T_21_16_sp4_v_t_41
T_21_17_lc_trk_g2_1
T_21_17_wire_logic_cluster/lc_0/in_3

T_23_16_wire_logic_cluster/lc_1/out
T_23_14_sp4_v_t_47
T_23_18_sp4_v_t_47
T_22_20_lc_trk_g2_2
T_22_20_wire_logic_cluster/lc_1/in_3

T_23_16_wire_logic_cluster/lc_1/out
T_22_16_sp4_h_l_10
T_18_16_sp4_h_l_10
T_20_16_lc_trk_g3_7
T_20_16_wire_logic_cluster/lc_3/in_3

T_23_16_wire_logic_cluster/lc_1/out
T_22_16_sp4_h_l_10
T_21_16_lc_trk_g0_2
T_21_16_wire_logic_cluster/lc_3/in_3

T_23_16_wire_logic_cluster/lc_1/out
T_23_14_sp4_v_t_47
T_23_18_sp4_v_t_47
T_22_20_lc_trk_g2_2
T_22_20_wire_logic_cluster/lc_5/in_3

T_23_16_wire_logic_cluster/lc_1/out
T_23_16_lc_trk_g3_1
T_23_16_wire_logic_cluster/lc_0/in_0

T_23_16_wire_logic_cluster/lc_1/out
T_23_16_lc_trk_g3_1
T_23_16_wire_logic_cluster/lc_1/in_3

End 

Net : data_cntvec_9
T_18_20_wire_logic_cluster/lc_1/out
T_18_17_sp4_v_t_42
T_19_17_sp4_h_l_0
T_20_17_lc_trk_g3_0
T_20_17_wire_logic_cluster/lc_0/in_3

T_18_20_wire_logic_cluster/lc_1/out
T_18_17_sp4_v_t_42
T_18_13_sp4_v_t_42
T_17_14_lc_trk_g3_2
T_17_14_wire_logic_cluster/lc_0/in_1

T_18_20_wire_logic_cluster/lc_1/out
T_18_20_lc_trk_g3_1
T_18_20_wire_logic_cluster/lc_1/in_1

End 

Net : n21360
T_20_17_wire_logic_cluster/lc_1/out
T_20_17_lc_trk_g2_1
T_20_17_wire_logic_cluster/lc_4/in_3

End 

Net : n21361_cascade_
T_20_17_wire_logic_cluster/lc_4/ltout
T_20_17_wire_logic_cluster/lc_5/in_2

End 

Net : n30_adj_1695_cascade_
T_20_17_wire_logic_cluster/lc_5/ltout
T_20_17_wire_logic_cluster/lc_6/in_2

End 

Net : eis_stop
T_14_18_wire_logic_cluster/lc_2/out
T_15_15_sp4_v_t_45
T_15_19_sp4_v_t_45
T_15_20_lc_trk_g2_5
T_15_20_wire_logic_cluster/lc_6/in_1

T_14_18_wire_logic_cluster/lc_2/out
T_15_15_sp4_v_t_45
T_15_19_sp4_v_t_45
T_14_21_lc_trk_g0_3
T_14_21_wire_logic_cluster/lc_2/in_1

T_14_18_wire_logic_cluster/lc_2/out
T_15_15_sp4_v_t_45
T_15_19_sp4_v_t_45
T_15_20_lc_trk_g3_5
T_15_20_wire_logic_cluster/lc_2/in_0

T_14_18_wire_logic_cluster/lc_2/out
T_14_17_sp4_v_t_36
T_15_17_sp4_h_l_6
T_19_17_sp4_h_l_2
T_20_17_lc_trk_g3_2
T_20_17_wire_logic_cluster/lc_2/in_1

T_14_18_wire_logic_cluster/lc_2/out
T_14_18_lc_trk_g3_2
T_14_18_wire_logic_cluster/lc_2/in_3

End 

Net : n26_adj_1694_cascade_
T_20_17_wire_logic_cluster/lc_0/ltout
T_20_17_wire_logic_cluster/lc_1/in_2

End 

Net : buf_data_iac_23
T_25_7_wire_bram/ram/RDATA_13
T_20_7_sp12_h_l_0
T_19_7_sp12_v_t_23
T_19_15_sp4_v_t_37
T_16_19_sp4_h_l_5
T_12_19_sp4_h_l_8
T_14_19_lc_trk_g2_5
T_14_19_wire_logic_cluster/lc_4/in_1

End 

Net : acadc_skipCount_7
T_16_21_wire_logic_cluster/lc_3/out
T_16_21_lc_trk_g0_3
T_16_21_wire_logic_cluster/lc_4/in_1

T_16_21_wire_logic_cluster/lc_3/out
T_16_21_sp4_h_l_11
T_20_21_sp4_h_l_7
T_21_21_lc_trk_g3_7
T_21_21_wire_logic_cluster/lc_1/in_1

T_16_21_wire_logic_cluster/lc_3/out
T_16_21_lc_trk_g1_3
T_16_21_wire_logic_cluster/lc_3/in_1

End 

Net : n22_adj_1590_cascade_
T_16_21_wire_logic_cluster/lc_4/ltout
T_16_21_wire_logic_cluster/lc_5/in_2

End 

Net : n9269
T_15_16_wire_logic_cluster/lc_1/out
T_15_13_sp4_v_t_42
T_16_17_sp4_h_l_1
T_17_17_lc_trk_g2_1
T_17_17_wire_logic_cluster/lc_1/in_0

T_15_16_wire_logic_cluster/lc_1/out
T_15_16_sp4_h_l_7
T_17_16_lc_trk_g3_2
T_17_16_input_2_5
T_17_16_wire_logic_cluster/lc_5/in_2

End 

Net : n12089
T_17_17_wire_logic_cluster/lc_1/out
T_17_15_sp4_v_t_47
T_18_19_sp4_h_l_4
T_21_19_sp4_v_t_41
T_21_20_lc_trk_g2_1
T_21_20_wire_logic_cluster/lc_1/in_0

T_17_17_wire_logic_cluster/lc_1/out
T_17_15_sp4_v_t_47
T_18_19_sp4_h_l_4
T_22_19_sp4_h_l_4
T_21_19_sp4_v_t_47
T_21_21_lc_trk_g2_2
T_21_21_wire_logic_cluster/lc_3/cen

T_17_17_wire_logic_cluster/lc_1/out
T_17_15_sp4_v_t_47
T_18_19_sp4_h_l_4
T_22_19_sp4_h_l_4
T_21_19_sp4_v_t_47
T_21_21_lc_trk_g2_2
T_21_21_wire_logic_cluster/lc_3/cen

T_17_17_wire_logic_cluster/lc_1/out
T_17_15_sp4_v_t_47
T_18_15_sp4_h_l_3
T_22_15_sp4_h_l_6
T_23_15_lc_trk_g3_6
T_23_15_wire_logic_cluster/lc_4/in_3

End 

Net : n16824
T_21_20_wire_logic_cluster/lc_1/out
T_22_20_sp4_h_l_2
T_21_20_sp4_v_t_45
T_21_21_lc_trk_g3_5
T_21_21_wire_logic_cluster/lc_5/s_r

T_21_20_wire_logic_cluster/lc_1/out
T_22_20_sp4_h_l_2
T_21_20_sp4_v_t_45
T_21_21_lc_trk_g3_5
T_21_21_wire_logic_cluster/lc_5/s_r

End 

Net : comm_length_2
T_23_15_wire_logic_cluster/lc_4/out
T_22_15_lc_trk_g2_4
T_22_15_wire_logic_cluster/lc_3/in_3

T_23_15_wire_logic_cluster/lc_4/out
T_23_15_lc_trk_g1_4
T_23_15_wire_logic_cluster/lc_4/in_1

End 

Net : n19776
T_18_19_wire_logic_cluster/lc_2/cout
T_18_19_wire_logic_cluster/lc_3/in_3

Net : n9342
T_19_22_wire_logic_cluster/lc_4/out
T_20_21_sp4_v_t_41
T_17_21_sp4_h_l_4
T_16_21_lc_trk_g0_4
T_16_21_wire_logic_cluster/lc_2/in_0

T_19_22_wire_logic_cluster/lc_4/out
T_20_21_sp4_v_t_41
T_17_21_sp4_h_l_4
T_17_21_lc_trk_g0_1
T_17_21_wire_logic_cluster/lc_4/in_1

T_19_22_wire_logic_cluster/lc_4/out
T_20_21_sp4_v_t_41
T_17_21_sp4_h_l_4
T_17_21_lc_trk_g0_1
T_17_21_wire_logic_cluster/lc_0/in_1

T_19_22_wire_logic_cluster/lc_4/out
T_19_21_sp4_v_t_40
T_19_17_sp4_v_t_40
T_16_17_sp4_h_l_11
T_15_17_lc_trk_g0_3
T_15_17_wire_logic_cluster/lc_4/in_1

T_19_22_wire_logic_cluster/lc_4/out
T_17_22_sp4_h_l_5
T_17_22_lc_trk_g1_0
T_17_22_wire_logic_cluster/lc_3/in_0

T_19_22_wire_logic_cluster/lc_4/out
T_19_21_sp4_v_t_40
T_19_17_sp4_v_t_40
T_19_21_lc_trk_g1_5
T_19_21_wire_logic_cluster/lc_2/in_0

T_19_22_wire_logic_cluster/lc_4/out
T_19_20_sp4_v_t_37
T_19_16_sp4_v_t_45
T_16_16_sp4_h_l_2
T_12_16_sp4_h_l_5
T_13_16_lc_trk_g3_5
T_13_16_wire_logic_cluster/lc_4/in_0

T_19_22_wire_logic_cluster/lc_4/out
T_19_21_sp4_v_t_40
T_19_17_sp4_v_t_40
T_19_13_sp4_v_t_40
T_16_13_sp4_h_l_11
T_17_13_lc_trk_g3_3
T_17_13_input_2_0
T_17_13_wire_logic_cluster/lc_0/in_2

T_19_22_wire_logic_cluster/lc_4/out
T_19_21_sp4_v_t_40
T_18_25_lc_trk_g1_5
T_18_25_wire_logic_cluster/lc_4/in_0

T_19_22_wire_logic_cluster/lc_4/out
T_19_21_sp4_v_t_40
T_18_25_lc_trk_g1_5
T_18_25_wire_logic_cluster/lc_7/in_1

T_19_22_wire_logic_cluster/lc_4/out
T_19_21_sp4_v_t_40
T_19_25_lc_trk_g0_5
T_19_25_wire_logic_cluster/lc_0/in_1

T_19_22_wire_logic_cluster/lc_4/out
T_19_21_sp4_v_t_40
T_18_25_lc_trk_g1_5
T_18_25_input_2_0
T_18_25_wire_logic_cluster/lc_0/in_2

T_19_22_wire_logic_cluster/lc_4/out
T_18_22_sp4_h_l_0
T_14_22_sp4_h_l_3
T_13_18_sp4_v_t_38
T_13_19_lc_trk_g3_6
T_13_19_input_2_1
T_13_19_wire_logic_cluster/lc_1/in_2

T_19_22_wire_logic_cluster/lc_4/out
T_19_20_sp4_v_t_37
T_16_20_sp4_h_l_6
T_17_20_lc_trk_g3_6
T_17_20_wire_logic_cluster/lc_2/in_1

T_19_22_wire_logic_cluster/lc_4/out
T_18_22_sp4_h_l_0
T_14_22_sp4_h_l_3
T_13_22_lc_trk_g1_3
T_13_22_input_2_0
T_13_22_wire_logic_cluster/lc_0/in_2

T_19_22_wire_logic_cluster/lc_4/out
T_20_21_sp4_v_t_41
T_17_21_sp4_h_l_4
T_17_21_lc_trk_g0_1
T_17_21_wire_logic_cluster/lc_7/in_0

T_19_22_wire_logic_cluster/lc_4/out
T_20_21_sp4_v_t_41
T_17_21_sp4_h_l_4
T_17_21_lc_trk_g0_1
T_17_21_input_2_3
T_17_21_wire_logic_cluster/lc_3/in_2

T_19_22_wire_logic_cluster/lc_4/out
T_12_22_sp12_h_l_0
T_11_10_sp12_v_t_23
T_11_17_lc_trk_g2_3
T_11_17_wire_logic_cluster/lc_2/in_1

T_19_22_wire_logic_cluster/lc_4/out
T_19_21_sp4_v_t_40
T_19_17_sp4_v_t_40
T_16_17_sp4_h_l_11
T_15_13_sp4_v_t_41
T_14_15_lc_trk_g1_4
T_14_15_wire_logic_cluster/lc_5/in_0

T_19_22_wire_logic_cluster/lc_4/out
T_19_20_sp4_v_t_37
T_16_20_sp4_h_l_6
T_19_16_sp4_v_t_43
T_16_16_sp4_h_l_6
T_16_16_lc_trk_g0_3
T_16_16_wire_logic_cluster/lc_5/in_0

T_19_22_wire_logic_cluster/lc_4/out
T_19_20_sp4_v_t_37
T_19_16_sp4_v_t_45
T_16_16_sp4_h_l_2
T_12_16_sp4_h_l_5
T_14_16_lc_trk_g3_0
T_14_16_wire_logic_cluster/lc_5/in_0

T_19_22_wire_logic_cluster/lc_4/out
T_19_21_sp4_v_t_40
T_19_17_sp4_v_t_40
T_16_17_sp4_h_l_11
T_15_13_sp4_v_t_41
T_14_15_lc_trk_g1_4
T_14_15_wire_logic_cluster/lc_6/in_1

T_19_22_wire_logic_cluster/lc_4/out
T_19_20_sp4_v_t_37
T_16_20_sp4_h_l_6
T_19_16_sp4_v_t_43
T_16_16_sp4_h_l_6
T_16_16_lc_trk_g0_3
T_16_16_wire_logic_cluster/lc_0/in_1

T_19_22_wire_logic_cluster/lc_4/out
T_19_20_sp4_v_t_37
T_19_16_sp4_v_t_45
T_16_16_sp4_h_l_2
T_12_16_sp4_h_l_5
T_13_16_lc_trk_g3_5
T_13_16_wire_logic_cluster/lc_5/in_3

T_19_22_wire_logic_cluster/lc_4/out
T_19_21_sp4_v_t_40
T_19_17_sp4_v_t_40
T_16_17_sp4_h_l_11
T_15_17_lc_trk_g0_3
T_15_17_wire_logic_cluster/lc_5/in_0

T_19_22_wire_logic_cluster/lc_4/out
T_19_21_sp4_v_t_40
T_16_21_sp4_h_l_5
T_15_21_sp4_v_t_40
T_14_23_lc_trk_g0_5
T_14_23_wire_logic_cluster/lc_7/in_0

T_19_22_wire_logic_cluster/lc_4/out
T_19_21_sp4_v_t_40
T_16_21_sp4_h_l_5
T_15_21_sp4_v_t_40
T_14_23_lc_trk_g0_5
T_14_23_wire_logic_cluster/lc_5/in_0

T_19_22_wire_logic_cluster/lc_4/out
T_19_21_sp4_v_t_40
T_16_21_sp4_h_l_5
T_15_21_sp4_v_t_40
T_14_23_lc_trk_g1_5
T_14_23_wire_logic_cluster/lc_2/in_0

T_19_22_wire_logic_cluster/lc_4/out
T_18_22_sp4_h_l_0
T_14_22_sp4_h_l_3
T_13_18_sp4_v_t_38
T_13_21_lc_trk_g1_6
T_13_21_wire_logic_cluster/lc_5/in_0

T_19_22_wire_logic_cluster/lc_4/out
T_18_22_sp4_h_l_0
T_14_22_sp4_h_l_3
T_13_18_sp4_v_t_38
T_13_19_lc_trk_g3_6
T_13_19_wire_logic_cluster/lc_7/in_0

T_19_22_wire_logic_cluster/lc_4/out
T_19_20_sp4_v_t_37
T_19_16_sp4_v_t_45
T_16_16_sp4_h_l_2
T_15_16_lc_trk_g0_2
T_15_16_wire_logic_cluster/lc_2/in_0

T_19_22_wire_logic_cluster/lc_4/out
T_18_22_sp4_h_l_0
T_14_22_sp4_h_l_3
T_15_22_lc_trk_g2_3
T_15_22_wire_logic_cluster/lc_7/in_0

T_19_22_wire_logic_cluster/lc_4/out
T_18_22_sp4_h_l_0
T_21_18_sp4_v_t_43
T_21_14_sp4_v_t_39
T_21_15_lc_trk_g3_7
T_21_15_wire_logic_cluster/lc_1/in_1

T_19_22_wire_logic_cluster/lc_4/out
T_19_21_sp4_v_t_40
T_19_17_sp4_v_t_40
T_16_17_sp4_h_l_11
T_15_17_lc_trk_g0_3
T_15_17_wire_logic_cluster/lc_2/in_1

T_19_22_wire_logic_cluster/lc_4/out
T_19_20_sp4_v_t_37
T_19_16_sp4_v_t_45
T_16_16_sp4_h_l_2
T_15_16_lc_trk_g0_2
T_15_16_wire_logic_cluster/lc_3/in_1

T_19_22_wire_logic_cluster/lc_4/out
T_20_21_sp4_v_t_41
T_17_21_sp4_h_l_4
T_16_21_sp4_v_t_47
T_16_22_lc_trk_g2_7
T_16_22_wire_logic_cluster/lc_4/in_1

T_19_22_wire_logic_cluster/lc_4/out
T_18_22_sp4_h_l_0
T_14_22_sp4_h_l_3
T_13_22_sp4_v_t_38
T_13_23_lc_trk_g3_6
T_13_23_input_2_3
T_13_23_wire_logic_cluster/lc_3/in_2

T_19_22_wire_logic_cluster/lc_4/out
T_18_22_sp4_h_l_0
T_14_22_sp4_h_l_3
T_13_18_sp4_v_t_38
T_13_19_lc_trk_g3_6
T_13_19_input_2_5
T_13_19_wire_logic_cluster/lc_5/in_2

T_19_22_wire_logic_cluster/lc_4/out
T_19_20_sp4_v_t_37
T_19_16_sp4_v_t_45
T_20_16_sp4_h_l_8
T_22_16_lc_trk_g3_5
T_22_16_input_2_4
T_22_16_wire_logic_cluster/lc_4/in_2

T_19_22_wire_logic_cluster/lc_4/out
T_19_21_sp4_v_t_40
T_16_21_sp4_h_l_5
T_15_21_sp4_v_t_40
T_14_22_lc_trk_g3_0
T_14_22_input_2_5
T_14_22_wire_logic_cluster/lc_5/in_2

T_19_22_wire_logic_cluster/lc_4/out
T_20_21_sp4_v_t_41
T_17_21_sp4_h_l_4
T_16_21_sp4_v_t_47
T_16_22_lc_trk_g2_7
T_16_22_input_2_7
T_16_22_wire_logic_cluster/lc_7/in_2

T_19_22_wire_logic_cluster/lc_4/out
T_19_14_sp12_v_t_23
T_20_14_sp12_h_l_0
T_22_14_lc_trk_g0_7
T_22_14_input_2_7
T_22_14_wire_logic_cluster/lc_7/in_2

T_19_22_wire_logic_cluster/lc_4/out
T_18_22_sp4_h_l_0
T_21_18_sp4_v_t_43
T_21_22_lc_trk_g0_6
T_21_22_wire_logic_cluster/lc_0/in_0

T_19_22_wire_logic_cluster/lc_4/out
T_18_22_sp4_h_l_0
T_21_18_sp4_v_t_43
T_21_20_lc_trk_g2_6
T_21_20_wire_logic_cluster/lc_2/in_0

T_19_22_wire_logic_cluster/lc_4/out
T_18_22_sp4_h_l_0
T_14_22_sp4_h_l_3
T_14_22_lc_trk_g0_6
T_14_22_wire_logic_cluster/lc_6/in_0

T_19_22_wire_logic_cluster/lc_4/out
T_18_22_sp4_h_l_0
T_14_22_sp4_h_l_3
T_14_22_lc_trk_g0_6
T_14_22_wire_logic_cluster/lc_2/in_0

T_19_22_wire_logic_cluster/lc_4/out
T_18_22_sp4_h_l_0
T_14_22_sp4_h_l_3
T_14_22_lc_trk_g0_6
T_14_22_wire_logic_cluster/lc_4/in_0

T_19_22_wire_logic_cluster/lc_4/out
T_19_20_sp4_v_t_37
T_16_20_sp4_h_l_6
T_16_20_lc_trk_g0_3
T_16_20_wire_logic_cluster/lc_7/in_0

T_19_22_wire_logic_cluster/lc_4/out
T_19_20_sp4_v_t_37
T_16_20_sp4_h_l_6
T_16_20_lc_trk_g0_3
T_16_20_wire_logic_cluster/lc_1/in_0

T_19_22_wire_logic_cluster/lc_4/out
T_18_22_sp4_h_l_0
T_14_22_sp4_h_l_3
T_13_22_lc_trk_g0_3
T_13_22_wire_logic_cluster/lc_7/in_0

T_19_22_wire_logic_cluster/lc_4/out
T_20_21_sp4_v_t_41
T_17_21_sp4_h_l_4
T_16_21_sp4_v_t_47
T_16_23_lc_trk_g2_2
T_16_23_wire_logic_cluster/lc_7/in_1

T_19_22_wire_logic_cluster/lc_4/out
T_18_22_sp4_h_l_0
T_17_18_sp4_v_t_40
T_17_19_lc_trk_g2_0
T_17_19_wire_logic_cluster/lc_1/in_1

T_19_22_wire_logic_cluster/lc_4/out
T_18_22_sp4_h_l_0
T_14_22_sp4_h_l_3
T_13_22_lc_trk_g0_3
T_13_22_wire_logic_cluster/lc_6/in_1

T_19_22_wire_logic_cluster/lc_4/out
T_20_21_sp4_v_t_41
T_17_21_sp4_h_l_4
T_17_21_lc_trk_g0_1
T_17_21_wire_logic_cluster/lc_6/in_1

T_19_22_wire_logic_cluster/lc_4/out
T_19_20_sp4_v_t_37
T_16_20_sp4_h_l_6
T_17_20_lc_trk_g2_6
T_17_20_input_2_0
T_17_20_wire_logic_cluster/lc_0/in_2

T_19_22_wire_logic_cluster/lc_4/out
T_20_21_sp4_v_t_41
T_17_21_sp4_h_l_4
T_17_21_lc_trk_g0_1
T_17_21_wire_logic_cluster/lc_2/in_1

T_19_22_wire_logic_cluster/lc_4/out
T_19_20_sp4_v_t_37
T_16_20_sp4_h_l_6
T_17_20_lc_trk_g3_6
T_17_20_input_2_5
T_17_20_wire_logic_cluster/lc_5/in_2

T_19_22_wire_logic_cluster/lc_4/out
T_20_21_sp4_v_t_41
T_17_21_sp4_h_l_4
T_16_21_lc_trk_g0_4
T_16_21_input_2_0
T_16_21_wire_logic_cluster/lc_0/in_2

T_19_22_wire_logic_cluster/lc_4/out
T_19_21_sp4_v_t_40
T_16_21_sp4_h_l_5
T_15_21_lc_trk_g1_5
T_15_21_input_2_6
T_15_21_wire_logic_cluster/lc_6/in_2

T_19_22_wire_logic_cluster/lc_4/out
T_20_21_sp4_v_t_41
T_17_21_sp4_h_l_4
T_16_21_lc_trk_g0_4
T_16_21_wire_logic_cluster/lc_3/in_3

T_19_22_wire_logic_cluster/lc_4/out
T_17_22_sp4_h_l_5
T_16_22_lc_trk_g1_5
T_16_22_wire_logic_cluster/lc_6/in_0

T_19_22_wire_logic_cluster/lc_4/out
T_19_21_sp4_v_t_40
T_18_24_lc_trk_g3_0
T_18_24_wire_logic_cluster/lc_7/in_0

T_19_22_wire_logic_cluster/lc_4/out
T_17_22_sp4_h_l_5
T_17_22_lc_trk_g1_0
T_17_22_wire_logic_cluster/lc_7/in_0

T_19_22_wire_logic_cluster/lc_4/out
T_19_21_sp4_v_t_40
T_18_23_lc_trk_g1_5
T_18_23_wire_logic_cluster/lc_6/in_0

T_19_22_wire_logic_cluster/lc_4/out
T_19_21_sp4_v_t_40
T_18_24_lc_trk_g3_0
T_18_24_wire_logic_cluster/lc_3/in_0

T_19_22_wire_logic_cluster/lc_4/out
T_19_21_sp4_v_t_40
T_19_17_sp4_v_t_40
T_19_21_lc_trk_g1_5
T_19_21_wire_logic_cluster/lc_3/in_1

T_19_22_wire_logic_cluster/lc_4/out
T_19_21_sp4_v_t_40
T_18_25_lc_trk_g1_5
T_18_25_wire_logic_cluster/lc_5/in_1

T_19_22_wire_logic_cluster/lc_4/out
T_19_21_sp4_v_t_40
T_18_23_lc_trk_g1_5
T_18_23_wire_logic_cluster/lc_3/in_1

T_19_22_wire_logic_cluster/lc_4/out
T_19_21_sp4_v_t_40
T_18_25_lc_trk_g1_5
T_18_25_input_2_6
T_18_25_wire_logic_cluster/lc_6/in_2

T_19_22_wire_logic_cluster/lc_4/out
T_19_21_sp4_v_t_40
T_19_17_sp4_v_t_40
T_19_21_lc_trk_g1_5
T_19_21_input_2_0
T_19_21_wire_logic_cluster/lc_0/in_2

T_19_22_wire_logic_cluster/lc_4/out
T_19_21_sp4_v_t_40
T_18_23_lc_trk_g1_5
T_18_23_input_2_2
T_18_23_wire_logic_cluster/lc_2/in_2

T_19_22_wire_logic_cluster/lc_4/out
T_19_21_sp4_v_t_40
T_18_24_lc_trk_g3_0
T_18_24_wire_logic_cluster/lc_6/in_3

T_19_22_wire_logic_cluster/lc_4/out
T_19_21_sp4_v_t_40
T_18_23_lc_trk_g1_5
T_18_23_wire_logic_cluster/lc_7/in_3

T_19_22_wire_logic_cluster/lc_4/out
T_18_22_lc_trk_g3_4
T_18_22_wire_logic_cluster/lc_5/in_0

T_19_22_wire_logic_cluster/lc_4/out
T_18_22_lc_trk_g3_4
T_18_22_wire_logic_cluster/lc_7/in_0

T_19_22_wire_logic_cluster/lc_4/out
T_18_22_lc_trk_g3_4
T_18_22_wire_logic_cluster/lc_3/in_0

T_19_22_wire_logic_cluster/lc_4/out
T_19_22_lc_trk_g3_4
T_19_22_wire_logic_cluster/lc_7/in_0

End 

Net : data_index_1
T_18_24_wire_logic_cluster/lc_3/out
T_18_20_sp4_v_t_43
T_18_21_lc_trk_g3_3
T_18_21_wire_logic_cluster/lc_1/in_1

T_18_24_wire_logic_cluster/lc_3/out
T_18_20_sp4_v_t_43
T_18_21_lc_trk_g2_3
T_18_21_wire_logic_cluster/lc_1/in_0

T_18_24_wire_logic_cluster/lc_3/out
T_18_25_lc_trk_g1_3
T_18_25_wire_logic_cluster/lc_3/in_1

End 

Net : n22428
T_19_20_wire_logic_cluster/lc_6/out
T_19_20_lc_trk_g2_6
T_19_20_wire_logic_cluster/lc_3/in_3

End 

Net : n30_adj_1643
T_19_20_wire_logic_cluster/lc_3/out
T_19_20_lc_trk_g0_3
T_19_20_wire_logic_cluster/lc_0/in_3

End 

Net : n22473
T_13_16_wire_logic_cluster/lc_7/out
T_13_11_sp12_v_t_22
T_13_13_lc_trk_g2_5
T_13_13_wire_logic_cluster/lc_4/in_1

End 

Net : n22425_cascade_
T_19_20_wire_logic_cluster/lc_5/ltout
T_19_20_wire_logic_cluster/lc_6/in_2

End 

Net : data_cntvec_3
T_18_19_wire_logic_cluster/lc_3/out
T_19_20_lc_trk_g2_3
T_19_20_wire_logic_cluster/lc_4/in_3

T_18_19_wire_logic_cluster/lc_3/out
T_18_19_sp4_h_l_11
T_17_15_sp4_v_t_46
T_16_17_lc_trk_g2_3
T_16_17_wire_logic_cluster/lc_4/in_1

T_18_19_wire_logic_cluster/lc_3/out
T_18_19_lc_trk_g1_3
T_18_19_wire_logic_cluster/lc_3/in_1

End 

Net : n21334
T_13_20_wire_logic_cluster/lc_7/out
T_14_19_lc_trk_g2_7
T_14_19_wire_logic_cluster/lc_2/in_1

End 

Net : n22476
T_13_13_wire_logic_cluster/lc_4/out
T_13_12_sp4_v_t_40
T_13_16_sp4_v_t_36
T_13_20_lc_trk_g1_1
T_13_20_wire_logic_cluster/lc_7/in_3

End 

Net : n26_adj_1642_cascade_
T_19_20_wire_logic_cluster/lc_4/ltout
T_19_20_wire_logic_cluster/lc_5/in_2

End 

Net : n11652
T_17_16_wire_logic_cluster/lc_1/out
T_18_16_sp4_h_l_2
T_22_16_sp4_h_l_2
T_21_16_lc_trk_g1_2
T_21_16_wire_logic_cluster/lc_6/in_3

T_17_16_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g0_1
T_17_17_wire_logic_cluster/lc_0/in_1

T_17_16_wire_logic_cluster/lc_1/out
T_18_16_sp4_h_l_2
T_20_16_lc_trk_g2_7
T_20_16_wire_logic_cluster/lc_6/in_3

T_17_16_wire_logic_cluster/lc_1/out
T_18_16_sp4_h_l_2
T_17_16_sp4_v_t_45
T_17_19_lc_trk_g0_5
T_17_19_wire_logic_cluster/lc_2/in_1

T_17_16_wire_logic_cluster/lc_1/out
T_18_16_sp4_h_l_2
T_21_16_sp4_v_t_39
T_21_18_lc_trk_g3_2
T_21_18_wire_logic_cluster/lc_6/in_3

T_17_16_wire_logic_cluster/lc_1/out
T_18_16_sp4_h_l_2
T_17_16_sp4_v_t_45
T_18_20_sp4_h_l_2
T_17_20_lc_trk_g0_2
T_17_20_wire_logic_cluster/lc_2/in_0

T_17_16_wire_logic_cluster/lc_1/out
T_17_14_sp4_v_t_47
T_18_14_sp4_h_l_10
T_22_14_sp4_h_l_1
T_22_14_lc_trk_g1_4
T_22_14_wire_logic_cluster/lc_0/in_3

End 

Net : n21226
T_17_21_wire_logic_cluster/lc_5/out
T_17_17_sp4_v_t_47
T_17_21_sp4_v_t_36
T_17_24_lc_trk_g0_4
T_17_24_wire_logic_cluster/lc_5/s_r

End 

Net : acadc_skipCount_2
T_16_21_wire_logic_cluster/lc_7/out
T_16_21_lc_trk_g2_7
T_16_21_wire_logic_cluster/lc_4/in_3

T_16_21_wire_logic_cluster/lc_7/out
T_16_18_sp4_v_t_38
T_17_18_sp4_h_l_8
T_17_18_lc_trk_g0_5
T_17_18_wire_logic_cluster/lc_4/in_1

T_16_21_wire_logic_cluster/lc_7/out
T_16_21_lc_trk_g2_7
T_16_21_wire_logic_cluster/lc_7/in_0

End 

Net : n10804
T_23_21_wire_logic_cluster/lc_5/out
T_22_21_sp4_h_l_2
T_18_21_sp4_h_l_2
T_21_21_sp4_v_t_42
T_21_22_lc_trk_g3_2
T_21_22_wire_logic_cluster/lc_6/in_1

End 

Net : n11619
T_22_15_wire_logic_cluster/lc_7/out
T_22_15_lc_trk_g1_7
T_22_15_wire_logic_cluster/lc_1/in_3

End 

Net : n21557
T_20_11_wire_logic_cluster/lc_7/out
T_20_9_sp4_v_t_43
T_20_13_sp4_v_t_44
T_17_17_sp4_h_l_9
T_19_17_lc_trk_g2_4
T_19_17_wire_logic_cluster/lc_2/in_0

End 

Net : buf_data_iac_20
T_25_10_wire_bram/ram/RDATA_5
T_25_7_sp4_v_t_44
T_22_11_sp4_h_l_2
T_18_11_sp4_h_l_2
T_20_11_lc_trk_g3_7
T_20_11_wire_logic_cluster/lc_7/in_1

End 

Net : n22521
T_19_17_wire_logic_cluster/lc_2/out
T_19_17_lc_trk_g1_2
T_19_17_wire_logic_cluster/lc_4/in_1

End 

Net : n30_adj_1676_cascade_
T_19_17_wire_logic_cluster/lc_5/ltout
T_19_17_wire_logic_cluster/lc_6/in_2

End 

Net : n22524_cascade_
T_19_17_wire_logic_cluster/lc_4/ltout
T_19_17_wire_logic_cluster/lc_5/in_2

End 

Net : n12610
T_15_17_wire_logic_cluster/lc_4/out
T_8_17_sp12_h_l_0
T_11_17_sp4_h_l_5
T_14_17_sp4_v_t_40
T_15_21_sp4_h_l_11
T_18_21_sp4_v_t_46
T_18_24_lc_trk_g0_6
T_18_24_wire_logic_cluster/lc_7/in_1

T_15_17_wire_logic_cluster/lc_4/out
T_8_17_sp12_h_l_0
T_11_17_sp4_h_l_5
T_14_17_sp4_v_t_40
T_14_21_sp4_v_t_40
T_13_22_lc_trk_g3_0
T_13_22_wire_logic_cluster/lc_6/in_3

T_15_17_wire_logic_cluster/lc_4/out
T_8_17_sp12_h_l_0
T_11_17_sp4_h_l_5
T_14_17_sp4_v_t_40
T_14_21_sp4_v_t_40
T_13_23_lc_trk_g1_5
T_13_23_wire_logic_cluster/lc_3/in_3

T_15_17_wire_logic_cluster/lc_4/out
T_15_15_sp4_v_t_37
T_15_19_sp4_v_t_38
T_12_23_sp4_h_l_8
T_14_23_lc_trk_g2_5
T_14_23_wire_logic_cluster/lc_2/in_1

T_15_17_wire_logic_cluster/lc_4/out
T_15_15_sp4_v_t_37
T_15_19_sp4_v_t_38
T_14_22_lc_trk_g2_6
T_14_22_wire_logic_cluster/lc_5/in_1

T_15_17_wire_logic_cluster/lc_4/out
T_15_15_sp4_v_t_37
T_12_19_sp4_h_l_0
T_13_19_lc_trk_g2_0
T_13_19_wire_logic_cluster/lc_7/in_1

T_15_17_wire_logic_cluster/lc_4/out
T_15_15_sp4_v_t_37
T_12_19_sp4_h_l_0
T_13_19_lc_trk_g2_0
T_13_19_wire_logic_cluster/lc_5/in_3

End 

Net : n9
T_16_19_wire_logic_cluster/lc_0/out
T_16_15_sp12_v_t_23
T_16_15_sp4_v_t_45
T_15_17_lc_trk_g2_0
T_15_17_wire_logic_cluster/lc_4/in_0

End 

Net : n19775
T_18_19_wire_logic_cluster/lc_1/cout
T_18_19_wire_logic_cluster/lc_2/in_3

Net : n12493
T_13_19_wire_logic_cluster/lc_1/out
T_14_16_sp4_v_t_43
T_14_12_sp4_v_t_39
T_14_16_sp4_v_t_47
T_13_18_lc_trk_g2_2
T_13_18_wire_logic_cluster/lc_1/cen

T_13_19_wire_logic_cluster/lc_1/out
T_14_16_sp4_v_t_43
T_14_12_sp4_v_t_39
T_14_16_sp4_v_t_47
T_13_18_lc_trk_g2_2
T_13_18_wire_logic_cluster/lc_1/cen

T_13_19_wire_logic_cluster/lc_1/out
T_14_16_sp4_v_t_43
T_14_12_sp4_v_t_39
T_14_16_sp4_v_t_47
T_13_18_lc_trk_g2_2
T_13_18_wire_logic_cluster/lc_1/cen

T_13_19_wire_logic_cluster/lc_1/out
T_14_16_sp4_v_t_43
T_14_12_sp4_v_t_39
T_14_16_sp4_v_t_47
T_13_18_lc_trk_g2_2
T_13_18_wire_logic_cluster/lc_1/cen

T_13_19_wire_logic_cluster/lc_1/out
T_14_16_sp4_v_t_43
T_14_12_sp4_v_t_39
T_14_16_sp4_v_t_47
T_13_18_lc_trk_g2_2
T_13_18_wire_logic_cluster/lc_1/cen

T_13_19_wire_logic_cluster/lc_1/out
T_14_16_sp4_v_t_43
T_14_12_sp4_v_t_39
T_14_16_sp4_v_t_47
T_13_18_lc_trk_g2_2
T_13_18_wire_logic_cluster/lc_1/cen

T_13_19_wire_logic_cluster/lc_1/out
T_14_16_sp4_v_t_43
T_14_12_sp4_v_t_39
T_14_16_sp4_v_t_47
T_13_18_lc_trk_g2_2
T_13_18_wire_logic_cluster/lc_1/cen

T_13_19_wire_logic_cluster/lc_1/out
T_14_16_sp4_v_t_43
T_14_12_sp4_v_t_39
T_14_16_sp4_v_t_47
T_13_18_lc_trk_g2_2
T_13_18_wire_logic_cluster/lc_1/cen

T_13_19_wire_logic_cluster/lc_1/out
T_14_16_sp4_v_t_43
T_13_17_lc_trk_g3_3
T_13_17_wire_logic_cluster/lc_2/cen

T_13_19_wire_logic_cluster/lc_1/out
T_14_16_sp4_v_t_43
T_13_17_lc_trk_g3_3
T_13_17_wire_logic_cluster/lc_2/cen

T_13_19_wire_logic_cluster/lc_1/out
T_14_16_sp4_v_t_43
T_13_17_lc_trk_g3_3
T_13_17_wire_logic_cluster/lc_2/cen

T_13_19_wire_logic_cluster/lc_1/out
T_14_16_sp4_v_t_43
T_13_17_lc_trk_g3_3
T_13_17_wire_logic_cluster/lc_2/cen

T_13_19_wire_logic_cluster/lc_1/out
T_14_16_sp4_v_t_43
T_13_17_lc_trk_g3_3
T_13_17_wire_logic_cluster/lc_2/cen

T_13_19_wire_logic_cluster/lc_1/out
T_14_16_sp4_v_t_43
T_13_17_lc_trk_g3_3
T_13_17_wire_logic_cluster/lc_2/cen

T_13_19_wire_logic_cluster/lc_1/out
T_14_16_sp4_v_t_43
T_13_17_lc_trk_g3_3
T_13_17_wire_logic_cluster/lc_2/cen

T_13_19_wire_logic_cluster/lc_1/out
T_14_16_sp4_v_t_43
T_13_17_lc_trk_g3_3
T_13_17_wire_logic_cluster/lc_2/cen

End 

Net : data_index_0
T_19_21_wire_logic_cluster/lc_0/out
T_18_21_lc_trk_g3_0
T_18_21_wire_logic_cluster/lc_0/in_1

T_19_21_wire_logic_cluster/lc_0/out
T_18_21_lc_trk_g2_0
T_18_21_wire_logic_cluster/lc_0/in_0

T_19_21_wire_logic_cluster/lc_0/out
T_19_21_lc_trk_g0_0
T_19_21_wire_logic_cluster/lc_1/in_1

End 

Net : n12082_cascade_
T_17_17_wire_logic_cluster/lc_0/ltout
T_17_17_wire_logic_cluster/lc_1/in_2

End 

Net : buf_cfgRTD_1
T_18_24_wire_logic_cluster/lc_6/out
T_19_23_sp4_v_t_45
T_16_23_sp4_h_l_2
T_15_19_sp4_v_t_42
T_15_15_sp4_v_t_38
T_12_15_sp4_h_l_3
T_11_15_lc_trk_g1_3
T_11_15_wire_logic_cluster/lc_3/in_1

T_18_24_wire_logic_cluster/lc_6/out
T_18_24_lc_trk_g2_6
T_18_24_input_2_6
T_18_24_wire_logic_cluster/lc_6/in_2

T_18_24_wire_logic_cluster/lc_6/out
T_19_23_sp4_v_t_45
T_16_23_sp4_h_l_2
T_15_19_sp4_v_t_42
T_15_15_sp4_v_t_38
T_12_15_sp4_h_l_3
T_11_15_lc_trk_g1_3
T_11_15_input_2_0
T_11_15_wire_logic_cluster/lc_0/in_2

T_18_24_wire_logic_cluster/lc_6/out
T_19_23_sp4_v_t_45
T_16_23_sp4_h_l_2
T_15_19_sp4_v_t_42
T_15_15_sp4_v_t_38
T_12_15_sp4_h_l_3
T_11_11_sp4_v_t_45
T_11_14_lc_trk_g1_5
T_11_14_wire_logic_cluster/lc_7/in_1

T_18_24_wire_logic_cluster/lc_6/out
T_19_23_sp4_v_t_45
T_16_23_sp4_h_l_2
T_15_19_sp4_v_t_42
T_15_15_sp4_v_t_38
T_12_15_sp4_h_l_3
T_11_11_sp4_v_t_38
T_11_13_lc_trk_g3_3
T_11_13_input_2_0
T_11_13_wire_logic_cluster/lc_0/in_2

End 

Net : n20_adj_1693
T_11_15_wire_logic_cluster/lc_3/out
T_11_16_lc_trk_g0_3
T_11_16_input_2_3
T_11_16_wire_logic_cluster/lc_3/in_2

End 

Net : n22407
T_11_16_wire_logic_cluster/lc_3/out
T_11_15_lc_trk_g0_3
T_11_15_wire_logic_cluster/lc_6/in_3

End 

Net : buf_adcdata_iac_20
T_14_23_wire_logic_cluster/lc_0/out
T_14_19_sp12_v_t_23
T_14_7_sp12_v_t_23
T_15_7_sp12_h_l_0
T_22_7_sp4_h_l_9
T_25_7_sp4_v_t_39
T_25_10_lc_trk_g0_7
T_25_10_wire_bram/ram/WDATA_5

T_14_23_wire_logic_cluster/lc_0/out
T_14_23_sp4_h_l_5
T_17_19_sp4_v_t_46
T_17_15_sp4_v_t_42
T_16_17_lc_trk_g0_7
T_16_17_wire_logic_cluster/lc_2/in_1

T_14_23_wire_logic_cluster/lc_0/out
T_14_23_lc_trk_g1_0
T_14_23_wire_logic_cluster/lc_0/in_3

End 

Net : n22410
T_11_15_wire_logic_cluster/lc_6/out
T_10_15_sp12_h_l_0
T_17_15_sp4_h_l_9
T_20_15_sp4_v_t_44
T_20_17_lc_trk_g3_1
T_20_17_wire_logic_cluster/lc_5/in_1

End 

Net : n21110
T_22_12_wire_logic_cluster/lc_5/out
T_22_11_sp4_v_t_42
T_22_15_sp4_v_t_38
T_21_16_lc_trk_g2_6
T_21_16_wire_logic_cluster/lc_7/in_1

T_22_12_wire_logic_cluster/lc_5/out
T_21_12_sp4_h_l_2
T_20_12_sp4_v_t_45
T_20_16_lc_trk_g0_0
T_20_16_wire_logic_cluster/lc_7/in_1

T_22_12_wire_logic_cluster/lc_5/out
T_22_11_sp4_v_t_42
T_22_14_lc_trk_g1_2
T_22_14_input_2_5
T_22_14_wire_logic_cluster/lc_5/in_2

T_22_12_wire_logic_cluster/lc_5/out
T_22_11_sp4_v_t_42
T_22_15_sp4_v_t_38
T_21_18_lc_trk_g2_6
T_21_18_wire_logic_cluster/lc_7/in_3

T_22_12_wire_logic_cluster/lc_5/out
T_22_5_sp12_v_t_22
T_22_15_lc_trk_g3_5
T_22_15_wire_logic_cluster/lc_5/in_1

End 

Net : data_index_6
T_15_21_wire_logic_cluster/lc_6/out
T_15_21_sp4_h_l_1
T_19_21_sp4_h_l_1
T_18_21_lc_trk_g0_1
T_18_21_wire_logic_cluster/lc_6/in_1

T_15_21_wire_logic_cluster/lc_6/out
T_15_21_sp4_h_l_1
T_19_21_sp4_h_l_1
T_18_21_lc_trk_g1_1
T_18_21_wire_logic_cluster/lc_6/in_0

T_15_21_wire_logic_cluster/lc_6/out
T_16_22_lc_trk_g2_6
T_16_22_wire_logic_cluster/lc_5/in_3

End 

Net : ADC_VDC.cmd_rdadcbuf_35_N_1296_34
T_12_16_wire_logic_cluster/lc_2/out
T_13_15_lc_trk_g3_2
T_13_15_wire_logic_cluster/lc_0/in_1

End 

Net : cmd_rdadctmp_0_adj_1523
T_12_11_wire_logic_cluster/lc_5/out
T_12_9_sp4_v_t_39
T_12_12_lc_trk_g1_7
T_12_12_input_2_0
T_12_12_wire_logic_cluster/lc_0/in_2

T_12_11_wire_logic_cluster/lc_5/out
T_12_11_lc_trk_g2_5
T_12_11_wire_logic_cluster/lc_5/in_0

T_12_11_wire_logic_cluster/lc_5/out
T_12_11_lc_trk_g2_5
T_12_11_wire_logic_cluster/lc_4/in_1

End 

Net : ADC_VDC.n19875
T_12_16_wire_logic_cluster/lc_1/cout
T_12_16_wire_logic_cluster/lc_2/in_3

End 

Net : n21434
T_24_23_wire_logic_cluster/lc_4/out
T_24_22_sp4_v_t_40
T_21_22_sp4_h_l_11
T_20_18_sp4_v_t_46
T_19_20_lc_trk_g0_0
T_19_20_wire_logic_cluster/lc_5/in_1

End 

Net : n21385
T_20_13_wire_logic_cluster/lc_7/out
T_21_12_sp4_v_t_47
T_18_16_sp4_h_l_3
T_17_16_sp4_v_t_38
T_17_18_lc_trk_g3_3
T_17_18_wire_logic_cluster/lc_3/in_1

End 

Net : n30_adj_1648_cascade_
T_17_18_wire_logic_cluster/lc_5/ltout
T_17_18_wire_logic_cluster/lc_6/in_2

End 

Net : n22386_cascade_
T_17_18_wire_logic_cluster/lc_4/ltout
T_17_18_wire_logic_cluster/lc_5/in_2

End 

Net : n22383_cascade_
T_17_18_wire_logic_cluster/lc_3/ltout
T_17_18_wire_logic_cluster/lc_4/in_2

End 

Net : buf_data_iac_10
T_25_24_wire_bram/ram/RDATA_5
T_25_20_sp4_v_t_41
T_22_20_sp4_h_l_10
T_21_16_sp4_v_t_47
T_21_12_sp4_v_t_36
T_20_13_lc_trk_g2_4
T_20_13_wire_logic_cluster/lc_7/in_3

End 

Net : data_index_4
T_18_23_wire_logic_cluster/lc_2/out
T_19_19_sp4_v_t_40
T_18_21_lc_trk_g0_5
T_18_21_wire_logic_cluster/lc_4/in_1

T_18_23_wire_logic_cluster/lc_2/out
T_19_19_sp4_v_t_40
T_18_21_lc_trk_g1_5
T_18_21_wire_logic_cluster/lc_4/in_0

T_18_23_wire_logic_cluster/lc_2/out
T_17_22_lc_trk_g3_2
T_17_22_wire_logic_cluster/lc_2/in_1

End 

Net : buf_adcdata_vac_23
T_9_18_wire_logic_cluster/lc_7/out
T_0_18_span12_horz_5
T_11_18_sp12_h_l_1
T_22_6_sp12_v_t_22
T_22_7_sp4_v_t_44
T_23_7_sp4_h_l_2
T_25_7_lc_trk_g2_7
T_25_7_wire_bram/ram/WDATA_9

T_9_18_wire_logic_cluster/lc_7/out
T_9_15_sp4_v_t_38
T_10_15_sp4_h_l_8
T_14_15_sp4_h_l_4
T_14_15_lc_trk_g1_1
T_14_15_wire_logic_cluster/lc_3/in_3

T_9_18_wire_logic_cluster/lc_7/out
T_9_18_lc_trk_g1_7
T_9_18_wire_logic_cluster/lc_7/in_3

End 

Net : buf_adcdata_vac_20
T_12_19_wire_logic_cluster/lc_5/out
T_13_18_sp4_v_t_43
T_13_14_sp4_v_t_44
T_14_14_sp4_h_l_2
T_18_14_sp4_h_l_5
T_22_14_sp4_h_l_8
T_25_10_sp4_v_t_39
T_26_10_sp4_h_l_2
T_25_10_lc_trk_g1_2
T_25_10_wire_bram/ram/WDATA_1

T_12_19_wire_logic_cluster/lc_5/out
T_13_18_sp4_v_t_43
T_13_14_sp4_v_t_44
T_14_14_sp4_h_l_2
T_16_14_lc_trk_g2_7
T_16_14_wire_logic_cluster/lc_2/in_1

T_12_19_wire_logic_cluster/lc_5/out
T_12_19_lc_trk_g1_5
T_12_19_wire_logic_cluster/lc_5/in_3

End 

Net : n19774
T_18_19_wire_logic_cluster/lc_0/cout
T_18_19_wire_logic_cluster/lc_1/in_3

Net : n12596
T_17_21_wire_logic_cluster/lc_7/out
T_17_21_sp4_h_l_3
T_16_17_sp4_v_t_38
T_13_17_sp4_h_l_9
T_15_17_lc_trk_g3_4
T_15_17_wire_logic_cluster/lc_2/in_3

T_17_21_wire_logic_cluster/lc_7/out
T_17_18_sp4_v_t_38
T_14_22_sp4_h_l_8
T_13_22_lc_trk_g0_0
T_13_22_wire_logic_cluster/lc_7/in_1

T_17_21_wire_logic_cluster/lc_7/out
T_17_21_sp4_h_l_3
T_16_21_sp4_v_t_38
T_16_23_lc_trk_g3_3
T_16_23_wire_logic_cluster/lc_1/in_3

T_17_21_wire_logic_cluster/lc_7/out
T_17_21_sp4_h_l_3
T_16_21_sp4_v_t_38
T_15_22_lc_trk_g2_6
T_15_22_wire_logic_cluster/lc_7/in_3

T_17_21_wire_logic_cluster/lc_7/out
T_17_21_sp4_h_l_3
T_16_21_sp4_v_t_38
T_16_23_lc_trk_g2_3
T_16_23_input_2_7
T_16_23_wire_logic_cluster/lc_7/in_2

T_17_21_wire_logic_cluster/lc_7/out
T_17_21_sp4_h_l_3
T_16_17_sp4_v_t_38
T_16_13_sp4_v_t_38
T_16_16_lc_trk_g0_6
T_16_16_wire_logic_cluster/lc_5/in_3

T_17_21_wire_logic_cluster/lc_7/out
T_17_21_sp4_h_l_3
T_13_21_sp4_h_l_3
T_15_21_lc_trk_g2_6
T_15_21_wire_logic_cluster/lc_7/in_3

T_17_21_wire_logic_cluster/lc_7/out
T_17_20_sp4_v_t_46
T_14_20_sp4_h_l_11
T_13_20_lc_trk_g0_3
T_13_20_wire_logic_cluster/lc_4/in_3

T_17_21_wire_logic_cluster/lc_7/out
T_17_21_sp4_h_l_3
T_13_21_sp4_h_l_3
T_13_21_lc_trk_g0_6
T_13_21_wire_logic_cluster/lc_5/in_3

T_17_21_wire_logic_cluster/lc_7/out
T_17_18_sp4_v_t_38
T_14_22_sp4_h_l_8
T_14_22_lc_trk_g0_5
T_14_22_wire_logic_cluster/lc_4/in_3

T_17_21_wire_logic_cluster/lc_7/out
T_17_19_sp4_v_t_43
T_14_23_sp4_h_l_6
T_14_23_lc_trk_g1_3
T_14_23_wire_logic_cluster/lc_5/in_3

T_17_21_wire_logic_cluster/lc_7/out
T_17_21_sp4_h_l_3
T_19_21_lc_trk_g2_6
T_19_21_wire_logic_cluster/lc_7/in_3

T_17_21_wire_logic_cluster/lc_7/out
T_17_18_sp4_v_t_38
T_17_19_lc_trk_g2_6
T_17_19_wire_logic_cluster/lc_1/in_3

T_17_21_wire_logic_cluster/lc_7/out
T_16_22_lc_trk_g0_7
T_16_22_wire_logic_cluster/lc_6/in_3

T_17_21_wire_logic_cluster/lc_7/out
T_18_22_lc_trk_g3_7
T_18_22_wire_logic_cluster/lc_5/in_3

T_17_21_wire_logic_cluster/lc_7/out
T_18_22_lc_trk_g3_7
T_18_22_wire_logic_cluster/lc_7/in_3

End 

Net : n20011
T_17_19_wire_logic_cluster/lc_2/out
T_17_18_sp4_v_t_36
T_17_21_lc_trk_g0_4
T_17_21_wire_logic_cluster/lc_7/in_1

T_17_19_wire_logic_cluster/lc_2/out
T_17_18_sp4_v_t_36
T_17_21_lc_trk_g0_4
T_17_21_wire_logic_cluster/lc_3/in_1

End 

Net : buf_data_iac_14
T_25_20_wire_bram/ram/RDATA_5
T_25_19_sp4_v_t_36
T_22_19_sp4_h_l_1
T_23_19_lc_trk_g2_1
T_23_19_wire_logic_cluster/lc_6/in_1

End 

Net : n21547
T_23_19_wire_logic_cluster/lc_6/out
T_21_19_sp4_h_l_9
T_20_19_lc_trk_g0_1
T_20_19_wire_logic_cluster/lc_3/in_0

End 

Net : comm_index_1
T_23_16_wire_logic_cluster/lc_0/out
T_22_16_sp4_h_l_8
T_21_16_sp4_v_t_45
T_21_20_sp4_v_t_46
T_21_21_lc_trk_g2_6
T_21_21_wire_logic_cluster/lc_7/in_1

T_23_16_wire_logic_cluster/lc_0/out
T_22_16_sp4_h_l_8
T_21_12_sp4_v_t_45
T_21_15_lc_trk_g1_5
T_21_15_wire_logic_cluster/lc_6/in_0

T_23_16_wire_logic_cluster/lc_0/out
T_20_16_sp12_h_l_0
T_20_16_lc_trk_g0_3
T_20_16_wire_logic_cluster/lc_5/in_0

T_23_16_wire_logic_cluster/lc_0/out
T_22_16_sp4_h_l_8
T_21_16_lc_trk_g1_0
T_21_16_input_2_5
T_21_16_wire_logic_cluster/lc_5/in_2

T_23_16_wire_logic_cluster/lc_0/out
T_23_14_sp4_v_t_45
T_20_18_sp4_h_l_8
T_21_18_lc_trk_g3_0
T_21_18_input_2_5
T_21_18_wire_logic_cluster/lc_5/in_2

T_23_16_wire_logic_cluster/lc_0/out
T_22_16_sp4_h_l_8
T_21_16_sp4_v_t_45
T_21_17_lc_trk_g3_5
T_21_17_wire_logic_cluster/lc_6/in_0

T_23_16_wire_logic_cluster/lc_0/out
T_23_14_sp4_v_t_45
T_23_18_sp4_v_t_41
T_22_19_lc_trk_g3_1
T_22_19_wire_logic_cluster/lc_6/in_0

T_23_16_wire_logic_cluster/lc_0/out
T_22_16_sp4_h_l_8
T_21_16_sp4_v_t_45
T_20_18_lc_trk_g0_3
T_20_18_wire_logic_cluster/lc_0/in_1

T_23_16_wire_logic_cluster/lc_0/out
T_23_14_sp4_v_t_45
T_23_18_lc_trk_g1_0
T_23_18_wire_logic_cluster/lc_2/in_1

T_23_16_wire_logic_cluster/lc_0/out
T_23_14_sp4_v_t_45
T_22_18_lc_trk_g2_0
T_22_18_wire_logic_cluster/lc_1/in_1

T_23_16_wire_logic_cluster/lc_0/out
T_23_14_sp4_v_t_45
T_20_18_sp4_h_l_8
T_21_18_lc_trk_g3_0
T_21_18_wire_logic_cluster/lc_2/in_3

T_23_16_wire_logic_cluster/lc_0/out
T_20_16_sp12_h_l_0
T_19_16_lc_trk_g0_0
T_19_16_wire_logic_cluster/lc_5/in_1

T_23_16_wire_logic_cluster/lc_0/out
T_23_14_sp4_v_t_45
T_20_18_sp4_h_l_8
T_21_18_lc_trk_g3_0
T_21_18_wire_logic_cluster/lc_1/in_0

T_23_16_wire_logic_cluster/lc_0/out
T_23_14_sp4_v_t_45
T_23_18_lc_trk_g1_0
T_23_18_wire_logic_cluster/lc_3/in_0

T_23_16_wire_logic_cluster/lc_0/out
T_23_14_sp4_v_t_45
T_20_18_sp4_h_l_8
T_21_18_lc_trk_g3_0
T_21_18_wire_logic_cluster/lc_3/in_0

T_23_16_wire_logic_cluster/lc_0/out
T_23_14_sp4_v_t_45
T_22_18_lc_trk_g2_0
T_22_18_wire_logic_cluster/lc_2/in_0

T_23_16_wire_logic_cluster/lc_0/out
T_20_16_sp12_h_l_0
T_20_16_lc_trk_g0_3
T_20_16_wire_logic_cluster/lc_0/in_3

T_23_16_wire_logic_cluster/lc_0/out
T_22_16_sp4_h_l_8
T_21_16_lc_trk_g1_0
T_21_16_wire_logic_cluster/lc_0/in_3

T_23_16_wire_logic_cluster/lc_0/out
T_22_16_sp4_h_l_8
T_21_16_sp4_v_t_45
T_21_17_lc_trk_g3_5
T_21_17_wire_logic_cluster/lc_5/in_3

T_23_16_wire_logic_cluster/lc_0/out
T_20_16_sp12_h_l_0
T_20_16_lc_trk_g0_3
T_20_16_wire_logic_cluster/lc_1/in_0

T_23_16_wire_logic_cluster/lc_0/out
T_22_16_sp4_h_l_8
T_21_16_lc_trk_g1_0
T_21_16_wire_logic_cluster/lc_1/in_0

T_23_16_wire_logic_cluster/lc_0/out
T_23_14_sp4_v_t_45
T_23_18_sp4_v_t_41
T_22_19_lc_trk_g3_1
T_22_19_wire_logic_cluster/lc_4/in_0

T_23_16_wire_logic_cluster/lc_0/out
T_23_14_sp4_v_t_45
T_23_18_sp4_v_t_41
T_22_20_lc_trk_g1_4
T_22_20_wire_logic_cluster/lc_1/in_0

T_23_16_wire_logic_cluster/lc_0/out
T_22_16_sp4_h_l_8
T_21_12_sp4_v_t_45
T_20_14_lc_trk_g2_0
T_20_14_wire_logic_cluster/lc_1/in_3

T_23_16_wire_logic_cluster/lc_0/out
T_23_14_sp4_v_t_45
T_23_18_sp4_v_t_41
T_22_20_lc_trk_g1_4
T_22_20_wire_logic_cluster/lc_4/in_3

T_23_16_wire_logic_cluster/lc_0/out
T_20_16_sp12_h_l_0
T_20_16_lc_trk_g0_3
T_20_16_wire_logic_cluster/lc_3/in_0

T_23_16_wire_logic_cluster/lc_0/out
T_22_16_sp4_h_l_8
T_21_16_lc_trk_g1_0
T_21_16_wire_logic_cluster/lc_3/in_0

T_23_16_wire_logic_cluster/lc_0/out
T_23_16_lc_trk_g1_0
T_23_16_wire_logic_cluster/lc_0/in_1

T_23_16_wire_logic_cluster/lc_0/out
T_23_16_lc_trk_g1_0
T_23_16_wire_logic_cluster/lc_2/in_1

End 

Net : ADC_IAC.n21160
T_12_23_wire_logic_cluster/lc_6/out
T_11_23_sp12_h_l_0
T_11_23_lc_trk_g1_3
T_11_23_wire_logic_cluster/lc_7/cen

End 

Net : ADC_IAC.n21159_cascade_
T_12_23_wire_logic_cluster/lc_5/ltout
T_12_23_wire_logic_cluster/lc_6/in_2

End 

Net : n21323
T_14_19_wire_logic_cluster/lc_7/out
T_14_19_lc_trk_g0_7
T_14_19_wire_logic_cluster/lc_5/in_0

End 

Net : n23_adj_1658
T_14_15_wire_logic_cluster/lc_0/out
T_14_11_sp12_v_t_23
T_14_19_lc_trk_g3_0
T_14_19_input_2_7
T_14_19_wire_logic_cluster/lc_7/in_2

End 

Net : data_index_5
T_18_23_wire_logic_cluster/lc_7/out
T_18_20_sp4_v_t_38
T_18_21_lc_trk_g2_6
T_18_21_wire_logic_cluster/lc_5/in_1

T_18_23_wire_logic_cluster/lc_7/out
T_18_20_sp4_v_t_38
T_18_21_lc_trk_g3_6
T_18_21_wire_logic_cluster/lc_5/in_0

T_18_23_wire_logic_cluster/lc_7/out
T_18_22_lc_trk_g0_7
T_18_22_wire_logic_cluster/lc_4/in_1

End 

Net : n30_adj_1614
T_11_17_wire_logic_cluster/lc_6/out
T_10_17_sp12_h_l_0
T_21_17_sp12_v_t_23
T_21_19_lc_trk_g3_4
T_21_19_wire_logic_cluster/lc_6/in_1

End 

Net : buf_data_iac_2
T_25_12_wire_bram/ram/RDATA_5
T_25_10_sp12_v_t_23
T_14_10_sp12_h_l_0
T_13_10_sp4_h_l_1
T_12_10_sp4_v_t_42
T_12_14_sp4_v_t_47
T_11_17_lc_trk_g3_7
T_11_17_wire_logic_cluster/lc_6/in_0

End 

Net : n21453
T_23_15_wire_logic_cluster/lc_0/out
T_23_15_lc_trk_g1_0
T_23_15_wire_logic_cluster/lc_3/in_0

End 

Net : n14_adj_1638
T_23_15_wire_logic_cluster/lc_3/out
T_22_14_lc_trk_g3_3
T_22_14_wire_logic_cluster/lc_1/cen

End 

Net : n23_adj_1661
T_16_16_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g2_6
T_15_16_input_2_6
T_15_16_wire_logic_cluster/lc_6/in_2

End 

Net : buf_data_iac_11
T_25_23_wire_bram/ram/RDATA_13
T_24_23_lc_trk_g3_2
T_24_23_wire_logic_cluster/lc_4/in_1

End 

Net : n21329
T_15_16_wire_logic_cluster/lc_6/out
T_15_14_sp4_v_t_41
T_12_18_sp4_h_l_9
T_12_18_lc_trk_g1_4
T_12_18_wire_logic_cluster/lc_3/in_0

End 

Net : buf_control_6
T_19_22_wire_logic_cluster/lc_7/out
T_17_22_sp12_h_l_1
T_16_10_sp12_v_t_22
T_16_16_lc_trk_g2_5
T_16_16_wire_logic_cluster/lc_6/in_1

T_19_22_wire_logic_cluster/lc_7/out
T_19_22_lc_trk_g1_7
T_19_22_wire_logic_cluster/lc_7/in_3

T_19_22_wire_logic_cluster/lc_7/out
T_19_22_sp4_h_l_3
T_22_18_sp4_v_t_44
T_22_21_lc_trk_g1_4
T_22_21_wire_logic_cluster/lc_4/in_3

End 

Net : data_index_3
T_17_22_wire_logic_cluster/lc_7/out
T_18_21_lc_trk_g3_7
T_18_21_wire_logic_cluster/lc_3/in_1

T_17_22_wire_logic_cluster/lc_7/out
T_17_22_lc_trk_g2_7
T_17_22_wire_logic_cluster/lc_6/in_1

T_17_22_wire_logic_cluster/lc_7/out
T_18_21_lc_trk_g2_7
T_18_21_wire_logic_cluster/lc_3/in_0

End 

Net : n12442
T_17_17_wire_logic_cluster/lc_6/out
T_17_17_lc_trk_g2_6
T_17_17_wire_logic_cluster/lc_1/in_1

T_17_17_wire_logic_cluster/lc_6/out
T_17_15_sp4_v_t_41
T_18_15_sp4_h_l_4
T_22_15_sp4_h_l_0
T_22_15_lc_trk_g0_5
T_22_15_wire_logic_cluster/lc_0/in_1

T_17_17_wire_logic_cluster/lc_6/out
T_17_15_sp4_v_t_41
T_18_15_sp4_h_l_4
T_22_15_sp4_h_l_0
T_22_15_lc_trk_g1_5
T_22_15_wire_logic_cluster/lc_6/in_0

T_17_17_wire_logic_cluster/lc_6/out
T_17_15_sp4_v_t_41
T_18_15_sp4_h_l_4
T_22_15_sp4_h_l_0
T_22_15_lc_trk_g0_5
T_22_15_wire_logic_cluster/lc_1/in_0

End 

Net : buf_cfgRTD_3
T_13_16_wire_logic_cluster/lc_5/out
T_13_16_lc_trk_g2_5
T_13_16_wire_logic_cluster/lc_7/in_0

T_13_16_wire_logic_cluster/lc_5/out
T_13_16_lc_trk_g2_5
T_13_16_wire_logic_cluster/lc_5/in_0

T_13_16_wire_logic_cluster/lc_5/out
T_12_16_sp4_h_l_2
T_11_12_sp4_v_t_42
T_11_14_lc_trk_g3_7
T_11_14_wire_logic_cluster/lc_3/in_3

T_13_16_wire_logic_cluster/lc_5/out
T_12_16_sp4_h_l_2
T_11_12_sp4_v_t_42
T_11_14_lc_trk_g3_7
T_11_14_input_2_2
T_11_14_wire_logic_cluster/lc_2/in_2

T_13_16_wire_logic_cluster/lc_5/out
T_12_16_sp4_h_l_2
T_11_12_sp4_v_t_42
T_11_13_lc_trk_g3_2
T_11_13_wire_logic_cluster/lc_2/in_3

End 

Net : n12624
T_13_16_wire_logic_cluster/lc_4/out
T_12_16_sp4_h_l_0
T_15_16_sp4_v_t_37
T_15_20_sp4_v_t_45
T_16_24_sp4_h_l_8
T_18_24_lc_trk_g2_5
T_18_24_wire_logic_cluster/lc_6/in_1

T_13_16_wire_logic_cluster/lc_4/out
T_12_16_sp4_h_l_0
T_15_16_sp4_v_t_37
T_12_20_sp4_h_l_5
T_11_16_sp4_v_t_47
T_11_17_lc_trk_g2_7
T_11_17_wire_logic_cluster/lc_2/in_3

T_13_16_wire_logic_cluster/lc_4/out
T_14_16_sp12_h_l_0
T_16_16_lc_trk_g1_7
T_16_16_wire_logic_cluster/lc_0/in_0

T_13_16_wire_logic_cluster/lc_4/out
T_13_16_lc_trk_g1_4
T_13_16_wire_logic_cluster/lc_2/in_1

T_13_16_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g0_4
T_14_16_wire_logic_cluster/lc_5/in_1

T_13_16_wire_logic_cluster/lc_4/out
T_14_15_lc_trk_g2_4
T_14_15_wire_logic_cluster/lc_5/in_1

T_13_16_wire_logic_cluster/lc_4/out
T_14_15_lc_trk_g3_4
T_14_15_wire_logic_cluster/lc_6/in_3

End 

Net : comm_buf_1_3
T_19_20_wire_logic_cluster/lc_0/out
T_20_18_sp4_v_t_44
T_21_22_sp4_h_l_9
T_17_22_sp4_h_l_0
T_17_22_lc_trk_g1_5
T_17_22_wire_logic_cluster/lc_6/in_0

T_19_20_wire_logic_cluster/lc_0/out
T_20_18_sp4_v_t_44
T_21_22_sp4_h_l_9
T_17_22_sp4_h_l_0
T_17_22_lc_trk_g1_5
T_17_22_wire_logic_cluster/lc_1/in_1

T_19_20_wire_logic_cluster/lc_0/out
T_19_16_sp4_v_t_37
T_20_16_sp4_h_l_0
T_21_16_lc_trk_g2_0
T_21_16_wire_logic_cluster/lc_1/in_3

End 

Net : data_index_7
T_16_21_wire_logic_cluster/lc_0/out
T_13_21_sp12_h_l_0
T_18_21_lc_trk_g0_4
T_18_21_wire_logic_cluster/lc_7/in_1

T_16_21_wire_logic_cluster/lc_0/out
T_13_21_sp12_h_l_0
T_18_21_lc_trk_g1_4
T_18_21_wire_logic_cluster/lc_7/in_0

T_16_21_wire_logic_cluster/lc_0/out
T_16_21_lc_trk_g2_0
T_16_21_wire_logic_cluster/lc_1/in_1

End 

Net : n15007
T_22_18_wire_logic_cluster/lc_7/out
T_22_13_sp12_v_t_22
T_23_13_sp12_h_l_1
T_29_13_sp4_h_l_6
T_28_13_sp4_v_t_43
T_25_17_sp4_h_l_6
T_21_17_sp4_h_l_9
T_21_17_lc_trk_g0_4
T_21_17_wire_logic_cluster/lc_5/s_r

T_22_18_wire_logic_cluster/lc_7/out
T_22_13_sp12_v_t_22
T_22_22_sp4_v_t_36
T_22_18_sp4_v_t_41
T_22_14_sp4_v_t_41
T_19_14_sp4_h_l_4
T_20_14_lc_trk_g2_4
T_20_14_wire_logic_cluster/lc_5/s_r

T_22_18_wire_logic_cluster/lc_7/out
T_22_13_sp12_v_t_22
T_22_22_sp4_v_t_36
T_22_18_sp4_v_t_41
T_22_14_sp4_v_t_41
T_21_16_lc_trk_g0_4
T_21_16_wire_logic_cluster/lc_5/s_r

T_22_18_wire_logic_cluster/lc_7/out
T_22_13_sp12_v_t_22
T_22_22_sp4_v_t_36
T_22_18_sp4_v_t_41
T_22_20_lc_trk_g2_4
T_22_20_wire_logic_cluster/lc_5/s_r

T_22_18_wire_logic_cluster/lc_7/out
T_22_13_sp12_v_t_22
T_22_22_sp4_v_t_36
T_22_18_sp4_v_t_41
T_22_20_lc_trk_g2_4
T_22_20_wire_logic_cluster/lc_5/s_r

T_22_18_wire_logic_cluster/lc_7/out
T_23_16_sp4_v_t_42
T_20_16_sp4_h_l_1
T_20_16_lc_trk_g0_4
T_20_16_wire_logic_cluster/lc_5/s_r

T_22_18_wire_logic_cluster/lc_7/out
T_20_18_sp12_h_l_1
T_21_18_lc_trk_g1_5
T_21_18_wire_logic_cluster/lc_5/s_r

T_22_18_wire_logic_cluster/lc_7/out
T_22_13_sp12_v_t_22
T_22_19_lc_trk_g3_5
T_22_19_wire_logic_cluster/lc_5/s_r

End 

Net : n12541
T_20_18_wire_logic_cluster/lc_2/out
T_18_18_sp4_h_l_1
T_22_18_sp4_h_l_4
T_22_18_lc_trk_g0_1
T_22_18_wire_logic_cluster/lc_7/in_0

T_20_18_wire_logic_cluster/lc_2/out
T_15_18_sp12_h_l_0
T_26_18_sp12_v_t_23
T_26_16_sp4_v_t_47
T_23_20_sp4_h_l_10
T_19_20_sp4_h_l_6
T_22_16_sp4_v_t_43
T_22_19_lc_trk_g1_3
T_22_19_wire_logic_cluster/lc_0/cen

T_20_18_wire_logic_cluster/lc_2/out
T_15_18_sp12_h_l_0
T_26_18_sp12_v_t_23
T_26_16_sp4_v_t_47
T_23_20_sp4_h_l_10
T_19_20_sp4_h_l_6
T_22_16_sp4_v_t_43
T_21_17_lc_trk_g3_3
T_21_17_wire_logic_cluster/lc_3/cen

T_20_18_wire_logic_cluster/lc_2/out
T_15_18_sp12_h_l_0
T_26_18_sp12_v_t_23
T_26_16_sp4_v_t_47
T_23_20_sp4_h_l_10
T_22_20_lc_trk_g0_2
T_22_20_wire_logic_cluster/lc_1/cen

T_20_18_wire_logic_cluster/lc_2/out
T_15_18_sp12_h_l_0
T_26_18_sp12_v_t_23
T_26_16_sp4_v_t_47
T_23_20_sp4_h_l_10
T_22_20_lc_trk_g0_2
T_22_20_wire_logic_cluster/lc_1/cen

T_20_18_wire_logic_cluster/lc_2/out
T_21_18_sp4_h_l_4
T_24_14_sp4_v_t_41
T_21_14_sp4_h_l_10
T_20_14_lc_trk_g0_2
T_20_14_wire_logic_cluster/lc_1/cen

T_20_18_wire_logic_cluster/lc_2/out
T_18_18_sp4_h_l_1
T_22_18_sp4_h_l_4
T_21_14_sp4_v_t_44
T_20_16_lc_trk_g0_2
T_20_16_wire_logic_cluster/lc_0/cen

T_20_18_wire_logic_cluster/lc_2/out
T_20_16_sp12_v_t_23
T_21_16_sp12_h_l_0
T_21_16_lc_trk_g1_3
T_21_16_wire_logic_cluster/lc_0/cen

T_20_18_wire_logic_cluster/lc_2/out
T_21_18_lc_trk_g0_2
T_21_18_wire_logic_cluster/lc_0/cen

End 

Net : data_cntvec_14
T_18_20_wire_logic_cluster/lc_6/out
T_17_20_sp12_h_l_0
T_16_8_sp12_v_t_23
T_16_15_lc_trk_g2_3
T_16_15_wire_logic_cluster/lc_7/in_0

T_18_20_wire_logic_cluster/lc_6/out
T_18_20_lc_trk_g1_6
T_18_20_wire_logic_cluster/lc_6/in_1

End 

Net : ADC_VDC.cmd_rdadcbuf_0
T_12_12_wire_logic_cluster/lc_0/out
T_12_12_lc_trk_g3_0
T_12_12_wire_logic_cluster/lc_0/in_1

End 

Net : n21143
T_20_12_wire_logic_cluster/lc_7/out
T_21_11_sp4_v_t_47
T_22_15_sp4_h_l_4
T_21_15_lc_trk_g0_4
T_21_15_input_2_4
T_21_15_wire_logic_cluster/lc_4/in_2

T_20_12_wire_logic_cluster/lc_7/out
T_21_11_sp4_v_t_47
T_22_15_sp4_h_l_4
T_21_15_lc_trk_g0_4
T_21_15_wire_logic_cluster/lc_7/in_1

T_20_12_wire_logic_cluster/lc_7/out
T_21_11_sp4_v_t_47
T_21_15_sp4_v_t_43
T_21_17_lc_trk_g2_6
T_21_17_wire_logic_cluster/lc_7/in_1

End 

Net : data_cntvec_12
T_18_20_wire_logic_cluster/lc_4/out
T_18_16_sp4_v_t_45
T_18_12_sp4_v_t_46
T_17_13_lc_trk_g3_6
T_17_13_wire_logic_cluster/lc_1/in_0

T_18_20_wire_logic_cluster/lc_4/out
T_18_20_lc_trk_g3_4
T_18_20_wire_logic_cluster/lc_4/in_1

End 

Net : comm_cmd_7
T_17_17_wire_logic_cluster/lc_7/out
T_18_15_sp4_v_t_42
T_19_15_sp4_h_l_0
T_21_15_lc_trk_g3_5
T_21_15_wire_logic_cluster/lc_5/in_1

T_17_17_wire_logic_cluster/lc_7/out
T_18_15_sp4_v_t_42
T_19_15_sp4_h_l_0
T_22_15_sp4_v_t_37
T_22_18_lc_trk_g1_5
T_22_18_wire_logic_cluster/lc_7/in_3

T_17_17_wire_logic_cluster/lc_7/out
T_18_15_sp4_v_t_42
T_19_15_sp4_h_l_0
T_21_15_lc_trk_g3_5
T_21_15_wire_logic_cluster/lc_2/in_0

T_17_17_wire_logic_cluster/lc_7/out
T_17_17_lc_trk_g1_7
T_17_17_wire_logic_cluster/lc_7/in_3

End 

Net : buf_adcdata_vac_22
T_10_17_wire_logic_cluster/lc_7/out
T_10_12_sp12_v_t_22
T_11_12_sp12_h_l_1
T_21_12_sp4_h_l_10
T_24_8_sp4_v_t_41
T_25_8_sp4_h_l_9
T_25_8_lc_trk_g1_4
T_25_8_wire_bram/ram/WDATA_1

T_10_17_wire_logic_cluster/lc_7/out
T_11_17_lc_trk_g0_7
T_11_17_wire_logic_cluster/lc_1/in_0

T_10_17_wire_logic_cluster/lc_7/out
T_10_17_lc_trk_g2_7
T_10_17_input_2_7
T_10_17_wire_logic_cluster/lc_7/in_2

End 

Net : n21268_cascade_
T_21_15_wire_logic_cluster/lc_0/ltout
T_21_15_wire_logic_cluster/lc_1/in_2

End 

Net : n22094
T_21_15_wire_logic_cluster/lc_2/out
T_21_15_lc_trk_g1_2
T_21_15_wire_logic_cluster/lc_0/in_1

End 

Net : data_cntvec_10
T_18_20_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_41
T_18_12_sp4_v_t_41
T_17_13_lc_trk_g3_1
T_17_13_wire_logic_cluster/lc_1/in_1

T_18_20_wire_logic_cluster/lc_2/out
T_19_17_sp4_v_t_45
T_19_18_lc_trk_g2_5
T_19_18_wire_logic_cluster/lc_2/in_3

T_18_20_wire_logic_cluster/lc_2/out
T_18_20_lc_trk_g1_2
T_18_20_wire_logic_cluster/lc_2/in_1

End 

Net : n11611
T_17_21_wire_logic_cluster/lc_3/out
T_15_21_sp4_h_l_3
T_18_21_sp4_v_t_38
T_18_23_lc_trk_g3_3
T_18_23_wire_logic_cluster/lc_3/in_3

End 

Net : n19_adj_1673
T_16_14_wire_logic_cluster/lc_2/out
T_16_11_sp4_v_t_44
T_17_15_sp4_h_l_3
T_18_15_lc_trk_g2_3
T_18_15_wire_logic_cluster/lc_1/in_0

End 

Net : n22464
T_19_17_wire_logic_cluster/lc_0/out
T_19_17_lc_trk_g0_0
T_19_17_wire_logic_cluster/lc_5/in_1

End 

Net : n22461
T_18_15_wire_logic_cluster/lc_1/out
T_18_13_sp4_v_t_47
T_19_17_sp4_h_l_4
T_19_17_lc_trk_g0_1
T_19_17_wire_logic_cluster/lc_0/in_1

End 

Net : ADC_VDC.cmd_rdadcbuf_1
T_12_12_wire_logic_cluster/lc_1/out
T_12_12_lc_trk_g3_1
T_12_12_wire_logic_cluster/lc_1/in_1

End 

Net : n22485
T_17_16_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_45
T_18_18_sp4_h_l_2
T_19_18_lc_trk_g2_2
T_19_18_wire_logic_cluster/lc_1/in_3

End 

Net : n22488
T_19_18_wire_logic_cluster/lc_1/out
T_19_18_lc_trk_g3_1
T_19_18_wire_logic_cluster/lc_5/in_1

End 

Net : buf_adcdata_vac_18
T_10_21_wire_logic_cluster/lc_4/out
T_10_17_sp4_v_t_45
T_11_17_sp4_h_l_1
T_12_17_lc_trk_g2_1
T_12_17_wire_logic_cluster/lc_0/in_3

T_10_21_wire_logic_cluster/lc_4/out
T_3_21_sp12_h_l_0
T_15_21_sp12_h_l_0
T_26_9_sp12_v_t_23
T_26_15_sp4_v_t_39
T_25_16_lc_trk_g2_7
T_25_16_wire_bram/ram/WDATA_1

T_10_21_wire_logic_cluster/lc_4/out
T_10_21_lc_trk_g2_4
T_10_21_input_2_4
T_10_21_wire_logic_cluster/lc_4/in_2

End 

Net : n30_adj_1688_cascade_
T_19_18_wire_logic_cluster/lc_5/ltout
T_19_18_wire_logic_cluster/lc_6/in_2

End 

Net : n19_adj_1683
T_12_17_wire_logic_cluster/lc_0/out
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_18_13_sp4_v_t_41
T_17_16_lc_trk_g3_1
T_17_16_wire_logic_cluster/lc_0/in_0

End 

Net : data_index_8
T_18_25_wire_logic_cluster/lc_6/out
T_19_22_sp4_v_t_37
T_16_22_sp4_h_l_6
T_18_22_lc_trk_g2_3
T_18_22_wire_logic_cluster/lc_0/in_1

T_18_25_wire_logic_cluster/lc_6/out
T_19_22_sp4_v_t_37
T_19_18_sp4_v_t_38
T_18_22_lc_trk_g1_3
T_18_22_wire_logic_cluster/lc_0/in_0

T_18_25_wire_logic_cluster/lc_6/out
T_18_25_lc_trk_g3_6
T_18_25_wire_logic_cluster/lc_2/in_3

End 

Net : cmd_rdadctmp_1_adj_1522
T_12_11_wire_logic_cluster/lc_4/out
T_12_12_lc_trk_g1_4
T_12_12_input_2_1
T_12_12_wire_logic_cluster/lc_1/in_2

T_12_11_wire_logic_cluster/lc_4/out
T_13_11_lc_trk_g0_4
T_13_11_input_2_4
T_13_11_wire_logic_cluster/lc_4/in_2

T_12_11_wire_logic_cluster/lc_4/out
T_12_11_lc_trk_g0_4
T_12_11_input_2_4
T_12_11_wire_logic_cluster/lc_4/in_2

End 

Net : n30_adj_1669_cascade_
T_18_16_wire_logic_cluster/lc_5/ltout
T_18_16_wire_logic_cluster/lc_6/in_2

End 

Net : n22569_cascade_
T_18_16_wire_logic_cluster/lc_3/ltout
T_18_16_wire_logic_cluster/lc_4/in_2

End 

Net : n22572_cascade_
T_18_16_wire_logic_cluster/lc_4/ltout
T_18_16_wire_logic_cluster/lc_5/in_2

End 

Net : n21672
T_20_10_wire_logic_cluster/lc_1/out
T_20_8_sp4_v_t_47
T_20_12_sp4_v_t_47
T_17_16_sp4_h_l_10
T_18_16_lc_trk_g2_2
T_18_16_wire_logic_cluster/lc_3/in_1

End 

Net : buf_data_iac_21
T_25_9_wire_bram/ram/RDATA_13
T_25_6_sp4_v_t_44
T_22_10_sp4_h_l_9
T_18_10_sp4_h_l_9
T_20_10_lc_trk_g2_4
T_20_10_wire_logic_cluster/lc_1/in_1

End 

Net : RTD.adress_7_N_1086_7
T_10_14_wire_logic_cluster/lc_2/out
T_9_14_lc_trk_g2_2
T_9_14_wire_logic_cluster/lc_1/in_3

T_10_14_wire_logic_cluster/lc_2/out
T_10_14_lc_trk_g1_2
T_10_14_wire_logic_cluster/lc_6/in_3

T_10_14_wire_logic_cluster/lc_2/out
T_10_14_lc_trk_g1_2
T_10_14_wire_logic_cluster/lc_0/in_3

T_10_14_wire_logic_cluster/lc_2/out
T_9_15_lc_trk_g0_2
T_9_15_wire_logic_cluster/lc_7/in_3

End 

Net : RTD.n12
T_11_15_wire_logic_cluster/lc_0/out
T_10_14_lc_trk_g2_0
T_10_14_wire_logic_cluster/lc_2/in_0

End 

Net : RTD.n16766
T_9_14_wire_logic_cluster/lc_1/out
T_9_12_sp4_v_t_47
T_6_16_sp4_h_l_3
T_7_16_lc_trk_g3_3
T_7_16_wire_logic_cluster/lc_1/in_3

T_9_14_wire_logic_cluster/lc_1/out
T_10_12_sp4_v_t_46
T_10_13_lc_trk_g2_6
T_10_13_input_2_0
T_10_13_wire_logic_cluster/lc_0/in_2

End 

Net : ADC_VDC.cmd_rdadcbuf_4
T_12_12_wire_logic_cluster/lc_4/out
T_13_12_sp4_h_l_8
T_12_12_lc_trk_g0_0
T_12_12_input_2_4
T_12_12_wire_logic_cluster/lc_4/in_2

End 

Net : RTD.n11868
T_7_16_wire_logic_cluster/lc_1/out
T_7_16_sp4_h_l_7
T_7_16_lc_trk_g0_2
T_7_16_wire_logic_cluster/lc_5/cen

T_7_16_wire_logic_cluster/lc_1/out
T_7_16_sp4_h_l_7
T_6_12_sp4_v_t_42
T_6_15_lc_trk_g0_2
T_6_15_wire_logic_cluster/lc_0/cen

T_7_16_wire_logic_cluster/lc_1/out
T_7_16_sp4_h_l_7
T_6_12_sp4_v_t_42
T_6_15_lc_trk_g0_2
T_6_15_wire_logic_cluster/lc_0/cen

T_7_16_wire_logic_cluster/lc_1/out
T_7_16_sp4_h_l_7
T_6_12_sp4_v_t_42
T_6_15_lc_trk_g0_2
T_6_15_wire_logic_cluster/lc_0/cen

End 

Net : RTD.cfg_buf_7
T_11_15_wire_logic_cluster/lc_1/out
T_11_15_lc_trk_g0_1
T_11_15_wire_logic_cluster/lc_0/in_1

T_11_15_wire_logic_cluster/lc_1/out
T_11_15_lc_trk_g0_1
T_11_15_wire_logic_cluster/lc_1/in_0

End 

Net : comm_spi.n14809
T_17_8_wire_logic_cluster/lc_0/out
T_18_6_sp4_v_t_44
T_18_10_sp4_v_t_40
T_18_11_lc_trk_g3_0
T_18_11_wire_logic_cluster/lc_4/in_1

T_17_8_wire_logic_cluster/lc_0/out
T_17_9_lc_trk_g1_0
T_17_9_wire_logic_cluster/lc_0/in_1

T_17_8_wire_logic_cluster/lc_0/out
T_16_9_lc_trk_g0_0
T_16_9_wire_logic_cluster/lc_1/in_1

End 

Net : n30_adj_1654_cascade_
T_20_21_wire_logic_cluster/lc_5/ltout
T_20_21_wire_logic_cluster/lc_6/in_2

End 

Net : n17_adj_1691
T_11_21_wire_logic_cluster/lc_6/out
T_11_18_sp4_v_t_36
T_11_14_sp4_v_t_44
T_11_15_lc_trk_g2_4
T_11_15_input_2_6
T_11_15_wire_logic_cluster/lc_6/in_2

End 

Net : n19_adj_1652
T_11_16_wire_logic_cluster/lc_1/out
T_11_13_sp4_v_t_42
T_12_17_sp4_h_l_7
T_14_17_lc_trk_g2_2
T_14_17_wire_logic_cluster/lc_4/in_0

End 

Net : n22434
T_20_21_wire_logic_cluster/lc_0/out
T_20_21_lc_trk_g0_0
T_20_21_wire_logic_cluster/lc_5/in_1

End 

Net : n22431
T_14_17_wire_logic_cluster/lc_4/out
T_13_17_sp4_h_l_0
T_17_17_sp4_h_l_0
T_20_17_sp4_v_t_37
T_20_21_lc_trk_g1_0
T_20_21_wire_logic_cluster/lc_0/in_3

End 

Net : buf_control_7
T_14_11_wire_logic_cluster/lc_4/out
T_14_3_sp12_v_t_23
T_14_15_lc_trk_g2_0
T_14_15_wire_logic_cluster/lc_0/in_0

End 

Net : n12662
T_17_13_wire_logic_cluster/lc_0/out
T_16_13_sp4_h_l_8
T_15_13_sp4_v_t_45
T_15_17_sp4_v_t_45
T_15_19_lc_trk_g2_0
T_15_19_wire_logic_cluster/lc_6/in_0

T_17_13_wire_logic_cluster/lc_0/out
T_16_13_sp4_h_l_8
T_15_13_sp4_v_t_45
T_15_17_sp4_v_t_45
T_15_19_lc_trk_g2_0
T_15_19_wire_logic_cluster/lc_7/in_1

T_17_13_wire_logic_cluster/lc_0/out
T_16_13_sp4_h_l_8
T_15_13_sp4_v_t_45
T_15_17_sp4_v_t_45
T_15_19_lc_trk_g2_0
T_15_19_wire_logic_cluster/lc_5/in_3

T_17_13_wire_logic_cluster/lc_0/out
T_17_10_sp4_v_t_40
T_17_14_sp4_v_t_36
T_16_16_lc_trk_g0_1
T_16_16_wire_logic_cluster/lc_1/in_0

T_17_13_wire_logic_cluster/lc_0/out
T_17_10_sp4_v_t_40
T_17_14_sp4_v_t_36
T_16_17_lc_trk_g2_4
T_16_17_wire_logic_cluster/lc_0/in_0

T_17_13_wire_logic_cluster/lc_0/out
T_16_13_sp4_h_l_8
T_15_13_sp4_v_t_45
T_15_16_lc_trk_g1_5
T_15_16_wire_logic_cluster/lc_4/in_0

T_17_13_wire_logic_cluster/lc_0/out
T_17_10_sp4_v_t_40
T_17_14_sp4_v_t_36
T_16_16_lc_trk_g0_1
T_16_16_wire_logic_cluster/lc_4/in_1

T_17_13_wire_logic_cluster/lc_0/out
T_16_13_sp4_h_l_8
T_15_13_sp4_v_t_45
T_15_16_lc_trk_g1_5
T_15_16_wire_logic_cluster/lc_5/in_3

T_17_13_wire_logic_cluster/lc_0/out
T_17_11_sp4_v_t_45
T_16_15_lc_trk_g2_0
T_16_15_wire_logic_cluster/lc_4/in_0

T_17_13_wire_logic_cluster/lc_0/out
T_17_9_sp12_v_t_23
T_17_19_lc_trk_g2_4
T_17_19_wire_logic_cluster/lc_7/in_3

T_17_13_wire_logic_cluster/lc_0/out
T_17_11_sp4_v_t_45
T_16_15_lc_trk_g2_0
T_16_15_wire_logic_cluster/lc_1/in_1

T_17_13_wire_logic_cluster/lc_0/out
T_17_11_sp4_v_t_45
T_16_15_lc_trk_g2_0
T_16_15_wire_logic_cluster/lc_3/in_1

T_17_13_wire_logic_cluster/lc_0/out
T_17_11_sp4_v_t_45
T_16_15_lc_trk_g2_0
T_16_15_input_2_2
T_16_15_wire_logic_cluster/lc_2/in_2

T_17_13_wire_logic_cluster/lc_0/out
T_17_14_lc_trk_g0_0
T_17_14_wire_logic_cluster/lc_4/in_0

T_17_13_wire_logic_cluster/lc_0/out
T_17_14_lc_trk_g0_0
T_17_14_wire_logic_cluster/lc_3/in_1

T_17_13_wire_logic_cluster/lc_0/out
T_17_14_lc_trk_g0_0
T_17_14_wire_logic_cluster/lc_7/in_1

End 

Net : ADC_VDC.cmd_rdadcbuf_2
T_12_12_wire_logic_cluster/lc_2/out
T_12_12_lc_trk_g1_2
T_12_12_wire_logic_cluster/lc_2/in_1

End 

Net : buf_adcdata_vac_1
T_11_19_wire_logic_cluster/lc_7/out
T_12_17_sp4_v_t_42
T_13_17_sp4_h_l_7
T_17_17_sp4_h_l_7
T_16_17_lc_trk_g1_7
T_16_17_wire_logic_cluster/lc_1/in_1

T_11_19_wire_logic_cluster/lc_7/out
T_12_17_sp4_v_t_42
T_13_17_sp4_h_l_7
T_17_17_sp4_h_l_7
T_21_17_sp4_h_l_10
T_24_13_sp4_v_t_47
T_25_13_sp4_h_l_3
T_25_13_lc_trk_g1_6
T_25_13_wire_bram/ram/WDATA_9

T_11_19_wire_logic_cluster/lc_7/out
T_11_19_lc_trk_g1_7
T_11_19_wire_logic_cluster/lc_7/in_3

End 

Net : n30_adj_1618
T_18_22_wire_logic_cluster/lc_2/out
T_18_19_sp4_v_t_44
T_19_19_sp4_h_l_9
T_21_19_lc_trk_g2_4
T_21_19_wire_logic_cluster/lc_7/in_3

End 

Net : n22_adj_1617
T_17_22_wire_logic_cluster/lc_0/out
T_18_22_lc_trk_g1_0
T_18_22_wire_logic_cluster/lc_2/in_1

End 

Net : buf_adcdata_vac_15
T_13_21_wire_logic_cluster/lc_7/out
T_14_19_sp4_v_t_42
T_15_19_sp4_h_l_0
T_14_19_lc_trk_g0_0
T_14_19_wire_logic_cluster/lc_6/in_0

T_13_21_wire_logic_cluster/lc_7/out
T_14_19_sp4_v_t_42
T_15_19_sp4_h_l_0
T_19_19_sp4_h_l_8
T_23_19_sp4_h_l_4
T_25_19_lc_trk_g2_1
T_25_19_wire_bram/ram/WDATA_9

T_13_21_wire_logic_cluster/lc_7/out
T_13_21_lc_trk_g0_7
T_13_21_input_2_7
T_13_21_wire_logic_cluster/lc_7/in_2

End 

Net : n19_adj_1621
T_14_19_wire_logic_cluster/lc_6/out
T_14_17_sp4_v_t_41
T_11_21_sp4_h_l_9
T_11_21_lc_trk_g0_4
T_11_21_wire_logic_cluster/lc_3/in_1

End 

Net : n19_adj_1616
T_16_17_wire_logic_cluster/lc_1/out
T_16_14_sp4_v_t_42
T_16_18_sp4_v_t_42
T_17_22_sp4_h_l_7
T_17_22_lc_trk_g1_2
T_17_22_wire_logic_cluster/lc_0/in_1

End 

Net : n21363
T_11_21_wire_logic_cluster/lc_3/out
T_11_18_sp4_v_t_46
T_12_22_sp4_h_l_11
T_16_22_sp4_h_l_11
T_20_22_sp4_h_l_11
T_21_22_lc_trk_g3_3
T_21_22_wire_logic_cluster/lc_3/in_1

End 

Net : n16_adj_1690
T_11_21_wire_logic_cluster/lc_5/out
T_11_14_sp12_v_t_22
T_11_15_lc_trk_g3_6
T_11_15_wire_logic_cluster/lc_6/in_1

End 

Net : n24_adj_1639
T_20_17_wire_logic_cluster/lc_7/out
T_21_18_lc_trk_g3_7
T_21_18_wire_logic_cluster/lc_6/in_0

End 

Net : comm_buf_1_5
T_16_18_wire_logic_cluster/lc_6/out
T_16_18_sp4_h_l_1
T_19_18_sp4_v_t_36
T_16_22_sp4_h_l_1
T_18_22_lc_trk_g2_4
T_18_22_wire_logic_cluster/lc_4/in_0

T_16_18_wire_logic_cluster/lc_6/out
T_16_18_sp4_h_l_1
T_19_14_sp4_v_t_42
T_18_15_lc_trk_g3_2
T_18_15_wire_logic_cluster/lc_3/in_0

T_16_18_wire_logic_cluster/lc_6/out
T_16_18_sp4_h_l_1
T_20_18_sp4_h_l_1
T_23_18_sp4_v_t_36
T_22_20_lc_trk_g1_1
T_22_20_wire_logic_cluster/lc_3/in_3

T_16_18_wire_logic_cluster/lc_6/out
T_16_17_sp4_v_t_44
T_16_21_sp4_v_t_40
T_16_22_lc_trk_g2_0
T_16_22_wire_logic_cluster/lc_7/in_1

T_16_18_wire_logic_cluster/lc_6/out
T_16_17_sp4_v_t_44
T_16_21_sp4_v_t_40
T_16_22_lc_trk_g2_0
T_16_22_input_2_6
T_16_22_wire_logic_cluster/lc_6/in_2

End 

Net : n22605_cascade_
T_13_23_wire_logic_cluster/lc_5/ltout
T_13_23_wire_logic_cluster/lc_6/in_2

End 

Net : n22608
T_13_23_wire_logic_cluster/lc_6/out
T_13_17_sp12_v_t_23
T_13_20_lc_trk_g2_3
T_13_20_wire_logic_cluster/lc_7/in_0

End 

Net : buf_adcdata_vac_13
T_14_16_wire_logic_cluster/lc_1/out
T_14_13_sp12_v_t_22
T_15_13_sp12_h_l_1
T_26_13_sp12_v_t_22
T_26_18_sp4_v_t_40
T_25_21_lc_trk_g3_0
T_25_21_wire_bram/ram/WDATA_9

T_14_16_wire_logic_cluster/lc_1/out
T_14_13_sp12_v_t_22
T_14_17_lc_trk_g3_1
T_14_17_wire_logic_cluster/lc_5/in_1

T_14_16_wire_logic_cluster/lc_1/out
T_14_16_lc_trk_g0_1
T_14_16_input_2_1
T_14_16_wire_logic_cluster/lc_1/in_2

End 

Net : data_cntvec_2
T_18_19_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_44
T_18_12_sp4_v_t_44
T_17_14_lc_trk_g2_1
T_17_14_wire_logic_cluster/lc_5/in_0

T_18_19_wire_logic_cluster/lc_2/out
T_17_18_lc_trk_g3_2
T_17_18_wire_logic_cluster/lc_2/in_3

T_18_19_wire_logic_cluster/lc_2/out
T_18_19_lc_trk_g1_2
T_18_19_wire_logic_cluster/lc_2/in_1

End 

Net : ADC_VDC.cmd_rdadcbuf_3
T_12_12_wire_logic_cluster/lc_3/out
T_12_12_lc_trk_g1_3
T_12_12_wire_logic_cluster/lc_3/in_1

End 

Net : n21122
T_15_17_wire_logic_cluster/lc_3/out
T_16_16_sp4_v_t_39
T_13_16_sp4_h_l_8
T_13_16_lc_trk_g0_5
T_13_16_wire_logic_cluster/lc_4/in_1

End 

Net : n8_adj_1577
T_22_14_wire_logic_cluster/lc_4/out
T_22_14_lc_trk_g0_4
T_22_14_wire_logic_cluster/lc_7/in_1

End 

Net : n1348_cascade_
T_22_14_wire_logic_cluster/lc_3/ltout
T_22_14_wire_logic_cluster/lc_4/in_2

End 

Net : buf_adcdata_iac_17
T_12_25_wire_logic_cluster/lc_5/out
T_12_25_sp12_h_l_1
T_20_25_sp4_h_l_8
T_23_21_sp4_v_t_45
T_23_17_sp4_v_t_46
T_24_17_sp4_h_l_11
T_25_17_lc_trk_g2_3
T_25_17_wire_bram/ram/WDATA_13

T_12_25_wire_logic_cluster/lc_5/out
T_12_21_sp4_v_t_47
T_9_21_sp4_h_l_4
T_11_21_lc_trk_g3_1
T_11_21_wire_logic_cluster/lc_6/in_0

T_12_25_wire_logic_cluster/lc_5/out
T_12_25_lc_trk_g1_5
T_12_25_wire_logic_cluster/lc_5/in_3

End 

Net : n12654
T_13_22_wire_logic_cluster/lc_0/out
T_13_22_sp4_h_l_5
T_16_18_sp4_v_t_40
T_16_14_sp4_v_t_40
T_15_16_lc_trk_g0_5
T_15_16_wire_logic_cluster/lc_3/in_0

T_13_22_wire_logic_cluster/lc_0/out
T_13_22_sp4_h_l_5
T_16_18_sp4_v_t_40
T_16_14_sp4_v_t_40
T_15_16_lc_trk_g0_5
T_15_16_wire_logic_cluster/lc_2/in_1

T_13_22_wire_logic_cluster/lc_0/out
T_10_22_sp12_h_l_0
T_21_10_sp12_v_t_23
T_21_20_lc_trk_g3_4
T_21_20_wire_logic_cluster/lc_2/in_1

T_13_22_wire_logic_cluster/lc_0/out
T_13_22_sp4_h_l_5
T_17_22_sp4_h_l_8
T_21_22_sp4_h_l_8
T_21_22_lc_trk_g0_5
T_21_22_wire_logic_cluster/lc_0/in_1

T_13_22_wire_logic_cluster/lc_0/out
T_13_22_sp4_h_l_5
T_16_18_sp4_v_t_40
T_16_20_lc_trk_g3_5
T_16_20_wire_logic_cluster/lc_4/in_0

T_13_22_wire_logic_cluster/lc_0/out
T_13_22_sp4_h_l_5
T_16_18_sp4_v_t_40
T_16_22_lc_trk_g0_5
T_16_22_wire_logic_cluster/lc_7/in_0

T_13_22_wire_logic_cluster/lc_0/out
T_13_22_sp4_h_l_5
T_16_18_sp4_v_t_40
T_16_20_lc_trk_g3_5
T_16_20_wire_logic_cluster/lc_3/in_1

T_13_22_wire_logic_cluster/lc_0/out
T_13_22_sp4_h_l_5
T_16_18_sp4_v_t_40
T_16_20_lc_trk_g3_5
T_16_20_wire_logic_cluster/lc_7/in_1

T_13_22_wire_logic_cluster/lc_0/out
T_13_22_sp4_h_l_5
T_16_18_sp4_v_t_40
T_16_21_lc_trk_g1_0
T_16_21_input_2_7
T_16_21_wire_logic_cluster/lc_7/in_2

T_13_22_wire_logic_cluster/lc_0/out
T_13_22_sp4_h_l_5
T_16_18_sp4_v_t_40
T_16_21_lc_trk_g1_0
T_16_21_input_2_3
T_16_21_wire_logic_cluster/lc_3/in_2

T_13_22_wire_logic_cluster/lc_0/out
T_13_22_sp4_h_l_5
T_16_22_sp4_v_t_47
T_16_23_lc_trk_g2_7
T_16_23_wire_logic_cluster/lc_2/in_3

T_13_22_wire_logic_cluster/lc_0/out
T_13_22_sp4_h_l_5
T_16_18_sp4_v_t_40
T_16_20_lc_trk_g3_5
T_16_20_wire_logic_cluster/lc_5/in_3

T_13_22_wire_logic_cluster/lc_0/out
T_13_22_sp4_h_l_5
T_16_18_sp4_v_t_40
T_16_22_lc_trk_g0_5
T_16_22_wire_logic_cluster/lc_4/in_3

T_13_22_wire_logic_cluster/lc_0/out
T_14_22_lc_trk_g1_0
T_14_22_wire_logic_cluster/lc_6/in_1

T_13_22_wire_logic_cluster/lc_0/out
T_14_22_lc_trk_g1_0
T_14_22_wire_logic_cluster/lc_2/in_1

T_13_22_wire_logic_cluster/lc_0/out
T_14_23_lc_trk_g2_0
T_14_23_wire_logic_cluster/lc_7/in_1

End 

Net : n20_adj_1684
T_11_17_wire_logic_cluster/lc_7/out
T_11_16_sp4_v_t_46
T_12_16_sp4_h_l_11
T_16_16_sp4_h_l_11
T_17_16_lc_trk_g3_3
T_17_16_input_2_0
T_17_16_wire_logic_cluster/lc_0/in_2

End 

Net : n21705
T_10_18_wire_logic_cluster/lc_0/out
T_10_15_sp4_v_t_40
T_11_19_sp4_h_l_11
T_13_19_lc_trk_g2_6
T_13_19_wire_logic_cluster/lc_4/in_0

End 

Net : n12144
T_17_20_wire_logic_cluster/lc_2/out
T_17_18_sp12_v_t_23
T_17_22_sp4_v_t_41
T_18_22_sp4_h_l_9
T_19_22_lc_trk_g3_1
T_19_22_wire_logic_cluster/lc_7/in_1

T_17_20_wire_logic_cluster/lc_2/out
T_17_10_sp12_v_t_23
T_17_18_sp4_v_t_37
T_16_20_lc_trk_g0_0
T_16_20_wire_logic_cluster/lc_1/in_1

T_17_20_wire_logic_cluster/lc_2/out
T_18_17_sp4_v_t_45
T_19_21_sp4_h_l_8
T_19_21_lc_trk_g0_5
T_19_21_input_2_3
T_19_21_wire_logic_cluster/lc_3/in_2

T_17_20_wire_logic_cluster/lc_2/out
T_17_20_lc_trk_g3_2
T_17_20_wire_logic_cluster/lc_5/in_0

T_17_20_wire_logic_cluster/lc_2/out
T_17_20_lc_trk_g3_2
T_17_20_wire_logic_cluster/lc_0/in_1

T_17_20_wire_logic_cluster/lc_2/out
T_17_21_lc_trk_g1_2
T_17_21_wire_logic_cluster/lc_2/in_3

T_17_20_wire_logic_cluster/lc_2/out
T_17_21_lc_trk_g1_2
T_17_21_wire_logic_cluster/lc_6/in_3

End 

Net : cmd_rdadctmp_6_adj_1517
T_12_11_wire_logic_cluster/lc_3/out
T_12_10_sp4_v_t_38
T_12_12_lc_trk_g3_3
T_12_12_input_2_6
T_12_12_wire_logic_cluster/lc_6/in_2

T_12_11_wire_logic_cluster/lc_3/out
T_12_11_lc_trk_g1_3
T_12_11_wire_logic_cluster/lc_6/in_0

T_12_11_wire_logic_cluster/lc_3/out
T_12_11_lc_trk_g2_3
T_12_11_input_2_3
T_12_11_wire_logic_cluster/lc_3/in_2

End 

Net : data_cntvec_15
T_18_20_wire_logic_cluster/lc_7/out
T_18_17_sp4_v_t_38
T_18_13_sp4_v_t_38
T_17_14_lc_trk_g2_6
T_17_14_wire_logic_cluster/lc_0/in_0

T_18_20_wire_logic_cluster/lc_7/out
T_18_20_lc_trk_g1_7
T_18_20_wire_logic_cluster/lc_7/in_1

End 

Net : n30_adj_1602
T_11_17_wire_logic_cluster/lc_5/out
T_12_15_sp4_v_t_38
T_12_19_sp4_v_t_38
T_13_19_sp4_h_l_8
T_17_19_sp4_h_l_8
T_21_19_sp4_h_l_4
T_21_19_lc_trk_g1_1
T_21_19_wire_logic_cluster/lc_2/in_0

End 

Net : n20095_cascade_
T_22_15_wire_logic_cluster/lc_5/ltout
T_22_15_wire_logic_cluster/lc_6/in_2

End 

Net : buf_data_iac_6
T_8_12_wire_bram/ram/RDATA_5
T_8_11_sp4_v_t_36
T_9_15_sp4_h_l_7
T_12_15_sp4_v_t_37
T_11_17_lc_trk_g0_0
T_11_17_wire_logic_cluster/lc_5/in_1

End 

Net : comm_length_1
T_21_21_wire_logic_cluster/lc_5/out
T_22_21_sp4_h_l_10
T_21_21_lc_trk_g1_2
T_21_21_wire_logic_cluster/lc_7/in_0

End 

Net : n66
T_17_18_wire_logic_cluster/lc_7/out
T_17_19_lc_trk_g1_7
T_17_19_wire_logic_cluster/lc_2/in_0

End 

Net : buf_adcdata_vac_9
T_11_18_wire_logic_cluster/lc_6/out
T_11_15_sp4_v_t_36
T_11_16_lc_trk_g2_4
T_11_16_wire_logic_cluster/lc_1/in_1

T_11_18_wire_logic_cluster/lc_6/out
T_2_18_sp12_h_l_0
T_14_18_sp12_h_l_0
T_25_18_sp12_v_t_23
T_25_25_lc_trk_g2_3
T_25_25_wire_bram/ram/WDATA_9

T_11_18_wire_logic_cluster/lc_6/out
T_11_18_lc_trk_g3_6
T_11_18_wire_logic_cluster/lc_6/in_3

End 

Net : n22449_cascade_
T_16_18_wire_logic_cluster/lc_3/ltout
T_16_18_wire_logic_cluster/lc_4/in_2

End 

Net : n30_adj_1636_cascade_
T_15_18_wire_logic_cluster/lc_3/ltout
T_15_18_wire_logic_cluster/lc_4/in_2

End 

Net : data_cntvec_1
T_18_19_wire_logic_cluster/lc_1/out
T_18_17_sp4_v_t_47
T_19_21_sp4_h_l_4
T_20_21_lc_trk_g3_4
T_20_21_wire_logic_cluster/lc_2/in_3

T_18_19_wire_logic_cluster/lc_1/out
T_17_19_lc_trk_g3_1
T_17_19_wire_logic_cluster/lc_0/in_0

T_18_19_wire_logic_cluster/lc_1/out
T_18_19_lc_trk_g3_1
T_18_19_wire_logic_cluster/lc_1/in_1

End 

Net : n26_adj_1630_cascade_
T_16_18_wire_logic_cluster/lc_2/ltout
T_16_18_wire_logic_cluster/lc_3/in_2

End 

Net : n22497_cascade_
T_20_21_wire_logic_cluster/lc_3/ltout
T_20_21_wire_logic_cluster/lc_4/in_2

End 

Net : n26_adj_1635_cascade_
T_15_18_wire_logic_cluster/lc_0/ltout
T_15_18_wire_logic_cluster/lc_1/in_2

End 

Net : n22443_cascade_
T_15_18_wire_logic_cluster/lc_1/ltout
T_15_18_wire_logic_cluster/lc_2/in_2

End 

Net : n26_adj_1653_cascade_
T_20_21_wire_logic_cluster/lc_2/ltout
T_20_21_wire_logic_cluster/lc_3/in_2

End 

Net : data_cntvec_4
T_18_19_wire_logic_cluster/lc_4/out
T_18_18_sp4_v_t_40
T_15_18_sp4_h_l_11
T_15_18_lc_trk_g1_6
T_15_18_wire_logic_cluster/lc_0/in_3

T_18_19_wire_logic_cluster/lc_4/out
T_17_19_lc_trk_g3_4
T_17_19_wire_logic_cluster/lc_0/in_1

T_18_19_wire_logic_cluster/lc_4/out
T_18_19_lc_trk_g3_4
T_18_19_wire_logic_cluster/lc_4/in_1

End 

Net : n22566_cascade_
T_20_20_wire_logic_cluster/lc_3/ltout
T_20_20_wire_logic_cluster/lc_4/in_2

End 

Net : n22563_cascade_
T_20_20_wire_logic_cluster/lc_2/ltout
T_20_20_wire_logic_cluster/lc_3/in_2

End 

Net : n21261_cascade_
T_20_20_wire_logic_cluster/lc_1/ltout
T_20_20_wire_logic_cluster/lc_2/in_2

End 

Net : data_cntvec_0
T_18_19_wire_logic_cluster/lc_0/out
T_18_16_sp4_v_t_40
T_19_20_sp4_h_l_5
T_20_20_lc_trk_g2_5
T_20_20_wire_logic_cluster/lc_0/in_3

T_18_19_wire_logic_cluster/lc_0/out
T_15_19_sp12_h_l_0
T_16_19_lc_trk_g1_4
T_16_19_wire_logic_cluster/lc_5/in_0

T_18_19_wire_logic_cluster/lc_0/out
T_18_19_lc_trk_g3_0
T_18_19_wire_logic_cluster/lc_0/in_1

End 

Net : n30_adj_1631_cascade_
T_16_18_wire_logic_cluster/lc_5/ltout
T_16_18_wire_logic_cluster/lc_6/in_2

End 

Net : n26_cascade_
T_20_20_wire_logic_cluster/lc_0/ltout
T_20_20_wire_logic_cluster/lc_1/in_2

End 

Net : n22452_cascade_
T_16_18_wire_logic_cluster/lc_4/ltout
T_16_18_wire_logic_cluster/lc_5/in_2

End 

Net : n22500_cascade_
T_20_21_wire_logic_cluster/lc_4/ltout
T_20_21_wire_logic_cluster/lc_5/in_2

End 

Net : n22446_cascade_
T_15_18_wire_logic_cluster/lc_2/ltout
T_15_18_wire_logic_cluster/lc_3/in_2

End 

Net : data_cntvec_5
T_18_19_wire_logic_cluster/lc_5/out
T_18_18_sp4_v_t_42
T_15_18_sp4_h_l_1
T_16_18_lc_trk_g2_1
T_16_18_wire_logic_cluster/lc_2/in_3

T_18_19_wire_logic_cluster/lc_5/out
T_18_17_sp4_v_t_39
T_15_17_sp4_h_l_2
T_16_17_lc_trk_g2_2
T_16_17_wire_logic_cluster/lc_4/in_0

T_18_19_wire_logic_cluster/lc_5/out
T_18_19_lc_trk_g1_5
T_18_19_wire_logic_cluster/lc_5/in_1

End 

Net : n8_adj_1540
T_19_21_wire_logic_cluster/lc_1/out
T_19_21_lc_trk_g3_1
T_19_21_wire_logic_cluster/lc_0/in_0

End 

Net : n26_adj_1595_cascade_
T_18_18_wire_logic_cluster/lc_2/ltout
T_18_18_wire_logic_cluster/lc_3/in_2

End 

Net : n18_adj_1615
T_18_18_wire_logic_cluster/lc_3/out
T_18_18_lc_trk_g1_3
T_18_18_wire_logic_cluster/lc_0/cen

End 

Net : comm_buf_1_6
T_20_19_wire_logic_cluster/lc_6/out
T_21_18_sp4_v_t_45
T_18_22_sp4_h_l_1
T_14_22_sp4_h_l_4
T_16_22_lc_trk_g3_1
T_16_22_wire_logic_cluster/lc_5/in_1

T_20_19_wire_logic_cluster/lc_6/out
T_20_16_sp4_v_t_36
T_17_16_sp4_h_l_1
T_16_12_sp4_v_t_43
T_16_14_lc_trk_g2_6
T_16_14_wire_logic_cluster/lc_6/in_0

T_20_19_wire_logic_cluster/lc_6/out
T_21_18_sp4_v_t_45
T_22_18_sp4_h_l_8
T_22_18_lc_trk_g0_5
T_22_18_wire_logic_cluster/lc_2/in_3

T_20_19_wire_logic_cluster/lc_6/out
T_20_16_sp4_v_t_36
T_17_20_sp4_h_l_1
T_16_20_lc_trk_g0_1
T_16_20_input_2_7
T_16_20_wire_logic_cluster/lc_7/in_2

T_20_19_wire_logic_cluster/lc_6/out
T_21_18_sp4_v_t_45
T_18_22_sp4_h_l_1
T_18_22_lc_trk_g1_4
T_18_22_input_2_5
T_18_22_wire_logic_cluster/lc_5/in_2

T_20_19_wire_logic_cluster/lc_6/out
T_21_18_sp4_v_t_45
T_21_22_lc_trk_g0_0
T_21_22_input_2_4
T_21_22_wire_logic_cluster/lc_4/in_2

End 

Net : RTD.n10
T_11_14_wire_logic_cluster/lc_5/out
T_10_14_lc_trk_g2_5
T_10_14_wire_logic_cluster/lc_2/in_1

End 

Net : n21588
T_19_16_wire_logic_cluster/lc_1/out
T_15_16_sp12_h_l_1
T_22_16_lc_trk_g0_1
T_22_16_wire_logic_cluster/lc_4/in_1

End 

Net : comm_state_3_N_460_3
T_14_15_wire_logic_cluster/lc_7/out
T_15_12_sp4_v_t_39
T_16_16_sp4_h_l_8
T_20_16_sp4_h_l_4
T_19_16_lc_trk_g0_4
T_19_16_wire_logic_cluster/lc_1/in_3

T_14_15_wire_logic_cluster/lc_7/out
T_15_12_sp4_v_t_39
T_16_16_sp4_h_l_8
T_20_16_sp4_h_l_4
T_23_12_sp4_v_t_47
T_22_14_lc_trk_g0_1
T_22_14_wire_logic_cluster/lc_4/in_1

End 

Net : n30_adj_1499
T_13_16_wire_logic_cluster/lc_6/out
T_14_15_lc_trk_g3_6
T_14_15_input_2_7
T_14_15_wire_logic_cluster/lc_7/in_2

End 

Net : RTD.cfg_buf_4
T_11_14_wire_logic_cluster/lc_0/out
T_11_14_lc_trk_g0_0
T_11_14_wire_logic_cluster/lc_5/in_1

T_11_14_wire_logic_cluster/lc_0/out
T_11_14_lc_trk_g0_0
T_11_14_wire_logic_cluster/lc_0/in_0

End 

Net : n8_adj_1570
T_18_25_wire_logic_cluster/lc_3/out
T_18_24_lc_trk_g1_3
T_18_24_wire_logic_cluster/lc_3/in_1

End 

Net : RTD.cfg_buf_1
T_11_14_wire_logic_cluster/lc_7/out
T_11_15_lc_trk_g0_7
T_11_15_wire_logic_cluster/lc_0/in_3

T_11_14_wire_logic_cluster/lc_7/out
T_11_14_lc_trk_g1_7
T_11_14_wire_logic_cluster/lc_7/in_3

End 

Net : eis_start
T_13_23_wire_logic_cluster/lc_4/out
T_14_19_sp4_v_t_44
T_14_21_lc_trk_g3_1
T_14_21_wire_logic_cluster/lc_2/in_0

T_13_23_wire_logic_cluster/lc_4/out
T_12_23_sp4_h_l_0
T_16_23_sp4_h_l_0
T_15_19_sp4_v_t_40
T_15_20_lc_trk_g2_0
T_15_20_wire_logic_cluster/lc_4/in_0

T_13_23_wire_logic_cluster/lc_4/out
T_12_23_sp4_h_l_0
T_16_23_sp4_h_l_0
T_15_19_sp4_v_t_40
T_15_20_lc_trk_g2_0
T_15_20_wire_logic_cluster/lc_0/in_0

T_13_23_wire_logic_cluster/lc_4/out
T_14_19_sp4_v_t_44
T_14_21_lc_trk_g3_1
T_14_21_wire_logic_cluster/lc_6/in_0

T_13_23_wire_logic_cluster/lc_4/out
T_14_19_sp4_v_t_44
T_15_19_sp4_h_l_9
T_15_19_lc_trk_g0_4
T_15_19_input_2_0
T_15_19_wire_logic_cluster/lc_0/in_2

T_13_23_wire_logic_cluster/lc_4/out
T_13_23_lc_trk_g1_4
T_13_23_wire_logic_cluster/lc_4/in_3

End 

Net : n19_adj_1692
T_12_17_wire_logic_cluster/lc_1/out
T_11_16_lc_trk_g2_1
T_11_16_wire_logic_cluster/lc_3/in_0

End 

Net : n11600
T_22_16_wire_logic_cluster/lc_3/out
T_22_7_sp12_v_t_22
T_23_19_sp12_h_l_1
T_25_19_sp4_h_l_2
T_21_19_sp4_h_l_10
T_24_19_sp4_v_t_38
T_23_21_lc_trk_g1_3
T_23_21_wire_logic_cluster/lc_0/cen

End 

Net : RTD.cfg_buf_0
T_11_15_wire_logic_cluster/lc_2/out
T_11_12_sp4_v_t_44
T_10_14_lc_trk_g0_2
T_10_14_wire_logic_cluster/lc_1/in_3

T_11_15_wire_logic_cluster/lc_2/out
T_11_15_lc_trk_g3_2
T_11_15_wire_logic_cluster/lc_2/in_3

End 

Net : RTD.n9_cascade_
T_10_14_wire_logic_cluster/lc_1/ltout
T_10_14_wire_logic_cluster/lc_2/in_2

End 

Net : RTD.n11_adj_1444
T_11_14_wire_logic_cluster/lc_2/out
T_10_14_lc_trk_g3_2
T_10_14_wire_logic_cluster/lc_2/in_3

End 

Net : RTD.cfg_buf_2
T_11_14_wire_logic_cluster/lc_4/out
T_11_14_lc_trk_g0_4
T_11_14_wire_logic_cluster/lc_5/in_3

T_11_14_wire_logic_cluster/lc_4/out
T_11_14_lc_trk_g0_4
T_11_14_wire_logic_cluster/lc_4/in_0

End 

Net : RTD.cfg_buf_5
T_11_14_wire_logic_cluster/lc_1/out
T_11_14_lc_trk_g2_1
T_11_14_wire_logic_cluster/lc_2/in_1

T_11_14_wire_logic_cluster/lc_1/out
T_11_14_lc_trk_g2_1
T_11_14_wire_logic_cluster/lc_1/in_0

End 

Net : comm_buf_1_7
T_20_22_wire_logic_cluster/lc_0/out
T_17_22_sp12_h_l_0
T_16_10_sp12_v_t_23
T_16_21_lc_trk_g2_3
T_16_21_wire_logic_cluster/lc_1/in_0

T_20_22_wire_logic_cluster/lc_0/out
T_17_22_sp12_h_l_0
T_16_10_sp12_v_t_23
T_16_16_lc_trk_g3_4
T_16_16_wire_logic_cluster/lc_3/in_0

T_20_22_wire_logic_cluster/lc_0/out
T_20_18_sp4_v_t_37
T_20_14_sp4_v_t_37
T_21_14_sp4_h_l_0
T_20_14_lc_trk_g0_0
T_20_14_wire_logic_cluster/lc_1/in_1

T_20_22_wire_logic_cluster/lc_0/out
T_19_22_sp4_h_l_8
T_15_22_sp4_h_l_11
T_18_18_sp4_v_t_46
T_19_22_sp4_h_l_5
T_18_22_lc_trk_g0_5
T_18_22_input_2_7
T_18_22_wire_logic_cluster/lc_7/in_2

T_20_22_wire_logic_cluster/lc_0/out
T_17_22_sp12_h_l_0
T_16_10_sp12_v_t_23
T_16_21_lc_trk_g2_3
T_16_21_wire_logic_cluster/lc_3/in_0

T_20_22_wire_logic_cluster/lc_0/out
T_19_22_sp4_h_l_8
T_15_22_sp4_h_l_11
T_18_18_sp4_v_t_46
T_17_19_lc_trk_g3_6
T_17_19_input_2_5
T_17_19_wire_logic_cluster/lc_5/in_2

End 

Net : ADC_VDC.cmd_rdadcbuf_5
T_12_12_wire_logic_cluster/lc_5/out
T_12_12_lc_trk_g3_5
T_12_12_wire_logic_cluster/lc_5/in_1

End 

Net : n21447
T_24_21_wire_logic_cluster/lc_0/out
T_24_18_sp4_v_t_40
T_21_18_sp4_h_l_11
T_17_18_sp4_h_l_11
T_13_18_sp4_h_l_7
T_15_18_lc_trk_g3_2
T_15_18_wire_logic_cluster/lc_1/in_0

End 

Net : buf_adcdata_iac_22
T_12_22_wire_logic_cluster/lc_4/out
T_13_22_sp12_h_l_0
T_12_22_sp4_h_l_1
T_15_18_sp4_v_t_42
T_15_19_lc_trk_g3_2
T_15_19_input_2_3
T_15_19_wire_logic_cluster/lc_3/in_2

T_12_22_wire_logic_cluster/lc_4/out
T_13_22_sp12_h_l_0
T_24_10_sp12_v_t_23
T_24_8_sp4_v_t_47
T_25_8_sp4_h_l_10
T_25_8_lc_trk_g0_7
T_25_8_wire_bram/ram/WDATA_5

T_12_22_wire_logic_cluster/lc_4/out
T_13_22_sp12_h_l_0
T_12_22_sp4_h_l_1
T_12_22_lc_trk_g0_4
T_12_22_input_2_4
T_12_22_wire_logic_cluster/lc_4/in_2

End 

Net : n21236
T_15_19_wire_logic_cluster/lc_4/out
T_15_18_sp4_v_t_40
T_12_18_sp4_h_l_11
T_12_18_lc_trk_g1_6
T_12_18_wire_logic_cluster/lc_4/in_1

End 

Net : n22635_cascade_
T_15_19_wire_logic_cluster/lc_3/ltout
T_15_19_wire_logic_cluster/lc_4/in_2

End 

Net : buf_adcdata_vac_6
T_11_16_wire_logic_cluster/lc_6/out
T_11_13_sp4_v_t_36
T_8_17_sp4_h_l_1
T_9_17_lc_trk_g2_1
T_9_17_wire_logic_cluster/lc_4/in_1

T_11_16_wire_logic_cluster/lc_6/out
T_11_16_sp4_h_l_1
T_10_12_sp4_v_t_36
T_7_12_sp4_h_l_1
T_8_12_lc_trk_g2_1
T_8_12_wire_bram/ram/WDATA_1

T_11_16_wire_logic_cluster/lc_6/out
T_11_16_sp4_h_l_1
T_11_16_lc_trk_g1_4
T_11_16_wire_logic_cluster/lc_6/in_3

End 

Net : n22_adj_1601
T_9_17_wire_logic_cluster/lc_5/out
T_10_17_sp4_h_l_10
T_11_17_lc_trk_g2_2
T_11_17_wire_logic_cluster/lc_5/in_3

End 

Net : n19_adj_1600_cascade_
T_9_17_wire_logic_cluster/lc_4/ltout
T_9_17_wire_logic_cluster/lc_5/in_2

End 

Net : buf_dds1_9
T_16_19_wire_logic_cluster/lc_3/out
T_16_19_sp4_h_l_11
T_12_19_sp4_h_l_11
T_11_19_sp4_v_t_46
T_11_21_lc_trk_g3_3
T_11_21_wire_logic_cluster/lc_5/in_1

T_16_19_wire_logic_cluster/lc_3/out
T_16_19_sp4_h_l_11
T_12_19_sp4_h_l_11
T_11_19_sp4_v_t_46
T_11_20_lc_trk_g3_6
T_11_20_wire_logic_cluster/lc_6/in_3

T_16_19_wire_logic_cluster/lc_3/out
T_16_19_sp4_h_l_11
T_16_19_lc_trk_g1_6
T_16_19_wire_logic_cluster/lc_3/in_0

End 

Net : buf_adcdata_vac_21
T_11_18_wire_logic_cluster/lc_5/out
T_11_11_sp12_v_t_22
T_12_11_sp12_h_l_1
T_22_11_sp4_h_l_10
T_25_7_sp4_v_t_47
T_25_9_lc_trk_g3_2
T_25_9_wire_bram/ram/WDATA_9

T_11_18_wire_logic_cluster/lc_5/out
T_11_16_sp4_v_t_39
T_12_16_sp4_h_l_7
T_14_16_lc_trk_g3_2
T_14_16_wire_logic_cluster/lc_6/in_1

T_11_18_wire_logic_cluster/lc_5/out
T_11_18_lc_trk_g2_5
T_11_18_input_2_5
T_11_18_wire_logic_cluster/lc_5/in_2

End 

Net : buf_adcdata_iac_0
T_10_17_wire_logic_cluster/lc_0/out
T_7_17_sp12_h_l_0
T_19_17_sp12_h_l_0
T_22_17_sp4_h_l_5
T_25_13_sp4_v_t_46
T_25_14_lc_trk_g3_6
T_25_14_wire_bram/ram/WDATA_5

T_10_17_wire_logic_cluster/lc_0/out
T_10_17_sp4_h_l_5
T_14_17_sp4_h_l_8
T_14_17_lc_trk_g0_5
T_14_17_wire_logic_cluster/lc_2/in_1

T_10_17_wire_logic_cluster/lc_0/out
T_10_17_lc_trk_g1_0
T_10_17_wire_logic_cluster/lc_0/in_3

End 

Net : buf_adcdata_iac_1
T_17_22_wire_logic_cluster/lc_4/out
T_17_14_sp12_v_t_23
T_18_14_sp12_h_l_0
T_23_14_sp4_h_l_7
T_26_10_sp4_v_t_42
T_25_13_lc_trk_g3_2
T_25_13_wire_bram/ram/WDATA_13

T_17_22_wire_logic_cluster/lc_4/out
T_17_22_lc_trk_g2_4
T_17_22_wire_logic_cluster/lc_0/in_0

T_17_22_wire_logic_cluster/lc_4/out
T_17_22_lc_trk_g2_4
T_17_22_wire_logic_cluster/lc_4/in_0

End 

Net : buf_adcdata_vac_3
T_11_18_wire_logic_cluster/lc_1/out
T_11_7_sp12_v_t_22
T_12_7_sp12_h_l_1
T_22_7_sp4_h_l_10
T_25_7_sp4_v_t_38
T_25_11_lc_trk_g0_3
T_25_11_wire_bram/ram/WDATA_9

T_11_18_wire_logic_cluster/lc_1/out
T_11_14_sp4_v_t_39
T_11_15_lc_trk_g2_7
T_11_15_wire_logic_cluster/lc_4/in_3

T_11_18_wire_logic_cluster/lc_1/out
T_11_18_lc_trk_g3_1
T_11_18_wire_logic_cluster/lc_1/in_3

End 

Net : RTD.cfg_buf_3
T_11_14_wire_logic_cluster/lc_3/out
T_11_14_lc_trk_g0_3
T_11_14_wire_logic_cluster/lc_2/in_3

T_11_14_wire_logic_cluster/lc_3/out
T_11_14_lc_trk_g0_3
T_11_14_wire_logic_cluster/lc_3/in_0

End 

Net : buf_adcdata_vac_17
T_12_21_wire_logic_cluster/lc_0/out
T_12_9_sp12_v_t_23
T_12_17_lc_trk_g2_0
T_12_17_wire_logic_cluster/lc_1/in_1

T_12_21_wire_logic_cluster/lc_0/out
T_12_17_sp12_v_t_23
T_13_17_sp12_h_l_0
T_25_17_sp12_h_l_0
T_25_17_lc_trk_g0_3
T_25_17_wire_bram/ram/WDATA_9

T_12_21_wire_logic_cluster/lc_0/out
T_12_21_lc_trk_g1_0
T_12_21_wire_logic_cluster/lc_0/in_3

End 

Net : cmd_rdadctmp_2_adj_1521
T_13_11_wire_logic_cluster/lc_4/out
T_12_12_lc_trk_g0_4
T_12_12_input_2_2
T_12_12_wire_logic_cluster/lc_2/in_2

T_13_11_wire_logic_cluster/lc_4/out
T_13_11_lc_trk_g3_4
T_13_11_wire_logic_cluster/lc_3/in_0

T_13_11_wire_logic_cluster/lc_4/out
T_13_11_lc_trk_g3_4
T_13_11_wire_logic_cluster/lc_4/in_1

End 

Net : n16_adj_1620
T_17_23_wire_logic_cluster/lc_5/out
T_18_22_sp4_v_t_43
T_19_22_sp4_h_l_6
T_19_22_lc_trk_g0_3
T_19_22_wire_logic_cluster/lc_6/in_3

End 

Net : n21362
T_19_22_wire_logic_cluster/lc_6/out
T_19_22_sp4_h_l_1
T_21_22_lc_trk_g3_4
T_21_22_wire_logic_cluster/lc_3/in_0

End 

Net : ADC_VDC.cmd_rdadcbuf_6
T_12_12_wire_logic_cluster/lc_6/out
T_12_12_lc_trk_g1_6
T_12_12_wire_logic_cluster/lc_6/in_1

End 

Net : n30_adj_1608
T_10_18_wire_logic_cluster/lc_4/out
T_11_18_sp12_h_l_0
T_18_18_sp4_h_l_9
T_21_18_sp4_v_t_39
T_21_19_lc_trk_g3_7
T_21_19_wire_logic_cluster/lc_4/in_0

End 

Net : comm_buf_0_1
T_20_17_wire_logic_cluster/lc_6/out
T_20_16_sp4_v_t_44
T_20_20_sp4_v_t_40
T_17_24_sp4_h_l_10
T_18_24_lc_trk_g2_2
T_18_24_wire_logic_cluster/lc_4/in_0

T_20_17_wire_logic_cluster/lc_6/out
T_20_17_sp4_h_l_1
T_19_13_sp4_v_t_36
T_18_15_lc_trk_g1_1
T_18_15_wire_logic_cluster/lc_7/in_3

T_20_17_wire_logic_cluster/lc_6/out
T_20_17_sp4_h_l_1
T_23_17_sp4_v_t_43
T_23_19_lc_trk_g2_6
T_23_19_wire_logic_cluster/lc_1/in_1

T_20_17_wire_logic_cluster/lc_6/out
T_21_14_sp4_v_t_37
T_18_18_sp4_h_l_0
T_14_18_sp4_h_l_3
T_13_18_sp4_v_t_44
T_10_22_sp4_h_l_9
T_14_22_sp4_h_l_5
T_14_22_lc_trk_g0_0
T_14_22_input_2_2
T_14_22_wire_logic_cluster/lc_2/in_2

T_20_17_wire_logic_cluster/lc_6/out
T_21_14_sp4_v_t_37
T_18_18_sp4_h_l_0
T_14_18_sp4_h_l_3
T_13_18_sp4_v_t_44
T_13_19_lc_trk_g3_4
T_13_19_input_2_7
T_13_19_wire_logic_cluster/lc_7/in_2

T_20_17_wire_logic_cluster/lc_6/out
T_21_14_sp4_v_t_37
T_18_18_sp4_h_l_0
T_14_18_sp4_h_l_3
T_13_18_sp4_v_t_44
T_13_21_lc_trk_g1_4
T_13_21_input_2_5
T_13_21_wire_logic_cluster/lc_5/in_2

T_20_17_wire_logic_cluster/lc_6/out
T_20_16_sp4_v_t_44
T_20_20_sp4_v_t_40
T_17_24_sp4_h_l_10
T_18_24_lc_trk_g2_2
T_18_24_wire_logic_cluster/lc_6/in_0

T_20_17_wire_logic_cluster/lc_6/out
T_21_14_sp4_v_t_37
T_18_18_sp4_h_l_0
T_14_18_sp4_h_l_3
T_14_18_lc_trk_g0_6
T_14_18_wire_logic_cluster/lc_2/in_0

T_20_17_wire_logic_cluster/lc_6/out
T_18_17_sp4_h_l_9
T_17_17_sp4_v_t_38
T_17_20_lc_trk_g0_6
T_17_20_wire_logic_cluster/lc_0/in_0

T_20_17_wire_logic_cluster/lc_6/out
T_18_17_sp4_h_l_9
T_17_17_sp4_v_t_38
T_16_19_lc_trk_g1_3
T_16_19_wire_logic_cluster/lc_3/in_1

End 

Net : buf_data_iac_4
T_8_14_wire_bram/ram/RDATA_5
T_8_14_sp4_h_l_9
T_7_14_sp4_v_t_38
T_8_18_sp4_h_l_9
T_10_18_lc_trk_g3_4
T_10_18_wire_logic_cluster/lc_4/in_1

End 

Net : comm_tx_buf_7
T_20_14_wire_logic_cluster/lc_2/out
T_20_14_lc_trk_g2_2
T_20_14_input_2_6
T_20_14_wire_logic_cluster/lc_6/in_2

T_20_14_wire_logic_cluster/lc_2/out
T_20_14_lc_trk_g2_2
T_20_14_wire_logic_cluster/lc_7/in_1

T_20_14_wire_logic_cluster/lc_2/out
T_20_14_lc_trk_g2_2
T_20_14_wire_logic_cluster/lc_5/in_1

End 

Net : IAC_OSR1
T_13_19_wire_logic_cluster/lc_7/out
T_13_19_sp4_h_l_3
T_12_19_sp4_v_t_44
T_11_21_lc_trk_g2_1
T_11_21_wire_logic_cluster/lc_6/in_1

T_13_19_wire_logic_cluster/lc_7/out
T_13_19_lc_trk_g1_7
T_13_19_wire_logic_cluster/lc_7/in_3

T_13_19_wire_logic_cluster/lc_7/out
T_13_14_sp12_v_t_22
T_13_26_sp12_v_t_22
T_13_29_sp4_v_t_42
T_13_33_span4_horz_r_1
T_17_33_span4_horz_r_1
T_19_33_lc_trk_g0_1
T_19_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : acadc_skipcnt_11
T_17_26_wire_logic_cluster/lc_2/out
T_17_24_sp12_v_t_23
T_17_12_sp12_v_t_23
T_17_14_sp4_v_t_43
T_16_16_lc_trk_g1_6
T_16_16_input_2_7
T_16_16_wire_logic_cluster/lc_7/in_2

T_17_26_wire_logic_cluster/lc_2/out
T_17_26_lc_trk_g1_2
T_17_26_wire_logic_cluster/lc_2/in_1

End 

Net : buf_adcdata_iac_21
T_14_22_wire_logic_cluster/lc_7/out
T_12_22_sp12_h_l_1
T_23_10_sp12_v_t_22
T_23_9_sp4_v_t_46
T_24_9_sp4_h_l_11
T_25_9_lc_trk_g2_3
T_25_9_wire_bram/ram/WDATA_13

T_14_22_wire_logic_cluster/lc_7/out
T_14_19_sp4_v_t_38
T_14_15_sp4_v_t_43
T_14_16_lc_trk_g3_3
T_14_16_wire_logic_cluster/lc_7/in_1

T_14_22_wire_logic_cluster/lc_7/out
T_14_22_lc_trk_g1_7
T_14_22_wire_logic_cluster/lc_7/in_3

End 

Net : buf_data_iac_18
T_25_16_wire_bram/ram/RDATA_5
T_25_13_sp4_v_t_44
T_22_17_sp4_h_l_2
T_23_17_lc_trk_g3_2
T_23_17_wire_logic_cluster/lc_2/in_1

End 

Net : n22458_cascade_
T_19_18_wire_logic_cluster/lc_4/ltout
T_19_18_wire_logic_cluster/lc_5/in_2

End 

Net : n21460
T_23_17_wire_logic_cluster/lc_2/out
T_23_14_sp4_v_t_44
T_20_18_sp4_h_l_9
T_19_18_lc_trk_g0_1
T_19_18_wire_logic_cluster/lc_3/in_0

End 

Net : n22455_cascade_
T_19_18_wire_logic_cluster/lc_3/ltout
T_19_18_wire_logic_cluster/lc_4/in_2

End 

Net : n69
T_12_21_wire_logic_cluster/lc_6/out
T_11_21_sp4_h_l_4
T_14_21_sp4_v_t_41
T_13_22_lc_trk_g3_1
T_13_22_wire_logic_cluster/lc_0/in_0

End 

Net : buf_adcdata_iac_14
T_12_19_wire_logic_cluster/lc_6/out
T_11_19_sp12_h_l_0
T_23_19_sp12_h_l_0
T_26_19_sp4_h_l_5
T_25_19_sp4_v_t_40
T_25_20_lc_trk_g3_0
T_25_20_wire_bram/ram/WDATA_5

T_12_19_wire_logic_cluster/lc_6/out
T_11_19_sp12_h_l_0
T_20_19_lc_trk_g0_4
T_20_19_input_2_4
T_20_19_wire_logic_cluster/lc_4/in_2

T_12_19_wire_logic_cluster/lc_6/out
T_12_19_lc_trk_g3_6
T_12_19_wire_logic_cluster/lc_6/in_1

End 

Net : n5_adj_1536
T_15_21_wire_logic_cluster/lc_5/out
T_15_20_sp4_v_t_42
T_16_20_sp4_h_l_0
T_17_20_lc_trk_g2_0
T_17_20_input_2_2
T_17_20_wire_logic_cluster/lc_2/in_2

End 

Net : comm_spi.n14808
T_17_11_wire_logic_cluster/lc_0/out
T_18_11_lc_trk_g0_0
T_18_11_wire_logic_cluster/lc_4/in_0

T_17_11_wire_logic_cluster/lc_0/out
T_17_8_sp4_v_t_40
T_17_9_lc_trk_g2_0
T_17_9_wire_logic_cluster/lc_0/in_0

T_17_11_wire_logic_cluster/lc_0/out
T_17_8_sp4_v_t_40
T_16_9_lc_trk_g3_0
T_16_9_wire_logic_cluster/lc_1/in_0

End 

Net : n8_adj_1564
T_17_22_wire_logic_cluster/lc_2/out
T_18_23_lc_trk_g2_2
T_18_23_wire_logic_cluster/lc_2/in_0

End 

Net : ADC_VDC.cmd_rdadcbuf_8
T_12_13_wire_logic_cluster/lc_0/out
T_12_13_lc_trk_g3_0
T_12_13_wire_logic_cluster/lc_0/in_1

End 

Net : n4_adj_1637
T_18_15_wire_logic_cluster/lc_5/out
T_18_11_sp4_v_t_47
T_17_13_lc_trk_g0_1
T_17_13_wire_logic_cluster/lc_0/in_1

End 

Net : RTD.cfg_buf_6
T_10_15_wire_logic_cluster/lc_3/out
T_10_14_lc_trk_g1_3
T_10_14_wire_logic_cluster/lc_1/in_1

T_10_15_wire_logic_cluster/lc_3/out
T_10_15_lc_trk_g1_3
T_10_15_wire_logic_cluster/lc_3/in_3

End 

Net : buf_data_iac_12
T_25_22_wire_bram/ram/RDATA_5
T_24_21_lc_trk_g3_2
T_24_21_wire_logic_cluster/lc_0/in_1

End 

Net : comm_buf_1_2
T_17_18_wire_logic_cluster/lc_6/out
T_17_16_sp4_v_t_41
T_17_20_sp4_v_t_42
T_18_24_sp4_h_l_7
T_18_24_lc_trk_g0_2
T_18_24_wire_logic_cluster/lc_5/in_1

T_17_18_wire_logic_cluster/lc_6/out
T_16_18_sp4_h_l_4
T_12_18_sp4_h_l_7
T_11_14_sp4_v_t_42
T_8_14_sp4_h_l_1
T_7_14_lc_trk_g1_1
T_7_14_wire_logic_cluster/lc_6/in_0

T_17_18_wire_logic_cluster/lc_6/out
T_17_16_sp4_v_t_41
T_17_20_sp4_v_t_42
T_18_20_sp4_h_l_0
T_21_16_sp4_v_t_37
T_21_17_lc_trk_g2_5
T_21_17_wire_logic_cluster/lc_0/in_1

T_17_18_wire_logic_cluster/lc_6/out
T_17_16_sp4_v_t_41
T_17_20_sp4_v_t_42
T_18_20_sp4_h_l_0
T_14_20_sp4_h_l_8
T_13_20_lc_trk_g1_0
T_13_20_input_2_1
T_13_20_wire_logic_cluster/lc_1/in_2

End 

Net : buf_data_iac_1
T_25_13_wire_bram/ram/RDATA_13
T_26_12_sp4_v_t_37
T_26_16_sp4_v_t_37
T_23_20_sp4_h_l_0
T_19_20_sp4_h_l_0
T_18_20_sp4_v_t_37
T_18_22_lc_trk_g2_0
T_18_22_wire_logic_cluster/lc_2/in_0

End 

Net : cmd_rdadctmp_3_adj_1520
T_13_11_wire_logic_cluster/lc_3/out
T_12_12_lc_trk_g0_3
T_12_12_input_2_3
T_12_12_wire_logic_cluster/lc_3/in_2

T_13_11_wire_logic_cluster/lc_3/out
T_13_11_lc_trk_g1_3
T_13_11_wire_logic_cluster/lc_3/in_3

T_13_11_wire_logic_cluster/lc_3/out
T_13_11_lc_trk_g1_3
T_13_11_wire_logic_cluster/lc_5/in_3

End 

Net : cmd_rdadctmp_7_adj_1516
T_12_11_wire_logic_cluster/lc_6/out
T_12_12_lc_trk_g0_6
T_12_12_wire_logic_cluster/lc_7/in_1

T_12_11_wire_logic_cluster/lc_6/out
T_12_11_lc_trk_g3_6
T_12_11_wire_logic_cluster/lc_6/in_3

T_12_11_wire_logic_cluster/lc_6/out
T_13_12_lc_trk_g2_6
T_13_12_input_2_0
T_13_12_wire_logic_cluster/lc_0/in_2

End 

Net : cmd_rdadctmp_8_adj_1515
T_13_12_wire_logic_cluster/lc_0/out
T_12_13_lc_trk_g0_0
T_12_13_input_2_0
T_12_13_wire_logic_cluster/lc_0/in_2

T_13_12_wire_logic_cluster/lc_0/out
T_13_12_lc_trk_g3_0
T_13_12_wire_logic_cluster/lc_0/in_1

T_13_12_wire_logic_cluster/lc_0/out
T_13_12_lc_trk_g0_0
T_13_12_input_2_2
T_13_12_wire_logic_cluster/lc_2/in_2

End 

Net : ADC_VDC.n19874
T_12_16_wire_logic_cluster/lc_0/cout
T_12_16_wire_logic_cluster/lc_1/in_3

Net : buf_data_iac_3
T_25_11_wire_bram/ram/RDATA_13
T_25_11_sp4_h_l_9
T_24_11_sp4_v_t_44
T_21_15_sp4_h_l_2
T_17_15_sp4_h_l_2
T_16_15_lc_trk_g1_2
T_16_15_wire_logic_cluster/lc_5/in_0

End 

Net : n30_adj_1611
T_16_15_wire_logic_cluster/lc_5/out
T_15_15_sp4_h_l_2
T_19_15_sp4_h_l_2
T_22_15_sp4_v_t_42
T_21_19_lc_trk_g1_7
T_21_19_wire_logic_cluster/lc_5/in_3

End 

Net : acadc_skipcnt_14
T_17_26_wire_logic_cluster/lc_5/out
T_17_19_sp12_v_t_22
T_17_18_sp4_v_t_46
T_17_14_sp4_v_t_42
T_16_16_lc_trk_g0_7
T_16_16_wire_logic_cluster/lc_7/in_0

T_17_26_wire_logic_cluster/lc_5/out
T_17_26_lc_trk_g1_5
T_17_26_wire_logic_cluster/lc_5/in_1

End 

Net : buf_cfgRTD_2
T_11_17_wire_logic_cluster/lc_2/out
T_11_17_lc_trk_g0_2
T_11_17_wire_logic_cluster/lc_7/in_3

T_11_17_wire_logic_cluster/lc_2/out
T_11_17_lc_trk_g0_2
T_11_17_wire_logic_cluster/lc_2/in_0

T_11_17_wire_logic_cluster/lc_2/out
T_12_13_sp4_v_t_40
T_11_14_lc_trk_g3_0
T_11_14_wire_logic_cluster/lc_4/in_3

T_11_17_wire_logic_cluster/lc_2/out
T_12_13_sp4_v_t_40
T_11_14_lc_trk_g3_0
T_11_14_input_2_5
T_11_14_wire_logic_cluster/lc_5/in_2

T_11_17_wire_logic_cluster/lc_2/out
T_12_13_sp4_v_t_40
T_9_13_sp4_h_l_11
T_11_13_lc_trk_g3_6
T_11_13_input_2_1
T_11_13_wire_logic_cluster/lc_1/in_2

End 

Net : ADC_VDC.cmd_rdadcbuf_7
T_12_12_wire_logic_cluster/lc_7/out
T_12_12_lc_trk_g2_7
T_12_12_input_2_7
T_12_12_wire_logic_cluster/lc_7/in_2

End 

Net : n22368
T_16_18_wire_logic_cluster/lc_1/out
T_16_18_lc_trk_g1_1
T_16_18_wire_logic_cluster/lc_5/in_1

End 

Net : buf_dds0_5
T_16_22_wire_logic_cluster/lc_6/out
T_15_22_sp12_h_l_0
T_14_10_sp12_v_t_23
T_14_12_sp4_v_t_43
T_13_13_lc_trk_g3_3
T_13_13_wire_logic_cluster/lc_5/in_1

T_16_22_wire_logic_cluster/lc_6/out
T_16_21_sp4_v_t_44
T_15_24_lc_trk_g3_4
T_15_24_wire_logic_cluster/lc_6/in_3

T_16_22_wire_logic_cluster/lc_6/out
T_16_22_lc_trk_g3_6
T_16_22_wire_logic_cluster/lc_6/in_1

End 

Net : n16_adj_1628
T_13_13_wire_logic_cluster/lc_5/out
T_13_12_sp4_v_t_42
T_14_16_sp4_h_l_7
T_17_16_sp4_v_t_42
T_16_18_lc_trk_g0_7
T_16_18_wire_logic_cluster/lc_1/in_0

End 

Net : comm_buf_1_4
T_15_18_wire_logic_cluster/lc_4/out
T_13_18_sp4_h_l_5
T_16_18_sp4_v_t_47
T_17_22_sp4_h_l_4
T_17_22_lc_trk_g1_1
T_17_22_wire_logic_cluster/lc_2/in_0

T_15_18_wire_logic_cluster/lc_4/out
T_16_16_sp4_v_t_36
T_13_20_sp4_h_l_1
T_17_20_sp4_h_l_4
T_17_20_lc_trk_g0_1
T_17_20_wire_logic_cluster/lc_6/in_1

T_15_18_wire_logic_cluster/lc_4/out
T_13_18_sp4_h_l_5
T_17_18_sp4_h_l_5
T_20_14_sp4_v_t_46
T_20_16_lc_trk_g3_3
T_20_16_wire_logic_cluster/lc_1/in_3

T_15_18_wire_logic_cluster/lc_4/out
T_16_16_sp4_v_t_36
T_13_20_sp4_h_l_1
T_9_20_sp4_h_l_1
T_10_20_lc_trk_g3_1
T_10_20_input_2_0
T_10_20_wire_logic_cluster/lc_0/in_2

T_15_18_wire_logic_cluster/lc_4/out
T_16_14_sp4_v_t_44
T_16_16_lc_trk_g2_1
T_16_16_input_2_5
T_16_16_wire_logic_cluster/lc_5/in_2

End 

Net : buf_adcdata_vac_19
T_13_19_wire_logic_cluster/lc_0/out
T_13_7_sp12_v_t_23
T_13_13_lc_trk_g2_4
T_13_13_wire_logic_cluster/lc_4/in_0

T_13_19_wire_logic_cluster/lc_0/out
T_10_19_sp12_h_l_0
T_19_19_sp4_h_l_11
T_22_15_sp4_v_t_40
T_23_15_sp4_h_l_10
T_25_15_lc_trk_g2_7
T_25_15_wire_bram/ram/WDATA_9

T_13_19_wire_logic_cluster/lc_0/out
T_13_19_lc_trk_g1_0
T_13_19_wire_logic_cluster/lc_0/in_3

End 

Net : data_idxvec_14
T_13_18_wire_logic_cluster/lc_6/out
T_13_15_sp4_v_t_36
T_14_19_sp4_h_l_7
T_16_19_lc_trk_g3_2
T_16_19_input_2_1
T_16_19_wire_logic_cluster/lc_1/in_2

T_13_18_wire_logic_cluster/lc_6/out
T_13_18_lc_trk_g2_6
T_13_18_input_2_6
T_13_18_wire_logic_cluster/lc_6/in_2

End 

Net : n22629
T_11_15_wire_logic_cluster/lc_7/out
T_11_14_sp4_v_t_46
T_11_17_lc_trk_g0_6
T_11_17_wire_logic_cluster/lc_1/in_1

End 

Net : n21237
T_11_17_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g2_1
T_12_18_wire_logic_cluster/lc_4/in_3

End 

Net : cmd_rdadctmp_4_adj_1519
T_13_11_wire_logic_cluster/lc_5/out
T_12_12_lc_trk_g0_5
T_12_12_wire_logic_cluster/lc_4/in_1

T_13_11_wire_logic_cluster/lc_5/out
T_13_11_lc_trk_g3_5
T_13_11_wire_logic_cluster/lc_5/in_1

T_13_11_wire_logic_cluster/lc_5/out
T_13_11_lc_trk_g3_5
T_13_11_wire_logic_cluster/lc_7/in_3

End 

Net : n30_adj_1599
T_10_19_wire_logic_cluster/lc_3/out
T_4_19_sp12_h_l_1
T_16_19_sp12_h_l_1
T_21_19_lc_trk_g1_5
T_21_19_wire_logic_cluster/lc_1/in_3

End 

Net : ADC_VDC.n19872
T_12_15_wire_logic_cluster/lc_6/cout
T_12_15_wire_logic_cluster/lc_7/in_3

Net : ADC_VDC.cmd_rdadcbuf_9
T_12_13_wire_logic_cluster/lc_1/out
T_12_13_lc_trk_g3_1
T_12_13_wire_logic_cluster/lc_1/in_1

End 

Net : buf_data_iac_7
T_8_11_wire_bram/ram/RDATA_13
T_8_9_sp12_v_t_23
T_8_15_sp4_v_t_39
T_9_19_sp4_h_l_8
T_10_19_lc_trk_g3_0
T_10_19_wire_logic_cluster/lc_3/in_0

End 

Net : n9342_cascade_
T_19_22_wire_logic_cluster/lc_4/ltout
T_19_22_wire_logic_cluster/lc_5/in_2

End 

Net : cmd_rdadctmp_9_adj_1514
T_13_12_wire_logic_cluster/lc_2/out
T_12_13_lc_trk_g1_2
T_12_13_input_2_1
T_12_13_wire_logic_cluster/lc_1/in_2

T_13_12_wire_logic_cluster/lc_2/out
T_13_11_lc_trk_g0_2
T_13_11_wire_logic_cluster/lc_2/in_0

T_13_12_wire_logic_cluster/lc_2/out
T_13_12_lc_trk_g3_2
T_13_12_wire_logic_cluster/lc_2/in_1

End 

Net : bfn_8_10_0_
T_12_16_wire_logic_cluster/carry_in_mux/cout
T_12_16_wire_logic_cluster/lc_0/in_3

Net : buf_adcdata_vac_10
T_12_19_wire_logic_cluster/lc_4/out
T_13_19_sp12_h_l_0
T_22_19_sp4_h_l_11
T_25_19_sp4_v_t_46
T_25_23_sp4_v_t_39
T_25_24_lc_trk_g2_7
T_25_24_wire_bram/ram/WDATA_1

T_12_19_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_36
T_14_17_sp4_h_l_6
T_14_17_lc_trk_g0_3
T_14_17_wire_logic_cluster/lc_0/in_1

T_12_19_wire_logic_cluster/lc_4/out
T_12_19_lc_trk_g0_4
T_12_19_input_2_4
T_12_19_wire_logic_cluster/lc_4/in_2

End 

Net : cmd_rdadcbuf_12
T_12_13_wire_logic_cluster/lc_4/out
T_12_12_sp4_v_t_40
T_12_13_lc_trk_g2_0
T_12_13_input_2_4
T_12_13_wire_logic_cluster/lc_4/in_2

T_12_13_wire_logic_cluster/lc_4/out
T_13_13_sp4_h_l_8
T_16_9_sp4_v_t_45
T_16_12_lc_trk_g1_5
T_16_12_input_2_4
T_16_12_wire_logic_cluster/lc_4/in_2

End 

Net : n22611
T_22_14_wire_logic_cluster/lc_0/out
T_22_14_lc_trk_g1_0
T_22_14_wire_logic_cluster/lc_2/in_3

End 

Net : n21512
T_24_22_wire_logic_cluster/lc_2/out
T_24_21_sp4_v_t_36
T_21_21_sp4_h_l_1
T_20_21_lc_trk_g1_1
T_20_21_wire_logic_cluster/lc_3/in_1

End 

Net : buf_data_iac_9
T_25_25_wire_bram/ram/RDATA_13
T_25_21_sp4_v_t_41
T_24_22_lc_trk_g3_1
T_24_22_wire_logic_cluster/lc_2/in_0

End 

Net : n26_adj_1687_cascade_
T_19_18_wire_logic_cluster/lc_2/ltout
T_19_18_wire_logic_cluster/lc_3/in_2

End 

Net : ADC_VDC.n19871
T_12_15_wire_logic_cluster/lc_5/cout
T_12_15_wire_logic_cluster/lc_6/in_3

Net : buf_adcdata_vac_16
T_10_20_wire_logic_cluster/lc_7/out
T_10_20_sp4_h_l_3
T_14_20_sp4_h_l_3
T_18_20_sp4_h_l_3
T_22_20_sp4_h_l_3
T_25_16_sp4_v_t_44
T_25_18_lc_trk_g2_1
T_25_18_wire_bram/ram/WDATA_1

T_10_20_wire_logic_cluster/lc_7/out
T_10_20_sp4_h_l_3
T_13_16_sp4_v_t_38
T_14_16_sp4_h_l_3
T_13_16_lc_trk_g1_3
T_13_16_wire_logic_cluster/lc_1/in_1

T_10_20_wire_logic_cluster/lc_7/out
T_10_20_lc_trk_g1_7
T_10_20_wire_logic_cluster/lc_7/in_3

End 

Net : buf_adcdata_iac_9
T_16_23_wire_logic_cluster/lc_6/out
T_16_21_sp4_v_t_41
T_17_21_sp4_h_l_9
T_21_21_sp4_h_l_5
T_24_21_sp4_v_t_40
T_25_25_sp4_h_l_5
T_25_25_lc_trk_g1_0
T_25_25_wire_bram/ram/WDATA_13

T_16_23_wire_logic_cluster/lc_6/out
T_16_21_sp4_v_t_41
T_17_21_sp4_h_l_9
T_21_21_sp4_h_l_5
T_20_21_lc_trk_g0_5
T_20_21_wire_logic_cluster/lc_0/in_1

T_16_23_wire_logic_cluster/lc_6/out
T_16_23_lc_trk_g3_6
T_16_23_wire_logic_cluster/lc_6/in_3

End 

Net : buf_adcdata_vac_8
T_13_21_wire_logic_cluster/lc_0/out
T_13_19_sp4_v_t_45
T_14_23_sp4_h_l_2
T_18_23_sp4_h_l_10
T_22_23_sp4_h_l_1
T_25_23_sp4_v_t_36
T_25_26_lc_trk_g1_4
T_25_26_wire_bram/ram/WDATA_1

T_13_21_wire_logic_cluster/lc_0/out
T_13_21_sp4_h_l_5
T_17_21_sp4_h_l_1
T_20_17_sp4_v_t_42
T_20_20_lc_trk_g1_2
T_20_20_input_2_5
T_20_20_wire_logic_cluster/lc_5/in_2

T_13_21_wire_logic_cluster/lc_0/out
T_13_21_lc_trk_g0_0
T_13_21_input_2_0
T_13_21_wire_logic_cluster/lc_0/in_2

End 

Net : ADC_VDC.cmd_rdadcbuf_10
T_12_13_wire_logic_cluster/lc_2/out
T_12_13_lc_trk_g3_2
T_12_13_wire_logic_cluster/lc_2/in_1

End 

Net : buf_adcdata_iac_2
T_12_17_wire_logic_cluster/lc_3/out
T_13_13_sp4_v_t_42
T_14_13_sp4_h_l_0
T_18_13_sp4_h_l_0
T_22_13_sp4_h_l_0
T_25_9_sp4_v_t_43
T_25_12_lc_trk_g0_3
T_25_12_wire_bram/ram/WDATA_5

T_12_17_wire_logic_cluster/lc_3/out
T_11_16_lc_trk_g3_3
T_11_16_wire_logic_cluster/lc_5/in_1

T_12_17_wire_logic_cluster/lc_3/out
T_12_17_lc_trk_g0_3
T_12_17_input_2_3
T_12_17_wire_logic_cluster/lc_3/in_2

End 

Net : cmd_rdadctmp_5_adj_1518
T_13_11_wire_logic_cluster/lc_7/out
T_12_12_lc_trk_g0_7
T_12_12_input_2_5
T_12_12_wire_logic_cluster/lc_5/in_2

T_13_11_wire_logic_cluster/lc_7/out
T_13_11_lc_trk_g3_7
T_13_11_wire_logic_cluster/lc_7/in_1

T_13_11_wire_logic_cluster/lc_7/out
T_12_11_lc_trk_g3_7
T_12_11_wire_logic_cluster/lc_3/in_1

End 

Net : buf_cfgRTD_6
T_14_15_wire_logic_cluster/lc_5/out
T_6_15_sp12_h_l_1
T_11_15_lc_trk_g0_5
T_11_15_wire_logic_cluster/lc_7/in_0

T_14_15_wire_logic_cluster/lc_5/out
T_14_15_lc_trk_g1_5
T_14_15_wire_logic_cluster/lc_5/in_3

T_14_15_wire_logic_cluster/lc_5/out
T_6_15_sp12_h_l_1
T_10_15_lc_trk_g1_2
T_10_15_input_2_3
T_10_15_wire_logic_cluster/lc_3/in_2

T_14_15_wire_logic_cluster/lc_5/out
T_13_15_sp4_h_l_2
T_12_11_sp4_v_t_39
T_11_13_lc_trk_g1_2
T_11_13_input_2_5
T_11_13_wire_logic_cluster/lc_5/in_2

T_14_15_wire_logic_cluster/lc_5/out
T_14_14_sp4_v_t_42
T_11_14_sp4_h_l_7
T_10_14_lc_trk_g0_7
T_10_14_input_2_1
T_10_14_wire_logic_cluster/lc_1/in_2

End 

Net : n21122_cascade_
T_15_17_wire_logic_cluster/lc_3/ltout
T_15_17_wire_logic_cluster/lc_4/in_2

End 

Net : buf_data_iac_13
T_25_21_wire_bram/ram/RDATA_13
T_24_20_lc_trk_g3_2
T_24_20_wire_logic_cluster/lc_2/in_1

End 

Net : n20_adj_1674
T_17_16_wire_logic_cluster/lc_4/out
T_18_15_lc_trk_g3_4
T_18_15_input_2_1
T_18_15_wire_logic_cluster/lc_1/in_2

End 

Net : n21456
T_24_20_wire_logic_cluster/lc_2/out
T_24_18_sp12_v_t_23
T_13_18_sp12_h_l_0
T_16_18_lc_trk_g1_0
T_16_18_wire_logic_cluster/lc_3/in_0

End 

Net : comm_buf_0_0
T_19_19_wire_logic_cluster/lc_6/out
T_19_18_sp4_v_t_44
T_19_22_sp4_v_t_44
T_18_25_lc_trk_g3_4
T_18_25_wire_logic_cluster/lc_2/in_1

T_19_19_wire_logic_cluster/lc_6/out
T_19_18_sp4_v_t_44
T_19_14_sp4_v_t_44
T_19_16_lc_trk_g2_1
T_19_16_wire_logic_cluster/lc_4/in_1

T_19_19_wire_logic_cluster/lc_6/out
T_19_18_sp4_v_t_44
T_20_18_sp4_h_l_2
T_21_18_lc_trk_g2_2
T_21_18_wire_logic_cluster/lc_3/in_3

T_19_19_wire_logic_cluster/lc_6/out
T_17_19_sp4_h_l_9
T_13_19_sp4_h_l_5
T_12_19_sp4_v_t_40
T_13_23_sp4_h_l_5
T_13_23_lc_trk_g0_0
T_13_23_wire_logic_cluster/lc_4/in_0

T_19_19_wire_logic_cluster/lc_6/out
T_17_19_sp4_h_l_9
T_13_19_sp4_h_l_5
T_12_19_sp4_v_t_40
T_12_21_lc_trk_g2_5
T_12_21_input_2_3
T_12_21_wire_logic_cluster/lc_3/in_2

T_19_19_wire_logic_cluster/lc_6/out
T_19_18_sp4_v_t_44
T_16_22_sp4_h_l_9
T_15_22_sp4_v_t_44
T_14_23_lc_trk_g3_4
T_14_23_input_2_7
T_14_23_wire_logic_cluster/lc_7/in_2

T_19_19_wire_logic_cluster/lc_6/out
T_17_19_sp4_h_l_9
T_16_19_sp4_v_t_44
T_16_20_lc_trk_g3_4
T_16_20_input_2_1
T_16_20_wire_logic_cluster/lc_1/in_2

T_19_19_wire_logic_cluster/lc_6/out
T_19_18_sp4_v_t_44
T_19_22_sp4_v_t_44
T_18_24_lc_trk_g2_1
T_18_24_input_2_7
T_18_24_wire_logic_cluster/lc_7/in_2

T_19_19_wire_logic_cluster/lc_6/out
T_17_19_sp4_h_l_9
T_16_19_sp4_v_t_44
T_16_23_lc_trk_g1_1
T_16_23_wire_logic_cluster/lc_7/in_3

End 

Net : acadc_skipcnt_10
T_17_26_wire_logic_cluster/lc_1/out
T_18_24_sp4_v_t_46
T_19_24_sp4_h_l_11
T_22_20_sp4_v_t_46
T_22_21_lc_trk_g2_6
T_22_21_wire_logic_cluster/lc_6/in_0

T_17_26_wire_logic_cluster/lc_1/out
T_17_26_lc_trk_g3_1
T_17_26_wire_logic_cluster/lc_1/in_1

End 

Net : eis_state_2_N_392_1_cascade_
T_14_21_wire_logic_cluster/lc_5/ltout
T_14_21_wire_logic_cluster/lc_6/in_2

End 

Net : n23_adj_1677
T_16_19_wire_logic_cluster/lc_2/out
T_14_19_sp4_h_l_1
T_13_19_lc_trk_g1_1
T_13_19_input_2_4
T_13_19_wire_logic_cluster/lc_4/in_2

End 

Net : data_index_9
T_18_23_wire_logic_cluster/lc_6/out
T_18_22_lc_trk_g1_6
T_18_22_wire_logic_cluster/lc_1/in_0

T_18_23_wire_logic_cluster/lc_6/out
T_18_22_lc_trk_g0_6
T_18_22_wire_logic_cluster/lc_1/in_1

T_18_23_wire_logic_cluster/lc_6/out
T_18_24_lc_trk_g1_6
T_18_24_wire_logic_cluster/lc_4/in_1

End 

Net : acadc_skipcnt_12
T_17_26_wire_logic_cluster/lc_3/out
T_11_26_sp12_h_l_1
T_22_14_sp12_v_t_22
T_22_21_lc_trk_g2_2
T_22_21_input_2_6
T_22_21_wire_logic_cluster/lc_6/in_2

T_17_26_wire_logic_cluster/lc_3/out
T_17_26_lc_trk_g1_3
T_17_26_wire_logic_cluster/lc_3/in_1

End 

Net : n8_adj_1560
T_16_21_wire_logic_cluster/lc_1/out
T_16_21_lc_trk_g3_1
T_16_21_wire_logic_cluster/lc_0/in_0

End 

Net : ADC_VDC.n19870
T_12_15_wire_logic_cluster/lc_4/cout
T_12_15_wire_logic_cluster/lc_5/in_3

Net : cmd_rdadcbuf_11
T_12_13_wire_logic_cluster/lc_3/out
T_12_13_lc_trk_g1_3
T_12_13_wire_logic_cluster/lc_3/in_1

T_12_13_wire_logic_cluster/lc_3/out
T_13_13_lc_trk_g1_3
T_13_13_wire_logic_cluster/lc_3/in_3

End 

Net : buf_dds1_7
T_17_19_wire_logic_cluster/lc_5/out
T_17_12_sp12_v_t_22
T_17_23_lc_trk_g3_2
T_17_23_wire_logic_cluster/lc_5/in_0

T_17_19_wire_logic_cluster/lc_5/out
T_17_18_sp4_v_t_42
T_14_18_sp4_h_l_7
T_13_18_sp4_v_t_36
T_12_20_lc_trk_g1_1
T_12_20_wire_logic_cluster/lc_7/in_3

T_17_19_wire_logic_cluster/lc_5/out
T_17_19_lc_trk_g1_5
T_17_19_wire_logic_cluster/lc_5/in_1

End 

Net : buf_adcdata_iac_3
T_10_17_wire_logic_cluster/lc_5/out
T_2_17_sp12_h_l_1
T_14_17_sp12_h_l_1
T_25_5_sp12_v_t_22
T_25_11_lc_trk_g2_5
T_25_11_wire_bram/ram/WDATA_13

T_10_17_wire_logic_cluster/lc_5/out
T_10_15_sp4_v_t_39
T_11_15_sp4_h_l_2
T_11_15_lc_trk_g1_7
T_11_15_wire_logic_cluster/lc_5/in_1

T_10_17_wire_logic_cluster/lc_5/out
T_10_17_lc_trk_g1_5
T_10_17_wire_logic_cluster/lc_5/in_3

End 

Net : buf_adcdata_iac_19
T_13_23_wire_logic_cluster/lc_0/out
T_13_11_sp12_v_t_23
T_14_23_sp12_h_l_0
T_25_11_sp12_v_t_23
T_25_15_lc_trk_g3_0
T_25_15_wire_bram/ram/WDATA_13

T_13_23_wire_logic_cluster/lc_0/out
T_13_23_lc_trk_g1_0
T_13_23_input_2_5
T_13_23_wire_logic_cluster/lc_5/in_2

T_13_23_wire_logic_cluster/lc_0/out
T_13_23_lc_trk_g1_0
T_13_23_wire_logic_cluster/lc_0/in_3

End 

Net : n30_adj_1605
T_15_17_wire_logic_cluster/lc_6/out
T_15_15_sp4_v_t_41
T_16_19_sp4_h_l_10
T_20_19_sp4_h_l_6
T_21_19_lc_trk_g2_6
T_21_19_wire_logic_cluster/lc_3/in_3

End 

Net : buf_data_iac_5
T_8_13_wire_bram/ram/RDATA_13
T_8_13_sp4_h_l_9
T_12_13_sp4_h_l_5
T_15_13_sp4_v_t_47
T_15_17_lc_trk_g0_2
T_15_17_wire_logic_cluster/lc_6/in_0

End 

Net : buf_adcdata_vac_14
T_13_21_wire_logic_cluster/lc_6/out
T_13_15_sp12_v_t_23
T_14_15_sp12_h_l_0
T_25_15_sp12_v_t_23
T_25_20_lc_trk_g2_7
T_25_20_wire_bram/ram/WDATA_1

T_13_21_wire_logic_cluster/lc_6/out
T_13_19_sp4_v_t_41
T_14_19_sp4_h_l_9
T_16_19_lc_trk_g3_4
T_16_19_wire_logic_cluster/lc_4/in_1

T_13_21_wire_logic_cluster/lc_6/out
T_13_21_lc_trk_g3_6
T_13_21_wire_logic_cluster/lc_6/in_3

End 

Net : buf_adcdata_iac_23
T_14_24_wire_logic_cluster/lc_7/out
T_14_19_sp12_v_t_22
T_14_7_sp12_v_t_22
T_15_7_sp12_h_l_1
T_25_7_lc_trk_g1_6
T_25_7_wire_bram/ram/WDATA_13

T_14_24_wire_logic_cluster/lc_7/out
T_14_22_sp4_v_t_43
T_14_18_sp4_v_t_44
T_14_19_lc_trk_g2_4
T_14_19_input_2_0
T_14_19_wire_logic_cluster/lc_0/in_2

T_14_24_wire_logic_cluster/lc_7/out
T_14_24_lc_trk_g1_7
T_14_24_wire_logic_cluster/lc_7/in_3

End 

Net : cmd_rdadctmp_11_adj_1512
T_13_12_wire_logic_cluster/lc_3/out
T_12_13_lc_trk_g0_3
T_12_13_input_2_3
T_12_13_wire_logic_cluster/lc_3/in_2

T_13_12_wire_logic_cluster/lc_3/out
T_13_12_lc_trk_g1_3
T_13_12_wire_logic_cluster/lc_3/in_1

T_13_12_wire_logic_cluster/lc_3/out
T_13_12_lc_trk_g1_3
T_13_12_wire_logic_cluster/lc_5/in_3

End 

Net : buf_adcdata_vac_0
T_9_18_wire_logic_cluster/lc_0/out
T_9_14_sp12_v_t_23
T_10_14_sp12_h_l_0
T_22_14_sp12_h_l_0
T_25_14_lc_trk_g1_0
T_25_14_wire_bram/ram/WDATA_1

T_9_18_wire_logic_cluster/lc_0/out
T_8_18_sp4_h_l_8
T_12_18_sp4_h_l_8
T_15_14_sp4_v_t_45
T_14_17_lc_trk_g3_5
T_14_17_wire_logic_cluster/lc_1/in_3

T_9_18_wire_logic_cluster/lc_0/out
T_9_18_lc_trk_g1_0
T_9_18_wire_logic_cluster/lc_0/in_3

End 

Net : buf_dds0_9
T_13_21_wire_logic_cluster/lc_5/out
T_12_21_sp4_h_l_2
T_11_21_lc_trk_g0_2
T_11_21_wire_logic_cluster/lc_5/in_3

T_13_21_wire_logic_cluster/lc_5/out
T_12_21_sp4_h_l_2
T_15_21_sp4_v_t_42
T_15_23_lc_trk_g2_7
T_15_23_wire_logic_cluster/lc_6/in_3

T_13_21_wire_logic_cluster/lc_5/out
T_13_21_lc_trk_g3_5
T_13_21_wire_logic_cluster/lc_5/in_1

End 

Net : IAC_FLT1
T_13_23_wire_logic_cluster/lc_3/out
T_13_23_lc_trk_g0_3
T_13_23_wire_logic_cluster/lc_5/in_0

T_13_23_wire_logic_cluster/lc_3/out
T_13_23_lc_trk_g0_3
T_13_23_wire_logic_cluster/lc_3/in_0

T_13_23_wire_logic_cluster/lc_3/out
T_13_23_sp4_h_l_11
T_12_23_sp4_v_t_46
T_12_27_sp4_v_t_42
T_12_31_sp4_v_t_42
T_8_33_span4_horz_r_1
T_8_33_lc_trk_g0_1
T_8_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADC_VDC.n15175
T_13_13_wire_logic_cluster/lc_7/out
T_14_11_sp4_v_t_42
T_15_11_sp4_h_l_0
T_14_11_sp4_v_t_37
T_14_12_lc_trk_g3_5
T_14_12_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_14_11_sp4_v_t_42
T_15_11_sp4_h_l_0
T_14_11_sp4_v_t_37
T_14_12_lc_trk_g3_5
T_14_12_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_14_11_sp4_v_t_42
T_15_11_sp4_h_l_0
T_14_11_sp4_v_t_37
T_14_12_lc_trk_g3_5
T_14_12_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_14_11_sp4_v_t_42
T_15_11_sp4_h_l_0
T_14_11_sp4_v_t_37
T_14_12_lc_trk_g3_5
T_14_12_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_14_11_sp4_v_t_42
T_15_11_sp4_h_l_0
T_14_11_sp4_v_t_37
T_14_12_lc_trk_g3_5
T_14_12_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_14_11_sp4_v_t_42
T_15_11_sp4_h_l_0
T_14_11_sp4_v_t_37
T_14_12_lc_trk_g3_5
T_14_12_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_14_11_sp4_v_t_42
T_15_11_sp4_h_l_0
T_14_11_sp4_v_t_37
T_14_12_lc_trk_g3_5
T_14_12_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_14_11_sp4_v_t_42
T_15_11_sp4_h_l_0
T_14_11_sp4_v_t_37
T_14_12_lc_trk_g3_5
T_14_12_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_14_11_sp4_v_t_42
T_15_11_sp4_h_l_0
T_14_11_sp4_v_t_37
T_11_15_sp4_h_l_5
T_12_15_lc_trk_g3_5
T_12_15_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_14_11_sp4_v_t_42
T_15_11_sp4_h_l_0
T_14_11_sp4_v_t_37
T_11_15_sp4_h_l_5
T_12_15_lc_trk_g3_5
T_12_15_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_14_11_sp4_v_t_42
T_15_11_sp4_h_l_0
T_14_11_sp4_v_t_37
T_11_15_sp4_h_l_5
T_12_15_lc_trk_g3_5
T_12_15_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_14_11_sp4_v_t_42
T_15_11_sp4_h_l_0
T_14_11_sp4_v_t_37
T_11_15_sp4_h_l_5
T_12_15_lc_trk_g3_5
T_12_15_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_14_11_sp4_v_t_42
T_15_11_sp4_h_l_0
T_14_11_sp4_v_t_37
T_11_15_sp4_h_l_5
T_12_15_lc_trk_g3_5
T_12_15_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_14_11_sp4_v_t_42
T_15_11_sp4_h_l_0
T_14_11_sp4_v_t_37
T_11_15_sp4_h_l_5
T_12_15_lc_trk_g3_5
T_12_15_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_14_11_sp4_v_t_42
T_15_11_sp4_h_l_0
T_14_11_sp4_v_t_37
T_11_15_sp4_h_l_5
T_12_15_lc_trk_g3_5
T_12_15_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_14_11_sp4_v_t_42
T_15_11_sp4_h_l_0
T_14_11_sp4_v_t_37
T_11_15_sp4_h_l_5
T_12_15_lc_trk_g3_5
T_12_15_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_13_13_sp4_h_l_3
T_12_9_sp4_v_t_45
T_12_12_lc_trk_g1_5
T_12_12_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_13_13_sp4_h_l_3
T_12_9_sp4_v_t_45
T_12_12_lc_trk_g1_5
T_12_12_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_13_13_sp4_h_l_3
T_12_9_sp4_v_t_45
T_12_12_lc_trk_g1_5
T_12_12_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_13_13_sp4_h_l_3
T_12_9_sp4_v_t_45
T_12_12_lc_trk_g1_5
T_12_12_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_13_13_sp4_h_l_3
T_12_9_sp4_v_t_45
T_12_12_lc_trk_g1_5
T_12_12_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_13_13_sp4_h_l_3
T_12_9_sp4_v_t_45
T_12_12_lc_trk_g1_5
T_12_12_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_13_13_sp4_h_l_3
T_12_9_sp4_v_t_45
T_12_12_lc_trk_g1_5
T_12_12_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_13_13_sp4_h_l_3
T_12_9_sp4_v_t_45
T_12_12_lc_trk_g1_5
T_12_12_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_13_13_sp4_h_l_3
T_12_13_sp4_v_t_44
T_12_14_lc_trk_g2_4
T_12_14_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_13_13_sp4_h_l_3
T_12_13_sp4_v_t_44
T_12_14_lc_trk_g2_4
T_12_14_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_13_13_sp4_h_l_3
T_12_13_sp4_v_t_44
T_12_14_lc_trk_g2_4
T_12_14_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_13_13_sp4_h_l_3
T_12_13_sp4_v_t_44
T_12_14_lc_trk_g2_4
T_12_14_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_13_13_sp4_h_l_3
T_12_13_sp4_v_t_44
T_12_14_lc_trk_g2_4
T_12_14_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_13_13_sp4_h_l_3
T_12_13_sp4_v_t_44
T_12_14_lc_trk_g2_4
T_12_14_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_13_13_sp4_h_l_3
T_12_13_sp4_v_t_44
T_12_14_lc_trk_g2_4
T_12_14_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_13_13_sp4_h_l_3
T_12_13_sp4_v_t_44
T_12_14_lc_trk_g2_4
T_12_14_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_11_13_sp4_h_l_11
T_14_9_sp4_v_t_40
T_14_13_lc_trk_g1_5
T_14_13_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_11_13_sp4_h_l_11
T_14_9_sp4_v_t_40
T_14_13_lc_trk_g1_5
T_14_13_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_11_13_sp4_h_l_11
T_14_9_sp4_v_t_40
T_14_13_lc_trk_g1_5
T_14_13_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_11_13_sp4_h_l_11
T_14_9_sp4_v_t_40
T_14_13_lc_trk_g1_5
T_14_13_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_11_13_sp12_h_l_1
T_12_13_lc_trk_g1_5
T_12_13_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_11_13_sp12_h_l_1
T_12_13_lc_trk_g1_5
T_12_13_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_11_13_sp12_h_l_1
T_12_13_lc_trk_g1_5
T_12_13_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_11_13_sp12_h_l_1
T_12_13_lc_trk_g1_5
T_12_13_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_11_13_sp12_h_l_1
T_12_13_lc_trk_g1_5
T_12_13_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_11_13_sp12_h_l_1
T_12_13_lc_trk_g1_5
T_12_13_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_11_13_sp12_h_l_1
T_12_13_lc_trk_g1_5
T_12_13_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_11_13_sp12_h_l_1
T_12_13_lc_trk_g1_5
T_12_13_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_13_13_sp4_h_l_3
T_12_13_sp4_v_t_44
T_12_16_lc_trk_g0_4
T_12_16_wire_logic_cluster/lc_5/s_r

T_13_13_wire_logic_cluster/lc_7/out
T_13_13_sp4_h_l_3
T_12_13_sp4_v_t_44
T_12_16_lc_trk_g0_4
T_12_16_wire_logic_cluster/lc_5/s_r

End 

Net : ADC_VDC.n13463
T_13_11_wire_logic_cluster/lc_6/out
T_13_10_sp4_v_t_44
T_13_13_lc_trk_g0_4
T_13_13_wire_logic_cluster/lc_7/in_3

T_13_11_wire_logic_cluster/lc_6/out
T_13_10_sp4_v_t_44
T_10_10_sp4_h_l_3
T_13_10_sp4_v_t_38
T_13_14_sp4_v_t_43
T_13_10_sp4_v_t_43
T_12_13_lc_trk_g3_3
T_12_13_wire_logic_cluster/lc_3/cen

T_13_11_wire_logic_cluster/lc_6/out
T_13_10_sp4_v_t_44
T_10_10_sp4_h_l_3
T_13_10_sp4_v_t_38
T_13_14_sp4_v_t_43
T_13_10_sp4_v_t_43
T_12_13_lc_trk_g3_3
T_12_13_wire_logic_cluster/lc_3/cen

T_13_11_wire_logic_cluster/lc_6/out
T_13_10_sp4_v_t_44
T_10_10_sp4_h_l_3
T_13_10_sp4_v_t_38
T_13_14_sp4_v_t_43
T_13_10_sp4_v_t_43
T_12_13_lc_trk_g3_3
T_12_13_wire_logic_cluster/lc_3/cen

T_13_11_wire_logic_cluster/lc_6/out
T_13_10_sp4_v_t_44
T_10_10_sp4_h_l_3
T_13_10_sp4_v_t_38
T_13_14_sp4_v_t_43
T_13_10_sp4_v_t_43
T_12_13_lc_trk_g3_3
T_12_13_wire_logic_cluster/lc_3/cen

T_13_11_wire_logic_cluster/lc_6/out
T_13_10_sp4_v_t_44
T_10_10_sp4_h_l_3
T_13_10_sp4_v_t_38
T_13_14_sp4_v_t_43
T_13_10_sp4_v_t_43
T_12_13_lc_trk_g3_3
T_12_13_wire_logic_cluster/lc_3/cen

T_13_11_wire_logic_cluster/lc_6/out
T_13_10_sp4_v_t_44
T_10_10_sp4_h_l_3
T_13_10_sp4_v_t_38
T_13_14_sp4_v_t_43
T_13_10_sp4_v_t_43
T_12_13_lc_trk_g3_3
T_12_13_wire_logic_cluster/lc_3/cen

T_13_11_wire_logic_cluster/lc_6/out
T_13_10_sp4_v_t_44
T_10_10_sp4_h_l_3
T_13_10_sp4_v_t_38
T_13_14_sp4_v_t_43
T_13_10_sp4_v_t_43
T_12_13_lc_trk_g3_3
T_12_13_wire_logic_cluster/lc_3/cen

T_13_11_wire_logic_cluster/lc_6/out
T_13_10_sp4_v_t_44
T_10_10_sp4_h_l_3
T_13_10_sp4_v_t_38
T_13_14_sp4_v_t_43
T_13_10_sp4_v_t_43
T_12_13_lc_trk_g3_3
T_12_13_wire_logic_cluster/lc_3/cen

T_13_11_wire_logic_cluster/lc_6/out
T_12_11_sp4_h_l_4
T_16_11_sp4_h_l_0
T_15_11_sp4_v_t_43
T_14_12_lc_trk_g3_3
T_14_12_wire_logic_cluster/lc_0/cen

T_13_11_wire_logic_cluster/lc_6/out
T_12_11_sp4_h_l_4
T_16_11_sp4_h_l_0
T_15_11_sp4_v_t_43
T_14_12_lc_trk_g3_3
T_14_12_wire_logic_cluster/lc_0/cen

T_13_11_wire_logic_cluster/lc_6/out
T_12_11_sp4_h_l_4
T_16_11_sp4_h_l_0
T_15_11_sp4_v_t_43
T_14_12_lc_trk_g3_3
T_14_12_wire_logic_cluster/lc_0/cen

T_13_11_wire_logic_cluster/lc_6/out
T_12_11_sp4_h_l_4
T_16_11_sp4_h_l_0
T_15_11_sp4_v_t_43
T_14_12_lc_trk_g3_3
T_14_12_wire_logic_cluster/lc_0/cen

T_13_11_wire_logic_cluster/lc_6/out
T_12_11_sp4_h_l_4
T_16_11_sp4_h_l_0
T_15_11_sp4_v_t_43
T_14_12_lc_trk_g3_3
T_14_12_wire_logic_cluster/lc_0/cen

T_13_11_wire_logic_cluster/lc_6/out
T_12_11_sp4_h_l_4
T_16_11_sp4_h_l_0
T_15_11_sp4_v_t_43
T_14_12_lc_trk_g3_3
T_14_12_wire_logic_cluster/lc_0/cen

T_13_11_wire_logic_cluster/lc_6/out
T_12_11_sp4_h_l_4
T_16_11_sp4_h_l_0
T_15_11_sp4_v_t_43
T_14_12_lc_trk_g3_3
T_14_12_wire_logic_cluster/lc_0/cen

T_13_11_wire_logic_cluster/lc_6/out
T_12_11_sp4_h_l_4
T_16_11_sp4_h_l_0
T_15_11_sp4_v_t_43
T_14_12_lc_trk_g3_3
T_14_12_wire_logic_cluster/lc_0/cen

T_13_11_wire_logic_cluster/lc_6/out
T_13_10_sp4_v_t_44
T_10_10_sp4_h_l_3
T_13_10_sp4_v_t_38
T_13_14_sp4_v_t_43
T_12_15_lc_trk_g3_3
T_12_15_wire_logic_cluster/lc_1/cen

T_13_11_wire_logic_cluster/lc_6/out
T_13_10_sp4_v_t_44
T_10_10_sp4_h_l_3
T_13_10_sp4_v_t_38
T_13_14_sp4_v_t_43
T_12_15_lc_trk_g3_3
T_12_15_wire_logic_cluster/lc_1/cen

T_13_11_wire_logic_cluster/lc_6/out
T_13_10_sp4_v_t_44
T_10_10_sp4_h_l_3
T_13_10_sp4_v_t_38
T_13_14_sp4_v_t_43
T_12_15_lc_trk_g3_3
T_12_15_wire_logic_cluster/lc_1/cen

T_13_11_wire_logic_cluster/lc_6/out
T_13_10_sp4_v_t_44
T_10_10_sp4_h_l_3
T_13_10_sp4_v_t_38
T_13_14_sp4_v_t_43
T_12_15_lc_trk_g3_3
T_12_15_wire_logic_cluster/lc_1/cen

T_13_11_wire_logic_cluster/lc_6/out
T_13_10_sp4_v_t_44
T_10_10_sp4_h_l_3
T_13_10_sp4_v_t_38
T_13_14_sp4_v_t_43
T_12_15_lc_trk_g3_3
T_12_15_wire_logic_cluster/lc_1/cen

T_13_11_wire_logic_cluster/lc_6/out
T_13_10_sp4_v_t_44
T_10_10_sp4_h_l_3
T_13_10_sp4_v_t_38
T_13_14_sp4_v_t_43
T_12_15_lc_trk_g3_3
T_12_15_wire_logic_cluster/lc_1/cen

T_13_11_wire_logic_cluster/lc_6/out
T_13_10_sp4_v_t_44
T_10_10_sp4_h_l_3
T_13_10_sp4_v_t_38
T_13_14_sp4_v_t_43
T_12_15_lc_trk_g3_3
T_12_15_wire_logic_cluster/lc_1/cen

T_13_11_wire_logic_cluster/lc_6/out
T_13_10_sp4_v_t_44
T_10_10_sp4_h_l_3
T_13_10_sp4_v_t_38
T_13_14_sp4_v_t_43
T_12_15_lc_trk_g3_3
T_12_15_wire_logic_cluster/lc_1/cen

T_13_11_wire_logic_cluster/lc_6/out
T_13_10_sp4_v_t_44
T_10_10_sp4_h_l_3
T_13_10_sp4_v_t_38
T_12_14_lc_trk_g1_3
T_12_14_wire_logic_cluster/lc_4/cen

T_13_11_wire_logic_cluster/lc_6/out
T_13_10_sp4_v_t_44
T_10_10_sp4_h_l_3
T_13_10_sp4_v_t_38
T_12_14_lc_trk_g1_3
T_12_14_wire_logic_cluster/lc_4/cen

T_13_11_wire_logic_cluster/lc_6/out
T_13_10_sp4_v_t_44
T_10_10_sp4_h_l_3
T_13_10_sp4_v_t_38
T_12_14_lc_trk_g1_3
T_12_14_wire_logic_cluster/lc_4/cen

T_13_11_wire_logic_cluster/lc_6/out
T_13_10_sp4_v_t_44
T_10_10_sp4_h_l_3
T_13_10_sp4_v_t_38
T_12_14_lc_trk_g1_3
T_12_14_wire_logic_cluster/lc_4/cen

T_13_11_wire_logic_cluster/lc_6/out
T_13_10_sp4_v_t_44
T_10_10_sp4_h_l_3
T_13_10_sp4_v_t_38
T_12_14_lc_trk_g1_3
T_12_14_wire_logic_cluster/lc_4/cen

T_13_11_wire_logic_cluster/lc_6/out
T_13_10_sp4_v_t_44
T_10_10_sp4_h_l_3
T_13_10_sp4_v_t_38
T_12_14_lc_trk_g1_3
T_12_14_wire_logic_cluster/lc_4/cen

T_13_11_wire_logic_cluster/lc_6/out
T_13_10_sp4_v_t_44
T_10_10_sp4_h_l_3
T_13_10_sp4_v_t_38
T_12_14_lc_trk_g1_3
T_12_14_wire_logic_cluster/lc_4/cen

T_13_11_wire_logic_cluster/lc_6/out
T_13_10_sp4_v_t_44
T_10_10_sp4_h_l_3
T_13_10_sp4_v_t_38
T_12_14_lc_trk_g1_3
T_12_14_wire_logic_cluster/lc_4/cen

T_13_11_wire_logic_cluster/lc_6/out
T_13_10_sp4_v_t_44
T_10_10_sp4_h_l_3
T_13_10_sp4_v_t_38
T_13_14_sp4_v_t_38
T_12_16_lc_trk_g1_3
T_12_16_wire_logic_cluster/lc_3/cen

T_13_11_wire_logic_cluster/lc_6/out
T_13_10_sp4_v_t_44
T_10_10_sp4_h_l_3
T_13_10_sp4_v_t_38
T_13_14_sp4_v_t_38
T_12_16_lc_trk_g1_3
T_12_16_wire_logic_cluster/lc_3/cen

T_13_11_wire_logic_cluster/lc_6/out
T_13_10_sp4_v_t_44
T_12_12_lc_trk_g0_2
T_12_12_wire_logic_cluster/lc_0/cen

T_13_11_wire_logic_cluster/lc_6/out
T_13_10_sp4_v_t_44
T_12_12_lc_trk_g0_2
T_12_12_wire_logic_cluster/lc_0/cen

T_13_11_wire_logic_cluster/lc_6/out
T_13_10_sp4_v_t_44
T_12_12_lc_trk_g0_2
T_12_12_wire_logic_cluster/lc_0/cen

T_13_11_wire_logic_cluster/lc_6/out
T_13_10_sp4_v_t_44
T_12_12_lc_trk_g0_2
T_12_12_wire_logic_cluster/lc_0/cen

T_13_11_wire_logic_cluster/lc_6/out
T_13_10_sp4_v_t_44
T_12_12_lc_trk_g0_2
T_12_12_wire_logic_cluster/lc_0/cen

T_13_11_wire_logic_cluster/lc_6/out
T_13_10_sp4_v_t_44
T_12_12_lc_trk_g0_2
T_12_12_wire_logic_cluster/lc_0/cen

T_13_11_wire_logic_cluster/lc_6/out
T_13_10_sp4_v_t_44
T_12_12_lc_trk_g0_2
T_12_12_wire_logic_cluster/lc_0/cen

T_13_11_wire_logic_cluster/lc_6/out
T_13_10_sp4_v_t_44
T_12_12_lc_trk_g0_2
T_12_12_wire_logic_cluster/lc_0/cen

T_13_11_wire_logic_cluster/lc_6/out
T_12_11_sp4_h_l_4
T_15_11_sp4_v_t_44
T_14_13_lc_trk_g0_2
T_14_13_wire_logic_cluster/lc_1/cen

T_13_11_wire_logic_cluster/lc_6/out
T_12_11_sp4_h_l_4
T_15_11_sp4_v_t_44
T_14_13_lc_trk_g0_2
T_14_13_wire_logic_cluster/lc_1/cen

T_13_11_wire_logic_cluster/lc_6/out
T_12_11_sp4_h_l_4
T_15_11_sp4_v_t_44
T_14_13_lc_trk_g0_2
T_14_13_wire_logic_cluster/lc_1/cen

T_13_11_wire_logic_cluster/lc_6/out
T_12_11_sp4_h_l_4
T_15_11_sp4_v_t_44
T_14_13_lc_trk_g0_2
T_14_13_wire_logic_cluster/lc_1/cen

End 

Net : ADC_VDC.adc_state_0
T_16_10_wire_logic_cluster/lc_2/out
T_17_7_sp4_v_t_45
T_14_11_sp4_h_l_8
T_13_11_lc_trk_g0_0
T_13_11_input_2_6
T_13_11_wire_logic_cluster/lc_6/in_2

T_16_10_wire_logic_cluster/lc_2/out
T_16_0_span12_vert_23
T_17_12_sp12_h_l_0
T_23_12_lc_trk_g0_7
T_23_12_wire_logic_cluster/lc_4/in_3

T_16_10_wire_logic_cluster/lc_2/out
T_14_10_sp4_h_l_1
T_14_10_lc_trk_g0_4
T_14_10_wire_logic_cluster/lc_7/in_3

T_16_10_wire_logic_cluster/lc_2/out
T_14_10_sp4_h_l_1
T_13_10_sp4_v_t_42
T_14_14_sp4_h_l_7
T_14_14_lc_trk_g1_2
T_14_14_input_2_3
T_14_14_wire_logic_cluster/lc_3/in_2

T_16_10_wire_logic_cluster/lc_2/out
T_16_0_span12_vert_23
T_17_12_sp12_h_l_0
T_16_12_lc_trk_g1_0
T_16_12_wire_logic_cluster/lc_3/in_0

T_16_10_wire_logic_cluster/lc_2/out
T_14_10_sp4_h_l_1
T_13_6_sp4_v_t_36
T_13_9_lc_trk_g0_4
T_13_9_wire_logic_cluster/lc_4/in_0

T_16_10_wire_logic_cluster/lc_2/out
T_14_10_sp4_h_l_1
T_14_10_lc_trk_g0_4
T_14_10_wire_logic_cluster/lc_5/in_3

T_16_10_wire_logic_cluster/lc_2/out
T_15_10_lc_trk_g2_2
T_15_10_wire_logic_cluster/lc_6/in_0

T_16_10_wire_logic_cluster/lc_2/out
T_16_11_lc_trk_g1_2
T_16_11_wire_logic_cluster/lc_0/in_3

T_16_10_wire_logic_cluster/lc_2/out
T_16_10_lc_trk_g2_2
T_16_10_wire_logic_cluster/lc_3/in_1

T_16_10_wire_logic_cluster/lc_2/out
T_14_10_sp4_h_l_1
T_15_10_lc_trk_g2_1
T_15_10_input_2_3
T_15_10_wire_logic_cluster/lc_3/in_2

T_16_10_wire_logic_cluster/lc_2/out
T_15_11_lc_trk_g1_2
T_15_11_wire_logic_cluster/lc_7/in_0

T_16_10_wire_logic_cluster/lc_2/out
T_11_10_sp12_h_l_0
T_21_10_lc_trk_g0_7
T_21_10_wire_logic_cluster/lc_2/in_1

T_16_10_wire_logic_cluster/lc_2/out
T_17_7_sp4_v_t_45
T_14_11_sp4_h_l_8
T_13_11_sp4_v_t_39
T_13_15_lc_trk_g0_2
T_13_15_wire_logic_cluster/lc_5/in_3

T_16_10_wire_logic_cluster/lc_2/out
T_14_10_sp4_h_l_1
T_15_10_lc_trk_g2_1
T_15_10_wire_logic_cluster/lc_1/in_0

T_16_10_wire_logic_cluster/lc_2/out
T_16_9_sp4_v_t_36
T_16_12_lc_trk_g0_4
T_16_12_wire_logic_cluster/lc_7/in_1

T_16_10_wire_logic_cluster/lc_2/out
T_14_10_sp4_h_l_1
T_15_10_lc_trk_g2_1
T_15_10_wire_logic_cluster/lc_2/in_1

T_16_10_wire_logic_cluster/lc_2/out
T_14_10_sp4_h_l_1
T_14_10_lc_trk_g0_4
T_14_10_wire_logic_cluster/lc_1/in_1

T_16_10_wire_logic_cluster/lc_2/out
T_15_9_lc_trk_g2_2
T_15_9_wire_logic_cluster/lc_0/in_0

T_16_10_wire_logic_cluster/lc_2/out
T_14_10_sp4_h_l_1
T_13_10_lc_trk_g0_1
T_13_10_wire_logic_cluster/lc_3/in_0

T_16_10_wire_logic_cluster/lc_2/out
T_16_10_lc_trk_g2_2
T_16_10_wire_logic_cluster/lc_2/in_0

End 

Net : buf_data_iac_15
T_25_19_wire_bram/ram/RDATA_13
T_23_19_sp4_h_l_1
T_22_19_sp4_v_t_42
T_21_21_lc_trk_g1_7
T_21_21_wire_logic_cluster/lc_3/in_1

End 

Net : n19_adj_1609_cascade_
T_11_15_wire_logic_cluster/lc_4/ltout
T_11_15_wire_logic_cluster/lc_5/in_2

End 

Net : n22_adj_1610
T_11_15_wire_logic_cluster/lc_5/out
T_11_15_sp12_h_l_1
T_16_15_lc_trk_g1_5
T_16_15_wire_logic_cluster/lc_5/in_1

End 

Net : n30_adj_1531
T_20_18_wire_logic_cluster/lc_3/out
T_21_19_lc_trk_g2_3
T_21_19_wire_logic_cluster/lc_0/in_1

End 

Net : n5
T_14_16_wire_logic_cluster/lc_0/out
T_14_12_sp4_v_t_37
T_15_12_sp4_h_l_5
T_19_12_sp4_h_l_5
T_21_12_lc_trk_g2_0
T_21_12_input_2_2
T_21_12_wire_logic_cluster/lc_2/in_2

End 

Net : n21481
T_21_12_wire_logic_cluster/lc_2/out
T_22_11_sp4_v_t_37
T_23_15_sp4_h_l_0
T_23_15_lc_trk_g1_5
T_23_15_wire_logic_cluster/lc_4/in_0

End 

Net : n19_adj_1534_cascade_
T_14_17_wire_logic_cluster/lc_1/ltout
T_14_17_wire_logic_cluster/lc_2/in_2

End 

Net : n22_adj_1532
T_14_17_wire_logic_cluster/lc_2/out
T_9_17_sp12_h_l_0
T_20_17_sp12_v_t_23
T_20_18_lc_trk_g3_7
T_20_18_wire_logic_cluster/lc_3/in_3

End 

Net : n14716
T_22_23_wire_logic_cluster/lc_3/out
T_22_23_sp4_h_l_11
T_18_23_sp4_h_l_2
T_21_19_sp4_v_t_45
T_18_19_sp4_h_l_8
T_14_19_sp4_h_l_8
T_10_19_sp4_h_l_4
T_13_15_sp4_v_t_41
T_12_17_lc_trk_g1_4
T_12_17_wire_logic_cluster/lc_7/in_0

T_22_23_wire_logic_cluster/lc_3/out
T_16_23_sp12_h_l_1
T_15_11_sp12_v_t_22
T_15_14_sp4_v_t_42
T_12_18_sp4_h_l_0
T_11_18_lc_trk_g1_0
T_11_18_wire_logic_cluster/lc_3/in_0

T_22_23_wire_logic_cluster/lc_3/out
T_22_23_sp4_h_l_11
T_18_23_sp4_h_l_2
T_21_19_sp4_v_t_45
T_18_19_sp4_h_l_8
T_17_15_sp4_v_t_45
T_16_17_lc_trk_g0_3
T_16_17_wire_logic_cluster/lc_3/in_0

T_22_23_wire_logic_cluster/lc_3/out
T_22_19_sp4_v_t_43
T_19_19_sp4_h_l_0
T_15_19_sp4_h_l_8
T_11_19_sp4_h_l_8
T_10_19_sp4_v_t_39
T_10_20_lc_trk_g2_7
T_10_20_wire_logic_cluster/lc_1/in_0

T_22_23_wire_logic_cluster/lc_3/out
T_22_23_sp4_h_l_11
T_18_23_sp4_h_l_2
T_21_19_sp4_v_t_45
T_18_19_sp4_h_l_8
T_17_15_sp4_v_t_45
T_16_17_lc_trk_g0_3
T_16_17_input_2_5
T_16_17_wire_logic_cluster/lc_5/in_2

T_22_23_wire_logic_cluster/lc_3/out
T_16_23_sp12_h_l_1
T_15_11_sp12_v_t_22
T_15_14_sp4_v_t_42
T_14_17_lc_trk_g3_2
T_14_17_input_2_3
T_14_17_wire_logic_cluster/lc_3/in_2

T_22_23_wire_logic_cluster/lc_3/out
T_22_19_sp4_v_t_43
T_19_19_sp4_h_l_0
T_18_15_sp4_v_t_40
T_17_17_lc_trk_g1_5
T_17_17_wire_logic_cluster/lc_2/in_0

T_22_23_wire_logic_cluster/lc_3/out
T_22_19_sp4_v_t_43
T_19_19_sp4_h_l_0
T_18_15_sp4_v_t_40
T_17_17_lc_trk_g1_5
T_17_17_wire_logic_cluster/lc_7/in_1

End 

Net : buf_dds1_12
T_14_18_wire_logic_cluster/lc_6/out
T_13_18_sp4_h_l_4
T_16_18_sp4_v_t_41
T_17_22_sp4_h_l_10
T_17_22_lc_trk_g0_7
T_17_22_wire_logic_cluster/lc_5/in_0

T_14_18_wire_logic_cluster/lc_6/out
T_13_18_sp4_h_l_4
T_12_18_sp4_v_t_41
T_11_20_lc_trk_g1_4
T_11_20_wire_logic_cluster/lc_2/in_3

T_14_18_wire_logic_cluster/lc_6/out
T_14_18_lc_trk_g2_6
T_14_18_wire_logic_cluster/lc_6/in_0

End 

Net : cmd_rdadctmp_12_adj_1511
T_13_12_wire_logic_cluster/lc_5/out
T_12_13_lc_trk_g0_5
T_12_13_wire_logic_cluster/lc_4/in_1

T_13_12_wire_logic_cluster/lc_5/out
T_13_12_lc_trk_g3_5
T_13_12_wire_logic_cluster/lc_6/in_0

T_13_12_wire_logic_cluster/lc_5/out
T_13_12_lc_trk_g3_5
T_13_12_wire_logic_cluster/lc_5/in_1

End 

Net : n16_adj_1671
T_17_22_wire_logic_cluster/lc_5/out
T_16_22_sp4_h_l_2
T_19_18_sp4_v_t_45
T_19_14_sp4_v_t_45
T_19_17_lc_trk_g1_5
T_19_17_input_2_0
T_19_17_wire_logic_cluster/lc_0/in_2

End 

Net : ADC_VDC.n19869
T_12_15_wire_logic_cluster/lc_3/cout
T_12_15_wire_logic_cluster/lc_4/in_3

Net : IAC_FLT0
T_14_23_wire_logic_cluster/lc_2/out
T_14_20_sp4_v_t_44
T_14_16_sp4_v_t_44
T_15_16_sp4_h_l_9
T_15_16_lc_trk_g0_4
T_15_16_wire_logic_cluster/lc_7/in_3

T_14_23_wire_logic_cluster/lc_2/out
T_14_23_lc_trk_g3_2
T_14_23_wire_logic_cluster/lc_2/in_3

T_14_23_wire_logic_cluster/lc_2/out
T_14_22_sp4_v_t_36
T_14_26_sp4_v_t_41
T_14_30_sp4_v_t_37
T_10_33_span4_horz_r_2
T_11_33_lc_trk_g1_6
T_11_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : n17_adj_1682
T_15_16_wire_logic_cluster/lc_7/out
T_15_14_sp4_v_t_43
T_16_18_sp4_h_l_6
T_20_18_sp4_h_l_6
T_19_18_lc_trk_g1_6
T_19_18_wire_logic_cluster/lc_1/in_0

End 

Net : RTD.bit_cnt_1
T_7_14_wire_logic_cluster/lc_3/out
T_7_13_lc_trk_g1_3
T_7_13_wire_logic_cluster/lc_3/in_3

T_7_14_wire_logic_cluster/lc_3/out
T_7_14_lc_trk_g3_3
T_7_14_wire_logic_cluster/lc_0/in_0

T_7_14_wire_logic_cluster/lc_3/out
T_7_14_lc_trk_g3_3
T_7_14_wire_logic_cluster/lc_3/in_3

T_7_14_wire_logic_cluster/lc_3/out
T_7_14_lc_trk_g3_3
T_7_14_wire_logic_cluster/lc_1/in_3

End 

Net : RTD.bit_cnt_2
T_7_14_wire_logic_cluster/lc_1/out
T_7_13_lc_trk_g0_1
T_7_13_wire_logic_cluster/lc_3/in_0

T_7_14_wire_logic_cluster/lc_1/out
T_7_14_lc_trk_g3_1
T_7_14_wire_logic_cluster/lc_1/in_1

T_7_14_wire_logic_cluster/lc_1/out
T_7_14_lc_trk_g3_1
T_7_14_input_2_0
T_7_14_wire_logic_cluster/lc_0/in_2

End 

Net : RTD.n19026
T_10_13_wire_logic_cluster/lc_7/out
T_0_13_span12_horz_2
T_7_13_lc_trk_g1_1
T_7_13_wire_logic_cluster/lc_7/in_3

T_10_13_wire_logic_cluster/lc_7/out
T_10_11_sp4_v_t_43
T_7_15_sp4_h_l_11
T_6_15_lc_trk_g1_3
T_6_15_wire_logic_cluster/lc_1/in_3

End 

Net : RTD.n7_adj_1435
T_7_13_wire_logic_cluster/lc_7/out
T_7_12_sp4_v_t_46
T_6_15_lc_trk_g3_6
T_6_15_wire_logic_cluster/lc_0/in_3

End 

Net : RTD.n18043
T_7_13_wire_logic_cluster/lc_3/out
T_8_13_sp4_h_l_6
T_10_13_lc_trk_g3_3
T_10_13_wire_logic_cluster/lc_7/in_3

T_7_13_wire_logic_cluster/lc_3/out
T_7_14_lc_trk_g1_3
T_7_14_wire_logic_cluster/lc_2/in_0

T_7_13_wire_logic_cluster/lc_3/out
T_7_13_lc_trk_g0_3
T_7_13_wire_logic_cluster/lc_6/in_3

End 

Net : n16821
T_17_16_wire_logic_cluster/lc_5/out
T_17_12_sp4_v_t_47
T_18_16_sp4_h_l_4
T_22_16_sp4_h_l_4
T_23_16_lc_trk_g2_4
T_23_16_wire_logic_cluster/lc_5/s_r

T_17_16_wire_logic_cluster/lc_5/out
T_17_12_sp4_v_t_47
T_18_16_sp4_h_l_4
T_22_16_sp4_h_l_4
T_23_16_lc_trk_g2_4
T_23_16_wire_logic_cluster/lc_5/s_r

T_17_16_wire_logic_cluster/lc_5/out
T_17_12_sp4_v_t_47
T_18_16_sp4_h_l_4
T_22_16_sp4_h_l_4
T_23_16_lc_trk_g2_4
T_23_16_wire_logic_cluster/lc_5/s_r

End 

Net : n16_adj_1633
T_15_11_wire_logic_cluster/lc_6/out
T_15_10_sp4_v_t_44
T_15_14_sp4_v_t_40
T_15_18_lc_trk_g0_5
T_15_18_wire_logic_cluster/lc_6/in_3

End 

Net : n8_adj_1689_cascade_
T_18_18_wire_logic_cluster/lc_0/ltout
T_18_18_wire_logic_cluster/lc_1/in_2

End 

Net : buf_dds1_4
T_10_20_wire_logic_cluster/lc_0/out
T_11_18_sp4_v_t_44
T_11_14_sp4_v_t_40
T_12_14_sp4_h_l_10
T_15_10_sp4_v_t_47
T_15_11_lc_trk_g3_7
T_15_11_wire_logic_cluster/lc_6/in_0

T_10_20_wire_logic_cluster/lc_0/out
T_10_20_sp4_h_l_5
T_12_20_lc_trk_g3_0
T_12_20_wire_logic_cluster/lc_4/in_3

T_10_20_wire_logic_cluster/lc_0/out
T_10_20_lc_trk_g0_0
T_10_20_wire_logic_cluster/lc_0/in_0

End 

Net : n22470
T_15_18_wire_logic_cluster/lc_6/out
T_15_18_lc_trk_g2_6
T_15_18_wire_logic_cluster/lc_3/in_1

End 

Net : n22_adj_1604
T_12_17_wire_logic_cluster/lc_5/out
T_12_17_sp12_h_l_1
T_15_17_lc_trk_g0_1
T_15_17_wire_logic_cluster/lc_6/in_1

End 

Net : n19_adj_1603_cascade_
T_12_17_wire_logic_cluster/lc_4/ltout
T_12_17_wire_logic_cluster/lc_5/in_2

End 

Net : buf_adcdata_iac_11
T_13_24_wire_logic_cluster/lc_1/out
T_13_21_sp12_v_t_22
T_14_21_sp12_h_l_1
T_25_21_sp12_v_t_22
T_25_23_lc_trk_g2_5
T_25_23_wire_bram/ram/WDATA_13

T_13_24_wire_logic_cluster/lc_1/out
T_13_20_sp4_v_t_39
T_14_20_sp4_h_l_2
T_18_20_sp4_h_l_5
T_19_20_lc_trk_g3_5
T_19_20_wire_logic_cluster/lc_2/in_0

T_13_24_wire_logic_cluster/lc_1/out
T_13_24_lc_trk_g0_1
T_13_24_input_2_1
T_13_24_wire_logic_cluster/lc_1/in_2

End 

Net : buf_cfgRTD_4
T_14_16_wire_logic_cluster/lc_5/out
T_15_16_sp4_h_l_10
T_17_16_lc_trk_g2_7
T_17_16_wire_logic_cluster/lc_4/in_3

T_14_16_wire_logic_cluster/lc_5/out
T_14_16_lc_trk_g0_5
T_14_16_input_2_5
T_14_16_wire_logic_cluster/lc_5/in_2

T_14_16_wire_logic_cluster/lc_5/out
T_13_16_sp4_h_l_2
T_12_12_sp4_v_t_39
T_11_14_lc_trk_g1_2
T_11_14_wire_logic_cluster/lc_0/in_3

T_14_16_wire_logic_cluster/lc_5/out
T_13_16_sp4_h_l_2
T_12_12_sp4_v_t_39
T_11_14_lc_trk_g1_2
T_11_14_wire_logic_cluster/lc_5/in_0

T_14_16_wire_logic_cluster/lc_5/out
T_13_16_sp4_h_l_2
T_12_12_sp4_v_t_39
T_11_13_lc_trk_g2_7
T_11_13_wire_logic_cluster/lc_3/in_0

End 

Net : n21454_cascade_
T_23_15_wire_logic_cluster/lc_2/ltout
T_23_15_wire_logic_cluster/lc_3/in_2

End 

Net : buf_adcdata_vac_11
T_14_16_wire_logic_cluster/lc_4/out
T_15_16_sp12_h_l_0
T_26_16_sp12_v_t_23
T_26_22_sp4_v_t_39
T_25_23_lc_trk_g2_7
T_25_23_wire_bram/ram/WDATA_9

T_14_16_wire_logic_cluster/lc_4/out
T_15_16_sp12_h_l_0
T_17_16_lc_trk_g1_7
T_17_16_wire_logic_cluster/lc_3/in_1

T_14_16_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g1_4
T_14_16_wire_logic_cluster/lc_4/in_3

End 

Net : RTD.bit_cnt_0
T_7_14_wire_logic_cluster/lc_4/out
T_7_13_lc_trk_g0_4
T_7_13_wire_logic_cluster/lc_3/in_1

T_7_14_wire_logic_cluster/lc_4/out
T_7_14_lc_trk_g1_4
T_7_14_wire_logic_cluster/lc_3/in_0

T_7_14_wire_logic_cluster/lc_4/out
T_7_14_lc_trk_g1_4
T_7_14_wire_logic_cluster/lc_1/in_0

T_7_14_wire_logic_cluster/lc_4/out
T_7_14_lc_trk_g1_4
T_7_14_wire_logic_cluster/lc_4/in_3

T_7_14_wire_logic_cluster/lc_4/out
T_7_14_lc_trk_g1_4
T_7_14_wire_logic_cluster/lc_0/in_3

End 

Net : buf_adcdata_vac_2
T_11_16_wire_logic_cluster/lc_0/out
T_11_12_sp12_v_t_23
T_12_12_sp12_h_l_0
T_24_12_sp12_h_l_0
T_25_12_lc_trk_g1_4
T_25_12_wire_bram/ram/WDATA_1

T_11_16_wire_logic_cluster/lc_0/out
T_11_16_lc_trk_g1_0
T_11_16_wire_logic_cluster/lc_4/in_3

T_11_16_wire_logic_cluster/lc_0/out
T_11_16_lc_trk_g1_0
T_11_16_wire_logic_cluster/lc_0/in_3

End 

Net : n22374
T_14_20_wire_logic_cluster/lc_0/out
T_15_16_sp4_v_t_36
T_15_17_lc_trk_g2_4
T_15_17_wire_logic_cluster/lc_1/in_1

End 

Net : n22371
T_14_19_wire_logic_cluster/lc_0/out
T_14_20_lc_trk_g1_0
T_14_20_wire_logic_cluster/lc_0/in_1

End 

Net : cmd_rdadcbuf_13
T_12_13_wire_logic_cluster/lc_5/out
T_12_13_lc_trk_g3_5
T_12_13_wire_logic_cluster/lc_5/in_1

T_12_13_wire_logic_cluster/lc_5/out
T_13_14_lc_trk_g3_5
T_13_14_wire_logic_cluster/lc_3/in_3

End 

Net : ADC_VDC.n19868
T_12_15_wire_logic_cluster/lc_2/cout
T_12_15_wire_logic_cluster/lc_3/in_3

Net : n14_adj_1578
T_6_15_wire_logic_cluster/lc_7/out
T_4_15_sp12_h_l_1
T_14_15_sp4_h_l_10
T_13_15_sp4_v_t_47
T_12_19_lc_trk_g2_2
T_12_19_wire_logic_cluster/lc_2/in_0

T_6_15_wire_logic_cluster/lc_7/out
T_6_14_sp4_v_t_46
T_7_18_sp4_h_l_11
T_11_18_sp4_h_l_2
T_13_18_lc_trk_g2_7
T_13_18_wire_logic_cluster/lc_5/in_0

T_6_15_wire_logic_cluster/lc_7/out
T_4_15_sp12_h_l_1
T_15_15_sp12_v_t_22
T_15_19_lc_trk_g2_1
T_15_19_input_2_5
T_15_19_wire_logic_cluster/lc_5/in_2

End 

Net : data_cntvec_8
T_18_20_wire_logic_cluster/lc_0/out
T_17_20_sp4_h_l_8
T_16_16_sp4_v_t_45
T_15_19_lc_trk_g3_5
T_15_19_wire_logic_cluster/lc_2/in_0

T_18_20_wire_logic_cluster/lc_0/out
T_19_19_lc_trk_g3_0
T_19_19_wire_logic_cluster/lc_2/in_3

T_18_20_wire_logic_cluster/lc_0/out
T_18_20_lc_trk_g3_0
T_18_20_wire_logic_cluster/lc_0/in_1

End 

Net : buf_dds0_14
T_15_22_wire_logic_cluster/lc_7/out
T_15_21_sp4_v_t_46
T_15_17_sp4_v_t_42
T_15_19_lc_trk_g3_7
T_15_19_wire_logic_cluster/lc_4/in_0

T_15_22_wire_logic_cluster/lc_7/out
T_15_22_lc_trk_g1_7
T_15_22_wire_logic_cluster/lc_7/in_1

T_15_22_wire_logic_cluster/lc_7/out
T_15_23_lc_trk_g0_7
T_15_23_wire_logic_cluster/lc_4/in_3

End 

Net : cmd_rdadctmp_13_adj_1510
T_13_12_wire_logic_cluster/lc_6/out
T_12_13_lc_trk_g1_6
T_12_13_input_2_5
T_12_13_wire_logic_cluster/lc_5/in_2

T_13_12_wire_logic_cluster/lc_6/out
T_12_12_sp4_h_l_4
T_13_12_lc_trk_g2_4
T_13_12_input_2_6
T_13_12_wire_logic_cluster/lc_6/in_2

T_13_12_wire_logic_cluster/lc_6/out
T_12_12_sp4_h_l_4
T_13_12_lc_trk_g2_4
T_13_12_input_2_4
T_13_12_wire_logic_cluster/lc_4/in_2

End 

Net : eis_state_2
T_15_20_wire_logic_cluster/lc_5/out
T_14_20_lc_trk_g3_5
T_14_20_wire_logic_cluster/lc_3/in_3

T_15_20_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g0_5
T_14_21_input_2_1
T_14_21_wire_logic_cluster/lc_1/in_2

T_15_20_wire_logic_cluster/lc_5/out
T_7_20_sp12_h_l_1
T_18_8_sp12_v_t_22
T_18_17_sp4_v_t_36
T_18_13_sp4_v_t_36
T_17_15_lc_trk_g1_1
T_17_15_wire_logic_cluster/lc_3/in_1

T_15_20_wire_logic_cluster/lc_5/out
T_7_20_sp12_h_l_1
T_18_8_sp12_v_t_22
T_18_17_sp4_v_t_36
T_17_21_lc_trk_g1_1
T_17_21_wire_logic_cluster/lc_5/in_1

T_15_20_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g0_5
T_14_21_wire_logic_cluster/lc_4/in_3

T_15_20_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g0_5
T_14_21_wire_logic_cluster/lc_3/in_0

T_15_20_wire_logic_cluster/lc_5/out
T_15_20_lc_trk_g0_5
T_15_20_wire_logic_cluster/lc_3/in_0

T_15_20_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g0_5
T_14_21_wire_logic_cluster/lc_0/in_1

T_15_20_wire_logic_cluster/lc_5/out
T_7_20_sp12_h_l_1
T_14_20_lc_trk_g0_1
T_14_20_wire_logic_cluster/lc_6/in_1

T_15_20_wire_logic_cluster/lc_5/out
T_14_20_lc_trk_g3_5
T_14_20_wire_logic_cluster/lc_1/in_1

T_15_20_wire_logic_cluster/lc_5/out
T_15_20_lc_trk_g0_5
T_15_20_wire_logic_cluster/lc_1/in_0

T_15_20_wire_logic_cluster/lc_5/out
T_15_20_lc_trk_g0_5
T_15_20_wire_logic_cluster/lc_5/in_0

T_15_20_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g0_5
T_14_21_wire_logic_cluster/lc_7/in_0

T_15_20_wire_logic_cluster/lc_5/out
T_14_20_lc_trk_g3_5
T_14_20_wire_logic_cluster/lc_7/in_3

End 

Net : acadc_skipcnt_3
T_17_25_wire_logic_cluster/lc_2/out
T_17_25_sp4_h_l_9
T_16_21_sp4_v_t_39
T_16_23_lc_trk_g3_2
T_16_23_wire_logic_cluster/lc_3/in_0

T_17_25_wire_logic_cluster/lc_2/out
T_17_25_sp4_h_l_9
T_17_25_lc_trk_g1_4
T_17_25_wire_logic_cluster/lc_2/in_1

End 

Net : eis_state_1
T_14_21_wire_logic_cluster/lc_7/out
T_14_20_lc_trk_g1_7
T_14_20_wire_logic_cluster/lc_3/in_1

T_14_21_wire_logic_cluster/lc_7/out
T_14_21_lc_trk_g2_7
T_14_21_wire_logic_cluster/lc_1/in_0

T_14_21_wire_logic_cluster/lc_7/out
T_4_21_sp12_h_l_1
T_16_21_sp12_h_l_1
T_17_21_lc_trk_g0_5
T_17_21_wire_logic_cluster/lc_5/in_0

T_14_21_wire_logic_cluster/lc_7/out
T_14_21_lc_trk_g1_7
T_14_21_input_2_4
T_14_21_wire_logic_cluster/lc_4/in_2

T_14_21_wire_logic_cluster/lc_7/out
T_14_21_lc_trk_g2_7
T_14_21_wire_logic_cluster/lc_5/in_0

T_14_21_wire_logic_cluster/lc_7/out
T_15_22_lc_trk_g2_7
T_15_22_wire_logic_cluster/lc_2/in_3

T_14_21_wire_logic_cluster/lc_7/out
T_14_21_lc_trk_g1_7
T_14_21_wire_logic_cluster/lc_3/in_3

T_14_21_wire_logic_cluster/lc_7/out
T_14_21_lc_trk_g1_7
T_14_21_wire_logic_cluster/lc_0/in_0

T_14_21_wire_logic_cluster/lc_7/out
T_15_20_lc_trk_g3_7
T_15_20_wire_logic_cluster/lc_3/in_1

T_14_21_wire_logic_cluster/lc_7/out
T_14_20_lc_trk_g0_7
T_14_20_wire_logic_cluster/lc_5/in_0

T_14_21_wire_logic_cluster/lc_7/out
T_14_20_lc_trk_g0_7
T_14_20_wire_logic_cluster/lc_1/in_0

T_14_21_wire_logic_cluster/lc_7/out
T_14_20_lc_trk_g0_7
T_14_20_wire_logic_cluster/lc_6/in_3

T_14_21_wire_logic_cluster/lc_7/out
T_15_20_lc_trk_g3_7
T_15_20_wire_logic_cluster/lc_5/in_1

End 

Net : n21053
T_14_20_wire_logic_cluster/lc_3/out
T_14_19_lc_trk_g0_3
T_14_19_input_2_1
T_14_19_wire_logic_cluster/lc_1/in_2

T_14_20_wire_logic_cluster/lc_3/out
T_14_20_lc_trk_g0_3
T_14_20_wire_logic_cluster/lc_2/in_1

End 

Net : comm_buf_1_1
T_20_21_wire_logic_cluster/lc_6/out
T_19_21_sp12_h_l_0
T_18_21_sp12_v_t_23
T_18_25_lc_trk_g3_0
T_18_25_wire_logic_cluster/lc_3/in_0

T_20_21_wire_logic_cluster/lc_6/out
T_19_21_sp12_h_l_0
T_18_21_sp12_v_t_23
T_18_21_sp4_v_t_45
T_18_17_sp4_v_t_41
T_17_20_lc_trk_g3_1
T_17_20_wire_logic_cluster/lc_7/in_1

T_20_21_wire_logic_cluster/lc_6/out
T_21_19_sp4_v_t_40
T_22_19_sp4_h_l_10
T_23_19_lc_trk_g3_2
T_23_19_wire_logic_cluster/lc_1/in_0

T_20_21_wire_logic_cluster/lc_6/out
T_21_19_sp4_v_t_40
T_22_19_sp4_h_l_10
T_18_19_sp4_h_l_6
T_17_19_lc_trk_g1_6
T_17_19_wire_logic_cluster/lc_6/in_1

End 

Net : n24_adj_1686
T_17_17_wire_logic_cluster/lc_5/out
T_17_17_sp12_h_l_1
T_25_17_sp4_h_l_8
T_21_17_sp4_h_l_11
T_20_17_sp4_v_t_40
T_19_18_lc_trk_g3_0
T_19_18_wire_logic_cluster/lc_4/in_3

End 

Net : VAC_FLT0
T_13_19_wire_logic_cluster/lc_5/out
T_14_19_sp4_h_l_10
T_15_19_lc_trk_g2_2
T_15_19_wire_logic_cluster/lc_3/in_1

T_13_19_wire_logic_cluster/lc_5/out
T_13_18_sp4_v_t_42
T_13_19_lc_trk_g2_2
T_13_19_wire_logic_cluster/lc_5/in_1

T_13_19_wire_logic_cluster/lc_5/out
T_13_19_sp12_h_l_1
T_12_19_sp12_v_t_22
T_12_24_sp4_v_t_40
T_9_28_sp4_h_l_10
T_5_28_sp4_h_l_1
T_0_28_span4_horz_9
T_0_28_lc_trk_g0_1
T_0_28_wire_io_cluster/io_1/D_OUT_0

End 

Net : data_idxvec_11
T_13_18_wire_logic_cluster/lc_3/out
T_13_17_sp4_v_t_38
T_13_20_lc_trk_g1_6
T_13_20_wire_logic_cluster/lc_2/in_1

T_13_18_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g0_3
T_13_18_input_2_3
T_13_18_wire_logic_cluster/lc_3/in_2

End 

Net : n14_adj_1544
T_18_15_wire_logic_cluster/lc_6/out
T_9_15_sp12_h_l_0
T_10_15_sp4_h_l_3
T_13_15_sp4_v_t_38
T_14_15_sp4_h_l_3
T_16_15_lc_trk_g3_6
T_16_15_wire_logic_cluster/lc_3/in_0

T_18_15_wire_logic_cluster/lc_6/out
T_9_15_sp12_h_l_0
T_10_15_sp4_h_l_3
T_13_15_sp4_v_t_38
T_13_18_lc_trk_g1_6
T_13_18_wire_logic_cluster/lc_7/in_0

End 

Net : n12148
T_20_12_wire_logic_cluster/lc_6/out
T_20_11_sp4_v_t_44
T_17_11_sp4_h_l_3
T_13_11_sp4_h_l_3
T_14_11_lc_trk_g3_3
T_14_11_wire_logic_cluster/lc_2/cen

End 

Net : n6401
T_23_15_wire_logic_cluster/lc_5/out
T_23_16_lc_trk_g1_5
T_23_16_wire_logic_cluster/lc_2/in_0

End 

Net : cmd_rdadctmp_10_adj_1513
T_13_11_wire_logic_cluster/lc_2/out
T_13_10_sp4_v_t_36
T_12_13_lc_trk_g2_4
T_12_13_input_2_2
T_12_13_wire_logic_cluster/lc_2/in_2

T_13_11_wire_logic_cluster/lc_2/out
T_13_11_lc_trk_g2_2
T_13_11_input_2_2
T_13_11_wire_logic_cluster/lc_2/in_2

T_13_11_wire_logic_cluster/lc_2/out
T_13_12_lc_trk_g0_2
T_13_12_wire_logic_cluster/lc_3/in_3

End 

Net : n8_adj_1566_cascade_
T_17_22_wire_logic_cluster/lc_6/ltout
T_17_22_wire_logic_cluster/lc_7/in_2

End 

Net : n10695
T_14_17_wire_logic_cluster/lc_7/out
T_14_17_sp4_h_l_3
T_13_17_sp4_v_t_44
T_13_21_sp4_v_t_44
T_13_23_lc_trk_g2_1
T_13_23_wire_logic_cluster/lc_4/in_1

T_14_17_wire_logic_cluster/lc_7/out
T_14_17_sp4_h_l_3
T_13_17_sp4_v_t_44
T_13_21_lc_trk_g1_1
T_13_21_wire_logic_cluster/lc_3/in_1

T_14_17_wire_logic_cluster/lc_7/out
T_14_18_lc_trk_g0_7
T_14_18_wire_logic_cluster/lc_2/in_1

End 

Net : data_cntvec_13
T_18_20_wire_logic_cluster/lc_5/out
T_18_19_sp4_v_t_42
T_15_19_sp4_h_l_7
T_15_19_lc_trk_g1_2
T_15_19_wire_logic_cluster/lc_2/in_1

T_18_20_wire_logic_cluster/lc_5/out
T_18_20_lc_trk_g1_5
T_18_20_wire_logic_cluster/lc_5/in_1

End 

Net : n19_adj_1597_cascade_
T_9_18_wire_logic_cluster/lc_1/ltout
T_9_18_wire_logic_cluster/lc_2/in_2

End 

Net : ADC_VDC.n19867
T_12_15_wire_logic_cluster/lc_1/cout
T_12_15_wire_logic_cluster/lc_2/in_3

Net : cmd_rdadcbuf_14
T_12_13_wire_logic_cluster/lc_6/out
T_12_13_lc_trk_g3_6
T_12_13_wire_logic_cluster/lc_6/in_1

T_12_13_wire_logic_cluster/lc_6/out
T_12_11_sp4_v_t_41
T_9_11_sp4_h_l_10
T_11_11_lc_trk_g3_7
T_11_11_wire_logic_cluster/lc_0/in_0

End 

Net : n22_adj_1598
T_9_18_wire_logic_cluster/lc_2/out
T_10_19_lc_trk_g2_2
T_10_19_wire_logic_cluster/lc_3/in_1

End 

Net : eis_state_0
T_15_20_wire_logic_cluster/lc_1/out
T_14_21_lc_trk_g1_1
T_14_21_wire_logic_cluster/lc_1/in_1

T_15_20_wire_logic_cluster/lc_1/out
T_14_19_lc_trk_g2_1
T_14_19_wire_logic_cluster/lc_1/in_0

T_15_20_wire_logic_cluster/lc_1/out
T_14_21_lc_trk_g0_1
T_14_21_wire_logic_cluster/lc_4/in_1

T_15_20_wire_logic_cluster/lc_1/out
T_14_20_lc_trk_g3_1
T_14_20_wire_logic_cluster/lc_4/in_0

T_15_20_wire_logic_cluster/lc_1/out
T_15_20_lc_trk_g3_1
T_15_20_wire_logic_cluster/lc_6/in_0

T_15_20_wire_logic_cluster/lc_1/out
T_14_21_lc_trk_g1_1
T_14_21_input_2_2
T_14_21_wire_logic_cluster/lc_2/in_2

T_15_20_wire_logic_cluster/lc_1/out
T_15_20_lc_trk_g3_1
T_15_20_input_2_2
T_15_20_wire_logic_cluster/lc_2/in_2

T_15_20_wire_logic_cluster/lc_1/out
T_14_21_lc_trk_g1_1
T_14_21_input_2_0
T_14_21_wire_logic_cluster/lc_0/in_2

T_15_20_wire_logic_cluster/lc_1/out
T_14_20_lc_trk_g3_1
T_14_20_wire_logic_cluster/lc_6/in_0

T_15_20_wire_logic_cluster/lc_1/out
T_14_20_lc_trk_g3_1
T_14_20_wire_logic_cluster/lc_1/in_3

T_15_20_wire_logic_cluster/lc_1/out
T_14_21_lc_trk_g0_1
T_14_21_wire_logic_cluster/lc_6/in_1

T_15_20_wire_logic_cluster/lc_1/out
T_15_20_lc_trk_g3_1
T_15_20_input_2_4
T_15_20_wire_logic_cluster/lc_4/in_2

T_15_20_wire_logic_cluster/lc_1/out
T_15_20_lc_trk_g3_1
T_15_20_input_2_0
T_15_20_wire_logic_cluster/lc_0/in_2

T_15_20_wire_logic_cluster/lc_1/out
T_15_20_lc_trk_g3_1
T_15_20_wire_logic_cluster/lc_1/in_1

T_15_20_wire_logic_cluster/lc_1/out
T_14_21_lc_trk_g1_1
T_14_21_wire_logic_cluster/lc_7/in_1

End 

Net : ADC_VDC.n15273
T_16_11_wire_logic_cluster/lc_0/out
T_17_8_sp4_v_t_41
T_17_12_lc_trk_g0_4
T_17_12_wire_logic_cluster/lc_5/s_r

T_16_11_wire_logic_cluster/lc_0/out
T_17_8_sp4_v_t_41
T_17_12_lc_trk_g0_4
T_17_12_wire_logic_cluster/lc_5/s_r

T_16_11_wire_logic_cluster/lc_0/out
T_17_8_sp4_v_t_41
T_17_12_lc_trk_g0_4
T_17_12_wire_logic_cluster/lc_5/s_r

T_16_11_wire_logic_cluster/lc_0/out
T_17_8_sp4_v_t_41
T_17_12_lc_trk_g0_4
T_17_12_wire_logic_cluster/lc_5/s_r

T_16_11_wire_logic_cluster/lc_0/out
T_17_8_sp4_v_t_41
T_17_12_lc_trk_g0_4
T_17_12_wire_logic_cluster/lc_5/s_r

T_16_11_wire_logic_cluster/lc_0/out
T_17_8_sp4_v_t_41
T_17_12_lc_trk_g0_4
T_17_12_wire_logic_cluster/lc_5/s_r

T_16_11_wire_logic_cluster/lc_0/out
T_17_8_sp4_v_t_41
T_17_12_lc_trk_g0_4
T_17_12_wire_logic_cluster/lc_5/s_r

T_16_11_wire_logic_cluster/lc_0/out
T_17_8_sp4_v_t_41
T_17_12_lc_trk_g0_4
T_17_12_wire_logic_cluster/lc_5/s_r

End 

Net : adc_state_2_adj_1500
T_15_9_wire_logic_cluster/lc_0/out
T_15_7_sp4_v_t_45
T_12_11_sp4_h_l_1
T_13_11_lc_trk_g3_1
T_13_11_wire_logic_cluster/lc_6/in_0

T_15_9_wire_logic_cluster/lc_0/out
T_15_7_sp4_v_t_45
T_15_10_lc_trk_g1_5
T_15_10_input_2_4
T_15_10_wire_logic_cluster/lc_4/in_2

T_15_9_wire_logic_cluster/lc_0/out
T_16_9_sp4_h_l_0
T_20_9_sp4_h_l_0
T_23_9_sp4_v_t_37
T_23_12_lc_trk_g1_5
T_23_12_wire_logic_cluster/lc_5/in_1

T_15_9_wire_logic_cluster/lc_0/out
T_16_9_sp4_h_l_0
T_15_9_sp4_v_t_43
T_15_13_sp4_v_t_39
T_14_14_lc_trk_g2_7
T_14_14_wire_logic_cluster/lc_3/in_0

T_15_9_wire_logic_cluster/lc_0/out
T_16_7_sp4_v_t_44
T_16_11_lc_trk_g0_1
T_16_11_wire_logic_cluster/lc_0/in_1

T_15_9_wire_logic_cluster/lc_0/out
T_16_9_sp4_h_l_0
T_15_9_sp4_v_t_43
T_15_10_lc_trk_g2_3
T_15_10_wire_logic_cluster/lc_7/in_0

T_15_9_wire_logic_cluster/lc_0/out
T_16_9_sp4_h_l_0
T_15_9_sp4_v_t_43
T_12_9_sp4_h_l_6
T_13_9_lc_trk_g2_6
T_13_9_wire_logic_cluster/lc_5/in_1

T_15_9_wire_logic_cluster/lc_0/out
T_15_7_sp4_v_t_45
T_15_10_lc_trk_g1_5
T_15_10_wire_logic_cluster/lc_3/in_1

T_15_9_wire_logic_cluster/lc_0/out
T_15_6_sp4_v_t_40
T_16_10_sp4_h_l_11
T_20_10_sp4_h_l_7
T_21_10_lc_trk_g3_7
T_21_10_wire_logic_cluster/lc_2/in_0

T_15_9_wire_logic_cluster/lc_0/out
T_15_7_sp4_v_t_45
T_15_11_lc_trk_g1_0
T_15_11_input_2_7
T_15_11_wire_logic_cluster/lc_7/in_2

T_15_9_wire_logic_cluster/lc_0/out
T_14_10_lc_trk_g0_0
T_14_10_wire_logic_cluster/lc_6/in_0

T_15_9_wire_logic_cluster/lc_0/out
T_16_10_lc_trk_g2_0
T_16_10_wire_logic_cluster/lc_7/in_3

T_15_9_wire_logic_cluster/lc_0/out
T_15_7_sp4_v_t_45
T_15_10_lc_trk_g1_5
T_15_10_wire_logic_cluster/lc_5/in_1

T_15_9_wire_logic_cluster/lc_0/out
T_16_6_sp4_v_t_41
T_16_10_sp4_v_t_41
T_16_12_lc_trk_g3_4
T_16_12_wire_logic_cluster/lc_7/in_0

T_15_9_wire_logic_cluster/lc_0/out
T_15_7_sp4_v_t_45
T_15_11_sp4_v_t_46
T_12_15_sp4_h_l_4
T_13_15_lc_trk_g2_4
T_13_15_wire_logic_cluster/lc_5/in_1

T_15_9_wire_logic_cluster/lc_0/out
T_15_6_sp4_v_t_40
T_16_10_sp4_h_l_11
T_20_10_sp4_h_l_7
T_20_10_lc_trk_g1_2
T_20_10_wire_logic_cluster/lc_2/in_3

T_15_9_wire_logic_cluster/lc_0/out
T_16_10_lc_trk_g2_0
T_16_10_wire_logic_cluster/lc_4/in_0

T_15_9_wire_logic_cluster/lc_0/out
T_15_7_sp4_v_t_45
T_15_10_lc_trk_g1_5
T_15_10_wire_logic_cluster/lc_2/in_0

T_15_9_wire_logic_cluster/lc_0/out
T_16_6_sp4_v_t_41
T_16_10_sp4_v_t_41
T_13_14_sp4_h_l_4
T_13_14_lc_trk_g0_1
T_13_14_wire_logic_cluster/lc_3/in_0

T_15_9_wire_logic_cluster/lc_0/out
T_16_6_sp4_v_t_41
T_16_10_sp4_v_t_41
T_13_14_sp4_h_l_4
T_13_14_lc_trk_g0_1
T_13_14_wire_logic_cluster/lc_5/in_0

T_15_9_wire_logic_cluster/lc_0/out
T_16_6_sp4_v_t_41
T_16_10_sp4_v_t_41
T_16_12_lc_trk_g3_4
T_16_12_wire_logic_cluster/lc_4/in_1

T_15_9_wire_logic_cluster/lc_0/out
T_16_9_sp4_h_l_0
T_15_9_sp4_v_t_43
T_15_11_lc_trk_g2_6
T_15_11_input_2_2
T_15_11_wire_logic_cluster/lc_2/in_2

T_15_9_wire_logic_cluster/lc_0/out
T_16_9_sp4_h_l_0
T_15_9_sp4_v_t_43
T_15_11_lc_trk_g2_6
T_15_11_input_2_0
T_15_11_wire_logic_cluster/lc_0/in_2

T_15_9_wire_logic_cluster/lc_0/out
T_16_6_sp4_v_t_41
T_16_10_sp4_v_t_41
T_13_14_sp4_h_l_4
T_13_14_lc_trk_g0_1
T_13_14_wire_logic_cluster/lc_0/in_1

T_15_9_wire_logic_cluster/lc_0/out
T_16_6_sp4_v_t_41
T_16_10_sp4_v_t_41
T_13_14_sp4_h_l_4
T_13_14_lc_trk_g0_1
T_13_14_wire_logic_cluster/lc_4/in_1

T_15_9_wire_logic_cluster/lc_0/out
T_16_6_sp4_v_t_41
T_16_10_sp4_v_t_41
T_13_14_sp4_h_l_4
T_13_14_lc_trk_g0_1
T_13_14_wire_logic_cluster/lc_2/in_1

T_15_9_wire_logic_cluster/lc_0/out
T_16_6_sp4_v_t_41
T_16_10_sp4_v_t_41
T_13_14_sp4_h_l_4
T_13_14_lc_trk_g0_1
T_13_14_wire_logic_cluster/lc_6/in_1

T_15_9_wire_logic_cluster/lc_0/out
T_16_6_sp4_v_t_41
T_16_10_sp4_v_t_41
T_13_10_sp4_h_l_4
T_13_10_lc_trk_g1_1
T_13_10_wire_logic_cluster/lc_3/in_1

T_15_9_wire_logic_cluster/lc_0/out
T_14_10_lc_trk_g0_0
T_14_10_wire_logic_cluster/lc_3/in_1

T_15_9_wire_logic_cluster/lc_0/out
T_15_7_sp4_v_t_45
T_15_11_lc_trk_g1_0
T_15_11_wire_logic_cluster/lc_1/in_0

T_15_9_wire_logic_cluster/lc_0/out
T_15_7_sp4_v_t_45
T_15_11_lc_trk_g1_0
T_15_11_wire_logic_cluster/lc_3/in_0

T_15_9_wire_logic_cluster/lc_0/out
T_15_7_sp4_v_t_45
T_15_11_lc_trk_g1_0
T_15_11_wire_logic_cluster/lc_5/in_0

T_15_9_wire_logic_cluster/lc_0/out
T_16_9_sp4_h_l_0
T_15_9_sp4_v_t_43
T_15_13_sp4_v_t_39
T_14_14_lc_trk_g2_7
T_14_14_wire_logic_cluster/lc_5/in_0

T_15_9_wire_logic_cluster/lc_0/out
T_15_7_sp4_v_t_45
T_12_11_sp4_h_l_1
T_11_11_lc_trk_g0_1
T_11_11_wire_logic_cluster/lc_0/in_1

T_15_9_wire_logic_cluster/lc_0/out
T_16_9_sp4_h_l_0
T_15_9_sp4_v_t_43
T_15_13_sp4_v_t_39
T_14_14_lc_trk_g2_7
T_14_14_wire_logic_cluster/lc_6/in_1

T_15_9_wire_logic_cluster/lc_0/out
T_16_9_sp4_h_l_0
T_15_9_sp4_v_t_43
T_15_13_sp4_v_t_39
T_14_14_lc_trk_g2_7
T_14_14_wire_logic_cluster/lc_0/in_1

T_15_9_wire_logic_cluster/lc_0/out
T_16_9_sp4_h_l_0
T_15_9_sp4_v_t_43
T_15_13_sp4_v_t_39
T_14_14_lc_trk_g2_7
T_14_14_wire_logic_cluster/lc_4/in_1

T_15_9_wire_logic_cluster/lc_0/out
T_16_9_sp4_h_l_0
T_15_9_sp4_v_t_43
T_15_13_sp4_v_t_39
T_14_14_lc_trk_g2_7
T_14_14_input_2_1
T_14_14_wire_logic_cluster/lc_1/in_2

T_15_9_wire_logic_cluster/lc_0/out
T_15_7_sp4_v_t_45
T_15_11_lc_trk_g1_0
T_15_11_wire_logic_cluster/lc_4/in_3

T_15_9_wire_logic_cluster/lc_0/out
T_15_7_sp4_v_t_45
T_15_11_sp4_v_t_46
T_12_15_sp4_h_l_4
T_13_15_lc_trk_g2_4
T_13_15_wire_logic_cluster/lc_0/in_0

T_15_9_wire_logic_cluster/lc_0/out
T_14_9_sp4_h_l_8
T_13_9_sp4_v_t_45
T_13_13_lc_trk_g0_0
T_13_13_wire_logic_cluster/lc_2/in_0

T_15_9_wire_logic_cluster/lc_0/out
T_16_9_sp4_h_l_0
T_15_9_sp4_v_t_43
T_12_9_sp4_h_l_6
T_13_9_lc_trk_g2_6
T_13_9_wire_logic_cluster/lc_0/in_0

T_15_9_wire_logic_cluster/lc_0/out
T_14_9_sp4_h_l_8
T_13_9_sp4_v_t_45
T_12_10_lc_trk_g3_5
T_12_10_wire_logic_cluster/lc_4/in_0

T_15_9_wire_logic_cluster/lc_0/out
T_14_9_sp4_h_l_8
T_13_9_sp4_v_t_45
T_13_13_lc_trk_g0_0
T_13_13_wire_logic_cluster/lc_3/in_1

T_15_9_wire_logic_cluster/lc_0/out
T_14_9_sp4_h_l_8
T_13_9_sp4_v_t_45
T_13_13_lc_trk_g0_0
T_13_13_wire_logic_cluster/lc_1/in_1

T_15_9_wire_logic_cluster/lc_0/out
T_15_9_lc_trk_g1_0
T_15_9_wire_logic_cluster/lc_0/in_1

T_15_9_wire_logic_cluster/lc_0/out
T_14_10_lc_trk_g0_0
T_14_10_wire_logic_cluster/lc_2/in_0

T_15_9_wire_logic_cluster/lc_0/out
T_16_10_lc_trk_g3_0
T_16_10_wire_logic_cluster/lc_2/in_3

End 

Net : n14_adj_1548
T_7_14_wire_logic_cluster/lc_6/out
T_7_8_sp12_v_t_23
T_8_20_sp12_h_l_0
T_13_20_sp4_h_l_7
T_16_20_sp4_v_t_42
T_16_21_lc_trk_g2_2
T_16_21_wire_logic_cluster/lc_7/in_3

T_7_14_wire_logic_cluster/lc_6/out
T_7_8_sp12_v_t_23
T_8_20_sp12_h_l_0
T_11_20_sp4_h_l_5
T_13_20_lc_trk_g2_0
T_13_20_wire_logic_cluster/lc_4/in_0

T_7_14_wire_logic_cluster/lc_6/out
T_6_14_sp4_h_l_4
T_10_14_sp4_h_l_0
T_13_14_sp4_v_t_37
T_13_17_lc_trk_g1_5
T_13_17_wire_logic_cluster/lc_2/in_0

T_7_14_wire_logic_cluster/lc_6/out
T_6_14_sp12_h_l_0
T_15_14_sp4_h_l_11
T_17_14_lc_trk_g3_6
T_17_14_wire_logic_cluster/lc_7/in_0

End 

Net : adc_state_3
T_13_10_wire_logic_cluster/lc_3/out
T_11_10_sp4_h_l_3
T_15_10_sp4_h_l_11
T_15_10_lc_trk_g0_6
T_15_10_wire_logic_cluster/lc_4/in_0

T_13_10_wire_logic_cluster/lc_3/out
T_13_10_sp4_h_l_11
T_17_10_sp4_h_l_11
T_21_10_sp4_h_l_11
T_24_10_sp4_v_t_41
T_23_12_lc_trk_g1_4
T_23_12_wire_logic_cluster/lc_5/in_0

T_13_10_wire_logic_cluster/lc_3/out
T_13_11_lc_trk_g0_3
T_13_11_wire_logic_cluster/lc_6/in_1

T_13_10_wire_logic_cluster/lc_3/out
T_11_10_sp4_h_l_3
T_15_10_sp4_h_l_11
T_14_10_sp4_v_t_46
T_14_14_lc_trk_g1_3
T_14_14_wire_logic_cluster/lc_3/in_1

T_13_10_wire_logic_cluster/lc_3/out
T_13_10_sp4_h_l_11
T_16_10_sp4_v_t_46
T_16_11_lc_trk_g2_6
T_16_11_input_2_0
T_16_11_wire_logic_cluster/lc_0/in_2

T_13_10_wire_logic_cluster/lc_3/out
T_13_9_sp4_v_t_38
T_13_13_lc_trk_g0_3
T_13_13_wire_logic_cluster/lc_7/in_0

T_13_10_wire_logic_cluster/lc_3/out
T_11_10_sp4_h_l_3
T_15_10_sp4_h_l_11
T_15_10_lc_trk_g0_6
T_15_10_wire_logic_cluster/lc_3/in_3

T_13_10_wire_logic_cluster/lc_3/out
T_11_10_sp4_h_l_3
T_15_10_sp4_h_l_11
T_15_10_lc_trk_g0_6
T_15_10_wire_logic_cluster/lc_7/in_1

T_13_10_wire_logic_cluster/lc_3/out
T_11_10_sp4_h_l_3
T_15_10_sp4_h_l_11
T_16_10_lc_trk_g3_3
T_16_10_wire_logic_cluster/lc_7/in_1

T_13_10_wire_logic_cluster/lc_3/out
T_13_10_sp4_h_l_11
T_17_10_sp4_h_l_11
T_21_10_sp4_h_l_11
T_21_10_lc_trk_g0_6
T_21_10_input_2_2
T_21_10_wire_logic_cluster/lc_2/in_2

T_13_10_wire_logic_cluster/lc_3/out
T_11_10_sp4_h_l_3
T_15_10_sp4_h_l_11
T_15_10_lc_trk_g0_6
T_15_10_wire_logic_cluster/lc_5/in_3

T_13_10_wire_logic_cluster/lc_3/out
T_11_10_sp4_h_l_3
T_15_10_sp4_h_l_11
T_16_10_lc_trk_g2_3
T_16_10_wire_logic_cluster/lc_4/in_3

T_13_10_wire_logic_cluster/lc_3/out
T_13_10_sp4_h_l_11
T_17_10_sp4_h_l_7
T_16_10_sp4_v_t_36
T_16_12_lc_trk_g2_1
T_16_12_input_2_7
T_16_12_wire_logic_cluster/lc_7/in_2

T_13_10_wire_logic_cluster/lc_3/out
T_14_10_lc_trk_g0_3
T_14_10_wire_logic_cluster/lc_6/in_1

T_13_10_wire_logic_cluster/lc_3/out
T_13_9_lc_trk_g0_3
T_13_9_wire_logic_cluster/lc_5/in_0

T_13_10_wire_logic_cluster/lc_3/out
T_13_10_sp4_h_l_11
T_17_10_sp4_h_l_11
T_21_10_sp4_h_l_11
T_20_10_lc_trk_g1_3
T_20_10_wire_logic_cluster/lc_2/in_0

T_13_10_wire_logic_cluster/lc_3/out
T_13_9_sp4_v_t_38
T_13_13_sp4_v_t_43
T_13_15_lc_trk_g3_6
T_13_15_input_2_5
T_13_15_wire_logic_cluster/lc_5/in_2

T_13_10_wire_logic_cluster/lc_3/out
T_11_10_sp4_h_l_3
T_15_10_sp4_h_l_11
T_14_10_sp4_v_t_46
T_13_14_lc_trk_g2_3
T_13_14_wire_logic_cluster/lc_7/in_0

T_13_10_wire_logic_cluster/lc_3/out
T_14_10_lc_trk_g0_3
T_14_10_wire_logic_cluster/lc_3/in_0

T_13_10_wire_logic_cluster/lc_3/out
T_13_9_sp4_v_t_38
T_13_11_lc_trk_g3_3
T_13_11_wire_logic_cluster/lc_0/in_0

T_13_10_wire_logic_cluster/lc_3/out
T_13_9_sp4_v_t_38
T_13_11_lc_trk_g3_3
T_13_11_wire_logic_cluster/lc_4/in_0

T_13_10_wire_logic_cluster/lc_3/out
T_13_9_sp4_v_t_38
T_13_11_lc_trk_g3_3
T_13_11_wire_logic_cluster/lc_3/in_1

T_13_10_wire_logic_cluster/lc_3/out
T_13_10_sp4_h_l_11
T_12_10_sp4_v_t_46
T_12_11_lc_trk_g2_6
T_12_11_input_2_0
T_12_11_wire_logic_cluster/lc_0/in_2

T_13_10_wire_logic_cluster/lc_3/out
T_11_10_sp4_h_l_3
T_15_10_sp4_h_l_11
T_16_10_lc_trk_g2_3
T_16_10_wire_logic_cluster/lc_2/in_1

T_13_10_wire_logic_cluster/lc_3/out
T_13_11_lc_trk_g0_3
T_13_11_wire_logic_cluster/lc_5/in_0

T_13_10_wire_logic_cluster/lc_3/out
T_13_11_lc_trk_g0_3
T_13_11_wire_logic_cluster/lc_7/in_0

T_13_10_wire_logic_cluster/lc_3/out
T_13_11_lc_trk_g0_3
T_13_11_wire_logic_cluster/lc_2/in_3

T_13_10_wire_logic_cluster/lc_3/out
T_13_9_sp4_v_t_38
T_13_12_lc_trk_g1_6
T_13_12_wire_logic_cluster/lc_3/in_0

T_13_10_wire_logic_cluster/lc_3/out
T_13_9_sp4_v_t_38
T_13_12_lc_trk_g1_6
T_13_12_wire_logic_cluster/lc_5/in_0

T_13_10_wire_logic_cluster/lc_3/out
T_13_9_sp4_v_t_38
T_13_12_lc_trk_g1_6
T_13_12_wire_logic_cluster/lc_1/in_0

T_13_10_wire_logic_cluster/lc_3/out
T_13_9_sp4_v_t_38
T_13_12_lc_trk_g0_6
T_13_12_wire_logic_cluster/lc_4/in_0

T_13_10_wire_logic_cluster/lc_3/out
T_13_9_sp4_v_t_38
T_13_12_lc_trk_g0_6
T_13_12_wire_logic_cluster/lc_0/in_0

T_13_10_wire_logic_cluster/lc_3/out
T_13_9_sp4_v_t_38
T_13_12_lc_trk_g0_6
T_13_12_wire_logic_cluster/lc_2/in_0

T_13_10_wire_logic_cluster/lc_3/out
T_12_11_lc_trk_g0_3
T_12_11_wire_logic_cluster/lc_7/in_0

T_13_10_wire_logic_cluster/lc_3/out
T_12_11_lc_trk_g0_3
T_12_11_wire_logic_cluster/lc_3/in_0

T_13_10_wire_logic_cluster/lc_3/out
T_13_9_sp4_v_t_38
T_13_12_lc_trk_g1_6
T_13_12_wire_logic_cluster/lc_6/in_1

T_13_10_wire_logic_cluster/lc_3/out
T_13_9_sp4_v_t_38
T_13_12_lc_trk_g0_6
T_13_12_wire_logic_cluster/lc_7/in_1

T_13_10_wire_logic_cluster/lc_3/out
T_12_11_lc_trk_g0_3
T_12_11_wire_logic_cluster/lc_2/in_1

T_13_10_wire_logic_cluster/lc_3/out
T_12_11_lc_trk_g0_3
T_12_11_wire_logic_cluster/lc_6/in_1

T_13_10_wire_logic_cluster/lc_3/out
T_12_11_lc_trk_g0_3
T_12_11_input_2_5
T_12_11_wire_logic_cluster/lc_5/in_2

T_13_10_wire_logic_cluster/lc_3/out
T_12_11_lc_trk_g0_3
T_12_11_input_2_1
T_12_11_wire_logic_cluster/lc_1/in_2

T_13_10_wire_logic_cluster/lc_3/out
T_14_10_lc_trk_g0_3
T_14_10_wire_logic_cluster/lc_2/in_1

T_13_10_wire_logic_cluster/lc_3/out
T_13_9_sp4_v_t_38
T_13_13_sp4_v_t_43
T_13_15_lc_trk_g3_6
T_13_15_wire_logic_cluster/lc_0/in_3

T_13_10_wire_logic_cluster/lc_3/out
T_13_10_lc_trk_g0_3
T_13_10_input_2_3
T_13_10_wire_logic_cluster/lc_3/in_2

T_13_10_wire_logic_cluster/lc_3/out
T_12_11_lc_trk_g0_3
T_12_11_wire_logic_cluster/lc_4/in_3

End 

Net : ADC_VDC.n11
T_15_10_wire_logic_cluster/lc_4/out
T_16_11_lc_trk_g2_4
T_16_11_wire_logic_cluster/lc_0/in_0

End 

Net : buf_dds1_5
T_12_19_wire_logic_cluster/lc_3/out
T_13_15_sp4_v_t_42
T_13_11_sp4_v_t_42
T_13_13_lc_trk_g2_7
T_13_13_wire_logic_cluster/lc_5/in_0

T_12_19_wire_logic_cluster/lc_3/out
T_12_19_lc_trk_g1_3
T_12_19_wire_logic_cluster/lc_3/in_1

T_12_19_wire_logic_cluster/lc_3/out
T_12_20_lc_trk_g1_3
T_12_20_wire_logic_cluster/lc_5/in_3

End 

Net : buf_dds0_11
T_14_23_wire_logic_cluster/lc_5/out
T_13_23_lc_trk_g2_5
T_13_23_wire_logic_cluster/lc_6/in_1

T_14_23_wire_logic_cluster/lc_5/out
T_14_23_lc_trk_g3_5
T_14_23_wire_logic_cluster/lc_5/in_1

T_14_23_wire_logic_cluster/lc_5/out
T_15_23_lc_trk_g1_5
T_15_23_wire_logic_cluster/lc_1/in_3

End 

Net : cmd_rdadctmp_14_adj_1509
T_13_12_wire_logic_cluster/lc_4/out
T_12_13_lc_trk_g0_4
T_12_13_input_2_6
T_12_13_wire_logic_cluster/lc_6/in_2

T_13_12_wire_logic_cluster/lc_4/out
T_13_12_lc_trk_g3_4
T_13_12_wire_logic_cluster/lc_7/in_0

T_13_12_wire_logic_cluster/lc_4/out
T_13_12_lc_trk_g3_4
T_13_12_wire_logic_cluster/lc_4/in_1

End 

Net : n12079
T_23_21_wire_logic_cluster/lc_4/out
T_23_13_sp12_v_t_23
T_23_16_lc_trk_g3_3
T_23_16_wire_logic_cluster/lc_7/cen

T_23_21_wire_logic_cluster/lc_4/out
T_23_13_sp12_v_t_23
T_23_16_lc_trk_g3_3
T_23_16_wire_logic_cluster/lc_7/cen

T_23_21_wire_logic_cluster/lc_4/out
T_23_13_sp12_v_t_23
T_23_16_lc_trk_g3_3
T_23_16_wire_logic_cluster/lc_7/cen

End 

Net : buf_adcdata_iac_6
T_10_17_wire_logic_cluster/lc_4/out
T_9_17_lc_trk_g2_4
T_9_17_wire_logic_cluster/lc_5/in_1

T_10_17_wire_logic_cluster/lc_4/out
T_10_16_sp4_v_t_40
T_10_12_sp4_v_t_45
T_7_12_sp4_h_l_8
T_8_12_lc_trk_g3_0
T_8_12_wire_bram/ram/WDATA_5

T_10_17_wire_logic_cluster/lc_4/out
T_10_17_lc_trk_g1_4
T_10_17_wire_logic_cluster/lc_4/in_3

End 

Net : ADC_VDC.n15
T_16_12_wire_logic_cluster/lc_2/out
T_16_12_sp4_h_l_9
T_15_8_sp4_v_t_44
T_14_10_lc_trk_g2_1
T_14_10_input_2_5
T_14_10_wire_logic_cluster/lc_5/in_2

T_16_12_wire_logic_cluster/lc_2/out
T_16_9_sp4_v_t_44
T_13_9_sp4_h_l_3
T_13_9_lc_trk_g1_6
T_13_9_wire_logic_cluster/lc_4/in_3

End 

Net : ADC_VDC.n21211
T_16_12_wire_logic_cluster/lc_6/out
T_16_12_lc_trk_g1_6
T_16_12_wire_logic_cluster/lc_2/in_1

End 

Net : ADC_VDC.bit_cnt_2
T_17_12_wire_logic_cluster/lc_2/out
T_16_12_lc_trk_g3_2
T_16_12_wire_logic_cluster/lc_6/in_3

T_17_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_1
T_15_12_lc_trk_g1_4
T_15_12_wire_logic_cluster/lc_1/in_0

T_17_12_wire_logic_cluster/lc_2/out
T_17_12_sp4_h_l_9
T_16_8_sp4_v_t_39
T_15_10_lc_trk_g0_2
T_15_10_wire_logic_cluster/lc_0/in_0

T_17_12_wire_logic_cluster/lc_2/out
T_17_12_sp4_h_l_9
T_17_12_lc_trk_g1_4
T_17_12_wire_logic_cluster/lc_2/in_1

End 

Net : ADC_VDC.n18_cascade_
T_14_10_wire_logic_cluster/lc_5/ltout
T_14_10_wire_logic_cluster/lc_6/in_2

End 

Net : ADC_VDC.n16
T_14_10_wire_logic_cluster/lc_6/out
T_15_9_sp4_v_t_45
T_15_5_sp4_v_t_46
T_15_9_lc_trk_g1_3
T_15_9_wire_logic_cluster/lc_2/cen

End 

Net : ADC_VDC.n11905
T_23_12_wire_logic_cluster/lc_5/out
T_22_12_sp4_h_l_2
T_18_12_sp4_h_l_2
T_17_12_lc_trk_g0_2
T_17_12_wire_logic_cluster/lc_5/cen

T_23_12_wire_logic_cluster/lc_5/out
T_22_12_sp4_h_l_2
T_18_12_sp4_h_l_2
T_17_12_lc_trk_g0_2
T_17_12_wire_logic_cluster/lc_5/cen

T_23_12_wire_logic_cluster/lc_5/out
T_22_12_sp4_h_l_2
T_18_12_sp4_h_l_2
T_17_12_lc_trk_g0_2
T_17_12_wire_logic_cluster/lc_5/cen

T_23_12_wire_logic_cluster/lc_5/out
T_22_12_sp4_h_l_2
T_18_12_sp4_h_l_2
T_17_12_lc_trk_g0_2
T_17_12_wire_logic_cluster/lc_5/cen

T_23_12_wire_logic_cluster/lc_5/out
T_22_12_sp4_h_l_2
T_18_12_sp4_h_l_2
T_17_12_lc_trk_g0_2
T_17_12_wire_logic_cluster/lc_5/cen

T_23_12_wire_logic_cluster/lc_5/out
T_22_12_sp4_h_l_2
T_18_12_sp4_h_l_2
T_17_12_lc_trk_g0_2
T_17_12_wire_logic_cluster/lc_5/cen

T_23_12_wire_logic_cluster/lc_5/out
T_22_12_sp4_h_l_2
T_18_12_sp4_h_l_2
T_17_12_lc_trk_g0_2
T_17_12_wire_logic_cluster/lc_5/cen

T_23_12_wire_logic_cluster/lc_5/out
T_22_12_sp4_h_l_2
T_18_12_sp4_h_l_2
T_17_12_lc_trk_g0_2
T_17_12_wire_logic_cluster/lc_5/cen

End 

Net : ADC_VDC.n52_cascade_
T_23_12_wire_logic_cluster/lc_4/ltout
T_23_12_wire_logic_cluster/lc_5/in_2

End 

Net : n14899
T_16_14_wire_logic_cluster/lc_1/out
T_15_14_sp4_h_l_10
T_19_14_sp4_h_l_1
T_15_14_sp4_h_l_9
T_15_14_lc_trk_g0_4
T_15_14_wire_logic_cluster/lc_5/s_r

T_16_14_wire_logic_cluster/lc_1/out
T_15_14_sp4_h_l_10
T_19_14_sp4_h_l_1
T_15_14_sp4_h_l_9
T_15_14_lc_trk_g0_4
T_15_14_wire_logic_cluster/lc_5/s_r

T_16_14_wire_logic_cluster/lc_1/out
T_15_14_sp4_h_l_10
T_19_14_sp4_h_l_1
T_15_14_sp4_h_l_9
T_15_14_lc_trk_g0_4
T_15_14_wire_logic_cluster/lc_5/s_r

T_16_14_wire_logic_cluster/lc_1/out
T_15_14_sp4_h_l_10
T_19_14_sp4_h_l_1
T_15_14_sp4_h_l_9
T_15_14_lc_trk_g0_4
T_15_14_wire_logic_cluster/lc_5/s_r

T_16_14_wire_logic_cluster/lc_1/out
T_15_14_sp4_h_l_10
T_19_14_sp4_h_l_1
T_15_14_sp4_h_l_9
T_15_14_lc_trk_g0_4
T_15_14_wire_logic_cluster/lc_5/s_r

T_16_14_wire_logic_cluster/lc_1/out
T_15_14_sp4_h_l_10
T_19_14_sp4_h_l_1
T_15_14_sp4_h_l_9
T_15_14_lc_trk_g0_4
T_15_14_wire_logic_cluster/lc_5/s_r

T_16_14_wire_logic_cluster/lc_1/out
T_15_14_sp4_h_l_10
T_19_14_sp4_h_l_1
T_15_14_sp4_h_l_9
T_15_14_lc_trk_g0_4
T_15_14_wire_logic_cluster/lc_5/s_r

T_16_14_wire_logic_cluster/lc_1/out
T_15_14_sp4_h_l_10
T_19_14_sp4_h_l_1
T_15_14_sp4_h_l_9
T_15_14_lc_trk_g0_4
T_15_14_wire_logic_cluster/lc_5/s_r

T_16_14_wire_logic_cluster/lc_1/out
T_16_3_sp12_v_t_22
T_16_12_sp4_v_t_36
T_15_13_lc_trk_g2_4
T_15_13_wire_logic_cluster/lc_5/s_r

T_16_14_wire_logic_cluster/lc_1/out
T_16_3_sp12_v_t_22
T_16_12_sp4_v_t_36
T_15_13_lc_trk_g2_4
T_15_13_wire_logic_cluster/lc_5/s_r

T_16_14_wire_logic_cluster/lc_1/out
T_16_3_sp12_v_t_22
T_16_12_sp4_v_t_36
T_15_13_lc_trk_g2_4
T_15_13_wire_logic_cluster/lc_5/s_r

T_16_14_wire_logic_cluster/lc_1/out
T_16_3_sp12_v_t_22
T_16_12_sp4_v_t_36
T_15_13_lc_trk_g2_4
T_15_13_wire_logic_cluster/lc_5/s_r

T_16_14_wire_logic_cluster/lc_1/out
T_16_3_sp12_v_t_22
T_16_12_sp4_v_t_36
T_15_13_lc_trk_g2_4
T_15_13_wire_logic_cluster/lc_5/s_r

T_16_14_wire_logic_cluster/lc_1/out
T_16_3_sp12_v_t_22
T_16_12_sp4_v_t_36
T_15_13_lc_trk_g2_4
T_15_13_wire_logic_cluster/lc_5/s_r

T_16_14_wire_logic_cluster/lc_1/out
T_16_3_sp12_v_t_22
T_16_12_sp4_v_t_36
T_15_13_lc_trk_g2_4
T_15_13_wire_logic_cluster/lc_5/s_r

T_16_14_wire_logic_cluster/lc_1/out
T_16_3_sp12_v_t_22
T_16_12_sp4_v_t_36
T_15_13_lc_trk_g2_4
T_15_13_wire_logic_cluster/lc_5/s_r

T_16_14_wire_logic_cluster/lc_1/out
T_16_3_sp12_v_t_22
T_16_12_sp4_v_t_36
T_15_15_lc_trk_g2_4
T_15_15_wire_logic_cluster/lc_5/s_r

T_16_14_wire_logic_cluster/lc_1/out
T_16_3_sp12_v_t_22
T_16_12_sp4_v_t_36
T_15_15_lc_trk_g2_4
T_15_15_wire_logic_cluster/lc_5/s_r

T_16_14_wire_logic_cluster/lc_1/out
T_16_3_sp12_v_t_22
T_16_12_sp4_v_t_36
T_15_15_lc_trk_g2_4
T_15_15_wire_logic_cluster/lc_5/s_r

T_16_14_wire_logic_cluster/lc_1/out
T_16_3_sp12_v_t_22
T_16_12_sp4_v_t_36
T_15_15_lc_trk_g2_4
T_15_15_wire_logic_cluster/lc_5/s_r

T_16_14_wire_logic_cluster/lc_1/out
T_16_3_sp12_v_t_22
T_16_12_sp4_v_t_36
T_15_15_lc_trk_g2_4
T_15_15_wire_logic_cluster/lc_5/s_r

T_16_14_wire_logic_cluster/lc_1/out
T_16_3_sp12_v_t_22
T_16_12_sp4_v_t_36
T_15_15_lc_trk_g2_4
T_15_15_wire_logic_cluster/lc_5/s_r

T_16_14_wire_logic_cluster/lc_1/out
T_16_3_sp12_v_t_22
T_16_12_sp4_v_t_36
T_15_15_lc_trk_g2_4
T_15_15_wire_logic_cluster/lc_5/s_r

T_16_14_wire_logic_cluster/lc_1/out
T_17_13_lc_trk_g2_1
T_17_13_wire_logic_cluster/lc_3/in_0

End 

Net : n28_adj_1554
T_17_13_wire_logic_cluster/lc_5/out
T_16_14_lc_trk_g1_5
T_16_14_input_2_0
T_16_14_wire_logic_cluster/lc_0/in_2

End 

Net : secclk_cnt_18
T_15_15_wire_logic_cluster/lc_2/out
T_15_15_sp4_h_l_9
T_18_11_sp4_v_t_38
T_17_13_lc_trk_g0_3
T_17_13_wire_logic_cluster/lc_5/in_0

T_15_15_wire_logic_cluster/lc_2/out
T_15_15_sp4_h_l_9
T_15_15_lc_trk_g1_4
T_15_15_wire_logic_cluster/lc_2/in_1

End 

Net : n20048_cascade_
T_16_14_wire_logic_cluster/lc_0/ltout
T_16_14_wire_logic_cluster/lc_1/in_2

End 

Net : n8
T_14_18_wire_logic_cluster/lc_1/out
T_15_16_sp4_v_t_46
T_14_17_lc_trk_g3_6
T_14_17_input_2_7
T_14_17_wire_logic_cluster/lc_7/in_2

End 

Net : buf_dds1_11
T_13_22_wire_logic_cluster/lc_2/out
T_13_23_lc_trk_g1_2
T_13_23_wire_logic_cluster/lc_6/in_3

T_13_22_wire_logic_cluster/lc_2/out
T_13_22_sp4_h_l_9
T_12_18_sp4_v_t_44
T_11_20_lc_trk_g0_2
T_11_20_wire_logic_cluster/lc_1/in_3

T_13_22_wire_logic_cluster/lc_2/out
T_13_22_sp4_h_l_9
T_13_22_lc_trk_g0_4
T_13_22_wire_logic_cluster/lc_2/in_0

End 

Net : ADC_VDC.n18780
T_13_15_wire_logic_cluster/lc_3/out
T_14_12_sp4_v_t_47
T_14_8_sp4_v_t_47
T_14_10_lc_trk_g2_2
T_14_10_wire_logic_cluster/lc_1/in_3

End 

Net : ADC_VDC.n18783_cascade_
T_14_10_wire_logic_cluster/lc_1/ltout
T_14_10_wire_logic_cluster/lc_2/in_2

End 

Net : ADC_VDC.avg_cnt_9
T_14_13_wire_logic_cluster/lc_1/out
T_15_12_lc_trk_g2_1
T_15_12_wire_logic_cluster/lc_3/in_0

T_14_13_wire_logic_cluster/lc_1/out
T_14_13_lc_trk_g3_1
T_14_13_wire_logic_cluster/lc_1/in_1

End 

Net : ADC_VDC.n20
T_15_12_wire_logic_cluster/lc_3/out
T_15_11_sp4_v_t_38
T_12_15_sp4_h_l_8
T_13_15_lc_trk_g2_0
T_13_15_wire_logic_cluster/lc_3/in_3

End 

Net : acadc_skipcnt_15
T_17_26_wire_logic_cluster/lc_6/out
T_16_26_sp12_h_l_0
T_15_14_sp12_v_t_23
T_15_22_lc_trk_g2_0
T_15_22_input_2_0
T_15_22_wire_logic_cluster/lc_0/in_2

T_17_26_wire_logic_cluster/lc_6/out
T_17_26_lc_trk_g3_6
T_17_26_wire_logic_cluster/lc_6/in_1

End 

Net : n19_adj_1646
T_14_17_wire_logic_cluster/lc_0/out
T_15_17_sp4_h_l_0
T_18_17_sp4_v_t_37
T_17_18_lc_trk_g2_5
T_17_18_wire_logic_cluster/lc_0/in_1

End 

Net : n22644
T_17_18_wire_logic_cluster/lc_1/out
T_17_18_lc_trk_g1_1
T_17_18_wire_logic_cluster/lc_5/in_1

End 

Net : n22641_cascade_
T_17_18_wire_logic_cluster/lc_0/ltout
T_17_18_wire_logic_cluster/lc_1/in_2

End 

Net : buf_adcdata_iac_18
T_16_22_wire_logic_cluster/lc_0/out
T_16_19_sp4_v_t_40
T_16_15_sp4_v_t_36
T_15_16_lc_trk_g2_4
T_15_16_wire_logic_cluster/lc_7/in_1

T_16_22_wire_logic_cluster/lc_0/out
T_17_19_sp4_v_t_41
T_18_19_sp4_h_l_9
T_22_19_sp4_h_l_5
T_25_15_sp4_v_t_46
T_25_16_lc_trk_g3_6
T_25_16_wire_bram/ram/WDATA_5

T_16_22_wire_logic_cluster/lc_0/out
T_16_22_lc_trk_g1_0
T_16_22_wire_logic_cluster/lc_0/in_3

End 

Net : ADC_VDC.n19866
T_12_15_wire_logic_cluster/lc_0/cout
T_12_15_wire_logic_cluster/lc_1/in_3

Net : buf_adcdata_iac_15
T_14_22_wire_logic_cluster/lc_1/out
T_14_22_sp4_h_l_7
T_18_22_sp4_h_l_10
T_22_22_sp4_h_l_6
T_25_18_sp4_v_t_43
T_25_19_lc_trk_g2_3
T_25_19_wire_bram/ram/WDATA_13

T_14_22_wire_logic_cluster/lc_1/out
T_14_22_sp4_h_l_7
T_18_22_sp4_h_l_10
T_19_22_lc_trk_g3_2
T_19_22_wire_logic_cluster/lc_6/in_1

T_14_22_wire_logic_cluster/lc_1/out
T_14_22_lc_trk_g0_1
T_14_22_input_2_1
T_14_22_wire_logic_cluster/lc_1/in_2

End 

Net : cmd_rdadcbuf_15
T_12_13_wire_logic_cluster/lc_7/out
T_12_13_lc_trk_g3_7
T_12_13_wire_logic_cluster/lc_7/in_1

T_12_13_wire_logic_cluster/lc_7/out
T_13_14_lc_trk_g2_7
T_13_14_wire_logic_cluster/lc_4/in_3

End 

Net : ADC_VDC.bit_cnt_0
T_17_12_wire_logic_cluster/lc_0/out
T_16_12_lc_trk_g3_0
T_16_12_wire_logic_cluster/lc_6/in_1

T_17_12_wire_logic_cluster/lc_0/out
T_16_12_sp4_h_l_8
T_15_12_lc_trk_g1_0
T_15_12_input_2_1
T_15_12_wire_logic_cluster/lc_1/in_2

T_17_12_wire_logic_cluster/lc_0/out
T_16_12_sp4_h_l_8
T_15_8_sp4_v_t_36
T_15_10_lc_trk_g3_1
T_15_10_input_2_0
T_15_10_wire_logic_cluster/lc_0/in_2

T_17_12_wire_logic_cluster/lc_0/out
T_17_12_lc_trk_g3_0
T_17_12_wire_logic_cluster/lc_0/in_1

End 

Net : n22_adj_1613
T_11_16_wire_logic_cluster/lc_5/out
T_11_17_lc_trk_g0_5
T_11_17_wire_logic_cluster/lc_6/in_1

End 

Net : n19_adj_1612_cascade_
T_11_16_wire_logic_cluster/lc_4/ltout
T_11_16_wire_logic_cluster/lc_5/in_2

End 

Net : n14350
T_23_15_wire_logic_cluster/lc_1/out
T_23_11_sp4_v_t_39
T_22_15_lc_trk_g1_2
T_22_15_wire_logic_cluster/lc_7/in_0

T_23_15_wire_logic_cluster/lc_1/out
T_23_12_sp4_v_t_42
T_22_14_lc_trk_g1_7
T_22_14_input_2_0
T_22_14_wire_logic_cluster/lc_0/in_2

T_23_15_wire_logic_cluster/lc_1/out
T_22_15_sp4_h_l_10
T_21_15_lc_trk_g0_2
T_21_15_wire_logic_cluster/lc_0/in_0

End 

Net : cmd_rdadctmp_15_adj_1508
T_13_12_wire_logic_cluster/lc_7/out
T_12_13_lc_trk_g0_7
T_12_13_input_2_7
T_12_13_wire_logic_cluster/lc_7/in_2

T_13_12_wire_logic_cluster/lc_7/out
T_12_11_lc_trk_g2_7
T_12_11_wire_logic_cluster/lc_0/in_3

T_13_12_wire_logic_cluster/lc_7/out
T_13_12_lc_trk_g1_7
T_13_12_wire_logic_cluster/lc_7/in_3

End 

Net : buf_adcdata_iac_8
T_16_23_wire_logic_cluster/lc_4/out
T_17_23_sp12_h_l_0
T_22_23_sp4_h_l_7
T_25_23_sp4_v_t_42
T_25_26_lc_trk_g1_2
T_25_26_wire_bram/ram/WDATA_5

T_16_23_wire_logic_cluster/lc_4/out
T_17_23_sp4_h_l_8
T_20_19_sp4_v_t_39
T_19_21_lc_trk_g1_2
T_19_21_wire_logic_cluster/lc_6/in_3

T_16_23_wire_logic_cluster/lc_4/out
T_16_23_lc_trk_g0_4
T_16_23_input_2_4
T_16_23_wire_logic_cluster/lc_4/in_2

End 

Net : ADC_VDC.avg_cnt_8
T_14_13_wire_logic_cluster/lc_0/out
T_15_12_lc_trk_g2_0
T_15_12_wire_logic_cluster/lc_3/in_1

T_14_13_wire_logic_cluster/lc_0/out
T_14_13_lc_trk_g3_0
T_14_13_wire_logic_cluster/lc_0/in_1

End 

Net : buf_dds0_7
T_18_22_wire_logic_cluster/lc_7/out
T_17_23_lc_trk_g1_7
T_17_23_wire_logic_cluster/lc_5/in_1

T_18_22_wire_logic_cluster/lc_7/out
T_17_23_lc_trk_g1_7
T_17_23_wire_logic_cluster/lc_0/in_0

T_18_22_wire_logic_cluster/lc_7/out
T_18_22_lc_trk_g1_7
T_18_22_wire_logic_cluster/lc_7/in_1

End 

Net : n14_adj_1571
T_13_19_wire_logic_cluster/lc_2/out
T_13_16_sp4_v_t_44
T_10_16_sp4_h_l_9
T_14_16_sp4_h_l_5
T_15_16_lc_trk_g3_5
T_15_16_wire_logic_cluster/lc_5/in_1

T_13_19_wire_logic_cluster/lc_2/out
T_13_16_sp4_v_t_44
T_13_18_lc_trk_g3_1
T_13_18_wire_logic_cluster/lc_6/in_0

End 

Net : comm_buf_0_5
T_18_16_wire_logic_cluster/lc_6/out
T_18_10_sp12_v_t_23
T_7_10_sp12_h_l_0
T_6_10_sp12_v_t_23
T_6_15_lc_trk_g2_7
T_6_15_wire_logic_cluster/lc_7/in_0

T_18_16_wire_logic_cluster/lc_6/out
T_19_14_sp4_v_t_40
T_20_18_sp4_h_l_5
T_24_18_sp4_h_l_8
T_23_18_lc_trk_g0_0
T_23_18_wire_logic_cluster/lc_3/in_1

T_18_16_wire_logic_cluster/lc_6/out
T_19_14_sp4_v_t_40
T_19_18_sp4_v_t_40
T_16_22_sp4_h_l_5
T_12_22_sp4_h_l_8
T_13_22_lc_trk_g2_0
T_13_22_input_2_6
T_13_22_wire_logic_cluster/lc_6/in_2

T_18_16_wire_logic_cluster/lc_6/out
T_19_14_sp4_v_t_40
T_19_18_sp4_v_t_40
T_16_22_sp4_h_l_5
T_16_22_lc_trk_g0_0
T_16_22_input_2_4
T_16_22_wire_logic_cluster/lc_4/in_2

T_18_16_wire_logic_cluster/lc_6/out
T_18_15_sp4_v_t_44
T_18_19_sp4_v_t_37
T_17_21_lc_trk_g0_0
T_17_21_wire_logic_cluster/lc_2/in_0

T_18_16_wire_logic_cluster/lc_6/out
T_17_16_sp12_h_l_0
T_16_16_lc_trk_g0_0
T_16_16_input_2_0
T_16_16_wire_logic_cluster/lc_0/in_2

T_18_16_wire_logic_cluster/lc_6/out
T_18_15_sp4_v_t_44
T_17_19_lc_trk_g2_1
T_17_19_input_2_1
T_17_19_wire_logic_cluster/lc_1/in_2

End 

Net : n26_adj_1647_cascade_
T_17_18_wire_logic_cluster/lc_2/ltout
T_17_18_wire_logic_cluster/lc_3/in_2

End 

Net : n22581_cascade_
T_19_19_wire_logic_cluster/lc_4/ltout
T_19_19_wire_logic_cluster/lc_5/in_2

End 

Net : n21246_cascade_
T_19_19_wire_logic_cluster/lc_3/ltout
T_19_19_wire_logic_cluster/lc_4/in_2

End 

Net : n22584_cascade_
T_19_19_wire_logic_cluster/lc_5/ltout
T_19_19_wire_logic_cluster/lc_6/in_2

End 

Net : n26_adj_1533_cascade_
T_19_19_wire_logic_cluster/lc_2/ltout
T_19_19_wire_logic_cluster/lc_3/in_2

End 

Net : dds_state_0
T_12_18_wire_logic_cluster/lc_1/out
T_13_15_sp4_v_t_43
T_13_19_sp4_v_t_39
T_14_23_sp4_h_l_8
T_18_23_sp4_h_l_8
T_17_23_lc_trk_g0_0
T_17_23_wire_logic_cluster/lc_3/in_1

T_12_18_wire_logic_cluster/lc_1/out
T_13_15_sp4_v_t_43
T_13_19_sp4_v_t_39
T_14_23_sp4_h_l_8
T_18_23_sp4_h_l_8
T_20_23_lc_trk_g2_5
T_20_23_wire_logic_cluster/lc_4/in_1

T_12_18_wire_logic_cluster/lc_1/out
T_13_15_sp4_v_t_43
T_13_19_sp4_v_t_39
T_14_23_sp4_h_l_8
T_18_23_sp4_h_l_8
T_17_23_lc_trk_g0_0
T_17_23_input_2_2
T_17_23_wire_logic_cluster/lc_2/in_2

T_12_18_wire_logic_cluster/lc_1/out
T_12_15_sp12_v_t_22
T_12_22_lc_trk_g3_2
T_12_22_wire_logic_cluster/lc_6/in_1

T_12_18_wire_logic_cluster/lc_1/out
T_13_15_sp4_v_t_43
T_13_19_sp4_v_t_39
T_14_23_sp4_h_l_8
T_18_23_sp4_h_l_8
T_21_23_sp4_v_t_45
T_20_24_lc_trk_g3_5
T_20_24_wire_logic_cluster/lc_0/in_0

T_12_18_wire_logic_cluster/lc_1/out
T_12_15_sp12_v_t_22
T_12_21_lc_trk_g3_5
T_12_21_wire_logic_cluster/lc_1/in_3

T_12_18_wire_logic_cluster/lc_1/out
T_8_18_sp12_h_l_1
T_19_18_sp12_v_t_22
T_19_17_sp4_v_t_46
T_19_21_sp4_v_t_39
T_18_24_lc_trk_g2_7
T_18_24_wire_logic_cluster/lc_0/in_3

T_12_18_wire_logic_cluster/lc_1/out
T_8_18_sp12_h_l_1
T_19_18_sp12_v_t_22
T_19_24_lc_trk_g2_5
T_19_24_wire_logic_cluster/lc_0/in_1

T_12_18_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g1_1
T_12_18_wire_logic_cluster/lc_1/in_1

End 

Net : n8_adj_1456
T_23_20_wire_logic_cluster/lc_4/out
T_22_19_lc_trk_g3_4
T_22_19_wire_logic_cluster/lc_7/in_0

End 

Net : SIG_DDS.n9
T_17_23_wire_logic_cluster/lc_3/out
T_17_23_sp4_h_l_11
T_20_19_sp4_v_t_46
T_17_19_sp4_h_l_5
T_13_19_sp4_h_l_1
T_12_15_sp4_v_t_43
T_12_18_lc_trk_g1_3
T_12_18_wire_logic_cluster/lc_4/cen

T_17_23_wire_logic_cluster/lc_3/out
T_17_23_sp4_h_l_11
T_21_23_sp4_h_l_7
T_20_23_sp4_v_t_42
T_20_24_lc_trk_g2_2
T_20_24_wire_logic_cluster/lc_0/cen

End 

Net : secclk_cnt_11
T_15_14_wire_logic_cluster/lc_3/out
T_15_13_sp4_v_t_38
T_16_13_sp4_h_l_3
T_17_13_lc_trk_g2_3
T_17_13_input_2_5
T_17_13_wire_logic_cluster/lc_5/in_2

T_15_14_wire_logic_cluster/lc_3/out
T_15_14_lc_trk_g1_3
T_15_14_wire_logic_cluster/lc_3/in_1

End 

Net : secclk_cnt_8
T_15_14_wire_logic_cluster/lc_0/out
T_14_14_sp4_h_l_8
T_17_10_sp4_v_t_39
T_17_13_lc_trk_g0_7
T_17_13_wire_logic_cluster/lc_4/in_1

T_15_14_wire_logic_cluster/lc_0/out
T_15_14_lc_trk_g3_0
T_15_14_wire_logic_cluster/lc_0/in_1

End 

Net : secclk_cnt_15
T_15_14_wire_logic_cluster/lc_7/out
T_16_13_sp4_v_t_47
T_17_13_sp4_h_l_10
T_17_13_lc_trk_g1_7
T_17_13_wire_logic_cluster/lc_4/in_0

T_15_14_wire_logic_cluster/lc_7/out
T_15_14_lc_trk_g3_7
T_15_14_wire_logic_cluster/lc_7/in_1

End 

Net : VAC_FLT1
T_14_22_wire_logic_cluster/lc_5/out
T_15_18_sp4_v_t_46
T_14_19_lc_trk_g3_6
T_14_19_wire_logic_cluster/lc_0/in_1

T_14_22_wire_logic_cluster/lc_5/out
T_14_22_lc_trk_g1_5
T_14_22_wire_logic_cluster/lc_5/in_3

T_14_22_wire_logic_cluster/lc_5/out
T_14_15_sp12_v_t_22
T_3_27_sp12_h_l_1
T_2_27_sp12_v_t_22
T_2_28_sp4_v_t_44
T_0_28_span4_horz_27
T_0_28_lc_trk_g1_3
T_0_28_wire_io_cluster/io_0/D_OUT_0

End 

Net : n25
T_17_13_wire_logic_cluster/lc_4/out
T_16_14_lc_trk_g1_4
T_16_14_wire_logic_cluster/lc_0/in_3

End 

Net : wdtick_cnt_0
T_19_11_wire_logic_cluster/lc_0/out
T_19_11_lc_trk_g3_0
T_19_11_wire_logic_cluster/lc_0/in_1

T_19_11_wire_logic_cluster/lc_0/out
T_18_11_lc_trk_g2_0
T_18_11_wire_logic_cluster/lc_2/in_0

End 

Net : bfn_15_8_0_
T_19_14_wire_logic_cluster/carry_in_mux/cout
T_19_14_wire_logic_cluster/lc_0/in_3

End 

Net : n14_adj_1572
T_18_15_wire_logic_cluster/lc_4/out
T_18_14_sp4_v_t_40
T_19_14_sp4_h_l_10
T_15_14_sp4_h_l_1
T_14_14_sp4_v_t_36
T_13_18_lc_trk_g1_1
T_13_18_wire_logic_cluster/lc_4/in_0

T_18_15_wire_logic_cluster/lc_4/out
T_17_14_lc_trk_g3_4
T_17_14_wire_logic_cluster/lc_3/in_0

End 

Net : trig_dds1
T_18_22_wire_logic_cluster/lc_3/out
T_18_13_sp12_v_t_22
T_18_16_sp4_v_t_42
T_18_12_sp4_v_t_42
T_15_12_sp4_h_l_7
T_15_12_lc_trk_g0_2
T_15_12_input_2_4
T_15_12_wire_logic_cluster/lc_4/in_2

T_18_22_wire_logic_cluster/lc_3/out
T_18_13_sp12_v_t_22
T_18_16_sp4_v_t_42
T_18_12_sp4_v_t_42
T_15_12_sp4_h_l_7
T_15_12_lc_trk_g0_2
T_15_12_input_2_6
T_15_12_wire_logic_cluster/lc_6/in_2

T_18_22_wire_logic_cluster/lc_3/out
T_18_13_sp12_v_t_22
T_18_16_sp4_v_t_42
T_18_12_sp4_v_t_42
T_15_12_sp4_h_l_7
T_15_12_lc_trk_g0_2
T_15_12_wire_logic_cluster/lc_5/in_1

T_18_22_wire_logic_cluster/lc_3/out
T_18_22_lc_trk_g0_3
T_18_22_input_2_3
T_18_22_wire_logic_cluster/lc_3/in_2

End 

Net : CLK_DDS.n13005
T_15_12_wire_logic_cluster/lc_4/out
T_13_12_sp4_h_l_5
T_12_12_sp4_v_t_46
T_12_16_sp4_v_t_39
T_9_20_sp4_h_l_7
T_11_20_lc_trk_g2_2
T_11_20_wire_logic_cluster/lc_4/cen

T_15_12_wire_logic_cluster/lc_4/out
T_13_12_sp4_h_l_5
T_12_12_sp4_v_t_46
T_12_16_sp4_v_t_39
T_9_20_sp4_h_l_7
T_11_20_lc_trk_g2_2
T_11_20_wire_logic_cluster/lc_4/cen

T_15_12_wire_logic_cluster/lc_4/out
T_13_12_sp4_h_l_5
T_12_12_sp4_v_t_46
T_12_16_sp4_v_t_39
T_9_20_sp4_h_l_7
T_11_20_lc_trk_g2_2
T_11_20_wire_logic_cluster/lc_4/cen

T_15_12_wire_logic_cluster/lc_4/out
T_13_12_sp4_h_l_5
T_12_12_sp4_v_t_46
T_12_16_sp4_v_t_39
T_9_20_sp4_h_l_7
T_11_20_lc_trk_g2_2
T_11_20_wire_logic_cluster/lc_4/cen

T_15_12_wire_logic_cluster/lc_4/out
T_13_12_sp4_h_l_5
T_12_12_sp4_v_t_46
T_12_16_sp4_v_t_39
T_9_20_sp4_h_l_7
T_11_20_lc_trk_g2_2
T_11_20_wire_logic_cluster/lc_4/cen

T_15_12_wire_logic_cluster/lc_4/out
T_13_12_sp4_h_l_5
T_12_12_sp4_v_t_46
T_12_16_sp4_v_t_39
T_9_20_sp4_h_l_7
T_11_20_lc_trk_g2_2
T_11_20_wire_logic_cluster/lc_4/cen

T_15_12_wire_logic_cluster/lc_4/out
T_13_12_sp4_h_l_5
T_12_12_sp4_v_t_46
T_12_16_sp4_v_t_39
T_9_20_sp4_h_l_7
T_11_20_lc_trk_g2_2
T_11_20_wire_logic_cluster/lc_4/cen

T_15_12_wire_logic_cluster/lc_4/out
T_13_12_sp4_h_l_5
T_12_12_sp4_v_t_46
T_12_16_sp4_v_t_39
T_9_20_sp4_h_l_7
T_11_20_lc_trk_g2_2
T_11_20_wire_logic_cluster/lc_4/cen

T_15_12_wire_logic_cluster/lc_4/out
T_13_12_sp4_h_l_5
T_12_12_sp4_v_t_46
T_12_16_sp4_v_t_39
T_12_20_lc_trk_g0_2
T_12_20_wire_logic_cluster/lc_0/cen

T_15_12_wire_logic_cluster/lc_4/out
T_13_12_sp4_h_l_5
T_12_12_sp4_v_t_46
T_12_16_sp4_v_t_39
T_12_20_lc_trk_g0_2
T_12_20_wire_logic_cluster/lc_0/cen

T_15_12_wire_logic_cluster/lc_4/out
T_13_12_sp4_h_l_5
T_12_12_sp4_v_t_46
T_12_16_sp4_v_t_39
T_12_20_lc_trk_g0_2
T_12_20_wire_logic_cluster/lc_0/cen

T_15_12_wire_logic_cluster/lc_4/out
T_13_12_sp4_h_l_5
T_12_12_sp4_v_t_46
T_12_16_sp4_v_t_39
T_12_20_lc_trk_g0_2
T_12_20_wire_logic_cluster/lc_0/cen

T_15_12_wire_logic_cluster/lc_4/out
T_13_12_sp4_h_l_5
T_12_12_sp4_v_t_46
T_12_16_sp4_v_t_39
T_12_20_lc_trk_g0_2
T_12_20_wire_logic_cluster/lc_0/cen

T_15_12_wire_logic_cluster/lc_4/out
T_13_12_sp4_h_l_5
T_12_12_sp4_v_t_46
T_12_16_sp4_v_t_39
T_12_20_lc_trk_g0_2
T_12_20_wire_logic_cluster/lc_0/cen

T_15_12_wire_logic_cluster/lc_4/out
T_13_12_sp4_h_l_5
T_12_12_sp4_v_t_46
T_12_16_sp4_v_t_39
T_12_20_lc_trk_g0_2
T_12_20_wire_logic_cluster/lc_0/cen

T_15_12_wire_logic_cluster/lc_4/out
T_13_12_sp4_h_l_5
T_12_12_sp4_v_t_46
T_12_16_sp4_v_t_39
T_12_20_lc_trk_g0_2
T_12_20_wire_logic_cluster/lc_0/cen

End 

Net : n17_adj_1672
T_16_17_wire_logic_cluster/lc_2/out
T_11_17_sp12_h_l_0
T_19_17_lc_trk_g1_3
T_19_17_wire_logic_cluster/lc_0/in_0

End 

Net : SELIRNG1
T_17_20_wire_logic_cluster/lc_5/out
T_16_19_lc_trk_g2_5
T_16_19_wire_logic_cluster/lc_2/in_1

T_17_20_wire_logic_cluster/lc_5/out
T_17_20_lc_trk_g1_5
T_17_20_wire_logic_cluster/lc_5/in_3

T_17_20_wire_logic_cluster/lc_5/out
T_9_20_sp12_h_l_1
T_20_20_sp12_v_t_22
T_20_29_sp4_v_t_36
T_20_33_lc_trk_g0_1
T_20_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : bfn_8_9_0_
T_12_15_wire_logic_cluster/carry_in_mux/cout
T_12_15_wire_logic_cluster/lc_0/in_3

Net : n19_adj_1641
T_17_16_wire_logic_cluster/lc_3/out
T_17_16_sp4_h_l_11
T_20_16_sp4_v_t_41
T_19_20_lc_trk_g1_4
T_19_20_input_2_1
T_19_20_wire_logic_cluster/lc_1/in_2

End 

Net : n22626_cascade_
T_19_20_wire_logic_cluster/lc_2/ltout
T_19_20_wire_logic_cluster/lc_3/in_2

End 

Net : n22623_cascade_
T_19_20_wire_logic_cluster/lc_1/ltout
T_19_20_wire_logic_cluster/lc_2/in_2

End 

Net : ADC_VDC.n19864
T_12_14_wire_logic_cluster/lc_6/cout
T_12_14_wire_logic_cluster/lc_7/in_3

Net : n13054
T_10_14_wire_logic_cluster/lc_5/out
T_10_13_sp4_v_t_42
T_10_14_lc_trk_g2_2
T_10_14_wire_logic_cluster/lc_4/cen

T_10_14_wire_logic_cluster/lc_5/out
T_10_13_sp4_v_t_42
T_10_14_lc_trk_g2_2
T_10_14_wire_logic_cluster/lc_4/cen

T_10_14_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g2_5
T_9_13_wire_logic_cluster/lc_1/in_0

T_10_14_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g2_5
T_9_13_wire_logic_cluster/lc_3/in_0

T_10_14_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g2_5
T_9_13_wire_logic_cluster/lc_5/in_0

T_10_14_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g2_5
T_9_13_wire_logic_cluster/lc_0/in_3

T_10_14_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g2_5
T_9_13_wire_logic_cluster/lc_2/in_3

T_10_14_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g2_5
T_9_13_wire_logic_cluster/lc_4/in_3

End 

Net : adc_state_2
T_6_15_wire_logic_cluster/lc_2/out
T_6_15_sp4_h_l_9
T_10_15_sp4_h_l_5
T_10_15_lc_trk_g1_0
T_10_15_wire_logic_cluster/lc_0/in_3

T_6_15_wire_logic_cluster/lc_2/out
T_7_16_lc_trk_g3_2
T_7_16_wire_logic_cluster/lc_0/in_3

T_6_15_wire_logic_cluster/lc_2/out
T_7_16_lc_trk_g3_2
T_7_16_wire_logic_cluster/lc_7/in_0

T_6_15_wire_logic_cluster/lc_2/out
T_6_15_sp4_h_l_9
T_10_15_sp4_h_l_5
T_10_15_lc_trk_g1_0
T_10_15_wire_logic_cluster/lc_6/in_3

T_6_15_wire_logic_cluster/lc_2/out
T_7_15_sp4_h_l_4
T_11_15_sp4_h_l_4
T_10_11_sp4_v_t_44
T_10_14_lc_trk_g0_4
T_10_14_wire_logic_cluster/lc_5/in_3

T_6_15_wire_logic_cluster/lc_2/out
T_7_15_lc_trk_g0_2
T_7_15_wire_logic_cluster/lc_4/in_0

T_6_15_wire_logic_cluster/lc_2/out
T_7_15_sp4_h_l_4
T_10_11_sp4_v_t_41
T_10_13_lc_trk_g2_4
T_10_13_wire_logic_cluster/lc_3/in_1

T_6_15_wire_logic_cluster/lc_2/out
T_7_15_sp4_h_l_4
T_9_15_lc_trk_g3_1
T_9_15_input_2_2
T_9_15_wire_logic_cluster/lc_2/in_2

T_6_15_wire_logic_cluster/lc_2/out
T_7_15_sp4_h_l_4
T_9_15_lc_trk_g2_1
T_9_15_wire_logic_cluster/lc_5/in_0

T_6_15_wire_logic_cluster/lc_2/out
T_7_16_lc_trk_g2_2
T_7_16_wire_logic_cluster/lc_4/in_0

T_6_15_wire_logic_cluster/lc_2/out
T_7_15_lc_trk_g0_2
T_7_15_wire_logic_cluster/lc_2/in_0

T_6_15_wire_logic_cluster/lc_2/out
T_7_15_sp4_h_l_4
T_10_11_sp4_v_t_41
T_9_14_lc_trk_g3_1
T_9_14_wire_logic_cluster/lc_6/in_0

T_6_15_wire_logic_cluster/lc_2/out
T_7_15_sp4_h_l_4
T_10_11_sp4_v_t_41
T_9_14_lc_trk_g3_1
T_9_14_wire_logic_cluster/lc_3/in_3

T_6_15_wire_logic_cluster/lc_2/out
T_7_12_sp4_v_t_45
T_7_13_lc_trk_g3_5
T_7_13_wire_logic_cluster/lc_7/in_1

T_6_15_wire_logic_cluster/lc_2/out
T_6_15_sp4_h_l_9
T_9_15_sp4_v_t_39
T_9_16_lc_trk_g3_7
T_9_16_wire_logic_cluster/lc_0/in_0

T_6_15_wire_logic_cluster/lc_2/out
T_7_16_lc_trk_g3_2
T_7_16_wire_logic_cluster/lc_5/in_0

T_6_15_wire_logic_cluster/lc_2/out
T_6_15_sp4_h_l_9
T_9_15_sp4_v_t_44
T_9_16_lc_trk_g3_4
T_9_16_input_2_5
T_9_16_wire_logic_cluster/lc_5/in_2

T_6_15_wire_logic_cluster/lc_2/out
T_6_15_sp4_h_l_9
T_9_15_sp4_v_t_39
T_9_16_lc_trk_g3_7
T_9_16_wire_logic_cluster/lc_7/in_3

T_6_15_wire_logic_cluster/lc_2/out
T_7_15_sp4_h_l_4
T_10_15_sp4_v_t_44
T_10_16_lc_trk_g2_4
T_10_16_wire_logic_cluster/lc_0/in_0

T_6_15_wire_logic_cluster/lc_2/out
T_7_15_sp4_h_l_4
T_10_15_sp4_v_t_44
T_10_16_lc_trk_g2_4
T_10_16_wire_logic_cluster/lc_4/in_0

T_6_15_wire_logic_cluster/lc_2/out
T_7_12_sp4_v_t_45
T_8_16_sp4_h_l_8
T_11_12_sp4_v_t_39
T_11_13_lc_trk_g3_7
T_11_13_wire_logic_cluster/lc_0/in_0

T_6_15_wire_logic_cluster/lc_2/out
T_7_12_sp4_v_t_45
T_8_16_sp4_h_l_8
T_11_12_sp4_v_t_39
T_11_13_lc_trk_g3_7
T_11_13_wire_logic_cluster/lc_2/in_0

T_6_15_wire_logic_cluster/lc_2/out
T_7_12_sp4_v_t_45
T_8_16_sp4_h_l_8
T_11_12_sp4_v_t_39
T_11_13_lc_trk_g3_7
T_11_13_wire_logic_cluster/lc_6/in_0

T_6_15_wire_logic_cluster/lc_2/out
T_6_15_sp4_h_l_9
T_9_15_sp4_v_t_39
T_9_17_lc_trk_g2_2
T_9_17_wire_logic_cluster/lc_2/in_0

T_6_15_wire_logic_cluster/lc_2/out
T_7_12_sp4_v_t_45
T_8_16_sp4_h_l_8
T_11_12_sp4_v_t_39
T_11_13_lc_trk_g3_7
T_11_13_wire_logic_cluster/lc_4/in_0

T_6_15_wire_logic_cluster/lc_2/out
T_7_15_sp4_h_l_4
T_10_15_sp4_v_t_44
T_10_16_lc_trk_g2_4
T_10_16_wire_logic_cluster/lc_5/in_1

T_6_15_wire_logic_cluster/lc_2/out
T_7_15_sp4_h_l_4
T_10_15_sp4_v_t_44
T_10_16_lc_trk_g2_4
T_10_16_wire_logic_cluster/lc_1/in_1

T_6_15_wire_logic_cluster/lc_2/out
T_7_12_sp4_v_t_45
T_8_16_sp4_h_l_8
T_11_12_sp4_v_t_39
T_11_13_lc_trk_g3_7
T_11_13_wire_logic_cluster/lc_5/in_1

T_6_15_wire_logic_cluster/lc_2/out
T_6_14_lc_trk_g0_2
T_6_14_input_2_4
T_6_14_wire_logic_cluster/lc_4/in_2

T_6_15_wire_logic_cluster/lc_2/out
T_7_15_lc_trk_g0_2
T_7_15_wire_logic_cluster/lc_3/in_3

T_6_15_wire_logic_cluster/lc_2/out
T_7_15_sp4_h_l_4
T_10_15_sp4_v_t_44
T_10_16_lc_trk_g2_4
T_10_16_wire_logic_cluster/lc_3/in_3

T_6_15_wire_logic_cluster/lc_2/out
T_7_16_lc_trk_g2_2
T_7_16_input_2_2
T_7_16_wire_logic_cluster/lc_2/in_2

T_6_15_wire_logic_cluster/lc_2/out
T_7_12_sp4_v_t_45
T_8_16_sp4_h_l_8
T_11_12_sp4_v_t_39
T_11_13_lc_trk_g3_7
T_11_13_wire_logic_cluster/lc_7/in_3

T_6_15_wire_logic_cluster/lc_2/out
T_7_12_sp4_v_t_45
T_8_16_sp4_h_l_8
T_11_12_sp4_v_t_39
T_11_13_lc_trk_g3_7
T_11_13_wire_logic_cluster/lc_1/in_3

T_6_15_wire_logic_cluster/lc_2/out
T_7_12_sp4_v_t_45
T_8_16_sp4_h_l_8
T_11_12_sp4_v_t_39
T_11_13_lc_trk_g3_7
T_11_13_wire_logic_cluster/lc_3/in_3

T_6_15_wire_logic_cluster/lc_2/out
T_6_15_sp4_h_l_9
T_9_15_sp4_v_t_39
T_9_17_lc_trk_g2_2
T_9_17_wire_logic_cluster/lc_3/in_3

T_6_15_wire_logic_cluster/lc_2/out
T_7_15_sp4_h_l_4
T_9_15_lc_trk_g2_1
T_9_15_wire_logic_cluster/lc_1/in_0

T_6_15_wire_logic_cluster/lc_2/out
T_6_15_sp4_h_l_9
T_10_15_sp4_h_l_5
T_10_15_lc_trk_g1_0
T_10_15_wire_logic_cluster/lc_1/in_0

T_6_15_wire_logic_cluster/lc_2/out
T_7_15_sp4_h_l_4
T_9_15_lc_trk_g2_1
T_9_15_wire_logic_cluster/lc_6/in_1

T_6_15_wire_logic_cluster/lc_2/out
T_7_15_sp4_h_l_4
T_9_15_lc_trk_g2_1
T_9_15_wire_logic_cluster/lc_4/in_3

T_6_15_wire_logic_cluster/lc_2/out
T_7_15_sp4_h_l_4
T_9_15_lc_trk_g2_1
T_9_15_wire_logic_cluster/lc_0/in_3

T_6_15_wire_logic_cluster/lc_2/out
T_6_15_sp4_h_l_9
T_10_15_sp4_h_l_5
T_10_15_lc_trk_g1_0
T_10_15_wire_logic_cluster/lc_2/in_3

T_6_15_wire_logic_cluster/lc_2/out
T_7_15_lc_trk_g0_2
T_7_15_wire_logic_cluster/lc_0/in_0

T_6_15_wire_logic_cluster/lc_2/out
T_6_15_lc_trk_g2_2
T_6_15_wire_logic_cluster/lc_1/in_1

T_6_15_wire_logic_cluster/lc_2/out
T_6_15_lc_trk_g2_2
T_6_15_input_2_2
T_6_15_wire_logic_cluster/lc_2/in_2

T_6_15_wire_logic_cluster/lc_2/out
T_6_16_lc_trk_g1_2
T_6_16_wire_logic_cluster/lc_4/in_3

End 

Net : RTD.n21036
T_10_15_wire_logic_cluster/lc_0/out
T_10_3_sp12_v_t_23
T_10_14_lc_trk_g2_3
T_10_14_wire_logic_cluster/lc_5/in_0

T_10_15_wire_logic_cluster/lc_0/out
T_11_14_lc_trk_g2_0
T_11_14_input_2_6
T_11_14_wire_logic_cluster/lc_6/in_2

End 

Net : buf_dds1_14
T_17_19_wire_logic_cluster/lc_3/out
T_15_19_sp4_h_l_3
T_15_19_lc_trk_g1_6
T_15_19_wire_logic_cluster/lc_4/in_1

T_17_19_wire_logic_cluster/lc_3/out
T_17_16_sp4_v_t_46
T_14_20_sp4_h_l_4
T_10_20_sp4_h_l_7
T_11_20_lc_trk_g2_7
T_11_20_wire_logic_cluster/lc_4/in_3

T_17_19_wire_logic_cluster/lc_3/out
T_17_19_lc_trk_g0_3
T_17_19_wire_logic_cluster/lc_3/in_0

End 

Net : dds_state_2_adj_1494
T_6_14_wire_logic_cluster/lc_7/out
T_4_14_sp12_h_l_1
T_15_2_sp12_v_t_22
T_15_9_sp4_v_t_38
T_15_12_lc_trk_g0_6
T_15_12_wire_logic_cluster/lc_4/in_0

T_6_14_wire_logic_cluster/lc_7/out
T_4_14_sp12_h_l_1
T_15_2_sp12_v_t_22
T_15_9_sp4_v_t_38
T_15_12_lc_trk_g0_6
T_15_12_wire_logic_cluster/lc_6/in_0

T_6_14_wire_logic_cluster/lc_7/out
T_4_14_sp12_h_l_1
T_15_2_sp12_v_t_22
T_15_9_sp4_v_t_38
T_15_12_lc_trk_g0_6
T_15_12_wire_logic_cluster/lc_5/in_3

T_6_14_wire_logic_cluster/lc_7/out
T_4_14_sp12_h_l_1
T_10_14_sp4_h_l_6
T_13_14_sp4_v_t_46
T_13_18_sp4_v_t_39
T_12_20_lc_trk_g1_2
T_12_20_wire_logic_cluster/lc_1/in_0

T_6_14_wire_logic_cluster/lc_7/out
T_4_14_sp12_h_l_1
T_10_14_sp4_h_l_6
T_13_14_sp4_v_t_46
T_13_18_sp4_v_t_39
T_12_20_lc_trk_g1_2
T_12_20_wire_logic_cluster/lc_3/in_0

T_6_14_wire_logic_cluster/lc_7/out
T_4_14_sp12_h_l_1
T_10_14_sp4_h_l_6
T_13_14_sp4_v_t_46
T_13_18_sp4_v_t_39
T_12_20_lc_trk_g1_2
T_12_20_wire_logic_cluster/lc_5/in_0

T_6_14_wire_logic_cluster/lc_7/out
T_4_14_sp12_h_l_1
T_10_14_sp4_h_l_6
T_13_14_sp4_v_t_46
T_13_18_sp4_v_t_39
T_12_20_lc_trk_g1_2
T_12_20_wire_logic_cluster/lc_7/in_0

T_6_14_wire_logic_cluster/lc_7/out
T_4_14_sp12_h_l_1
T_10_14_sp4_h_l_6
T_13_14_sp4_v_t_46
T_13_18_sp4_v_t_39
T_12_20_lc_trk_g1_2
T_12_20_wire_logic_cluster/lc_0/in_1

T_6_14_wire_logic_cluster/lc_7/out
T_4_14_sp12_h_l_1
T_10_14_sp4_h_l_6
T_13_14_sp4_v_t_46
T_13_18_sp4_v_t_39
T_12_20_lc_trk_g1_2
T_12_20_wire_logic_cluster/lc_4/in_1

T_6_14_wire_logic_cluster/lc_7/out
T_4_14_sp12_h_l_1
T_10_14_sp4_h_l_6
T_13_14_sp4_v_t_46
T_13_18_sp4_v_t_39
T_12_20_lc_trk_g1_2
T_12_20_wire_logic_cluster/lc_6/in_1

T_6_14_wire_logic_cluster/lc_7/out
T_4_14_sp12_h_l_1
T_10_14_sp4_h_l_6
T_13_14_sp4_v_t_46
T_13_18_sp4_v_t_46
T_12_20_lc_trk_g0_0
T_12_20_input_2_2
T_12_20_wire_logic_cluster/lc_2/in_2

T_6_14_wire_logic_cluster/lc_7/out
T_7_11_sp4_v_t_39
T_7_12_lc_trk_g3_7
T_7_12_wire_logic_cluster/lc_4/in_0

T_6_14_wire_logic_cluster/lc_7/out
T_7_13_sp4_v_t_47
T_8_17_sp4_h_l_4
T_11_17_sp4_v_t_41
T_11_20_lc_trk_g1_1
T_11_20_wire_logic_cluster/lc_0/in_0

T_6_14_wire_logic_cluster/lc_7/out
T_7_13_sp4_v_t_47
T_8_17_sp4_h_l_4
T_11_17_sp4_v_t_41
T_11_20_lc_trk_g1_1
T_11_20_wire_logic_cluster/lc_2/in_0

T_6_14_wire_logic_cluster/lc_7/out
T_7_13_sp4_v_t_47
T_8_17_sp4_h_l_4
T_11_17_sp4_v_t_41
T_11_20_lc_trk_g1_1
T_11_20_wire_logic_cluster/lc_4/in_0

T_6_14_wire_logic_cluster/lc_7/out
T_7_13_sp4_v_t_47
T_8_17_sp4_h_l_4
T_11_17_sp4_v_t_41
T_11_20_lc_trk_g1_1
T_11_20_wire_logic_cluster/lc_6/in_0

T_6_14_wire_logic_cluster/lc_7/out
T_7_13_sp4_v_t_47
T_8_13_sp4_h_l_3
T_11_9_sp4_v_t_44
T_11_12_lc_trk_g1_4
T_11_12_wire_logic_cluster/lc_3/in_0

T_6_14_wire_logic_cluster/lc_7/out
T_7_13_sp4_v_t_47
T_8_17_sp4_h_l_4
T_11_17_sp4_v_t_41
T_11_20_lc_trk_g1_1
T_11_20_wire_logic_cluster/lc_1/in_1

T_6_14_wire_logic_cluster/lc_7/out
T_7_13_sp4_v_t_47
T_8_17_sp4_h_l_4
T_11_17_sp4_v_t_41
T_11_20_lc_trk_g1_1
T_11_20_wire_logic_cluster/lc_5/in_1

T_6_14_wire_logic_cluster/lc_7/out
T_7_13_sp4_v_t_47
T_8_17_sp4_h_l_4
T_11_17_sp4_v_t_41
T_11_20_lc_trk_g1_1
T_11_20_wire_logic_cluster/lc_7/in_1

T_6_14_wire_logic_cluster/lc_7/out
T_7_13_sp4_v_t_47
T_8_13_sp4_h_l_3
T_11_9_sp4_v_t_44
T_10_12_lc_trk_g3_4
T_10_12_wire_logic_cluster/lc_0/in_1

T_6_14_wire_logic_cluster/lc_7/out
T_7_11_sp4_v_t_39
T_8_15_sp4_h_l_2
T_12_15_sp4_h_l_2
T_14_15_lc_trk_g3_7
T_14_15_wire_logic_cluster/lc_1/in_1

T_6_14_wire_logic_cluster/lc_7/out
T_7_13_sp4_v_t_47
T_8_17_sp4_h_l_4
T_11_17_sp4_v_t_41
T_11_20_lc_trk_g1_1
T_11_20_wire_logic_cluster/lc_3/in_3

T_6_14_wire_logic_cluster/lc_7/out
T_7_11_sp4_v_t_39
T_7_12_lc_trk_g3_7
T_7_12_input_2_2
T_7_12_wire_logic_cluster/lc_2/in_2

T_6_14_wire_logic_cluster/lc_7/out
T_7_13_lc_trk_g3_7
T_7_13_input_2_0
T_7_13_wire_logic_cluster/lc_0/in_2

T_6_14_wire_logic_cluster/lc_7/out
T_6_14_lc_trk_g1_7
T_6_14_wire_logic_cluster/lc_7/in_1

End 

Net : n80
T_20_12_wire_logic_cluster/lc_3/out
T_21_12_lc_trk_g1_3
T_21_12_wire_logic_cluster/lc_2/in_0

End 

Net : n14_adj_1575
T_18_15_wire_logic_cluster/lc_7/out
T_8_15_sp12_h_l_1
T_10_15_sp4_h_l_2
T_13_15_sp4_v_t_39
T_13_18_lc_trk_g0_7
T_13_18_wire_logic_cluster/lc_1/in_0

T_18_15_wire_logic_cluster/lc_7/out
T_17_14_lc_trk_g2_7
T_17_14_wire_logic_cluster/lc_4/in_1

End 

Net : buf_data_iac_17
T_25_17_wire_bram/ram/RDATA_13
T_20_17_sp12_h_l_0
T_20_17_lc_trk_g0_3
T_20_17_wire_logic_cluster/lc_1/in_0

End 

Net : n19977
T_15_15_wire_logic_cluster/lc_5/cout
T_15_15_wire_logic_cluster/lc_6/in_3

End 

Net : secclk_cnt_0
T_15_13_wire_logic_cluster/lc_0/out
T_15_13_sp4_h_l_5
T_15_13_lc_trk_g1_0
T_15_13_wire_logic_cluster/lc_0/in_1

T_15_13_wire_logic_cluster/lc_0/out
T_15_13_sp4_h_l_5
T_17_13_lc_trk_g2_0
T_17_13_wire_logic_cluster/lc_5/in_1

End 

Net : n14_adj_1547
T_17_22_wire_logic_cluster/lc_1/out
T_17_20_sp4_v_t_47
T_18_20_sp4_h_l_10
T_14_20_sp4_h_l_6
T_13_16_sp4_v_t_43
T_13_17_lc_trk_g2_3
T_13_17_wire_logic_cluster/lc_3/in_0

T_17_22_wire_logic_cluster/lc_1/out
T_17_20_sp4_v_t_47
T_18_20_sp4_h_l_10
T_14_20_sp4_h_l_6
T_16_20_lc_trk_g2_3
T_16_20_wire_logic_cluster/lc_2/in_3

T_17_22_wire_logic_cluster/lc_1/out
T_17_19_sp4_v_t_42
T_17_15_sp4_v_t_38
T_16_16_lc_trk_g2_6
T_16_16_wire_logic_cluster/lc_4/in_0

T_17_22_wire_logic_cluster/lc_1/out
T_16_23_lc_trk_g0_1
T_16_23_wire_logic_cluster/lc_1/in_0

T_17_22_wire_logic_cluster/lc_1/out
T_16_23_lc_trk_g0_1
T_16_23_wire_logic_cluster/lc_2/in_1

End 

Net : data_idxvec_7
T_13_17_wire_logic_cluster/lc_7/out
T_13_17_sp4_h_l_3
T_16_17_sp4_v_t_45
T_17_21_sp4_h_l_8
T_21_21_sp4_h_l_11
T_21_21_lc_trk_g0_6
T_21_21_wire_logic_cluster/lc_2/in_0

T_13_17_wire_logic_cluster/lc_7/out
T_13_17_sp4_h_l_3
T_13_17_lc_trk_g0_6
T_13_17_wire_logic_cluster/lc_7/in_1

End 

Net : n19_adj_1666
T_14_16_wire_logic_cluster/lc_6/out
T_13_16_sp12_h_l_0
T_18_16_lc_trk_g1_4
T_18_16_wire_logic_cluster/lc_0/in_1

End 

Net : n22416
T_18_16_wire_logic_cluster/lc_1/out
T_18_16_lc_trk_g3_1
T_18_16_wire_logic_cluster/lc_5/in_1

End 

Net : n22413_cascade_
T_18_16_wire_logic_cluster/lc_0/ltout
T_18_16_wire_logic_cluster/lc_1/in_2

End 

Net : n22365
T_14_17_wire_logic_cluster/lc_6/out
T_15_14_sp4_v_t_37
T_16_18_sp4_h_l_0
T_16_18_lc_trk_g1_5
T_16_18_wire_logic_cluster/lc_1/in_1

End 

Net : n19_adj_1629_cascade_
T_14_17_wire_logic_cluster/lc_5/ltout
T_14_17_wire_logic_cluster/lc_6/in_2

End 

Net : acadc_skipcnt_5
T_17_25_wire_logic_cluster/lc_4/out
T_17_21_sp4_v_t_45
T_16_23_lc_trk_g0_3
T_16_23_input_2_3
T_16_23_wire_logic_cluster/lc_3/in_2

T_17_25_wire_logic_cluster/lc_4/out
T_17_25_lc_trk_g3_4
T_17_25_wire_logic_cluster/lc_4/in_1

End 

Net : cmd_rdadctmp_16_adj_1507
T_12_11_wire_logic_cluster/lc_0/out
T_12_7_sp12_v_t_23
T_12_14_lc_trk_g3_3
T_12_14_input_2_0
T_12_14_wire_logic_cluster/lc_0/in_2

T_12_11_wire_logic_cluster/lc_0/out
T_12_11_lc_trk_g3_0
T_12_11_wire_logic_cluster/lc_1/in_0

T_12_11_wire_logic_cluster/lc_0/out
T_12_11_lc_trk_g3_0
T_12_11_wire_logic_cluster/lc_0/in_1

End 

Net : n3
T_22_15_wire_logic_cluster/lc_4/out
T_22_15_lc_trk_g0_4
T_22_15_wire_logic_cluster/lc_0/in_0

End 

Net : comm_buf_1_0
T_20_20_wire_logic_cluster/lc_4/out
T_19_21_lc_trk_g1_4
T_19_21_wire_logic_cluster/lc_1/in_0

T_20_20_wire_logic_cluster/lc_4/out
T_21_16_sp4_v_t_44
T_20_18_lc_trk_g2_1
T_20_18_wire_logic_cluster/lc_1/in_0

T_20_20_wire_logic_cluster/lc_4/out
T_21_18_sp4_v_t_36
T_22_18_sp4_h_l_6
T_21_18_lc_trk_g0_6
T_21_18_wire_logic_cluster/lc_3/in_1

T_20_20_wire_logic_cluster/lc_4/out
T_19_21_lc_trk_g1_4
T_19_21_wire_logic_cluster/lc_4/in_1

End 

Net : n4_adj_1580
T_20_14_wire_logic_cluster/lc_4/out
T_20_13_sp4_v_t_40
T_19_16_lc_trk_g3_0
T_19_16_wire_logic_cluster/lc_5/in_0

End 

Net : n21276
T_19_16_wire_logic_cluster/lc_5/out
T_20_12_sp4_v_t_46
T_20_14_lc_trk_g2_3
T_20_14_wire_logic_cluster/lc_2/in_1

End 

Net : wdtick_cnt_1
T_19_11_wire_logic_cluster/lc_1/out
T_19_11_lc_trk_g3_1
T_19_11_wire_logic_cluster/lc_1/in_1

T_19_11_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_46
T_17_13_sp4_h_l_4
T_17_13_lc_trk_g1_1
T_17_13_wire_logic_cluster/lc_2/in_0

End 

Net : n22527
T_20_19_wire_logic_cluster/lc_1/out
T_20_19_lc_trk_g2_1
T_20_19_wire_logic_cluster/lc_4/in_3

End 

Net : n19_adj_1625
T_16_19_wire_logic_cluster/lc_4/out
T_17_19_sp12_h_l_0
T_20_19_lc_trk_g1_0
T_20_19_wire_logic_cluster/lc_1/in_0

End 

Net : n22530_cascade_
T_20_19_wire_logic_cluster/lc_4/ltout
T_20_19_wire_logic_cluster/lc_5/in_2

End 

Net : n14_adj_1549
T_17_20_wire_logic_cluster/lc_7/out
T_17_20_sp4_h_l_3
T_13_20_sp4_h_l_11
T_16_20_sp4_v_t_41
T_15_21_lc_trk_g3_1
T_15_21_wire_logic_cluster/lc_7/in_1

T_17_20_wire_logic_cluster/lc_7/out
T_15_20_sp4_h_l_11
T_14_16_sp4_v_t_46
T_13_17_lc_trk_g3_6
T_13_17_wire_logic_cluster/lc_1/in_0

T_17_20_wire_logic_cluster/lc_7/out
T_15_20_sp4_h_l_11
T_16_20_lc_trk_g3_3
T_16_20_wire_logic_cluster/lc_5/in_1

T_17_20_wire_logic_cluster/lc_7/out
T_17_19_lc_trk_g0_7
T_17_19_input_2_7
T_17_19_wire_logic_cluster/lc_7/in_2

End 

Net : n14_adj_1579
T_18_15_wire_logic_cluster/lc_3/out
T_19_15_sp4_h_l_6
T_18_15_sp4_v_t_37
T_15_19_sp4_h_l_5
T_11_19_sp4_h_l_1
T_12_19_lc_trk_g2_1
T_12_19_input_2_3
T_12_19_wire_logic_cluster/lc_3/in_2

T_18_15_wire_logic_cluster/lc_3/out
T_18_14_sp4_v_t_38
T_15_14_sp4_h_l_3
T_14_14_sp4_v_t_44
T_13_17_lc_trk_g3_4
T_13_17_wire_logic_cluster/lc_5/in_0

T_18_15_wire_logic_cluster/lc_3/out
T_19_12_sp4_v_t_47
T_20_16_sp4_h_l_10
T_16_16_sp4_h_l_1
T_16_16_lc_trk_g0_4
T_16_16_wire_logic_cluster/lc_1/in_1

End 

Net : cmd_rdadctmp_18_adj_1505
T_12_11_wire_logic_cluster/lc_7/out
T_12_8_sp4_v_t_38
T_12_12_sp4_v_t_43
T_12_14_lc_trk_g2_6
T_12_14_input_2_2
T_12_14_wire_logic_cluster/lc_2/in_2

T_12_11_wire_logic_cluster/lc_7/out
T_12_11_lc_trk_g1_7
T_12_11_wire_logic_cluster/lc_2/in_0

T_12_11_wire_logic_cluster/lc_7/out
T_12_11_lc_trk_g0_7
T_12_11_input_2_7
T_12_11_wire_logic_cluster/lc_7/in_2

End 

Net : acadc_skipcnt_1
T_17_25_wire_logic_cluster/lc_0/out
T_17_23_sp4_v_t_45
T_18_23_sp4_h_l_1
T_17_19_sp4_v_t_36
T_16_20_lc_trk_g2_4
T_16_20_wire_logic_cluster/lc_6/in_0

T_17_25_wire_logic_cluster/lc_0/out
T_17_25_lc_trk_g3_0
T_17_25_wire_logic_cluster/lc_0/in_1

End 

Net : ADC_VDC.avg_cnt_10
T_14_13_wire_logic_cluster/lc_2/out
T_13_13_lc_trk_g2_2
T_13_13_wire_logic_cluster/lc_0/in_0

T_14_13_wire_logic_cluster/lc_2/out
T_14_13_lc_trk_g1_2
T_14_13_wire_logic_cluster/lc_2/in_1

End 

Net : ADC_VDC.n19
T_13_13_wire_logic_cluster/lc_0/out
T_13_11_sp4_v_t_45
T_13_15_lc_trk_g0_0
T_13_15_wire_logic_cluster/lc_3/in_1

End 

Net : ADC_VDC.n19863
T_12_14_wire_logic_cluster/lc_5/cout
T_12_14_wire_logic_cluster/lc_6/in_3

Net : RTD.adress_7_N_1086_7_cascade_
T_10_14_wire_logic_cluster/lc_2/ltout
T_10_14_wire_logic_cluster/lc_3/in_2

End 

Net : RTD.n13090
T_11_14_wire_logic_cluster/lc_6/out
T_11_14_lc_trk_g0_6
T_11_14_wire_logic_cluster/lc_3/in_1

T_11_14_wire_logic_cluster/lc_6/out
T_11_14_lc_trk_g0_6
T_11_14_wire_logic_cluster/lc_1/in_1

T_11_14_wire_logic_cluster/lc_6/out
T_11_14_lc_trk_g0_6
T_11_14_input_2_0
T_11_14_wire_logic_cluster/lc_0/in_2

T_11_14_wire_logic_cluster/lc_6/out
T_11_14_lc_trk_g0_6
T_11_14_input_2_4
T_11_14_wire_logic_cluster/lc_4/in_2

T_11_14_wire_logic_cluster/lc_6/out
T_11_15_lc_trk_g1_6
T_11_15_wire_logic_cluster/lc_2/in_1

T_11_14_wire_logic_cluster/lc_6/out
T_10_15_lc_trk_g0_6
T_10_15_wire_logic_cluster/lc_3/in_1

T_11_14_wire_logic_cluster/lc_6/out
T_11_15_lc_trk_g0_6
T_11_15_wire_logic_cluster/lc_1/in_3

End 

Net : RTD.n11
T_10_14_wire_logic_cluster/lc_3/out
T_11_14_lc_trk_g1_3
T_11_14_wire_logic_cluster/lc_6/in_0

T_10_14_wire_logic_cluster/lc_3/out
T_10_13_lc_trk_g1_3
T_10_13_wire_logic_cluster/lc_3/in_3

End 

Net : n12624_cascade_
T_13_16_wire_logic_cluster/lc_4/ltout
T_13_16_wire_logic_cluster/lc_5/in_2

End 

Net : acadc_skipcnt_9
T_17_26_wire_logic_cluster/lc_0/out
T_18_22_sp4_v_t_36
T_15_22_sp4_h_l_1
T_15_22_lc_trk_g0_4
T_15_22_wire_logic_cluster/lc_0/in_0

T_17_26_wire_logic_cluster/lc_0/out
T_17_26_lc_trk_g3_0
T_17_26_wire_logic_cluster/lc_0/in_1

End 

Net : RTD.n13137_cascade_
T_10_13_wire_logic_cluster/lc_3/ltout
T_10_13_wire_logic_cluster/lc_4/in_2

End 

Net : RTD.n15115
T_10_13_wire_logic_cluster/lc_4/out
T_11_13_lc_trk_g0_4
T_11_13_wire_logic_cluster/lc_5/s_r

T_10_13_wire_logic_cluster/lc_4/out
T_11_13_lc_trk_g0_4
T_11_13_wire_logic_cluster/lc_5/s_r

T_10_13_wire_logic_cluster/lc_4/out
T_11_13_lc_trk_g0_4
T_11_13_wire_logic_cluster/lc_5/s_r

T_10_13_wire_logic_cluster/lc_4/out
T_11_13_lc_trk_g0_4
T_11_13_wire_logic_cluster/lc_5/s_r

T_10_13_wire_logic_cluster/lc_4/out
T_11_13_lc_trk_g0_4
T_11_13_wire_logic_cluster/lc_5/s_r

T_10_13_wire_logic_cluster/lc_4/out
T_11_13_lc_trk_g0_4
T_11_13_wire_logic_cluster/lc_5/s_r

T_10_13_wire_logic_cluster/lc_4/out
T_11_13_lc_trk_g0_4
T_11_13_wire_logic_cluster/lc_5/s_r

T_10_13_wire_logic_cluster/lc_4/out
T_11_13_lc_trk_g0_4
T_11_13_wire_logic_cluster/lc_5/s_r

End 

Net : secclk_cnt_4
T_15_13_wire_logic_cluster/lc_4/out
T_16_13_sp12_h_l_0
T_17_13_lc_trk_g0_4
T_17_13_wire_logic_cluster/lc_5/in_3

T_15_13_wire_logic_cluster/lc_4/out
T_15_13_lc_trk_g3_4
T_15_13_wire_logic_cluster/lc_4/in_1

End 

Net : n14_adj_1574
T_11_17_wire_logic_cluster/lc_0/out
T_10_17_sp4_h_l_8
T_13_13_sp4_v_t_39
T_14_13_sp4_h_l_7
T_17_13_sp4_v_t_42
T_16_15_lc_trk_g0_7
T_16_15_wire_logic_cluster/lc_1/in_0

T_11_17_wire_logic_cluster/lc_0/out
T_10_17_sp4_h_l_8
T_13_13_sp4_v_t_39
T_13_17_sp4_v_t_39
T_13_18_lc_trk_g3_7
T_13_18_wire_logic_cluster/lc_2/in_0

End 

Net : n23_adj_1668
T_14_14_wire_logic_cluster/lc_2/out
T_12_14_sp4_h_l_1
T_16_14_sp4_h_l_1
T_19_14_sp4_v_t_36
T_18_16_lc_trk_g0_1
T_18_16_wire_logic_cluster/lc_4/in_1

End 

Net : n19976
T_15_15_wire_logic_cluster/lc_4/cout
T_15_15_wire_logic_cluster/lc_5/in_3

Net : RTD.n11_cascade_
T_10_14_wire_logic_cluster/lc_3/ltout
T_10_14_wire_logic_cluster/lc_4/in_2

End 

Net : buf_adcdata_vac_5
T_11_18_wire_logic_cluster/lc_2/out
T_12_17_lc_trk_g3_2
T_12_17_wire_logic_cluster/lc_4/in_3

T_11_18_wire_logic_cluster/lc_2/out
T_11_17_sp4_v_t_36
T_11_13_sp4_v_t_41
T_8_13_sp4_h_l_4
T_8_13_lc_trk_g0_1
T_8_13_wire_bram/ram/WDATA_9

T_11_18_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g3_2
T_11_18_wire_logic_cluster/lc_2/in_3

End 

Net : RTD.bit_cnt_3
T_7_14_wire_logic_cluster/lc_0/out
T_7_14_sp4_h_l_5
T_10_10_sp4_v_t_40
T_10_13_lc_trk_g0_0
T_10_13_wire_logic_cluster/lc_7/in_1

T_7_14_wire_logic_cluster/lc_0/out
T_7_14_lc_trk_g3_0
T_7_14_wire_logic_cluster/lc_2/in_3

T_7_14_wire_logic_cluster/lc_0/out
T_7_13_lc_trk_g0_0
T_7_13_wire_logic_cluster/lc_4/in_0

T_7_14_wire_logic_cluster/lc_0/out
T_7_13_lc_trk_g0_0
T_7_13_wire_logic_cluster/lc_6/in_0

T_7_14_wire_logic_cluster/lc_0/out
T_7_14_lc_trk_g3_0
T_7_14_wire_logic_cluster/lc_0/in_1

End 

Net : n19827
T_13_18_wire_logic_cluster/lc_6/cout
T_13_18_wire_logic_cluster/lc_7/in_3

End 

Net : buf_dds0_12
T_14_22_wire_logic_cluster/lc_4/out
T_15_22_sp4_h_l_8
T_17_22_lc_trk_g3_5
T_17_22_wire_logic_cluster/lc_5/in_1

T_14_22_wire_logic_cluster/lc_4/out
T_14_22_lc_trk_g1_4
T_14_22_wire_logic_cluster/lc_4/in_1

T_14_22_wire_logic_cluster/lc_4/out
T_15_23_lc_trk_g3_4
T_15_23_wire_logic_cluster/lc_2/in_3

End 

Net : secclk_cnt_1
T_15_13_wire_logic_cluster/lc_1/out
T_15_13_sp4_h_l_7
T_15_13_lc_trk_g0_2
T_15_13_wire_logic_cluster/lc_1/in_1

T_15_13_wire_logic_cluster/lc_1/out
T_15_13_sp4_h_l_7
T_17_13_lc_trk_g2_2
T_17_13_input_2_4
T_17_13_wire_logic_cluster/lc_4/in_2

End 

Net : RTD.n19_cascade_
T_10_14_wire_logic_cluster/lc_4/ltout
T_10_14_wire_logic_cluster/lc_5/in_2

End 

Net : ADC_VDC.adc_state_1
T_14_10_wire_logic_cluster/lc_2/out
T_13_11_lc_trk_g1_2
T_13_11_wire_logic_cluster/lc_6/in_3

T_14_10_wire_logic_cluster/lc_2/out
T_14_0_span12_vert_23
T_15_12_sp12_h_l_0
T_23_12_lc_trk_g1_3
T_23_12_wire_logic_cluster/lc_5/in_3

T_14_10_wire_logic_cluster/lc_2/out
T_15_10_lc_trk_g1_2
T_15_10_wire_logic_cluster/lc_4/in_1

T_14_10_wire_logic_cluster/lc_2/out
T_14_10_lc_trk_g1_2
T_14_10_wire_logic_cluster/lc_7/in_0

T_14_10_wire_logic_cluster/lc_2/out
T_14_10_sp4_h_l_9
T_16_10_lc_trk_g2_4
T_16_10_wire_logic_cluster/lc_3/in_3

T_14_10_wire_logic_cluster/lc_2/out
T_14_8_sp12_v_t_23
T_14_14_lc_trk_g2_4
T_14_14_wire_logic_cluster/lc_3/in_3

T_14_10_wire_logic_cluster/lc_2/out
T_14_10_lc_trk_g1_2
T_14_10_wire_logic_cluster/lc_5/in_0

T_14_10_wire_logic_cluster/lc_2/out
T_15_10_lc_trk_g1_2
T_15_10_wire_logic_cluster/lc_6/in_3

T_14_10_wire_logic_cluster/lc_2/out
T_15_10_lc_trk_g1_2
T_15_10_wire_logic_cluster/lc_3/in_0

T_14_10_wire_logic_cluster/lc_2/out
T_14_10_sp4_h_l_9
T_18_10_sp4_h_l_0
T_22_10_sp4_h_l_3
T_21_10_lc_trk_g0_3
T_21_10_wire_logic_cluster/lc_2/in_3

T_14_10_wire_logic_cluster/lc_2/out
T_13_9_lc_trk_g3_2
T_13_9_wire_logic_cluster/lc_4/in_1

T_14_10_wire_logic_cluster/lc_2/out
T_15_11_lc_trk_g2_2
T_15_11_wire_logic_cluster/lc_7/in_1

T_14_10_wire_logic_cluster/lc_2/out
T_14_8_sp12_v_t_23
T_14_14_sp4_v_t_39
T_13_15_lc_trk_g2_7
T_13_15_wire_logic_cluster/lc_5/in_0

T_14_10_wire_logic_cluster/lc_2/out
T_14_10_sp4_h_l_9
T_17_10_sp4_v_t_44
T_16_12_lc_trk_g0_2
T_16_12_wire_logic_cluster/lc_7/in_3

T_14_10_wire_logic_cluster/lc_2/out
T_14_10_sp4_h_l_9
T_17_10_sp4_v_t_44
T_16_11_lc_trk_g3_4
T_16_11_wire_logic_cluster/lc_2/in_1

T_14_10_wire_logic_cluster/lc_2/out
T_14_8_sp12_v_t_23
T_14_14_sp4_v_t_39
T_13_15_lc_trk_g2_7
T_13_15_wire_logic_cluster/lc_4/in_3

T_14_10_wire_logic_cluster/lc_2/out
T_14_10_sp4_h_l_9
T_18_10_sp4_h_l_0
T_20_10_lc_trk_g3_5
T_20_10_wire_logic_cluster/lc_3/in_3

T_14_10_wire_logic_cluster/lc_2/out
T_14_10_lc_trk_g1_2
T_14_10_wire_logic_cluster/lc_1/in_0

T_14_10_wire_logic_cluster/lc_2/out
T_15_9_lc_trk_g3_2
T_15_9_wire_logic_cluster/lc_0/in_3

T_14_10_wire_logic_cluster/lc_2/out
T_15_9_sp4_v_t_37
T_15_12_lc_trk_g0_5
T_15_12_wire_logic_cluster/lc_2/in_3

T_14_10_wire_logic_cluster/lc_2/out
T_13_10_lc_trk_g2_2
T_13_10_wire_logic_cluster/lc_3/in_3

End 

Net : AMPV_POW
T_17_21_wire_logic_cluster/lc_2/out
T_17_18_sp4_v_t_44
T_17_14_sp4_v_t_37
T_14_14_sp4_h_l_6
T_14_14_lc_trk_g0_3
T_14_14_wire_logic_cluster/lc_2/in_1

T_17_21_wire_logic_cluster/lc_2/out
T_17_21_lc_trk_g0_2
T_17_21_input_2_2
T_17_21_wire_logic_cluster/lc_2/in_2

T_17_21_wire_logic_cluster/lc_2/out
T_17_18_sp4_v_t_44
T_17_14_sp4_v_t_37
T_14_14_sp4_h_l_6
T_10_14_sp4_h_l_9
T_6_14_sp4_h_l_0
T_2_14_sp4_h_l_8
T_1_10_sp4_v_t_45
T_1_6_sp4_v_t_46
T_0_6_span4_horz_40
T_0_6_lc_trk_g1_0
T_0_6_wire_io_cluster/io_1/D_OUT_0

End 

Net : RTD.adc_state_0
T_6_15_wire_logic_cluster/lc_0/out
T_3_15_sp12_h_l_0
T_10_15_lc_trk_g0_0
T_10_15_wire_logic_cluster/lc_0/in_0

T_6_15_wire_logic_cluster/lc_0/out
T_7_15_sp4_h_l_0
T_10_11_sp4_v_t_37
T_10_13_lc_trk_g2_0
T_10_13_wire_logic_cluster/lc_5/in_3

T_6_15_wire_logic_cluster/lc_0/out
T_7_15_sp4_h_l_0
T_10_11_sp4_v_t_37
T_10_14_lc_trk_g1_5
T_10_14_wire_logic_cluster/lc_3/in_3

T_6_15_wire_logic_cluster/lc_0/out
T_7_16_lc_trk_g3_0
T_7_16_wire_logic_cluster/lc_6/in_1

T_6_15_wire_logic_cluster/lc_0/out
T_7_15_sp4_h_l_0
T_10_11_sp4_v_t_37
T_10_14_lc_trk_g1_5
T_10_14_wire_logic_cluster/lc_4/in_0

T_6_15_wire_logic_cluster/lc_0/out
T_7_16_lc_trk_g3_0
T_7_16_input_2_7
T_7_16_wire_logic_cluster/lc_7/in_2

T_6_15_wire_logic_cluster/lc_0/out
T_7_15_lc_trk_g1_0
T_7_15_wire_logic_cluster/lc_4/in_3

T_6_15_wire_logic_cluster/lc_0/out
T_7_15_lc_trk_g1_0
T_7_15_wire_logic_cluster/lc_1/in_0

T_6_15_wire_logic_cluster/lc_0/out
T_7_15_lc_trk_g1_0
T_7_15_wire_logic_cluster/lc_7/in_0

T_6_15_wire_logic_cluster/lc_0/out
T_7_15_sp4_h_l_0
T_9_15_lc_trk_g2_5
T_9_15_wire_logic_cluster/lc_2/in_1

T_6_15_wire_logic_cluster/lc_0/out
T_7_15_sp4_h_l_0
T_9_15_lc_trk_g3_5
T_9_15_wire_logic_cluster/lc_5/in_1

T_6_15_wire_logic_cluster/lc_0/out
T_7_16_lc_trk_g3_0
T_7_16_wire_logic_cluster/lc_1/in_0

T_6_15_wire_logic_cluster/lc_0/out
T_7_16_lc_trk_g3_0
T_7_16_wire_logic_cluster/lc_4/in_3

T_6_15_wire_logic_cluster/lc_0/out
T_7_15_sp4_h_l_0
T_10_11_sp4_v_t_37
T_9_14_lc_trk_g2_5
T_9_14_wire_logic_cluster/lc_3/in_0

T_6_15_wire_logic_cluster/lc_0/out
T_7_15_sp4_h_l_0
T_10_11_sp4_v_t_37
T_9_14_lc_trk_g2_5
T_9_14_wire_logic_cluster/lc_6/in_3

T_6_15_wire_logic_cluster/lc_0/out
T_7_11_sp4_v_t_36
T_7_13_lc_trk_g2_1
T_7_13_wire_logic_cluster/lc_7/in_0

T_6_15_wire_logic_cluster/lc_0/out
T_7_15_lc_trk_g1_0
T_7_15_wire_logic_cluster/lc_5/in_0

T_6_15_wire_logic_cluster/lc_0/out
T_3_15_sp12_h_l_0
T_12_15_sp4_h_l_11
T_11_11_sp4_v_t_46
T_11_13_lc_trk_g2_3
T_11_13_wire_logic_cluster/lc_7/in_0

T_6_15_wire_logic_cluster/lc_0/out
T_3_15_sp12_h_l_0
T_12_15_sp4_h_l_11
T_11_11_sp4_v_t_46
T_11_13_lc_trk_g2_3
T_11_13_wire_logic_cluster/lc_1/in_0

T_6_15_wire_logic_cluster/lc_0/out
T_3_15_sp12_h_l_0
T_12_15_sp4_h_l_11
T_11_11_sp4_v_t_46
T_11_13_lc_trk_g2_3
T_11_13_wire_logic_cluster/lc_5/in_0

T_6_15_wire_logic_cluster/lc_0/out
T_7_16_lc_trk_g3_0
T_7_16_input_2_5
T_7_16_wire_logic_cluster/lc_5/in_2

T_6_15_wire_logic_cluster/lc_0/out
T_3_15_sp12_h_l_0
T_12_15_sp4_h_l_11
T_11_11_sp4_v_t_46
T_11_13_lc_trk_g2_3
T_11_13_wire_logic_cluster/lc_0/in_1

T_6_15_wire_logic_cluster/lc_0/out
T_3_15_sp12_h_l_0
T_12_15_sp4_h_l_11
T_11_11_sp4_v_t_46
T_11_13_lc_trk_g2_3
T_11_13_wire_logic_cluster/lc_2/in_1

T_6_15_wire_logic_cluster/lc_0/out
T_3_15_sp12_h_l_0
T_12_15_sp4_h_l_11
T_11_11_sp4_v_t_46
T_11_13_lc_trk_g2_3
T_11_13_wire_logic_cluster/lc_6/in_1

T_6_15_wire_logic_cluster/lc_0/out
T_7_11_sp4_v_t_36
T_8_11_sp4_h_l_1
T_11_11_sp4_v_t_43
T_11_13_lc_trk_g2_6
T_11_13_input_2_4
T_11_13_wire_logic_cluster/lc_4/in_2

T_6_15_wire_logic_cluster/lc_0/out
T_3_15_sp12_h_l_0
T_12_15_sp4_h_l_11
T_11_11_sp4_v_t_46
T_11_13_lc_trk_g2_3
T_11_13_input_2_3
T_11_13_wire_logic_cluster/lc_3/in_2

T_6_15_wire_logic_cluster/lc_0/out
T_7_15_sp4_h_l_0
T_10_11_sp4_v_t_37
T_10_14_lc_trk_g1_5
T_10_14_wire_logic_cluster/lc_6/in_0

T_6_15_wire_logic_cluster/lc_0/out
T_7_15_sp4_h_l_0
T_10_11_sp4_v_t_37
T_10_14_lc_trk_g1_5
T_10_14_wire_logic_cluster/lc_0/in_0

T_6_15_wire_logic_cluster/lc_0/out
T_6_14_lc_trk_g0_0
T_6_14_wire_logic_cluster/lc_4/in_0

T_6_15_wire_logic_cluster/lc_0/out
T_7_15_lc_trk_g1_0
T_7_15_wire_logic_cluster/lc_3/in_0

T_6_15_wire_logic_cluster/lc_0/out
T_7_16_lc_trk_g3_0
T_7_16_wire_logic_cluster/lc_2/in_1

T_6_15_wire_logic_cluster/lc_0/out
T_7_15_sp4_h_l_0
T_10_11_sp4_v_t_37
T_10_13_lc_trk_g2_0
T_10_13_wire_logic_cluster/lc_0/in_0

T_6_15_wire_logic_cluster/lc_0/out
T_7_16_lc_trk_g3_0
T_7_16_wire_logic_cluster/lc_3/in_0

T_6_15_wire_logic_cluster/lc_0/out
T_6_16_lc_trk_g0_0
T_6_16_wire_logic_cluster/lc_4/in_0

T_6_15_wire_logic_cluster/lc_0/out
T_7_15_lc_trk_g1_0
T_7_15_wire_logic_cluster/lc_0/in_1

End 

Net : n22_adj_1607_cascade_
T_10_18_wire_logic_cluster/lc_3/ltout
T_10_18_wire_logic_cluster/lc_4/in_2

End 

Net : n19_adj_1606_cascade_
T_10_18_wire_logic_cluster/lc_2/ltout
T_10_18_wire_logic_cluster/lc_3/in_2

End 

Net : cmd_rdadctmp_17_adj_1506
T_12_11_wire_logic_cluster/lc_1/out
T_12_8_sp12_v_t_22
T_12_14_lc_trk_g2_5
T_12_14_input_2_1
T_12_14_wire_logic_cluster/lc_1/in_2

T_12_11_wire_logic_cluster/lc_1/out
T_12_11_lc_trk_g3_1
T_12_11_wire_logic_cluster/lc_7/in_1

T_12_11_wire_logic_cluster/lc_1/out
T_12_11_lc_trk_g3_1
T_12_11_wire_logic_cluster/lc_1/in_3

End 

Net : RTD.n7_cascade_
T_7_16_wire_logic_cluster/lc_2/ltout
T_7_16_wire_logic_cluster/lc_3/in_2

End 

Net : n16_adj_1681
T_15_21_wire_logic_cluster/lc_1/out
T_16_21_sp4_h_l_2
T_19_17_sp4_v_t_39
T_19_18_lc_trk_g2_7
T_19_18_input_2_1
T_19_18_wire_logic_cluster/lc_1/in_2

End 

Net : RTD.adc_state_3_N_1114_1
T_7_14_wire_logic_cluster/lc_2/out
T_7_13_sp4_v_t_36
T_7_16_lc_trk_g1_4
T_7_16_wire_logic_cluster/lc_2/in_3

T_7_14_wire_logic_cluster/lc_2/out
T_7_15_lc_trk_g1_2
T_7_15_wire_logic_cluster/lc_6/in_3

End 

Net : wdtick_cnt_2
T_19_11_wire_logic_cluster/lc_2/out
T_19_11_lc_trk_g1_2
T_19_11_wire_logic_cluster/lc_2/in_1

T_19_11_wire_logic_cluster/lc_2/out
T_18_12_lc_trk_g0_2
T_18_12_wire_logic_cluster/lc_0/in_0

End 

Net : n27
T_16_14_wire_logic_cluster/lc_3/out
T_16_14_lc_trk_g0_3
T_16_14_wire_logic_cluster/lc_0/in_1

End 

Net : secclk_cnt_10
T_15_14_wire_logic_cluster/lc_2/out
T_16_13_sp4_v_t_37
T_16_14_lc_trk_g2_5
T_16_14_input_2_3
T_16_14_wire_logic_cluster/lc_3/in_2

T_15_14_wire_logic_cluster/lc_2/out
T_15_14_lc_trk_g1_2
T_15_14_wire_logic_cluster/lc_2/in_1

End 

Net : n12610_cascade_
T_15_17_wire_logic_cluster/lc_4/ltout
T_15_17_wire_logic_cluster/lc_5/in_2

End 

Net : buf_data_iac_8
T_25_26_wire_bram/ram/RDATA_5
T_25_23_sp4_v_t_44
T_22_23_sp4_h_l_3
T_21_19_sp4_v_t_38
T_20_20_lc_trk_g2_6
T_20_20_wire_logic_cluster/lc_1/in_1

End 

Net : buf_dds0_10
T_13_22_wire_logic_cluster/lc_7/out
T_13_21_sp4_v_t_46
T_14_21_sp4_h_l_4
T_15_21_lc_trk_g2_4
T_15_21_wire_logic_cluster/lc_1/in_1

T_13_22_wire_logic_cluster/lc_7/out
T_13_19_sp4_v_t_38
T_14_23_sp4_h_l_9
T_15_23_lc_trk_g2_1
T_15_23_wire_logic_cluster/lc_0/in_3

T_13_22_wire_logic_cluster/lc_7/out
T_13_22_lc_trk_g1_7
T_13_22_wire_logic_cluster/lc_7/in_3

End 

Net : n14
T_15_16_wire_logic_cluster/lc_0/out
T_16_13_sp4_v_t_41
T_16_14_lc_trk_g3_1
T_16_14_wire_logic_cluster/lc_1/in_3

End 

Net : secclk_cnt_21
T_15_15_wire_logic_cluster/lc_5/out
T_16_14_sp4_v_t_43
T_15_16_lc_trk_g0_6
T_15_16_wire_logic_cluster/lc_0/in_0

T_15_15_wire_logic_cluster/lc_5/out
T_15_15_lc_trk_g1_5
T_15_15_wire_logic_cluster/lc_5/in_1

End 

Net : buf_data_iac_0
T_25_14_wire_bram/ram/RDATA_5
T_25_14_sp4_h_l_9
T_24_14_sp4_v_t_44
T_21_18_sp4_h_l_9
T_20_18_lc_trk_g1_1
T_20_18_wire_logic_cluster/lc_3/in_1

End 

Net : buf_dds0_4
T_16_16_wire_logic_cluster/lc_5/out
T_16_14_sp4_v_t_39
T_16_10_sp4_v_t_40
T_15_11_lc_trk_g3_0
T_15_11_wire_logic_cluster/lc_6/in_1

T_16_16_wire_logic_cluster/lc_5/out
T_16_16_sp12_h_l_1
T_15_16_sp12_v_t_22
T_15_24_lc_trk_g3_1
T_15_24_wire_logic_cluster/lc_5/in_3

T_16_16_wire_logic_cluster/lc_5/out
T_16_16_lc_trk_g3_5
T_16_16_wire_logic_cluster/lc_5/in_1

End 

Net : data_idxvec_6
T_13_17_wire_logic_cluster/lc_6/out
T_14_15_sp4_v_t_40
T_15_19_sp4_h_l_11
T_19_19_sp4_h_l_2
T_20_19_lc_trk_g2_2
T_20_19_wire_logic_cluster/lc_2/in_0

T_13_17_wire_logic_cluster/lc_6/out
T_13_17_lc_trk_g2_6
T_13_17_input_2_6
T_13_17_wire_logic_cluster/lc_6/in_2

End 

Net : n22392
T_18_23_wire_logic_cluster/lc_5/out
T_18_19_sp4_v_t_47
T_19_19_sp4_h_l_10
T_19_19_lc_trk_g0_7
T_19_19_wire_logic_cluster/lc_5/in_0

End 

Net : n22389_cascade_
T_18_23_wire_logic_cluster/lc_4/ltout
T_18_23_wire_logic_cluster/lc_5/in_2

End 

Net : ADC_VDC.genclk.n26_adj_1448
T_24_14_wire_logic_cluster/lc_5/out
T_24_13_lc_trk_g1_5
T_24_13_wire_logic_cluster/lc_1/in_1

End 

Net : n10
T_17_15_wire_logic_cluster/lc_4/out
T_16_14_lc_trk_g2_4
T_16_14_wire_logic_cluster/lc_1/in_1

End 

Net : ADC_VDC.genclk.t0on_5
T_26_13_wire_logic_cluster/lc_5/out
T_25_13_sp4_h_l_2
T_24_13_sp4_v_t_39
T_24_14_lc_trk_g2_7
T_24_14_input_2_5
T_24_14_wire_logic_cluster/lc_5/in_2

T_26_13_wire_logic_cluster/lc_5/out
T_26_13_lc_trk_g1_5
T_26_13_wire_logic_cluster/lc_5/in_1

End 

Net : ADC_VDC.genclk.n21597
T_24_13_wire_logic_cluster/lc_1/out
T_24_12_lc_trk_g0_1
T_24_12_wire_logic_cluster/lc_2/in_1

End 

Net : secclk_cnt_9
T_15_14_wire_logic_cluster/lc_1/out
T_16_11_sp4_v_t_43
T_17_15_sp4_h_l_6
T_17_15_lc_trk_g0_3
T_17_15_wire_logic_cluster/lc_4/in_1

T_15_14_wire_logic_cluster/lc_1/out
T_15_14_lc_trk_g3_1
T_15_14_wire_logic_cluster/lc_1/in_1

End 

Net : ADC_VDC.genclk.n6
T_24_12_wire_logic_cluster/lc_2/out
T_23_12_lc_trk_g2_2
T_23_12_wire_logic_cluster/lc_3/cen

End 

Net : ADC_VDC.avg_cnt_11
T_14_13_wire_logic_cluster/lc_3/out
T_13_13_lc_trk_g2_3
T_13_13_wire_logic_cluster/lc_0/in_3

T_14_13_wire_logic_cluster/lc_3/out
T_14_13_lc_trk_g1_3
T_14_13_wire_logic_cluster/lc_3/in_1

End 

Net : cmd_rdadcbuf_17
T_12_14_wire_logic_cluster/lc_1/out
T_12_14_sp4_h_l_7
T_12_14_lc_trk_g0_2
T_12_14_wire_logic_cluster/lc_1/in_1

T_12_14_wire_logic_cluster/lc_1/out
T_13_13_lc_trk_g2_1
T_13_13_wire_logic_cluster/lc_2/in_3

End 

Net : ADC_VDC.n19862
T_12_14_wire_logic_cluster/lc_4/cout
T_12_14_wire_logic_cluster/lc_5/in_3

Net : ADC_VAC.n12803
T_9_19_wire_logic_cluster/lc_1/out
T_9_16_sp12_v_t_22
T_9_21_lc_trk_g2_6
T_9_21_wire_logic_cluster/lc_3/in_3

T_9_19_wire_logic_cluster/lc_1/out
T_9_16_sp12_v_t_22
T_9_19_sp4_v_t_42
T_9_20_lc_trk_g2_2
T_9_20_wire_logic_cluster/lc_0/cen

T_9_19_wire_logic_cluster/lc_1/out
T_9_16_sp12_v_t_22
T_9_19_sp4_v_t_42
T_9_20_lc_trk_g2_2
T_9_20_wire_logic_cluster/lc_0/cen

T_9_19_wire_logic_cluster/lc_1/out
T_9_16_sp12_v_t_22
T_9_19_sp4_v_t_42
T_9_20_lc_trk_g2_2
T_9_20_wire_logic_cluster/lc_0/cen

T_9_19_wire_logic_cluster/lc_1/out
T_9_16_sp12_v_t_22
T_9_19_sp4_v_t_42
T_9_20_lc_trk_g2_2
T_9_20_wire_logic_cluster/lc_0/cen

T_9_19_wire_logic_cluster/lc_1/out
T_9_16_sp12_v_t_22
T_9_19_sp4_v_t_42
T_9_20_lc_trk_g2_2
T_9_20_wire_logic_cluster/lc_0/cen

T_9_19_wire_logic_cluster/lc_1/out
T_9_16_sp12_v_t_22
T_9_19_sp4_v_t_42
T_9_20_lc_trk_g2_2
T_9_20_wire_logic_cluster/lc_0/cen

T_9_19_wire_logic_cluster/lc_1/out
T_9_16_sp12_v_t_22
T_9_19_sp4_v_t_42
T_9_20_lc_trk_g2_2
T_9_20_wire_logic_cluster/lc_0/cen

T_9_19_wire_logic_cluster/lc_1/out
T_9_16_sp12_v_t_22
T_9_19_sp4_v_t_42
T_9_20_lc_trk_g2_2
T_9_20_wire_logic_cluster/lc_0/cen

End 

Net : DTRIG_N_958_adj_1493
T_10_22_wire_logic_cluster/lc_1/out
T_10_18_sp4_v_t_39
T_9_19_lc_trk_g2_7
T_9_19_wire_logic_cluster/lc_1/in_0

T_10_22_wire_logic_cluster/lc_1/out
T_10_18_sp4_v_t_39
T_10_20_lc_trk_g3_2
T_10_20_wire_logic_cluster/lc_2/in_1

T_10_22_wire_logic_cluster/lc_1/out
T_10_22_lc_trk_g3_1
T_10_22_wire_logic_cluster/lc_3/in_1

T_10_22_wire_logic_cluster/lc_1/out
T_10_22_lc_trk_g3_1
T_10_22_wire_logic_cluster/lc_7/in_1

T_10_22_wire_logic_cluster/lc_1/out
T_9_21_lc_trk_g2_1
T_9_21_wire_logic_cluster/lc_4/in_1

T_10_22_wire_logic_cluster/lc_1/out
T_9_21_lc_trk_g2_1
T_9_21_wire_logic_cluster/lc_3/in_0

T_10_22_wire_logic_cluster/lc_1/out
T_10_22_lc_trk_g3_1
T_10_22_input_2_6
T_10_22_wire_logic_cluster/lc_6/in_2

T_10_22_wire_logic_cluster/lc_1/out
T_10_18_sp4_v_t_39
T_10_20_lc_trk_g2_2
T_10_20_input_2_4
T_10_20_wire_logic_cluster/lc_4/in_2

T_10_22_wire_logic_cluster/lc_1/out
T_9_22_lc_trk_g3_1
T_9_22_wire_logic_cluster/lc_0/in_0

T_10_22_wire_logic_cluster/lc_1/out
T_10_22_lc_trk_g3_1
T_10_22_wire_logic_cluster/lc_1/in_1

T_10_22_wire_logic_cluster/lc_1/out
T_10_21_lc_trk_g0_1
T_10_21_wire_logic_cluster/lc_2/in_1

T_10_22_wire_logic_cluster/lc_1/out
T_10_22_lc_trk_g3_1
T_10_22_input_2_2
T_10_22_wire_logic_cluster/lc_2/in_2

End 

Net : ADC_VAC.n15052
T_9_21_wire_logic_cluster/lc_3/out
T_10_20_sp4_v_t_39
T_7_20_sp4_h_l_8
T_9_20_lc_trk_g3_5
T_9_20_wire_logic_cluster/lc_5/s_r

T_9_21_wire_logic_cluster/lc_3/out
T_10_20_sp4_v_t_39
T_7_20_sp4_h_l_8
T_9_20_lc_trk_g3_5
T_9_20_wire_logic_cluster/lc_5/s_r

T_9_21_wire_logic_cluster/lc_3/out
T_10_20_sp4_v_t_39
T_7_20_sp4_h_l_8
T_9_20_lc_trk_g3_5
T_9_20_wire_logic_cluster/lc_5/s_r

T_9_21_wire_logic_cluster/lc_3/out
T_10_20_sp4_v_t_39
T_7_20_sp4_h_l_8
T_9_20_lc_trk_g3_5
T_9_20_wire_logic_cluster/lc_5/s_r

T_9_21_wire_logic_cluster/lc_3/out
T_10_20_sp4_v_t_39
T_7_20_sp4_h_l_8
T_9_20_lc_trk_g3_5
T_9_20_wire_logic_cluster/lc_5/s_r

T_9_21_wire_logic_cluster/lc_3/out
T_10_20_sp4_v_t_39
T_7_20_sp4_h_l_8
T_9_20_lc_trk_g3_5
T_9_20_wire_logic_cluster/lc_5/s_r

T_9_21_wire_logic_cluster/lc_3/out
T_10_20_sp4_v_t_39
T_7_20_sp4_h_l_8
T_9_20_lc_trk_g3_5
T_9_20_wire_logic_cluster/lc_5/s_r

T_9_21_wire_logic_cluster/lc_3/out
T_10_20_sp4_v_t_39
T_7_20_sp4_h_l_8
T_9_20_lc_trk_g3_5
T_9_20_wire_logic_cluster/lc_5/s_r

End 

Net : ADC_VDC.n13276
T_13_9_wire_logic_cluster/lc_5/out
T_13_5_sp4_v_t_47
T_13_9_sp4_v_t_43
T_13_10_lc_trk_g3_3
T_13_10_wire_logic_cluster/lc_0/cen

End 

Net : buf_data_iac_16
T_25_18_wire_bram/ram/RDATA_5
T_25_15_sp4_v_t_44
T_22_19_sp4_h_l_9
T_18_19_sp4_h_l_0
T_19_19_lc_trk_g2_0
T_19_19_wire_logic_cluster/lc_3/in_1

End 

Net : ADC_VDC.n10309_cascade_
T_13_9_wire_logic_cluster/lc_4/ltout
T_13_9_wire_logic_cluster/lc_5/in_2

End 

Net : n19954
T_19_13_wire_logic_cluster/lc_6/cout
T_19_13_wire_logic_cluster/lc_7/in_3

Net : acadc_skipcnt_13
T_17_26_wire_logic_cluster/lc_4/out
T_17_22_sp4_v_t_45
T_14_22_sp4_h_l_2
T_16_22_lc_trk_g3_7
T_16_22_wire_logic_cluster/lc_1/in_1

T_17_26_wire_logic_cluster/lc_4/out
T_17_26_lc_trk_g3_4
T_17_26_wire_logic_cluster/lc_4/in_1

End 

Net : ADC_VDC.n16_adj_1450
T_14_10_wire_logic_cluster/lc_3/out
T_14_10_lc_trk_g1_3
T_14_10_wire_logic_cluster/lc_0/cen

End 

Net : ADC_VDC.n18
T_14_10_wire_logic_cluster/lc_5/out
T_14_10_lc_trk_g1_5
T_14_10_wire_logic_cluster/lc_3/in_3

End 

Net : n19826
T_13_18_wire_logic_cluster/lc_5/cout
T_13_18_wire_logic_cluster/lc_6/in_3

Net : n19975
T_15_15_wire_logic_cluster/lc_3/cout
T_15_15_wire_logic_cluster/lc_4/in_3

Net : secclk_cnt_12
T_15_14_wire_logic_cluster/lc_4/out
T_15_13_sp4_v_t_40
T_15_16_lc_trk_g0_0
T_15_16_input_2_0
T_15_16_wire_logic_cluster/lc_0/in_2

T_15_14_wire_logic_cluster/lc_4/out
T_15_14_lc_trk_g3_4
T_15_14_wire_logic_cluster/lc_4/in_1

End 

Net : adc_state_0_adj_1460
T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_9_19_lc_trk_g2_4
T_9_19_wire_logic_cluster/lc_1/in_1

T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_9_21_lc_trk_g2_4
T_9_21_wire_logic_cluster/lc_4/in_0

T_9_22_wire_logic_cluster/lc_0/out
T_10_22_lc_trk_g1_0
T_10_22_wire_logic_cluster/lc_4/in_3

T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_9_21_lc_trk_g2_4
T_9_21_wire_logic_cluster/lc_7/in_1

T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_9_21_lc_trk_g2_4
T_9_21_wire_logic_cluster/lc_2/in_0

T_9_22_wire_logic_cluster/lc_0/out
T_9_22_sp4_h_l_5
T_12_18_sp4_v_t_46
T_12_14_sp4_v_t_42
T_11_17_lc_trk_g3_2
T_11_17_wire_logic_cluster/lc_3/in_0

T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_11_22_sp4_h_l_7
T_14_18_sp4_v_t_42
T_13_21_lc_trk_g3_2
T_13_21_wire_logic_cluster/lc_7/in_0

T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_11_18_sp4_h_l_6
T_14_14_sp4_v_t_37
T_14_16_lc_trk_g2_0
T_14_16_wire_logic_cluster/lc_4/in_0

T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_11_18_sp4_h_l_6
T_14_14_sp4_v_t_37
T_14_18_lc_trk_g0_0
T_14_18_wire_logic_cluster/lc_0/in_0

T_9_22_wire_logic_cluster/lc_0/out
T_9_22_sp4_h_l_5
T_12_18_sp4_v_t_46
T_12_14_sp4_v_t_42
T_11_16_lc_trk_g0_7
T_11_16_wire_logic_cluster/lc_0/in_1

T_9_22_wire_logic_cluster/lc_0/out
T_9_22_sp4_h_l_5
T_12_18_sp4_v_t_46
T_12_14_sp4_v_t_42
T_11_16_lc_trk_g0_7
T_11_16_wire_logic_cluster/lc_6/in_1

T_9_22_wire_logic_cluster/lc_0/out
T_9_22_sp4_h_l_5
T_12_18_sp4_v_t_46
T_12_14_sp4_v_t_42
T_12_17_lc_trk_g0_2
T_12_17_input_2_6
T_12_17_wire_logic_cluster/lc_6/in_2

T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_11_22_sp4_h_l_7
T_14_18_sp4_v_t_42
T_13_21_lc_trk_g3_2
T_13_21_wire_logic_cluster/lc_6/in_1

T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_11_22_sp4_h_l_7
T_14_18_sp4_v_t_42
T_13_21_lc_trk_g3_2
T_13_21_wire_logic_cluster/lc_0/in_1

T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_11_22_sp4_h_l_7
T_14_18_sp4_v_t_42
T_13_19_lc_trk_g3_2
T_13_19_wire_logic_cluster/lc_0/in_1

T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_11_18_sp4_h_l_6
T_14_14_sp4_v_t_37
T_14_16_lc_trk_g2_0
T_14_16_wire_logic_cluster/lc_1/in_1

T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_11_22_sp4_h_l_7
T_14_18_sp4_v_t_42
T_13_21_lc_trk_g3_2
T_13_21_wire_logic_cluster/lc_2/in_1

T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_11_22_sp4_h_l_7
T_14_18_sp4_v_t_42
T_13_21_lc_trk_g3_2
T_13_21_wire_logic_cluster/lc_4/in_1

T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_11_22_sp4_h_l_7
T_14_18_sp4_v_t_42
T_13_21_lc_trk_g3_2
T_13_21_input_2_1
T_13_21_wire_logic_cluster/lc_1/in_2

T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_11_18_sp4_h_l_6
T_15_18_sp4_h_l_2
T_14_18_lc_trk_g1_2
T_14_18_input_2_5
T_14_18_wire_logic_cluster/lc_5/in_2

T_9_22_wire_logic_cluster/lc_0/out
T_9_22_sp4_h_l_5
T_12_18_sp4_v_t_46
T_12_14_sp4_v_t_42
T_11_17_lc_trk_g3_2
T_11_17_wire_logic_cluster/lc_4/in_3

T_9_22_wire_logic_cluster/lc_0/out
T_10_22_lc_trk_g1_0
T_10_22_wire_logic_cluster/lc_6/in_3

T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_11_22_sp4_h_l_7
T_14_18_sp4_v_t_42
T_13_19_lc_trk_g3_2
T_13_19_wire_logic_cluster/lc_6/in_3

T_9_22_wire_logic_cluster/lc_0/out
T_9_22_sp4_h_l_5
T_12_18_sp4_v_t_46
T_11_19_lc_trk_g3_6
T_11_19_wire_logic_cluster/lc_7/in_0

T_9_22_wire_logic_cluster/lc_0/out
T_9_22_sp4_h_l_5
T_12_18_sp4_v_t_40
T_12_19_lc_trk_g3_0
T_12_19_wire_logic_cluster/lc_5/in_0

T_9_22_wire_logic_cluster/lc_0/out
T_9_22_sp4_h_l_5
T_12_18_sp4_v_t_46
T_11_19_lc_trk_g3_6
T_11_19_wire_logic_cluster/lc_3/in_0

T_9_22_wire_logic_cluster/lc_0/out
T_9_22_sp4_h_l_5
T_12_18_sp4_v_t_46
T_11_19_lc_trk_g3_6
T_11_19_wire_logic_cluster/lc_5/in_0

T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_10_14_sp4_v_t_41
T_9_18_lc_trk_g1_4
T_9_18_wire_logic_cluster/lc_7/in_0

T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_10_14_sp4_v_t_41
T_9_18_lc_trk_g1_4
T_9_18_wire_logic_cluster/lc_3/in_0

T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_10_14_sp4_v_t_41
T_9_18_lc_trk_g1_4
T_9_18_wire_logic_cluster/lc_5/in_0

T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_11_18_sp4_h_l_6
T_11_18_lc_trk_g0_3
T_11_18_wire_logic_cluster/lc_5/in_0

T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_11_18_sp4_h_l_6
T_11_18_lc_trk_g0_3
T_11_18_wire_logic_cluster/lc_1/in_0

T_9_22_wire_logic_cluster/lc_0/out
T_9_22_sp4_h_l_5
T_12_18_sp4_v_t_46
T_12_21_lc_trk_g1_6
T_12_21_wire_logic_cluster/lc_0/in_1

T_9_22_wire_logic_cluster/lc_0/out
T_9_22_sp4_h_l_5
T_12_18_sp4_v_t_40
T_12_19_lc_trk_g3_0
T_12_19_wire_logic_cluster/lc_4/in_1

T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_10_14_sp4_v_t_36
T_10_17_lc_trk_g0_4
T_10_17_wire_logic_cluster/lc_7/in_1

T_9_22_wire_logic_cluster/lc_0/out
T_9_22_sp4_h_l_5
T_12_18_sp4_v_t_46
T_12_21_lc_trk_g1_6
T_12_21_wire_logic_cluster/lc_4/in_1

T_9_22_wire_logic_cluster/lc_0/out
T_9_22_sp4_h_l_5
T_12_18_sp4_v_t_46
T_11_19_lc_trk_g3_6
T_11_19_wire_logic_cluster/lc_6/in_1

T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_10_14_sp4_v_t_41
T_9_18_lc_trk_g1_4
T_9_18_wire_logic_cluster/lc_0/in_1

T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_10_14_sp4_v_t_41
T_9_18_lc_trk_g1_4
T_9_18_wire_logic_cluster/lc_4/in_1

T_9_22_wire_logic_cluster/lc_0/out
T_9_22_sp4_h_l_5
T_12_18_sp4_v_t_40
T_12_22_lc_trk_g0_5
T_12_22_input_2_1
T_12_22_wire_logic_cluster/lc_1/in_2

T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_11_18_sp4_h_l_6
T_11_18_lc_trk_g0_3
T_11_18_wire_logic_cluster/lc_2/in_1

T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_11_18_sp4_h_l_6
T_11_18_lc_trk_g0_3
T_11_18_wire_logic_cluster/lc_6/in_1

T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_11_22_sp4_h_l_7
T_12_22_lc_trk_g3_7
T_12_22_wire_logic_cluster/lc_3/in_1

T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_11_18_sp4_h_l_6
T_10_18_lc_trk_g1_6
T_10_18_wire_logic_cluster/lc_6/in_1

T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_11_18_sp4_h_l_6
T_11_18_lc_trk_g0_3
T_11_18_wire_logic_cluster/lc_0/in_1

T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_11_18_sp4_h_l_6
T_11_18_lc_trk_g0_3
T_11_18_wire_logic_cluster/lc_4/in_1

T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_11_18_sp4_h_l_6
T_10_18_lc_trk_g1_6
T_10_18_input_2_5
T_10_18_wire_logic_cluster/lc_5/in_2

T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_10_14_sp4_v_t_41
T_9_18_lc_trk_g1_4
T_9_18_wire_logic_cluster/lc_6/in_3

T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_10_20_lc_trk_g2_1
T_10_20_wire_logic_cluster/lc_7/in_0

T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_9_19_lc_trk_g2_4
T_9_19_wire_logic_cluster/lc_5/in_1

T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_9_19_lc_trk_g2_4
T_9_19_wire_logic_cluster/lc_7/in_1

T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_9_19_lc_trk_g2_4
T_9_19_wire_logic_cluster/lc_3/in_1

T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_10_19_lc_trk_g3_4
T_10_19_wire_logic_cluster/lc_0/in_1

T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_10_19_lc_trk_g3_4
T_10_19_wire_logic_cluster/lc_4/in_1

T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_10_19_lc_trk_g3_4
T_10_19_wire_logic_cluster/lc_2/in_1

T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_9_19_lc_trk_g2_4
T_9_19_input_2_6
T_9_19_wire_logic_cluster/lc_6/in_2

T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_9_19_lc_trk_g2_4
T_9_19_input_2_0
T_9_19_wire_logic_cluster/lc_0/in_2

T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_9_19_lc_trk_g2_4
T_9_19_input_2_2
T_9_19_wire_logic_cluster/lc_2/in_2

T_9_22_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_36
T_10_20_lc_trk_g2_1
T_10_20_wire_logic_cluster/lc_4/in_3

T_9_22_wire_logic_cluster/lc_0/out
T_10_21_lc_trk_g2_0
T_10_21_wire_logic_cluster/lc_2/in_0

T_9_22_wire_logic_cluster/lc_0/out
T_10_22_lc_trk_g1_0
T_10_22_wire_logic_cluster/lc_1/in_0

T_9_22_wire_logic_cluster/lc_0/out
T_10_21_lc_trk_g3_0
T_10_21_wire_logic_cluster/lc_4/in_1

T_9_22_wire_logic_cluster/lc_0/out
T_10_21_lc_trk_g2_0
T_10_21_wire_logic_cluster/lc_1/in_1

T_9_22_wire_logic_cluster/lc_0/out
T_10_21_lc_trk_g2_0
T_10_21_wire_logic_cluster/lc_3/in_1

T_9_22_wire_logic_cluster/lc_0/out
T_9_22_lc_trk_g0_0
T_9_22_input_2_0
T_9_22_wire_logic_cluster/lc_0/in_2

T_9_22_wire_logic_cluster/lc_0/out
T_10_21_lc_trk_g2_0
T_10_21_input_2_0
T_10_21_wire_logic_cluster/lc_0/in_2

T_9_22_wire_logic_cluster/lc_0/out
T_10_22_lc_trk_g1_0
T_10_22_wire_logic_cluster/lc_2/in_3

T_9_22_wire_logic_cluster/lc_0/out
T_10_21_lc_trk_g3_0
T_10_21_wire_logic_cluster/lc_6/in_3

End 

Net : data_idxvec_15
T_13_18_wire_logic_cluster/lc_7/out
T_14_17_sp4_v_t_47
T_14_19_lc_trk_g3_2
T_14_19_wire_logic_cluster/lc_3/in_0

T_13_18_wire_logic_cluster/lc_7/out
T_13_18_lc_trk_g1_7
T_13_18_wire_logic_cluster/lc_7/in_1

End 

Net : CLK_DDS.n9
T_15_12_wire_logic_cluster/lc_6/out
T_13_12_sp4_h_l_9
T_9_12_sp4_h_l_0
T_8_12_sp4_v_t_43
T_7_13_lc_trk_g3_3
T_7_13_wire_logic_cluster/lc_5/cen

T_15_12_wire_logic_cluster/lc_6/out
T_6_12_sp12_h_l_0
T_10_12_lc_trk_g1_3
T_10_12_wire_logic_cluster/lc_2/cen

End 

Net : VAC_OSR1
T_13_22_wire_logic_cluster/lc_6/out
T_14_19_sp4_v_t_37
T_14_15_sp4_v_t_38
T_14_16_lc_trk_g2_6
T_14_16_wire_logic_cluster/lc_7/in_3

T_13_22_wire_logic_cluster/lc_6/out
T_13_22_lc_trk_g2_6
T_13_22_wire_logic_cluster/lc_6/in_0

T_13_22_wire_logic_cluster/lc_6/out
T_13_16_sp12_v_t_23
T_2_28_sp12_h_l_0
T_0_28_span4_horz_1
T_0_28_span4_vert_t_12
T_0_30_lc_trk_g0_0
T_0_30_wire_io_cluster/io_0/D_OUT_0

End 

Net : n17_adj_1665
T_14_16_wire_logic_cluster/lc_7/out
T_12_16_sp12_h_l_1
T_18_16_lc_trk_g0_6
T_18_16_wire_logic_cluster/lc_1/in_1

End 

Net : data_idxvec_3
T_13_17_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_39
T_15_20_sp4_h_l_2
T_19_20_sp4_h_l_2
T_19_20_lc_trk_g1_7
T_19_20_wire_logic_cluster/lc_4/in_0

T_13_17_wire_logic_cluster/lc_3/out
T_13_17_lc_trk_g1_3
T_13_17_wire_logic_cluster/lc_3/in_1

End 

Net : wdtick_cnt_3
T_19_11_wire_logic_cluster/lc_3/out
T_19_11_lc_trk_g1_3
T_19_11_wire_logic_cluster/lc_3/in_1

T_19_11_wire_logic_cluster/lc_3/out
T_18_11_lc_trk_g2_3
T_18_11_wire_logic_cluster/lc_2/in_3

End 

Net : n16_adj_1651
T_15_21_wire_logic_cluster/lc_0/out
T_12_21_sp12_h_l_0
T_20_21_lc_trk_g1_3
T_20_21_input_2_0
T_20_21_wire_logic_cluster/lc_0/in_2

End 

Net : n22398
T_15_19_wire_logic_cluster/lc_1/out
T_11_19_sp12_h_l_1
T_19_19_lc_trk_g1_2
T_19_19_wire_logic_cluster/lc_4/in_1

End 

Net : n22395_cascade_
T_15_19_wire_logic_cluster/lc_0/ltout
T_15_19_wire_logic_cluster/lc_1/in_2

End 

Net : RTD.adc_state_1
T_7_16_wire_logic_cluster/lc_3/out
T_7_13_sp4_v_t_46
T_8_13_sp4_h_l_11
T_11_13_sp4_v_t_46
T_10_15_lc_trk_g2_3
T_10_15_wire_logic_cluster/lc_0/in_1

T_7_16_wire_logic_cluster/lc_3/out
T_7_13_sp4_v_t_46
T_8_13_sp4_h_l_11
T_10_13_lc_trk_g3_6
T_10_13_wire_logic_cluster/lc_5/in_0

T_7_16_wire_logic_cluster/lc_3/out
T_7_13_sp4_v_t_46
T_8_13_sp4_h_l_11
T_10_13_lc_trk_g3_6
T_10_13_wire_logic_cluster/lc_7/in_0

T_7_16_wire_logic_cluster/lc_3/out
T_7_16_lc_trk_g0_3
T_7_16_wire_logic_cluster/lc_6/in_3

T_7_16_wire_logic_cluster/lc_3/out
T_7_16_lc_trk_g0_3
T_7_16_wire_logic_cluster/lc_0/in_1

T_7_16_wire_logic_cluster/lc_3/out
T_7_13_sp4_v_t_46
T_8_13_sp4_h_l_11
T_11_13_sp4_v_t_46
T_10_15_lc_trk_g2_3
T_10_15_wire_logic_cluster/lc_6/in_1

T_7_16_wire_logic_cluster/lc_3/out
T_7_13_sp4_v_t_46
T_8_13_sp4_h_l_11
T_11_13_sp4_v_t_46
T_10_14_lc_trk_g3_6
T_10_14_wire_logic_cluster/lc_4/in_3

T_7_16_wire_logic_cluster/lc_3/out
T_7_16_lc_trk_g1_3
T_7_16_wire_logic_cluster/lc_7/in_3

T_7_16_wire_logic_cluster/lc_3/out
T_7_13_sp4_v_t_46
T_8_13_sp4_h_l_11
T_10_13_lc_trk_g3_6
T_10_13_wire_logic_cluster/lc_2/in_3

T_7_16_wire_logic_cluster/lc_3/out
T_7_15_sp4_v_t_38
T_8_15_sp4_h_l_3
T_9_15_lc_trk_g3_3
T_9_15_wire_logic_cluster/lc_2/in_0

T_7_16_wire_logic_cluster/lc_3/out
T_7_12_sp4_v_t_43
T_7_13_lc_trk_g2_3
T_7_13_wire_logic_cluster/lc_4/in_3

T_7_16_wire_logic_cluster/lc_3/out
T_7_15_sp4_v_t_38
T_8_15_sp4_h_l_3
T_9_15_lc_trk_g3_3
T_9_15_wire_logic_cluster/lc_5/in_3

T_7_16_wire_logic_cluster/lc_3/out
T_7_16_sp4_h_l_11
T_10_12_sp4_v_t_40
T_9_14_lc_trk_g1_5
T_9_14_wire_logic_cluster/lc_5/in_3

T_7_16_wire_logic_cluster/lc_3/out
T_7_16_lc_trk_g0_3
T_7_16_wire_logic_cluster/lc_4/in_1

T_7_16_wire_logic_cluster/lc_3/out
T_7_12_sp4_v_t_43
T_7_13_lc_trk_g2_3
T_7_13_wire_logic_cluster/lc_6/in_1

T_7_16_wire_logic_cluster/lc_3/out
T_7_16_sp4_h_l_11
T_10_12_sp4_v_t_40
T_9_14_lc_trk_g1_5
T_9_14_wire_logic_cluster/lc_3/in_1

T_7_16_wire_logic_cluster/lc_3/out
T_7_16_sp4_h_l_11
T_10_12_sp4_v_t_40
T_9_14_lc_trk_g1_5
T_9_14_input_2_6
T_9_14_wire_logic_cluster/lc_6/in_2

T_7_16_wire_logic_cluster/lc_3/out
T_7_15_lc_trk_g1_3
T_7_15_wire_logic_cluster/lc_5/in_3

T_7_16_wire_logic_cluster/lc_3/out
T_7_13_sp4_v_t_46
T_8_13_sp4_h_l_11
T_11_13_sp4_v_t_46
T_10_14_lc_trk_g3_6
T_10_14_wire_logic_cluster/lc_6/in_1

T_7_16_wire_logic_cluster/lc_3/out
T_7_13_sp4_v_t_46
T_8_13_sp4_h_l_11
T_11_13_sp4_v_t_46
T_10_14_lc_trk_g3_6
T_10_14_wire_logic_cluster/lc_0/in_1

T_7_16_wire_logic_cluster/lc_3/out
T_7_16_lc_trk_g1_3
T_7_16_wire_logic_cluster/lc_5/in_3

T_7_16_wire_logic_cluster/lc_3/out
T_7_16_lc_trk_g1_3
T_7_16_wire_logic_cluster/lc_2/in_0

T_7_16_wire_logic_cluster/lc_3/out
T_7_13_sp4_v_t_46
T_8_13_sp4_h_l_11
T_10_13_lc_trk_g3_6
T_10_13_wire_logic_cluster/lc_0/in_1

T_7_16_wire_logic_cluster/lc_3/out
T_7_16_sp4_h_l_11
T_6_16_lc_trk_g0_3
T_6_16_wire_logic_cluster/lc_4/in_1

End 

Net : n21240
T_14_15_wire_logic_cluster/lc_3/out
T_15_14_sp4_v_t_39
T_15_17_lc_trk_g0_7
T_15_17_input_2_1
T_15_17_wire_logic_cluster/lc_1/in_2

End 

Net : n22593_cascade_
T_14_15_wire_logic_cluster/lc_2/ltout
T_14_15_wire_logic_cluster/lc_3/in_2

End 

Net : ADC_VDC.genclk.t0on_3
T_26_13_wire_logic_cluster/lc_3/out
T_26_10_sp4_v_t_46
T_23_14_sp4_h_l_4
T_24_14_lc_trk_g2_4
T_24_14_wire_logic_cluster/lc_5/in_3

T_26_13_wire_logic_cluster/lc_3/out
T_26_13_lc_trk_g1_3
T_26_13_wire_logic_cluster/lc_3/in_1

End 

Net : cmd_rdadctmp_20_adj_1503
T_13_12_wire_logic_cluster/lc_1/out
T_13_10_sp4_v_t_47
T_12_14_lc_trk_g2_2
T_12_14_input_2_4
T_12_14_wire_logic_cluster/lc_4/in_2

T_13_12_wire_logic_cluster/lc_1/out
T_13_10_sp4_v_t_47
T_13_14_lc_trk_g0_2
T_13_14_wire_logic_cluster/lc_7/in_3

T_13_12_wire_logic_cluster/lc_1/out
T_13_12_lc_trk_g3_1
T_13_12_wire_logic_cluster/lc_1/in_1

End 

Net : secclk_cnt_5
T_15_13_wire_logic_cluster/lc_5/out
T_16_13_sp4_h_l_10
T_17_13_lc_trk_g3_2
T_17_13_wire_logic_cluster/lc_4/in_3

T_15_13_wire_logic_cluster/lc_5/out
T_15_13_lc_trk_g1_5
T_15_13_wire_logic_cluster/lc_5/in_1

End 

Net : ADC_VDC.n19861
T_12_14_wire_logic_cluster/lc_3/cout
T_12_14_wire_logic_cluster/lc_4/in_3

Net : adc_state_1_adj_1459
T_10_22_wire_logic_cluster/lc_2/out
T_10_18_sp4_v_t_41
T_9_19_lc_trk_g3_1
T_9_19_wire_logic_cluster/lc_1/in_3

T_10_22_wire_logic_cluster/lc_2/out
T_10_18_sp4_v_t_41
T_10_20_lc_trk_g3_4
T_10_20_wire_logic_cluster/lc_2/in_3

T_10_22_wire_logic_cluster/lc_2/out
T_10_22_lc_trk_g0_2
T_10_22_wire_logic_cluster/lc_3/in_3

T_10_22_wire_logic_cluster/lc_2/out
T_10_22_lc_trk_g0_2
T_10_22_wire_logic_cluster/lc_7/in_3

T_10_22_wire_logic_cluster/lc_2/out
T_9_21_lc_trk_g3_2
T_9_21_wire_logic_cluster/lc_5/in_0

T_10_22_wire_logic_cluster/lc_2/out
T_10_22_lc_trk_g0_2
T_10_22_wire_logic_cluster/lc_6/in_0

T_10_22_wire_logic_cluster/lc_2/out
T_9_21_lc_trk_g3_2
T_9_21_wire_logic_cluster/lc_2/in_3

T_10_22_wire_logic_cluster/lc_2/out
T_10_18_sp4_v_t_41
T_10_20_lc_trk_g3_4
T_10_20_wire_logic_cluster/lc_4/in_1

T_10_22_wire_logic_cluster/lc_2/out
T_10_22_lc_trk_g0_2
T_10_22_wire_logic_cluster/lc_2/in_0

T_10_22_wire_logic_cluster/lc_2/out
T_9_22_lc_trk_g3_2
T_9_22_wire_logic_cluster/lc_0/in_1

T_10_22_wire_logic_cluster/lc_2/out
T_10_22_lc_trk_g0_2
T_10_22_wire_logic_cluster/lc_1/in_3

T_10_22_wire_logic_cluster/lc_2/out
T_10_21_lc_trk_g1_2
T_10_21_wire_logic_cluster/lc_2/in_3

End 

Net : n19953
T_19_13_wire_logic_cluster/lc_5/cout
T_19_13_wire_logic_cluster/lc_6/in_3

Net : RTD.n7889
T_10_13_wire_logic_cluster/lc_5/out
T_8_13_sp4_h_l_7
T_7_13_sp4_v_t_42
T_6_14_lc_trk_g3_2
T_6_14_wire_logic_cluster/lc_4/in_1

T_10_13_wire_logic_cluster/lc_5/out
T_8_13_sp4_h_l_7
T_7_13_sp4_v_t_42
T_6_15_lc_trk_g0_7
T_6_15_wire_logic_cluster/lc_2/in_1

End 

Net : RTD.n18092
T_6_14_wire_logic_cluster/lc_4/out
T_6_15_lc_trk_g1_4
T_6_15_wire_logic_cluster/lc_0/in_1

End 

Net : comm_buf_5_7
T_22_13_wire_logic_cluster/lc_1/out
T_22_10_sp4_v_t_42
T_19_14_sp4_h_l_7
T_20_14_lc_trk_g3_7
T_20_14_wire_logic_cluster/lc_4/in_0

End 

Net : comm_buf_0_2
T_19_18_wire_logic_cluster/lc_6/out
T_19_17_sp4_v_t_44
T_16_17_sp4_h_l_9
T_12_17_sp4_h_l_5
T_11_17_lc_trk_g1_5
T_11_17_wire_logic_cluster/lc_0/in_0

T_19_18_wire_logic_cluster/lc_6/out
T_10_18_sp12_h_l_0
T_9_18_sp4_h_l_1
T_12_18_sp4_v_t_36
T_13_22_sp4_h_l_7
T_13_22_lc_trk_g1_2
T_13_22_input_2_7
T_13_22_wire_logic_cluster/lc_7/in_2

T_19_18_wire_logic_cluster/lc_6/out
T_19_17_sp4_v_t_44
T_20_21_sp4_h_l_9
T_16_21_sp4_h_l_0
T_12_21_sp4_h_l_3
T_13_21_lc_trk_g2_3
T_13_21_wire_logic_cluster/lc_3/in_0

T_19_18_wire_logic_cluster/lc_6/out
T_19_17_sp4_v_t_44
T_20_21_sp4_h_l_9
T_16_21_sp4_h_l_0
T_15_21_sp4_v_t_37
T_14_23_lc_trk_g0_0
T_14_23_input_2_2
T_14_23_wire_logic_cluster/lc_2/in_2

T_19_18_wire_logic_cluster/lc_6/out
T_19_17_sp4_v_t_44
T_20_17_sp4_h_l_9
T_21_17_lc_trk_g3_1
T_21_17_wire_logic_cluster/lc_0/in_0

T_19_18_wire_logic_cluster/lc_6/out
T_19_17_sp4_v_t_44
T_20_21_sp4_h_l_9
T_16_21_sp4_h_l_0
T_17_21_lc_trk_g2_0
T_17_21_input_2_6
T_17_21_wire_logic_cluster/lc_6/in_2

T_19_18_wire_logic_cluster/lc_6/out
T_19_17_sp4_v_t_44
T_16_17_sp4_h_l_9
T_12_17_sp4_h_l_5
T_11_17_lc_trk_g1_5
T_11_17_input_2_2
T_11_17_wire_logic_cluster/lc_2/in_2

T_19_18_wire_logic_cluster/lc_6/out
T_19_17_sp4_v_t_44
T_20_21_sp4_h_l_9
T_16_21_sp4_h_l_0
T_15_21_lc_trk_g0_0
T_15_21_input_2_4
T_15_21_wire_logic_cluster/lc_4/in_2

T_19_18_wire_logic_cluster/lc_6/out
T_20_16_sp4_v_t_40
T_21_20_sp4_h_l_5
T_21_20_lc_trk_g0_0
T_21_20_input_2_2
T_21_20_wire_logic_cluster/lc_2/in_2

End 

Net : acadc_skipcnt_0
T_17_24_wire_logic_cluster/lc_0/out
T_17_24_lc_trk_g0_0
T_17_24_input_2_0
T_17_24_wire_logic_cluster/lc_0/in_2

T_17_24_wire_logic_cluster/lc_0/out
T_18_24_sp4_h_l_0
T_17_20_sp4_v_t_40
T_17_21_lc_trk_g3_0
T_17_21_wire_logic_cluster/lc_1/in_0

End 

Net : n19825
T_13_18_wire_logic_cluster/lc_4/cout
T_13_18_wire_logic_cluster/lc_5/in_3

Net : n21671
T_16_19_wire_logic_cluster/lc_7/out
T_15_19_sp4_h_l_6
T_18_15_sp4_v_t_43
T_18_16_lc_trk_g2_3
T_18_16_input_2_3
T_18_16_wire_logic_cluster/lc_3/in_2

End 

Net : n19974
T_15_15_wire_logic_cluster/lc_2/cout
T_15_15_wire_logic_cluster/lc_3/in_3

Net : data_idxvec_13
T_13_18_wire_logic_cluster/lc_5/out
T_14_18_sp4_h_l_10
T_17_18_sp4_v_t_47
T_16_19_lc_trk_g3_7
T_16_19_wire_logic_cluster/lc_7/in_3

T_13_18_wire_logic_cluster/lc_5/out
T_13_18_lc_trk_g2_5
T_13_18_input_2_5
T_13_18_wire_logic_cluster/lc_5/in_2

End 

Net : n10902_cascade_
T_13_16_wire_logic_cluster/lc_3/ltout
T_13_16_wire_logic_cluster/lc_4/in_2

End 

Net : ADC_VDC.cmd_rdadctmp_23
T_15_12_wire_logic_cluster/lc_2/out
T_13_12_sp4_h_l_1
T_12_12_sp4_v_t_36
T_12_14_lc_trk_g2_1
T_12_14_input_2_7
T_12_14_wire_logic_cluster/lc_7/in_2

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_lc_trk_g2_2
T_15_12_wire_logic_cluster/lc_2/in_0

End 

Net : RTD.n21387
T_7_15_wire_logic_cluster/lc_6/out
T_6_15_lc_trk_g2_6
T_6_15_wire_logic_cluster/lc_2/in_0

End 

Net : buf_dds1_1
T_17_19_wire_logic_cluster/lc_6/out
T_18_17_sp4_v_t_40
T_15_21_sp4_h_l_5
T_15_21_lc_trk_g1_0
T_15_21_wire_logic_cluster/lc_0/in_1

T_17_19_wire_logic_cluster/lc_6/out
T_17_19_sp4_h_l_1
T_13_19_sp4_h_l_4
T_12_19_sp4_v_t_47
T_12_20_lc_trk_g3_7
T_12_20_wire_logic_cluster/lc_1/in_3

T_17_19_wire_logic_cluster/lc_6/out
T_17_19_lc_trk_g0_6
T_17_19_input_2_6
T_17_19_wire_logic_cluster/lc_6/in_2

End 

Net : buf_adcdata_vac_12
T_14_18_wire_logic_cluster/lc_5/out
T_14_18_sp12_h_l_1
T_25_18_sp12_v_t_22
T_25_22_lc_trk_g2_1
T_25_22_wire_bram/ram/WDATA_1

T_14_18_wire_logic_cluster/lc_5/out
T_14_18_lc_trk_g3_5
T_14_18_wire_logic_cluster/lc_3/in_1

T_14_18_wire_logic_cluster/lc_5/out
T_14_18_lc_trk_g3_5
T_14_18_wire_logic_cluster/lc_5/in_1

End 

Net : buf_adcdata_iac_12
T_14_23_wire_logic_cluster/lc_3/out
T_14_22_sp12_v_t_22
T_15_22_sp12_h_l_1
T_25_22_lc_trk_g1_6
T_25_22_wire_bram/ram/WDATA_5

T_14_23_wire_logic_cluster/lc_3/out
T_15_20_sp4_v_t_47
T_15_16_sp4_v_t_43
T_15_18_lc_trk_g3_6
T_15_18_wire_logic_cluster/lc_6/in_1

T_14_23_wire_logic_cluster/lc_3/out
T_14_23_lc_trk_g3_3
T_14_23_wire_logic_cluster/lc_3/in_3

End 

Net : buf_adcdata_iac_16
T_13_24_wire_logic_cluster/lc_4/out
T_14_24_sp12_h_l_0
T_25_12_sp12_v_t_23
T_25_18_lc_trk_g3_4
T_25_18_wire_bram/ram/WDATA_5

T_13_24_wire_logic_cluster/lc_4/out
T_13_23_sp4_v_t_40
T_14_23_sp4_h_l_10
T_18_23_sp4_h_l_6
T_18_23_lc_trk_g1_3
T_18_23_input_2_4
T_18_23_wire_logic_cluster/lc_4/in_2

T_13_24_wire_logic_cluster/lc_4/out
T_13_24_lc_trk_g0_4
T_13_24_input_2_4
T_13_24_wire_logic_cluster/lc_4/in_2

End 

Net : buf_adcdata_iac_13
T_16_22_wire_logic_cluster/lc_3/out
T_16_21_sp12_v_t_22
T_17_21_sp12_h_l_1
T_25_21_lc_trk_g1_2
T_25_21_wire_bram/ram/WDATA_13

T_16_22_wire_logic_cluster/lc_3/out
T_16_19_sp4_v_t_46
T_16_15_sp4_v_t_46
T_16_18_lc_trk_g1_6
T_16_18_input_2_1
T_16_18_wire_logic_cluster/lc_1/in_2

T_16_22_wire_logic_cluster/lc_3/out
T_16_19_sp4_v_t_46
T_16_22_lc_trk_g1_6
T_16_22_input_2_3
T_16_22_wire_logic_cluster/lc_3/in_2

End 

Net : n16_adj_1640
T_16_20_wire_logic_cluster/lc_0/out
T_13_20_sp12_h_l_0
T_19_20_lc_trk_g0_7
T_19_20_wire_logic_cluster/lc_2/in_1

End 

Net : wdtick_cnt_4
T_19_11_wire_logic_cluster/lc_4/out
T_19_11_lc_trk_g1_4
T_19_11_wire_logic_cluster/lc_4/in_1

T_19_11_wire_logic_cluster/lc_4/out
T_18_11_lc_trk_g3_4
T_18_11_wire_logic_cluster/lc_2/in_1

End 

Net : buf_adcdata_iac_7
T_10_18_wire_logic_cluster/lc_7/out
T_10_15_sp4_v_t_38
T_10_11_sp4_v_t_46
T_7_11_sp4_h_l_5
T_8_11_lc_trk_g2_5
T_8_11_wire_bram/ram/WDATA_13

T_10_18_wire_logic_cluster/lc_7/out
T_9_18_lc_trk_g2_7
T_9_18_wire_logic_cluster/lc_2/in_1

T_10_18_wire_logic_cluster/lc_7/out
T_10_18_lc_trk_g1_7
T_10_18_wire_logic_cluster/lc_7/in_3

End 

Net : n14_adj_1541
T_20_18_wire_logic_cluster/lc_1/out
T_21_16_sp4_v_t_46
T_18_16_sp4_h_l_11
T_14_16_sp4_h_l_11
T_10_16_sp4_h_l_2
T_13_16_sp4_v_t_39
T_13_17_lc_trk_g3_7
T_13_17_wire_logic_cluster/lc_0/in_0

T_20_18_wire_logic_cluster/lc_1/out
T_21_18_sp4_h_l_2
T_17_18_sp4_h_l_2
T_16_18_sp4_v_t_45
T_16_20_lc_trk_g3_0
T_16_20_wire_logic_cluster/lc_3/in_0

T_20_18_wire_logic_cluster/lc_1/out
T_21_18_sp4_h_l_2
T_17_18_sp4_h_l_2
T_16_18_sp4_v_t_39
T_15_19_lc_trk_g2_7
T_15_19_wire_logic_cluster/lc_7/in_0

T_20_18_wire_logic_cluster/lc_1/out
T_21_18_sp4_h_l_2
T_20_18_sp4_v_t_39
T_19_21_lc_trk_g2_7
T_19_21_wire_logic_cluster/lc_7/in_0

End 

Net : n22575_cascade_
T_13_16_wire_logic_cluster/lc_0/ltout
T_13_16_wire_logic_cluster/lc_1/in_2

End 

Net : ADC_VDC.genclk.n28_adj_1447
T_24_14_wire_logic_cluster/lc_3/out
T_24_13_lc_trk_g0_3
T_24_13_wire_logic_cluster/lc_1/in_0

End 

Net : n22578
T_13_16_wire_logic_cluster/lc_1/out
T_12_16_sp4_h_l_10
T_16_16_sp4_h_l_10
T_19_16_sp4_v_t_47
T_19_19_lc_trk_g1_7
T_19_19_wire_logic_cluster/lc_5/in_1

End 

Net : ADC_VDC.genclk.t0on_14
T_26_14_wire_logic_cluster/lc_6/out
T_25_14_sp4_h_l_4
T_24_14_lc_trk_g1_4
T_24_14_wire_logic_cluster/lc_3/in_0

T_26_14_wire_logic_cluster/lc_6/out
T_26_14_lc_trk_g1_6
T_26_14_wire_logic_cluster/lc_6/in_1

End 

Net : cmd_rdadcbuf_16
T_12_14_wire_logic_cluster/lc_0/out
T_12_14_lc_trk_g3_0
T_12_14_wire_logic_cluster/lc_0/in_1

T_12_14_wire_logic_cluster/lc_0/out
T_13_14_lc_trk_g0_0
T_13_14_wire_logic_cluster/lc_5/in_1

End 

Net : acadc_skipcnt_4
T_17_25_wire_logic_cluster/lc_3/out
T_17_22_sp4_v_t_46
T_17_18_sp4_v_t_39
T_16_20_lc_trk_g0_2
T_16_20_input_2_6
T_16_20_wire_logic_cluster/lc_6/in_2

T_17_25_wire_logic_cluster/lc_3/out
T_17_25_lc_trk_g1_3
T_17_25_wire_logic_cluster/lc_3/in_1

End 

Net : ADC_VDC.bit_cnt_7
T_17_12_wire_logic_cluster/lc_7/out
T_16_12_lc_trk_g2_7
T_16_12_wire_logic_cluster/lc_1/in_0

T_17_12_wire_logic_cluster/lc_7/out
T_16_12_lc_trk_g2_7
T_16_12_wire_logic_cluster/lc_0/in_3

T_17_12_wire_logic_cluster/lc_7/out
T_17_12_lc_trk_g1_7
T_17_12_wire_logic_cluster/lc_7/in_1

End 

Net : ADC_VDC.n11494_cascade_
T_16_12_wire_logic_cluster/lc_1/ltout
T_16_12_wire_logic_cluster/lc_2/in_2

End 

Net : n26_adj_1656
T_16_14_wire_logic_cluster/lc_4/out
T_16_14_lc_trk_g0_4
T_16_14_wire_logic_cluster/lc_0/in_0

End 

Net : ADC_VDC.bit_cnt_6
T_17_12_wire_logic_cluster/lc_6/out
T_16_12_lc_trk_g2_6
T_16_12_wire_logic_cluster/lc_1/in_1

T_17_12_wire_logic_cluster/lc_6/out
T_16_12_lc_trk_g2_6
T_16_12_wire_logic_cluster/lc_0/in_0

T_17_12_wire_logic_cluster/lc_6/out
T_17_12_lc_trk_g1_6
T_17_12_wire_logic_cluster/lc_6/in_1

End 

Net : secclk_cnt_2
T_15_13_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g2_2
T_16_14_wire_logic_cluster/lc_4/in_0

T_15_13_wire_logic_cluster/lc_2/out
T_15_13_lc_trk_g1_2
T_15_13_wire_logic_cluster/lc_2/in_1

End 

Net : secclk_cnt_6
T_15_13_wire_logic_cluster/lc_6/out
T_16_14_lc_trk_g3_6
T_16_14_wire_logic_cluster/lc_3/in_0

T_15_13_wire_logic_cluster/lc_6/out
T_15_13_lc_trk_g1_6
T_15_13_wire_logic_cluster/lc_6/in_1

End 

Net : secclk_cnt_17
T_15_15_wire_logic_cluster/lc_1/out
T_15_15_sp4_h_l_7
T_17_15_lc_trk_g3_2
T_17_15_wire_logic_cluster/lc_4/in_3

T_15_15_wire_logic_cluster/lc_1/out
T_15_15_lc_trk_g3_1
T_15_15_wire_logic_cluster/lc_1/in_1

End 

Net : n23_adj_1675
T_19_22_wire_logic_cluster/lc_0/out
T_19_20_sp4_v_t_45
T_19_16_sp4_v_t_41
T_19_17_lc_trk_g3_1
T_19_17_input_2_4
T_19_17_wire_logic_cluster/lc_4/in_2

End 

Net : n16_adj_1645
T_13_20_wire_logic_cluster/lc_6/out
T_14_18_sp4_v_t_40
T_15_18_sp4_h_l_10
T_17_18_lc_trk_g3_7
T_17_18_wire_logic_cluster/lc_1/in_1

End 

Net : ADC_VDC.n19860
T_12_14_wire_logic_cluster/lc_2/cout
T_12_14_wire_logic_cluster/lc_3/in_3

Net : n14_adj_1573
T_17_17_wire_logic_cluster/lc_3/out
T_18_14_sp4_v_t_47
T_18_18_sp4_v_t_43
T_15_18_sp4_h_l_0
T_11_18_sp4_h_l_3
T_13_18_lc_trk_g3_6
T_13_18_wire_logic_cluster/lc_3/in_0

T_17_17_wire_logic_cluster/lc_3/out
T_17_13_sp4_v_t_43
T_16_15_lc_trk_g1_6
T_16_15_wire_logic_cluster/lc_2/in_3

End 

Net : ADC_VDC.bit_cnt_5
T_17_12_wire_logic_cluster/lc_5/out
T_16_12_lc_trk_g2_5
T_16_12_input_2_1
T_16_12_wire_logic_cluster/lc_1/in_2

T_17_12_wire_logic_cluster/lc_5/out
T_16_12_lc_trk_g2_5
T_16_12_wire_logic_cluster/lc_0/in_1

T_17_12_wire_logic_cluster/lc_5/out
T_17_12_lc_trk_g1_5
T_17_12_wire_logic_cluster/lc_5/in_1

End 

Net : ADC_VDC.genclk.t0on_9
T_26_14_wire_logic_cluster/lc_1/out
T_25_14_sp4_h_l_10
T_24_14_lc_trk_g0_2
T_24_14_wire_logic_cluster/lc_3/in_1

T_26_14_wire_logic_cluster/lc_1/out
T_26_14_lc_trk_g2_1
T_26_14_input_2_1
T_26_14_wire_logic_cluster/lc_1/in_2

End 

Net : n19952
T_19_13_wire_logic_cluster/lc_4/cout
T_19_13_wire_logic_cluster/lc_5/in_3

Net : ADC_VDC.genclk.t0on_13
T_26_14_wire_logic_cluster/lc_5/out
T_25_14_sp4_h_l_2
T_24_14_lc_trk_g1_2
T_24_14_wire_logic_cluster/lc_5/in_0

T_26_14_wire_logic_cluster/lc_5/out
T_26_14_lc_trk_g0_5
T_26_14_input_2_5
T_26_14_wire_logic_cluster/lc_5/in_2

End 

Net : n23_adj_1685
T_21_20_wire_logic_cluster/lc_4/out
T_22_18_sp4_v_t_36
T_19_18_sp4_h_l_1
T_19_18_lc_trk_g1_4
T_19_18_wire_logic_cluster/lc_4/in_1

End 

Net : secclk_cnt_13
T_15_14_wire_logic_cluster/lc_5/out
T_16_14_lc_trk_g0_5
T_16_14_wire_logic_cluster/lc_4/in_1

T_15_14_wire_logic_cluster/lc_5/out
T_15_14_lc_trk_g1_5
T_15_14_wire_logic_cluster/lc_5/in_1

End 

Net : n16_adj_1624
T_19_22_wire_logic_cluster/lc_1/out
T_20_19_sp4_v_t_43
T_21_19_sp4_h_l_6
T_20_19_lc_trk_g1_6
T_20_19_wire_logic_cluster/lc_4/in_1

End 

Net : buf_adcdata_iac_5
T_12_17_wire_logic_cluster/lc_2/out
T_12_17_lc_trk_g2_2
T_12_17_wire_logic_cluster/lc_5/in_1

T_12_17_wire_logic_cluster/lc_2/out
T_12_13_sp4_v_t_41
T_13_13_sp4_h_l_9
T_9_13_sp4_h_l_5
T_8_13_lc_trk_g0_5
T_8_13_wire_bram/ram/WDATA_13

T_12_17_wire_logic_cluster/lc_2/out
T_12_17_lc_trk_g2_2
T_12_17_wire_logic_cluster/lc_2/in_0

End 

Net : secclk_cnt_14
T_15_14_wire_logic_cluster/lc_6/out
T_16_14_lc_trk_g0_6
T_16_14_wire_logic_cluster/lc_3/in_1

T_15_14_wire_logic_cluster/lc_6/out
T_15_14_lc_trk_g1_6
T_15_14_wire_logic_cluster/lc_6/in_1

End 

Net : ADC_VDC.n21193
T_14_10_wire_logic_cluster/lc_7/out
T_14_10_lc_trk_g2_7
T_14_10_wire_logic_cluster/lc_6/in_3

T_14_10_wire_logic_cluster/lc_7/out
T_15_10_lc_trk_g1_7
T_15_10_wire_logic_cluster/lc_7/in_3

T_14_10_wire_logic_cluster/lc_7/out
T_13_9_lc_trk_g3_7
T_13_9_wire_logic_cluster/lc_5/in_3

End 

Net : dds_state_0_adj_1496
T_7_13_wire_logic_cluster/lc_1/out
T_8_13_sp4_h_l_2
T_12_13_sp4_h_l_2
T_15_9_sp4_v_t_39
T_15_12_lc_trk_g0_7
T_15_12_wire_logic_cluster/lc_4/in_1

T_7_13_wire_logic_cluster/lc_1/out
T_8_13_sp4_h_l_2
T_12_13_sp4_h_l_2
T_15_9_sp4_v_t_39
T_15_12_lc_trk_g0_7
T_15_12_wire_logic_cluster/lc_6/in_1

T_7_13_wire_logic_cluster/lc_1/out
T_8_13_sp4_h_l_2
T_12_13_sp4_h_l_2
T_15_9_sp4_v_t_39
T_15_12_lc_trk_g0_7
T_15_12_input_2_5
T_15_12_wire_logic_cluster/lc_5/in_2

T_7_13_wire_logic_cluster/lc_1/out
T_7_12_lc_trk_g0_1
T_7_12_wire_logic_cluster/lc_4/in_1

T_7_13_wire_logic_cluster/lc_1/out
T_7_11_sp4_v_t_47
T_8_15_sp4_h_l_10
T_12_15_sp4_h_l_6
T_14_15_lc_trk_g3_3
T_14_15_wire_logic_cluster/lc_1/in_3

T_7_13_wire_logic_cluster/lc_1/out
T_8_13_sp4_h_l_2
T_11_9_sp4_v_t_39
T_10_12_lc_trk_g2_7
T_10_12_wire_logic_cluster/lc_0/in_3

T_7_13_wire_logic_cluster/lc_1/out
T_8_13_sp4_h_l_2
T_11_9_sp4_v_t_39
T_11_12_lc_trk_g1_7
T_11_12_wire_logic_cluster/lc_3/in_3

T_7_13_wire_logic_cluster/lc_1/out
T_7_13_lc_trk_g3_1
T_7_13_wire_logic_cluster/lc_0/in_0

T_7_13_wire_logic_cluster/lc_1/out
T_7_13_lc_trk_g3_1
T_7_13_wire_logic_cluster/lc_1/in_1

T_7_13_wire_logic_cluster/lc_1/out
T_7_12_lc_trk_g0_1
T_7_12_wire_logic_cluster/lc_2/in_1

End 

Net : ADC_VDC.genclk.t0on_15
T_26_14_wire_logic_cluster/lc_7/out
T_25_14_sp4_h_l_6
T_24_14_lc_trk_g1_6
T_24_14_input_2_3
T_24_14_wire_logic_cluster/lc_3/in_2

T_26_14_wire_logic_cluster/lc_7/out
T_26_14_lc_trk_g2_7
T_26_14_wire_logic_cluster/lc_7/in_0

End 

Net : buf_dds1_13
T_12_19_wire_logic_cluster/lc_2/out
T_12_16_sp4_v_t_44
T_13_16_sp4_h_l_9
T_17_16_sp4_h_l_9
T_17_16_lc_trk_g1_4
T_17_16_wire_logic_cluster/lc_6/in_3

T_12_19_wire_logic_cluster/lc_2/out
T_11_20_lc_trk_g1_2
T_11_20_wire_logic_cluster/lc_3/in_0

T_12_19_wire_logic_cluster/lc_2/out
T_12_19_lc_trk_g0_2
T_12_19_input_2_2
T_12_19_wire_logic_cluster/lc_2/in_2

End 

Net : n19973
T_15_15_wire_logic_cluster/lc_1/cout
T_15_15_wire_logic_cluster/lc_2/in_3

Net : n19824
T_13_18_wire_logic_cluster/lc_3/cout
T_13_18_wire_logic_cluster/lc_4/in_3

Net : n16_adj_1664
T_17_16_wire_logic_cluster/lc_6/out
T_18_16_lc_trk_g1_6
T_18_16_wire_logic_cluster/lc_1/in_0

End 

Net : cmd_rdadctmp_19_adj_1504
T_12_11_wire_logic_cluster/lc_2/out
T_12_10_sp4_v_t_36
T_12_14_lc_trk_g1_1
T_12_14_wire_logic_cluster/lc_3/in_1

T_12_11_wire_logic_cluster/lc_2/out
T_12_11_lc_trk_g3_2
T_12_11_wire_logic_cluster/lc_2/in_3

T_12_11_wire_logic_cluster/lc_2/out
T_13_12_lc_trk_g2_2
T_13_12_wire_logic_cluster/lc_1/in_3

End 

Net : secclk_cnt_7
T_15_13_wire_logic_cluster/lc_7/out
T_16_14_lc_trk_g3_7
T_16_14_input_2_4
T_16_14_wire_logic_cluster/lc_4/in_2

T_15_13_wire_logic_cluster/lc_7/out
T_15_13_lc_trk_g3_7
T_15_13_wire_logic_cluster/lc_7/in_1

End 

Net : ADC_VDC.avg_cnt_6
T_14_12_wire_logic_cluster/lc_6/out
T_15_12_lc_trk_g1_6
T_15_12_input_2_3
T_15_12_wire_logic_cluster/lc_3/in_2

T_14_12_wire_logic_cluster/lc_6/out
T_14_12_lc_trk_g1_6
T_14_12_wire_logic_cluster/lc_6/in_1

End 

Net : ADC_VDC.genclk.t0on_8
T_26_14_wire_logic_cluster/lc_0/out
T_25_14_sp4_h_l_8
T_24_14_lc_trk_g0_0
T_24_14_wire_logic_cluster/lc_5/in_1

T_26_14_wire_logic_cluster/lc_0/out
T_26_14_lc_trk_g3_0
T_26_14_wire_logic_cluster/lc_0/in_1

End 

Net : wdtick_cnt_5
T_19_11_wire_logic_cluster/lc_5/out
T_19_11_lc_trk_g1_5
T_19_11_wire_logic_cluster/lc_5/in_1

T_19_11_wire_logic_cluster/lc_5/out
T_18_12_lc_trk_g0_5
T_18_12_wire_logic_cluster/lc_0/in_1

End 

Net : n11576_cascade_
T_20_12_wire_logic_cluster/lc_5/ltout
T_20_12_wire_logic_cluster/lc_6/in_2

End 

Net : buf_data_vac_8
T_25_26_wire_bram/ram/RDATA_1
T_25_20_sp12_v_t_23
T_25_18_sp4_v_t_47
T_25_14_sp4_v_t_47
T_22_14_sp4_h_l_10
T_21_14_lc_trk_g0_2
T_21_14_wire_logic_cluster/lc_0/in_0

End 

Net : SIG_DDS.n12895
T_20_23_wire_logic_cluster/lc_4/out
T_20_21_sp4_v_t_37
T_17_21_sp4_h_l_0
T_16_21_sp4_v_t_43
T_15_24_lc_trk_g3_3
T_15_24_wire_logic_cluster/lc_0/cen

T_20_23_wire_logic_cluster/lc_4/out
T_20_21_sp4_v_t_37
T_17_21_sp4_h_l_0
T_16_21_sp4_v_t_43
T_15_24_lc_trk_g3_3
T_15_24_wire_logic_cluster/lc_0/cen

T_20_23_wire_logic_cluster/lc_4/out
T_20_21_sp4_v_t_37
T_17_21_sp4_h_l_0
T_16_21_sp4_v_t_43
T_15_24_lc_trk_g3_3
T_15_24_wire_logic_cluster/lc_0/cen

T_20_23_wire_logic_cluster/lc_4/out
T_20_21_sp4_v_t_37
T_17_21_sp4_h_l_0
T_16_21_sp4_v_t_43
T_15_24_lc_trk_g3_3
T_15_24_wire_logic_cluster/lc_0/cen

T_20_23_wire_logic_cluster/lc_4/out
T_20_21_sp4_v_t_37
T_17_21_sp4_h_l_0
T_16_21_sp4_v_t_43
T_15_24_lc_trk_g3_3
T_15_24_wire_logic_cluster/lc_0/cen

T_20_23_wire_logic_cluster/lc_4/out
T_20_21_sp4_v_t_37
T_17_21_sp4_h_l_0
T_16_21_sp4_v_t_43
T_15_24_lc_trk_g3_3
T_15_24_wire_logic_cluster/lc_0/cen

T_20_23_wire_logic_cluster/lc_4/out
T_20_21_sp4_v_t_37
T_17_21_sp4_h_l_0
T_16_21_sp4_v_t_43
T_15_24_lc_trk_g3_3
T_15_24_wire_logic_cluster/lc_0/cen

T_20_23_wire_logic_cluster/lc_4/out
T_21_23_sp12_h_l_0
T_9_23_sp12_h_l_0
T_17_23_lc_trk_g1_3
T_17_23_wire_logic_cluster/lc_2/cen

T_20_23_wire_logic_cluster/lc_4/out
T_21_23_sp4_h_l_8
T_17_23_sp4_h_l_4
T_13_23_sp4_h_l_7
T_15_23_lc_trk_g2_2
T_15_23_wire_logic_cluster/lc_0/cen

T_20_23_wire_logic_cluster/lc_4/out
T_21_23_sp4_h_l_8
T_17_23_sp4_h_l_4
T_13_23_sp4_h_l_7
T_15_23_lc_trk_g2_2
T_15_23_wire_logic_cluster/lc_0/cen

T_20_23_wire_logic_cluster/lc_4/out
T_21_23_sp4_h_l_8
T_17_23_sp4_h_l_4
T_13_23_sp4_h_l_7
T_15_23_lc_trk_g2_2
T_15_23_wire_logic_cluster/lc_0/cen

T_20_23_wire_logic_cluster/lc_4/out
T_21_23_sp4_h_l_8
T_17_23_sp4_h_l_4
T_13_23_sp4_h_l_7
T_15_23_lc_trk_g2_2
T_15_23_wire_logic_cluster/lc_0/cen

T_20_23_wire_logic_cluster/lc_4/out
T_21_23_sp4_h_l_8
T_17_23_sp4_h_l_4
T_13_23_sp4_h_l_7
T_15_23_lc_trk_g2_2
T_15_23_wire_logic_cluster/lc_0/cen

T_20_23_wire_logic_cluster/lc_4/out
T_21_23_sp4_h_l_8
T_17_23_sp4_h_l_4
T_13_23_sp4_h_l_7
T_15_23_lc_trk_g2_2
T_15_23_wire_logic_cluster/lc_0/cen

T_20_23_wire_logic_cluster/lc_4/out
T_21_23_sp4_h_l_8
T_17_23_sp4_h_l_4
T_13_23_sp4_h_l_7
T_15_23_lc_trk_g2_2
T_15_23_wire_logic_cluster/lc_0/cen

T_20_23_wire_logic_cluster/lc_4/out
T_21_23_sp4_h_l_8
T_17_23_sp4_h_l_4
T_13_23_sp4_h_l_7
T_15_23_lc_trk_g2_2
T_15_23_wire_logic_cluster/lc_0/cen

End 

Net : acadc_skipcnt_8
T_17_25_wire_logic_cluster/lc_7/out
T_17_22_sp4_v_t_38
T_14_22_sp4_h_l_9
T_16_22_lc_trk_g2_4
T_16_22_wire_logic_cluster/lc_2/in_0

T_17_25_wire_logic_cluster/lc_7/out
T_17_25_lc_trk_g3_7
T_17_25_wire_logic_cluster/lc_7/in_1

End 

Net : ADC_VDC.bit_cnt_1
T_17_12_wire_logic_cluster/lc_1/out
T_16_12_lc_trk_g3_1
T_16_12_wire_logic_cluster/lc_1/in_3

T_17_12_wire_logic_cluster/lc_1/out
T_17_10_sp4_v_t_47
T_14_10_sp4_h_l_10
T_15_10_lc_trk_g3_2
T_15_10_wire_logic_cluster/lc_0/in_3

T_17_12_wire_logic_cluster/lc_1/out
T_17_12_lc_trk_g3_1
T_17_12_wire_logic_cluster/lc_1/in_1

End 

Net : buf_cfgRTD_7
T_14_15_wire_logic_cluster/lc_6/out
T_14_15_sp4_h_l_1
T_14_15_lc_trk_g0_4
T_14_15_wire_logic_cluster/lc_2/in_0

T_14_15_wire_logic_cluster/lc_6/out
T_14_15_sp4_h_l_1
T_14_15_lc_trk_g0_4
T_14_15_wire_logic_cluster/lc_6/in_0

T_14_15_wire_logic_cluster/lc_6/out
T_12_15_sp4_h_l_9
T_11_15_lc_trk_g1_1
T_11_15_wire_logic_cluster/lc_1/in_1

T_14_15_wire_logic_cluster/lc_6/out
T_12_15_sp4_h_l_9
T_11_15_lc_trk_g1_1
T_11_15_wire_logic_cluster/lc_0/in_0

T_14_15_wire_logic_cluster/lc_6/out
T_13_15_sp4_h_l_4
T_12_11_sp4_v_t_44
T_11_13_lc_trk_g0_2
T_11_13_input_2_6
T_11_13_wire_logic_cluster/lc_6/in_2

End 

Net : n21368
T_21_21_wire_logic_cluster/lc_1/out
T_21_22_lc_trk_g1_1
T_21_22_input_2_2
T_21_22_wire_logic_cluster/lc_2/in_2

End 

Net : n20_adj_1667
T_17_16_wire_logic_cluster/lc_7/out
T_18_16_lc_trk_g1_7
T_18_16_input_2_0
T_18_16_wire_logic_cluster/lc_0/in_2

End 

Net : ADC_VDC.genclk.t0on_11
T_26_14_wire_logic_cluster/lc_3/out
T_24_14_sp4_h_l_3
T_24_14_lc_trk_g0_6
T_24_14_wire_logic_cluster/lc_3/in_3

T_26_14_wire_logic_cluster/lc_3/out
T_26_14_lc_trk_g0_3
T_26_14_input_2_3
T_26_14_wire_logic_cluster/lc_3/in_2

End 

Net : ADC_VDC.genclk.t0on_6
T_26_13_wire_logic_cluster/lc_6/out
T_25_13_sp4_h_l_4
T_24_13_lc_trk_g1_4
T_24_13_wire_logic_cluster/lc_3/in_0

T_26_13_wire_logic_cluster/lc_6/out
T_26_13_lc_trk_g2_6
T_26_13_input_2_6
T_26_13_wire_logic_cluster/lc_6/in_2

End 

Net : ADC_VDC.n42_adj_1452
T_16_11_wire_logic_cluster/lc_2/out
T_16_10_lc_trk_g0_2
T_16_10_wire_logic_cluster/lc_1/cen

End 

Net : ADC_VDC.genclk.n21603
T_24_13_wire_logic_cluster/lc_3/out
T_24_13_lc_trk_g1_3
T_24_13_wire_logic_cluster/lc_1/in_3

End 

Net : ADC_VDC.n65
T_15_10_wire_logic_cluster/lc_7/out
T_16_11_lc_trk_g3_7
T_16_11_wire_logic_cluster/lc_2/in_0

End 

Net : secclk_cnt_16
T_15_15_wire_logic_cluster/lc_0/out
T_16_14_lc_trk_g3_0
T_16_14_wire_logic_cluster/lc_4/in_3

T_15_15_wire_logic_cluster/lc_0/out
T_15_15_lc_trk_g3_0
T_15_15_wire_logic_cluster/lc_0/in_1

End 

Net : ADC_VDC.avg_cnt_3
T_14_12_wire_logic_cluster/lc_3/out
T_15_12_lc_trk_g1_3
T_15_12_wire_logic_cluster/lc_3/in_3

T_14_12_wire_logic_cluster/lc_3/out
T_14_12_lc_trk_g1_3
T_14_12_wire_logic_cluster/lc_3/in_1

End 

Net : secclk_cnt_3
T_15_13_wire_logic_cluster/lc_3/out
T_16_14_lc_trk_g3_3
T_16_14_wire_logic_cluster/lc_3/in_3

T_15_13_wire_logic_cluster/lc_3/out
T_15_13_lc_trk_g1_3
T_15_13_wire_logic_cluster/lc_3/in_1

End 

Net : RTD.n13137
T_10_13_wire_logic_cluster/lc_3/out
T_11_13_lc_trk_g1_3
T_11_13_wire_logic_cluster/lc_3/cen

T_10_13_wire_logic_cluster/lc_3/out
T_11_13_lc_trk_g1_3
T_11_13_wire_logic_cluster/lc_3/cen

T_10_13_wire_logic_cluster/lc_3/out
T_11_13_lc_trk_g1_3
T_11_13_wire_logic_cluster/lc_3/cen

T_10_13_wire_logic_cluster/lc_3/out
T_11_13_lc_trk_g1_3
T_11_13_wire_logic_cluster/lc_3/cen

T_10_13_wire_logic_cluster/lc_3/out
T_11_13_lc_trk_g1_3
T_11_13_wire_logic_cluster/lc_3/cen

T_10_13_wire_logic_cluster/lc_3/out
T_11_13_lc_trk_g1_3
T_11_13_wire_logic_cluster/lc_3/cen

T_10_13_wire_logic_cluster/lc_3/out
T_11_13_lc_trk_g1_3
T_11_13_wire_logic_cluster/lc_3/cen

T_10_13_wire_logic_cluster/lc_3/out
T_11_13_lc_trk_g1_3
T_11_13_wire_logic_cluster/lc_3/cen

End 

Net : secclk_cnt_19
T_15_15_wire_logic_cluster/lc_3/out
T_15_16_lc_trk_g0_3
T_15_16_wire_logic_cluster/lc_0/in_1

T_15_15_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g1_3
T_15_15_wire_logic_cluster/lc_3/in_1

End 

Net : dds_state_1
T_20_24_wire_logic_cluster/lc_0/out
T_19_24_sp4_h_l_8
T_18_20_sp4_v_t_36
T_17_23_lc_trk_g2_4
T_17_23_wire_logic_cluster/lc_3/in_3

T_20_24_wire_logic_cluster/lc_0/out
T_21_22_sp4_v_t_44
T_18_22_sp4_h_l_3
T_14_22_sp4_h_l_11
T_10_22_sp4_h_l_2
T_12_22_lc_trk_g2_7
T_12_22_wire_logic_cluster/lc_6/in_3

T_20_24_wire_logic_cluster/lc_0/out
T_19_24_sp4_h_l_8
T_18_20_sp4_v_t_36
T_17_23_lc_trk_g2_4
T_17_23_wire_logic_cluster/lc_2/in_0

T_20_24_wire_logic_cluster/lc_0/out
T_20_23_lc_trk_g1_0
T_20_23_wire_logic_cluster/lc_4/in_3

T_20_24_wire_logic_cluster/lc_0/out
T_21_22_sp4_v_t_44
T_18_22_sp4_h_l_3
T_14_22_sp4_h_l_11
T_18_22_sp4_h_l_7
T_17_22_sp4_v_t_36
T_16_23_lc_trk_g2_4
T_16_23_wire_logic_cluster/lc_0/in_0

T_20_24_wire_logic_cluster/lc_0/out
T_20_24_sp4_h_l_5
T_16_24_sp4_h_l_1
T_15_20_sp4_v_t_36
T_12_20_sp4_h_l_7
T_11_20_sp4_v_t_42
T_11_21_lc_trk_g2_2
T_11_21_wire_logic_cluster/lc_0/cen

T_20_24_wire_logic_cluster/lc_0/out
T_20_24_sp4_h_l_5
T_16_24_sp4_h_l_1
T_15_20_sp4_v_t_36
T_12_20_sp4_h_l_7
T_11_20_sp4_v_t_42
T_11_21_lc_trk_g2_2
T_11_21_wire_logic_cluster/lc_0/cen

T_20_24_wire_logic_cluster/lc_0/out
T_20_24_sp4_h_l_5
T_16_24_sp4_h_l_1
T_15_20_sp4_v_t_36
T_12_20_sp4_h_l_7
T_11_20_sp4_v_t_42
T_11_21_lc_trk_g2_2
T_11_21_wire_logic_cluster/lc_0/cen

T_20_24_wire_logic_cluster/lc_0/out
T_21_22_sp4_v_t_44
T_18_22_sp4_h_l_3
T_14_22_sp4_h_l_11
T_13_18_sp4_v_t_41
T_10_18_sp4_h_l_4
T_12_18_lc_trk_g3_1
T_12_18_wire_logic_cluster/lc_1/in_3

T_20_24_wire_logic_cluster/lc_0/out
T_21_22_sp4_v_t_44
T_18_22_sp4_h_l_3
T_14_22_sp4_h_l_11
T_13_18_sp4_v_t_41
T_12_21_lc_trk_g3_1
T_12_21_wire_logic_cluster/lc_2/in_0

T_20_24_wire_logic_cluster/lc_0/out
T_20_24_sp4_h_l_5
T_16_24_sp4_h_l_1
T_15_20_sp4_v_t_36
T_15_23_lc_trk_g1_4
T_15_23_wire_logic_cluster/lc_1/in_0

T_20_24_wire_logic_cluster/lc_0/out
T_20_24_sp4_h_l_5
T_16_24_sp4_h_l_1
T_15_20_sp4_v_t_36
T_15_23_lc_trk_g1_4
T_15_23_wire_logic_cluster/lc_3/in_0

T_20_24_wire_logic_cluster/lc_0/out
T_20_24_sp4_h_l_5
T_16_24_sp4_h_l_1
T_15_20_sp4_v_t_36
T_15_23_lc_trk_g1_4
T_15_23_wire_logic_cluster/lc_5/in_0

T_20_24_wire_logic_cluster/lc_0/out
T_20_24_sp4_h_l_5
T_16_24_sp4_h_l_1
T_15_20_sp4_v_t_36
T_15_23_lc_trk_g1_4
T_15_23_wire_logic_cluster/lc_7/in_0

T_20_24_wire_logic_cluster/lc_0/out
T_20_24_sp4_h_l_5
T_16_24_sp4_h_l_1
T_15_20_sp4_v_t_36
T_15_23_lc_trk_g1_4
T_15_23_wire_logic_cluster/lc_0/in_1

T_20_24_wire_logic_cluster/lc_0/out
T_20_24_sp4_h_l_5
T_16_24_sp4_h_l_1
T_15_20_sp4_v_t_36
T_15_23_lc_trk_g1_4
T_15_23_wire_logic_cluster/lc_2/in_1

T_20_24_wire_logic_cluster/lc_0/out
T_20_24_sp4_h_l_5
T_16_24_sp4_h_l_1
T_15_20_sp4_v_t_36
T_15_23_lc_trk_g1_4
T_15_23_wire_logic_cluster/lc_4/in_1

T_20_24_wire_logic_cluster/lc_0/out
T_20_24_sp4_h_l_5
T_16_24_sp4_h_l_1
T_15_20_sp4_v_t_36
T_15_23_lc_trk_g1_4
T_15_23_wire_logic_cluster/lc_6/in_1

T_20_24_wire_logic_cluster/lc_0/out
T_20_24_sp4_h_l_5
T_16_24_sp4_h_l_1
T_20_24_sp4_h_l_9
T_20_24_lc_trk_g0_4
T_20_24_wire_logic_cluster/lc_5/s_r

T_20_24_wire_logic_cluster/lc_0/out
T_19_24_sp4_h_l_8
T_15_24_sp4_h_l_8
T_15_24_lc_trk_g0_5
T_15_24_wire_logic_cluster/lc_1/in_0

T_20_24_wire_logic_cluster/lc_0/out
T_19_24_sp4_h_l_8
T_15_24_sp4_h_l_8
T_15_24_lc_trk_g0_5
T_15_24_wire_logic_cluster/lc_5/in_0

T_20_24_wire_logic_cluster/lc_0/out
T_19_24_sp4_h_l_8
T_15_24_sp4_h_l_8
T_15_24_lc_trk_g0_5
T_15_24_wire_logic_cluster/lc_7/in_0

T_20_24_wire_logic_cluster/lc_0/out
T_19_24_sp4_h_l_8
T_18_20_sp4_v_t_36
T_17_23_lc_trk_g2_4
T_17_23_input_2_0
T_17_23_wire_logic_cluster/lc_0/in_2

T_20_24_wire_logic_cluster/lc_0/out
T_19_24_sp4_h_l_8
T_15_24_sp4_h_l_8
T_15_24_lc_trk_g0_5
T_15_24_wire_logic_cluster/lc_0/in_1

T_20_24_wire_logic_cluster/lc_0/out
T_19_24_sp4_h_l_8
T_15_24_sp4_h_l_8
T_15_24_lc_trk_g0_5
T_15_24_wire_logic_cluster/lc_2/in_1

T_20_24_wire_logic_cluster/lc_0/out
T_19_24_sp4_h_l_8
T_15_24_sp4_h_l_8
T_15_24_lc_trk_g0_5
T_15_24_wire_logic_cluster/lc_6/in_1

T_20_24_wire_logic_cluster/lc_0/out
T_19_24_sp4_h_l_8
T_15_24_sp4_h_l_8
T_15_24_lc_trk_g0_5
T_15_24_wire_logic_cluster/lc_4/in_3

T_20_24_wire_logic_cluster/lc_0/out
T_19_24_sp4_h_l_8
T_18_24_lc_trk_g0_0
T_18_24_wire_logic_cluster/lc_0/in_0

T_20_24_wire_logic_cluster/lc_0/out
T_19_24_sp4_h_l_8
T_18_24_lc_trk_g0_0
T_18_24_wire_logic_cluster/lc_1/in_1

T_20_24_wire_logic_cluster/lc_0/out
T_19_24_lc_trk_g3_0
T_19_24_wire_logic_cluster/lc_0/in_3

End 

Net : ADC_VDC.n19859
T_12_14_wire_logic_cluster/lc_1/cout
T_12_14_wire_logic_cluster/lc_2/in_3

Net : buf_data_vac_4
T_8_14_wire_bram/ram/RDATA_1
T_7_14_sp12_h_l_0
T_16_14_sp4_h_l_11
T_20_14_sp4_h_l_7
T_23_10_sp4_v_t_42
T_22_13_lc_trk_g3_2
T_22_13_wire_logic_cluster/lc_4/in_1

End 

Net : buf_adcdata_vac_7
T_9_18_wire_logic_cluster/lc_3/out
T_9_18_lc_trk_g1_3
T_9_18_wire_logic_cluster/lc_1/in_1

T_9_18_wire_logic_cluster/lc_3/out
T_9_14_sp4_v_t_43
T_9_10_sp4_v_t_39
T_8_11_lc_trk_g2_7
T_8_11_wire_bram/ram/WDATA_9

T_9_18_wire_logic_cluster/lc_3/out
T_9_18_lc_trk_g1_3
T_9_18_wire_logic_cluster/lc_3/in_3

End 

Net : n11605
T_20_12_wire_logic_cluster/lc_2/out
T_20_12_lc_trk_g0_2
T_20_12_wire_logic_cluster/lc_0/cen

End 

Net : n19951
T_19_13_wire_logic_cluster/lc_3/cout
T_19_13_wire_logic_cluster/lc_4/in_3

Net : buf_dds0_15
T_15_17_wire_logic_cluster/lc_2/out
T_16_16_sp4_v_t_37
T_13_20_sp4_h_l_0
T_14_20_lc_trk_g2_0
T_14_20_input_2_0
T_14_20_wire_logic_cluster/lc_0/in_2

T_15_17_wire_logic_cluster/lc_2/out
T_15_15_sp12_v_t_23
T_15_23_lc_trk_g3_0
T_15_23_input_2_5
T_15_23_wire_logic_cluster/lc_5/in_2

T_15_17_wire_logic_cluster/lc_2/out
T_15_17_lc_trk_g2_2
T_15_17_input_2_2
T_15_17_wire_logic_cluster/lc_2/in_2

End 

Net : buf_adcdata_iac_4
T_10_19_wire_logic_cluster/lc_7/out
T_10_14_sp12_v_t_22
T_0_14_span12_horz_5
T_8_14_lc_trk_g0_5
T_8_14_wire_bram/ram/WDATA_5

T_10_19_wire_logic_cluster/lc_7/out
T_10_18_lc_trk_g0_7
T_10_18_wire_logic_cluster/lc_3/in_0

T_10_19_wire_logic_cluster/lc_7/out
T_10_19_lc_trk_g0_7
T_10_19_input_2_7
T_10_19_wire_logic_cluster/lc_7/in_2

End 

Net : ADC_VDC.genclk.t0on_0
T_26_13_wire_logic_cluster/lc_0/out
T_25_13_sp4_h_l_8
T_24_13_lc_trk_g0_0
T_24_13_wire_logic_cluster/lc_3/in_1

T_26_13_wire_logic_cluster/lc_0/out
T_26_13_lc_trk_g3_0
T_26_13_wire_logic_cluster/lc_0/in_1

End 

Net : n19972
T_15_15_wire_logic_cluster/lc_0/cout
T_15_15_wire_logic_cluster/lc_1/in_3

Net : ADC_VDC.genclk.t0on_4
T_26_13_wire_logic_cluster/lc_4/out
T_25_13_sp4_h_l_0
T_24_13_lc_trk_g1_0
T_24_13_input_2_3
T_24_13_wire_logic_cluster/lc_3/in_2

T_26_13_wire_logic_cluster/lc_4/out
T_26_13_lc_trk_g0_4
T_26_13_input_2_4
T_26_13_wire_logic_cluster/lc_4/in_2

End 

Net : n19823
T_13_18_wire_logic_cluster/lc_2/cout
T_13_18_wire_logic_cluster/lc_3/in_3

Net : buf_adcdata_iac_10
T_18_23_wire_logic_cluster/lc_1/out
T_14_23_sp12_h_l_1
T_25_23_sp12_v_t_22
T_25_24_lc_trk_g3_6
T_25_24_wire_bram/ram/WDATA_5

T_18_23_wire_logic_cluster/lc_1/out
T_18_19_sp4_v_t_39
T_18_15_sp4_v_t_39
T_17_18_lc_trk_g2_7
T_17_18_wire_logic_cluster/lc_1/in_0

T_18_23_wire_logic_cluster/lc_1/out
T_18_23_lc_trk_g2_1
T_18_23_input_2_1
T_18_23_wire_logic_cluster/lc_1/in_2

End 

Net : n10_adj_1619_cascade_
T_23_21_wire_logic_cluster/lc_3/ltout
T_23_21_wire_logic_cluster/lc_4/in_2

End 

Net : n11891
T_14_14_wire_logic_cluster/lc_3/out
T_14_14_sp4_h_l_11
T_17_10_sp4_v_t_46
T_16_12_lc_trk_g0_0
T_16_12_wire_logic_cluster/lc_4/in_0

T_14_14_wire_logic_cluster/lc_3/out
T_15_10_sp4_v_t_42
T_12_10_sp4_h_l_7
T_11_10_sp4_v_t_42
T_11_11_lc_trk_g3_2
T_11_11_wire_logic_cluster/lc_0/in_3

T_14_14_wire_logic_cluster/lc_3/out
T_15_10_sp4_v_t_42
T_15_11_lc_trk_g3_2
T_15_11_wire_logic_cluster/lc_4/in_1

T_14_14_wire_logic_cluster/lc_3/out
T_15_10_sp4_v_t_42
T_15_11_lc_trk_g3_2
T_15_11_wire_logic_cluster/lc_2/in_1

T_14_14_wire_logic_cluster/lc_3/out
T_15_10_sp4_v_t_42
T_15_11_lc_trk_g3_2
T_15_11_wire_logic_cluster/lc_0/in_1

T_14_14_wire_logic_cluster/lc_3/out
T_15_10_sp4_v_t_42
T_15_11_lc_trk_g3_2
T_15_11_input_2_1
T_15_11_wire_logic_cluster/lc_1/in_2

T_14_14_wire_logic_cluster/lc_3/out
T_15_10_sp4_v_t_42
T_15_11_lc_trk_g3_2
T_15_11_input_2_3
T_15_11_wire_logic_cluster/lc_3/in_2

T_14_14_wire_logic_cluster/lc_3/out
T_15_10_sp4_v_t_42
T_15_11_lc_trk_g3_2
T_15_11_input_2_5
T_15_11_wire_logic_cluster/lc_5/in_2

T_14_14_wire_logic_cluster/lc_3/out
T_14_14_sp4_h_l_11
T_13_10_sp4_v_t_46
T_13_13_lc_trk_g1_6
T_13_13_wire_logic_cluster/lc_3/in_0

T_14_14_wire_logic_cluster/lc_3/out
T_14_14_sp4_h_l_11
T_13_10_sp4_v_t_46
T_13_6_sp4_v_t_42
T_13_9_lc_trk_g1_2
T_13_9_wire_logic_cluster/lc_0/in_1

T_14_14_wire_logic_cluster/lc_3/out
T_14_14_sp4_h_l_11
T_13_14_lc_trk_g1_3
T_13_14_wire_logic_cluster/lc_0/in_0

T_14_14_wire_logic_cluster/lc_3/out
T_14_14_sp4_h_l_11
T_13_14_lc_trk_g1_3
T_13_14_wire_logic_cluster/lc_6/in_0

T_14_14_wire_logic_cluster/lc_3/out
T_14_14_sp4_h_l_11
T_13_14_lc_trk_g1_3
T_13_14_wire_logic_cluster/lc_4/in_0

T_14_14_wire_logic_cluster/lc_3/out
T_14_14_sp4_h_l_11
T_13_10_sp4_v_t_46
T_13_13_lc_trk_g1_6
T_13_13_wire_logic_cluster/lc_2/in_1

T_14_14_wire_logic_cluster/lc_3/out
T_14_14_sp4_h_l_11
T_13_10_sp4_v_t_46
T_13_13_lc_trk_g1_6
T_13_13_input_2_1
T_13_13_wire_logic_cluster/lc_1/in_2

T_14_14_wire_logic_cluster/lc_3/out
T_14_14_sp4_h_l_11
T_13_14_lc_trk_g1_3
T_13_14_wire_logic_cluster/lc_3/in_1

T_14_14_wire_logic_cluster/lc_3/out
T_15_10_sp4_v_t_42
T_12_10_sp4_h_l_7
T_12_10_lc_trk_g1_2
T_12_10_wire_logic_cluster/lc_4/in_1

T_14_14_wire_logic_cluster/lc_3/out
T_14_14_sp4_h_l_11
T_13_14_lc_trk_g0_3
T_13_14_wire_logic_cluster/lc_2/in_3

T_14_14_wire_logic_cluster/lc_3/out
T_14_14_sp4_h_l_11
T_13_14_lc_trk_g1_3
T_13_14_wire_logic_cluster/lc_5/in_3

T_14_14_wire_logic_cluster/lc_3/out
T_14_14_sp4_h_l_11
T_14_14_lc_trk_g0_6
T_14_14_wire_logic_cluster/lc_6/in_0

T_14_14_wire_logic_cluster/lc_3/out
T_14_14_sp4_h_l_11
T_14_14_lc_trk_g0_6
T_14_14_wire_logic_cluster/lc_0/in_0

T_14_14_wire_logic_cluster/lc_3/out
T_14_14_sp4_h_l_11
T_14_14_lc_trk_g0_6
T_14_14_wire_logic_cluster/lc_5/in_1

T_14_14_wire_logic_cluster/lc_3/out
T_14_14_sp4_h_l_11
T_14_14_lc_trk_g0_6
T_14_14_wire_logic_cluster/lc_1/in_3

End 

Net : buf_data_vac_6
T_8_12_wire_bram/ram/RDATA_1
T_0_12_span12_horz_4
T_11_12_sp12_h_l_0
T_22_12_sp12_v_t_23
T_22_13_lc_trk_g2_7
T_22_13_wire_logic_cluster/lc_2/in_1

End 

Net : wdtick_cnt_6
T_19_11_wire_logic_cluster/lc_6/out
T_19_11_lc_trk_g1_6
T_19_11_wire_logic_cluster/lc_6/in_1

T_19_11_wire_logic_cluster/lc_6/out
T_20_9_sp4_v_t_40
T_17_13_sp4_h_l_5
T_17_13_lc_trk_g0_0
T_17_13_input_2_2
T_17_13_wire_logic_cluster/lc_2/in_2

End 

Net : RTD.adc_state_3
T_6_15_wire_logic_cluster/lc_1/out
T_7_16_lc_trk_g3_1
T_7_16_wire_logic_cluster/lc_6/in_0

T_6_15_wire_logic_cluster/lc_1/out
T_5_15_sp4_h_l_10
T_9_15_sp4_h_l_10
T_10_15_lc_trk_g2_2
T_10_15_wire_logic_cluster/lc_6/in_0

T_6_15_wire_logic_cluster/lc_1/out
T_7_16_lc_trk_g3_1
T_7_16_wire_logic_cluster/lc_7/in_1

T_6_15_wire_logic_cluster/lc_1/out
T_7_15_sp4_h_l_2
T_10_11_sp4_v_t_39
T_10_13_lc_trk_g3_2
T_10_13_wire_logic_cluster/lc_2/in_1

T_6_15_wire_logic_cluster/lc_1/out
T_7_15_lc_trk_g0_1
T_7_15_wire_logic_cluster/lc_4/in_1

T_6_15_wire_logic_cluster/lc_1/out
T_5_15_sp4_h_l_10
T_9_15_sp4_h_l_1
T_12_11_sp4_v_t_42
T_11_14_lc_trk_g3_2
T_11_14_wire_logic_cluster/lc_6/in_1

T_6_15_wire_logic_cluster/lc_1/out
T_7_15_sp4_h_l_2
T_10_11_sp4_v_t_39
T_10_14_lc_trk_g1_7
T_10_14_wire_logic_cluster/lc_5/in_1

T_6_15_wire_logic_cluster/lc_1/out
T_7_15_sp4_h_l_2
T_10_11_sp4_v_t_39
T_9_14_lc_trk_g2_7
T_9_14_wire_logic_cluster/lc_5/in_0

T_6_15_wire_logic_cluster/lc_1/out
T_7_15_lc_trk_g0_1
T_7_15_input_2_7
T_7_15_wire_logic_cluster/lc_7/in_2

T_6_15_wire_logic_cluster/lc_1/out
T_7_15_sp4_h_l_2
T_9_15_lc_trk_g2_7
T_9_15_wire_logic_cluster/lc_2/in_3

T_6_15_wire_logic_cluster/lc_1/out
T_7_15_sp4_h_l_2
T_9_15_lc_trk_g2_7
T_9_15_input_2_5
T_9_15_wire_logic_cluster/lc_5/in_2

T_6_15_wire_logic_cluster/lc_1/out
T_7_16_lc_trk_g3_1
T_7_16_wire_logic_cluster/lc_1/in_1

T_6_15_wire_logic_cluster/lc_1/out
T_7_16_lc_trk_g3_1
T_7_16_input_2_4
T_7_16_wire_logic_cluster/lc_4/in_2

T_6_15_wire_logic_cluster/lc_1/out
T_7_15_sp4_h_l_2
T_10_11_sp4_v_t_39
T_9_14_lc_trk_g2_7
T_9_14_input_2_3
T_9_14_wire_logic_cluster/lc_3/in_2

T_6_15_wire_logic_cluster/lc_1/out
T_7_15_lc_trk_g0_1
T_7_15_wire_logic_cluster/lc_2/in_1

T_6_15_wire_logic_cluster/lc_1/out
T_7_15_sp4_h_l_2
T_10_11_sp4_v_t_39
T_10_13_lc_trk_g3_2
T_10_13_wire_logic_cluster/lc_4/in_3

T_6_15_wire_logic_cluster/lc_1/out
T_7_15_sp4_h_l_2
T_10_11_sp4_v_t_39
T_9_14_lc_trk_g2_7
T_9_14_wire_logic_cluster/lc_6/in_1

T_6_15_wire_logic_cluster/lc_1/out
T_5_15_sp4_h_l_10
T_7_15_lc_trk_g3_7
T_7_15_wire_logic_cluster/lc_6/in_0

T_6_15_wire_logic_cluster/lc_1/out
T_7_16_lc_trk_g3_1
T_7_16_wire_logic_cluster/lc_5/in_1

T_6_15_wire_logic_cluster/lc_1/out
T_7_15_sp4_h_l_2
T_6_11_sp4_v_t_42
T_6_15_lc_trk_g1_7
T_6_15_wire_logic_cluster/lc_0/in_0

T_6_15_wire_logic_cluster/lc_1/out
T_7_16_lc_trk_g3_1
T_7_16_wire_logic_cluster/lc_3/in_1

T_6_15_wire_logic_cluster/lc_1/out
T_7_15_sp4_h_l_2
T_10_11_sp4_v_t_39
T_10_13_lc_trk_g3_2
T_10_13_wire_logic_cluster/lc_0/in_3

T_6_15_wire_logic_cluster/lc_1/out
T_6_15_lc_trk_g0_1
T_6_15_wire_logic_cluster/lc_1/in_0

T_6_15_wire_logic_cluster/lc_1/out
T_6_16_lc_trk_g1_1
T_6_16_input_2_4
T_6_16_wire_logic_cluster/lc_4/in_2

T_6_15_wire_logic_cluster/lc_1/out
T_6_15_lc_trk_g2_1
T_6_15_wire_logic_cluster/lc_2/in_3

End 

Net : secclk_cnt_22
T_15_15_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g1_6
T_15_16_wire_logic_cluster/lc_0/in_3

T_15_15_wire_logic_cluster/lc_6/out
T_15_15_lc_trk_g3_6
T_15_15_wire_logic_cluster/lc_6/in_1

End 

Net : RTD.n14
T_7_16_wire_logic_cluster/lc_6/out
T_8_13_sp4_v_t_37
T_9_13_sp4_h_l_0
T_10_13_lc_trk_g3_0
T_10_13_wire_logic_cluster/lc_3/in_0

End 

Net : RTD.n21199
T_7_16_wire_logic_cluster/lc_0/out
T_7_15_lc_trk_g0_0
T_7_15_wire_logic_cluster/lc_1/in_1

T_7_16_wire_logic_cluster/lc_0/out
T_8_14_sp4_v_t_44
T_9_14_sp4_h_l_9
T_11_14_lc_trk_g3_4
T_11_14_wire_logic_cluster/lc_6/in_3

T_7_16_wire_logic_cluster/lc_0/out
T_6_16_sp4_h_l_8
T_9_12_sp4_v_t_45
T_9_15_lc_trk_g1_5
T_9_15_wire_logic_cluster/lc_7/in_1

T_7_16_wire_logic_cluster/lc_0/out
T_7_16_lc_trk_g2_0
T_7_16_wire_logic_cluster/lc_3/in_3

End 

Net : RTD.n12_adj_1445
T_7_15_wire_logic_cluster/lc_2/out
T_7_15_sp4_h_l_9
T_9_15_lc_trk_g3_4
T_9_15_wire_logic_cluster/lc_7/in_0

End 

Net : cmd_rdadcbuf_18
T_12_14_wire_logic_cluster/lc_2/out
T_12_14_lc_trk_g1_2
T_12_14_wire_logic_cluster/lc_2/in_1

T_12_14_wire_logic_cluster/lc_2/out
T_12_14_sp4_h_l_9
T_14_14_lc_trk_g3_4
T_14_14_wire_logic_cluster/lc_1/in_0

End 

Net : RTD.n21471_cascade_
T_7_15_wire_logic_cluster/lc_1/ltout
T_7_15_wire_logic_cluster/lc_2/in_2

End 

Net : buf_dds0_3
T_16_23_wire_logic_cluster/lc_1/out
T_16_19_sp4_v_t_39
T_16_20_lc_trk_g3_7
T_16_20_wire_logic_cluster/lc_0/in_0

T_16_23_wire_logic_cluster/lc_1/out
T_16_23_lc_trk_g3_1
T_16_23_wire_logic_cluster/lc_1/in_1

T_16_23_wire_logic_cluster/lc_1/out
T_15_24_lc_trk_g0_1
T_15_24_wire_logic_cluster/lc_4/in_1

End 

Net : acadc_skipcnt_6
T_17_25_wire_logic_cluster/lc_5/out
T_17_18_sp12_v_t_22
T_17_21_lc_trk_g3_2
T_17_21_input_2_1
T_17_21_wire_logic_cluster/lc_1/in_2

T_17_25_wire_logic_cluster/lc_5/out
T_17_25_lc_trk_g1_5
T_17_25_wire_logic_cluster/lc_5/in_1

End 

Net : ADC_VDC.genclk.t0on_1
T_26_13_wire_logic_cluster/lc_1/out
T_25_13_sp4_h_l_10
T_24_13_lc_trk_g0_2
T_24_13_wire_logic_cluster/lc_3/in_3

T_26_13_wire_logic_cluster/lc_1/out
T_26_13_lc_trk_g3_1
T_26_13_wire_logic_cluster/lc_1/in_1

End 

Net : ADC_VDC.n19858
T_12_14_wire_logic_cluster/lc_0/cout
T_12_14_wire_logic_cluster/lc_1/in_3

Net : comm_spi.bit_cnt_1
T_18_14_wire_logic_cluster/lc_2/out
T_18_15_lc_trk_g0_2
T_18_15_wire_logic_cluster/lc_2/in_0

T_18_14_wire_logic_cluster/lc_2/out
T_18_14_lc_trk_g3_2
T_18_14_wire_logic_cluster/lc_1/in_0

T_18_14_wire_logic_cluster/lc_2/out
T_18_14_lc_trk_g3_2
T_18_14_wire_logic_cluster/lc_2/in_3

T_18_14_wire_logic_cluster/lc_2/out
T_18_14_lc_trk_g3_2
T_18_14_wire_logic_cluster/lc_0/in_3

End 

Net : comm_spi.n17254
T_18_15_wire_logic_cluster/lc_2/out
T_19_15_lc_trk_g1_2
T_19_15_wire_logic_cluster/lc_5/in_0

T_18_15_wire_logic_cluster/lc_2/out
T_19_15_lc_trk_g1_2
T_19_15_wire_logic_cluster/lc_3/in_0

T_18_15_wire_logic_cluster/lc_2/out
T_19_15_lc_trk_g1_2
T_19_15_wire_logic_cluster/lc_1/in_0

T_18_15_wire_logic_cluster/lc_2/out
T_19_15_lc_trk_g1_2
T_19_15_wire_logic_cluster/lc_6/in_3

T_18_15_wire_logic_cluster/lc_2/out
T_19_15_lc_trk_g1_2
T_19_15_wire_logic_cluster/lc_4/in_3

T_18_15_wire_logic_cluster/lc_2/out
T_19_15_lc_trk_g1_2
T_19_15_wire_logic_cluster/lc_2/in_3

T_18_15_wire_logic_cluster/lc_2/out
T_19_15_lc_trk_g1_2
T_19_15_wire_logic_cluster/lc_0/in_3

T_18_15_wire_logic_cluster/lc_2/out
T_18_15_sp4_h_l_9
T_20_15_lc_trk_g3_4
T_20_15_wire_logic_cluster/lc_0/in_3

End 

Net : comm_buf_0_4
T_19_17_wire_logic_cluster/lc_6/out
T_19_15_sp4_v_t_41
T_16_15_sp4_h_l_4
T_18_15_lc_trk_g2_1
T_18_15_wire_logic_cluster/lc_4/in_3

T_19_17_wire_logic_cluster/lc_6/out
T_19_17_sp4_h_l_1
T_15_17_sp4_h_l_1
T_14_13_sp4_v_t_43
T_14_17_sp4_v_t_44
T_14_21_sp4_v_t_37
T_14_22_lc_trk_g3_5
T_14_22_input_2_4
T_14_22_wire_logic_cluster/lc_4/in_2

T_19_17_wire_logic_cluster/lc_6/out
T_19_17_sp4_h_l_1
T_15_17_sp4_h_l_1
T_14_13_sp4_v_t_43
T_14_17_sp4_v_t_44
T_14_18_lc_trk_g2_4
T_14_18_input_2_6
T_14_18_wire_logic_cluster/lc_6/in_2

T_19_17_wire_logic_cluster/lc_6/out
T_19_17_sp4_h_l_1
T_22_17_sp4_v_t_36
T_22_21_sp4_v_t_41
T_21_22_lc_trk_g3_1
T_21_22_input_2_0
T_21_22_wire_logic_cluster/lc_0/in_2

T_19_17_wire_logic_cluster/lc_6/out
T_19_17_sp4_h_l_1
T_15_17_sp4_h_l_1
T_14_13_sp4_v_t_43
T_14_16_lc_trk_g1_3
T_14_16_wire_logic_cluster/lc_5/in_3

T_19_17_wire_logic_cluster/lc_6/out
T_20_16_lc_trk_g2_6
T_20_16_wire_logic_cluster/lc_1/in_1

T_19_17_wire_logic_cluster/lc_6/out
T_19_17_sp4_h_l_1
T_15_17_sp4_h_l_1
T_15_17_lc_trk_g0_4
T_15_17_wire_logic_cluster/lc_5/in_1

T_19_17_wire_logic_cluster/lc_6/out
T_19_11_sp12_v_t_23
T_19_21_lc_trk_g3_4
T_19_21_wire_logic_cluster/lc_3/in_0

End 

Net : n19950
T_19_13_wire_logic_cluster/lc_2/cout
T_19_13_wire_logic_cluster/lc_3/in_3

Net : buf_data_vac_7
T_8_11_wire_bram/ram/RDATA_9
T_7_11_sp12_h_l_0
T_16_11_sp4_h_l_11
T_20_11_sp4_h_l_7
T_23_11_sp4_v_t_42
T_22_13_lc_trk_g1_7
T_22_13_wire_logic_cluster/lc_1/in_3

End 

Net : buf_data_vac_23
T_25_7_wire_bram/ram/RDATA_9
T_24_7_sp12_h_l_0
T_23_7_sp12_v_t_23
T_23_15_sp4_v_t_37
T_22_17_lc_trk_g0_0
T_22_17_wire_logic_cluster/lc_1/in_1

End 

Net : buf_data_vac_22
T_25_8_wire_bram/ram/RDATA_1
T_24_8_sp12_h_l_0
T_23_8_sp12_v_t_23
T_23_16_sp4_v_t_37
T_22_17_lc_trk_g2_5
T_22_17_wire_logic_cluster/lc_2/in_1

End 

Net : ADC_VDC.bit_cnt_4
T_17_12_wire_logic_cluster/lc_4/out
T_16_12_lc_trk_g2_4
T_16_12_wire_logic_cluster/lc_2/in_0

T_17_12_wire_logic_cluster/lc_4/out
T_16_12_lc_trk_g2_4
T_16_12_wire_logic_cluster/lc_5/in_3

T_17_12_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_37
T_14_10_sp4_h_l_6
T_15_10_lc_trk_g2_6
T_15_10_wire_logic_cluster/lc_1/in_3

T_17_12_wire_logic_cluster/lc_4/out
T_17_12_lc_trk_g3_4
T_17_12_wire_logic_cluster/lc_4/in_1

End 

Net : ADC_VDC.genclk.n28
T_24_14_wire_logic_cluster/lc_4/out
T_24_10_sp4_v_t_45
T_24_12_lc_trk_g3_0
T_24_12_wire_logic_cluster/lc_1/in_0

End 

Net : ADC_VDC.genclk.t0off_14
T_23_14_wire_logic_cluster/lc_6/out
T_23_14_sp4_h_l_1
T_24_14_lc_trk_g3_1
T_24_14_wire_logic_cluster/lc_4/in_0

T_23_14_wire_logic_cluster/lc_6/out
T_23_14_sp4_h_l_1
T_23_14_lc_trk_g1_4
T_23_14_wire_logic_cluster/lc_6/in_1

End 

Net : CLK_DDS.n9_adj_1433
T_15_12_wire_logic_cluster/lc_5/out
T_7_12_sp12_h_l_1
T_11_12_lc_trk_g0_2
T_11_12_wire_logic_cluster/lc_0/cen

End 

Net : ADC_VDC.genclk.n21598_cascade_
T_24_12_wire_logic_cluster/lc_1/ltout
T_24_12_wire_logic_cluster/lc_2/in_2

End 

Net : buf_adcdata_vac_4
T_9_18_wire_logic_cluster/lc_4/out
T_10_18_lc_trk_g1_4
T_10_18_wire_logic_cluster/lc_2/in_3

T_9_18_wire_logic_cluster/lc_4/out
T_9_14_sp4_v_t_45
T_6_14_sp4_h_l_8
T_8_14_lc_trk_g2_5
T_8_14_wire_bram/ram/WDATA_1

T_9_18_wire_logic_cluster/lc_4/out
T_9_18_lc_trk_g0_4
T_9_18_input_2_4
T_9_18_wire_logic_cluster/lc_4/in_2

End 

Net : bfn_11_9_0_
T_15_15_wire_logic_cluster/carry_in_mux/cout
T_15_15_wire_logic_cluster/lc_0/in_3

Net : comm_buf_0_7
T_18_17_wire_logic_cluster/lc_0/out
T_18_13_sp4_v_t_37
T_18_15_lc_trk_g3_0
T_18_15_wire_logic_cluster/lc_6/in_3

T_18_17_wire_logic_cluster/lc_0/out
T_15_17_sp12_h_l_0
T_14_17_sp12_v_t_23
T_14_17_sp4_v_t_45
T_15_21_sp4_h_l_2
T_15_21_lc_trk_g1_7
T_15_21_wire_logic_cluster/lc_3/in_1

T_18_17_wire_logic_cluster/lc_0/out
T_15_17_sp12_h_l_0
T_14_17_sp12_v_t_23
T_14_22_lc_trk_g2_7
T_14_22_wire_logic_cluster/lc_5/in_0

T_18_17_wire_logic_cluster/lc_0/out
T_18_17_sp4_h_l_5
T_21_13_sp4_v_t_46
T_20_14_lc_trk_g3_6
T_20_14_input_2_1
T_20_14_wire_logic_cluster/lc_1/in_2

T_18_17_wire_logic_cluster/lc_0/out
T_18_13_sp4_v_t_37
T_15_17_sp4_h_l_5
T_14_13_sp4_v_t_40
T_14_15_lc_trk_g3_5
T_14_15_input_2_6
T_14_15_wire_logic_cluster/lc_6/in_2

T_18_17_wire_logic_cluster/lc_0/out
T_15_17_sp12_h_l_0
T_14_17_sp12_v_t_23
T_14_22_lc_trk_g2_7
T_14_22_wire_logic_cluster/lc_6/in_3

T_18_17_wire_logic_cluster/lc_0/out
T_18_13_sp4_v_t_37
T_15_17_sp4_h_l_5
T_15_17_lc_trk_g0_0
T_15_17_wire_logic_cluster/lc_2/in_0

End 

Net : n19822
T_13_18_wire_logic_cluster/lc_1/cout
T_13_18_wire_logic_cluster/lc_2/in_3

Net : data_idxvec_9
T_13_18_wire_logic_cluster/lc_1/out
T_9_18_sp12_h_l_1
T_20_6_sp12_v_t_22
T_20_17_lc_trk_g2_2
T_20_17_wire_logic_cluster/lc_0/in_0

T_13_18_wire_logic_cluster/lc_1/out
T_13_18_lc_trk_g2_1
T_13_18_input_2_1
T_13_18_wire_logic_cluster/lc_1/in_2

End 

Net : data_idxvec_4
T_13_17_wire_logic_cluster/lc_4/out
T_14_17_sp12_h_l_0
T_13_17_sp4_h_l_1
T_16_13_sp4_v_t_42
T_16_17_sp4_v_t_47
T_15_18_lc_trk_g3_7
T_15_18_wire_logic_cluster/lc_0/in_0

T_13_17_wire_logic_cluster/lc_4/out
T_14_17_sp12_h_l_0
T_13_17_sp4_h_l_1
T_13_17_lc_trk_g0_4
T_13_17_input_2_4
T_13_17_wire_logic_cluster/lc_4/in_2

End 

Net : n31
T_17_13_wire_logic_cluster/lc_2/out
T_18_12_lc_trk_g3_2
T_18_12_wire_logic_cluster/lc_4/in_3

End 

Net : n49
T_18_12_wire_logic_cluster/lc_4/out
T_19_11_sp4_v_t_41
T_19_12_lc_trk_g2_1
T_19_12_wire_logic_cluster/lc_1/in_0

T_18_12_wire_logic_cluster/lc_4/out
T_19_11_sp4_v_t_41
T_19_12_lc_trk_g2_1
T_19_12_wire_logic_cluster/lc_3/in_0

T_18_12_wire_logic_cluster/lc_4/out
T_19_11_sp4_v_t_41
T_19_12_lc_trk_g2_1
T_19_12_wire_logic_cluster/lc_5/in_0

T_18_12_wire_logic_cluster/lc_4/out
T_19_11_sp4_v_t_41
T_19_12_lc_trk_g2_1
T_19_12_wire_logic_cluster/lc_7/in_0

T_18_12_wire_logic_cluster/lc_4/out
T_19_11_sp4_v_t_41
T_19_14_lc_trk_g0_1
T_19_14_wire_logic_cluster/lc_0/in_1

T_18_12_wire_logic_cluster/lc_4/out
T_19_12_lc_trk_g0_4
T_19_12_wire_logic_cluster/lc_2/in_0

T_18_12_wire_logic_cluster/lc_4/out
T_19_12_lc_trk_g0_4
T_19_12_wire_logic_cluster/lc_4/in_0

T_18_12_wire_logic_cluster/lc_4/out
T_19_12_lc_trk_g0_4
T_19_12_wire_logic_cluster/lc_6/in_0

T_18_12_wire_logic_cluster/lc_4/out
T_19_12_lc_trk_g0_4
T_19_12_wire_logic_cluster/lc_0/in_0

T_18_12_wire_logic_cluster/lc_4/out
T_19_13_lc_trk_g3_4
T_19_13_wire_logic_cluster/lc_1/in_0

T_18_12_wire_logic_cluster/lc_4/out
T_19_13_lc_trk_g3_4
T_19_13_wire_logic_cluster/lc_3/in_0

T_18_12_wire_logic_cluster/lc_4/out
T_19_13_lc_trk_g3_4
T_19_13_wire_logic_cluster/lc_5/in_0

T_18_12_wire_logic_cluster/lc_4/out
T_19_13_lc_trk_g3_4
T_19_13_wire_logic_cluster/lc_7/in_0

T_18_12_wire_logic_cluster/lc_4/out
T_19_11_lc_trk_g3_4
T_19_11_wire_logic_cluster/lc_1/in_0

T_18_12_wire_logic_cluster/lc_4/out
T_19_11_lc_trk_g3_4
T_19_11_wire_logic_cluster/lc_3/in_0

T_18_12_wire_logic_cluster/lc_4/out
T_19_11_lc_trk_g3_4
T_19_11_wire_logic_cluster/lc_5/in_0

T_18_12_wire_logic_cluster/lc_4/out
T_19_11_lc_trk_g3_4
T_19_11_wire_logic_cluster/lc_7/in_0

T_18_12_wire_logic_cluster/lc_4/out
T_19_13_lc_trk_g2_4
T_19_13_wire_logic_cluster/lc_0/in_0

T_18_12_wire_logic_cluster/lc_4/out
T_19_13_lc_trk_g2_4
T_19_13_wire_logic_cluster/lc_2/in_0

T_18_12_wire_logic_cluster/lc_4/out
T_19_11_lc_trk_g2_4
T_19_11_wire_logic_cluster/lc_0/in_0

T_18_12_wire_logic_cluster/lc_4/out
T_19_13_lc_trk_g2_4
T_19_13_wire_logic_cluster/lc_4/in_0

T_18_12_wire_logic_cluster/lc_4/out
T_19_13_lc_trk_g2_4
T_19_13_wire_logic_cluster/lc_6/in_0

T_18_12_wire_logic_cluster/lc_4/out
T_19_11_lc_trk_g2_4
T_19_11_wire_logic_cluster/lc_2/in_0

T_18_12_wire_logic_cluster/lc_4/out
T_19_11_lc_trk_g2_4
T_19_11_wire_logic_cluster/lc_4/in_0

T_18_12_wire_logic_cluster/lc_4/out
T_19_11_lc_trk_g2_4
T_19_11_wire_logic_cluster/lc_6/in_0

End 

Net : SIG_DDS.n21744
T_17_23_wire_logic_cluster/lc_4/out
T_17_21_sp4_v_t_37
T_14_21_sp4_h_l_6
T_13_17_sp4_v_t_46
T_12_18_lc_trk_g3_6
T_12_18_wire_logic_cluster/lc_1/in_0

End 

Net : n21260
T_20_20_wire_logic_cluster/lc_7/out
T_20_20_lc_trk_g1_7
T_20_20_wire_logic_cluster/lc_2/in_0

End 

Net : ADC_VDC.avg_cnt_0
T_14_12_wire_logic_cluster/lc_0/out
T_13_13_lc_trk_g1_0
T_13_13_wire_logic_cluster/lc_0/in_1

T_14_12_wire_logic_cluster/lc_0/out
T_14_12_lc_trk_g3_0
T_14_12_wire_logic_cluster/lc_0/in_1

End 

Net : SIG_DDS.bit_cnt_3
T_11_21_wire_logic_cluster/lc_0/out
T_11_19_sp4_v_t_45
T_12_23_sp4_h_l_2
T_16_23_sp4_h_l_5
T_17_23_lc_trk_g2_5
T_17_23_wire_logic_cluster/lc_4/in_1

T_11_21_wire_logic_cluster/lc_0/out
T_11_21_lc_trk_g3_0
T_11_21_wire_logic_cluster/lc_0/in_3

End 

Net : n21703
T_17_14_wire_logic_cluster/lc_1/out
T_16_14_sp4_h_l_10
T_19_14_sp4_v_t_47
T_19_17_lc_trk_g1_7
T_19_17_wire_logic_cluster/lc_4/in_0

End 

Net : buf_dds1_10
T_15_21_wire_logic_cluster/lc_4/out
T_15_21_lc_trk_g1_4
T_15_21_wire_logic_cluster/lc_1/in_0

T_15_21_wire_logic_cluster/lc_4/out
T_15_20_sp4_v_t_40
T_12_20_sp4_h_l_11
T_11_20_lc_trk_g0_3
T_11_20_wire_logic_cluster/lc_0/in_3

T_15_21_wire_logic_cluster/lc_4/out
T_15_20_sp4_v_t_40
T_15_21_lc_trk_g2_0
T_15_21_wire_logic_cluster/lc_4/in_0

End 

Net : acadc_skipcnt_7
T_17_25_wire_logic_cluster/lc_6/out
T_17_23_sp4_v_t_41
T_17_19_sp4_v_t_37
T_16_21_lc_trk_g0_0
T_16_21_input_2_4
T_16_21_wire_logic_cluster/lc_4/in_2

T_17_25_wire_logic_cluster/lc_6/out
T_17_25_lc_trk_g1_6
T_17_25_wire_logic_cluster/lc_6/in_1

End 

Net : RTD.n13090_cascade_
T_11_14_wire_logic_cluster/lc_6/ltout
T_11_14_wire_logic_cluster/lc_7/in_2

End 

Net : wdtick_cnt_7
T_19_11_wire_logic_cluster/lc_7/out
T_19_11_lc_trk_g3_7
T_19_11_wire_logic_cluster/lc_7/in_1

T_19_11_wire_logic_cluster/lc_7/out
T_19_10_sp4_v_t_46
T_18_13_lc_trk_g3_6
T_18_13_wire_logic_cluster/lc_6/in_3

End 

Net : acadc_skipcnt_2
T_17_25_wire_logic_cluster/lc_1/out
T_17_21_sp4_v_t_39
T_14_21_sp4_h_l_2
T_16_21_lc_trk_g3_7
T_16_21_wire_logic_cluster/lc_4/in_0

T_17_25_wire_logic_cluster/lc_1/out
T_17_25_lc_trk_g3_1
T_17_25_wire_logic_cluster/lc_1/in_1

End 

Net : ADC_VDC.avg_cnt_5
T_14_12_wire_logic_cluster/lc_5/out
T_13_13_lc_trk_g1_5
T_13_13_input_2_0
T_13_13_wire_logic_cluster/lc_0/in_2

T_14_12_wire_logic_cluster/lc_5/out
T_14_12_lc_trk_g1_5
T_14_12_wire_logic_cluster/lc_5/in_1

End 

Net : buf_dds1_8
T_12_21_wire_logic_cluster/lc_3/out
T_12_21_sp4_h_l_11
T_16_21_sp4_h_l_7
T_19_21_sp4_v_t_37
T_18_23_lc_trk_g0_0
T_18_23_wire_logic_cluster/lc_5/in_1

T_12_21_wire_logic_cluster/lc_3/out
T_12_21_lc_trk_g0_3
T_12_21_wire_logic_cluster/lc_3/in_0

T_12_21_wire_logic_cluster/lc_3/out
T_11_20_lc_trk_g3_3
T_11_20_wire_logic_cluster/lc_7/in_3

End 

Net : buf_dds0_2
T_13_20_wire_logic_cluster/lc_4/out
T_13_20_lc_trk_g1_4
T_13_20_wire_logic_cluster/lc_6/in_3

T_13_20_wire_logic_cluster/lc_4/out
T_12_20_sp4_h_l_0
T_15_20_sp4_v_t_37
T_15_24_lc_trk_g1_0
T_15_24_wire_logic_cluster/lc_2/in_3

T_13_20_wire_logic_cluster/lc_4/out
T_13_20_lc_trk_g1_4
T_13_20_wire_logic_cluster/lc_4/in_1

End 

Net : comm_spi.bit_cnt_2
T_18_14_wire_logic_cluster/lc_1/out
T_18_15_lc_trk_g0_1
T_18_15_wire_logic_cluster/lc_2/in_1

T_18_14_wire_logic_cluster/lc_1/out
T_18_14_lc_trk_g3_1
T_18_14_wire_logic_cluster/lc_0/in_0

T_18_14_wire_logic_cluster/lc_1/out
T_18_14_lc_trk_g3_1
T_18_14_wire_logic_cluster/lc_1/in_3

End 

Net : comm_spi.bit_cnt_0
T_18_14_wire_logic_cluster/lc_3/out
T_18_15_lc_trk_g0_3
T_18_15_wire_logic_cluster/lc_2/in_3

T_18_14_wire_logic_cluster/lc_3/out
T_18_14_lc_trk_g1_3
T_18_14_wire_logic_cluster/lc_2/in_0

T_18_14_wire_logic_cluster/lc_3/out
T_18_14_lc_trk_g1_3
T_18_14_wire_logic_cluster/lc_1/in_1

T_18_14_wire_logic_cluster/lc_3/out
T_18_14_lc_trk_g1_3
T_18_14_input_2_0
T_18_14_wire_logic_cluster/lc_0/in_2

T_18_14_wire_logic_cluster/lc_3/out
T_18_14_lc_trk_g1_3
T_18_14_wire_logic_cluster/lc_3/in_3

End 

Net : wdtick_cnt_10
T_19_12_wire_logic_cluster/lc_2/out
T_20_9_sp4_v_t_45
T_17_13_sp4_h_l_1
T_17_13_lc_trk_g1_4
T_17_13_wire_logic_cluster/lc_2/in_1

T_19_12_wire_logic_cluster/lc_2/out
T_19_12_lc_trk_g1_2
T_19_12_wire_logic_cluster/lc_2/in_1

End 

Net : n21556_cascade_
T_19_17_wire_logic_cluster/lc_1/ltout
T_19_17_wire_logic_cluster/lc_2/in_2

End 

Net : data_idxvec_12
T_13_18_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_40
T_14_17_sp4_h_l_10
T_18_17_sp4_h_l_6
T_19_17_lc_trk_g2_6
T_19_17_wire_logic_cluster/lc_1/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_13_18_lc_trk_g2_4
T_13_18_input_2_4
T_13_18_wire_logic_cluster/lc_4/in_2

End 

Net : buf_data_vac_10
T_25_24_wire_bram/ram/RDATA_1
T_25_22_sp4_v_t_41
T_25_18_sp4_v_t_42
T_25_14_sp4_v_t_42
T_22_14_sp4_h_l_7
T_21_14_lc_trk_g0_7
T_21_14_wire_logic_cluster/lc_6/in_1

End 

Net : buf_data_vac_12
T_25_22_wire_bram/ram/RDATA_1
T_25_22_sp4_h_l_1
T_24_18_sp4_v_t_43
T_24_14_sp4_v_t_39
T_21_14_sp4_h_l_8
T_21_14_lc_trk_g0_5
T_21_14_wire_logic_cluster/lc_4/in_1

End 

Net : n21257
T_19_21_wire_logic_cluster/lc_6/out
T_20_19_sp4_v_t_40
T_20_20_lc_trk_g2_0
T_20_20_wire_logic_cluster/lc_3/in_3

End 

Net : n16_cascade_
T_19_21_wire_logic_cluster/lc_5/ltout
T_19_21_wire_logic_cluster/lc_6/in_2

End 

Net : cmd_rdadcbuf_19
T_12_14_wire_logic_cluster/lc_3/out
T_12_14_lc_trk_g0_3
T_12_14_input_2_3
T_12_14_wire_logic_cluster/lc_3/in_2

T_12_14_wire_logic_cluster/lc_3/out
T_12_11_sp4_v_t_46
T_13_11_sp4_h_l_11
T_15_11_lc_trk_g3_6
T_15_11_wire_logic_cluster/lc_0/in_3

End 

Net : n20578
T_20_12_wire_logic_cluster/lc_4/out
T_21_11_sp4_v_t_41
T_18_11_sp4_h_l_4
T_14_11_sp4_h_l_0
T_14_11_lc_trk_g1_5
T_14_11_wire_logic_cluster/lc_5/s_r

T_20_12_wire_logic_cluster/lc_4/out
T_20_12_lc_trk_g2_4
T_20_12_wire_logic_cluster/lc_5/s_r

End 

Net : n15092
T_12_22_wire_logic_cluster/lc_6/out
T_12_21_sp4_v_t_44
T_9_21_sp4_h_l_9
T_11_21_lc_trk_g2_4
T_11_21_wire_logic_cluster/lc_5/s_r

T_12_22_wire_logic_cluster/lc_6/out
T_12_21_sp4_v_t_44
T_9_21_sp4_h_l_9
T_11_21_lc_trk_g2_4
T_11_21_wire_logic_cluster/lc_5/s_r

T_12_22_wire_logic_cluster/lc_6/out
T_12_21_sp4_v_t_44
T_9_21_sp4_h_l_9
T_11_21_lc_trk_g2_4
T_11_21_wire_logic_cluster/lc_5/s_r

T_12_22_wire_logic_cluster/lc_6/out
T_12_21_lc_trk_g0_6
T_12_21_input_2_2
T_12_21_wire_logic_cluster/lc_2/in_2

End 

Net : SELIRNG0
T_17_21_wire_logic_cluster/lc_6/out
T_18_20_sp4_v_t_45
T_19_20_sp4_h_l_8
T_21_20_lc_trk_g2_5
T_21_20_wire_logic_cluster/lc_4/in_1

T_17_21_wire_logic_cluster/lc_6/out
T_17_21_lc_trk_g2_6
T_17_21_wire_logic_cluster/lc_6/in_0

T_17_21_wire_logic_cluster/lc_6/out
T_16_21_sp12_h_l_0
T_27_21_sp12_v_t_23
T_27_25_sp4_v_t_41
T_27_29_sp4_v_t_42
T_23_33_span4_horz_r_1
T_25_33_lc_trk_g1_1
T_25_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : bfn_8_8_0_
T_12_14_wire_logic_cluster/carry_in_mux/cout
T_12_14_wire_logic_cluster/lc_0/in_3

Net : wdtick_cnt_12
T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_17_12_sp4_v_t_37
T_17_13_lc_trk_g2_5
T_17_13_wire_logic_cluster/lc_2/in_3

T_19_12_wire_logic_cluster/lc_4/out
T_19_12_lc_trk_g3_4
T_19_12_wire_logic_cluster/lc_4/in_1

End 

Net : ADC_VDC.genclk.t0on_12
T_26_14_wire_logic_cluster/lc_4/out
T_26_13_sp4_v_t_40
T_23_13_sp4_h_l_5
T_24_13_lc_trk_g2_5
T_24_13_wire_logic_cluster/lc_0/in_1

T_26_14_wire_logic_cluster/lc_4/out
T_26_14_lc_trk_g3_4
T_26_14_wire_logic_cluster/lc_4/in_1

End 

Net : n19949
T_19_13_wire_logic_cluster/lc_1/cout
T_19_13_wire_logic_cluster/lc_2/in_3

Net : ADC_VDC.genclk.n27_adj_1449_cascade_
T_24_13_wire_logic_cluster/lc_0/ltout
T_24_13_wire_logic_cluster/lc_1/in_2

End 

Net : buf_dds1_2
T_13_20_wire_logic_cluster/lc_1/out
T_13_20_lc_trk_g0_1
T_13_20_wire_logic_cluster/lc_6/in_1

T_13_20_wire_logic_cluster/lc_1/out
T_13_20_lc_trk_g0_1
T_13_20_wire_logic_cluster/lc_1/in_0

T_13_20_wire_logic_cluster/lc_1/out
T_12_20_lc_trk_g2_1
T_12_20_wire_logic_cluster/lc_2/in_3

End 

Net : ADC_VDC.bit_cnt_3
T_17_12_wire_logic_cluster/lc_3/out
T_16_12_lc_trk_g2_3
T_16_12_wire_logic_cluster/lc_2/in_3

T_17_12_wire_logic_cluster/lc_3/out
T_16_12_lc_trk_g3_3
T_16_12_wire_logic_cluster/lc_5/in_1

T_17_12_wire_logic_cluster/lc_3/out
T_17_12_sp4_h_l_11
T_16_8_sp4_v_t_41
T_15_10_lc_trk_g1_4
T_15_10_wire_logic_cluster/lc_0/in_1

T_17_12_wire_logic_cluster/lc_3/out
T_17_12_sp4_h_l_11
T_17_12_lc_trk_g0_6
T_17_12_wire_logic_cluster/lc_3/in_1

End 

Net : n19821
T_13_18_wire_logic_cluster/lc_0/cout
T_13_18_wire_logic_cluster/lc_1/in_3

Net : ADC_VDC.n21185
T_16_12_wire_logic_cluster/lc_3/out
T_16_11_lc_trk_g0_3
T_16_11_wire_logic_cluster/lc_2/in_3

End 

Net : comm_buf_0_6
T_18_17_wire_logic_cluster/lc_1/out
T_18_15_sp4_v_t_47
T_15_19_sp4_h_l_10
T_11_19_sp4_h_l_6
T_13_19_lc_trk_g2_3
T_13_19_wire_logic_cluster/lc_2/in_1

T_18_17_wire_logic_cluster/lc_1/out
T_19_14_sp4_v_t_43
T_20_18_sp4_h_l_0
T_22_18_lc_trk_g2_5
T_22_18_wire_logic_cluster/lc_2/in_1

T_18_17_wire_logic_cluster/lc_1/out
T_19_14_sp4_v_t_43
T_20_18_sp4_h_l_0
T_16_18_sp4_h_l_8
T_15_14_sp4_v_t_36
T_15_16_lc_trk_g2_1
T_15_16_input_2_3
T_15_16_wire_logic_cluster/lc_3/in_2

T_18_17_wire_logic_cluster/lc_1/out
T_19_14_sp4_v_t_43
T_20_18_sp4_h_l_0
T_16_18_sp4_h_l_8
T_15_18_sp4_v_t_45
T_15_22_lc_trk_g1_0
T_15_22_input_2_7
T_15_22_wire_logic_cluster/lc_7/in_2

T_18_17_wire_logic_cluster/lc_1/out
T_18_15_sp4_v_t_47
T_15_19_sp4_h_l_10
T_11_19_sp4_h_l_6
T_13_19_lc_trk_g2_3
T_13_19_wire_logic_cluster/lc_5/in_0

T_18_17_wire_logic_cluster/lc_1/out
T_19_14_sp4_v_t_43
T_20_18_sp4_h_l_0
T_19_18_sp4_v_t_43
T_19_22_lc_trk_g1_6
T_19_22_input_2_7
T_19_22_wire_logic_cluster/lc_7/in_2

T_18_17_wire_logic_cluster/lc_1/out
T_18_15_sp4_v_t_47
T_15_15_sp4_h_l_10
T_14_15_lc_trk_g1_2
T_14_15_input_2_5
T_14_15_wire_logic_cluster/lc_5/in_2

T_18_17_wire_logic_cluster/lc_1/out
T_18_15_sp4_v_t_47
T_17_19_lc_trk_g2_2
T_17_19_wire_logic_cluster/lc_3/in_1

End 

Net : comm_spi.imosi_N_793
T_23_11_wire_logic_cluster/lc_1/out
T_23_8_sp12_v_t_22
T_12_8_sp12_h_l_1
T_17_8_lc_trk_g1_5
T_17_8_wire_logic_cluster/lc_5/s_r

End 

Net : SIG_DDS.n9_adj_1434
T_17_23_wire_logic_cluster/lc_2/out
T_17_20_sp4_v_t_44
T_18_24_sp4_h_l_3
T_19_24_lc_trk_g3_3
T_19_24_wire_logic_cluster/lc_6/cen

End 

Net : VAC_OSR0
T_15_17_wire_logic_cluster/lc_5/out
T_16_17_lc_trk_g0_5
T_16_17_wire_logic_cluster/lc_2/in_3

T_15_17_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g1_5
T_15_17_wire_logic_cluster/lc_5/in_3

T_15_17_wire_logic_cluster/lc_5/out
T_15_17_sp12_h_l_1
T_3_17_sp12_h_l_1
T_2_17_sp12_v_t_22
T_2_26_sp4_v_t_36
T_0_30_span4_horz_25
T_0_30_lc_trk_g0_1
T_0_30_wire_io_cluster/io_1/D_OUT_0

End 

Net : RTD.n21492_cascade_
T_7_13_wire_logic_cluster/lc_6/ltout
T_7_13_wire_logic_cluster/lc_7/in_2

End 

Net : cmd_rdadcbuf_20
T_12_14_wire_logic_cluster/lc_4/out
T_12_14_lc_trk_g3_4
T_12_14_wire_logic_cluster/lc_4/in_1

T_12_14_wire_logic_cluster/lc_4/out
T_13_13_lc_trk_g3_4
T_13_13_wire_logic_cluster/lc_1/in_0

End 

Net : n22467_cascade_
T_15_18_wire_logic_cluster/lc_5/ltout
T_15_18_wire_logic_cluster/lc_6/in_2

End 

Net : buf_dds1_6
T_21_22_wire_logic_cluster/lc_4/out
T_14_22_sp12_h_l_0
T_19_22_lc_trk_g1_4
T_19_22_wire_logic_cluster/lc_1/in_0

T_21_22_wire_logic_cluster/lc_4/out
T_14_22_sp12_h_l_0
T_13_22_sp4_h_l_1
T_12_18_sp4_v_t_43
T_12_20_lc_trk_g3_6
T_12_20_wire_logic_cluster/lc_6/in_3

T_21_22_wire_logic_cluster/lc_4/out
T_21_22_lc_trk_g0_4
T_21_22_wire_logic_cluster/lc_4/in_0

End 

Net : buf_data_vac_9
T_25_25_wire_bram/ram/RDATA_9
T_25_22_sp4_v_t_36
T_25_18_sp4_v_t_41
T_25_14_sp4_v_t_37
T_22_14_sp4_h_l_6
T_21_14_lc_trk_g0_6
T_21_14_wire_logic_cluster/lc_7/in_3

End 

Net : buf_data_vac_11
T_25_23_wire_bram/ram/RDATA_9
T_25_20_sp4_v_t_36
T_22_20_sp4_h_l_7
T_21_16_sp4_v_t_42
T_21_12_sp4_v_t_42
T_21_14_lc_trk_g3_7
T_21_14_wire_logic_cluster/lc_5/in_3

End 

Net : ADC_VDC.genclk.t0on_10
T_26_14_wire_logic_cluster/lc_2/out
T_26_13_sp4_v_t_36
T_23_13_sp4_h_l_7
T_24_13_lc_trk_g2_7
T_24_13_wire_logic_cluster/lc_0/in_3

T_26_14_wire_logic_cluster/lc_2/out
T_26_14_lc_trk_g1_2
T_26_14_wire_logic_cluster/lc_2/in_1

End 

Net : n19948
T_19_13_wire_logic_cluster/lc_0/cout
T_19_13_wire_logic_cluster/lc_1/in_3

Net : n21273
T_21_18_wire_logic_cluster/lc_1/out
T_21_18_lc_trk_g3_1
T_21_18_wire_logic_cluster/lc_0/in_0

End 

Net : comm_buf_5_0
T_22_13_wire_logic_cluster/lc_0/out
T_23_11_sp4_v_t_44
T_23_15_sp4_v_t_44
T_22_18_lc_trk_g3_4
T_22_18_wire_logic_cluster/lc_5/in_0

End 

Net : buf_dds0_1
T_15_21_wire_logic_cluster/lc_7/out
T_15_21_lc_trk_g2_7
T_15_21_wire_logic_cluster/lc_0/in_3

T_15_21_wire_logic_cluster/lc_7/out
T_15_20_sp4_v_t_46
T_15_24_lc_trk_g1_3
T_15_24_wire_logic_cluster/lc_1/in_3

T_15_21_wire_logic_cluster/lc_7/out
T_15_21_lc_trk_g2_7
T_15_21_wire_logic_cluster/lc_7/in_0

End 

Net : n4_adj_1457
T_22_18_wire_logic_cluster/lc_5/out
T_21_18_lc_trk_g3_5
T_21_18_wire_logic_cluster/lc_1/in_1

End 

Net : n14_adj_1551
T_16_16_wire_logic_cluster/lc_3/out
T_16_13_sp4_v_t_46
T_13_17_sp4_h_l_4
T_13_17_lc_trk_g0_1
T_13_17_wire_logic_cluster/lc_7/in_0

T_16_16_wire_logic_cluster/lc_3/out
T_16_15_lc_trk_g0_3
T_16_15_wire_logic_cluster/lc_4/in_1

End 

Net : DTRIG_N_958
T_11_22_wire_logic_cluster/lc_1/out
T_11_20_sp4_v_t_47
T_11_24_sp4_v_t_47
T_10_25_lc_trk_g3_7
T_10_25_wire_logic_cluster/lc_1/in_1

T_11_22_wire_logic_cluster/lc_1/out
T_11_20_sp4_v_t_47
T_11_24_lc_trk_g1_2
T_11_24_wire_logic_cluster/lc_7/in_0

T_11_22_wire_logic_cluster/lc_1/out
T_11_20_sp4_v_t_47
T_11_24_lc_trk_g0_2
T_11_24_wire_logic_cluster/lc_3/in_1

T_11_22_wire_logic_cluster/lc_1/out
T_11_20_sp4_v_t_47
T_11_24_sp4_v_t_47
T_10_25_lc_trk_g3_7
T_10_25_wire_logic_cluster/lc_2/in_0

T_11_22_wire_logic_cluster/lc_1/out
T_11_22_lc_trk_g3_1
T_11_22_wire_logic_cluster/lc_7/in_1

T_11_22_wire_logic_cluster/lc_1/out
T_12_23_lc_trk_g2_1
T_12_23_wire_logic_cluster/lc_5/in_0

T_11_22_wire_logic_cluster/lc_1/out
T_11_20_sp4_v_t_47
T_11_24_sp4_v_t_47
T_10_25_lc_trk_g3_7
T_10_25_input_2_4
T_10_25_wire_logic_cluster/lc_4/in_2

T_11_22_wire_logic_cluster/lc_1/out
T_12_20_sp4_v_t_46
T_12_24_sp4_v_t_42
T_12_25_lc_trk_g3_2
T_12_25_wire_logic_cluster/lc_4/in_1

T_11_22_wire_logic_cluster/lc_1/out
T_11_18_sp4_v_t_39
T_11_19_lc_trk_g3_7
T_11_19_input_2_4
T_11_19_wire_logic_cluster/lc_4/in_2

T_11_22_wire_logic_cluster/lc_1/out
T_11_22_lc_trk_g3_1
T_11_22_wire_logic_cluster/lc_1/in_1

T_11_22_wire_logic_cluster/lc_1/out
T_11_22_lc_trk_g3_1
T_11_22_input_2_2
T_11_22_wire_logic_cluster/lc_2/in_2

T_11_22_wire_logic_cluster/lc_1/out
T_11_23_lc_trk_g1_1
T_11_23_input_2_4
T_11_23_wire_logic_cluster/lc_4/in_2

End 

Net : ADC_IAC.n12698_cascade_
T_10_25_wire_logic_cluster/lc_1/ltout
T_10_25_wire_logic_cluster/lc_2/in_2

End 

Net : bfn_9_12_0_
T_13_18_wire_logic_cluster/carry_in_mux/cout
T_13_18_wire_logic_cluster/lc_0/in_3

Net : data_count_2
T_16_24_wire_logic_cluster/lc_2/out
T_17_23_sp4_v_t_37
T_18_23_sp4_h_l_0
T_22_23_sp4_h_l_0
T_25_23_sp4_v_t_40
T_25_26_lc_trk_g1_0
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2
T_25_24_upADDR_2
T_25_24_wire_bram/ram/WADDR_2
T_25_22_upADDR_2
T_25_22_wire_bram/ram/WADDR_2
T_25_20_upADDR_2
T_25_20_wire_bram/ram/WADDR_2
T_25_18_upADDR_2
T_25_18_wire_bram/ram/WADDR_2
T_25_16_upADDR_2
T_25_16_wire_bram/ram/WADDR_2
T_25_14_upADDR_2
T_25_14_wire_bram/ram/WADDR_2
T_25_12_upADDR_2
T_25_12_wire_bram/ram/WADDR_2
T_25_10_upADDR_2
T_25_10_wire_bram/ram/WADDR_2
T_25_8_upADDR_2
T_25_8_wire_bram/ram/WADDR_2

T_16_24_wire_logic_cluster/lc_2/out
T_17_23_sp4_v_t_37
T_18_23_sp4_h_l_0
T_22_23_sp4_h_l_0
T_25_23_sp4_v_t_40
T_25_26_lc_trk_g1_0
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2
T_25_24_upADDR_2
T_25_24_wire_bram/ram/WADDR_2
T_25_22_upADDR_2
T_25_22_wire_bram/ram/WADDR_2
T_25_20_upADDR_2
T_25_20_wire_bram/ram/WADDR_2
T_25_18_upADDR_2
T_25_18_wire_bram/ram/WADDR_2
T_25_16_upADDR_2
T_25_16_wire_bram/ram/WADDR_2
T_25_14_upADDR_2
T_25_14_wire_bram/ram/WADDR_2
T_25_12_upADDR_2
T_25_12_wire_bram/ram/WADDR_2
T_25_10_upADDR_2
T_25_10_wire_bram/ram/WADDR_2

T_16_24_wire_logic_cluster/lc_2/out
T_17_23_sp4_v_t_37
T_18_23_sp4_h_l_0
T_22_23_sp4_h_l_0
T_25_23_sp4_v_t_40
T_25_26_lc_trk_g1_0
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2
T_25_24_upADDR_2
T_25_24_wire_bram/ram/WADDR_2
T_25_22_upADDR_2
T_25_22_wire_bram/ram/WADDR_2
T_25_20_upADDR_2
T_25_20_wire_bram/ram/WADDR_2
T_25_18_upADDR_2
T_25_18_wire_bram/ram/WADDR_2
T_25_16_upADDR_2
T_25_16_wire_bram/ram/WADDR_2
T_25_14_upADDR_2
T_25_14_wire_bram/ram/WADDR_2
T_25_12_upADDR_2
T_25_12_wire_bram/ram/WADDR_2

T_16_24_wire_logic_cluster/lc_2/out
T_17_23_sp4_v_t_37
T_18_23_sp4_h_l_0
T_22_23_sp4_h_l_0
T_25_23_sp4_v_t_40
T_25_26_lc_trk_g1_0
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2
T_25_24_upADDR_2
T_25_24_wire_bram/ram/WADDR_2
T_25_22_upADDR_2
T_25_22_wire_bram/ram/WADDR_2
T_25_20_upADDR_2
T_25_20_wire_bram/ram/WADDR_2
T_25_18_upADDR_2
T_25_18_wire_bram/ram/WADDR_2
T_25_16_upADDR_2
T_25_16_wire_bram/ram/WADDR_2
T_25_14_upADDR_2
T_25_14_wire_bram/ram/WADDR_2

T_16_24_wire_logic_cluster/lc_2/out
T_17_23_sp4_v_t_37
T_18_23_sp4_h_l_0
T_22_23_sp4_h_l_0
T_25_23_sp4_v_t_40
T_25_26_lc_trk_g1_0
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2
T_25_24_upADDR_2
T_25_24_wire_bram/ram/WADDR_2
T_25_22_upADDR_2
T_25_22_wire_bram/ram/WADDR_2
T_25_20_upADDR_2
T_25_20_wire_bram/ram/WADDR_2
T_25_18_upADDR_2
T_25_18_wire_bram/ram/WADDR_2
T_25_16_upADDR_2
T_25_16_wire_bram/ram/WADDR_2

T_16_24_wire_logic_cluster/lc_2/out
T_17_23_sp4_v_t_37
T_18_23_sp4_h_l_0
T_22_23_sp4_h_l_0
T_25_23_sp4_v_t_40
T_25_26_lc_trk_g1_0
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2
T_25_24_upADDR_2
T_25_24_wire_bram/ram/WADDR_2
T_25_22_upADDR_2
T_25_22_wire_bram/ram/WADDR_2
T_25_20_upADDR_2
T_25_20_wire_bram/ram/WADDR_2
T_25_18_upADDR_2
T_25_18_wire_bram/ram/WADDR_2

T_16_24_wire_logic_cluster/lc_2/out
T_11_24_sp12_h_l_0
T_10_12_sp12_v_t_23
T_10_14_sp4_v_t_43
T_7_14_sp4_h_l_0
T_8_14_lc_trk_g3_0
T_8_14_input0_5
T_8_14_wire_bram/ram/WADDR_2
T_8_12_upADDR_2
T_8_12_wire_bram/ram/WADDR_2

T_16_24_wire_logic_cluster/lc_2/out
T_17_23_sp4_v_t_37
T_18_23_sp4_h_l_0
T_22_23_sp4_h_l_0
T_25_23_sp4_v_t_40
T_25_26_lc_trk_g1_0
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2
T_25_24_upADDR_2
T_25_24_wire_bram/ram/WADDR_2
T_25_22_upADDR_2
T_25_22_wire_bram/ram/WADDR_2
T_25_20_upADDR_2
T_25_20_wire_bram/ram/WADDR_2

T_16_24_wire_logic_cluster/lc_2/out
T_11_24_sp12_h_l_0
T_10_12_sp12_v_t_23
T_10_14_sp4_v_t_43
T_7_14_sp4_h_l_0
T_8_14_lc_trk_g3_0
T_8_14_input0_5
T_8_14_wire_bram/ram/WADDR_2

T_16_24_wire_logic_cluster/lc_2/out
T_17_23_sp4_v_t_37
T_18_23_sp4_h_l_0
T_22_23_sp4_h_l_0
T_25_23_sp4_v_t_40
T_25_26_lc_trk_g1_0
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2
T_25_24_upADDR_2
T_25_24_wire_bram/ram/WADDR_2
T_25_22_upADDR_2
T_25_22_wire_bram/ram/WADDR_2

T_16_24_wire_logic_cluster/lc_2/out
T_16_24_lc_trk_g1_2
T_16_24_wire_logic_cluster/lc_2/in_1

T_16_24_wire_logic_cluster/lc_2/out
T_17_23_sp4_v_t_37
T_18_23_sp4_h_l_0
T_22_23_sp4_h_l_0
T_25_23_sp4_v_t_40
T_25_26_lc_trk_g1_0
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2
T_25_24_upADDR_2
T_25_24_wire_bram/ram/WADDR_2

T_16_24_wire_logic_cluster/lc_2/out
T_17_23_sp4_v_t_37
T_18_23_sp4_h_l_0
T_22_23_sp4_h_l_0
T_25_23_sp4_v_t_40
T_25_26_lc_trk_g1_0
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2

End 

Net : ADC_IAC.n15014
T_10_25_wire_logic_cluster/lc_2/out
T_11_24_sp4_v_t_37
T_8_24_sp4_h_l_0
T_10_24_lc_trk_g3_5
T_10_24_wire_logic_cluster/lc_5/s_r

T_10_25_wire_logic_cluster/lc_2/out
T_11_24_sp4_v_t_37
T_8_24_sp4_h_l_0
T_10_24_lc_trk_g3_5
T_10_24_wire_logic_cluster/lc_5/s_r

T_10_25_wire_logic_cluster/lc_2/out
T_11_24_sp4_v_t_37
T_8_24_sp4_h_l_0
T_10_24_lc_trk_g3_5
T_10_24_wire_logic_cluster/lc_5/s_r

T_10_25_wire_logic_cluster/lc_2/out
T_11_24_sp4_v_t_37
T_8_24_sp4_h_l_0
T_10_24_lc_trk_g3_5
T_10_24_wire_logic_cluster/lc_5/s_r

T_10_25_wire_logic_cluster/lc_2/out
T_11_24_sp4_v_t_37
T_8_24_sp4_h_l_0
T_10_24_lc_trk_g3_5
T_10_24_wire_logic_cluster/lc_5/s_r

T_10_25_wire_logic_cluster/lc_2/out
T_11_24_sp4_v_t_37
T_8_24_sp4_h_l_0
T_10_24_lc_trk_g3_5
T_10_24_wire_logic_cluster/lc_5/s_r

T_10_25_wire_logic_cluster/lc_2/out
T_11_24_sp4_v_t_37
T_8_24_sp4_h_l_0
T_10_24_lc_trk_g3_5
T_10_24_wire_logic_cluster/lc_5/s_r

T_10_25_wire_logic_cluster/lc_2/out
T_11_24_sp4_v_t_37
T_8_24_sp4_h_l_0
T_10_24_lc_trk_g3_5
T_10_24_wire_logic_cluster/lc_5/s_r

End 

Net : data_count_3
T_16_24_wire_logic_cluster/lc_3/out
T_14_24_sp4_h_l_3
T_18_24_sp4_h_l_11
T_22_24_sp4_h_l_7
T_25_24_sp4_v_t_42
T_25_26_lc_trk_g3_7
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3
T_25_24_upADDR_3
T_25_24_wire_bram/ram/WADDR_3
T_25_22_upADDR_3
T_25_22_wire_bram/ram/WADDR_3
T_25_20_upADDR_3
T_25_20_wire_bram/ram/WADDR_3
T_25_18_upADDR_3
T_25_18_wire_bram/ram/WADDR_3
T_25_16_upADDR_3
T_25_16_wire_bram/ram/WADDR_3
T_25_14_upADDR_3
T_25_14_wire_bram/ram/WADDR_3
T_25_12_upADDR_3
T_25_12_wire_bram/ram/WADDR_3
T_25_10_upADDR_3
T_25_10_wire_bram/ram/WADDR_3
T_25_8_upADDR_3
T_25_8_wire_bram/ram/WADDR_3

T_16_24_wire_logic_cluster/lc_3/out
T_14_24_sp4_h_l_3
T_18_24_sp4_h_l_11
T_22_24_sp4_h_l_7
T_25_24_sp4_v_t_42
T_25_26_lc_trk_g3_7
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3
T_25_24_upADDR_3
T_25_24_wire_bram/ram/WADDR_3
T_25_22_upADDR_3
T_25_22_wire_bram/ram/WADDR_3
T_25_20_upADDR_3
T_25_20_wire_bram/ram/WADDR_3
T_25_18_upADDR_3
T_25_18_wire_bram/ram/WADDR_3
T_25_16_upADDR_3
T_25_16_wire_bram/ram/WADDR_3
T_25_14_upADDR_3
T_25_14_wire_bram/ram/WADDR_3
T_25_12_upADDR_3
T_25_12_wire_bram/ram/WADDR_3
T_25_10_upADDR_3
T_25_10_wire_bram/ram/WADDR_3

T_16_24_wire_logic_cluster/lc_3/out
T_14_24_sp4_h_l_3
T_18_24_sp4_h_l_11
T_22_24_sp4_h_l_7
T_25_24_sp4_v_t_42
T_25_26_lc_trk_g3_7
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3
T_25_24_upADDR_3
T_25_24_wire_bram/ram/WADDR_3
T_25_22_upADDR_3
T_25_22_wire_bram/ram/WADDR_3
T_25_20_upADDR_3
T_25_20_wire_bram/ram/WADDR_3
T_25_18_upADDR_3
T_25_18_wire_bram/ram/WADDR_3
T_25_16_upADDR_3
T_25_16_wire_bram/ram/WADDR_3
T_25_14_upADDR_3
T_25_14_wire_bram/ram/WADDR_3
T_25_12_upADDR_3
T_25_12_wire_bram/ram/WADDR_3

T_16_24_wire_logic_cluster/lc_3/out
T_14_24_sp4_h_l_3
T_18_24_sp4_h_l_11
T_22_24_sp4_h_l_7
T_25_24_sp4_v_t_42
T_25_26_lc_trk_g3_7
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3
T_25_24_upADDR_3
T_25_24_wire_bram/ram/WADDR_3
T_25_22_upADDR_3
T_25_22_wire_bram/ram/WADDR_3
T_25_20_upADDR_3
T_25_20_wire_bram/ram/WADDR_3
T_25_18_upADDR_3
T_25_18_wire_bram/ram/WADDR_3
T_25_16_upADDR_3
T_25_16_wire_bram/ram/WADDR_3
T_25_14_upADDR_3
T_25_14_wire_bram/ram/WADDR_3

T_16_24_wire_logic_cluster/lc_3/out
T_14_24_sp4_h_l_3
T_18_24_sp4_h_l_11
T_22_24_sp4_h_l_7
T_25_24_sp4_v_t_42
T_25_26_lc_trk_g3_7
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3
T_25_24_upADDR_3
T_25_24_wire_bram/ram/WADDR_3
T_25_22_upADDR_3
T_25_22_wire_bram/ram/WADDR_3
T_25_20_upADDR_3
T_25_20_wire_bram/ram/WADDR_3
T_25_18_upADDR_3
T_25_18_wire_bram/ram/WADDR_3
T_25_16_upADDR_3
T_25_16_wire_bram/ram/WADDR_3

T_16_24_wire_logic_cluster/lc_3/out
T_14_24_sp4_h_l_3
T_18_24_sp4_h_l_11
T_22_24_sp4_h_l_7
T_25_24_sp4_v_t_42
T_25_26_lc_trk_g3_7
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3
T_25_24_upADDR_3
T_25_24_wire_bram/ram/WADDR_3
T_25_22_upADDR_3
T_25_22_wire_bram/ram/WADDR_3
T_25_20_upADDR_3
T_25_20_wire_bram/ram/WADDR_3
T_25_18_upADDR_3
T_25_18_wire_bram/ram/WADDR_3

T_16_24_wire_logic_cluster/lc_3/out
T_14_24_sp4_h_l_3
T_18_24_sp4_h_l_11
T_22_24_sp4_h_l_7
T_25_24_sp4_v_t_42
T_25_26_lc_trk_g3_7
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3
T_25_24_upADDR_3
T_25_24_wire_bram/ram/WADDR_3
T_25_22_upADDR_3
T_25_22_wire_bram/ram/WADDR_3
T_25_20_upADDR_3
T_25_20_wire_bram/ram/WADDR_3

T_16_24_wire_logic_cluster/lc_3/out
T_16_15_sp12_v_t_22
T_16_14_sp4_v_t_46
T_13_14_sp4_h_l_11
T_9_14_sp4_h_l_2
T_8_14_lc_trk_g0_2
T_8_14_input0_4
T_8_14_wire_bram/ram/WADDR_3
T_8_12_upADDR_3
T_8_12_wire_bram/ram/WADDR_3

T_16_24_wire_logic_cluster/lc_3/out
T_14_24_sp4_h_l_3
T_18_24_sp4_h_l_11
T_22_24_sp4_h_l_7
T_25_24_sp4_v_t_42
T_25_26_lc_trk_g3_7
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3
T_25_24_upADDR_3
T_25_24_wire_bram/ram/WADDR_3
T_25_22_upADDR_3
T_25_22_wire_bram/ram/WADDR_3

T_16_24_wire_logic_cluster/lc_3/out
T_16_15_sp12_v_t_22
T_16_14_sp4_v_t_46
T_13_14_sp4_h_l_11
T_9_14_sp4_h_l_2
T_8_14_lc_trk_g0_2
T_8_14_input0_4
T_8_14_wire_bram/ram/WADDR_3

T_16_24_wire_logic_cluster/lc_3/out
T_14_24_sp4_h_l_3
T_18_24_sp4_h_l_11
T_22_24_sp4_h_l_7
T_25_24_sp4_v_t_42
T_25_26_lc_trk_g3_7
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3
T_25_24_upADDR_3
T_25_24_wire_bram/ram/WADDR_3

T_16_24_wire_logic_cluster/lc_3/out
T_16_24_lc_trk_g1_3
T_16_24_wire_logic_cluster/lc_3/in_1

T_16_24_wire_logic_cluster/lc_3/out
T_14_24_sp4_h_l_3
T_18_24_sp4_h_l_11
T_22_24_sp4_h_l_7
T_25_24_sp4_v_t_42
T_25_26_lc_trk_g3_7
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3

End 

Net : ADC_VDC.genclk.n21598
T_24_12_wire_logic_cluster/lc_1/out
T_24_13_lc_trk_g0_1
T_24_13_wire_logic_cluster/lc_2/in_1

End 

Net : n14_adj_1552
T_16_14_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_44
T_13_17_sp4_h_l_2
T_13_17_lc_trk_g1_7
T_13_17_wire_logic_cluster/lc_6/in_0

T_16_14_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_44
T_16_17_sp4_v_t_37
T_15_19_lc_trk_g1_0
T_15_19_wire_logic_cluster/lc_6/in_1

End 

Net : data_count_0
T_16_24_wire_logic_cluster/lc_0/out
T_13_24_sp12_h_l_0
T_22_24_sp4_h_l_11
T_25_24_sp4_v_t_41
T_25_26_lc_trk_g3_4
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0
T_25_24_upADDR_0
T_25_24_wire_bram/ram/WADDR_0
T_25_22_upADDR_0
T_25_22_wire_bram/ram/WADDR_0
T_25_20_upADDR_0
T_25_20_wire_bram/ram/WADDR_0
T_25_18_upADDR_0
T_25_18_wire_bram/ram/WADDR_0
T_25_16_upADDR_0
T_25_16_wire_bram/ram/WADDR_0
T_25_14_upADDR_0
T_25_14_wire_bram/ram/WADDR_0
T_25_12_upADDR_0
T_25_12_wire_bram/ram/WADDR_0
T_25_10_upADDR_0
T_25_10_wire_bram/ram/WADDR_0
T_25_8_upADDR_0
T_25_8_wire_bram/ram/WADDR_0

T_16_24_wire_logic_cluster/lc_0/out
T_13_24_sp12_h_l_0
T_22_24_sp4_h_l_11
T_25_24_sp4_v_t_41
T_25_26_lc_trk_g3_4
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0
T_25_24_upADDR_0
T_25_24_wire_bram/ram/WADDR_0
T_25_22_upADDR_0
T_25_22_wire_bram/ram/WADDR_0
T_25_20_upADDR_0
T_25_20_wire_bram/ram/WADDR_0
T_25_18_upADDR_0
T_25_18_wire_bram/ram/WADDR_0
T_25_16_upADDR_0
T_25_16_wire_bram/ram/WADDR_0
T_25_14_upADDR_0
T_25_14_wire_bram/ram/WADDR_0
T_25_12_upADDR_0
T_25_12_wire_bram/ram/WADDR_0
T_25_10_upADDR_0
T_25_10_wire_bram/ram/WADDR_0

T_16_24_wire_logic_cluster/lc_0/out
T_13_24_sp12_h_l_0
T_22_24_sp4_h_l_11
T_25_24_sp4_v_t_41
T_25_26_lc_trk_g3_4
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0
T_25_24_upADDR_0
T_25_24_wire_bram/ram/WADDR_0
T_25_22_upADDR_0
T_25_22_wire_bram/ram/WADDR_0
T_25_20_upADDR_0
T_25_20_wire_bram/ram/WADDR_0
T_25_18_upADDR_0
T_25_18_wire_bram/ram/WADDR_0
T_25_16_upADDR_0
T_25_16_wire_bram/ram/WADDR_0
T_25_14_upADDR_0
T_25_14_wire_bram/ram/WADDR_0
T_25_12_upADDR_0
T_25_12_wire_bram/ram/WADDR_0

T_16_24_wire_logic_cluster/lc_0/out
T_13_24_sp12_h_l_0
T_22_24_sp4_h_l_11
T_25_24_sp4_v_t_41
T_25_26_lc_trk_g3_4
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0
T_25_24_upADDR_0
T_25_24_wire_bram/ram/WADDR_0
T_25_22_upADDR_0
T_25_22_wire_bram/ram/WADDR_0
T_25_20_upADDR_0
T_25_20_wire_bram/ram/WADDR_0
T_25_18_upADDR_0
T_25_18_wire_bram/ram/WADDR_0
T_25_16_upADDR_0
T_25_16_wire_bram/ram/WADDR_0
T_25_14_upADDR_0
T_25_14_wire_bram/ram/WADDR_0

T_16_24_wire_logic_cluster/lc_0/out
T_13_24_sp12_h_l_0
T_22_24_sp4_h_l_11
T_25_24_sp4_v_t_41
T_25_26_lc_trk_g3_4
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0
T_25_24_upADDR_0
T_25_24_wire_bram/ram/WADDR_0
T_25_22_upADDR_0
T_25_22_wire_bram/ram/WADDR_0
T_25_20_upADDR_0
T_25_20_wire_bram/ram/WADDR_0
T_25_18_upADDR_0
T_25_18_wire_bram/ram/WADDR_0
T_25_16_upADDR_0
T_25_16_wire_bram/ram/WADDR_0

T_16_24_wire_logic_cluster/lc_0/out
T_13_24_sp12_h_l_0
T_22_24_sp4_h_l_11
T_25_24_sp4_v_t_41
T_25_26_lc_trk_g3_4
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0
T_25_24_upADDR_0
T_25_24_wire_bram/ram/WADDR_0
T_25_22_upADDR_0
T_25_22_wire_bram/ram/WADDR_0
T_25_20_upADDR_0
T_25_20_wire_bram/ram/WADDR_0
T_25_18_upADDR_0
T_25_18_wire_bram/ram/WADDR_0

T_16_24_wire_logic_cluster/lc_0/out
T_13_24_sp12_h_l_0
T_12_12_sp12_v_t_23
T_12_14_sp4_v_t_43
T_9_14_sp4_h_l_0
T_8_14_lc_trk_g1_0
T_8_14_input0_7
T_8_14_wire_bram/ram/WADDR_0
T_8_12_upADDR_0
T_8_12_wire_bram/ram/WADDR_0

T_16_24_wire_logic_cluster/lc_0/out
T_13_24_sp12_h_l_0
T_22_24_sp4_h_l_11
T_25_24_sp4_v_t_41
T_25_26_lc_trk_g3_4
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0
T_25_24_upADDR_0
T_25_24_wire_bram/ram/WADDR_0
T_25_22_upADDR_0
T_25_22_wire_bram/ram/WADDR_0
T_25_20_upADDR_0
T_25_20_wire_bram/ram/WADDR_0

T_16_24_wire_logic_cluster/lc_0/out
T_13_24_sp12_h_l_0
T_12_12_sp12_v_t_23
T_12_14_sp4_v_t_43
T_9_14_sp4_h_l_0
T_8_14_lc_trk_g1_0
T_8_14_input0_7
T_8_14_wire_bram/ram/WADDR_0

T_16_24_wire_logic_cluster/lc_0/out
T_16_24_lc_trk_g1_0
T_16_24_wire_logic_cluster/lc_0/in_1

T_16_24_wire_logic_cluster/lc_0/out
T_13_24_sp12_h_l_0
T_22_24_sp4_h_l_11
T_25_24_sp4_v_t_41
T_25_26_lc_trk_g3_4
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0
T_25_24_upADDR_0
T_25_24_wire_bram/ram/WADDR_0
T_25_22_upADDR_0
T_25_22_wire_bram/ram/WADDR_0

T_16_24_wire_logic_cluster/lc_0/out
T_13_24_sp12_h_l_0
T_22_24_sp4_h_l_11
T_25_24_sp4_v_t_41
T_25_26_lc_trk_g3_4
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0
T_25_24_upADDR_0
T_25_24_wire_bram/ram/WADDR_0

T_16_24_wire_logic_cluster/lc_0/out
T_13_24_sp12_h_l_0
T_22_24_sp4_h_l_11
T_25_24_sp4_v_t_41
T_25_26_lc_trk_g3_4
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0

End 

Net : data_count_5
T_16_24_wire_logic_cluster/lc_5/out
T_16_24_sp12_h_l_1
T_22_24_sp4_h_l_6
T_25_24_sp4_v_t_43
T_25_26_lc_trk_g2_6
T_25_26_input0_2
T_25_26_wire_bram/ram/WADDR_5
T_25_24_upADDR_5
T_25_24_wire_bram/ram/WADDR_5
T_25_22_upADDR_5
T_25_22_wire_bram/ram/WADDR_5
T_25_20_upADDR_5
T_25_20_wire_bram/ram/WADDR_5
T_25_18_upADDR_5
T_25_18_wire_bram/ram/WADDR_5
T_25_16_upADDR_5
T_25_16_wire_bram/ram/WADDR_5
T_25_14_upADDR_5
T_25_14_wire_bram/ram/WADDR_5
T_25_12_upADDR_5
T_25_12_wire_bram/ram/WADDR_5
T_25_10_upADDR_5
T_25_10_wire_bram/ram/WADDR_5
T_25_8_upADDR_5
T_25_8_wire_bram/ram/WADDR_5

T_16_24_wire_logic_cluster/lc_5/out
T_16_24_sp12_h_l_1
T_22_24_sp4_h_l_6
T_25_24_sp4_v_t_43
T_25_26_lc_trk_g2_6
T_25_26_input0_2
T_25_26_wire_bram/ram/WADDR_5
T_25_24_upADDR_5
T_25_24_wire_bram/ram/WADDR_5
T_25_22_upADDR_5
T_25_22_wire_bram/ram/WADDR_5
T_25_20_upADDR_5
T_25_20_wire_bram/ram/WADDR_5
T_25_18_upADDR_5
T_25_18_wire_bram/ram/WADDR_5
T_25_16_upADDR_5
T_25_16_wire_bram/ram/WADDR_5
T_25_14_upADDR_5
T_25_14_wire_bram/ram/WADDR_5
T_25_12_upADDR_5
T_25_12_wire_bram/ram/WADDR_5
T_25_10_upADDR_5
T_25_10_wire_bram/ram/WADDR_5

T_16_24_wire_logic_cluster/lc_5/out
T_16_24_sp12_h_l_1
T_22_24_sp4_h_l_6
T_25_24_sp4_v_t_43
T_25_26_lc_trk_g2_6
T_25_26_input0_2
T_25_26_wire_bram/ram/WADDR_5
T_25_24_upADDR_5
T_25_24_wire_bram/ram/WADDR_5
T_25_22_upADDR_5
T_25_22_wire_bram/ram/WADDR_5
T_25_20_upADDR_5
T_25_20_wire_bram/ram/WADDR_5
T_25_18_upADDR_5
T_25_18_wire_bram/ram/WADDR_5
T_25_16_upADDR_5
T_25_16_wire_bram/ram/WADDR_5
T_25_14_upADDR_5
T_25_14_wire_bram/ram/WADDR_5
T_25_12_upADDR_5
T_25_12_wire_bram/ram/WADDR_5

T_16_24_wire_logic_cluster/lc_5/out
T_16_24_sp12_h_l_1
T_15_12_sp12_v_t_22
T_4_12_sp12_h_l_1
T_10_12_sp4_h_l_6
T_9_12_sp4_v_t_43
T_8_14_lc_trk_g0_6
T_8_14_input0_2
T_8_14_wire_bram/ram/WADDR_5
T_8_12_upADDR_5
T_8_12_wire_bram/ram/WADDR_5

T_16_24_wire_logic_cluster/lc_5/out
T_16_24_sp12_h_l_1
T_22_24_sp4_h_l_6
T_25_24_sp4_v_t_43
T_25_26_lc_trk_g2_6
T_25_26_input0_2
T_25_26_wire_bram/ram/WADDR_5
T_25_24_upADDR_5
T_25_24_wire_bram/ram/WADDR_5
T_25_22_upADDR_5
T_25_22_wire_bram/ram/WADDR_5
T_25_20_upADDR_5
T_25_20_wire_bram/ram/WADDR_5
T_25_18_upADDR_5
T_25_18_wire_bram/ram/WADDR_5
T_25_16_upADDR_5
T_25_16_wire_bram/ram/WADDR_5
T_25_14_upADDR_5
T_25_14_wire_bram/ram/WADDR_5

T_16_24_wire_logic_cluster/lc_5/out
T_16_24_sp12_h_l_1
T_15_12_sp12_v_t_22
T_4_12_sp12_h_l_1
T_10_12_sp4_h_l_6
T_9_12_sp4_v_t_43
T_8_14_lc_trk_g0_6
T_8_14_input0_2
T_8_14_wire_bram/ram/WADDR_5

T_16_24_wire_logic_cluster/lc_5/out
T_16_24_sp12_h_l_1
T_22_24_sp4_h_l_6
T_25_24_sp4_v_t_43
T_25_26_lc_trk_g2_6
T_25_26_input0_2
T_25_26_wire_bram/ram/WADDR_5
T_25_24_upADDR_5
T_25_24_wire_bram/ram/WADDR_5
T_25_22_upADDR_5
T_25_22_wire_bram/ram/WADDR_5
T_25_20_upADDR_5
T_25_20_wire_bram/ram/WADDR_5
T_25_18_upADDR_5
T_25_18_wire_bram/ram/WADDR_5
T_25_16_upADDR_5
T_25_16_wire_bram/ram/WADDR_5

T_16_24_wire_logic_cluster/lc_5/out
T_16_24_sp12_h_l_1
T_22_24_sp4_h_l_6
T_25_24_sp4_v_t_43
T_25_26_lc_trk_g2_6
T_25_26_input0_2
T_25_26_wire_bram/ram/WADDR_5
T_25_24_upADDR_5
T_25_24_wire_bram/ram/WADDR_5
T_25_22_upADDR_5
T_25_22_wire_bram/ram/WADDR_5
T_25_20_upADDR_5
T_25_20_wire_bram/ram/WADDR_5
T_25_18_upADDR_5
T_25_18_wire_bram/ram/WADDR_5

T_16_24_wire_logic_cluster/lc_5/out
T_16_24_sp12_h_l_1
T_22_24_sp4_h_l_6
T_25_24_sp4_v_t_43
T_25_26_lc_trk_g2_6
T_25_26_input0_2
T_25_26_wire_bram/ram/WADDR_5
T_25_24_upADDR_5
T_25_24_wire_bram/ram/WADDR_5
T_25_22_upADDR_5
T_25_22_wire_bram/ram/WADDR_5
T_25_20_upADDR_5
T_25_20_wire_bram/ram/WADDR_5

T_16_24_wire_logic_cluster/lc_5/out
T_16_24_sp12_h_l_1
T_22_24_sp4_h_l_6
T_25_24_sp4_v_t_43
T_25_26_lc_trk_g2_6
T_25_26_input0_2
T_25_26_wire_bram/ram/WADDR_5
T_25_24_upADDR_5
T_25_24_wire_bram/ram/WADDR_5
T_25_22_upADDR_5
T_25_22_wire_bram/ram/WADDR_5

T_16_24_wire_logic_cluster/lc_5/out
T_16_24_sp12_h_l_1
T_16_24_lc_trk_g0_2
T_16_24_wire_logic_cluster/lc_5/in_1

T_16_24_wire_logic_cluster/lc_5/out
T_16_24_sp12_h_l_1
T_22_24_sp4_h_l_6
T_25_24_sp4_v_t_43
T_25_26_lc_trk_g2_6
T_25_26_input0_2
T_25_26_wire_bram/ram/WADDR_5
T_25_24_upADDR_5
T_25_24_wire_bram/ram/WADDR_5

T_16_24_wire_logic_cluster/lc_5/out
T_16_24_sp12_h_l_1
T_22_24_sp4_h_l_6
T_25_24_sp4_v_t_43
T_25_26_lc_trk_g2_6
T_25_26_input0_2
T_25_26_wire_bram/ram/WADDR_5

End 

Net : cmd_rdadctmp_22_adj_1501
T_13_11_wire_logic_cluster/lc_0/out
T_13_11_sp4_h_l_5
T_12_11_sp4_v_t_40
T_12_14_lc_trk_g0_0
T_12_14_input_2_6
T_12_14_wire_logic_cluster/lc_6/in_2

T_13_11_wire_logic_cluster/lc_0/out
T_13_11_lc_trk_g2_0
T_13_11_input_2_0
T_13_11_wire_logic_cluster/lc_0/in_2

T_13_11_wire_logic_cluster/lc_0/out
T_13_11_sp4_h_l_5
T_16_11_sp4_v_t_40
T_15_12_lc_trk_g3_0
T_15_12_wire_logic_cluster/lc_2/in_1

End 

Net : data_count_8
T_16_25_wire_logic_cluster/lc_0/out
T_13_25_sp12_h_l_0
T_22_25_sp4_h_l_11
T_25_25_sp4_v_t_46
T_25_26_lc_trk_g3_6
T_25_26_input2_7
T_25_26_wire_bram/ram/WADDR_8
T_25_24_upADDR_8
T_25_24_wire_bram/ram/WADDR_8
T_25_22_upADDR_8
T_25_22_wire_bram/ram/WADDR_8
T_25_20_upADDR_8
T_25_20_wire_bram/ram/WADDR_8
T_25_18_upADDR_8
T_25_18_wire_bram/ram/WADDR_8
T_25_16_upADDR_8
T_25_16_wire_bram/ram/WADDR_8
T_25_14_upADDR_8
T_25_14_wire_bram/ram/WADDR_8
T_25_12_upADDR_8
T_25_12_wire_bram/ram/WADDR_8
T_25_10_upADDR_8
T_25_10_wire_bram/ram/WADDR_8
T_25_8_upADDR_8
T_25_8_wire_bram/ram/WADDR_8

T_16_25_wire_logic_cluster/lc_0/out
T_13_25_sp12_h_l_0
T_22_25_sp4_h_l_11
T_25_25_sp4_v_t_46
T_25_26_lc_trk_g3_6
T_25_26_input2_7
T_25_26_wire_bram/ram/WADDR_8
T_25_24_upADDR_8
T_25_24_wire_bram/ram/WADDR_8
T_25_22_upADDR_8
T_25_22_wire_bram/ram/WADDR_8
T_25_20_upADDR_8
T_25_20_wire_bram/ram/WADDR_8
T_25_18_upADDR_8
T_25_18_wire_bram/ram/WADDR_8
T_25_16_upADDR_8
T_25_16_wire_bram/ram/WADDR_8
T_25_14_upADDR_8
T_25_14_wire_bram/ram/WADDR_8
T_25_12_upADDR_8
T_25_12_wire_bram/ram/WADDR_8
T_25_10_upADDR_8
T_25_10_wire_bram/ram/WADDR_8

T_16_25_wire_logic_cluster/lc_0/out
T_13_25_sp12_h_l_0
T_22_25_sp4_h_l_11
T_25_25_sp4_v_t_46
T_25_26_lc_trk_g3_6
T_25_26_input2_7
T_25_26_wire_bram/ram/WADDR_8
T_25_24_upADDR_8
T_25_24_wire_bram/ram/WADDR_8
T_25_22_upADDR_8
T_25_22_wire_bram/ram/WADDR_8
T_25_20_upADDR_8
T_25_20_wire_bram/ram/WADDR_8
T_25_18_upADDR_8
T_25_18_wire_bram/ram/WADDR_8
T_25_16_upADDR_8
T_25_16_wire_bram/ram/WADDR_8
T_25_14_upADDR_8
T_25_14_wire_bram/ram/WADDR_8
T_25_12_upADDR_8
T_25_12_wire_bram/ram/WADDR_8

T_16_25_wire_logic_cluster/lc_0/out
T_13_25_sp12_h_l_0
T_22_25_sp4_h_l_11
T_25_25_sp4_v_t_46
T_25_26_lc_trk_g3_6
T_25_26_input2_7
T_25_26_wire_bram/ram/WADDR_8
T_25_24_upADDR_8
T_25_24_wire_bram/ram/WADDR_8
T_25_22_upADDR_8
T_25_22_wire_bram/ram/WADDR_8
T_25_20_upADDR_8
T_25_20_wire_bram/ram/WADDR_8
T_25_18_upADDR_8
T_25_18_wire_bram/ram/WADDR_8
T_25_16_upADDR_8
T_25_16_wire_bram/ram/WADDR_8
T_25_14_upADDR_8
T_25_14_wire_bram/ram/WADDR_8

T_16_25_wire_logic_cluster/lc_0/out
T_13_25_sp12_h_l_0
T_22_25_sp4_h_l_11
T_25_25_sp4_v_t_46
T_25_26_lc_trk_g3_6
T_25_26_input2_7
T_25_26_wire_bram/ram/WADDR_8
T_25_24_upADDR_8
T_25_24_wire_bram/ram/WADDR_8
T_25_22_upADDR_8
T_25_22_wire_bram/ram/WADDR_8
T_25_20_upADDR_8
T_25_20_wire_bram/ram/WADDR_8
T_25_18_upADDR_8
T_25_18_wire_bram/ram/WADDR_8
T_25_16_upADDR_8
T_25_16_wire_bram/ram/WADDR_8

T_16_25_wire_logic_cluster/lc_0/out
T_13_25_sp12_h_l_0
T_22_25_sp4_h_l_11
T_25_25_sp4_v_t_46
T_25_26_lc_trk_g3_6
T_25_26_input2_7
T_25_26_wire_bram/ram/WADDR_8
T_25_24_upADDR_8
T_25_24_wire_bram/ram/WADDR_8
T_25_22_upADDR_8
T_25_22_wire_bram/ram/WADDR_8
T_25_20_upADDR_8
T_25_20_wire_bram/ram/WADDR_8
T_25_18_upADDR_8
T_25_18_wire_bram/ram/WADDR_8

T_16_25_wire_logic_cluster/lc_0/out
T_16_13_sp12_v_t_23
T_5_13_sp12_h_l_0
T_10_13_sp4_h_l_7
T_9_13_sp4_v_t_42
T_8_14_lc_trk_g3_2
T_8_14_input2_7
T_8_14_wire_bram/ram/WADDR_8
T_8_12_upADDR_8
T_8_12_wire_bram/ram/WADDR_8

T_16_25_wire_logic_cluster/lc_0/out
T_13_25_sp12_h_l_0
T_22_25_sp4_h_l_11
T_25_25_sp4_v_t_46
T_25_26_lc_trk_g3_6
T_25_26_input2_7
T_25_26_wire_bram/ram/WADDR_8
T_25_24_upADDR_8
T_25_24_wire_bram/ram/WADDR_8
T_25_22_upADDR_8
T_25_22_wire_bram/ram/WADDR_8
T_25_20_upADDR_8
T_25_20_wire_bram/ram/WADDR_8

T_16_25_wire_logic_cluster/lc_0/out
T_16_13_sp12_v_t_23
T_5_13_sp12_h_l_0
T_10_13_sp4_h_l_7
T_9_13_sp4_v_t_42
T_8_14_lc_trk_g3_2
T_8_14_input2_7
T_8_14_wire_bram/ram/WADDR_8

T_16_25_wire_logic_cluster/lc_0/out
T_13_25_sp12_h_l_0
T_22_25_sp4_h_l_11
T_25_25_sp4_v_t_46
T_25_26_lc_trk_g3_6
T_25_26_input2_7
T_25_26_wire_bram/ram/WADDR_8
T_25_24_upADDR_8
T_25_24_wire_bram/ram/WADDR_8
T_25_22_upADDR_8
T_25_22_wire_bram/ram/WADDR_8

T_16_25_wire_logic_cluster/lc_0/out
T_13_25_sp12_h_l_0
T_22_25_sp4_h_l_11
T_25_25_sp4_v_t_46
T_25_26_lc_trk_g3_6
T_25_26_input2_7
T_25_26_wire_bram/ram/WADDR_8
T_25_24_upADDR_8
T_25_24_wire_bram/ram/WADDR_8

T_16_25_wire_logic_cluster/lc_0/out
T_13_25_sp12_h_l_0
T_22_25_sp4_h_l_11
T_25_25_sp4_v_t_46
T_25_26_lc_trk_g3_6
T_25_26_input2_7
T_25_26_wire_bram/ram/WADDR_8

T_16_25_wire_logic_cluster/lc_0/out
T_16_25_lc_trk_g3_0
T_16_25_wire_logic_cluster/lc_0/in_1

End 

Net : data_count_1
T_16_24_wire_logic_cluster/lc_1/out
T_12_24_sp12_h_l_1
T_22_24_sp4_h_l_10
T_25_24_sp4_v_t_38
T_25_26_lc_trk_g3_3
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1
T_25_24_upADDR_1
T_25_24_wire_bram/ram/WADDR_1
T_25_22_upADDR_1
T_25_22_wire_bram/ram/WADDR_1
T_25_20_upADDR_1
T_25_20_wire_bram/ram/WADDR_1
T_25_18_upADDR_1
T_25_18_wire_bram/ram/WADDR_1
T_25_16_upADDR_1
T_25_16_wire_bram/ram/WADDR_1
T_25_14_upADDR_1
T_25_14_wire_bram/ram/WADDR_1
T_25_12_upADDR_1
T_25_12_wire_bram/ram/WADDR_1
T_25_10_upADDR_1
T_25_10_wire_bram/ram/WADDR_1
T_25_8_upADDR_1
T_25_8_wire_bram/ram/WADDR_1

T_16_24_wire_logic_cluster/lc_1/out
T_12_24_sp12_h_l_1
T_22_24_sp4_h_l_10
T_25_24_sp4_v_t_38
T_25_26_lc_trk_g3_3
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1
T_25_24_upADDR_1
T_25_24_wire_bram/ram/WADDR_1
T_25_22_upADDR_1
T_25_22_wire_bram/ram/WADDR_1
T_25_20_upADDR_1
T_25_20_wire_bram/ram/WADDR_1
T_25_18_upADDR_1
T_25_18_wire_bram/ram/WADDR_1
T_25_16_upADDR_1
T_25_16_wire_bram/ram/WADDR_1
T_25_14_upADDR_1
T_25_14_wire_bram/ram/WADDR_1
T_25_12_upADDR_1
T_25_12_wire_bram/ram/WADDR_1
T_25_10_upADDR_1
T_25_10_wire_bram/ram/WADDR_1

T_16_24_wire_logic_cluster/lc_1/out
T_12_24_sp12_h_l_1
T_22_24_sp4_h_l_10
T_25_24_sp4_v_t_38
T_25_26_lc_trk_g3_3
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1
T_25_24_upADDR_1
T_25_24_wire_bram/ram/WADDR_1
T_25_22_upADDR_1
T_25_22_wire_bram/ram/WADDR_1
T_25_20_upADDR_1
T_25_20_wire_bram/ram/WADDR_1
T_25_18_upADDR_1
T_25_18_wire_bram/ram/WADDR_1
T_25_16_upADDR_1
T_25_16_wire_bram/ram/WADDR_1
T_25_14_upADDR_1
T_25_14_wire_bram/ram/WADDR_1
T_25_12_upADDR_1
T_25_12_wire_bram/ram/WADDR_1

T_16_24_wire_logic_cluster/lc_1/out
T_12_24_sp12_h_l_1
T_22_24_sp4_h_l_10
T_25_24_sp4_v_t_38
T_25_26_lc_trk_g3_3
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1
T_25_24_upADDR_1
T_25_24_wire_bram/ram/WADDR_1
T_25_22_upADDR_1
T_25_22_wire_bram/ram/WADDR_1
T_25_20_upADDR_1
T_25_20_wire_bram/ram/WADDR_1
T_25_18_upADDR_1
T_25_18_wire_bram/ram/WADDR_1
T_25_16_upADDR_1
T_25_16_wire_bram/ram/WADDR_1
T_25_14_upADDR_1
T_25_14_wire_bram/ram/WADDR_1

T_16_24_wire_logic_cluster/lc_1/out
T_12_24_sp12_h_l_1
T_22_24_sp4_h_l_10
T_25_24_sp4_v_t_38
T_25_26_lc_trk_g3_3
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1
T_25_24_upADDR_1
T_25_24_wire_bram/ram/WADDR_1
T_25_22_upADDR_1
T_25_22_wire_bram/ram/WADDR_1
T_25_20_upADDR_1
T_25_20_wire_bram/ram/WADDR_1
T_25_18_upADDR_1
T_25_18_wire_bram/ram/WADDR_1
T_25_16_upADDR_1
T_25_16_wire_bram/ram/WADDR_1

T_16_24_wire_logic_cluster/lc_1/out
T_12_24_sp12_h_l_1
T_22_24_sp4_h_l_10
T_25_24_sp4_v_t_38
T_25_26_lc_trk_g3_3
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1
T_25_24_upADDR_1
T_25_24_wire_bram/ram/WADDR_1
T_25_22_upADDR_1
T_25_22_wire_bram/ram/WADDR_1
T_25_20_upADDR_1
T_25_20_wire_bram/ram/WADDR_1
T_25_18_upADDR_1
T_25_18_wire_bram/ram/WADDR_1

T_16_24_wire_logic_cluster/lc_1/out
T_16_13_sp12_v_t_22
T_5_13_sp12_h_l_1
T_9_13_sp4_h_l_4
T_8_13_sp4_v_t_41
T_8_14_lc_trk_g3_1
T_8_14_input0_6
T_8_14_wire_bram/ram/WADDR_1
T_8_12_upADDR_1
T_8_12_wire_bram/ram/WADDR_1

T_16_24_wire_logic_cluster/lc_1/out
T_12_24_sp12_h_l_1
T_22_24_sp4_h_l_10
T_25_24_sp4_v_t_38
T_25_26_lc_trk_g3_3
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1
T_25_24_upADDR_1
T_25_24_wire_bram/ram/WADDR_1
T_25_22_upADDR_1
T_25_22_wire_bram/ram/WADDR_1
T_25_20_upADDR_1
T_25_20_wire_bram/ram/WADDR_1

T_16_24_wire_logic_cluster/lc_1/out
T_16_13_sp12_v_t_22
T_5_13_sp12_h_l_1
T_9_13_sp4_h_l_4
T_8_13_sp4_v_t_41
T_8_14_lc_trk_g3_1
T_8_14_input0_6
T_8_14_wire_bram/ram/WADDR_1

T_16_24_wire_logic_cluster/lc_1/out
T_12_24_sp12_h_l_1
T_22_24_sp4_h_l_10
T_25_24_sp4_v_t_38
T_25_26_lc_trk_g3_3
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1
T_25_24_upADDR_1
T_25_24_wire_bram/ram/WADDR_1
T_25_22_upADDR_1
T_25_22_wire_bram/ram/WADDR_1

T_16_24_wire_logic_cluster/lc_1/out
T_16_24_lc_trk_g3_1
T_16_24_wire_logic_cluster/lc_1/in_1

T_16_24_wire_logic_cluster/lc_1/out
T_12_24_sp12_h_l_1
T_22_24_sp4_h_l_10
T_25_24_sp4_v_t_38
T_25_26_lc_trk_g3_3
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1
T_25_24_upADDR_1
T_25_24_wire_bram/ram/WADDR_1

T_16_24_wire_logic_cluster/lc_1/out
T_12_24_sp12_h_l_1
T_22_24_sp4_h_l_10
T_25_24_sp4_v_t_38
T_25_26_lc_trk_g3_3
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1

End 

Net : data_count_4
T_16_24_wire_logic_cluster/lc_4/out
T_17_24_sp12_h_l_0
T_26_24_sp4_h_l_11
T_25_24_sp4_v_t_46
T_25_26_lc_trk_g2_3
T_25_26_input0_3
T_25_26_wire_bram/ram/WADDR_4
T_25_24_upADDR_4
T_25_24_wire_bram/ram/WADDR_4
T_25_22_upADDR_4
T_25_22_wire_bram/ram/WADDR_4
T_25_20_upADDR_4
T_25_20_wire_bram/ram/WADDR_4
T_25_18_upADDR_4
T_25_18_wire_bram/ram/WADDR_4
T_25_16_upADDR_4
T_25_16_wire_bram/ram/WADDR_4
T_25_14_upADDR_4
T_25_14_wire_bram/ram/WADDR_4
T_25_12_upADDR_4
T_25_12_wire_bram/ram/WADDR_4
T_25_10_upADDR_4
T_25_10_wire_bram/ram/WADDR_4
T_25_8_upADDR_4
T_25_8_wire_bram/ram/WADDR_4

T_16_24_wire_logic_cluster/lc_4/out
T_17_24_sp12_h_l_0
T_26_24_sp4_h_l_11
T_25_24_sp4_v_t_46
T_25_26_lc_trk_g2_3
T_25_26_input0_3
T_25_26_wire_bram/ram/WADDR_4
T_25_24_upADDR_4
T_25_24_wire_bram/ram/WADDR_4
T_25_22_upADDR_4
T_25_22_wire_bram/ram/WADDR_4
T_25_20_upADDR_4
T_25_20_wire_bram/ram/WADDR_4
T_25_18_upADDR_4
T_25_18_wire_bram/ram/WADDR_4
T_25_16_upADDR_4
T_25_16_wire_bram/ram/WADDR_4
T_25_14_upADDR_4
T_25_14_wire_bram/ram/WADDR_4
T_25_12_upADDR_4
T_25_12_wire_bram/ram/WADDR_4
T_25_10_upADDR_4
T_25_10_wire_bram/ram/WADDR_4

T_16_24_wire_logic_cluster/lc_4/out
T_17_24_sp12_h_l_0
T_26_24_sp4_h_l_11
T_25_24_sp4_v_t_46
T_25_26_lc_trk_g2_3
T_25_26_input0_3
T_25_26_wire_bram/ram/WADDR_4
T_25_24_upADDR_4
T_25_24_wire_bram/ram/WADDR_4
T_25_22_upADDR_4
T_25_22_wire_bram/ram/WADDR_4
T_25_20_upADDR_4
T_25_20_wire_bram/ram/WADDR_4
T_25_18_upADDR_4
T_25_18_wire_bram/ram/WADDR_4
T_25_16_upADDR_4
T_25_16_wire_bram/ram/WADDR_4
T_25_14_upADDR_4
T_25_14_wire_bram/ram/WADDR_4
T_25_12_upADDR_4
T_25_12_wire_bram/ram/WADDR_4

T_16_24_wire_logic_cluster/lc_4/out
T_17_24_sp12_h_l_0
T_26_24_sp4_h_l_11
T_25_24_sp4_v_t_46
T_25_26_lc_trk_g2_3
T_25_26_input0_3
T_25_26_wire_bram/ram/WADDR_4
T_25_24_upADDR_4
T_25_24_wire_bram/ram/WADDR_4
T_25_22_upADDR_4
T_25_22_wire_bram/ram/WADDR_4
T_25_20_upADDR_4
T_25_20_wire_bram/ram/WADDR_4
T_25_18_upADDR_4
T_25_18_wire_bram/ram/WADDR_4
T_25_16_upADDR_4
T_25_16_wire_bram/ram/WADDR_4
T_25_14_upADDR_4
T_25_14_wire_bram/ram/WADDR_4

T_16_24_wire_logic_cluster/lc_4/out
T_17_24_sp12_h_l_0
T_26_24_sp4_h_l_11
T_25_24_sp4_v_t_46
T_25_26_lc_trk_g2_3
T_25_26_input0_3
T_25_26_wire_bram/ram/WADDR_4
T_25_24_upADDR_4
T_25_24_wire_bram/ram/WADDR_4
T_25_22_upADDR_4
T_25_22_wire_bram/ram/WADDR_4
T_25_20_upADDR_4
T_25_20_wire_bram/ram/WADDR_4
T_25_18_upADDR_4
T_25_18_wire_bram/ram/WADDR_4
T_25_16_upADDR_4
T_25_16_wire_bram/ram/WADDR_4

T_16_24_wire_logic_cluster/lc_4/out
T_17_24_sp12_h_l_0
T_26_24_sp4_h_l_11
T_25_24_sp4_v_t_46
T_25_26_lc_trk_g2_3
T_25_26_input0_3
T_25_26_wire_bram/ram/WADDR_4
T_25_24_upADDR_4
T_25_24_wire_bram/ram/WADDR_4
T_25_22_upADDR_4
T_25_22_wire_bram/ram/WADDR_4
T_25_20_upADDR_4
T_25_20_wire_bram/ram/WADDR_4
T_25_18_upADDR_4
T_25_18_wire_bram/ram/WADDR_4

T_16_24_wire_logic_cluster/lc_4/out
T_17_24_sp12_h_l_0
T_26_24_sp4_h_l_11
T_25_24_sp4_v_t_46
T_25_26_lc_trk_g2_3
T_25_26_input0_3
T_25_26_wire_bram/ram/WADDR_4
T_25_24_upADDR_4
T_25_24_wire_bram/ram/WADDR_4
T_25_22_upADDR_4
T_25_22_wire_bram/ram/WADDR_4
T_25_20_upADDR_4
T_25_20_wire_bram/ram/WADDR_4

T_16_24_wire_logic_cluster/lc_4/out
T_17_24_sp12_h_l_0
T_26_24_sp4_h_l_11
T_25_24_sp4_v_t_46
T_25_26_lc_trk_g2_3
T_25_26_input0_3
T_25_26_wire_bram/ram/WADDR_4
T_25_24_upADDR_4
T_25_24_wire_bram/ram/WADDR_4
T_25_22_upADDR_4
T_25_22_wire_bram/ram/WADDR_4

T_16_24_wire_logic_cluster/lc_4/out
T_17_24_sp12_h_l_0
T_26_24_sp4_h_l_11
T_25_24_sp4_v_t_46
T_25_26_lc_trk_g2_3
T_25_26_input0_3
T_25_26_wire_bram/ram/WADDR_4
T_25_24_upADDR_4
T_25_24_wire_bram/ram/WADDR_4

T_16_24_wire_logic_cluster/lc_4/out
T_17_24_sp12_h_l_0
T_26_24_sp4_h_l_11
T_25_24_sp4_v_t_46
T_25_26_lc_trk_g2_3
T_25_26_input0_3
T_25_26_wire_bram/ram/WADDR_4

T_16_24_wire_logic_cluster/lc_4/out
T_16_24_lc_trk_g3_4
T_16_24_wire_logic_cluster/lc_4/in_1

T_16_24_wire_logic_cluster/lc_4/out
T_9_24_sp12_h_l_0
T_8_12_sp12_v_t_23
T_8_14_lc_trk_g3_4
T_8_14_input0_3
T_8_14_wire_bram/ram/WADDR_4
T_8_12_upADDR_4
T_8_12_wire_bram/ram/WADDR_4

T_16_24_wire_logic_cluster/lc_4/out
T_9_24_sp12_h_l_0
T_8_12_sp12_v_t_23
T_8_14_lc_trk_g3_4
T_8_14_input0_3
T_8_14_wire_bram/ram/WADDR_4

End 

Net : data_count_6
T_16_24_wire_logic_cluster/lc_6/out
T_15_24_sp12_h_l_0
T_22_24_sp4_h_l_9
T_25_24_sp4_v_t_44
T_25_26_lc_trk_g2_1
T_25_26_input0_1
T_25_26_wire_bram/ram/WADDR_6
T_25_24_upADDR_6
T_25_24_wire_bram/ram/WADDR_6
T_25_22_upADDR_6
T_25_22_wire_bram/ram/WADDR_6
T_25_20_upADDR_6
T_25_20_wire_bram/ram/WADDR_6
T_25_18_upADDR_6
T_25_18_wire_bram/ram/WADDR_6
T_25_16_upADDR_6
T_25_16_wire_bram/ram/WADDR_6
T_25_14_upADDR_6
T_25_14_wire_bram/ram/WADDR_6
T_25_12_upADDR_6
T_25_12_wire_bram/ram/WADDR_6
T_25_10_upADDR_6
T_25_10_wire_bram/ram/WADDR_6
T_25_8_upADDR_6
T_25_8_wire_bram/ram/WADDR_6

T_16_24_wire_logic_cluster/lc_6/out
T_15_24_sp12_h_l_0
T_22_24_sp4_h_l_9
T_25_24_sp4_v_t_44
T_25_26_lc_trk_g2_1
T_25_26_input0_1
T_25_26_wire_bram/ram/WADDR_6
T_25_24_upADDR_6
T_25_24_wire_bram/ram/WADDR_6
T_25_22_upADDR_6
T_25_22_wire_bram/ram/WADDR_6
T_25_20_upADDR_6
T_25_20_wire_bram/ram/WADDR_6
T_25_18_upADDR_6
T_25_18_wire_bram/ram/WADDR_6
T_25_16_upADDR_6
T_25_16_wire_bram/ram/WADDR_6
T_25_14_upADDR_6
T_25_14_wire_bram/ram/WADDR_6
T_25_12_upADDR_6
T_25_12_wire_bram/ram/WADDR_6
T_25_10_upADDR_6
T_25_10_wire_bram/ram/WADDR_6

T_16_24_wire_logic_cluster/lc_6/out
T_15_24_sp12_h_l_0
T_22_24_sp4_h_l_9
T_25_24_sp4_v_t_44
T_25_26_lc_trk_g2_1
T_25_26_input0_1
T_25_26_wire_bram/ram/WADDR_6
T_25_24_upADDR_6
T_25_24_wire_bram/ram/WADDR_6
T_25_22_upADDR_6
T_25_22_wire_bram/ram/WADDR_6
T_25_20_upADDR_6
T_25_20_wire_bram/ram/WADDR_6
T_25_18_upADDR_6
T_25_18_wire_bram/ram/WADDR_6
T_25_16_upADDR_6
T_25_16_wire_bram/ram/WADDR_6
T_25_14_upADDR_6
T_25_14_wire_bram/ram/WADDR_6
T_25_12_upADDR_6
T_25_12_wire_bram/ram/WADDR_6

T_16_24_wire_logic_cluster/lc_6/out
T_15_24_sp12_h_l_0
T_22_24_sp4_h_l_9
T_25_24_sp4_v_t_44
T_25_26_lc_trk_g2_1
T_25_26_input0_1
T_25_26_wire_bram/ram/WADDR_6
T_25_24_upADDR_6
T_25_24_wire_bram/ram/WADDR_6
T_25_22_upADDR_6
T_25_22_wire_bram/ram/WADDR_6
T_25_20_upADDR_6
T_25_20_wire_bram/ram/WADDR_6
T_25_18_upADDR_6
T_25_18_wire_bram/ram/WADDR_6
T_25_16_upADDR_6
T_25_16_wire_bram/ram/WADDR_6
T_25_14_upADDR_6
T_25_14_wire_bram/ram/WADDR_6

T_16_24_wire_logic_cluster/lc_6/out
T_15_24_sp12_h_l_0
T_22_24_sp4_h_l_9
T_25_24_sp4_v_t_44
T_25_26_lc_trk_g2_1
T_25_26_input0_1
T_25_26_wire_bram/ram/WADDR_6
T_25_24_upADDR_6
T_25_24_wire_bram/ram/WADDR_6
T_25_22_upADDR_6
T_25_22_wire_bram/ram/WADDR_6
T_25_20_upADDR_6
T_25_20_wire_bram/ram/WADDR_6
T_25_18_upADDR_6
T_25_18_wire_bram/ram/WADDR_6
T_25_16_upADDR_6
T_25_16_wire_bram/ram/WADDR_6

T_16_24_wire_logic_cluster/lc_6/out
T_15_24_sp12_h_l_0
T_22_24_sp4_h_l_9
T_25_24_sp4_v_t_44
T_25_26_lc_trk_g2_1
T_25_26_input0_1
T_25_26_wire_bram/ram/WADDR_6
T_25_24_upADDR_6
T_25_24_wire_bram/ram/WADDR_6
T_25_22_upADDR_6
T_25_22_wire_bram/ram/WADDR_6
T_25_20_upADDR_6
T_25_20_wire_bram/ram/WADDR_6
T_25_18_upADDR_6
T_25_18_wire_bram/ram/WADDR_6

T_16_24_wire_logic_cluster/lc_6/out
T_7_24_sp12_h_l_0
T_6_12_sp12_v_t_23
T_6_14_sp4_v_t_43
T_7_14_sp4_h_l_11
T_8_14_lc_trk_g2_3
T_8_14_input0_1
T_8_14_wire_bram/ram/WADDR_6
T_8_12_upADDR_6
T_8_12_wire_bram/ram/WADDR_6

T_16_24_wire_logic_cluster/lc_6/out
T_15_24_sp12_h_l_0
T_22_24_sp4_h_l_9
T_25_24_sp4_v_t_44
T_25_26_lc_trk_g2_1
T_25_26_input0_1
T_25_26_wire_bram/ram/WADDR_6
T_25_24_upADDR_6
T_25_24_wire_bram/ram/WADDR_6
T_25_22_upADDR_6
T_25_22_wire_bram/ram/WADDR_6
T_25_20_upADDR_6
T_25_20_wire_bram/ram/WADDR_6

T_16_24_wire_logic_cluster/lc_6/out
T_7_24_sp12_h_l_0
T_6_12_sp12_v_t_23
T_6_14_sp4_v_t_43
T_7_14_sp4_h_l_11
T_8_14_lc_trk_g2_3
T_8_14_input0_1
T_8_14_wire_bram/ram/WADDR_6

T_16_24_wire_logic_cluster/lc_6/out
T_15_24_sp12_h_l_0
T_22_24_sp4_h_l_9
T_25_24_sp4_v_t_44
T_25_26_lc_trk_g2_1
T_25_26_input0_1
T_25_26_wire_bram/ram/WADDR_6
T_25_24_upADDR_6
T_25_24_wire_bram/ram/WADDR_6
T_25_22_upADDR_6
T_25_22_wire_bram/ram/WADDR_6

T_16_24_wire_logic_cluster/lc_6/out
T_15_24_sp12_h_l_0
T_22_24_sp4_h_l_9
T_25_24_sp4_v_t_44
T_25_26_lc_trk_g2_1
T_25_26_input0_1
T_25_26_wire_bram/ram/WADDR_6
T_25_24_upADDR_6
T_25_24_wire_bram/ram/WADDR_6

T_16_24_wire_logic_cluster/lc_6/out
T_15_24_sp12_h_l_0
T_22_24_sp4_h_l_9
T_25_24_sp4_v_t_44
T_25_26_lc_trk_g2_1
T_25_26_input0_1
T_25_26_wire_bram/ram/WADDR_6

T_16_24_wire_logic_cluster/lc_6/out
T_16_24_lc_trk_g1_6
T_16_24_wire_logic_cluster/lc_6/in_1

End 

Net : n22542_cascade_
T_20_14_wire_logic_cluster/lc_1/ltout
T_20_14_wire_logic_cluster/lc_2/in_2

End 

Net : comm_buf_4_0
T_21_14_wire_logic_cluster/lc_0/out
T_20_14_sp4_h_l_8
T_23_14_sp4_v_t_36
T_22_18_lc_trk_g1_1
T_22_18_wire_logic_cluster/lc_5/in_1

End 

Net : n22539
T_20_18_wire_logic_cluster/lc_0/out
T_20_6_sp12_v_t_23
T_20_14_lc_trk_g3_0
T_20_14_wire_logic_cluster/lc_1/in_0

End 

Net : comm_buf_3_7
T_22_17_wire_logic_cluster/lc_1/out
T_22_14_sp4_v_t_42
T_23_18_sp4_h_l_1
T_19_18_sp4_h_l_4
T_20_18_lc_trk_g2_4
T_20_18_input_2_0
T_20_18_wire_logic_cluster/lc_0/in_2

End 

Net : buf_data_vac_5
T_8_13_wire_bram/ram/RDATA_9
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_4
T_16_13_sp4_h_l_7
T_20_13_sp4_h_l_3
T_22_13_lc_trk_g2_6
T_22_13_wire_logic_cluster/lc_3/in_3

End 

Net : cmd_rdadcbuf_21
T_12_14_wire_logic_cluster/lc_5/out
T_12_14_lc_trk_g1_5
T_12_14_wire_logic_cluster/lc_5/in_1

T_12_14_wire_logic_cluster/lc_5/out
T_13_14_lc_trk_g0_5
T_13_14_wire_logic_cluster/lc_0/in_3

End 

Net : comm_buf_4_7
T_21_14_wire_logic_cluster/lc_1/out
T_20_14_lc_trk_g2_1
T_20_14_wire_logic_cluster/lc_4/in_1

End 

Net : wdtick_cnt_8
T_19_12_wire_logic_cluster/lc_0/out
T_19_9_sp4_v_t_40
T_18_11_lc_trk_g1_5
T_18_11_input_2_2
T_18_11_wire_logic_cluster/lc_2/in_2

T_19_12_wire_logic_cluster/lc_0/out
T_19_12_lc_trk_g3_0
T_19_12_wire_logic_cluster/lc_0/in_1

End 

Net : n33
T_18_11_wire_logic_cluster/lc_2/out
T_18_12_lc_trk_g1_2
T_18_12_wire_logic_cluster/lc_4/in_1

End 

Net : n13324
T_15_10_wire_logic_cluster/lc_3/out
T_15_7_sp4_v_t_46
T_12_11_sp4_h_l_11
T_13_11_lc_trk_g2_3
T_13_11_wire_logic_cluster/lc_2/in_1

T_15_10_wire_logic_cluster/lc_3/out
T_15_7_sp4_v_t_46
T_12_11_sp4_h_l_11
T_13_11_lc_trk_g2_3
T_13_11_wire_logic_cluster/lc_0/in_1

T_15_10_wire_logic_cluster/lc_3/out
T_15_7_sp4_v_t_46
T_12_11_sp4_h_l_11
T_13_11_lc_trk_g2_3
T_13_11_input_2_3
T_13_11_wire_logic_cluster/lc_3/in_2

T_15_10_wire_logic_cluster/lc_3/out
T_15_7_sp4_v_t_46
T_12_11_sp4_h_l_11
T_13_11_lc_trk_g2_3
T_13_11_input_2_5
T_13_11_wire_logic_cluster/lc_5/in_2

T_15_10_wire_logic_cluster/lc_3/out
T_15_7_sp4_v_t_46
T_12_11_sp4_h_l_11
T_13_11_lc_trk_g2_3
T_13_11_input_2_7
T_13_11_wire_logic_cluster/lc_7/in_2

T_15_10_wire_logic_cluster/lc_3/out
T_15_7_sp4_v_t_46
T_12_11_sp4_h_l_11
T_13_11_lc_trk_g2_3
T_13_11_wire_logic_cluster/lc_4/in_3

T_15_10_wire_logic_cluster/lc_3/out
T_16_10_sp4_h_l_6
T_15_10_sp4_v_t_37
T_12_14_sp4_h_l_0
T_13_14_lc_trk_g3_0
T_13_14_input_2_7
T_13_14_wire_logic_cluster/lc_7/in_2

T_15_10_wire_logic_cluster/lc_3/out
T_15_9_sp12_v_t_22
T_15_12_sp4_v_t_42
T_12_12_sp4_h_l_7
T_13_12_lc_trk_g2_7
T_13_12_input_2_3
T_13_12_wire_logic_cluster/lc_3/in_2

T_15_10_wire_logic_cluster/lc_3/out
T_15_9_sp12_v_t_22
T_15_12_sp4_v_t_42
T_12_12_sp4_h_l_7
T_13_12_lc_trk_g2_7
T_13_12_input_2_5
T_13_12_wire_logic_cluster/lc_5/in_2

T_15_10_wire_logic_cluster/lc_3/out
T_15_9_sp12_v_t_22
T_15_12_sp4_v_t_42
T_12_12_sp4_h_l_7
T_13_12_lc_trk_g2_7
T_13_12_input_2_7
T_13_12_wire_logic_cluster/lc_7/in_2

T_15_10_wire_logic_cluster/lc_3/out
T_15_9_sp12_v_t_22
T_15_12_sp4_v_t_42
T_12_12_sp4_h_l_7
T_13_12_lc_trk_g2_7
T_13_12_input_2_1
T_13_12_wire_logic_cluster/lc_1/in_2

T_15_10_wire_logic_cluster/lc_3/out
T_15_9_sp12_v_t_22
T_15_12_sp4_v_t_42
T_12_12_sp4_h_l_7
T_13_12_lc_trk_g2_7
T_13_12_wire_logic_cluster/lc_6/in_3

T_15_10_wire_logic_cluster/lc_3/out
T_15_9_sp12_v_t_22
T_15_12_sp4_v_t_42
T_12_12_sp4_h_l_7
T_13_12_lc_trk_g2_7
T_13_12_wire_logic_cluster/lc_4/in_3

T_15_10_wire_logic_cluster/lc_3/out
T_15_9_sp12_v_t_22
T_15_12_sp4_v_t_42
T_12_12_sp4_h_l_7
T_13_12_lc_trk_g2_7
T_13_12_wire_logic_cluster/lc_0/in_3

T_15_10_wire_logic_cluster/lc_3/out
T_15_9_sp12_v_t_22
T_15_12_sp4_v_t_42
T_12_12_sp4_h_l_7
T_13_12_lc_trk_g2_7
T_13_12_wire_logic_cluster/lc_2/in_3

T_15_10_wire_logic_cluster/lc_3/out
T_15_7_sp4_v_t_46
T_12_11_sp4_h_l_11
T_12_11_lc_trk_g0_6
T_12_11_wire_logic_cluster/lc_0/in_0

T_15_10_wire_logic_cluster/lc_3/out
T_15_7_sp4_v_t_46
T_12_11_sp4_h_l_11
T_12_11_lc_trk_g0_6
T_12_11_wire_logic_cluster/lc_4/in_0

T_15_10_wire_logic_cluster/lc_3/out
T_15_7_sp4_v_t_46
T_12_11_sp4_h_l_11
T_12_11_lc_trk_g0_6
T_12_11_wire_logic_cluster/lc_1/in_1

T_15_10_wire_logic_cluster/lc_3/out
T_15_7_sp4_v_t_46
T_12_11_sp4_h_l_11
T_12_11_lc_trk_g0_6
T_12_11_input_2_2
T_12_11_wire_logic_cluster/lc_2/in_2

T_15_10_wire_logic_cluster/lc_3/out
T_15_7_sp4_v_t_46
T_12_11_sp4_h_l_11
T_12_11_lc_trk_g0_6
T_12_11_input_2_6
T_12_11_wire_logic_cluster/lc_6/in_2

T_15_10_wire_logic_cluster/lc_3/out
T_15_7_sp4_v_t_46
T_12_11_sp4_h_l_11
T_12_11_lc_trk_g0_6
T_12_11_wire_logic_cluster/lc_5/in_3

T_15_10_wire_logic_cluster/lc_3/out
T_15_7_sp4_v_t_46
T_12_11_sp4_h_l_11
T_12_11_lc_trk_g0_6
T_12_11_wire_logic_cluster/lc_7/in_3

T_15_10_wire_logic_cluster/lc_3/out
T_15_7_sp4_v_t_46
T_12_11_sp4_h_l_11
T_12_11_lc_trk_g0_6
T_12_11_wire_logic_cluster/lc_3/in_3

End 

Net : n14_adj_1550
T_19_16_wire_logic_cluster/lc_4/out
T_19_14_sp4_v_t_37
T_16_18_sp4_h_l_5
T_12_18_sp4_h_l_5
T_13_18_lc_trk_g3_5
T_13_18_wire_logic_cluster/lc_0/in_0

T_19_16_wire_logic_cluster/lc_4/out
T_12_16_sp12_h_l_0
T_13_16_lc_trk_g0_4
T_13_16_wire_logic_cluster/lc_2/in_0

T_19_16_wire_logic_cluster/lc_4/out
T_12_16_sp12_h_l_0
T_15_16_lc_trk_g1_0
T_15_16_wire_logic_cluster/lc_4/in_1

End 

Net : dds_state_2
T_16_23_wire_logic_cluster/lc_0/out
T_13_23_sp12_h_l_0
T_12_11_sp12_v_t_23
T_12_22_lc_trk_g3_3
T_12_22_wire_logic_cluster/lc_6/in_0

T_16_23_wire_logic_cluster/lc_0/out
T_17_23_lc_trk_g1_0
T_17_23_wire_logic_cluster/lc_3/in_0

T_16_23_wire_logic_cluster/lc_0/out
T_13_23_sp12_h_l_0
T_20_23_lc_trk_g0_0
T_20_23_wire_logic_cluster/lc_4/in_0

T_16_23_wire_logic_cluster/lc_0/out
T_17_23_lc_trk_g1_0
T_17_23_wire_logic_cluster/lc_4/in_3

T_16_23_wire_logic_cluster/lc_0/out
T_17_23_lc_trk_g1_0
T_17_23_wire_logic_cluster/lc_2/in_3

T_16_23_wire_logic_cluster/lc_0/out
T_16_20_sp4_v_t_40
T_17_24_sp4_h_l_11
T_19_24_lc_trk_g2_6
T_19_24_wire_logic_cluster/lc_0/in_0

T_16_23_wire_logic_cluster/lc_0/out
T_16_20_sp4_v_t_40
T_17_24_sp4_h_l_11
T_18_24_lc_trk_g2_3
T_18_24_wire_logic_cluster/lc_0/in_1

T_16_23_wire_logic_cluster/lc_0/out
T_17_23_sp4_h_l_0
T_20_23_sp4_v_t_40
T_20_24_lc_trk_g3_0
T_20_24_wire_logic_cluster/lc_0/in_3

T_16_23_wire_logic_cluster/lc_0/out
T_15_23_lc_trk_g2_0
T_15_23_wire_logic_cluster/lc_0/in_0

T_16_23_wire_logic_cluster/lc_0/out
T_15_23_lc_trk_g2_0
T_15_23_wire_logic_cluster/lc_2/in_0

T_16_23_wire_logic_cluster/lc_0/out
T_15_23_lc_trk_g2_0
T_15_23_wire_logic_cluster/lc_4/in_0

T_16_23_wire_logic_cluster/lc_0/out
T_15_23_lc_trk_g2_0
T_15_23_wire_logic_cluster/lc_6/in_0

T_16_23_wire_logic_cluster/lc_0/out
T_15_24_lc_trk_g0_0
T_15_24_wire_logic_cluster/lc_0/in_0

T_16_23_wire_logic_cluster/lc_0/out
T_15_24_lc_trk_g0_0
T_15_24_wire_logic_cluster/lc_2/in_0

T_16_23_wire_logic_cluster/lc_0/out
T_15_24_lc_trk_g0_0
T_15_24_wire_logic_cluster/lc_4/in_0

T_16_23_wire_logic_cluster/lc_0/out
T_15_24_lc_trk_g0_0
T_15_24_wire_logic_cluster/lc_6/in_0

T_16_23_wire_logic_cluster/lc_0/out
T_15_23_lc_trk_g2_0
T_15_23_wire_logic_cluster/lc_1/in_1

T_16_23_wire_logic_cluster/lc_0/out
T_15_23_lc_trk_g2_0
T_15_23_wire_logic_cluster/lc_3/in_1

T_16_23_wire_logic_cluster/lc_0/out
T_15_23_lc_trk_g2_0
T_15_23_wire_logic_cluster/lc_5/in_1

T_16_23_wire_logic_cluster/lc_0/out
T_15_24_lc_trk_g0_0
T_15_24_wire_logic_cluster/lc_1/in_1

T_16_23_wire_logic_cluster/lc_0/out
T_15_24_lc_trk_g0_0
T_15_24_wire_logic_cluster/lc_5/in_1

T_16_23_wire_logic_cluster/lc_0/out
T_15_24_lc_trk_g0_0
T_15_24_wire_logic_cluster/lc_7/in_1

T_16_23_wire_logic_cluster/lc_0/out
T_15_23_lc_trk_g2_0
T_15_23_wire_logic_cluster/lc_7/in_3

T_16_23_wire_logic_cluster/lc_0/out
T_16_23_lc_trk_g1_0
T_16_23_wire_logic_cluster/lc_0/in_3

T_16_23_wire_logic_cluster/lc_0/out
T_17_23_lc_trk_g1_0
T_17_23_wire_logic_cluster/lc_0/in_3

End 

Net : n14_adj_1546
T_17_20_wire_logic_cluster/lc_6/out
T_17_17_sp4_v_t_36
T_14_17_sp4_h_l_1
T_13_17_lc_trk_g1_1
T_13_17_wire_logic_cluster/lc_4/in_0

T_17_20_wire_logic_cluster/lc_6/out
T_17_17_sp4_v_t_36
T_14_17_sp4_h_l_1
T_16_17_lc_trk_g3_4
T_16_17_wire_logic_cluster/lc_0/in_1

T_17_20_wire_logic_cluster/lc_6/out
T_16_20_lc_trk_g2_6
T_16_20_input_2_4
T_16_20_wire_logic_cluster/lc_4/in_2

End 

Net : n32
T_18_13_wire_logic_cluster/lc_6/out
T_18_12_lc_trk_g0_6
T_18_12_wire_logic_cluster/lc_4/in_0

End 

Net : comm_buf_2_5
T_21_19_wire_logic_cluster/lc_3/out
T_21_18_sp12_v_t_22
T_22_18_sp12_h_l_1
T_23_18_lc_trk_g1_5
T_23_18_wire_logic_cluster/lc_2/in_0

End 

Net : ADC_VDC.n10708
T_15_12_wire_logic_cluster/lc_1/out
T_15_11_lc_trk_g1_1
T_15_11_wire_logic_cluster/lc_7/in_3

End 

Net : ADC_VDC.n22587
T_15_11_wire_logic_cluster/lc_7/out
T_15_10_lc_trk_g0_7
T_15_10_wire_logic_cluster/lc_2/in_3

End 

Net : n19_cascade_
T_20_20_wire_logic_cluster/lc_5/ltout
T_20_20_wire_logic_cluster/lc_6/in_2

End 

Net : n21258
T_20_20_wire_logic_cluster/lc_6/out
T_20_20_lc_trk_g3_6
T_20_20_wire_logic_cluster/lc_3/in_0

End 

Net : ADC_VDC.n21203
T_16_12_wire_logic_cluster/lc_5/out
T_15_12_lc_trk_g3_5
T_15_12_wire_logic_cluster/lc_1/in_1

End 

Net : ADC_VDC.n22590
T_15_10_wire_logic_cluster/lc_2/out
T_14_10_lc_trk_g3_2
T_14_10_wire_logic_cluster/lc_2/in_3

End 

Net : n19970
T_15_14_wire_logic_cluster/lc_6/cout
T_15_14_wire_logic_cluster/lc_7/in_3

Net : n22506
T_23_18_wire_logic_cluster/lc_3/out
T_23_17_sp4_v_t_38
T_22_20_lc_trk_g2_6
T_22_20_wire_logic_cluster/lc_5/in_1

End 

Net : n22503_cascade_
T_23_18_wire_logic_cluster/lc_2/ltout
T_23_18_wire_logic_cluster/lc_3/in_2

End 

Net : n30_adj_1530
T_18_12_wire_logic_cluster/lc_0/out
T_18_12_lc_trk_g2_0
T_18_12_wire_logic_cluster/lc_3/in_3

End 

Net : n34_cascade_
T_18_12_wire_logic_cluster/lc_3/ltout
T_18_12_wire_logic_cluster/lc_4/in_2

End 

Net : buf_dds1_3
T_16_20_wire_logic_cluster/lc_2/out
T_16_20_lc_trk_g3_2
T_16_20_wire_logic_cluster/lc_0/in_1

T_16_20_wire_logic_cluster/lc_2/out
T_11_20_sp12_h_l_0
T_12_20_lc_trk_g0_4
T_12_20_wire_logic_cluster/lc_3/in_3

T_16_20_wire_logic_cluster/lc_2/out
T_16_20_lc_trk_g2_2
T_16_20_wire_logic_cluster/lc_2/in_0

End 

Net : cmd_rdadctmp_21_adj_1502
T_13_14_wire_logic_cluster/lc_7/out
T_12_14_lc_trk_g2_7
T_12_14_input_2_5
T_12_14_wire_logic_cluster/lc_5/in_2

T_13_14_wire_logic_cluster/lc_7/out
T_13_9_sp12_v_t_22
T_13_11_lc_trk_g2_5
T_13_11_wire_logic_cluster/lc_0/in_3

T_13_14_wire_logic_cluster/lc_7/out
T_13_14_lc_trk_g1_7
T_13_14_wire_logic_cluster/lc_7/in_1

End 

Net : n20996_cascade_
T_22_21_wire_logic_cluster/lc_0/ltout
T_22_21_wire_logic_cluster/lc_1/in_2

End 

Net : dds_state_1_adj_1495
T_10_12_wire_logic_cluster/lc_0/out
T_7_12_sp12_h_l_0
T_15_12_lc_trk_g0_3
T_15_12_wire_logic_cluster/lc_4/in_3

T_10_12_wire_logic_cluster/lc_0/out
T_7_12_sp12_h_l_0
T_15_12_lc_trk_g0_3
T_15_12_wire_logic_cluster/lc_6/in_3

T_10_12_wire_logic_cluster/lc_0/out
T_7_12_sp12_h_l_0
T_15_12_lc_trk_g0_3
T_15_12_wire_logic_cluster/lc_5/in_0

T_10_12_wire_logic_cluster/lc_0/out
T_7_12_sp12_h_l_0
T_7_12_lc_trk_g0_3
T_7_12_wire_logic_cluster/lc_4/in_3

T_10_12_wire_logic_cluster/lc_0/out
T_11_12_sp4_h_l_0
T_14_12_sp4_v_t_40
T_14_16_sp4_v_t_45
T_11_20_sp4_h_l_1
T_12_20_lc_trk_g3_1
T_12_20_wire_logic_cluster/lc_0/in_0

T_10_12_wire_logic_cluster/lc_0/out
T_11_12_sp4_h_l_0
T_14_12_sp4_v_t_40
T_14_16_sp4_v_t_45
T_11_20_sp4_h_l_1
T_12_20_lc_trk_g3_1
T_12_20_wire_logic_cluster/lc_2/in_0

T_10_12_wire_logic_cluster/lc_0/out
T_11_12_sp4_h_l_0
T_14_12_sp4_v_t_40
T_14_16_sp4_v_t_45
T_11_20_sp4_h_l_1
T_12_20_lc_trk_g3_1
T_12_20_wire_logic_cluster/lc_4/in_0

T_10_12_wire_logic_cluster/lc_0/out
T_11_12_sp4_h_l_0
T_14_12_sp4_v_t_40
T_14_16_sp4_v_t_45
T_11_20_sp4_h_l_1
T_12_20_lc_trk_g3_1
T_12_20_wire_logic_cluster/lc_6/in_0

T_10_12_wire_logic_cluster/lc_0/out
T_11_12_sp4_h_l_0
T_14_12_sp4_v_t_40
T_14_16_sp4_v_t_45
T_11_20_sp4_h_l_1
T_12_20_lc_trk_g3_1
T_12_20_wire_logic_cluster/lc_1/in_1

T_10_12_wire_logic_cluster/lc_0/out
T_11_12_sp4_h_l_0
T_14_12_sp4_v_t_40
T_14_16_sp4_v_t_45
T_11_20_sp4_h_l_1
T_12_20_lc_trk_g3_1
T_12_20_wire_logic_cluster/lc_3/in_1

T_10_12_wire_logic_cluster/lc_0/out
T_11_12_sp4_h_l_0
T_14_12_sp4_v_t_40
T_14_16_sp4_v_t_45
T_11_20_sp4_h_l_1
T_12_20_lc_trk_g3_1
T_12_20_wire_logic_cluster/lc_5/in_1

T_10_12_wire_logic_cluster/lc_0/out
T_11_12_sp4_h_l_0
T_14_12_sp4_v_t_40
T_14_16_sp4_v_t_45
T_11_20_sp4_h_l_1
T_12_20_lc_trk_g3_1
T_12_20_wire_logic_cluster/lc_7/in_1

T_10_12_wire_logic_cluster/lc_0/out
T_11_10_sp4_v_t_44
T_11_14_sp4_v_t_37
T_11_18_sp4_v_t_38
T_11_20_lc_trk_g2_3
T_11_20_wire_logic_cluster/lc_1/in_0

T_10_12_wire_logic_cluster/lc_0/out
T_11_10_sp4_v_t_44
T_11_14_sp4_v_t_37
T_11_18_sp4_v_t_38
T_11_20_lc_trk_g2_3
T_11_20_wire_logic_cluster/lc_5/in_0

T_10_12_wire_logic_cluster/lc_0/out
T_11_10_sp4_v_t_44
T_11_14_sp4_v_t_37
T_11_18_sp4_v_t_38
T_11_20_lc_trk_g2_3
T_11_20_wire_logic_cluster/lc_7/in_0

T_10_12_wire_logic_cluster/lc_0/out
T_11_10_sp4_v_t_44
T_11_14_sp4_v_t_37
T_11_18_sp4_v_t_38
T_11_20_lc_trk_g2_3
T_11_20_wire_logic_cluster/lc_0/in_1

T_10_12_wire_logic_cluster/lc_0/out
T_11_10_sp4_v_t_44
T_11_14_sp4_v_t_37
T_11_18_sp4_v_t_38
T_11_20_lc_trk_g2_3
T_11_20_wire_logic_cluster/lc_2/in_1

T_10_12_wire_logic_cluster/lc_0/out
T_11_10_sp4_v_t_44
T_11_14_sp4_v_t_37
T_11_18_sp4_v_t_38
T_11_20_lc_trk_g2_3
T_11_20_wire_logic_cluster/lc_4/in_1

T_10_12_wire_logic_cluster/lc_0/out
T_11_10_sp4_v_t_44
T_11_14_sp4_v_t_37
T_11_18_sp4_v_t_38
T_11_20_lc_trk_g2_3
T_11_20_wire_logic_cluster/lc_6/in_1

T_10_12_wire_logic_cluster/lc_0/out
T_11_10_sp4_v_t_44
T_11_14_sp4_v_t_37
T_11_18_sp4_v_t_38
T_11_20_lc_trk_g2_3
T_11_20_input_2_3
T_11_20_wire_logic_cluster/lc_3/in_2

T_10_12_wire_logic_cluster/lc_0/out
T_11_12_sp4_h_l_0
T_14_12_sp4_v_t_40
T_14_15_lc_trk_g1_0
T_14_15_wire_logic_cluster/lc_1/in_0

T_10_12_wire_logic_cluster/lc_0/out
T_10_9_sp4_v_t_40
T_7_13_sp4_h_l_5
T_7_13_lc_trk_g1_0
T_7_13_wire_logic_cluster/lc_1/in_0

T_10_12_wire_logic_cluster/lc_0/out
T_11_12_sp4_h_l_0
T_10_8_sp4_v_t_40
T_10_12_lc_trk_g1_5
T_10_12_wire_logic_cluster/lc_5/s_r

T_10_12_wire_logic_cluster/lc_0/out
T_10_9_sp4_v_t_40
T_7_13_sp4_h_l_10
T_6_13_lc_trk_g0_2
T_6_13_wire_logic_cluster/lc_0/cen

T_10_12_wire_logic_cluster/lc_0/out
T_10_9_sp4_v_t_40
T_7_13_sp4_h_l_10
T_6_13_lc_trk_g0_2
T_6_13_wire_logic_cluster/lc_0/cen

T_10_12_wire_logic_cluster/lc_0/out
T_10_9_sp4_v_t_40
T_7_13_sp4_h_l_10
T_6_13_lc_trk_g0_2
T_6_13_wire_logic_cluster/lc_0/cen

T_10_12_wire_logic_cluster/lc_0/out
T_11_10_sp4_v_t_44
T_11_14_sp4_v_t_37
T_11_16_lc_trk_g3_0
T_11_16_wire_logic_cluster/lc_2/in_3

T_10_12_wire_logic_cluster/lc_0/out
T_10_10_sp4_v_t_45
T_7_14_sp4_h_l_1
T_6_14_lc_trk_g1_1
T_6_14_wire_logic_cluster/lc_7/in_3

T_10_12_wire_logic_cluster/lc_0/out
T_7_12_sp12_h_l_0
T_7_12_lc_trk_g0_3
T_7_12_wire_logic_cluster/lc_2/in_3

T_10_12_wire_logic_cluster/lc_0/out
T_11_12_lc_trk_g0_0
T_11_12_wire_logic_cluster/lc_3/in_1

End 

Net : dds0_mclkcnt_4
T_22_22_wire_logic_cluster/lc_4/out
T_22_21_lc_trk_g0_4
T_22_21_wire_logic_cluster/lc_2/in_0

T_22_22_wire_logic_cluster/lc_4/out
T_22_22_lc_trk_g3_4
T_22_22_wire_logic_cluster/lc_4/in_1

End 

Net : n12_adj_1663
T_22_21_wire_logic_cluster/lc_2/out
T_22_21_lc_trk_g1_2
T_22_21_wire_logic_cluster/lc_0/in_3

End 

Net : n19931
T_22_22_wire_logic_cluster/lc_6/cout
T_22_22_wire_logic_cluster/lc_7/in_3

End 

Net : n10_adj_1528
T_22_21_wire_logic_cluster/lc_1/out
T_22_22_lc_trk_g0_1
T_22_22_wire_logic_cluster/lc_6/in_1

End 

Net : wdtick_flag
T_18_12_wire_logic_cluster/lc_5/out
T_17_12_sp4_h_l_2
T_20_12_sp4_v_t_39
T_20_13_lc_trk_g2_7
T_20_13_wire_logic_cluster/lc_4/in_3

T_18_12_wire_logic_cluster/lc_5/out
T_18_12_lc_trk_g1_5
T_18_12_wire_logic_cluster/lc_5/in_3

T_18_12_wire_logic_cluster/lc_5/out
T_17_12_sp4_h_l_2
T_20_12_sp4_v_t_39
T_20_16_sp4_v_t_47
T_20_20_sp4_v_t_36
T_20_23_lc_trk_g1_4
T_20_23_wire_logic_cluster/lc_5/in_0

End 

Net : n11910
T_20_13_wire_logic_cluster/lc_4/out
T_20_11_sp4_v_t_37
T_21_15_sp4_h_l_6
T_20_11_sp4_v_t_43
T_19_14_lc_trk_g3_3
T_19_14_wire_logic_cluster/lc_1/cen

T_20_13_wire_logic_cluster/lc_4/out
T_21_9_sp4_v_t_44
T_18_13_sp4_h_l_2
T_19_13_lc_trk_g2_2
T_19_13_wire_logic_cluster/lc_0/cen

T_20_13_wire_logic_cluster/lc_4/out
T_21_9_sp4_v_t_44
T_18_13_sp4_h_l_2
T_19_13_lc_trk_g2_2
T_19_13_wire_logic_cluster/lc_0/cen

T_20_13_wire_logic_cluster/lc_4/out
T_21_9_sp4_v_t_44
T_18_13_sp4_h_l_2
T_19_13_lc_trk_g2_2
T_19_13_wire_logic_cluster/lc_0/cen

T_20_13_wire_logic_cluster/lc_4/out
T_21_9_sp4_v_t_44
T_18_13_sp4_h_l_2
T_19_13_lc_trk_g2_2
T_19_13_wire_logic_cluster/lc_0/cen

T_20_13_wire_logic_cluster/lc_4/out
T_21_9_sp4_v_t_44
T_18_13_sp4_h_l_2
T_19_13_lc_trk_g2_2
T_19_13_wire_logic_cluster/lc_0/cen

T_20_13_wire_logic_cluster/lc_4/out
T_21_9_sp4_v_t_44
T_18_13_sp4_h_l_2
T_19_13_lc_trk_g2_2
T_19_13_wire_logic_cluster/lc_0/cen

T_20_13_wire_logic_cluster/lc_4/out
T_21_9_sp4_v_t_44
T_18_13_sp4_h_l_2
T_19_13_lc_trk_g2_2
T_19_13_wire_logic_cluster/lc_0/cen

T_20_13_wire_logic_cluster/lc_4/out
T_21_9_sp4_v_t_44
T_18_13_sp4_h_l_2
T_19_13_lc_trk_g2_2
T_19_13_wire_logic_cluster/lc_0/cen

T_20_13_wire_logic_cluster/lc_4/out
T_21_12_sp4_v_t_41
T_18_12_sp4_h_l_10
T_19_12_lc_trk_g2_2
T_19_12_wire_logic_cluster/lc_0/cen

T_20_13_wire_logic_cluster/lc_4/out
T_21_12_sp4_v_t_41
T_18_12_sp4_h_l_10
T_19_12_lc_trk_g2_2
T_19_12_wire_logic_cluster/lc_0/cen

T_20_13_wire_logic_cluster/lc_4/out
T_21_12_sp4_v_t_41
T_18_12_sp4_h_l_10
T_19_12_lc_trk_g2_2
T_19_12_wire_logic_cluster/lc_0/cen

T_20_13_wire_logic_cluster/lc_4/out
T_21_12_sp4_v_t_41
T_18_12_sp4_h_l_10
T_19_12_lc_trk_g2_2
T_19_12_wire_logic_cluster/lc_0/cen

T_20_13_wire_logic_cluster/lc_4/out
T_21_12_sp4_v_t_41
T_18_12_sp4_h_l_10
T_19_12_lc_trk_g2_2
T_19_12_wire_logic_cluster/lc_0/cen

T_20_13_wire_logic_cluster/lc_4/out
T_21_12_sp4_v_t_41
T_18_12_sp4_h_l_10
T_19_12_lc_trk_g2_2
T_19_12_wire_logic_cluster/lc_0/cen

T_20_13_wire_logic_cluster/lc_4/out
T_21_12_sp4_v_t_41
T_18_12_sp4_h_l_10
T_19_12_lc_trk_g2_2
T_19_12_wire_logic_cluster/lc_0/cen

T_20_13_wire_logic_cluster/lc_4/out
T_21_12_sp4_v_t_41
T_18_12_sp4_h_l_10
T_19_12_lc_trk_g2_2
T_19_12_wire_logic_cluster/lc_0/cen

T_20_13_wire_logic_cluster/lc_4/out
T_20_11_sp4_v_t_37
T_17_11_sp4_h_l_6
T_19_11_lc_trk_g3_3
T_19_11_wire_logic_cluster/lc_0/cen

T_20_13_wire_logic_cluster/lc_4/out
T_20_11_sp4_v_t_37
T_17_11_sp4_h_l_6
T_19_11_lc_trk_g3_3
T_19_11_wire_logic_cluster/lc_0/cen

T_20_13_wire_logic_cluster/lc_4/out
T_20_11_sp4_v_t_37
T_17_11_sp4_h_l_6
T_19_11_lc_trk_g3_3
T_19_11_wire_logic_cluster/lc_0/cen

T_20_13_wire_logic_cluster/lc_4/out
T_20_11_sp4_v_t_37
T_17_11_sp4_h_l_6
T_19_11_lc_trk_g3_3
T_19_11_wire_logic_cluster/lc_0/cen

T_20_13_wire_logic_cluster/lc_4/out
T_20_11_sp4_v_t_37
T_17_11_sp4_h_l_6
T_19_11_lc_trk_g3_3
T_19_11_wire_logic_cluster/lc_0/cen

T_20_13_wire_logic_cluster/lc_4/out
T_20_11_sp4_v_t_37
T_17_11_sp4_h_l_6
T_19_11_lc_trk_g3_3
T_19_11_wire_logic_cluster/lc_0/cen

T_20_13_wire_logic_cluster/lc_4/out
T_20_11_sp4_v_t_37
T_17_11_sp4_h_l_6
T_19_11_lc_trk_g3_3
T_19_11_wire_logic_cluster/lc_0/cen

T_20_13_wire_logic_cluster/lc_4/out
T_20_11_sp4_v_t_37
T_17_11_sp4_h_l_6
T_19_11_lc_trk_g3_3
T_19_11_wire_logic_cluster/lc_0/cen

End 

Net : ADC_VDC.genclk.t0off_13
T_23_14_wire_logic_cluster/lc_5/out
T_24_12_sp4_v_t_38
T_24_13_lc_trk_g3_6
T_24_13_wire_logic_cluster/lc_5/in_0

T_23_14_wire_logic_cluster/lc_5/out
T_23_14_lc_trk_g0_5
T_23_14_input_2_5
T_23_14_wire_logic_cluster/lc_5/in_2

End 

Net : bfn_15_7_0_
T_19_13_wire_logic_cluster/carry_in_mux/cout
T_19_13_wire_logic_cluster/lc_0/in_3

Net : ADC_VDC.genclk.n26
T_24_13_wire_logic_cluster/lc_5/out
T_24_12_lc_trk_g1_5
T_24_12_wire_logic_cluster/lc_1/in_1

End 

Net : ADC_VDC.n4_adj_1451
T_13_15_wire_logic_cluster/lc_4/out
T_13_15_lc_trk_g0_4
T_13_15_input_2_0
T_13_15_wire_logic_cluster/lc_0/in_2

End 

Net : ADC_VDC.n18780_cascade_
T_13_15_wire_logic_cluster/lc_3/ltout
T_13_15_wire_logic_cluster/lc_4/in_2

End 

Net : n22617_cascade_
T_20_17_wire_logic_cluster/lc_2/ltout
T_20_17_wire_logic_cluster/lc_3/in_2

End 

Net : n22620_cascade_
T_20_17_wire_logic_cluster/lc_3/ltout
T_20_17_wire_logic_cluster/lc_4/in_2

End 

Net : buf_dds0_13
T_17_19_wire_logic_cluster/lc_1/out
T_17_15_sp4_v_t_39
T_17_16_lc_trk_g3_7
T_17_16_input_2_6
T_17_16_wire_logic_cluster/lc_6/in_2

T_17_19_wire_logic_cluster/lc_1/out
T_17_19_sp4_h_l_7
T_16_19_sp4_v_t_36
T_15_23_lc_trk_g1_1
T_15_23_wire_logic_cluster/lc_3/in_3

T_17_19_wire_logic_cluster/lc_1/out
T_17_19_lc_trk_g0_1
T_17_19_wire_logic_cluster/lc_1/in_0

End 

Net : secclk_cnt_20
T_15_15_wire_logic_cluster/lc_4/out
T_16_14_sp4_v_t_41
T_17_14_sp4_h_l_9
T_16_14_lc_trk_g0_1
T_16_14_wire_logic_cluster/lc_1/in_0

T_15_15_wire_logic_cluster/lc_4/out
T_15_15_lc_trk_g3_4
T_15_15_wire_logic_cluster/lc_4/in_1

End 

Net : RTD.n20370
T_7_16_wire_logic_cluster/lc_7/out
T_7_15_sp4_v_t_46
T_4_15_sp4_h_l_11
T_8_15_sp4_h_l_7
T_11_11_sp4_v_t_36
T_10_14_lc_trk_g2_4
T_10_14_wire_logic_cluster/lc_5/s_r

T_7_16_wire_logic_cluster/lc_7/out
T_7_15_sp4_v_t_46
T_4_15_sp4_h_l_11
T_8_15_sp4_h_l_7
T_11_11_sp4_v_t_36
T_10_14_lc_trk_g2_4
T_10_14_wire_logic_cluster/lc_5/s_r

T_7_16_wire_logic_cluster/lc_7/out
T_7_15_sp4_v_t_46
T_8_15_sp4_h_l_4
T_7_15_lc_trk_g0_4
T_7_15_wire_logic_cluster/lc_5/s_r

End 

Net : ADC_VDC.n21007
T_16_10_wire_logic_cluster/lc_3/out
T_14_10_sp4_h_l_3
T_14_10_lc_trk_g1_6
T_14_10_input_2_3
T_14_10_wire_logic_cluster/lc_3/in_2

End 

Net : buf_cfgRTD_5
T_16_16_wire_logic_cluster/lc_0/out
T_17_16_lc_trk_g1_0
T_17_16_wire_logic_cluster/lc_7/in_0

T_16_16_wire_logic_cluster/lc_0/out
T_16_16_lc_trk_g1_0
T_16_16_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_16_13_sp4_v_t_40
T_13_13_sp4_h_l_5
T_9_13_sp4_h_l_1
T_12_13_sp4_v_t_43
T_11_14_lc_trk_g3_3
T_11_14_wire_logic_cluster/lc_1/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_16_13_sp4_v_t_40
T_13_13_sp4_h_l_5
T_9_13_sp4_h_l_1
T_12_13_sp4_v_t_43
T_11_14_lc_trk_g3_3
T_11_14_wire_logic_cluster/lc_2/in_0

T_16_16_wire_logic_cluster/lc_0/out
T_16_13_sp4_v_t_40
T_13_13_sp4_h_l_5
T_9_13_sp4_h_l_1
T_11_13_lc_trk_g3_4
T_11_13_wire_logic_cluster/lc_4/in_3

End 

Net : dds0_mclkcnt_3
T_22_22_wire_logic_cluster/lc_3/out
T_22_21_lc_trk_g0_3
T_22_21_wire_logic_cluster/lc_2/in_1

T_22_22_wire_logic_cluster/lc_3/out
T_22_22_lc_trk_g1_3
T_22_22_wire_logic_cluster/lc_3/in_1

End 

Net : n19_adj_1634
T_14_18_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g0_3
T_15_18_wire_logic_cluster/lc_5/in_0

End 

Net : ADC_VDC.genclk.t0off_9
T_23_14_wire_logic_cluster/lc_1/out
T_24_14_lc_trk_g0_1
T_24_14_wire_logic_cluster/lc_4/in_1

T_23_14_wire_logic_cluster/lc_1/out
T_23_14_lc_trk_g2_1
T_23_14_input_2_1
T_23_14_wire_logic_cluster/lc_1/in_2

End 

Net : RTD.n11829
T_10_15_wire_logic_cluster/lc_6/out
T_10_14_sp4_v_t_44
T_11_14_sp4_h_l_2
T_10_10_sp4_v_t_42
T_10_13_lc_trk_g0_2
T_10_13_wire_logic_cluster/lc_0/cen

End 

Net : ADC_VDC.genclk.t0on_2
T_26_13_wire_logic_cluster/lc_2/out
T_24_13_sp4_h_l_1
T_24_13_lc_trk_g0_4
T_24_13_wire_logic_cluster/lc_0/in_0

T_26_13_wire_logic_cluster/lc_2/out
T_26_13_lc_trk_g0_2
T_26_13_input_2_2
T_26_13_wire_logic_cluster/lc_2/in_2

End 

Net : n12771
T_11_24_wire_logic_cluster/lc_4/out
T_11_23_sp4_v_t_40
T_11_19_sp4_v_t_40
T_11_15_sp4_v_t_40
T_10_17_lc_trk_g0_5
T_10_17_wire_logic_cluster/lc_2/in_3

T_11_24_wire_logic_cluster/lc_4/out
T_11_23_sp4_v_t_40
T_11_19_sp4_v_t_40
T_11_15_sp4_v_t_40
T_10_17_lc_trk_g0_5
T_10_17_wire_logic_cluster/lc_6/in_3

T_11_24_wire_logic_cluster/lc_4/out
T_11_22_sp4_v_t_37
T_11_18_sp4_v_t_37
T_10_19_lc_trk_g2_5
T_10_19_wire_logic_cluster/lc_1/in_0

T_11_24_wire_logic_cluster/lc_4/out
T_11_23_sp4_v_t_40
T_12_23_sp4_h_l_10
T_13_23_lc_trk_g3_2
T_13_23_wire_logic_cluster/lc_7/in_0

T_11_24_wire_logic_cluster/lc_4/out
T_11_23_sp4_v_t_40
T_11_19_sp4_v_t_40
T_10_21_lc_trk_g1_5
T_10_21_wire_logic_cluster/lc_7/in_1

T_11_24_wire_logic_cluster/lc_4/out
T_11_22_sp4_v_t_37
T_12_22_sp4_h_l_5
T_13_22_lc_trk_g2_5
T_13_22_wire_logic_cluster/lc_4/in_1

T_11_24_wire_logic_cluster/lc_4/out
T_11_22_sp4_v_t_37
T_12_22_sp4_h_l_5
T_12_22_lc_trk_g1_0
T_12_22_wire_logic_cluster/lc_2/in_1

T_11_24_wire_logic_cluster/lc_4/out
T_11_22_sp4_v_t_37
T_12_22_sp4_h_l_5
T_12_22_lc_trk_g1_0
T_12_22_input_2_5
T_12_22_wire_logic_cluster/lc_5/in_2

T_11_24_wire_logic_cluster/lc_4/out
T_11_22_sp4_v_t_37
T_11_18_sp4_v_t_37
T_10_19_lc_trk_g2_5
T_10_19_wire_logic_cluster/lc_6/in_3

T_11_24_wire_logic_cluster/lc_4/out
T_11_16_sp12_v_t_23
T_11_19_lc_trk_g2_3
T_11_19_wire_logic_cluster/lc_1/in_0

T_11_24_wire_logic_cluster/lc_4/out
T_11_23_sp4_v_t_40
T_12_23_sp4_h_l_10
T_13_23_lc_trk_g3_2
T_13_23_wire_logic_cluster/lc_2/in_3

T_11_24_wire_logic_cluster/lc_4/out
T_12_24_sp4_h_l_8
T_14_24_lc_trk_g2_5
T_14_24_wire_logic_cluster/lc_3/in_0

T_11_24_wire_logic_cluster/lc_4/out
T_11_16_sp12_v_t_23
T_11_19_lc_trk_g2_3
T_11_19_wire_logic_cluster/lc_0/in_3

T_11_24_wire_logic_cluster/lc_4/out
T_12_24_sp4_h_l_8
T_13_24_lc_trk_g2_0
T_13_24_wire_logic_cluster/lc_3/in_1

T_11_24_wire_logic_cluster/lc_4/out
T_12_24_sp4_h_l_8
T_13_24_lc_trk_g3_0
T_13_24_input_2_5
T_13_24_wire_logic_cluster/lc_5/in_2

T_11_24_wire_logic_cluster/lc_4/out
T_12_24_sp4_h_l_8
T_13_24_lc_trk_g3_0
T_13_24_input_2_7
T_13_24_wire_logic_cluster/lc_7/in_2

T_11_24_wire_logic_cluster/lc_4/out
T_12_24_sp4_h_l_8
T_13_24_lc_trk_g3_0
T_13_24_wire_logic_cluster/lc_0/in_3

T_11_24_wire_logic_cluster/lc_4/out
T_12_24_sp4_h_l_8
T_14_24_lc_trk_g2_5
T_14_24_wire_logic_cluster/lc_6/in_3

T_11_24_wire_logic_cluster/lc_4/out
T_12_23_lc_trk_g3_4
T_12_23_wire_logic_cluster/lc_3/in_0

T_11_24_wire_logic_cluster/lc_4/out
T_12_23_lc_trk_g3_4
T_12_23_wire_logic_cluster/lc_7/in_0

T_11_24_wire_logic_cluster/lc_4/out
T_11_24_lc_trk_g3_4
T_11_24_wire_logic_cluster/lc_2/in_1

T_11_24_wire_logic_cluster/lc_4/out
T_11_24_lc_trk_g3_4
T_11_24_wire_logic_cluster/lc_6/in_1

T_11_24_wire_logic_cluster/lc_4/out
T_11_24_lc_trk_g3_4
T_11_24_wire_logic_cluster/lc_0/in_1

T_11_24_wire_logic_cluster/lc_4/out
T_12_24_lc_trk_g0_4
T_12_24_wire_logic_cluster/lc_3/in_1

T_11_24_wire_logic_cluster/lc_4/out
T_12_24_lc_trk_g0_4
T_12_24_wire_logic_cluster/lc_1/in_1

T_11_24_wire_logic_cluster/lc_4/out
T_11_24_lc_trk_g3_4
T_11_24_input_2_1
T_11_24_wire_logic_cluster/lc_1/in_2

T_11_24_wire_logic_cluster/lc_4/out
T_12_24_lc_trk_g1_4
T_12_24_wire_logic_cluster/lc_0/in_3

T_11_24_wire_logic_cluster/lc_4/out
T_12_24_lc_trk_g1_4
T_12_24_wire_logic_cluster/lc_4/in_3

T_11_24_wire_logic_cluster/lc_4/out
T_12_24_lc_trk_g1_4
T_12_24_wire_logic_cluster/lc_2/in_3

T_11_24_wire_logic_cluster/lc_4/out
T_10_23_lc_trk_g3_4
T_10_23_wire_logic_cluster/lc_0/in_3

T_11_24_wire_logic_cluster/lc_4/out
T_12_23_lc_trk_g3_4
T_12_23_wire_logic_cluster/lc_2/in_3

End 

Net : ADC_VDC.avg_cnt_1
T_14_12_wire_logic_cluster/lc_1/out
T_14_12_sp4_h_l_7
T_13_12_sp4_v_t_36
T_13_15_lc_trk_g1_4
T_13_15_wire_logic_cluster/lc_2/in_3

T_14_12_wire_logic_cluster/lc_1/out
T_14_12_lc_trk_g3_1
T_14_12_wire_logic_cluster/lc_1/in_1

End 

Net : ADC_VDC.genclk.t0off_3
T_23_13_wire_logic_cluster/lc_3/out
T_23_13_sp4_h_l_11
T_24_13_lc_trk_g3_3
T_24_13_wire_logic_cluster/lc_5/in_1

T_23_13_wire_logic_cluster/lc_3/out
T_23_13_lc_trk_g1_3
T_23_13_wire_logic_cluster/lc_3/in_1

End 

Net : wdtick_cnt_20
T_19_13_wire_logic_cluster/lc_4/out
T_18_12_lc_trk_g2_4
T_18_12_input_2_0
T_18_12_wire_logic_cluster/lc_0/in_2

T_19_13_wire_logic_cluster/lc_4/out
T_19_13_lc_trk_g1_4
T_19_13_wire_logic_cluster/lc_4/in_1

End 

Net : ADC_VDC.n21_cascade_
T_13_15_wire_logic_cluster/lc_2/ltout
T_13_15_wire_logic_cluster/lc_3/in_2

End 

Net : n21082_cascade_
T_11_24_wire_logic_cluster/lc_3/ltout
T_11_24_wire_logic_cluster/lc_4/in_2

End 

Net : adc_state_1
T_11_22_wire_logic_cluster/lc_2/out
T_11_21_sp4_v_t_36
T_11_24_lc_trk_g0_4
T_11_24_wire_logic_cluster/lc_3/in_3

T_11_22_wire_logic_cluster/lc_2/out
T_11_21_sp4_v_t_36
T_11_24_lc_trk_g0_4
T_11_24_wire_logic_cluster/lc_7/in_1

T_11_22_wire_logic_cluster/lc_2/out
T_11_21_sp4_v_t_36
T_10_25_lc_trk_g1_1
T_10_25_wire_logic_cluster/lc_1/in_3

T_11_22_wire_logic_cluster/lc_2/out
T_11_22_lc_trk_g0_2
T_11_22_wire_logic_cluster/lc_7/in_3

T_11_22_wire_logic_cluster/lc_2/out
T_10_23_lc_trk_g1_2
T_10_23_wire_logic_cluster/lc_1/in_0

T_11_22_wire_logic_cluster/lc_2/out
T_12_23_lc_trk_g3_2
T_12_23_wire_logic_cluster/lc_6/in_3

T_11_22_wire_logic_cluster/lc_2/out
T_11_21_sp4_v_t_36
T_10_25_lc_trk_g1_1
T_10_25_wire_logic_cluster/lc_4/in_0

T_11_22_wire_logic_cluster/lc_2/out
T_11_18_sp4_v_t_41
T_11_19_lc_trk_g2_1
T_11_19_wire_logic_cluster/lc_4/in_1

T_11_22_wire_logic_cluster/lc_2/out
T_12_21_sp4_v_t_37
T_12_25_lc_trk_g1_0
T_12_25_wire_logic_cluster/lc_4/in_3

T_11_22_wire_logic_cluster/lc_2/out
T_11_22_lc_trk_g0_2
T_11_22_wire_logic_cluster/lc_2/in_0

T_11_22_wire_logic_cluster/lc_2/out
T_11_23_lc_trk_g1_2
T_11_23_wire_logic_cluster/lc_4/in_1

T_11_22_wire_logic_cluster/lc_2/out
T_11_22_lc_trk_g0_2
T_11_22_wire_logic_cluster/lc_1/in_3

End 

Net : dds0_mclkcnt_1
T_22_22_wire_logic_cluster/lc_1/out
T_22_21_lc_trk_g1_1
T_22_21_input_2_2
T_22_21_wire_logic_cluster/lc_2/in_2

T_22_22_wire_logic_cluster/lc_1/out
T_22_22_lc_trk_g3_1
T_22_22_wire_logic_cluster/lc_1/in_1

End 

Net : ADC_VDC.n11494
T_16_12_wire_logic_cluster/lc_1/out
T_15_12_lc_trk_g3_1
T_15_12_wire_logic_cluster/lc_1/in_3

End 

Net : ADC_VDC.genclk.t0off_15
T_23_14_wire_logic_cluster/lc_7/out
T_24_14_lc_trk_g1_7
T_24_14_input_2_4
T_24_14_wire_logic_cluster/lc_4/in_2

T_23_14_wire_logic_cluster/lc_7/out
T_23_14_lc_trk_g2_7
T_23_14_wire_logic_cluster/lc_7/in_0

End 

Net : RTD.n21494
T_7_13_wire_logic_cluster/lc_4/out
T_6_14_lc_trk_g1_4
T_6_14_wire_logic_cluster/lc_4/in_3

End 

Net : RTD.n18043_cascade_
T_7_13_wire_logic_cluster/lc_3/ltout
T_7_13_wire_logic_cluster/lc_4/in_2

End 

Net : buf_data_vac_20
T_25_10_wire_bram/ram/RDATA_1
T_25_9_sp4_v_t_44
T_25_13_sp4_v_t_37
T_22_17_sp4_h_l_0
T_22_17_lc_trk_g0_5
T_22_17_wire_logic_cluster/lc_4/in_1

End 

Net : buf_data_vac_14
T_25_20_wire_bram/ram/RDATA_1
T_25_14_sp12_v_t_23
T_14_14_sp12_h_l_0
T_21_14_lc_trk_g1_0
T_21_14_wire_logic_cluster/lc_2/in_1

End 

Net : buf_dds1_15
T_15_21_wire_logic_cluster/lc_3/out
T_14_20_lc_trk_g3_3
T_14_20_wire_logic_cluster/lc_0/in_0

T_15_21_wire_logic_cluster/lc_3/out
T_15_20_sp4_v_t_38
T_12_20_sp4_h_l_3
T_11_20_lc_trk_g1_3
T_11_20_wire_logic_cluster/lc_5/in_3

T_15_21_wire_logic_cluster/lc_3/out
T_15_21_lc_trk_g3_3
T_15_21_wire_logic_cluster/lc_3/in_3

End 

Net : cmd_rdadcbuf_22
T_12_14_wire_logic_cluster/lc_6/out
T_12_14_lc_trk_g1_6
T_12_14_wire_logic_cluster/lc_6/in_1

T_12_14_wire_logic_cluster/lc_6/out
T_11_14_sp12_h_l_0
T_14_14_lc_trk_g1_0
T_14_14_wire_logic_cluster/lc_6/in_3

End 

Net : n21714
T_18_18_wire_logic_cluster/lc_4/out
T_18_18_lc_trk_g2_4
T_18_18_wire_logic_cluster/lc_1/in_1

End 

Net : ADC_VDC.genclk.t0on_7
T_26_13_wire_logic_cluster/lc_7/out
T_25_13_sp4_h_l_6
T_24_13_lc_trk_g0_6
T_24_13_input_2_0
T_24_13_wire_logic_cluster/lc_0/in_2

T_26_13_wire_logic_cluster/lc_7/out
T_26_13_lc_trk_g3_7
T_26_13_wire_logic_cluster/lc_7/in_1

End 

Net : n19969
T_15_14_wire_logic_cluster/lc_5/cout
T_15_14_wire_logic_cluster/lc_6/in_3

Net : wdtick_cnt_17
T_19_13_wire_logic_cluster/lc_1/out
T_18_12_lc_trk_g2_1
T_18_12_wire_logic_cluster/lc_0/in_3

T_19_13_wire_logic_cluster/lc_1/out
T_19_13_lc_trk_g3_1
T_19_13_wire_logic_cluster/lc_1/in_1

End 

Net : trig_dds0
T_18_23_wire_logic_cluster/lc_3/out
T_17_23_lc_trk_g2_3
T_17_23_input_2_3
T_17_23_wire_logic_cluster/lc_3/in_2

T_18_23_wire_logic_cluster/lc_3/out
T_18_23_sp4_h_l_11
T_20_23_lc_trk_g2_6
T_20_23_input_2_4
T_20_23_wire_logic_cluster/lc_4/in_2

T_18_23_wire_logic_cluster/lc_3/out
T_17_23_lc_trk_g2_3
T_17_23_wire_logic_cluster/lc_2/in_1

T_18_23_wire_logic_cluster/lc_3/out
T_18_23_sp4_h_l_11
T_18_23_lc_trk_g1_6
T_18_23_input_2_3
T_18_23_wire_logic_cluster/lc_3/in_2

End 

Net : dds0_mclkcnt_5
T_22_22_wire_logic_cluster/lc_5/out
T_22_21_lc_trk_g0_5
T_22_21_wire_logic_cluster/lc_2/in_3

T_22_22_wire_logic_cluster/lc_5/out
T_22_22_lc_trk_g1_5
T_22_22_wire_logic_cluster/lc_5/in_1

End 

Net : ADC_VDC.genclk.t0off_11
T_23_14_wire_logic_cluster/lc_3/out
T_24_14_lc_trk_g0_3
T_24_14_wire_logic_cluster/lc_4/in_3

T_23_14_wire_logic_cluster/lc_3/out
T_23_14_lc_trk_g0_3
T_23_14_input_2_3
T_23_14_wire_logic_cluster/lc_3/in_2

End 

Net : n22491
T_21_17_wire_logic_cluster/lc_5/out
T_21_17_lc_trk_g1_5
T_21_17_wire_logic_cluster/lc_1/in_3

End 

Net : n21528
T_21_17_wire_logic_cluster/lc_2/out
T_21_17_lc_trk_g2_2
T_21_17_wire_logic_cluster/lc_5/in_1

End 

Net : wdtick_cnt_9
T_19_12_wire_logic_cluster/lc_1/out
T_19_12_lc_trk_g3_1
T_19_12_wire_logic_cluster/lc_1/in_1

T_19_12_wire_logic_cluster/lc_1/out
T_18_12_lc_trk_g3_1
T_18_12_wire_logic_cluster/lc_3/in_1

End 

Net : comm_spi.iclk_N_803
T_22_11_wire_logic_cluster/lc_6/out
T_22_10_sp4_v_t_44
T_22_6_sp4_v_t_40
T_22_10_lc_trk_g1_5
T_22_10_wire_logic_cluster/lc_5/s_r

End 

Net : n21702
T_17_15_wire_logic_cluster/lc_1/out
T_18_16_lc_trk_g2_1
T_18_16_wire_logic_cluster/lc_4/in_3

End 

Net : buf_cfgRTD_0
T_13_16_wire_logic_cluster/lc_2/out
T_13_16_lc_trk_g1_2
T_13_16_wire_logic_cluster/lc_0/in_3

T_13_16_wire_logic_cluster/lc_2/out
T_13_16_lc_trk_g1_2
T_13_16_wire_logic_cluster/lc_2/in_3

T_13_16_wire_logic_cluster/lc_2/out
T_14_15_sp4_v_t_37
T_11_15_sp4_h_l_0
T_11_15_lc_trk_g1_5
T_11_15_wire_logic_cluster/lc_2/in_0

T_13_16_wire_logic_cluster/lc_2/out
T_13_13_sp4_v_t_44
T_10_13_sp4_h_l_9
T_11_13_lc_trk_g2_1
T_11_13_input_2_7
T_11_13_wire_logic_cluster/lc_7/in_2

T_13_16_wire_logic_cluster/lc_2/out
T_13_14_sp12_v_t_23
T_2_14_sp12_h_l_0
T_10_14_lc_trk_g0_3
T_10_14_wire_logic_cluster/lc_1/in_0

End 

Net : buf_data_vac_21
T_25_9_wire_bram/ram/RDATA_9
T_24_9_sp4_h_l_4
T_23_9_sp4_v_t_47
T_23_13_sp4_v_t_36
T_22_17_lc_trk_g1_1
T_22_17_wire_logic_cluster/lc_3/in_3

End 

Net : n12850
T_10_22_wire_logic_cluster/lc_4/out
T_10_21_sp4_v_t_40
T_11_21_sp4_h_l_10
T_10_17_sp4_v_t_47
T_11_17_sp4_h_l_3
T_12_17_lc_trk_g2_3
T_12_17_wire_logic_cluster/lc_6/in_3

T_10_22_wire_logic_cluster/lc_4/out
T_8_22_sp4_h_l_5
T_11_18_sp4_v_t_40
T_11_14_sp4_v_t_36
T_11_17_lc_trk_g0_4
T_11_17_wire_logic_cluster/lc_4/in_0

T_10_22_wire_logic_cluster/lc_4/out
T_10_18_sp4_v_t_45
T_11_18_sp4_h_l_8
T_14_18_sp4_v_t_36
T_13_19_lc_trk_g2_4
T_13_19_wire_logic_cluster/lc_6/in_0

T_10_22_wire_logic_cluster/lc_4/out
T_8_22_sp4_h_l_5
T_11_18_sp4_v_t_40
T_11_14_sp4_v_t_36
T_11_17_lc_trk_g0_4
T_11_17_wire_logic_cluster/lc_3/in_3

T_10_22_wire_logic_cluster/lc_4/out
T_10_18_sp4_v_t_45
T_11_18_sp4_h_l_8
T_15_18_sp4_h_l_8
T_14_18_lc_trk_g1_0
T_14_18_wire_logic_cluster/lc_0/in_3

T_10_22_wire_logic_cluster/lc_4/out
T_8_22_sp4_h_l_5
T_11_18_sp4_v_t_40
T_11_19_lc_trk_g2_0
T_11_19_wire_logic_cluster/lc_6/in_0

T_10_22_wire_logic_cluster/lc_4/out
T_10_21_sp4_v_t_40
T_10_17_sp4_v_t_36
T_9_18_lc_trk_g2_4
T_9_18_wire_logic_cluster/lc_6/in_0

T_10_22_wire_logic_cluster/lc_4/out
T_10_21_sp4_v_t_40
T_11_21_sp4_h_l_10
T_13_21_lc_trk_g2_7
T_13_21_wire_logic_cluster/lc_1/in_0

T_10_22_wire_logic_cluster/lc_4/out
T_8_22_sp4_h_l_5
T_11_18_sp4_v_t_40
T_11_19_lc_trk_g2_0
T_11_19_wire_logic_cluster/lc_3/in_3

T_10_22_wire_logic_cluster/lc_4/out
T_8_22_sp4_h_l_5
T_11_18_sp4_v_t_40
T_11_19_lc_trk_g2_0
T_11_19_wire_logic_cluster/lc_5/in_3

T_10_22_wire_logic_cluster/lc_4/out
T_10_21_sp4_v_t_40
T_10_17_sp4_v_t_36
T_9_18_lc_trk_g2_4
T_9_18_wire_logic_cluster/lc_5/in_3

T_10_22_wire_logic_cluster/lc_4/out
T_10_14_sp12_v_t_23
T_10_18_lc_trk_g3_0
T_10_18_wire_logic_cluster/lc_5/in_0

T_10_22_wire_logic_cluster/lc_4/out
T_10_21_sp4_v_t_40
T_11_21_sp4_h_l_10
T_12_21_lc_trk_g3_2
T_12_21_wire_logic_cluster/lc_4/in_3

T_10_22_wire_logic_cluster/lc_4/out
T_10_21_sp4_v_t_40
T_11_21_sp4_h_l_10
T_13_21_lc_trk_g2_7
T_13_21_wire_logic_cluster/lc_2/in_3

T_10_22_wire_logic_cluster/lc_4/out
T_10_21_sp4_v_t_40
T_11_21_sp4_h_l_10
T_13_21_lc_trk_g2_7
T_13_21_wire_logic_cluster/lc_4/in_3

T_10_22_wire_logic_cluster/lc_4/out
T_10_18_sp4_v_t_45
T_11_18_sp4_h_l_8
T_11_18_lc_trk_g0_5
T_11_18_wire_logic_cluster/lc_0/in_3

T_10_22_wire_logic_cluster/lc_4/out
T_10_18_sp4_v_t_45
T_11_18_sp4_h_l_8
T_11_18_lc_trk_g0_5
T_11_18_wire_logic_cluster/lc_4/in_3

T_10_22_wire_logic_cluster/lc_4/out
T_10_18_sp4_v_t_45
T_9_19_lc_trk_g3_5
T_9_19_wire_logic_cluster/lc_6/in_0

T_10_22_wire_logic_cluster/lc_4/out
T_10_18_sp4_v_t_45
T_9_19_lc_trk_g3_5
T_9_19_wire_logic_cluster/lc_0/in_0

T_10_22_wire_logic_cluster/lc_4/out
T_10_18_sp4_v_t_45
T_9_19_lc_trk_g3_5
T_9_19_wire_logic_cluster/lc_2/in_0

T_10_22_wire_logic_cluster/lc_4/out
T_10_14_sp12_v_t_23
T_10_19_lc_trk_g2_7
T_10_19_wire_logic_cluster/lc_0/in_3

T_10_22_wire_logic_cluster/lc_4/out
T_10_14_sp12_v_t_23
T_10_19_lc_trk_g2_7
T_10_19_wire_logic_cluster/lc_4/in_3

T_10_22_wire_logic_cluster/lc_4/out
T_10_14_sp12_v_t_23
T_10_19_lc_trk_g2_7
T_10_19_wire_logic_cluster/lc_2/in_3

T_10_22_wire_logic_cluster/lc_4/out
T_10_14_sp12_v_t_23
T_10_18_lc_trk_g3_0
T_10_18_wire_logic_cluster/lc_6/in_3

T_10_22_wire_logic_cluster/lc_4/out
T_11_22_sp4_h_l_8
T_12_22_lc_trk_g2_0
T_12_22_wire_logic_cluster/lc_1/in_3

T_10_22_wire_logic_cluster/lc_4/out
T_11_22_sp4_h_l_8
T_12_22_lc_trk_g2_0
T_12_22_wire_logic_cluster/lc_3/in_3

T_10_22_wire_logic_cluster/lc_4/out
T_10_18_sp4_v_t_45
T_9_19_lc_trk_g3_5
T_9_19_wire_logic_cluster/lc_5/in_3

T_10_22_wire_logic_cluster/lc_4/out
T_10_18_sp4_v_t_45
T_9_19_lc_trk_g3_5
T_9_19_wire_logic_cluster/lc_7/in_3

T_10_22_wire_logic_cluster/lc_4/out
T_10_18_sp4_v_t_45
T_9_19_lc_trk_g3_5
T_9_19_wire_logic_cluster/lc_3/in_3

T_10_22_wire_logic_cluster/lc_4/out
T_10_21_lc_trk_g0_4
T_10_21_wire_logic_cluster/lc_6/in_0

T_10_22_wire_logic_cluster/lc_4/out
T_10_21_lc_trk_g0_4
T_10_21_wire_logic_cluster/lc_1/in_3

T_10_22_wire_logic_cluster/lc_4/out
T_10_21_lc_trk_g0_4
T_10_21_wire_logic_cluster/lc_3/in_3

End 

Net : n21050_cascade_
T_10_22_wire_logic_cluster/lc_3/ltout
T_10_22_wire_logic_cluster/lc_4/in_2

End 

Net : ADC_VDC.n21133
T_16_10_wire_logic_cluster/lc_7/out
T_16_11_lc_trk_g1_7
T_16_11_input_2_2
T_16_11_wire_logic_cluster/lc_2/in_2

End 

Net : wdtick_cnt_16
T_19_13_wire_logic_cluster/lc_0/out
T_18_13_lc_trk_g2_0
T_18_13_wire_logic_cluster/lc_6/in_0

T_19_13_wire_logic_cluster/lc_0/out
T_19_13_lc_trk_g3_0
T_19_13_wire_logic_cluster/lc_0/in_1

End 

Net : buf_data_vac_15
T_25_19_wire_bram/ram/RDATA_9
T_25_18_sp4_v_t_44
T_25_14_sp4_v_t_40
T_22_14_sp4_h_l_5
T_21_14_lc_trk_g1_5
T_21_14_wire_logic_cluster/lc_1/in_3

End 

Net : buf_data_vac_13
T_25_21_wire_bram/ram/RDATA_9
T_25_18_sp4_v_t_36
T_25_14_sp4_v_t_44
T_22_14_sp4_h_l_9
T_21_14_lc_trk_g1_1
T_21_14_wire_logic_cluster/lc_3/in_3

End 

Net : data_count_9
T_16_25_wire_logic_cluster/lc_1/out
T_16_14_sp12_v_t_22
T_17_26_sp12_h_l_1
T_25_26_lc_trk_g0_2
T_25_26_input2_6
T_25_26_wire_bram/ram/WADDR_9
T_25_24_upADDR_9
T_25_24_wire_bram/ram/WADDR_9
T_25_22_upADDR_9
T_25_22_wire_bram/ram/WADDR_9
T_25_20_upADDR_9
T_25_20_wire_bram/ram/WADDR_9
T_25_18_upADDR_9
T_25_18_wire_bram/ram/WADDR_9
T_25_16_upADDR_9
T_25_16_wire_bram/ram/WADDR_9
T_25_14_upADDR_9
T_25_14_wire_bram/ram/WADDR_9
T_25_12_upADDR_9
T_25_12_wire_bram/ram/WADDR_9
T_25_10_upADDR_9
T_25_10_wire_bram/ram/WADDR_9
T_25_8_upADDR_9
T_25_8_wire_bram/ram/WADDR_9

T_16_25_wire_logic_cluster/lc_1/out
T_16_14_sp12_v_t_22
T_17_26_sp12_h_l_1
T_25_26_lc_trk_g0_2
T_25_26_input2_6
T_25_26_wire_bram/ram/WADDR_9
T_25_24_upADDR_9
T_25_24_wire_bram/ram/WADDR_9
T_25_22_upADDR_9
T_25_22_wire_bram/ram/WADDR_9
T_25_20_upADDR_9
T_25_20_wire_bram/ram/WADDR_9
T_25_18_upADDR_9
T_25_18_wire_bram/ram/WADDR_9
T_25_16_upADDR_9
T_25_16_wire_bram/ram/WADDR_9
T_25_14_upADDR_9
T_25_14_wire_bram/ram/WADDR_9
T_25_12_upADDR_9
T_25_12_wire_bram/ram/WADDR_9
T_25_10_upADDR_9
T_25_10_wire_bram/ram/WADDR_9

T_16_25_wire_logic_cluster/lc_1/out
T_16_14_sp12_v_t_22
T_17_26_sp12_h_l_1
T_25_26_lc_trk_g0_2
T_25_26_input2_6
T_25_26_wire_bram/ram/WADDR_9
T_25_24_upADDR_9
T_25_24_wire_bram/ram/WADDR_9
T_25_22_upADDR_9
T_25_22_wire_bram/ram/WADDR_9
T_25_20_upADDR_9
T_25_20_wire_bram/ram/WADDR_9
T_25_18_upADDR_9
T_25_18_wire_bram/ram/WADDR_9
T_25_16_upADDR_9
T_25_16_wire_bram/ram/WADDR_9
T_25_14_upADDR_9
T_25_14_wire_bram/ram/WADDR_9
T_25_12_upADDR_9
T_25_12_wire_bram/ram/WADDR_9

T_16_25_wire_logic_cluster/lc_1/out
T_16_14_sp12_v_t_22
T_17_26_sp12_h_l_1
T_25_26_lc_trk_g0_2
T_25_26_input2_6
T_25_26_wire_bram/ram/WADDR_9
T_25_24_upADDR_9
T_25_24_wire_bram/ram/WADDR_9
T_25_22_upADDR_9
T_25_22_wire_bram/ram/WADDR_9
T_25_20_upADDR_9
T_25_20_wire_bram/ram/WADDR_9
T_25_18_upADDR_9
T_25_18_wire_bram/ram/WADDR_9
T_25_16_upADDR_9
T_25_16_wire_bram/ram/WADDR_9
T_25_14_upADDR_9
T_25_14_wire_bram/ram/WADDR_9

T_16_25_wire_logic_cluster/lc_1/out
T_16_14_sp12_v_t_22
T_17_26_sp12_h_l_1
T_25_26_lc_trk_g0_2
T_25_26_input2_6
T_25_26_wire_bram/ram/WADDR_9
T_25_24_upADDR_9
T_25_24_wire_bram/ram/WADDR_9
T_25_22_upADDR_9
T_25_22_wire_bram/ram/WADDR_9
T_25_20_upADDR_9
T_25_20_wire_bram/ram/WADDR_9
T_25_18_upADDR_9
T_25_18_wire_bram/ram/WADDR_9
T_25_16_upADDR_9
T_25_16_wire_bram/ram/WADDR_9

T_16_25_wire_logic_cluster/lc_1/out
T_16_14_sp12_v_t_22
T_17_26_sp12_h_l_1
T_25_26_lc_trk_g0_2
T_25_26_input2_6
T_25_26_wire_bram/ram/WADDR_9
T_25_24_upADDR_9
T_25_24_wire_bram/ram/WADDR_9
T_25_22_upADDR_9
T_25_22_wire_bram/ram/WADDR_9
T_25_20_upADDR_9
T_25_20_wire_bram/ram/WADDR_9
T_25_18_upADDR_9
T_25_18_wire_bram/ram/WADDR_9

T_16_25_wire_logic_cluster/lc_1/out
T_16_14_sp12_v_t_22
T_17_26_sp12_h_l_1
T_25_26_lc_trk_g0_2
T_25_26_input2_6
T_25_26_wire_bram/ram/WADDR_9
T_25_24_upADDR_9
T_25_24_wire_bram/ram/WADDR_9
T_25_22_upADDR_9
T_25_22_wire_bram/ram/WADDR_9
T_25_20_upADDR_9
T_25_20_wire_bram/ram/WADDR_9

T_16_25_wire_logic_cluster/lc_1/out
T_16_14_sp12_v_t_22
T_17_26_sp12_h_l_1
T_25_26_lc_trk_g0_2
T_25_26_input2_6
T_25_26_wire_bram/ram/WADDR_9
T_25_24_upADDR_9
T_25_24_wire_bram/ram/WADDR_9
T_25_22_upADDR_9
T_25_22_wire_bram/ram/WADDR_9

T_16_25_wire_logic_cluster/lc_1/out
T_16_14_sp12_v_t_22
T_17_26_sp12_h_l_1
T_25_26_lc_trk_g0_2
T_25_26_input2_6
T_25_26_wire_bram/ram/WADDR_9
T_25_24_upADDR_9
T_25_24_wire_bram/ram/WADDR_9

T_16_25_wire_logic_cluster/lc_1/out
T_16_14_sp12_v_t_22
T_5_14_sp12_h_l_1
T_8_14_lc_trk_g1_1
T_8_14_input2_6
T_8_14_wire_bram/ram/WADDR_9
T_8_12_upADDR_9
T_8_12_wire_bram/ram/WADDR_9

T_16_25_wire_logic_cluster/lc_1/out
T_16_14_sp12_v_t_22
T_17_26_sp12_h_l_1
T_25_26_lc_trk_g0_2
T_25_26_input2_6
T_25_26_wire_bram/ram/WADDR_9

T_16_25_wire_logic_cluster/lc_1/out
T_16_14_sp12_v_t_22
T_5_14_sp12_h_l_1
T_8_14_lc_trk_g1_1
T_8_14_input2_6
T_8_14_wire_bram/ram/WADDR_9

T_16_25_wire_logic_cluster/lc_1/out
T_16_25_lc_trk_g3_1
T_16_25_wire_logic_cluster/lc_1/in_1

End 

Net : n3_cascade_
T_22_15_wire_logic_cluster/lc_4/ltout
T_22_15_wire_logic_cluster/lc_5/in_2

End 

Net : cmd_rdadcbuf_23
T_12_14_wire_logic_cluster/lc_7/out
T_12_14_lc_trk_g3_7
T_12_14_wire_logic_cluster/lc_7/in_1

T_12_14_wire_logic_cluster/lc_7/out
T_12_14_sp4_h_l_3
T_14_14_lc_trk_g3_6
T_14_14_wire_logic_cluster/lc_0/in_3

End 

Net : RTD.n21181_cascade_
T_10_13_wire_logic_cluster/lc_2/ltout
T_10_13_wire_logic_cluster/lc_3/in_2

End 

Net : n19986_cascade_
T_18_12_wire_logic_cluster/lc_2/ltout
T_18_12_wire_logic_cluster/lc_3/in_2

End 

Net : n12_adj_1542_cascade_
T_18_12_wire_logic_cluster/lc_1/ltout
T_18_12_wire_logic_cluster/lc_2/in_2

End 

Net : wdtick_cnt_14
T_19_12_wire_logic_cluster/lc_6/out
T_19_12_sp4_h_l_1
T_18_12_lc_trk_g0_1
T_18_12_wire_logic_cluster/lc_2/in_1

T_19_12_wire_logic_cluster/lc_6/out
T_19_12_sp4_h_l_1
T_19_12_lc_trk_g1_4
T_19_12_wire_logic_cluster/lc_6/in_1

End 

Net : wdtick_cnt_22
T_19_13_wire_logic_cluster/lc_6/out
T_18_12_lc_trk_g3_6
T_18_12_wire_logic_cluster/lc_1/in_0

T_19_13_wire_logic_cluster/lc_6/out
T_19_13_lc_trk_g1_6
T_19_13_wire_logic_cluster/lc_6/in_1

End 

Net : n19819
T_13_17_wire_logic_cluster/lc_6/cout
T_13_17_wire_logic_cluster/lc_7/in_3

Net : n19968
T_15_14_wire_logic_cluster/lc_4/cout
T_15_14_wire_logic_cluster/lc_5/in_3

Net : cmd_rdadcbuf_24
T_12_15_wire_logic_cluster/lc_0/out
T_12_15_lc_trk_g3_0
T_12_15_wire_logic_cluster/lc_0/in_1

T_12_15_wire_logic_cluster/lc_0/out
T_12_11_sp4_v_t_37
T_13_11_sp4_h_l_0
T_15_11_lc_trk_g3_5
T_15_11_wire_logic_cluster/lc_1/in_3

End 

Net : wdtick_cnt_23
T_19_13_wire_logic_cluster/lc_7/out
T_18_12_lc_trk_g3_7
T_18_12_wire_logic_cluster/lc_1/in_1

T_19_13_wire_logic_cluster/lc_7/out
T_19_13_lc_trk_g3_7
T_19_13_wire_logic_cluster/lc_7/in_1

End 

Net : wdtick_cnt_15
T_19_12_wire_logic_cluster/lc_7/out
T_18_13_lc_trk_g0_7
T_18_13_wire_logic_cluster/lc_6/in_1

T_19_12_wire_logic_cluster/lc_7/out
T_19_12_lc_trk_g3_7
T_19_12_wire_logic_cluster/lc_7/in_1

End 

Net : adc_state_0
T_11_23_wire_logic_cluster/lc_4/out
T_11_22_sp4_v_t_40
T_10_25_lc_trk_g3_0
T_10_25_wire_logic_cluster/lc_1/in_0

T_11_23_wire_logic_cluster/lc_4/out
T_11_24_lc_trk_g1_4
T_11_24_wire_logic_cluster/lc_4/in_3

T_11_23_wire_logic_cluster/lc_4/out
T_12_23_lc_trk_g0_4
T_12_23_wire_logic_cluster/lc_5/in_1

T_11_23_wire_logic_cluster/lc_4/out
T_10_23_lc_trk_g2_4
T_10_23_wire_logic_cluster/lc_1/in_3

T_11_23_wire_logic_cluster/lc_4/out
T_12_23_sp12_h_l_0
T_13_23_sp4_h_l_3
T_16_19_sp4_v_t_38
T_16_22_lc_trk_g0_6
T_16_22_wire_logic_cluster/lc_0/in_0

T_11_23_wire_logic_cluster/lc_4/out
T_10_23_lc_trk_g2_4
T_10_23_wire_logic_cluster/lc_7/in_1

T_11_23_wire_logic_cluster/lc_4/out
T_12_23_sp12_h_l_0
T_13_23_sp4_h_l_3
T_16_19_sp4_v_t_38
T_16_22_lc_trk_g0_6
T_16_22_wire_logic_cluster/lc_3/in_1

T_11_23_wire_logic_cluster/lc_4/out
T_11_22_sp4_v_t_40
T_12_22_sp4_h_l_10
T_15_22_sp4_v_t_38
T_14_24_lc_trk_g1_3
T_14_24_wire_logic_cluster/lc_6/in_0

T_11_23_wire_logic_cluster/lc_4/out
T_10_23_sp4_h_l_0
T_13_19_sp4_v_t_37
T_13_15_sp4_v_t_37
T_12_17_lc_trk_g0_0
T_12_17_wire_logic_cluster/lc_3/in_1

T_11_23_wire_logic_cluster/lc_4/out
T_10_23_sp4_h_l_0
T_13_19_sp4_v_t_37
T_13_15_sp4_v_t_37
T_12_17_lc_trk_g0_0
T_12_17_input_2_2
T_12_17_wire_logic_cluster/lc_2/in_2

T_11_23_wire_logic_cluster/lc_4/out
T_11_22_sp4_v_t_40
T_12_22_sp4_h_l_10
T_15_22_sp4_v_t_38
T_14_24_lc_trk_g1_3
T_14_24_wire_logic_cluster/lc_7/in_1

T_11_23_wire_logic_cluster/lc_4/out
T_11_22_sp4_v_t_40
T_11_18_sp4_v_t_45
T_8_18_sp4_h_l_2
T_10_18_lc_trk_g3_7
T_10_18_wire_logic_cluster/lc_7/in_1

T_11_23_wire_logic_cluster/lc_4/out
T_11_15_sp12_v_t_23
T_11_13_sp4_v_t_47
T_10_17_lc_trk_g2_2
T_10_17_wire_logic_cluster/lc_0/in_0

T_11_23_wire_logic_cluster/lc_4/out
T_11_15_sp12_v_t_23
T_11_13_sp4_v_t_47
T_10_17_lc_trk_g2_2
T_10_17_wire_logic_cluster/lc_4/in_0

T_11_23_wire_logic_cluster/lc_4/out
T_11_15_sp12_v_t_23
T_11_13_sp4_v_t_47
T_10_17_lc_trk_g2_2
T_10_17_wire_logic_cluster/lc_2/in_0

T_11_23_wire_logic_cluster/lc_4/out
T_11_15_sp12_v_t_23
T_11_13_sp4_v_t_47
T_10_17_lc_trk_g2_2
T_10_17_wire_logic_cluster/lc_6/in_0

T_11_23_wire_logic_cluster/lc_4/out
T_10_23_sp4_h_l_0
T_13_19_sp4_v_t_37
T_13_15_sp4_v_t_37
T_12_19_lc_trk_g1_0
T_12_19_wire_logic_cluster/lc_6/in_3

T_11_23_wire_logic_cluster/lc_4/out
T_11_15_sp12_v_t_23
T_11_13_sp4_v_t_47
T_10_17_lc_trk_g2_2
T_10_17_wire_logic_cluster/lc_5/in_1

T_11_23_wire_logic_cluster/lc_4/out
T_12_23_sp12_h_l_0
T_17_23_sp4_h_l_7
T_18_23_lc_trk_g3_7
T_18_23_wire_logic_cluster/lc_1/in_1

T_11_23_wire_logic_cluster/lc_4/out
T_10_23_sp4_h_l_0
T_14_23_sp4_h_l_3
T_17_19_sp4_v_t_44
T_17_22_lc_trk_g1_4
T_17_22_wire_logic_cluster/lc_4/in_3

T_11_23_wire_logic_cluster/lc_4/out
T_11_22_sp4_v_t_40
T_12_22_sp4_h_l_10
T_15_22_sp4_v_t_38
T_14_24_lc_trk_g1_3
T_14_24_wire_logic_cluster/lc_3/in_3

T_11_23_wire_logic_cluster/lc_4/out
T_10_23_sp4_h_l_0
T_13_23_sp4_v_t_37
T_13_24_lc_trk_g3_5
T_13_24_wire_logic_cluster/lc_4/in_0

T_11_23_wire_logic_cluster/lc_4/out
T_10_23_sp4_h_l_0
T_13_23_sp4_v_t_37
T_12_25_lc_trk_g0_0
T_12_25_wire_logic_cluster/lc_4/in_0

T_11_23_wire_logic_cluster/lc_4/out
T_10_23_sp4_h_l_0
T_13_23_sp4_v_t_37
T_13_24_lc_trk_g3_5
T_13_24_wire_logic_cluster/lc_0/in_0

T_11_23_wire_logic_cluster/lc_4/out
T_11_22_sp4_v_t_40
T_11_18_sp4_v_t_45
T_11_19_lc_trk_g3_5
T_11_19_wire_logic_cluster/lc_4/in_0

T_11_23_wire_logic_cluster/lc_4/out
T_11_22_sp4_v_t_40
T_11_18_sp4_v_t_45
T_11_19_lc_trk_g3_5
T_11_19_wire_logic_cluster/lc_0/in_0

T_11_23_wire_logic_cluster/lc_4/out
T_11_22_sp4_v_t_40
T_11_18_sp4_v_t_45
T_10_19_lc_trk_g3_5
T_10_19_wire_logic_cluster/lc_6/in_0

T_11_23_wire_logic_cluster/lc_4/out
T_10_23_sp4_h_l_0
T_13_23_sp4_v_t_37
T_12_25_lc_trk_g0_0
T_12_25_wire_logic_cluster/lc_5/in_1

T_11_23_wire_logic_cluster/lc_4/out
T_11_22_sp4_v_t_40
T_11_18_sp4_v_t_45
T_10_19_lc_trk_g3_5
T_10_19_wire_logic_cluster/lc_7/in_1

T_11_23_wire_logic_cluster/lc_4/out
T_10_23_sp4_h_l_0
T_13_23_sp4_v_t_37
T_13_24_lc_trk_g3_5
T_13_24_wire_logic_cluster/lc_5/in_1

T_11_23_wire_logic_cluster/lc_4/out
T_10_23_sp4_h_l_0
T_13_23_sp4_v_t_37
T_13_24_lc_trk_g3_5
T_13_24_wire_logic_cluster/lc_7/in_1

T_11_23_wire_logic_cluster/lc_4/out
T_11_22_sp4_v_t_40
T_12_22_sp4_h_l_10
T_14_22_lc_trk_g3_7
T_14_22_wire_logic_cluster/lc_1/in_1

T_11_23_wire_logic_cluster/lc_4/out
T_11_22_sp4_v_t_40
T_12_22_sp4_h_l_10
T_14_22_lc_trk_g3_7
T_14_22_wire_logic_cluster/lc_7/in_1

T_11_23_wire_logic_cluster/lc_4/out
T_11_22_sp4_v_t_40
T_10_25_lc_trk_g3_0
T_10_25_wire_logic_cluster/lc_4/in_3

T_11_23_wire_logic_cluster/lc_4/out
T_10_23_sp4_h_l_0
T_13_23_sp4_v_t_37
T_13_24_lc_trk_g3_5
T_13_24_wire_logic_cluster/lc_1/in_3

T_11_23_wire_logic_cluster/lc_4/out
T_11_22_sp4_v_t_40
T_11_18_sp4_v_t_45
T_10_21_lc_trk_g3_5
T_10_21_wire_logic_cluster/lc_7/in_3

T_11_23_wire_logic_cluster/lc_4/out
T_10_23_sp4_h_l_0
T_13_23_sp4_v_t_37
T_13_24_lc_trk_g3_5
T_13_24_wire_logic_cluster/lc_3/in_3

T_11_23_wire_logic_cluster/lc_4/out
T_11_22_sp4_v_t_40
T_11_18_sp4_v_t_45
T_11_19_lc_trk_g3_5
T_11_19_wire_logic_cluster/lc_1/in_3

T_11_23_wire_logic_cluster/lc_4/out
T_11_22_sp4_v_t_40
T_11_18_sp4_v_t_45
T_10_19_lc_trk_g3_5
T_10_19_wire_logic_cluster/lc_1/in_3

T_11_23_wire_logic_cluster/lc_4/out
T_12_23_sp12_h_l_0
T_13_23_lc_trk_g0_4
T_13_23_wire_logic_cluster/lc_0/in_0

T_11_23_wire_logic_cluster/lc_4/out
T_12_23_sp12_h_l_0
T_14_23_lc_trk_g0_7
T_14_23_wire_logic_cluster/lc_3/in_0

T_11_23_wire_logic_cluster/lc_4/out
T_12_23_sp12_h_l_0
T_16_23_lc_trk_g1_3
T_16_23_wire_logic_cluster/lc_4/in_0

T_11_23_wire_logic_cluster/lc_4/out
T_12_23_sp12_h_l_0
T_16_23_lc_trk_g1_3
T_16_23_wire_logic_cluster/lc_6/in_0

T_11_23_wire_logic_cluster/lc_4/out
T_12_23_sp12_h_l_0
T_13_23_lc_trk_g0_4
T_13_23_wire_logic_cluster/lc_2/in_0

T_11_23_wire_logic_cluster/lc_4/out
T_11_22_sp4_v_t_40
T_12_22_sp4_h_l_10
T_13_22_lc_trk_g3_2
T_13_22_wire_logic_cluster/lc_4/in_3

T_11_23_wire_logic_cluster/lc_4/out
T_12_23_sp12_h_l_0
T_14_23_lc_trk_g0_7
T_14_23_wire_logic_cluster/lc_0/in_1

T_11_23_wire_logic_cluster/lc_4/out
T_12_23_sp12_h_l_0
T_13_23_lc_trk_g0_4
T_13_23_wire_logic_cluster/lc_7/in_1

T_11_23_wire_logic_cluster/lc_4/out
T_11_22_sp4_v_t_40
T_10_25_lc_trk_g3_0
T_10_25_wire_logic_cluster/lc_5/in_0

T_11_23_wire_logic_cluster/lc_4/out
T_11_22_sp4_v_t_40
T_11_24_lc_trk_g3_5
T_11_24_input_2_2
T_11_24_wire_logic_cluster/lc_2/in_2

T_11_23_wire_logic_cluster/lc_4/out
T_11_23_lc_trk_g0_4
T_11_23_wire_logic_cluster/lc_4/in_0

T_11_23_wire_logic_cluster/lc_4/out
T_11_22_lc_trk_g1_4
T_11_22_wire_logic_cluster/lc_1/in_0

T_11_23_wire_logic_cluster/lc_4/out
T_10_23_lc_trk_g2_4
T_10_23_wire_logic_cluster/lc_0/in_0

T_11_23_wire_logic_cluster/lc_4/out
T_12_23_lc_trk_g0_4
T_12_23_wire_logic_cluster/lc_2/in_0

T_11_23_wire_logic_cluster/lc_4/out
T_11_24_lc_trk_g1_4
T_11_24_wire_logic_cluster/lc_5/in_0

T_11_23_wire_logic_cluster/lc_4/out
T_11_24_lc_trk_g1_4
T_11_24_wire_logic_cluster/lc_1/in_0

T_11_23_wire_logic_cluster/lc_4/out
T_12_24_lc_trk_g2_4
T_12_24_wire_logic_cluster/lc_0/in_0

T_11_23_wire_logic_cluster/lc_4/out
T_12_24_lc_trk_g2_4
T_12_24_wire_logic_cluster/lc_4/in_0

T_11_23_wire_logic_cluster/lc_4/out
T_12_22_lc_trk_g3_4
T_12_22_wire_logic_cluster/lc_5/in_0

T_11_23_wire_logic_cluster/lc_4/out
T_12_24_lc_trk_g2_4
T_12_24_wire_logic_cluster/lc_2/in_0

T_11_23_wire_logic_cluster/lc_4/out
T_12_22_lc_trk_g3_4
T_12_22_wire_logic_cluster/lc_4/in_1

T_11_23_wire_logic_cluster/lc_4/out
T_12_23_lc_trk_g0_4
T_12_23_wire_logic_cluster/lc_7/in_1

T_11_23_wire_logic_cluster/lc_4/out
T_11_22_lc_trk_g1_4
T_11_22_wire_logic_cluster/lc_2/in_3

T_11_23_wire_logic_cluster/lc_4/out
T_12_23_lc_trk_g0_4
T_12_23_wire_logic_cluster/lc_3/in_3

T_11_23_wire_logic_cluster/lc_4/out
T_11_24_lc_trk_g1_4
T_11_24_wire_logic_cluster/lc_6/in_3

T_11_23_wire_logic_cluster/lc_4/out
T_11_24_lc_trk_g1_4
T_11_24_wire_logic_cluster/lc_0/in_3

T_11_23_wire_logic_cluster/lc_4/out
T_12_24_lc_trk_g2_4
T_12_24_wire_logic_cluster/lc_3/in_3

T_11_23_wire_logic_cluster/lc_4/out
T_12_24_lc_trk_g2_4
T_12_24_wire_logic_cluster/lc_1/in_3

T_11_23_wire_logic_cluster/lc_4/out
T_12_22_lc_trk_g3_4
T_12_22_wire_logic_cluster/lc_2/in_3

End 

Net : wdtick_cnt_18
T_19_13_wire_logic_cluster/lc_2/out
T_18_13_lc_trk_g2_2
T_18_13_input_2_6
T_18_13_wire_logic_cluster/lc_6/in_2

T_19_13_wire_logic_cluster/lc_2/out
T_19_13_lc_trk_g1_2
T_19_13_wire_logic_cluster/lc_2/in_1

End 

Net : wdtick_cnt_19
T_19_13_wire_logic_cluster/lc_3/out
T_18_12_lc_trk_g2_3
T_18_12_input_2_1
T_18_12_wire_logic_cluster/lc_1/in_2

T_19_13_wire_logic_cluster/lc_3/out
T_19_13_lc_trk_g1_3
T_19_13_wire_logic_cluster/lc_3/in_1

End 

Net : comm_buf_0_3
T_18_17_wire_logic_cluster/lc_2/out
T_17_17_lc_trk_g3_2
T_17_17_wire_logic_cluster/lc_3/in_0

T_18_17_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_36
T_19_16_sp4_h_l_1
T_21_16_lc_trk_g2_4
T_21_16_wire_logic_cluster/lc_1/in_1

T_18_17_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_36
T_15_20_sp4_h_l_6
T_14_20_sp4_v_t_43
T_13_23_lc_trk_g3_3
T_13_23_wire_logic_cluster/lc_3/in_1

T_18_17_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_36
T_15_20_sp4_h_l_6
T_14_20_sp4_v_t_43
T_14_23_lc_trk_g0_3
T_14_23_input_2_5
T_14_23_wire_logic_cluster/lc_5/in_2

T_18_17_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_36
T_15_20_sp4_h_l_6
T_14_20_sp4_v_t_43
T_13_22_lc_trk_g0_6
T_13_22_input_2_2
T_13_22_wire_logic_cluster/lc_2/in_2

T_18_17_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_36
T_15_16_sp4_h_l_1
T_11_16_sp4_h_l_4
T_13_16_lc_trk_g3_1
T_13_16_wire_logic_cluster/lc_5/in_1

T_18_17_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_36
T_15_16_sp4_h_l_1
T_15_16_lc_trk_g1_4
T_15_16_wire_logic_cluster/lc_2/in_3

T_18_17_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_36
T_17_20_lc_trk_g1_1
T_17_20_wire_logic_cluster/lc_5/in_1

End 

Net : comm_buf_4_6
T_21_14_wire_logic_cluster/lc_2/out
T_22_10_sp4_v_t_40
T_22_14_sp4_v_t_45
T_22_18_lc_trk_g1_0
T_22_18_wire_logic_cluster/lc_0/in_3

End 

Net : n1_adj_1592
T_7_15_wire_logic_cluster/lc_4/out
T_7_14_sp4_v_t_40
T_8_14_sp4_h_l_10
T_11_14_sp4_v_t_38
T_10_16_lc_trk_g0_3
T_10_16_wire_logic_cluster/lc_6/in_1

T_7_15_wire_logic_cluster/lc_4/out
T_7_14_sp4_v_t_40
T_8_14_sp4_h_l_10
T_11_14_sp4_v_t_38
T_10_16_lc_trk_g0_3
T_10_16_wire_logic_cluster/lc_2/in_1

T_7_15_wire_logic_cluster/lc_4/out
T_6_15_sp4_h_l_0
T_9_15_sp4_v_t_40
T_9_16_lc_trk_g3_0
T_9_16_wire_logic_cluster/lc_2/in_1

T_7_15_wire_logic_cluster/lc_4/out
T_6_15_sp4_h_l_0
T_9_15_sp4_v_t_40
T_9_16_lc_trk_g3_0
T_9_16_wire_logic_cluster/lc_6/in_1

T_7_15_wire_logic_cluster/lc_4/out
T_6_15_sp4_h_l_0
T_9_15_sp4_v_t_40
T_9_16_lc_trk_g3_0
T_9_16_wire_logic_cluster/lc_4/in_1

T_7_15_wire_logic_cluster/lc_4/out
T_7_14_sp4_v_t_40
T_8_14_sp4_h_l_10
T_11_14_sp4_v_t_38
T_10_16_lc_trk_g0_3
T_10_16_input_2_7
T_10_16_wire_logic_cluster/lc_7/in_2

T_7_15_wire_logic_cluster/lc_4/out
T_6_15_sp4_h_l_0
T_9_15_sp4_v_t_40
T_9_16_lc_trk_g3_0
T_9_16_input_2_3
T_9_16_wire_logic_cluster/lc_3/in_2

T_7_15_wire_logic_cluster/lc_4/out
T_6_15_sp4_h_l_0
T_9_15_sp4_v_t_40
T_9_16_lc_trk_g3_0
T_9_16_input_2_1
T_9_16_wire_logic_cluster/lc_1/in_2

T_7_15_wire_logic_cluster/lc_4/out
T_6_15_sp4_h_l_0
T_9_11_sp4_v_t_43
T_9_13_lc_trk_g3_6
T_9_13_wire_logic_cluster/lc_6/in_1

T_7_15_wire_logic_cluster/lc_4/out
T_7_14_sp4_v_t_40
T_8_14_sp4_h_l_10
T_9_14_lc_trk_g3_2
T_9_14_wire_logic_cluster/lc_4/in_1

T_7_15_wire_logic_cluster/lc_4/out
T_7_14_sp4_v_t_40
T_8_14_sp4_h_l_10
T_9_14_lc_trk_g3_2
T_9_14_wire_logic_cluster/lc_0/in_1

T_7_15_wire_logic_cluster/lc_4/out
T_7_14_sp4_v_t_40
T_8_14_sp4_h_l_10
T_9_14_lc_trk_g3_2
T_9_14_wire_logic_cluster/lc_2/in_1

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp4_h_l_8
T_9_15_lc_trk_g2_0
T_9_15_wire_logic_cluster/lc_3/in_3

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp4_h_l_8
T_10_15_lc_trk_g2_5
T_10_15_wire_logic_cluster/lc_7/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp4_h_l_8
T_10_15_lc_trk_g2_5
T_10_15_wire_logic_cluster/lc_5/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp4_h_l_8
T_10_15_lc_trk_g2_5
T_10_15_wire_logic_cluster/lc_4/in_3

End 

Net : ADC_VDC.avg_cnt_4
T_14_12_wire_logic_cluster/lc_4/out
T_14_11_sp4_v_t_40
T_13_15_lc_trk_g1_5
T_13_15_wire_logic_cluster/lc_2/in_0

T_14_12_wire_logic_cluster/lc_4/out
T_14_12_lc_trk_g3_4
T_14_12_wire_logic_cluster/lc_4/in_1

End 

Net : n21282_cascade_
T_22_20_wire_logic_cluster/lc_1/ltout
T_22_20_wire_logic_cluster/lc_2/in_2

End 

Net : n4_adj_1581
T_22_18_wire_logic_cluster/lc_0/out
T_22_16_sp4_v_t_45
T_22_20_lc_trk_g0_0
T_22_20_wire_logic_cluster/lc_1/in_1

End 

Net : ADC_VDC.avg_cnt_7
T_14_12_wire_logic_cluster/lc_7/out
T_14_11_sp4_v_t_46
T_13_15_lc_trk_g2_3
T_13_15_wire_logic_cluster/lc_2/in_1

T_14_12_wire_logic_cluster/lc_7/out
T_14_12_lc_trk_g3_7
T_14_12_wire_logic_cluster/lc_7/in_1

End 

Net : n11590
T_22_21_wire_logic_cluster/lc_7/out
T_22_21_sp4_h_l_3
T_21_21_sp4_v_t_38
T_21_23_lc_trk_g3_3
T_21_23_wire_logic_cluster/lc_6/cen

End 

Net : buf_data_vac_2
T_25_12_wire_bram/ram/RDATA_1
T_24_12_sp4_h_l_4
T_23_12_sp4_v_t_41
T_22_13_lc_trk_g3_1
T_22_13_wire_logic_cluster/lc_6/in_0

End 

Net : data_idxvec_1
T_13_17_wire_logic_cluster/lc_1/out
T_9_17_sp12_h_l_1
T_20_17_sp12_v_t_22
T_20_21_lc_trk_g3_1
T_20_21_wire_logic_cluster/lc_2/in_0

T_13_17_wire_logic_cluster/lc_1/out
T_13_17_lc_trk_g3_1
T_13_17_wire_logic_cluster/lc_1/in_1

End 

Net : data_idxvec_10
T_13_18_wire_logic_cluster/lc_2/out
T_8_18_sp12_h_l_0
T_19_6_sp12_v_t_23
T_19_18_lc_trk_g2_0
T_19_18_wire_logic_cluster/lc_2/in_0

T_13_18_wire_logic_cluster/lc_2/out
T_13_18_lc_trk_g0_2
T_13_18_input_2_2
T_13_18_wire_logic_cluster/lc_2/in_2

End 

Net : comm_spi.imosi_N_792
T_18_11_wire_logic_cluster/lc_7/out
T_16_11_sp12_h_l_1
T_17_11_lc_trk_g1_5
T_17_11_wire_logic_cluster/lc_5/s_r

End 

Net : ADC_VDC.genclk.n19917
T_26_14_wire_logic_cluster/lc_6/cout
T_26_14_wire_logic_cluster/lc_7/in_3

End 

Net : n19946
T_19_12_wire_logic_cluster/lc_6/cout
T_19_12_wire_logic_cluster/lc_7/in_3

Net : data_idxvec_5
T_13_17_wire_logic_cluster/lc_5/out
T_13_16_sp4_v_t_42
T_14_16_sp4_h_l_0
T_17_16_sp4_v_t_37
T_16_18_lc_trk_g0_0
T_16_18_wire_logic_cluster/lc_2/in_0

T_13_17_wire_logic_cluster/lc_5/out
T_13_17_lc_trk_g3_5
T_13_17_wire_logic_cluster/lc_5/in_1

End 

Net : data_idxvec_0
T_13_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_0
T_18_17_sp4_h_l_8
T_21_17_sp4_v_t_36
T_20_20_lc_trk_g2_4
T_20_20_wire_logic_cluster/lc_0/in_0

T_13_17_wire_logic_cluster/lc_0/out
T_13_17_lc_trk_g0_0
T_13_17_input_2_0
T_13_17_wire_logic_cluster/lc_0/in_2

End 

Net : ADC_VDC.genclk.t0off_0
T_23_13_wire_logic_cluster/lc_0/out
T_23_13_lc_trk_g3_0
T_23_13_wire_logic_cluster/lc_0/in_1

T_23_13_wire_logic_cluster/lc_0/out
T_24_12_lc_trk_g2_0
T_24_12_wire_logic_cluster/lc_3/in_3

End 

Net : data_idxvec_2
T_13_17_wire_logic_cluster/lc_2/out
T_14_16_sp4_v_t_37
T_15_16_sp4_h_l_0
T_18_16_sp4_v_t_37
T_17_18_lc_trk_g0_0
T_17_18_wire_logic_cluster/lc_2/in_0

T_13_17_wire_logic_cluster/lc_2/out
T_13_17_lc_trk_g0_2
T_13_17_input_2_2
T_13_17_wire_logic_cluster/lc_2/in_2

End 

Net : ADC_VDC.genclk.n19902
T_23_14_wire_logic_cluster/lc_6/cout
T_23_14_wire_logic_cluster/lc_7/in_3

End 

Net : comm_spi.n14816
T_18_9_wire_logic_cluster/lc_0/out
T_19_9_lc_trk_g1_0
T_19_9_wire_logic_cluster/lc_6/in_1

T_18_9_wire_logic_cluster/lc_0/out
T_18_8_lc_trk_g1_0
T_18_8_wire_logic_cluster/lc_0/in_1

End 

Net : wdtick_cnt_24
T_19_14_wire_logic_cluster/lc_0/out
T_19_11_sp4_v_t_40
T_18_12_lc_trk_g3_0
T_18_12_wire_logic_cluster/lc_2/in_3

T_19_14_wire_logic_cluster/lc_0/out
T_19_14_lc_trk_g0_0
T_19_14_wire_logic_cluster/lc_0/in_0

End 

Net : ADC_VDC.genclk.n14894
T_24_13_wire_logic_cluster/lc_7/out
T_24_13_sp4_h_l_3
T_27_13_sp4_v_t_45
T_28_13_sp4_h_l_8
T_24_13_sp4_h_l_4
T_23_13_lc_trk_g0_4
T_23_13_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_24_13_sp4_h_l_3
T_27_13_sp4_v_t_45
T_28_13_sp4_h_l_8
T_24_13_sp4_h_l_4
T_23_13_lc_trk_g0_4
T_23_13_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_24_13_sp4_h_l_3
T_27_13_sp4_v_t_45
T_28_13_sp4_h_l_8
T_24_13_sp4_h_l_4
T_23_13_lc_trk_g0_4
T_23_13_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_24_13_sp4_h_l_3
T_27_13_sp4_v_t_45
T_28_13_sp4_h_l_8
T_24_13_sp4_h_l_4
T_23_13_lc_trk_g0_4
T_23_13_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_24_13_sp4_h_l_3
T_27_13_sp4_v_t_45
T_28_13_sp4_h_l_8
T_24_13_sp4_h_l_4
T_23_13_lc_trk_g0_4
T_23_13_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_24_13_sp4_h_l_3
T_27_13_sp4_v_t_45
T_28_13_sp4_h_l_8
T_24_13_sp4_h_l_4
T_23_13_lc_trk_g0_4
T_23_13_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_24_13_sp4_h_l_3
T_27_13_sp4_v_t_45
T_28_13_sp4_h_l_8
T_24_13_sp4_h_l_4
T_23_13_lc_trk_g0_4
T_23_13_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_24_13_sp4_h_l_3
T_27_13_sp4_v_t_45
T_28_13_sp4_h_l_8
T_24_13_sp4_h_l_4
T_23_13_lc_trk_g0_4
T_23_13_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_24_12_sp4_v_t_46
T_25_12_sp4_h_l_4
T_24_12_sp4_v_t_41
T_23_14_lc_trk_g0_4
T_23_14_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_24_12_sp4_v_t_46
T_25_12_sp4_h_l_4
T_24_12_sp4_v_t_41
T_23_14_lc_trk_g0_4
T_23_14_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_24_12_sp4_v_t_46
T_25_12_sp4_h_l_4
T_24_12_sp4_v_t_41
T_23_14_lc_trk_g0_4
T_23_14_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_24_12_sp4_v_t_46
T_25_12_sp4_h_l_4
T_24_12_sp4_v_t_41
T_23_14_lc_trk_g0_4
T_23_14_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_24_12_sp4_v_t_46
T_25_12_sp4_h_l_4
T_24_12_sp4_v_t_41
T_23_14_lc_trk_g0_4
T_23_14_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_24_12_sp4_v_t_46
T_25_12_sp4_h_l_4
T_24_12_sp4_v_t_41
T_23_14_lc_trk_g0_4
T_23_14_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_24_12_sp4_v_t_46
T_25_12_sp4_h_l_4
T_24_12_sp4_v_t_41
T_23_14_lc_trk_g0_4
T_23_14_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_24_12_sp4_v_t_46
T_25_12_sp4_h_l_4
T_24_12_sp4_v_t_41
T_23_14_lc_trk_g0_4
T_23_14_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_24_13_sp4_h_l_3
T_20_13_sp4_h_l_6
T_24_13_sp4_h_l_9
T_26_13_lc_trk_g2_4
T_26_13_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_24_13_sp4_h_l_3
T_20_13_sp4_h_l_6
T_24_13_sp4_h_l_9
T_26_13_lc_trk_g2_4
T_26_13_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_24_13_sp4_h_l_3
T_20_13_sp4_h_l_6
T_24_13_sp4_h_l_9
T_26_13_lc_trk_g2_4
T_26_13_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_24_13_sp4_h_l_3
T_20_13_sp4_h_l_6
T_24_13_sp4_h_l_9
T_26_13_lc_trk_g2_4
T_26_13_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_24_13_sp4_h_l_3
T_20_13_sp4_h_l_6
T_24_13_sp4_h_l_9
T_26_13_lc_trk_g2_4
T_26_13_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_24_13_sp4_h_l_3
T_20_13_sp4_h_l_6
T_24_13_sp4_h_l_9
T_26_13_lc_trk_g2_4
T_26_13_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_24_13_sp4_h_l_3
T_20_13_sp4_h_l_6
T_24_13_sp4_h_l_9
T_26_13_lc_trk_g2_4
T_26_13_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_24_13_sp4_h_l_3
T_20_13_sp4_h_l_6
T_24_13_sp4_h_l_9
T_26_13_lc_trk_g2_4
T_26_13_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_24_13_sp4_h_l_3
T_27_13_sp4_v_t_45
T_26_14_lc_trk_g3_5
T_26_14_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_24_13_sp4_h_l_3
T_27_13_sp4_v_t_45
T_26_14_lc_trk_g3_5
T_26_14_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_24_13_sp4_h_l_3
T_27_13_sp4_v_t_45
T_26_14_lc_trk_g3_5
T_26_14_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_24_13_sp4_h_l_3
T_27_13_sp4_v_t_45
T_26_14_lc_trk_g3_5
T_26_14_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_24_13_sp4_h_l_3
T_27_13_sp4_v_t_45
T_26_14_lc_trk_g3_5
T_26_14_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_24_13_sp4_h_l_3
T_27_13_sp4_v_t_45
T_26_14_lc_trk_g3_5
T_26_14_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_24_13_sp4_h_l_3
T_27_13_sp4_v_t_45
T_26_14_lc_trk_g3_5
T_26_14_wire_logic_cluster/lc_5/s_r

T_24_13_wire_logic_cluster/lc_7/out
T_24_13_sp4_h_l_3
T_27_13_sp4_v_t_45
T_26_14_lc_trk_g3_5
T_26_14_wire_logic_cluster/lc_5/s_r

End 

Net : ADC_VDC.genclk.div_state_1
T_23_12_wire_logic_cluster/lc_1/out
T_24_13_lc_trk_g3_1
T_24_13_wire_logic_cluster/lc_7/in_3

T_23_12_wire_logic_cluster/lc_1/out
T_24_12_sp4_h_l_2
T_26_12_lc_trk_g3_7
T_26_12_wire_logic_cluster/lc_1/in_3

T_23_12_wire_logic_cluster/lc_1/out
T_23_12_lc_trk_g1_1
T_23_12_wire_logic_cluster/lc_3/in_3

T_23_12_wire_logic_cluster/lc_1/out
T_24_12_lc_trk_g1_1
T_24_12_wire_logic_cluster/lc_2/in_0

T_23_12_wire_logic_cluster/lc_1/out
T_19_12_sp12_h_l_1
T_18_0_span12_vert_22
T_18_11_lc_trk_g2_2
T_18_11_wire_logic_cluster/lc_1/in_3

T_23_12_wire_logic_cluster/lc_1/out
T_24_13_lc_trk_g3_1
T_24_13_wire_logic_cluster/lc_2/in_0

T_23_12_wire_logic_cluster/lc_1/out
T_23_12_lc_trk_g1_1
T_23_12_wire_logic_cluster/lc_1/in_3

End 

Net : ADC_VDC.avg_cnt_2
T_14_12_wire_logic_cluster/lc_2/out
T_14_11_sp4_v_t_36
T_13_15_lc_trk_g1_1
T_13_15_input_2_2
T_13_15_wire_logic_cluster/lc_2/in_2

T_14_12_wire_logic_cluster/lc_2/out
T_14_12_lc_trk_g1_2
T_14_12_wire_logic_cluster/lc_2/in_1

End 

Net : wdtick_cnt_21
T_19_13_wire_logic_cluster/lc_5/out
T_18_12_lc_trk_g3_5
T_18_12_wire_logic_cluster/lc_1/in_3

T_19_13_wire_logic_cluster/lc_5/out
T_19_13_lc_trk_g1_5
T_19_13_wire_logic_cluster/lc_5/in_1

End 

Net : IAC_OSR0
T_18_24_wire_logic_cluster/lc_7/out
T_18_23_lc_trk_g1_7
T_18_23_wire_logic_cluster/lc_4/in_0

T_18_24_wire_logic_cluster/lc_7/out
T_18_24_lc_trk_g3_7
T_18_24_wire_logic_cluster/lc_7/in_3

T_18_24_wire_logic_cluster/lc_7/out
T_17_24_sp4_h_l_6
T_20_24_sp4_v_t_46
T_20_28_sp4_v_t_39
T_20_32_sp4_v_t_47
T_20_33_lc_trk_g1_7
T_20_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : data_count_7
T_16_24_wire_logic_cluster/lc_7/out
T_14_24_sp12_h_l_1
T_25_24_sp12_v_t_22
T_25_26_lc_trk_g3_5
T_25_26_input0_0
T_25_26_wire_bram/ram/WADDR_7
T_25_24_upADDR_7
T_25_24_wire_bram/ram/WADDR_7
T_25_22_upADDR_7
T_25_22_wire_bram/ram/WADDR_7
T_25_20_upADDR_7
T_25_20_wire_bram/ram/WADDR_7
T_25_18_upADDR_7
T_25_18_wire_bram/ram/WADDR_7
T_25_16_upADDR_7
T_25_16_wire_bram/ram/WADDR_7
T_25_14_upADDR_7
T_25_14_wire_bram/ram/WADDR_7
T_25_12_upADDR_7
T_25_12_wire_bram/ram/WADDR_7
T_25_10_upADDR_7
T_25_10_wire_bram/ram/WADDR_7
T_25_8_upADDR_7
T_25_8_wire_bram/ram/WADDR_7

T_16_24_wire_logic_cluster/lc_7/out
T_14_24_sp12_h_l_1
T_25_24_sp12_v_t_22
T_25_26_lc_trk_g3_5
T_25_26_input0_0
T_25_26_wire_bram/ram/WADDR_7
T_25_24_upADDR_7
T_25_24_wire_bram/ram/WADDR_7
T_25_22_upADDR_7
T_25_22_wire_bram/ram/WADDR_7
T_25_20_upADDR_7
T_25_20_wire_bram/ram/WADDR_7
T_25_18_upADDR_7
T_25_18_wire_bram/ram/WADDR_7
T_25_16_upADDR_7
T_25_16_wire_bram/ram/WADDR_7
T_25_14_upADDR_7
T_25_14_wire_bram/ram/WADDR_7
T_25_12_upADDR_7
T_25_12_wire_bram/ram/WADDR_7
T_25_10_upADDR_7
T_25_10_wire_bram/ram/WADDR_7

T_16_24_wire_logic_cluster/lc_7/out
T_16_19_sp12_v_t_22
T_16_7_sp12_v_t_22
T_16_10_sp4_v_t_42
T_13_14_sp4_h_l_7
T_9_14_sp4_h_l_7
T_8_14_lc_trk_g1_7
T_8_14_input0_0
T_8_14_wire_bram/ram/WADDR_7
T_8_12_upADDR_7
T_8_12_wire_bram/ram/WADDR_7

T_16_24_wire_logic_cluster/lc_7/out
T_14_24_sp12_h_l_1
T_25_24_sp12_v_t_22
T_25_26_lc_trk_g3_5
T_25_26_input0_0
T_25_26_wire_bram/ram/WADDR_7
T_25_24_upADDR_7
T_25_24_wire_bram/ram/WADDR_7
T_25_22_upADDR_7
T_25_22_wire_bram/ram/WADDR_7
T_25_20_upADDR_7
T_25_20_wire_bram/ram/WADDR_7
T_25_18_upADDR_7
T_25_18_wire_bram/ram/WADDR_7
T_25_16_upADDR_7
T_25_16_wire_bram/ram/WADDR_7
T_25_14_upADDR_7
T_25_14_wire_bram/ram/WADDR_7
T_25_12_upADDR_7
T_25_12_wire_bram/ram/WADDR_7

T_16_24_wire_logic_cluster/lc_7/out
T_16_19_sp12_v_t_22
T_16_7_sp12_v_t_22
T_16_10_sp4_v_t_42
T_13_14_sp4_h_l_7
T_9_14_sp4_h_l_7
T_8_14_lc_trk_g1_7
T_8_14_input0_0
T_8_14_wire_bram/ram/WADDR_7

T_16_24_wire_logic_cluster/lc_7/out
T_14_24_sp12_h_l_1
T_25_24_sp12_v_t_22
T_25_26_lc_trk_g3_5
T_25_26_input0_0
T_25_26_wire_bram/ram/WADDR_7
T_25_24_upADDR_7
T_25_24_wire_bram/ram/WADDR_7
T_25_22_upADDR_7
T_25_22_wire_bram/ram/WADDR_7
T_25_20_upADDR_7
T_25_20_wire_bram/ram/WADDR_7
T_25_18_upADDR_7
T_25_18_wire_bram/ram/WADDR_7
T_25_16_upADDR_7
T_25_16_wire_bram/ram/WADDR_7
T_25_14_upADDR_7
T_25_14_wire_bram/ram/WADDR_7

T_16_24_wire_logic_cluster/lc_7/out
T_14_24_sp12_h_l_1
T_25_24_sp12_v_t_22
T_25_26_lc_trk_g3_5
T_25_26_input0_0
T_25_26_wire_bram/ram/WADDR_7
T_25_24_upADDR_7
T_25_24_wire_bram/ram/WADDR_7
T_25_22_upADDR_7
T_25_22_wire_bram/ram/WADDR_7
T_25_20_upADDR_7
T_25_20_wire_bram/ram/WADDR_7
T_25_18_upADDR_7
T_25_18_wire_bram/ram/WADDR_7
T_25_16_upADDR_7
T_25_16_wire_bram/ram/WADDR_7

T_16_24_wire_logic_cluster/lc_7/out
T_14_24_sp12_h_l_1
T_25_24_sp12_v_t_22
T_25_26_lc_trk_g3_5
T_25_26_input0_0
T_25_26_wire_bram/ram/WADDR_7
T_25_24_upADDR_7
T_25_24_wire_bram/ram/WADDR_7
T_25_22_upADDR_7
T_25_22_wire_bram/ram/WADDR_7
T_25_20_upADDR_7
T_25_20_wire_bram/ram/WADDR_7
T_25_18_upADDR_7
T_25_18_wire_bram/ram/WADDR_7

T_16_24_wire_logic_cluster/lc_7/out
T_14_24_sp12_h_l_1
T_25_24_sp12_v_t_22
T_25_26_lc_trk_g3_5
T_25_26_input0_0
T_25_26_wire_bram/ram/WADDR_7
T_25_24_upADDR_7
T_25_24_wire_bram/ram/WADDR_7
T_25_22_upADDR_7
T_25_22_wire_bram/ram/WADDR_7
T_25_20_upADDR_7
T_25_20_wire_bram/ram/WADDR_7

T_16_24_wire_logic_cluster/lc_7/out
T_14_24_sp12_h_l_1
T_25_24_sp12_v_t_22
T_25_26_lc_trk_g3_5
T_25_26_input0_0
T_25_26_wire_bram/ram/WADDR_7
T_25_24_upADDR_7
T_25_24_wire_bram/ram/WADDR_7
T_25_22_upADDR_7
T_25_22_wire_bram/ram/WADDR_7

T_16_24_wire_logic_cluster/lc_7/out
T_14_24_sp12_h_l_1
T_25_24_sp12_v_t_22
T_25_26_lc_trk_g3_5
T_25_26_input0_0
T_25_26_wire_bram/ram/WADDR_7
T_25_24_upADDR_7
T_25_24_wire_bram/ram/WADDR_7

T_16_24_wire_logic_cluster/lc_7/out
T_16_24_lc_trk_g3_7
T_16_24_wire_logic_cluster/lc_7/in_1

T_16_24_wire_logic_cluster/lc_7/out
T_14_24_sp12_h_l_1
T_25_24_sp12_v_t_22
T_25_26_lc_trk_g3_5
T_25_26_input0_0
T_25_26_wire_bram/ram/WADDR_7

End 

Net : ADC_VDC.n7_cascade_
T_15_10_wire_logic_cluster/lc_6/ltout
T_15_10_wire_logic_cluster/lc_7/in_2

End 

Net : ADC_IAC.n12698
T_10_25_wire_logic_cluster/lc_1/out
T_11_25_sp4_h_l_2
T_10_21_sp4_v_t_42
T_10_24_lc_trk_g0_2
T_10_24_wire_logic_cluster/lc_0/cen

T_10_25_wire_logic_cluster/lc_1/out
T_11_25_sp4_h_l_2
T_10_21_sp4_v_t_42
T_10_24_lc_trk_g0_2
T_10_24_wire_logic_cluster/lc_0/cen

T_10_25_wire_logic_cluster/lc_1/out
T_11_25_sp4_h_l_2
T_10_21_sp4_v_t_42
T_10_24_lc_trk_g0_2
T_10_24_wire_logic_cluster/lc_0/cen

T_10_25_wire_logic_cluster/lc_1/out
T_11_25_sp4_h_l_2
T_10_21_sp4_v_t_42
T_10_24_lc_trk_g0_2
T_10_24_wire_logic_cluster/lc_0/cen

T_10_25_wire_logic_cluster/lc_1/out
T_11_25_sp4_h_l_2
T_10_21_sp4_v_t_42
T_10_24_lc_trk_g0_2
T_10_24_wire_logic_cluster/lc_0/cen

T_10_25_wire_logic_cluster/lc_1/out
T_11_25_sp4_h_l_2
T_10_21_sp4_v_t_42
T_10_24_lc_trk_g0_2
T_10_24_wire_logic_cluster/lc_0/cen

T_10_25_wire_logic_cluster/lc_1/out
T_11_25_sp4_h_l_2
T_10_21_sp4_v_t_42
T_10_24_lc_trk_g0_2
T_10_24_wire_logic_cluster/lc_0/cen

T_10_25_wire_logic_cluster/lc_1/out
T_11_25_sp4_h_l_2
T_10_21_sp4_v_t_42
T_10_24_lc_trk_g0_2
T_10_24_wire_logic_cluster/lc_0/cen

End 

Net : buf_data_vac_16
T_25_18_wire_bram/ram/RDATA_1
T_25_17_sp4_v_t_44
T_22_17_sp4_h_l_3
T_22_17_lc_trk_g0_6
T_22_17_wire_logic_cluster/lc_0/in_0

End 

Net : n19967
T_15_14_wire_logic_cluster/lc_3/cout
T_15_14_wire_logic_cluster/lc_4/in_3

Net : buf_data_vac_0
T_25_14_wire_bram/ram/RDATA_1
T_26_13_sp4_v_t_45
T_23_13_sp4_h_l_8
T_22_13_lc_trk_g0_0
T_22_13_wire_logic_cluster/lc_0/in_0

End 

Net : n19818
T_13_17_wire_logic_cluster/lc_5/cout
T_13_17_wire_logic_cluster/lc_6/in_3

Net : ADC_VDC.n19856
T_12_13_wire_logic_cluster/lc_6/cout
T_12_13_wire_logic_cluster/lc_7/in_3

Net : cmd_rdadcbuf_25
T_12_15_wire_logic_cluster/lc_1/out
T_12_15_lc_trk_g3_1
T_12_15_wire_logic_cluster/lc_1/in_1

T_12_15_wire_logic_cluster/lc_1/out
T_11_15_sp4_h_l_10
T_14_11_sp4_v_t_47
T_14_14_lc_trk_g1_7
T_14_14_wire_logic_cluster/lc_5/in_3

End 

Net : data_idxvec_8
T_13_18_wire_logic_cluster/lc_0/out
T_13_15_sp4_v_t_40
T_14_19_sp4_h_l_11
T_18_19_sp4_h_l_2
T_19_19_lc_trk_g2_2
T_19_19_wire_logic_cluster/lc_2/in_0

T_13_18_wire_logic_cluster/lc_0/out
T_13_18_lc_trk_g0_0
T_13_18_input_2_0
T_13_18_wire_logic_cluster/lc_0/in_2

End 

Net : ADC_VDC.genclk.div_state_0
T_24_13_wire_logic_cluster/lc_2/out
T_24_13_lc_trk_g2_2
T_24_13_wire_logic_cluster/lc_7/in_1

T_24_13_wire_logic_cluster/lc_2/out
T_23_12_lc_trk_g3_2
T_23_12_wire_logic_cluster/lc_3/in_0

T_24_13_wire_logic_cluster/lc_2/out
T_24_12_lc_trk_g1_2
T_24_12_wire_logic_cluster/lc_2/in_3

T_24_13_wire_logic_cluster/lc_2/out
T_23_12_lc_trk_g3_2
T_23_12_wire_logic_cluster/lc_1/in_0

T_24_13_wire_logic_cluster/lc_2/out
T_24_13_lc_trk_g3_2
T_24_13_wire_logic_cluster/lc_2/in_3

End 

Net : wdtick_cnt_11
T_19_12_wire_logic_cluster/lc_3/out
T_19_12_lc_trk_g1_3
T_19_12_wire_logic_cluster/lc_3/in_1

T_19_12_wire_logic_cluster/lc_3/out
T_18_12_lc_trk_g3_3
T_18_12_wire_logic_cluster/lc_2/in_0

End 

Net : buf_dds0_6
T_18_22_wire_logic_cluster/lc_5/out
T_19_22_lc_trk_g1_5
T_19_22_wire_logic_cluster/lc_1/in_1

T_18_22_wire_logic_cluster/lc_5/out
T_17_22_sp4_h_l_2
T_16_22_sp4_v_t_39
T_15_24_lc_trk_g0_2
T_15_24_wire_logic_cluster/lc_7/in_3

T_18_22_wire_logic_cluster/lc_5/out
T_18_22_lc_trk_g3_5
T_18_22_wire_logic_cluster/lc_5/in_1

End 

Net : ADC_VDC.genclk.n27_cascade_
T_24_12_wire_logic_cluster/lc_0/ltout
T_24_12_wire_logic_cluster/lc_1/in_2

End 

Net : VDC_RNG0
T_19_21_wire_logic_cluster/lc_3/out
T_19_22_lc_trk_g1_3
T_19_22_input_2_0
T_19_22_wire_logic_cluster/lc_0/in_2

T_19_21_wire_logic_cluster/lc_3/out
T_19_21_lc_trk_g3_3
T_19_21_wire_logic_cluster/lc_3/in_3

T_19_21_wire_logic_cluster/lc_3/out
T_19_20_sp12_v_t_22
T_8_20_sp12_h_l_1
T_7_8_sp12_v_t_22
T_7_11_sp4_v_t_42
T_4_11_sp4_h_l_1
T_0_11_span4_horz_12
T_0_11_lc_trk_g1_4
T_0_11_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADC_VDC.genclk.t0off_12
T_23_14_wire_logic_cluster/lc_4/out
T_23_12_sp4_v_t_37
T_24_12_sp4_h_l_5
T_24_12_lc_trk_g0_0
T_24_12_wire_logic_cluster/lc_0/in_0

T_23_14_wire_logic_cluster/lc_4/out
T_23_14_lc_trk_g3_4
T_23_14_wire_logic_cluster/lc_4/in_1

End 

Net : RTD.n21199_cascade_
T_7_16_wire_logic_cluster/lc_0/ltout
T_7_16_wire_logic_cluster/lc_1/in_2

End 

Net : buf_data_vac_18
T_25_16_wire_bram/ram/RDATA_1
T_25_13_sp4_v_t_36
T_22_17_sp4_h_l_6
T_22_17_lc_trk_g0_3
T_22_17_wire_logic_cluster/lc_6/in_1

End 

Net : ADC_VDC.genclk.t0off_5
T_23_13_wire_logic_cluster/lc_5/out
T_24_13_lc_trk_g0_5
T_24_13_input_2_5
T_24_13_wire_logic_cluster/lc_5/in_2

T_23_13_wire_logic_cluster/lc_5/out
T_23_13_lc_trk_g1_5
T_23_13_wire_logic_cluster/lc_5/in_1

End 

Net : comm_buf_4_5
T_21_14_wire_logic_cluster/lc_3/out
T_21_14_sp4_h_l_11
T_20_14_sp4_v_t_40
T_21_18_sp4_h_l_5
T_23_18_lc_trk_g2_0
T_23_18_wire_logic_cluster/lc_3/in_3

End 

Net : ADC_VDC.n15_cascade_
T_16_12_wire_logic_cluster/lc_2/ltout
T_16_12_wire_logic_cluster/lc_3/in_2

End 

Net : buf_dds0_8
T_16_23_wire_logic_cluster/lc_7/out
T_16_23_sp4_h_l_3
T_18_23_lc_trk_g2_6
T_18_23_wire_logic_cluster/lc_5/in_3

T_16_23_wire_logic_cluster/lc_7/out
T_16_23_sp4_h_l_3
T_15_23_lc_trk_g0_3
T_15_23_input_2_7
T_15_23_wire_logic_cluster/lc_7/in_2

T_16_23_wire_logic_cluster/lc_7/out
T_16_23_lc_trk_g0_7
T_16_23_wire_logic_cluster/lc_7/in_0

End 

Net : ADC_VDC.genclk.t0off_1
T_23_13_wire_logic_cluster/lc_1/out
T_23_13_lc_trk_g3_1
T_23_13_wire_logic_cluster/lc_1/in_1

T_23_13_wire_logic_cluster/lc_1/out
T_24_12_lc_trk_g3_1
T_24_12_wire_logic_cluster/lc_3/in_1

End 

Net : n19945
T_19_12_wire_logic_cluster/lc_5/cout
T_19_12_wire_logic_cluster/lc_6/in_3

Net : ADC_VDC.genclk.n19901
T_23_14_wire_logic_cluster/lc_5/cout
T_23_14_wire_logic_cluster/lc_6/in_3

Net : ADC_VDC.genclk.n19916
T_26_14_wire_logic_cluster/lc_5/cout
T_26_14_wire_logic_cluster/lc_6/in_3

Net : ADC_VDC.genclk.t0off_6
T_23_13_wire_logic_cluster/lc_6/out
T_24_12_lc_trk_g3_6
T_24_12_wire_logic_cluster/lc_3/in_0

T_23_13_wire_logic_cluster/lc_6/out
T_23_13_lc_trk_g2_6
T_23_13_input_2_6
T_23_13_wire_logic_cluster/lc_6/in_2

End 

Net : ADC_VDC.genclk.n21600
T_24_12_wire_logic_cluster/lc_3/out
T_24_12_lc_trk_g1_3
T_24_12_wire_logic_cluster/lc_1/in_3

End 

Net : ADC_VDC.n11895
T_21_10_wire_logic_cluster/lc_2/out
T_20_10_lc_trk_g2_2
T_20_10_wire_logic_cluster/lc_3/in_1

End 

Net : ADC_VDC.n19855
T_12_13_wire_logic_cluster/lc_5/cout
T_12_13_wire_logic_cluster/lc_6/in_3

Net : n19966
T_15_14_wire_logic_cluster/lc_2/cout
T_15_14_wire_logic_cluster/lc_3/in_3

Net : n19817
T_13_17_wire_logic_cluster/lc_4/cout
T_13_17_wire_logic_cluster/lc_5/in_3

Net : cmd_rdadcbuf_26
T_12_15_wire_logic_cluster/lc_2/out
T_12_15_lc_trk_g1_2
T_12_15_wire_logic_cluster/lc_2/in_1

T_12_15_wire_logic_cluster/lc_2/out
T_12_14_sp4_v_t_36
T_13_14_sp4_h_l_1
T_14_14_lc_trk_g2_1
T_14_14_wire_logic_cluster/lc_4/in_3

End 

Net : ADC_VDC.genclk.t0off_8
T_23_14_wire_logic_cluster/lc_0/out
T_24_13_lc_trk_g2_0
T_24_13_wire_logic_cluster/lc_5/in_3

T_23_14_wire_logic_cluster/lc_0/out
T_23_14_lc_trk_g3_0
T_23_14_wire_logic_cluster/lc_0/in_1

End 

Net : buf_data_vac_19
T_25_15_wire_bram/ram/RDATA_9
T_24_15_sp4_h_l_4
T_23_15_sp4_v_t_47
T_22_17_lc_trk_g2_2
T_22_17_wire_logic_cluster/lc_5/in_3

End 

Net : ADC_VDC.genclk.t0off_4
T_23_13_wire_logic_cluster/lc_4/out
T_24_12_lc_trk_g3_4
T_24_12_input_2_3
T_24_12_wire_logic_cluster/lc_3/in_2

T_23_13_wire_logic_cluster/lc_4/out
T_23_13_lc_trk_g2_4
T_23_13_input_2_4
T_23_13_wire_logic_cluster/lc_4/in_2

End 

Net : buf_control_0
T_16_20_wire_logic_cluster/lc_1/out
T_15_19_lc_trk_g3_1
T_15_19_wire_logic_cluster/lc_1/in_1

T_16_20_wire_logic_cluster/lc_1/out
T_16_20_lc_trk_g3_1
T_16_20_wire_logic_cluster/lc_1/in_3

T_16_20_wire_logic_cluster/lc_1/out
T_17_20_sp4_h_l_2
T_20_20_sp4_v_t_39
T_20_23_lc_trk_g1_7
T_20_23_wire_logic_cluster/lc_5/in_3

End 

Net : buf_data_vac_3
T_25_11_wire_bram/ram/RDATA_9
T_25_9_sp4_v_t_41
T_22_13_sp4_h_l_4
T_22_13_lc_trk_g1_1
T_22_13_wire_logic_cluster/lc_5/in_3

End 

Net : comm_buf_5_6
T_22_13_wire_logic_cluster/lc_2/out
T_22_11_sp12_v_t_23
T_22_18_lc_trk_g2_3
T_22_18_wire_logic_cluster/lc_0/in_1

End 

Net : n21076
T_10_22_wire_logic_cluster/lc_7/out
T_11_21_sp4_v_t_47
T_11_17_sp4_v_t_47
T_11_13_sp4_v_t_43
T_11_16_lc_trk_g1_3
T_11_16_wire_logic_cluster/lc_0/in_0

T_10_22_wire_logic_cluster/lc_7/out
T_11_21_sp4_v_t_47
T_11_17_sp4_v_t_47
T_11_13_sp4_v_t_43
T_11_16_lc_trk_g1_3
T_11_16_wire_logic_cluster/lc_6/in_0

T_10_22_wire_logic_cluster/lc_7/out
T_10_21_sp4_v_t_46
T_11_21_sp4_h_l_11
T_14_17_sp4_v_t_46
T_13_19_lc_trk_g0_0
T_13_19_wire_logic_cluster/lc_0/in_0

T_10_22_wire_logic_cluster/lc_7/out
T_10_21_sp4_v_t_46
T_11_21_sp4_h_l_11
T_14_17_sp4_v_t_46
T_14_18_lc_trk_g3_6
T_14_18_wire_logic_cluster/lc_5/in_0

T_10_22_wire_logic_cluster/lc_7/out
T_10_19_sp4_v_t_38
T_11_19_sp4_h_l_3
T_14_15_sp4_v_t_44
T_14_16_lc_trk_g3_4
T_14_16_wire_logic_cluster/lc_1/in_0

T_10_22_wire_logic_cluster/lc_7/out
T_10_19_sp4_v_t_38
T_11_19_sp4_h_l_3
T_14_15_sp4_v_t_44
T_14_16_lc_trk_g3_4
T_14_16_wire_logic_cluster/lc_4/in_1

T_10_22_wire_logic_cluster/lc_7/out
T_10_19_sp4_v_t_38
T_10_15_sp4_v_t_43
T_10_17_lc_trk_g3_6
T_10_17_wire_logic_cluster/lc_7/in_0

T_10_22_wire_logic_cluster/lc_7/out
T_10_19_sp4_v_t_38
T_10_15_sp4_v_t_43
T_9_18_lc_trk_g3_3
T_9_18_wire_logic_cluster/lc_0/in_0

T_10_22_wire_logic_cluster/lc_7/out
T_10_19_sp4_v_t_38
T_10_15_sp4_v_t_43
T_9_18_lc_trk_g3_3
T_9_18_wire_logic_cluster/lc_4/in_0

T_10_22_wire_logic_cluster/lc_7/out
T_11_21_sp4_v_t_47
T_11_17_sp4_v_t_47
T_11_18_lc_trk_g3_7
T_11_18_wire_logic_cluster/lc_2/in_0

T_10_22_wire_logic_cluster/lc_7/out
T_11_21_sp4_v_t_47
T_11_17_sp4_v_t_47
T_11_18_lc_trk_g3_7
T_11_18_wire_logic_cluster/lc_6/in_0

T_10_22_wire_logic_cluster/lc_7/out
T_10_21_sp4_v_t_46
T_11_21_sp4_h_l_11
T_12_21_lc_trk_g3_3
T_12_21_wire_logic_cluster/lc_0/in_0

T_10_22_wire_logic_cluster/lc_7/out
T_10_21_sp4_v_t_46
T_11_21_sp4_h_l_11
T_13_21_lc_trk_g2_6
T_13_21_wire_logic_cluster/lc_6/in_0

T_10_22_wire_logic_cluster/lc_7/out
T_10_21_sp4_v_t_46
T_11_21_sp4_h_l_11
T_13_21_lc_trk_g2_6
T_13_21_wire_logic_cluster/lc_0/in_0

T_10_22_wire_logic_cluster/lc_7/out
T_10_19_sp4_v_t_38
T_11_19_sp4_h_l_3
T_12_19_lc_trk_g3_3
T_12_19_wire_logic_cluster/lc_4/in_0

T_10_22_wire_logic_cluster/lc_7/out
T_11_21_sp4_v_t_47
T_11_17_sp4_v_t_47
T_11_18_lc_trk_g3_7
T_11_18_wire_logic_cluster/lc_5/in_1

T_10_22_wire_logic_cluster/lc_7/out
T_10_19_sp4_v_t_38
T_10_15_sp4_v_t_43
T_9_18_lc_trk_g3_3
T_9_18_wire_logic_cluster/lc_7/in_1

T_10_22_wire_logic_cluster/lc_7/out
T_11_21_sp4_v_t_47
T_11_17_sp4_v_t_47
T_11_18_lc_trk_g3_7
T_11_18_wire_logic_cluster/lc_1/in_1

T_10_22_wire_logic_cluster/lc_7/out
T_10_19_sp4_v_t_38
T_10_15_sp4_v_t_43
T_9_18_lc_trk_g3_3
T_9_18_wire_logic_cluster/lc_3/in_1

T_10_22_wire_logic_cluster/lc_7/out
T_10_21_sp4_v_t_46
T_11_21_sp4_h_l_11
T_13_21_lc_trk_g2_6
T_13_21_wire_logic_cluster/lc_7/in_1

T_10_22_wire_logic_cluster/lc_7/out
T_10_19_sp4_v_t_38
T_11_19_sp4_h_l_3
T_11_19_lc_trk_g0_6
T_11_19_wire_logic_cluster/lc_7/in_1

T_10_22_wire_logic_cluster/lc_7/out
T_10_19_sp4_v_t_38
T_11_19_sp4_h_l_3
T_12_19_lc_trk_g3_3
T_12_19_wire_logic_cluster/lc_5/in_1

T_10_22_wire_logic_cluster/lc_7/out
T_10_19_sp4_v_t_38
T_10_20_lc_trk_g3_6
T_10_20_input_2_7
T_10_20_wire_logic_cluster/lc_7/in_2

T_10_22_wire_logic_cluster/lc_7/out
T_10_21_lc_trk_g1_7
T_10_21_wire_logic_cluster/lc_4/in_0

End 

Net : n19944
T_19_12_wire_logic_cluster/lc_4/cout
T_19_12_wire_logic_cluster/lc_5/in_3

Net : ADC_VDC.genclk.n19900
T_23_14_wire_logic_cluster/lc_4/cout
T_23_14_wire_logic_cluster/lc_5/in_3

Net : ADC_VDC.genclk.n19915
T_26_14_wire_logic_cluster/lc_4/cout
T_26_14_wire_logic_cluster/lc_5/in_3

Net : ADC_VDC.n5
T_15_10_wire_logic_cluster/lc_5/out
T_16_10_sp4_h_l_10
T_15_10_sp4_v_t_41
T_15_12_lc_trk_g2_4
T_15_12_wire_logic_cluster/lc_5/s_r

End 

Net : n19816
T_13_17_wire_logic_cluster/lc_3/cout
T_13_17_wire_logic_cluster/lc_4/in_3

Net : n19965
T_15_14_wire_logic_cluster/lc_1/cout
T_15_14_wire_logic_cluster/lc_2/in_3

Net : cmd_rdadcbuf_32
T_12_16_wire_logic_cluster/lc_0/out
T_12_12_sp4_v_t_37
T_13_12_sp4_h_l_0
T_16_8_sp4_v_t_43
T_15_11_lc_trk_g3_3
T_15_11_wire_logic_cluster/lc_4/in_0

T_12_16_wire_logic_cluster/lc_0/out
T_12_16_lc_trk_g3_0
T_12_16_wire_logic_cluster/lc_0/in_1

End 

Net : cmd_rdadcbuf_27
T_12_15_wire_logic_cluster/lc_3/out
T_12_15_lc_trk_g1_3
T_12_15_wire_logic_cluster/lc_3/in_1

T_12_15_wire_logic_cluster/lc_3/out
T_13_12_sp4_v_t_47
T_13_8_sp4_v_t_36
T_13_9_lc_trk_g3_4
T_13_9_wire_logic_cluster/lc_0/in_3

End 

Net : ADC_VDC.genclk.t0off_2
T_23_13_wire_logic_cluster/lc_2/out
T_23_13_lc_trk_g0_2
T_23_13_input_2_2
T_23_13_wire_logic_cluster/lc_2/in_2

T_23_13_wire_logic_cluster/lc_2/out
T_24_12_lc_trk_g3_2
T_24_12_wire_logic_cluster/lc_0/in_1

End 

Net : ADC_VDC.n19854
T_12_13_wire_logic_cluster/lc_4/cout
T_12_13_wire_logic_cluster/lc_5/in_3

Net : ADC_VDC.n21007_cascade_
T_16_10_wire_logic_cluster/lc_3/ltout
T_16_10_wire_logic_cluster/lc_4/in_2

End 

Net : ADC_VDC.n4
T_16_10_wire_logic_cluster/lc_4/out
T_15_9_lc_trk_g2_4
T_15_9_wire_logic_cluster/lc_5/s_r

End 

Net : n13212
T_9_15_wire_logic_cluster/lc_2/out
T_9_16_lc_trk_g1_2
T_9_16_wire_logic_cluster/lc_3/in_0

T_9_15_wire_logic_cluster/lc_2/out
T_9_16_lc_trk_g1_2
T_9_16_wire_logic_cluster/lc_1/in_0

T_9_15_wire_logic_cluster/lc_2/out
T_9_16_lc_trk_g0_2
T_9_16_input_2_2
T_9_16_wire_logic_cluster/lc_2/in_2

T_9_15_wire_logic_cluster/lc_2/out
T_9_16_lc_trk_g1_2
T_9_16_wire_logic_cluster/lc_6/in_3

T_9_15_wire_logic_cluster/lc_2/out
T_9_16_lc_trk_g1_2
T_9_16_wire_logic_cluster/lc_4/in_3

T_9_15_wire_logic_cluster/lc_2/out
T_9_12_sp4_v_t_44
T_9_13_lc_trk_g3_4
T_9_13_wire_logic_cluster/lc_6/in_3

T_9_15_wire_logic_cluster/lc_2/out
T_10_16_lc_trk_g3_2
T_10_16_wire_logic_cluster/lc_7/in_0

T_9_15_wire_logic_cluster/lc_2/out
T_10_16_lc_trk_g3_2
T_10_16_wire_logic_cluster/lc_6/in_3

T_9_15_wire_logic_cluster/lc_2/out
T_10_16_lc_trk_g3_2
T_10_16_wire_logic_cluster/lc_2/in_3

T_9_15_wire_logic_cluster/lc_2/out
T_9_14_lc_trk_g1_2
T_9_14_wire_logic_cluster/lc_4/in_3

T_9_15_wire_logic_cluster/lc_2/out
T_9_14_lc_trk_g1_2
T_9_14_wire_logic_cluster/lc_0/in_3

T_9_15_wire_logic_cluster/lc_2/out
T_9_14_lc_trk_g1_2
T_9_14_wire_logic_cluster/lc_2/in_3

T_9_15_wire_logic_cluster/lc_2/out
T_10_15_lc_trk_g0_2
T_10_15_wire_logic_cluster/lc_4/in_0

T_9_15_wire_logic_cluster/lc_2/out
T_10_15_lc_trk_g0_2
T_10_15_wire_logic_cluster/lc_7/in_3

T_9_15_wire_logic_cluster/lc_2/out
T_10_15_lc_trk_g0_2
T_10_15_wire_logic_cluster/lc_5/in_3

End 

Net : n21079
T_11_22_wire_logic_cluster/lc_7/out
T_11_21_sp4_v_t_46
T_11_17_sp4_v_t_39
T_12_17_sp4_h_l_2
T_12_17_lc_trk_g0_7
T_12_17_wire_logic_cluster/lc_3/in_0

T_11_22_wire_logic_cluster/lc_7/out
T_11_19_sp4_v_t_38
T_12_23_sp4_h_l_3
T_16_23_sp4_h_l_6
T_18_23_lc_trk_g2_3
T_18_23_wire_logic_cluster/lc_1/in_0

T_11_22_wire_logic_cluster/lc_7/out
T_11_19_sp4_v_t_38
T_12_23_sp4_h_l_3
T_16_23_sp4_h_l_11
T_16_23_lc_trk_g1_6
T_16_23_wire_logic_cluster/lc_4/in_1

T_11_22_wire_logic_cluster/lc_7/out
T_11_19_sp4_v_t_38
T_12_23_sp4_h_l_3
T_16_23_sp4_h_l_11
T_16_23_lc_trk_g1_6
T_16_23_wire_logic_cluster/lc_6/in_1

T_11_22_wire_logic_cluster/lc_7/out
T_11_21_sp4_v_t_46
T_11_17_sp4_v_t_39
T_12_17_sp4_h_l_2
T_12_17_lc_trk_g0_7
T_12_17_wire_logic_cluster/lc_2/in_3

T_11_22_wire_logic_cluster/lc_7/out
T_11_22_sp4_h_l_3
T_14_22_sp4_v_t_45
T_13_24_lc_trk_g0_3
T_13_24_wire_logic_cluster/lc_1/in_0

T_11_22_wire_logic_cluster/lc_7/out
T_11_22_sp4_h_l_3
T_14_22_sp4_v_t_38
T_14_23_lc_trk_g2_6
T_14_23_wire_logic_cluster/lc_0/in_0

T_11_22_wire_logic_cluster/lc_7/out
T_11_21_sp4_v_t_46
T_11_17_sp4_v_t_39
T_10_19_lc_trk_g1_2
T_10_19_wire_logic_cluster/lc_7/in_0

T_11_22_wire_logic_cluster/lc_7/out
T_11_22_sp4_h_l_3
T_14_22_sp4_v_t_45
T_14_24_lc_trk_g3_0
T_14_24_wire_logic_cluster/lc_7/in_0

T_11_22_wire_logic_cluster/lc_7/out
T_11_21_sp4_v_t_46
T_11_17_sp4_v_t_39
T_10_18_lc_trk_g2_7
T_10_18_wire_logic_cluster/lc_7/in_0

T_11_22_wire_logic_cluster/lc_7/out
T_11_19_sp4_v_t_38
T_11_15_sp4_v_t_43
T_10_17_lc_trk_g1_6
T_10_17_wire_logic_cluster/lc_5/in_0

T_11_22_wire_logic_cluster/lc_7/out
T_11_22_sp4_h_l_3
T_15_22_sp4_h_l_6
T_14_22_lc_trk_g1_6
T_14_22_wire_logic_cluster/lc_1/in_0

T_11_22_wire_logic_cluster/lc_7/out
T_11_22_sp4_h_l_3
T_15_22_sp4_h_l_6
T_14_22_lc_trk_g1_6
T_14_22_wire_logic_cluster/lc_7/in_0

T_11_22_wire_logic_cluster/lc_7/out
T_11_19_sp4_v_t_38
T_12_19_sp4_h_l_3
T_12_19_lc_trk_g0_6
T_12_19_wire_logic_cluster/lc_6/in_0

T_11_22_wire_logic_cluster/lc_7/out
T_11_21_sp4_v_t_46
T_12_25_sp4_h_l_11
T_12_25_lc_trk_g1_6
T_12_25_wire_logic_cluster/lc_5/in_0

T_11_22_wire_logic_cluster/lc_7/out
T_11_22_sp4_h_l_3
T_15_22_sp4_h_l_3
T_16_22_lc_trk_g2_3
T_16_22_wire_logic_cluster/lc_3/in_0

T_11_22_wire_logic_cluster/lc_7/out
T_11_22_sp4_h_l_3
T_14_22_sp4_v_t_38
T_14_23_lc_trk_g2_6
T_14_23_wire_logic_cluster/lc_3/in_1

T_11_22_wire_logic_cluster/lc_7/out
T_11_22_sp4_h_l_3
T_14_22_sp4_v_t_45
T_13_24_lc_trk_g0_3
T_13_24_wire_logic_cluster/lc_4/in_1

T_11_22_wire_logic_cluster/lc_7/out
T_11_19_sp4_v_t_38
T_11_15_sp4_v_t_43
T_10_17_lc_trk_g1_6
T_10_17_wire_logic_cluster/lc_0/in_1

T_11_22_wire_logic_cluster/lc_7/out
T_11_19_sp4_v_t_38
T_11_15_sp4_v_t_43
T_10_17_lc_trk_g1_6
T_10_17_wire_logic_cluster/lc_4/in_1

T_11_22_wire_logic_cluster/lc_7/out
T_11_22_sp4_h_l_3
T_14_22_sp4_v_t_45
T_13_23_lc_trk_g3_5
T_13_23_input_2_0
T_13_23_wire_logic_cluster/lc_0/in_2

T_11_22_wire_logic_cluster/lc_7/out
T_11_22_sp4_h_l_3
T_15_22_sp4_h_l_3
T_16_22_lc_trk_g2_3
T_16_22_wire_logic_cluster/lc_0/in_1

T_11_22_wire_logic_cluster/lc_7/out
T_11_22_sp4_h_l_3
T_15_22_sp4_h_l_3
T_17_22_lc_trk_g3_6
T_17_22_wire_logic_cluster/lc_4/in_1

T_11_22_wire_logic_cluster/lc_7/out
T_12_22_lc_trk_g1_7
T_12_22_wire_logic_cluster/lc_4/in_0

End 

Net : RTD.n21061
T_7_15_wire_logic_cluster/lc_7/out
T_8_14_sp4_v_t_47
T_9_14_sp4_h_l_3
T_11_14_lc_trk_g3_6
T_11_14_wire_logic_cluster/lc_7/in_0

T_7_15_wire_logic_cluster/lc_7/out
T_8_14_sp4_v_t_47
T_9_14_sp4_h_l_3
T_11_14_lc_trk_g3_6
T_11_14_wire_logic_cluster/lc_0/in_1

T_7_15_wire_logic_cluster/lc_7/out
T_8_14_sp4_v_t_47
T_9_14_sp4_h_l_3
T_11_14_lc_trk_g3_6
T_11_14_wire_logic_cluster/lc_4/in_1

T_7_15_wire_logic_cluster/lc_7/out
T_8_14_sp4_v_t_47
T_9_14_sp4_h_l_3
T_11_14_lc_trk_g3_6
T_11_14_input_2_3
T_11_14_wire_logic_cluster/lc_3/in_2

T_7_15_wire_logic_cluster/lc_7/out
T_8_14_sp4_v_t_47
T_9_14_sp4_h_l_3
T_11_14_lc_trk_g3_6
T_11_14_input_2_1
T_11_14_wire_logic_cluster/lc_1/in_2

T_7_15_wire_logic_cluster/lc_7/out
T_6_15_sp4_h_l_6
T_10_15_sp4_h_l_9
T_9_15_lc_trk_g0_1
T_9_15_input_2_7
T_9_15_wire_logic_cluster/lc_7/in_2

T_7_15_wire_logic_cluster/lc_7/out
T_6_15_sp4_h_l_6
T_10_15_sp4_h_l_9
T_10_15_lc_trk_g1_4
T_10_15_wire_logic_cluster/lc_3/in_0

T_7_15_wire_logic_cluster/lc_7/out
T_6_15_sp4_h_l_6
T_10_15_sp4_h_l_9
T_11_15_lc_trk_g3_1
T_11_15_input_2_2
T_11_15_wire_logic_cluster/lc_2/in_2

T_7_15_wire_logic_cluster/lc_7/out
T_6_15_sp4_h_l_6
T_10_15_sp4_h_l_9
T_11_15_lc_trk_g2_1
T_11_15_input_2_1
T_11_15_wire_logic_cluster/lc_1/in_2

End 

Net : n22533_cascade_
T_21_18_wire_logic_cluster/lc_2/ltout
T_21_18_wire_logic_cluster/lc_3/in_2

End 

Net : n22536
T_21_18_wire_logic_cluster/lc_3/out
T_21_18_lc_trk_g0_3
T_21_18_wire_logic_cluster/lc_0/in_1

End 

Net : wdtick_cnt_13
T_19_12_wire_logic_cluster/lc_5/out
T_19_12_lc_trk_g1_5
T_19_12_wire_logic_cluster/lc_5/in_1

T_19_12_wire_logic_cluster/lc_5/out
T_18_12_lc_trk_g2_5
T_18_12_wire_logic_cluster/lc_3/in_0

End 

Net : comm_buf_4_1
T_21_14_wire_logic_cluster/lc_7/out
T_20_14_sp4_h_l_6
T_23_14_sp4_v_t_43
T_22_18_lc_trk_g1_6
T_22_18_wire_logic_cluster/lc_6/in_3

End 

Net : n22419_cascade_
T_22_19_wire_logic_cluster/lc_4/ltout
T_22_19_wire_logic_cluster/lc_5/in_2

End 

Net : n14692
T_9_14_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g0_5
T_9_13_wire_logic_cluster/lc_0/in_1

T_9_14_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g0_5
T_9_13_wire_logic_cluster/lc_2/in_1

T_9_14_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g0_5
T_9_13_wire_logic_cluster/lc_4/in_1

T_9_14_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g0_5
T_9_13_input_2_3
T_9_13_wire_logic_cluster/lc_3/in_2

T_9_14_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g0_5
T_9_13_input_2_5
T_9_13_wire_logic_cluster/lc_5/in_2

T_9_14_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g1_5
T_9_13_wire_logic_cluster/lc_1/in_3

End 

Net : n4_adj_1588
T_22_18_wire_logic_cluster/lc_6/out
T_22_19_lc_trk_g1_6
T_22_19_wire_logic_cluster/lc_4/in_1

End 

Net : n1_adj_1586
T_23_19_wire_logic_cluster/lc_1/out
T_23_19_sp4_h_l_7
T_22_19_lc_trk_g1_7
T_22_19_wire_logic_cluster/lc_5/in_1

End 

Net : n11856
T_9_15_wire_logic_cluster/lc_5/out
T_9_16_lc_trk_g1_5
T_9_16_wire_logic_cluster/lc_7/in_1

T_9_15_wire_logic_cluster/lc_5/out
T_9_16_lc_trk_g1_5
T_9_16_wire_logic_cluster/lc_5/in_1

T_9_15_wire_logic_cluster/lc_5/out
T_9_14_sp4_v_t_42
T_9_17_lc_trk_g0_2
T_9_17_wire_logic_cluster/lc_3/in_1

T_9_15_wire_logic_cluster/lc_5/out
T_9_14_sp4_v_t_42
T_9_17_lc_trk_g0_2
T_9_17_input_2_2
T_9_17_wire_logic_cluster/lc_2/in_2

T_9_15_wire_logic_cluster/lc_5/out
T_9_16_lc_trk_g0_5
T_9_16_wire_logic_cluster/lc_0/in_3

T_9_15_wire_logic_cluster/lc_5/out
T_10_16_lc_trk_g2_5
T_10_16_wire_logic_cluster/lc_3/in_0

T_9_15_wire_logic_cluster/lc_5/out
T_10_16_lc_trk_g2_5
T_10_16_wire_logic_cluster/lc_5/in_0

T_9_15_wire_logic_cluster/lc_5/out
T_10_16_lc_trk_g2_5
T_10_16_wire_logic_cluster/lc_1/in_0

T_9_15_wire_logic_cluster/lc_5/out
T_9_15_lc_trk_g0_5
T_9_15_wire_logic_cluster/lc_4/in_1

T_9_15_wire_logic_cluster/lc_5/out
T_9_15_lc_trk_g0_5
T_9_15_wire_logic_cluster/lc_0/in_1

T_9_15_wire_logic_cluster/lc_5/out
T_9_15_lc_trk_g0_5
T_9_15_input_2_1
T_9_15_wire_logic_cluster/lc_1/in_2

T_9_15_wire_logic_cluster/lc_5/out
T_10_16_lc_trk_g2_5
T_10_16_wire_logic_cluster/lc_0/in_3

T_9_15_wire_logic_cluster/lc_5/out
T_10_16_lc_trk_g2_5
T_10_16_wire_logic_cluster/lc_4/in_3

T_9_15_wire_logic_cluster/lc_5/out
T_10_15_lc_trk_g1_5
T_10_15_wire_logic_cluster/lc_2/in_0

T_9_15_wire_logic_cluster/lc_5/out
T_10_15_lc_trk_g1_5
T_10_15_wire_logic_cluster/lc_1/in_3

End 

Net : ADC_VDC.n13368
T_16_12_wire_logic_cluster/lc_7/out
T_14_12_sp4_h_l_11
T_15_12_lc_trk_g3_3
T_15_12_wire_logic_cluster/lc_6/cen

End 

Net : DDS_RNG_0
T_17_20_wire_logic_cluster/lc_0/out
T_17_18_sp4_v_t_45
T_18_18_sp4_h_l_8
T_21_14_sp4_v_t_45
T_20_17_lc_trk_g3_5
T_20_17_wire_logic_cluster/lc_3/in_1

T_17_20_wire_logic_cluster/lc_0/out
T_17_20_lc_trk_g3_0
T_17_20_wire_logic_cluster/lc_0/in_3

T_17_20_wire_logic_cluster/lc_0/out
T_17_8_sp12_v_t_23
T_18_20_sp12_h_l_0
T_29_20_sp12_v_t_23
T_29_32_sp12_v_t_23
T_29_33_lc_trk_g0_7
T_29_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : n21187_cascade_
T_20_12_wire_logic_cluster/lc_1/ltout
T_20_12_wire_logic_cluster/lc_2/in_2

End 

Net : comm_buf_5_1
T_22_13_wire_logic_cluster/lc_7/out
T_22_12_sp4_v_t_46
T_22_16_sp4_v_t_42
T_22_18_lc_trk_g2_7
T_22_18_wire_logic_cluster/lc_6/in_1

End 

Net : ADC_VDC.genclk.div_state_1__N_1432
T_26_12_wire_logic_cluster/lc_1/out
T_27_9_sp4_v_t_43
T_24_13_sp4_h_l_6
T_26_13_lc_trk_g3_3
T_26_13_wire_logic_cluster/lc_2/cen

T_26_12_wire_logic_cluster/lc_1/out
T_27_9_sp4_v_t_43
T_24_13_sp4_h_l_6
T_26_13_lc_trk_g3_3
T_26_13_wire_logic_cluster/lc_2/cen

T_26_12_wire_logic_cluster/lc_1/out
T_27_9_sp4_v_t_43
T_24_13_sp4_h_l_6
T_26_13_lc_trk_g3_3
T_26_13_wire_logic_cluster/lc_2/cen

T_26_12_wire_logic_cluster/lc_1/out
T_27_9_sp4_v_t_43
T_24_13_sp4_h_l_6
T_26_13_lc_trk_g3_3
T_26_13_wire_logic_cluster/lc_2/cen

T_26_12_wire_logic_cluster/lc_1/out
T_27_9_sp4_v_t_43
T_24_13_sp4_h_l_6
T_26_13_lc_trk_g3_3
T_26_13_wire_logic_cluster/lc_2/cen

T_26_12_wire_logic_cluster/lc_1/out
T_27_9_sp4_v_t_43
T_24_13_sp4_h_l_6
T_26_13_lc_trk_g3_3
T_26_13_wire_logic_cluster/lc_2/cen

T_26_12_wire_logic_cluster/lc_1/out
T_27_9_sp4_v_t_43
T_24_13_sp4_h_l_6
T_26_13_lc_trk_g3_3
T_26_13_wire_logic_cluster/lc_2/cen

T_26_12_wire_logic_cluster/lc_1/out
T_27_9_sp4_v_t_43
T_24_13_sp4_h_l_6
T_26_13_lc_trk_g3_3
T_26_13_wire_logic_cluster/lc_2/cen

T_26_12_wire_logic_cluster/lc_1/out
T_26_10_sp4_v_t_47
T_26_14_lc_trk_g0_2
T_26_14_wire_logic_cluster/lc_3/cen

T_26_12_wire_logic_cluster/lc_1/out
T_26_10_sp4_v_t_47
T_26_14_lc_trk_g0_2
T_26_14_wire_logic_cluster/lc_3/cen

T_26_12_wire_logic_cluster/lc_1/out
T_26_10_sp4_v_t_47
T_26_14_lc_trk_g0_2
T_26_14_wire_logic_cluster/lc_3/cen

T_26_12_wire_logic_cluster/lc_1/out
T_26_10_sp4_v_t_47
T_26_14_lc_trk_g0_2
T_26_14_wire_logic_cluster/lc_3/cen

T_26_12_wire_logic_cluster/lc_1/out
T_26_10_sp4_v_t_47
T_26_14_lc_trk_g0_2
T_26_14_wire_logic_cluster/lc_3/cen

T_26_12_wire_logic_cluster/lc_1/out
T_26_10_sp4_v_t_47
T_26_14_lc_trk_g0_2
T_26_14_wire_logic_cluster/lc_3/cen

T_26_12_wire_logic_cluster/lc_1/out
T_26_10_sp4_v_t_47
T_26_14_lc_trk_g0_2
T_26_14_wire_logic_cluster/lc_3/cen

T_26_12_wire_logic_cluster/lc_1/out
T_26_10_sp4_v_t_47
T_26_14_lc_trk_g0_2
T_26_14_wire_logic_cluster/lc_3/cen

End 

Net : ADC_VDC.genclk.n19914
T_26_14_wire_logic_cluster/lc_3/cout
T_26_14_wire_logic_cluster/lc_4/in_3

Net : ADC_VDC.genclk.n19899
T_23_14_wire_logic_cluster/lc_3/cout
T_23_14_wire_logic_cluster/lc_4/in_3

Net : n19943
T_19_12_wire_logic_cluster/lc_3/cout
T_19_12_wire_logic_cluster/lc_4/in_3

Net : ADC_VDC.genclk.n21597_cascade_
T_24_13_wire_logic_cluster/lc_1/ltout
T_24_13_wire_logic_cluster/lc_2/in_2

End 

Net : buf_data_vac_17
T_25_17_wire_bram/ram/RDATA_9
T_16_17_sp12_h_l_0
T_22_17_lc_trk_g1_7
T_22_17_wire_logic_cluster/lc_7/in_3

End 

Net : RTD.n11860
T_7_16_wire_logic_cluster/lc_4/out
T_8_16_sp12_h_l_0
T_7_4_sp12_v_t_23
T_7_15_lc_trk_g3_3
T_7_15_wire_logic_cluster/lc_1/cen

End 

Net : cmd_rdadcbuf_28
T_12_15_wire_logic_cluster/lc_4/out
T_12_15_lc_trk_g3_4
T_12_15_wire_logic_cluster/lc_4/in_1

T_12_15_wire_logic_cluster/lc_4/out
T_12_11_sp4_v_t_45
T_13_11_sp4_h_l_1
T_15_11_lc_trk_g2_4
T_15_11_wire_logic_cluster/lc_3/in_3

End 

Net : n19964
T_15_14_wire_logic_cluster/lc_0/cout
T_15_14_wire_logic_cluster/lc_1/in_3

Net : n19815
T_13_17_wire_logic_cluster/lc_2/cout
T_13_17_wire_logic_cluster/lc_3/in_3

Net : ADC_VDC.n19853
T_12_13_wire_logic_cluster/lc_3/cout
T_12_13_wire_logic_cluster/lc_4/in_3

Net : buf_dds1_0
T_19_21_wire_logic_cluster/lc_4/out
T_19_21_lc_trk_g0_4
T_19_21_wire_logic_cluster/lc_5/in_3

T_19_21_wire_logic_cluster/lc_4/out
T_19_20_sp4_v_t_40
T_16_20_sp4_h_l_11
T_12_20_sp4_h_l_2
T_12_20_lc_trk_g1_7
T_12_20_input_2_0
T_12_20_wire_logic_cluster/lc_0/in_2

T_19_21_wire_logic_cluster/lc_4/out
T_19_21_lc_trk_g0_4
T_19_21_wire_logic_cluster/lc_4/in_0

End 

Net : buf_dds0_0
T_19_21_wire_logic_cluster/lc_7/out
T_19_21_lc_trk_g3_7
T_19_21_wire_logic_cluster/lc_5/in_1

T_19_21_wire_logic_cluster/lc_7/out
T_17_21_sp4_h_l_11
T_16_21_sp4_v_t_46
T_15_24_lc_trk_g3_6
T_15_24_wire_logic_cluster/lc_0/in_3

T_19_21_wire_logic_cluster/lc_7/out
T_19_21_lc_trk_g3_7
T_19_21_wire_logic_cluster/lc_7/in_1

End 

Net : comm_buf_5_2
T_22_13_wire_logic_cluster/lc_6/out
T_22_13_sp4_h_l_1
T_21_13_sp4_v_t_42
T_21_17_lc_trk_g1_7
T_21_17_wire_logic_cluster/lc_4/in_0

End 

Net : n4_adj_1585_cascade_
T_21_17_wire_logic_cluster/lc_4/ltout
T_21_17_wire_logic_cluster/lc_5/in_2

End 

Net : n49_cascade_
T_18_12_wire_logic_cluster/lc_4/ltout
T_18_12_wire_logic_cluster/lc_5/in_2

End 

Net : buf_data_vac_1
T_25_13_wire_bram/ram/RDATA_9
T_23_13_sp4_h_l_9
T_22_13_lc_trk_g0_1
T_22_13_input_2_7
T_22_13_wire_logic_cluster/lc_7/in_2

End 

Net : n22548
T_22_18_wire_logic_cluster/lc_2/out
T_23_17_sp4_v_t_37
T_22_20_lc_trk_g2_5
T_22_20_wire_logic_cluster/lc_2/in_3

End 

Net : n22545_cascade_
T_22_18_wire_logic_cluster/lc_1/ltout
T_22_18_wire_logic_cluster/lc_2/in_2

End 

Net : comm_buf_6_2
T_22_18_wire_logic_cluster/lc_4/out
T_21_17_lc_trk_g2_4
T_21_17_wire_logic_cluster/lc_2/in_0

T_22_18_wire_logic_cluster/lc_4/out
T_22_18_lc_trk_g1_4
T_22_18_wire_logic_cluster/lc_4/in_1

End 

Net : RTD.mode
T_9_15_wire_logic_cluster/lc_7/out
T_9_13_sp4_v_t_43
T_6_13_sp4_h_l_6
T_7_13_lc_trk_g2_6
T_7_13_input_2_6
T_7_13_wire_logic_cluster/lc_6/in_2

T_9_15_wire_logic_cluster/lc_7/out
T_8_15_sp4_h_l_6
T_7_15_lc_trk_g1_6
T_7_15_wire_logic_cluster/lc_2/in_3

T_9_15_wire_logic_cluster/lc_7/out
T_8_15_sp4_h_l_6
T_7_15_lc_trk_g1_6
T_7_15_wire_logic_cluster/lc_6/in_1

T_9_15_wire_logic_cluster/lc_7/out
T_8_15_sp4_h_l_6
T_7_15_lc_trk_g0_6
T_7_15_wire_logic_cluster/lc_3/in_1

End 

Net : n22551_cascade_
T_20_16_wire_logic_cluster/lc_0/ltout
T_20_16_wire_logic_cluster/lc_1/in_2

End 

Net : n22554
T_20_16_wire_logic_cluster/lc_1/out
T_20_16_lc_trk_g2_1
T_20_16_wire_logic_cluster/lc_4/in_3

End 

Net : comm_spi.n14835
T_24_19_wire_logic_cluster/lc_0/out
T_24_17_sp4_v_t_45
T_24_13_sp4_v_t_46
T_21_13_sp4_h_l_11
T_20_13_lc_trk_g0_3
T_20_13_wire_logic_cluster/lc_0/in_3

T_24_19_wire_logic_cluster/lc_0/out
T_24_7_sp12_v_t_23
T_24_15_lc_trk_g3_0
T_24_15_wire_logic_cluster/lc_0/in_3

End 

Net : ADC_VDC.genclk.t0off_10
T_23_14_wire_logic_cluster/lc_2/out
T_24_11_sp4_v_t_45
T_24_12_lc_trk_g2_5
T_24_12_wire_logic_cluster/lc_0/in_3

T_23_14_wire_logic_cluster/lc_2/out
T_23_14_lc_trk_g1_2
T_23_14_wire_logic_cluster/lc_2/in_1

End 

Net : comm_buf_3_4
T_22_17_wire_logic_cluster/lc_4/out
T_22_16_sp4_v_t_40
T_19_16_sp4_h_l_11
T_20_16_lc_trk_g2_3
T_20_16_wire_logic_cluster/lc_0/in_1

End 

Net : comm_buf_2_7
T_21_19_wire_logic_cluster/lc_1/out
T_20_18_lc_trk_g3_1
T_20_18_wire_logic_cluster/lc_0/in_0

End 

Net : n19942
T_19_12_wire_logic_cluster/lc_2/cout
T_19_12_wire_logic_cluster/lc_3/in_3

Net : ADC_VDC.genclk.n19898
T_23_14_wire_logic_cluster/lc_2/cout
T_23_14_wire_logic_cluster/lc_3/in_3

Net : ADC_VDC.genclk.n19913
T_26_14_wire_logic_cluster/lc_2/cout
T_26_14_wire_logic_cluster/lc_3/in_3

Net : comm_spi.iclk_N_802
T_22_11_wire_logic_cluster/lc_5/out
T_21_11_lc_trk_g3_5
T_21_11_wire_logic_cluster/lc_5/s_r

End 

Net : RTD.n11915
T_9_14_wire_logic_cluster/lc_3/out
T_3_14_sp12_h_l_1
T_7_14_lc_trk_g0_2
T_7_14_wire_logic_cluster/lc_0/cen

T_9_14_wire_logic_cluster/lc_3/out
T_3_14_sp12_h_l_1
T_7_14_lc_trk_g0_2
T_7_14_wire_logic_cluster/lc_0/cen

T_9_14_wire_logic_cluster/lc_3/out
T_3_14_sp12_h_l_1
T_7_14_lc_trk_g0_2
T_7_14_wire_logic_cluster/lc_0/cen

T_9_14_wire_logic_cluster/lc_3/out
T_3_14_sp12_h_l_1
T_7_14_lc_trk_g0_2
T_7_14_wire_logic_cluster/lc_0/cen

End 

Net : bfn_11_8_0_
T_15_14_wire_logic_cluster/carry_in_mux/cout
T_15_14_wire_logic_cluster/lc_0/in_3

Net : cmd_rdadcbuf_29
T_12_15_wire_logic_cluster/lc_5/out
T_12_15_lc_trk_g1_5
T_12_15_wire_logic_cluster/lc_5/in_1

T_12_15_wire_logic_cluster/lc_5/out
T_12_13_sp4_v_t_39
T_12_9_sp4_v_t_40
T_12_10_lc_trk_g3_0
T_12_10_wire_logic_cluster/lc_4/in_3

End 

Net : n19814
T_13_17_wire_logic_cluster/lc_1/cout
T_13_17_wire_logic_cluster/lc_2/in_3

Net : ADC_VDC.n19852
T_12_13_wire_logic_cluster/lc_2/cout
T_12_13_wire_logic_cluster/lc_3/in_3

Net : ADC_IAC.n16
T_10_23_wire_logic_cluster/lc_1/out
T_10_23_lc_trk_g2_1
T_10_23_wire_logic_cluster/lc_6/in_3

End 

Net : n20996
T_22_21_wire_logic_cluster/lc_0/out
T_22_21_lc_trk_g2_0
T_22_21_wire_logic_cluster/lc_3/in_3

End 

Net : ADC_IAC.n21457
T_10_23_wire_logic_cluster/lc_6/out
T_11_23_lc_trk_g1_6
T_11_23_wire_logic_cluster/lc_4/in_3

End 

Net : dds0_mclkcnt_0
T_22_22_wire_logic_cluster/lc_0/out
T_22_21_lc_trk_g0_0
T_22_21_wire_logic_cluster/lc_0/in_0

T_22_22_wire_logic_cluster/lc_0/out
T_22_22_lc_trk_g3_0
T_22_22_wire_logic_cluster/lc_0/in_1

End 

Net : ADC_IAC.bit_cnt_0
T_10_24_wire_logic_cluster/lc_0/out
T_10_23_lc_trk_g0_0
T_10_23_wire_logic_cluster/lc_1/in_1

T_10_24_wire_logic_cluster/lc_0/out
T_10_24_lc_trk_g3_0
T_10_24_wire_logic_cluster/lc_0/in_1

End 

Net : dds0_mclkcnt_7
T_22_22_wire_logic_cluster/lc_7/out
T_22_21_lc_trk_g0_7
T_22_21_wire_logic_cluster/lc_0/in_1

T_22_22_wire_logic_cluster/lc_7/out
T_22_22_lc_trk_g1_7
T_22_22_wire_logic_cluster/lc_7/in_1

End 

Net : RTD.n15280
T_9_14_wire_logic_cluster/lc_6/out
T_8_14_sp4_h_l_4
T_7_14_lc_trk_g0_4
T_7_14_wire_logic_cluster/lc_5/s_r

T_9_14_wire_logic_cluster/lc_6/out
T_8_14_sp4_h_l_4
T_7_14_lc_trk_g0_4
T_7_14_wire_logic_cluster/lc_5/s_r

T_9_14_wire_logic_cluster/lc_6/out
T_8_14_sp4_h_l_4
T_7_14_lc_trk_g0_4
T_7_14_wire_logic_cluster/lc_5/s_r

T_9_14_wire_logic_cluster/lc_6/out
T_8_14_sp4_h_l_4
T_7_14_lc_trk_g0_4
T_7_14_wire_logic_cluster/lc_5/s_r

End 

Net : ADC_IAC.bit_cnt_6
T_10_24_wire_logic_cluster/lc_6/out
T_10_23_lc_trk_g1_6
T_10_23_input_2_1
T_10_23_wire_logic_cluster/lc_1/in_2

T_10_24_wire_logic_cluster/lc_6/out
T_10_24_lc_trk_g1_6
T_10_24_wire_logic_cluster/lc_6/in_1

End 

Net : n2_adj_1584
T_21_17_wire_logic_cluster/lc_3/out
T_21_17_lc_trk_g1_3
T_21_17_wire_logic_cluster/lc_1/in_1

End 

Net : ADC_VDC.genclk.n19912
T_26_14_wire_logic_cluster/lc_1/cout
T_26_14_wire_logic_cluster/lc_2/in_3

Net : ADC_VDC.genclk.n19897
T_23_14_wire_logic_cluster/lc_1/cout
T_23_14_wire_logic_cluster/lc_2/in_3

Net : dds0_mclkcnt_2
T_22_22_wire_logic_cluster/lc_2/out
T_22_21_lc_trk_g0_2
T_22_21_input_2_0
T_22_21_wire_logic_cluster/lc_0/in_2

T_22_22_wire_logic_cluster/lc_2/out
T_22_22_lc_trk_g1_2
T_22_22_wire_logic_cluster/lc_2/in_1

End 

Net : n19941
T_19_12_wire_logic_cluster/lc_1/cout
T_19_12_wire_logic_cluster/lc_2/in_3

Net : SIG_DDS.n10
T_12_21_wire_logic_cluster/lc_1/out
T_12_17_sp4_v_t_39
T_12_18_lc_trk_g2_7
T_12_18_input_2_1
T_12_18_wire_logic_cluster/lc_1/in_2

End 

Net : comm_buf_4_2
T_21_14_wire_logic_cluster/lc_6/out
T_21_8_sp12_v_t_23
T_21_17_lc_trk_g2_7
T_21_17_wire_logic_cluster/lc_4/in_1

End 

Net : n22560
T_21_16_wire_logic_cluster/lc_1/out
T_21_16_lc_trk_g2_1
T_21_16_wire_logic_cluster/lc_4/in_1

End 

Net : n22557_cascade_
T_21_16_wire_logic_cluster/lc_0/ltout
T_21_16_wire_logic_cluster/lc_1/in_2

End 

Net : n19813
T_13_17_wire_logic_cluster/lc_0/cout
T_13_17_wire_logic_cluster/lc_1/in_3

Net : ADC_VDC.n19851
T_12_13_wire_logic_cluster/lc_1/cout
T_12_13_wire_logic_cluster/lc_2/in_3

Net : cmd_rdadcbuf_30
T_12_15_wire_logic_cluster/lc_6/out
T_12_15_lc_trk_g1_6
T_12_15_wire_logic_cluster/lc_6/in_1

T_12_15_wire_logic_cluster/lc_6/out
T_12_15_sp4_h_l_1
T_15_11_sp4_v_t_42
T_16_11_sp4_h_l_7
T_15_11_lc_trk_g0_7
T_15_11_wire_logic_cluster/lc_2/in_3

End 

Net : comm_buf_2_3
T_21_19_wire_logic_cluster/lc_5/out
T_21_15_sp4_v_t_47
T_21_16_lc_trk_g2_7
T_21_16_wire_logic_cluster/lc_0/in_1

End 

Net : comm_spi.n14830
T_24_16_wire_logic_cluster/lc_0/out
T_24_12_sp12_v_t_23
T_24_10_sp4_v_t_47
T_23_11_lc_trk_g3_7
T_23_11_wire_logic_cluster/lc_0/in_0

T_24_16_wire_logic_cluster/lc_0/out
T_24_12_sp12_v_t_23
T_24_19_lc_trk_g2_3
T_24_19_wire_logic_cluster/lc_0/in_1

End 

Net : comm_buf_6_1
T_12_19_wire_logic_cluster/lc_0/out
T_9_19_sp12_h_l_0
T_21_19_sp12_h_l_0
T_22_19_lc_trk_g0_4
T_22_19_wire_logic_cluster/lc_3/in_1

T_12_19_wire_logic_cluster/lc_0/out
T_12_19_lc_trk_g0_0
T_12_19_wire_logic_cluster/lc_0/in_0

End 

Net : n21433_cascade_
T_22_19_wire_logic_cluster/lc_3/ltout
T_22_19_wire_logic_cluster/lc_4/in_2

End 

Net : n1_cascade_
T_21_17_wire_logic_cluster/lc_0/ltout
T_21_17_wire_logic_cluster/lc_1/in_2

End 

Net : n21270_cascade_
T_22_20_wire_logic_cluster/lc_4/ltout
T_22_20_wire_logic_cluster/lc_5/in_2

End 

Net : n17698_cascade_
T_22_20_wire_logic_cluster/lc_3/ltout
T_22_20_wire_logic_cluster/lc_4/in_2

End 

Net : ADC_VDC.n13503
T_13_15_wire_logic_cluster/lc_5/out
T_13_14_sp4_v_t_42
T_13_15_lc_trk_g2_2
T_13_15_wire_logic_cluster/lc_2/cen

End 

Net : comm_spi.n14822
T_16_9_wire_logic_cluster/lc_1/out
T_17_10_lc_trk_g2_1
T_17_10_wire_logic_cluster/lc_6/in_1

End 

Net : ADC_VDC.n21590_cascade_
T_15_10_wire_logic_cluster/lc_1/ltout
T_15_10_wire_logic_cluster/lc_2/in_2

End 

Net : ADC_VDC.n20998
T_16_12_wire_logic_cluster/lc_0/out
T_16_8_sp4_v_t_37
T_15_10_lc_trk_g0_0
T_15_10_wire_logic_cluster/lc_1/in_1

End 

Net : comm_buf_6_7
T_20_18_wire_logic_cluster/lc_7/out
T_20_15_sp4_v_t_38
T_19_16_lc_trk_g2_6
T_19_16_wire_logic_cluster/lc_5/in_3

T_20_18_wire_logic_cluster/lc_7/out
T_20_18_lc_trk_g0_7
T_20_18_input_2_7
T_20_18_wire_logic_cluster/lc_7/in_2

End 

Net : ADC_VDC.genclk.t0off_7
T_23_13_wire_logic_cluster/lc_7/out
T_24_12_lc_trk_g3_7
T_24_12_input_2_0
T_24_12_wire_logic_cluster/lc_0/in_2

T_23_13_wire_logic_cluster/lc_7/out
T_23_13_lc_trk_g3_7
T_23_13_wire_logic_cluster/lc_7/in_1

End 

Net : n19940
T_19_12_wire_logic_cluster/lc_0/cout
T_19_12_wire_logic_cluster/lc_1/in_3

Net : ADC_VDC.genclk.n19911
T_26_14_wire_logic_cluster/lc_0/cout
T_26_14_wire_logic_cluster/lc_1/in_3

Net : ADC_VDC.genclk.n19896
T_23_14_wire_logic_cluster/lc_0/cout
T_23_14_wire_logic_cluster/lc_1/in_3

Net : ADC_VDC.n22124_cascade_
T_20_10_wire_logic_cluster/lc_2/ltout
T_20_10_wire_logic_cluster/lc_3/in_2

End 

Net : comm_buf_6_5
T_23_19_wire_logic_cluster/lc_5/out
T_23_18_lc_trk_g0_5
T_23_18_wire_logic_cluster/lc_2/in_3

T_23_19_wire_logic_cluster/lc_5/out
T_23_19_lc_trk_g0_5
T_23_19_wire_logic_cluster/lc_5/in_0

End 

Net : comm_buf_2_6
T_21_19_wire_logic_cluster/lc_2/out
T_22_18_lc_trk_g3_2
T_22_18_wire_logic_cluster/lc_1/in_0

End 

Net : ADC_VAC.n21234_cascade_
T_9_21_wire_logic_cluster/lc_1/ltout
T_9_21_wire_logic_cluster/lc_2/in_2

End 

Net : ADC_VAC.n21468
T_9_21_wire_logic_cluster/lc_2/out
T_9_22_lc_trk_g1_2
T_9_22_wire_logic_cluster/lc_0/in_3

End 

Net : ADC_VAC.bit_cnt_6
T_9_20_wire_logic_cluster/lc_6/out
T_9_18_sp4_v_t_41
T_9_21_lc_trk_g0_1
T_9_21_wire_logic_cluster/lc_1/in_0

T_9_20_wire_logic_cluster/lc_6/out
T_9_20_lc_trk_g1_6
T_9_20_wire_logic_cluster/lc_6/in_1

End 

Net : ADC_VDC.n19850
T_12_13_wire_logic_cluster/lc_0/cout
T_12_13_wire_logic_cluster/lc_1/in_3

Net : cmd_rdadcbuf_31
T_12_15_wire_logic_cluster/lc_7/out
T_12_15_lc_trk_g3_7
T_12_15_wire_logic_cluster/lc_7/in_1

T_12_15_wire_logic_cluster/lc_7/out
T_11_15_sp4_h_l_6
T_14_11_sp4_v_t_43
T_15_11_sp4_h_l_11
T_15_11_lc_trk_g0_6
T_15_11_wire_logic_cluster/lc_5/in_3

End 

Net : ADC_VAC.n21224_cascade_
T_9_21_wire_logic_cluster/lc_0/ltout
T_9_21_wire_logic_cluster/lc_1/in_2

End 

Net : ADC_VAC.bit_cnt_4
T_9_20_wire_logic_cluster/lc_4/out
T_9_21_lc_trk_g0_4
T_9_21_wire_logic_cluster/lc_0/in_0

T_9_20_wire_logic_cluster/lc_4/out
T_9_20_lc_trk_g3_4
T_9_20_wire_logic_cluster/lc_4/in_1

End 

Net : ADC_VAC.bit_cnt_3
T_9_20_wire_logic_cluster/lc_3/out
T_9_21_lc_trk_g0_3
T_9_21_wire_logic_cluster/lc_0/in_1

T_9_20_wire_logic_cluster/lc_3/out
T_9_20_lc_trk_g1_3
T_9_20_wire_logic_cluster/lc_3/in_1

End 

Net : CLK_DDS.n16974
T_7_12_wire_logic_cluster/lc_4/out
T_6_13_lc_trk_g0_4
T_6_13_wire_logic_cluster/lc_5/s_r

T_7_12_wire_logic_cluster/lc_4/out
T_6_13_lc_trk_g0_4
T_6_13_wire_logic_cluster/lc_5/s_r

T_7_12_wire_logic_cluster/lc_4/out
T_6_13_lc_trk_g0_4
T_6_13_wire_logic_cluster/lc_5/s_r

End 

Net : comm_buf_3_6
T_22_17_wire_logic_cluster/lc_2/out
T_22_18_lc_trk_g1_2
T_22_18_input_2_1
T_22_18_wire_logic_cluster/lc_1/in_2

End 

Net : comm_buf_2_4
T_21_19_wire_logic_cluster/lc_4/out
T_21_15_sp4_v_t_45
T_20_16_lc_trk_g3_5
T_20_16_input_2_0
T_20_16_wire_logic_cluster/lc_0/in_2

End 

Net : comm_buf_2_2
T_21_19_wire_logic_cluster/lc_6/out
T_21_13_sp12_v_t_23
T_21_17_lc_trk_g2_0
T_21_17_wire_logic_cluster/lc_3/in_3

End 

Net : ADC_VAC.bit_cnt_1
T_9_20_wire_logic_cluster/lc_1/out
T_9_21_lc_trk_g1_1
T_9_21_input_2_0
T_9_21_wire_logic_cluster/lc_0/in_2

T_9_20_wire_logic_cluster/lc_1/out
T_9_20_lc_trk_g3_1
T_9_20_wire_logic_cluster/lc_1/in_1

End 

Net : n2_adj_1587
T_23_18_wire_logic_cluster/lc_6/out
T_22_19_lc_trk_g0_6
T_22_19_wire_logic_cluster/lc_5/in_3

End 

Net : comm_spi.n14846
T_17_15_wire_logic_cluster/lc_0/out
T_18_13_sp4_v_t_44
T_18_9_sp4_v_t_37
T_18_10_lc_trk_g2_5
T_18_10_wire_logic_cluster/lc_0/in_1

T_17_15_wire_logic_cluster/lc_0/out
T_18_13_sp4_v_t_44
T_18_9_sp4_v_t_37
T_19_9_sp4_h_l_5
T_18_9_lc_trk_g0_5
T_18_9_wire_logic_cluster/lc_0/in_1

End 

Net : comm_buf_2_1
T_21_19_wire_logic_cluster/lc_7/out
T_22_18_sp4_v_t_47
T_23_18_sp4_h_l_10
T_23_18_lc_trk_g0_7
T_23_18_wire_logic_cluster/lc_6/in_1

End 

Net : n19962
T_15_13_wire_logic_cluster/lc_6/cout
T_15_13_wire_logic_cluster/lc_7/in_3

Net : bfn_15_6_0_
T_19_12_wire_logic_cluster/carry_in_mux/cout
T_19_12_wire_logic_cluster/lc_0/in_3

Net : ADC_VDC.n19848
T_12_12_wire_logic_cluster/lc_6/cout
T_12_12_wire_logic_cluster/lc_7/in_3

Net : ADC_VDC.genclk.n11900
T_23_12_wire_logic_cluster/lc_3/out
T_23_11_sp12_v_t_22
T_23_14_lc_trk_g2_2
T_23_14_wire_logic_cluster/lc_2/cen

T_23_12_wire_logic_cluster/lc_3/out
T_23_11_sp12_v_t_22
T_23_14_lc_trk_g2_2
T_23_14_wire_logic_cluster/lc_2/cen

T_23_12_wire_logic_cluster/lc_3/out
T_23_11_sp12_v_t_22
T_23_14_lc_trk_g2_2
T_23_14_wire_logic_cluster/lc_2/cen

T_23_12_wire_logic_cluster/lc_3/out
T_23_11_sp12_v_t_22
T_23_14_lc_trk_g2_2
T_23_14_wire_logic_cluster/lc_2/cen

T_23_12_wire_logic_cluster/lc_3/out
T_23_11_sp12_v_t_22
T_23_14_lc_trk_g2_2
T_23_14_wire_logic_cluster/lc_2/cen

T_23_12_wire_logic_cluster/lc_3/out
T_23_11_sp12_v_t_22
T_23_14_lc_trk_g2_2
T_23_14_wire_logic_cluster/lc_2/cen

T_23_12_wire_logic_cluster/lc_3/out
T_23_11_sp12_v_t_22
T_23_14_lc_trk_g2_2
T_23_14_wire_logic_cluster/lc_2/cen

T_23_12_wire_logic_cluster/lc_3/out
T_23_11_sp12_v_t_22
T_23_14_lc_trk_g2_2
T_23_14_wire_logic_cluster/lc_2/cen

T_23_12_wire_logic_cluster/lc_3/out
T_23_11_sp4_v_t_38
T_23_13_lc_trk_g3_3
T_23_13_wire_logic_cluster/lc_0/cen

T_23_12_wire_logic_cluster/lc_3/out
T_23_11_sp4_v_t_38
T_23_13_lc_trk_g3_3
T_23_13_wire_logic_cluster/lc_0/cen

T_23_12_wire_logic_cluster/lc_3/out
T_23_11_sp4_v_t_38
T_23_13_lc_trk_g3_3
T_23_13_wire_logic_cluster/lc_0/cen

T_23_12_wire_logic_cluster/lc_3/out
T_23_11_sp4_v_t_38
T_23_13_lc_trk_g3_3
T_23_13_wire_logic_cluster/lc_0/cen

T_23_12_wire_logic_cluster/lc_3/out
T_23_11_sp4_v_t_38
T_23_13_lc_trk_g3_3
T_23_13_wire_logic_cluster/lc_0/cen

T_23_12_wire_logic_cluster/lc_3/out
T_23_11_sp4_v_t_38
T_23_13_lc_trk_g3_3
T_23_13_wire_logic_cluster/lc_0/cen

T_23_12_wire_logic_cluster/lc_3/out
T_23_11_sp4_v_t_38
T_23_13_lc_trk_g3_3
T_23_13_wire_logic_cluster/lc_0/cen

T_23_12_wire_logic_cluster/lc_3/out
T_23_11_sp4_v_t_38
T_23_13_lc_trk_g3_3
T_23_13_wire_logic_cluster/lc_0/cen

End 

Net : bfn_19_8_0_
T_23_14_wire_logic_cluster/carry_in_mux/cout
T_23_14_wire_logic_cluster/lc_0/in_3

Net : comm_spi.n14815
T_18_10_wire_logic_cluster/lc_0/out
T_19_9_lc_trk_g2_0
T_19_9_wire_logic_cluster/lc_6/in_0

T_18_10_wire_logic_cluster/lc_0/out
T_18_7_sp4_v_t_40
T_18_8_lc_trk_g2_0
T_18_8_wire_logic_cluster/lc_0/in_0

End 

Net : bfn_22_8_0_
T_26_14_wire_logic_cluster/carry_in_mux/cout
T_26_14_wire_logic_cluster/lc_0/in_3

Net : cmd_rdadcbuf_33
T_12_16_wire_logic_cluster/lc_1/out
T_12_16_lc_trk_g3_1
T_12_16_wire_logic_cluster/lc_1/in_1

T_12_16_wire_logic_cluster/lc_1/out
T_13_12_sp4_v_t_38
T_13_14_lc_trk_g3_3
T_13_14_wire_logic_cluster/lc_2/in_0

End 

Net : ADC_VAC.bit_cnt_2
T_9_20_wire_logic_cluster/lc_2/out
T_9_21_lc_trk_g1_2
T_9_21_wire_logic_cluster/lc_0/in_3

T_9_20_wire_logic_cluster/lc_2/out
T_9_20_lc_trk_g1_2
T_9_20_wire_logic_cluster/lc_2/in_1

End 

Net : bfn_8_7_0_
T_12_13_wire_logic_cluster/carry_in_mux/cout
T_12_13_wire_logic_cluster/lc_0/in_3

Net : comm_spi.n14823
T_17_9_wire_logic_cluster/lc_0/out
T_17_10_lc_trk_g1_0
T_17_10_wire_logic_cluster/lc_6/in_3

End 

Net : dds0_mclkcnt_6
T_22_22_wire_logic_cluster/lc_6/out
T_22_21_lc_trk_g1_6
T_22_21_wire_logic_cluster/lc_1/in_0

T_22_22_wire_logic_cluster/lc_6/out
T_22_21_lc_trk_g1_6
T_22_21_input_2_3
T_22_21_wire_logic_cluster/lc_3/in_2

End 

Net : RTD.n4_cascade_
T_7_15_wire_logic_cluster/lc_5/ltout
T_7_15_wire_logic_cluster/lc_6/in_2

End 

Net : n17773
T_20_13_wire_logic_cluster/lc_6/out
T_21_11_sp4_v_t_40
T_21_13_lc_trk_g3_5
T_21_13_wire_logic_cluster/lc_5/s_r

T_20_13_wire_logic_cluster/lc_6/out
T_21_11_sp4_v_t_40
T_21_13_lc_trk_g3_5
T_21_13_wire_logic_cluster/lc_5/s_r

End 

Net : clk_cnt_0
T_21_13_wire_logic_cluster/lc_1/out
T_20_13_lc_trk_g2_1
T_20_13_wire_logic_cluster/lc_6/in_3

T_21_13_wire_logic_cluster/lc_1/out
T_20_13_sp4_h_l_10
T_19_13_sp4_v_t_47
T_19_16_lc_trk_g0_7
T_19_16_wire_logic_cluster/lc_0/in_3

T_21_13_wire_logic_cluster/lc_1/out
T_21_13_lc_trk_g3_1
T_21_13_wire_logic_cluster/lc_0/in_0

T_21_13_wire_logic_cluster/lc_1/out
T_21_13_lc_trk_g3_1
T_21_13_wire_logic_cluster/lc_1/in_3

End 

Net : comm_spi.n14847
T_16_13_wire_logic_cluster/lc_0/out
T_16_13_sp4_h_l_5
T_19_9_sp4_v_t_46
T_18_10_lc_trk_g3_6
T_18_10_wire_logic_cluster/lc_0/in_3

T_16_13_wire_logic_cluster/lc_0/out
T_16_13_sp4_h_l_5
T_19_9_sp4_v_t_46
T_16_9_sp4_h_l_5
T_18_9_lc_trk_g3_0
T_18_9_wire_logic_cluster/lc_0/in_3

End 

Net : comm_buf_6_0
T_21_20_wire_logic_cluster/lc_6/out
T_22_17_sp4_v_t_37
T_21_18_lc_trk_g2_5
T_21_18_input_2_1
T_21_18_wire_logic_cluster/lc_1/in_2

T_21_20_wire_logic_cluster/lc_6/out
T_21_20_lc_trk_g0_6
T_21_20_input_2_6
T_21_20_wire_logic_cluster/lc_6/in_2

End 

Net : RTD.n8
T_7_16_wire_logic_cluster/lc_5/out
T_7_14_sp4_v_t_39
T_6_16_lc_trk_g0_2
T_6_16_wire_logic_cluster/lc_1/cen

End 

Net : n19961
T_15_13_wire_logic_cluster/lc_5/cout
T_15_13_wire_logic_cluster/lc_6/in_3

Net : SIG_DDS.bit_cnt_1
T_11_21_wire_logic_cluster/lc_1/out
T_12_21_lc_trk_g0_1
T_12_21_wire_logic_cluster/lc_1/in_0

T_11_21_wire_logic_cluster/lc_1/out
T_11_21_lc_trk_g0_1
T_11_21_wire_logic_cluster/lc_4/in_1

T_11_21_wire_logic_cluster/lc_1/out
T_11_21_lc_trk_g1_1
T_11_21_input_2_0
T_11_21_wire_logic_cluster/lc_0/in_2

T_11_21_wire_logic_cluster/lc_1/out
T_11_21_lc_trk_g1_1
T_11_21_wire_logic_cluster/lc_1/in_3

End 

Net : ADC_VDC.n19847
T_12_12_wire_logic_cluster/lc_5/cout
T_12_12_wire_logic_cluster/lc_6/in_3

Net : clk_cnt_1
T_21_13_wire_logic_cluster/lc_0/out
T_20_13_lc_trk_g3_0
T_20_13_wire_logic_cluster/lc_6/in_1

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_sp4_h_l_5
T_20_13_sp4_v_t_46
T_19_16_lc_trk_g3_6
T_19_16_wire_logic_cluster/lc_0/in_1

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_lc_trk_g1_0
T_21_13_wire_logic_cluster/lc_0/in_3

End 

Net : comm_buf_2_0
T_21_19_wire_logic_cluster/lc_0/out
T_21_18_lc_trk_g1_0
T_21_18_wire_logic_cluster/lc_2/in_1

End 

Net : VAC_CS
T_10_21_wire_logic_cluster/lc_0/out
T_10_19_sp4_v_t_45
T_10_22_lc_trk_g0_5
T_10_22_wire_logic_cluster/lc_6/in_1

T_10_21_wire_logic_cluster/lc_0/out
T_9_21_sp4_h_l_8
T_8_21_sp4_v_t_39
T_5_25_sp4_h_l_7
T_0_25_span4_horz_10
T_0_25_lc_trk_g0_2
T_0_25_wire_io_cluster/io_0/D_OUT_0

End 

Net : n14_adj_1657
T_10_22_wire_logic_cluster/lc_6/out
T_10_21_lc_trk_g1_6
T_10_21_wire_logic_cluster/lc_0/in_1

End 

Net : n21266
T_21_15_wire_logic_cluster/lc_3/out
T_21_15_lc_trk_g1_3
T_21_15_input_2_0
T_21_15_wire_logic_cluster/lc_0/in_2

End 

Net : n4_adj_1582_cascade_
T_20_16_wire_logic_cluster/lc_2/ltout
T_20_16_wire_logic_cluster/lc_3/in_2

End 

Net : n21285_cascade_
T_20_16_wire_logic_cluster/lc_3/ltout
T_20_16_wire_logic_cluster/lc_4/in_2

End 

Net : comm_buf_5_4
T_22_13_wire_logic_cluster/lc_4/out
T_22_12_sp4_v_t_40
T_19_16_sp4_h_l_10
T_20_16_lc_trk_g3_2
T_20_16_wire_logic_cluster/lc_2/in_1

End 

Net : bit_cnt_0
T_12_21_wire_logic_cluster/lc_2/out
T_12_21_lc_trk_g2_2
T_12_21_wire_logic_cluster/lc_1/in_1

T_12_21_wire_logic_cluster/lc_2/out
T_11_21_lc_trk_g3_2
T_11_21_wire_logic_cluster/lc_1/in_0

T_12_21_wire_logic_cluster/lc_2/out
T_11_21_lc_trk_g3_2
T_11_21_wire_logic_cluster/lc_0/in_1

T_12_21_wire_logic_cluster/lc_2/out
T_12_21_lc_trk_g1_2
T_12_21_wire_logic_cluster/lc_2/in_3

T_12_21_wire_logic_cluster/lc_2/out
T_11_21_lc_trk_g3_2
T_11_21_wire_logic_cluster/lc_4/in_3

End 

Net : comm_buf_3_0
T_22_17_wire_logic_cluster/lc_0/out
T_21_18_lc_trk_g0_0
T_21_18_input_2_2
T_21_18_wire_logic_cluster/lc_2/in_2

End 

Net : comm_buf_3_3
T_22_17_wire_logic_cluster/lc_5/out
T_21_16_lc_trk_g3_5
T_21_16_input_2_0
T_21_16_wire_logic_cluster/lc_0/in_2

End 

Net : SIG_DDS.bit_cnt_2
T_11_21_wire_logic_cluster/lc_4/out
T_12_21_lc_trk_g1_4
T_12_21_input_2_1
T_12_21_wire_logic_cluster/lc_1/in_2

T_11_21_wire_logic_cluster/lc_4/out
T_11_20_sp4_v_t_40
T_11_21_lc_trk_g2_0
T_11_21_wire_logic_cluster/lc_4/in_0

T_11_21_wire_logic_cluster/lc_4/out
T_11_20_sp4_v_t_40
T_11_21_lc_trk_g2_0
T_11_21_wire_logic_cluster/lc_0/in_0

End 

Net : comm_spi.n14827
T_26_16_wire_logic_cluster/lc_7/out
T_25_16_sp4_h_l_6
T_24_16_sp4_v_t_43
T_24_17_lc_trk_g2_3
T_24_17_wire_logic_cluster/lc_0/in_3

T_26_16_wire_logic_cluster/lc_7/out
T_25_16_sp4_h_l_6
T_24_16_lc_trk_g1_6
T_24_16_wire_logic_cluster/lc_0/in_3

End 

Net : ADC_VDC.n21593_cascade_
T_15_10_wire_logic_cluster/lc_0/ltout
T_15_10_wire_logic_cluster/lc_1/in_2

End 

Net : n21082
T_11_24_wire_logic_cluster/lc_3/out
T_10_25_lc_trk_g1_3
T_10_25_wire_logic_cluster/lc_5/in_3

End 

Net : comm_buf_3_1
T_22_17_wire_logic_cluster/lc_7/out
T_23_16_sp4_v_t_47
T_23_18_lc_trk_g2_2
T_23_18_wire_logic_cluster/lc_6/in_0

End 

Net : n19960
T_15_13_wire_logic_cluster/lc_4/cout
T_15_13_wire_logic_cluster/lc_5/in_3

Net : ADC_VDC.n19924
T_17_12_wire_logic_cluster/lc_6/cout
T_17_12_wire_logic_cluster/lc_7/in_3

End 

Net : ADC_IAC.bit_cnt_4
T_10_24_wire_logic_cluster/lc_4/out
T_10_23_lc_trk_g1_4
T_10_23_wire_logic_cluster/lc_5/in_0

T_10_24_wire_logic_cluster/lc_4/out
T_10_24_lc_trk_g3_4
T_10_24_wire_logic_cluster/lc_4/in_1

End 

Net : comm_spi.n14843
T_24_18_wire_logic_cluster/lc_0/out
T_24_15_sp4_v_t_40
T_21_15_sp4_h_l_5
T_17_15_sp4_h_l_5
T_16_11_sp4_v_t_47
T_16_13_lc_trk_g3_2
T_16_13_wire_logic_cluster/lc_0/in_3

T_24_18_wire_logic_cluster/lc_0/out
T_24_15_sp4_v_t_40
T_21_15_sp4_h_l_5
T_17_15_sp4_h_l_5
T_17_15_lc_trk_g1_0
T_17_15_wire_logic_cluster/lc_0/in_3

End 

Net : ADC_IAC.n21458_cascade_
T_10_23_wire_logic_cluster/lc_5/ltout
T_10_23_wire_logic_cluster/lc_6/in_2

End 

Net : ADC_IAC.bit_cnt_3
T_10_24_wire_logic_cluster/lc_3/out
T_10_23_lc_trk_g1_3
T_10_23_wire_logic_cluster/lc_5/in_1

T_10_24_wire_logic_cluster/lc_3/out
T_10_24_lc_trk_g1_3
T_10_24_wire_logic_cluster/lc_3/in_1

End 

Net : ADC_VAC.bit_cnt_0
T_9_20_wire_logic_cluster/lc_0/out
T_9_21_lc_trk_g0_0
T_9_21_wire_logic_cluster/lc_1/in_1

T_9_20_wire_logic_cluster/lc_0/out
T_9_20_lc_trk_g3_0
T_9_20_wire_logic_cluster/lc_0/in_1

End 

Net : ADC_VDC.n19846
T_12_12_wire_logic_cluster/lc_4/cout
T_12_12_wire_logic_cluster/lc_5/in_3

Net : ADC_VDC.n19887
T_14_13_wire_logic_cluster/lc_2/cout
T_14_13_wire_logic_cluster/lc_3/in_3

End 

Net : ADC_IAC.bit_cnt_5
T_10_24_wire_logic_cluster/lc_5/out
T_10_23_lc_trk_g0_5
T_10_23_input_2_5
T_10_23_wire_logic_cluster/lc_5/in_2

T_10_24_wire_logic_cluster/lc_5/out
T_10_24_lc_trk_g1_5
T_10_24_wire_logic_cluster/lc_5/in_1

End 

Net : n21288_cascade_
T_21_16_wire_logic_cluster/lc_3/ltout
T_21_16_wire_logic_cluster/lc_4/in_2

End 

Net : comm_buf_4_3
T_21_14_wire_logic_cluster/lc_5/out
T_21_7_sp12_v_t_22
T_21_16_lc_trk_g3_6
T_21_16_wire_logic_cluster/lc_2/in_3

End 

Net : n4_adj_1583_cascade_
T_21_16_wire_logic_cluster/lc_2/ltout
T_21_16_wire_logic_cluster/lc_3/in_2

End 

Net : n19938
T_19_11_wire_logic_cluster/lc_6/cout
T_19_11_wire_logic_cluster/lc_7/in_3

Net : ADC_IAC.n19834
T_10_24_wire_logic_cluster/lc_6/cout
T_10_24_wire_logic_cluster/lc_7/in_3

End 

Net : comm_buf_5_5
T_22_13_wire_logic_cluster/lc_3/out
T_22_12_sp12_v_t_22
T_22_20_lc_trk_g3_1
T_22_20_wire_logic_cluster/lc_3/in_1

End 

Net : ADC_VAC.n19841
T_9_20_wire_logic_cluster/lc_6/cout
T_9_20_wire_logic_cluster/lc_7/in_3

End 

Net : ADC_VDC.genclk.n19894
T_23_13_wire_logic_cluster/lc_6/cout
T_23_13_wire_logic_cluster/lc_7/in_3

Net : ADC_VDC.n19883
T_14_12_wire_logic_cluster/lc_6/cout
T_14_12_wire_logic_cluster/lc_7/in_3

Net : ADC_VDC.genclk.n19909
T_26_13_wire_logic_cluster/lc_6/cout
T_26_13_wire_logic_cluster/lc_7/in_3

Net : n19959
T_15_13_wire_logic_cluster/lc_3/cout
T_15_13_wire_logic_cluster/lc_4/in_3

Net : ADC_VDC.n19923
T_17_12_wire_logic_cluster/lc_5/cout
T_17_12_wire_logic_cluster/lc_6/in_3

Net : ADC_VAC.bit_cnt_7
T_9_20_wire_logic_cluster/lc_7/out
T_9_21_lc_trk_g1_7
T_9_21_wire_logic_cluster/lc_1/in_3

T_9_20_wire_logic_cluster/lc_7/out
T_9_20_lc_trk_g1_7
T_9_20_wire_logic_cluster/lc_7/in_1

End 

Net : ADC_IAC.bit_cnt_2
T_10_24_wire_logic_cluster/lc_2/out
T_10_23_lc_trk_g0_2
T_10_23_wire_logic_cluster/lc_5/in_3

T_10_24_wire_logic_cluster/lc_2/out
T_10_24_lc_trk_g1_2
T_10_24_wire_logic_cluster/lc_2/in_1

End 

Net : n21050
T_10_22_wire_logic_cluster/lc_3/out
T_10_21_lc_trk_g1_3
T_10_21_wire_logic_cluster/lc_0/in_0

End 

Net : comm_spi.n14800
T_26_19_wire_logic_cluster/lc_0/out
T_26_16_sp4_v_t_40
T_26_17_lc_trk_g3_0
T_26_17_wire_logic_cluster/lc_0/in_1

T_26_19_wire_logic_cluster/lc_0/out
T_26_15_sp4_v_t_37
T_26_16_lc_trk_g3_5
T_26_16_wire_logic_cluster/lc_7/in_1

End 

Net : cmd_rdadctmp_10
T_10_21_wire_logic_cluster/lc_7/out
T_10_16_sp12_v_t_22
T_10_17_sp4_v_t_44
T_11_17_sp4_h_l_9
T_12_17_lc_trk_g3_1
T_12_17_wire_logic_cluster/lc_3/in_3

T_10_21_wire_logic_cluster/lc_7/out
T_10_16_sp12_v_t_22
T_10_17_lc_trk_g2_6
T_10_17_input_2_2
T_10_17_wire_logic_cluster/lc_2/in_2

T_10_21_wire_logic_cluster/lc_7/out
T_10_21_lc_trk_g2_7
T_10_21_wire_logic_cluster/lc_7/in_0

End 

Net : cmd_rdadctmp_16_adj_1476
T_11_17_wire_logic_cluster/lc_3/out
T_11_16_sp12_v_t_22
T_11_17_sp4_v_t_44
T_12_21_sp4_h_l_9
T_13_21_lc_trk_g2_1
T_13_21_wire_logic_cluster/lc_0/in_3

T_11_17_wire_logic_cluster/lc_3/out
T_11_16_sp12_v_t_22
T_11_18_lc_trk_g3_5
T_11_18_input_2_0
T_11_18_wire_logic_cluster/lc_0/in_2

T_11_17_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g3_3
T_11_17_wire_logic_cluster/lc_3/in_1

End 

Net : ADC_VDC.n19845
T_12_12_wire_logic_cluster/lc_3/cout
T_12_12_wire_logic_cluster/lc_4/in_3

Net : ADC_VDC.n19886
T_14_13_wire_logic_cluster/lc_1/cout
T_14_13_wire_logic_cluster/lc_2/in_3

Net : tmp_buf_15
T_15_23_wire_logic_cluster/lc_5/out
T_15_22_sp4_v_t_42
T_16_22_sp4_h_l_7
T_19_22_sp4_v_t_42
T_18_24_lc_trk_g0_7
T_18_24_wire_logic_cluster/lc_1/in_0

T_15_23_wire_logic_cluster/lc_5/out
T_15_22_sp4_v_t_42
T_15_24_lc_trk_g3_7
T_15_24_input_2_0
T_15_24_wire_logic_cluster/lc_0/in_2

End 

Net : ADC_IAC.n19833
T_10_24_wire_logic_cluster/lc_5/cout
T_10_24_wire_logic_cluster/lc_6/in_3

Net : ADC_VAC.n19840
T_9_20_wire_logic_cluster/lc_5/cout
T_9_20_wire_logic_cluster/lc_6/in_3

Net : cmd_rdadctmp_20_adj_1472
T_12_17_wire_logic_cluster/lc_6/out
T_12_17_sp4_h_l_1
T_15_13_sp4_v_t_36
T_15_17_sp4_v_t_41
T_14_18_lc_trk_g3_1
T_14_18_input_2_0
T_14_18_wire_logic_cluster/lc_0/in_2

T_12_17_wire_logic_cluster/lc_6/out
T_12_17_sp4_h_l_1
T_15_13_sp4_v_t_36
T_15_17_sp4_v_t_41
T_14_18_lc_trk_g3_1
T_14_18_wire_logic_cluster/lc_5/in_3

T_12_17_wire_logic_cluster/lc_6/out
T_12_17_sp4_h_l_1
T_12_17_lc_trk_g0_4
T_12_17_wire_logic_cluster/lc_6/in_0

End 

Net : cmd_rdadctmp_19_adj_1473
T_13_19_wire_logic_cluster/lc_6/out
T_11_19_sp4_h_l_9
T_14_19_sp4_v_t_39
T_14_15_sp4_v_t_39
T_14_16_lc_trk_g3_7
T_14_16_input_2_4
T_14_16_wire_logic_cluster/lc_4/in_2

T_13_19_wire_logic_cluster/lc_6/out
T_13_17_sp4_v_t_41
T_13_13_sp4_v_t_37
T_12_17_lc_trk_g1_0
T_12_17_wire_logic_cluster/lc_6/in_1

T_13_19_wire_logic_cluster/lc_6/out
T_13_19_lc_trk_g1_6
T_13_19_wire_logic_cluster/lc_6/in_1

End 

Net : n19937
T_19_11_wire_logic_cluster/lc_5/cout
T_19_11_wire_logic_cluster/lc_6/in_3

Net : ADC_IAC.bit_cnt_1
T_10_24_wire_logic_cluster/lc_1/out
T_10_24_lc_trk_g3_1
T_10_24_wire_logic_cluster/lc_1/in_1

T_10_24_wire_logic_cluster/lc_1/out
T_10_23_lc_trk_g0_1
T_10_23_wire_logic_cluster/lc_6/in_1

End 

Net : ADC_VDC.genclk.n19893
T_23_13_wire_logic_cluster/lc_5/cout
T_23_13_wire_logic_cluster/lc_6/in_3

Net : ADC_VDC.genclk.n19908
T_26_13_wire_logic_cluster/lc_5/cout
T_26_13_wire_logic_cluster/lc_6/in_3

Net : n19930
T_22_22_wire_logic_cluster/lc_5/cout
T_22_22_wire_logic_cluster/lc_6/in_3

Net : ADC_VDC.n19882
T_14_12_wire_logic_cluster/lc_5/cout
T_14_12_wire_logic_cluster/lc_6/in_3

Net : n12771_cascade_
T_11_24_wire_logic_cluster/lc_4/ltout
T_11_24_wire_logic_cluster/lc_5/in_2

End 

Net : comm_buf_4_4
T_21_14_wire_logic_cluster/lc_4/out
T_21_13_sp4_v_t_40
T_20_16_lc_trk_g3_0
T_20_16_wire_logic_cluster/lc_2/in_3

End 

Net : RTD.n19032
T_7_15_wire_logic_cluster/lc_3/out
T_6_15_lc_trk_g2_3
T_6_15_input_2_1
T_6_15_wire_logic_cluster/lc_1/in_2

End 

Net : comm_buf_6_3
T_21_20_wire_logic_cluster/lc_7/out
T_21_19_sp4_v_t_46
T_21_15_sp4_v_t_42
T_21_16_lc_trk_g2_2
T_21_16_wire_logic_cluster/lc_3/in_1

T_21_20_wire_logic_cluster/lc_7/out
T_21_20_lc_trk_g1_7
T_21_20_wire_logic_cluster/lc_7/in_1

End 

Net : comm_spi.n14842
T_23_17_wire_logic_cluster/lc_0/out
T_23_15_sp4_v_t_45
T_20_15_sp4_h_l_8
T_16_15_sp4_h_l_8
T_17_15_lc_trk_g3_0
T_17_15_wire_logic_cluster/lc_0/in_1

T_23_17_wire_logic_cluster/lc_0/out
T_24_13_sp4_v_t_36
T_21_13_sp4_h_l_7
T_17_13_sp4_h_l_3
T_16_13_lc_trk_g0_3
T_16_13_wire_logic_cluster/lc_0/in_1

End 

Net : ADC_VDC.n19922
T_17_12_wire_logic_cluster/lc_4/cout
T_17_12_wire_logic_cluster/lc_5/in_3

Net : n19958
T_15_13_wire_logic_cluster/lc_2/cout
T_15_13_wire_logic_cluster/lc_3/in_3

Net : n11856_cascade_
T_9_15_wire_logic_cluster/lc_5/ltout
T_9_15_wire_logic_cluster/lc_6/in_2

End 

Net : cmd_rdadcbuf_34
T_13_15_wire_logic_cluster/lc_0/out
T_12_16_lc_trk_g1_0
T_12_16_wire_logic_cluster/lc_2/in_1

T_13_15_wire_logic_cluster/lc_0/out
T_13_15_lc_trk_g3_0
T_13_15_wire_logic_cluster/lc_4/in_1

T_13_15_wire_logic_cluster/lc_0/out
T_13_14_lc_trk_g1_0
T_13_14_wire_logic_cluster/lc_6/in_3

End 

Net : n11891_cascade_
T_14_14_wire_logic_cluster/lc_3/ltout
T_14_14_wire_logic_cluster/lc_4/in_2

End 

Net : n14_adj_1662_cascade_
T_10_25_wire_logic_cluster/lc_4/ltout
T_10_25_wire_logic_cluster/lc_5/in_2

End 

Net : cmd_rdadctmp_9
T_10_19_wire_logic_cluster/lc_1/out
T_10_19_sp4_h_l_7
T_14_19_sp4_h_l_3
T_17_19_sp4_v_t_38
T_17_22_lc_trk_g0_6
T_17_22_input_2_4
T_17_22_wire_logic_cluster/lc_4/in_2

T_10_19_wire_logic_cluster/lc_1/out
T_11_17_sp4_v_t_46
T_10_21_lc_trk_g2_3
T_10_21_input_2_7
T_10_21_wire_logic_cluster/lc_7/in_2

T_10_19_wire_logic_cluster/lc_1/out
T_10_19_lc_trk_g3_1
T_10_19_wire_logic_cluster/lc_1/in_1

End 

Net : cmd_rdadctmp_26
T_14_24_wire_logic_cluster/lc_3/out
T_14_24_sp4_h_l_11
T_18_24_sp4_h_l_2
T_17_20_sp4_v_t_39
T_16_22_lc_trk_g0_2
T_16_22_input_2_0
T_16_22_wire_logic_cluster/lc_0/in_2

T_14_24_wire_logic_cluster/lc_3/out
T_14_24_lc_trk_g3_3
T_14_24_wire_logic_cluster/lc_3/in_1

T_14_24_wire_logic_cluster/lc_3/out
T_13_24_lc_trk_g3_3
T_13_24_input_2_0
T_13_24_wire_logic_cluster/lc_0/in_2

End 

Net : comm_buf_5_3
T_22_13_wire_logic_cluster/lc_5/out
T_22_12_sp4_v_t_42
T_21_16_lc_trk_g1_7
T_21_16_input_2_2
T_21_16_wire_logic_cluster/lc_2/in_2

End 

Net : comm_buf_3_2
T_22_17_wire_logic_cluster/lc_6/out
T_21_17_lc_trk_g3_6
T_21_17_input_2_3
T_21_17_wire_logic_cluster/lc_3/in_2

End 

Net : ADC_VDC.n19844
T_12_12_wire_logic_cluster/lc_2/cout
T_12_12_wire_logic_cluster/lc_3/in_3

Net : comm_buf_6_4
T_23_18_wire_logic_cluster/lc_5/out
T_23_16_sp4_v_t_39
T_20_16_sp4_h_l_2
T_20_16_lc_trk_g1_7
T_20_16_wire_logic_cluster/lc_3/in_1

T_23_18_wire_logic_cluster/lc_5/out
T_23_18_lc_trk_g2_5
T_23_18_wire_logic_cluster/lc_5/in_0

End 

Net : n13212_cascade_
T_9_15_wire_logic_cluster/lc_2/ltout
T_9_15_wire_logic_cluster/lc_3/in_2

End 

Net : ADC_VDC.n19885
T_14_13_wire_logic_cluster/lc_0/cout
T_14_13_wire_logic_cluster/lc_1/in_3

Net : comm_spi.n14831
T_24_17_wire_logic_cluster/lc_0/out
T_24_14_sp4_v_t_40
T_24_10_sp4_v_t_40
T_23_11_lc_trk_g3_0
T_23_11_wire_logic_cluster/lc_0/in_3

T_24_17_wire_logic_cluster/lc_0/out
T_24_15_sp4_v_t_45
T_24_19_lc_trk_g1_0
T_24_19_wire_logic_cluster/lc_0/in_3

End 

Net : n21625
T_7_12_wire_logic_cluster/lc_7/out
T_7_13_lc_trk_g1_7
T_7_13_wire_logic_cluster/lc_1/in_3

End 

Net : bit_cnt_3
T_6_13_wire_logic_cluster/lc_0/out
T_7_12_lc_trk_g2_0
T_7_12_wire_logic_cluster/lc_7/in_3

T_6_13_wire_logic_cluster/lc_0/out
T_6_13_lc_trk_g1_0
T_6_13_wire_logic_cluster/lc_0/in_3

End 

Net : ADC_IAC.bit_cnt_7
T_10_24_wire_logic_cluster/lc_7/out
T_10_23_lc_trk_g1_7
T_10_23_wire_logic_cluster/lc_6/in_0

T_10_24_wire_logic_cluster/lc_7/out
T_10_24_lc_trk_g1_7
T_10_24_wire_logic_cluster/lc_7/in_1

End 

Net : ADC_IAC.n19832
T_10_24_wire_logic_cluster/lc_4/cout
T_10_24_wire_logic_cluster/lc_5/in_3

Net : n19936
T_19_11_wire_logic_cluster/lc_4/cout
T_19_11_wire_logic_cluster/lc_5/in_3

Net : ADC_VAC.n19839
T_9_20_wire_logic_cluster/lc_4/cout
T_9_20_wire_logic_cluster/lc_5/in_3

Net : ADC_VDC.n19881
T_14_12_wire_logic_cluster/lc_4/cout
T_14_12_wire_logic_cluster/lc_5/in_3

Net : ADC_VDC.genclk.n19892
T_23_13_wire_logic_cluster/lc_4/cout
T_23_13_wire_logic_cluster/lc_5/in_3

Net : ADC_VDC.genclk.n19907
T_26_13_wire_logic_cluster/lc_4/cout
T_26_13_wire_logic_cluster/lc_5/in_3

Net : n19929
T_22_22_wire_logic_cluster/lc_4/cout
T_22_22_wire_logic_cluster/lc_5/in_3

Net : cmd_rdadctmp_16
T_13_22_wire_logic_cluster/lc_4/out
T_13_20_sp4_v_t_37
T_14_20_sp4_h_l_0
T_17_20_sp4_v_t_37
T_16_23_lc_trk_g2_5
T_16_23_wire_logic_cluster/lc_4/in_3

T_13_22_wire_logic_cluster/lc_4/out
T_13_20_sp4_v_t_37
T_13_23_lc_trk_g0_5
T_13_23_wire_logic_cluster/lc_2/in_1

T_13_22_wire_logic_cluster/lc_4/out
T_13_22_lc_trk_g2_4
T_13_22_wire_logic_cluster/lc_4/in_0

End 

Net : ADC_VDC.n19921
T_17_12_wire_logic_cluster/lc_3/cout
T_17_12_wire_logic_cluster/lc_4/in_3

Net : n19957
T_15_13_wire_logic_cluster/lc_1/cout
T_15_13_wire_logic_cluster/lc_2/in_3

Net : read_buf_2
T_10_16_wire_logic_cluster/lc_2/out
T_5_16_sp12_h_l_0
T_9_16_lc_trk_g1_3
T_9_16_wire_logic_cluster/lc_6/in_0

T_10_16_wire_logic_cluster/lc_2/out
T_10_16_lc_trk_g2_2
T_10_16_input_2_2
T_10_16_wire_logic_cluster/lc_2/in_2

T_10_16_wire_logic_cluster/lc_2/out
T_10_16_lc_trk_g2_2
T_10_16_input_2_4
T_10_16_wire_logic_cluster/lc_4/in_2

End 

Net : ADC_VAC.bit_cnt_5
T_9_20_wire_logic_cluster/lc_5/out
T_9_21_lc_trk_g0_5
T_9_21_wire_logic_cluster/lc_2/in_1

T_9_20_wire_logic_cluster/lc_5/out
T_9_20_lc_trk_g1_5
T_9_20_wire_logic_cluster/lc_5/in_1

End 

Net : bit_cnt_0_adj_1498
T_7_12_wire_logic_cluster/lc_2/out
T_7_12_lc_trk_g2_2
T_7_12_wire_logic_cluster/lc_7/in_1

T_7_12_wire_logic_cluster/lc_2/out
T_7_12_lc_trk_g2_2
T_7_12_wire_logic_cluster/lc_2/in_0

T_7_12_wire_logic_cluster/lc_2/out
T_6_13_lc_trk_g1_2
T_6_13_wire_logic_cluster/lc_0/in_1

T_7_12_wire_logic_cluster/lc_2/out
T_6_13_lc_trk_g1_2
T_6_13_wire_logic_cluster/lc_4/in_3

T_7_12_wire_logic_cluster/lc_2/out
T_6_13_lc_trk_g1_2
T_6_13_wire_logic_cluster/lc_2/in_3

End 

Net : comm_spi.bit_cnt_3
T_18_14_wire_logic_cluster/lc_0/out
T_19_15_lc_trk_g3_0
T_19_15_wire_logic_cluster/lc_6/in_1

T_18_14_wire_logic_cluster/lc_0/out
T_19_15_lc_trk_g3_0
T_19_15_wire_logic_cluster/lc_4/in_1

T_18_14_wire_logic_cluster/lc_0/out
T_19_15_lc_trk_g3_0
T_19_15_wire_logic_cluster/lc_2/in_1

T_18_14_wire_logic_cluster/lc_0/out
T_19_15_lc_trk_g3_0
T_19_15_wire_logic_cluster/lc_0/in_1

T_18_14_wire_logic_cluster/lc_0/out
T_19_15_lc_trk_g3_0
T_19_15_input_2_5
T_19_15_wire_logic_cluster/lc_5/in_2

T_18_14_wire_logic_cluster/lc_0/out
T_19_15_lc_trk_g3_0
T_19_15_input_2_3
T_19_15_wire_logic_cluster/lc_3/in_2

T_18_14_wire_logic_cluster/lc_0/out
T_19_15_lc_trk_g3_0
T_19_15_input_2_1
T_19_15_wire_logic_cluster/lc_1/in_2

T_18_14_wire_logic_cluster/lc_0/out
T_18_14_lc_trk_g3_0
T_18_14_wire_logic_cluster/lc_0/in_1

T_18_14_wire_logic_cluster/lc_0/out
T_17_14_sp4_h_l_8
T_20_14_sp4_v_t_36
T_20_15_lc_trk_g2_4
T_20_15_wire_logic_cluster/lc_0/in_0

End 

Net : ADC_VDC.n19843
T_12_12_wire_logic_cluster/lc_1/cout
T_12_12_wire_logic_cluster/lc_2/in_3

Net : bfn_10_7_0_
T_14_13_wire_logic_cluster/carry_in_mux/cout
T_14_13_wire_logic_cluster/lc_0/in_3

Net : comm_spi.n14826
T_26_17_wire_logic_cluster/lc_0/out
T_23_17_sp12_h_l_0
T_24_17_lc_trk_g1_4
T_24_17_wire_logic_cluster/lc_0/in_1

T_26_17_wire_logic_cluster/lc_0/out
T_26_17_sp4_h_l_5
T_25_13_sp4_v_t_40
T_24_16_lc_trk_g3_0
T_24_16_wire_logic_cluster/lc_0/in_1

End 

Net : cmd_rdadctmp_21_adj_1471
T_14_18_wire_logic_cluster/lc_0/out
T_13_18_sp4_h_l_8
T_12_18_sp4_v_t_45
T_12_21_lc_trk_g1_5
T_12_21_wire_logic_cluster/lc_4/in_0

T_14_18_wire_logic_cluster/lc_0/out
T_14_14_sp12_v_t_23
T_14_16_lc_trk_g2_4
T_14_16_wire_logic_cluster/lc_1/in_3

T_14_18_wire_logic_cluster/lc_0/out
T_14_18_lc_trk_g3_0
T_14_18_wire_logic_cluster/lc_0/in_1

End 

Net : ADC_VDC.n19880
T_14_12_wire_logic_cluster/lc_3/cout
T_14_12_wire_logic_cluster/lc_4/in_3

Net : ADC_VDC.genclk.n19891
T_23_13_wire_logic_cluster/lc_3/cout
T_23_13_wire_logic_cluster/lc_4/in_3

Net : n19935
T_19_11_wire_logic_cluster/lc_3/cout
T_19_11_wire_logic_cluster/lc_4/in_3

Net : n19928
T_22_22_wire_logic_cluster/lc_3/cout
T_22_22_wire_logic_cluster/lc_4/in_3

Net : ADC_IAC.n19831
T_10_24_wire_logic_cluster/lc_3/cout
T_10_24_wire_logic_cluster/lc_4/in_3

Net : ADC_VAC.n19838
T_9_20_wire_logic_cluster/lc_3/cout
T_9_20_wire_logic_cluster/lc_4/in_3

Net : ADC_VDC.genclk.n19906
T_26_13_wire_logic_cluster/lc_3/cout
T_26_13_wire_logic_cluster/lc_4/in_3

Net : n19956
T_15_13_wire_logic_cluster/lc_0/cout
T_15_13_wire_logic_cluster/lc_1/in_3

Net : ADC_VDC.n19920
T_17_12_wire_logic_cluster/lc_2/cout
T_17_12_wire_logic_cluster/lc_3/in_3

Net : read_buf_0
T_9_13_wire_logic_cluster/lc_6/out
T_10_11_sp4_v_t_40
T_10_15_sp4_v_t_36
T_10_16_lc_trk_g3_4
T_10_16_input_2_3
T_10_16_wire_logic_cluster/lc_3/in_2

T_9_13_wire_logic_cluster/lc_6/out
T_9_13_lc_trk_g2_6
T_9_13_wire_logic_cluster/lc_6/in_0

T_9_13_wire_logic_cluster/lc_6/out
T_10_11_sp4_v_t_40
T_10_15_lc_trk_g0_5
T_10_15_wire_logic_cluster/lc_4/in_1

End 

Net : ADC_VDC.n19842
T_12_12_wire_logic_cluster/lc_0/cout
T_12_12_wire_logic_cluster/lc_1/in_3

Net : cmd_rdadctmp_4_adj_1488
T_10_21_wire_logic_cluster/lc_6/out
T_10_21_sp4_h_l_1
T_13_21_sp4_v_t_36
T_12_22_lc_trk_g2_4
T_12_22_wire_logic_cluster/lc_1/in_1

T_10_21_wire_logic_cluster/lc_6/out
T_10_21_lc_trk_g3_6
T_10_21_wire_logic_cluster/lc_6/in_1

End 

Net : comm_buf_3_5
T_22_17_wire_logic_cluster/lc_3/out
T_22_16_sp4_v_t_38
T_22_20_lc_trk_g1_3
T_22_20_wire_logic_cluster/lc_4/in_0

End 

Net : cmd_rdadctmp_22
T_12_22_wire_logic_cluster/lc_2/out
T_12_21_sp4_v_t_36
T_12_17_sp4_v_t_44
T_12_19_lc_trk_g3_1
T_12_19_input_2_6
T_12_19_wire_logic_cluster/lc_6/in_2

T_12_22_wire_logic_cluster/lc_2/out
T_12_22_lc_trk_g2_2
T_12_22_wire_logic_cluster/lc_2/in_0

T_12_22_wire_logic_cluster/lc_2/out
T_12_22_lc_trk_g2_2
T_12_22_wire_logic_cluster/lc_5/in_1

End 

Net : cmd_rdadctmp_21
T_14_24_wire_logic_cluster/lc_6/out
T_14_24_sp4_h_l_1
T_13_20_sp4_v_t_36
T_12_22_lc_trk_g1_1
T_12_22_input_2_2
T_12_22_wire_logic_cluster/lc_2/in_2

T_14_24_wire_logic_cluster/lc_6/out
T_14_24_sp4_h_l_1
T_17_20_sp4_v_t_36
T_16_22_lc_trk_g1_1
T_16_22_wire_logic_cluster/lc_3/in_3

T_14_24_wire_logic_cluster/lc_6/out
T_14_24_lc_trk_g3_6
T_14_24_wire_logic_cluster/lc_6/in_1

End 

Net : cmd_rdadctmp_15_adj_1477
T_11_17_wire_logic_cluster/lc_4/out
T_10_17_sp4_h_l_0
T_9_17_sp4_v_t_43
T_9_18_lc_trk_g2_3
T_9_18_input_2_3
T_9_18_wire_logic_cluster/lc_3/in_2

T_11_17_wire_logic_cluster/lc_4/out
T_11_17_lc_trk_g3_4
T_11_17_wire_logic_cluster/lc_4/in_1

T_11_17_wire_logic_cluster/lc_4/out
T_11_17_lc_trk_g3_4
T_11_17_input_2_3
T_11_17_wire_logic_cluster/lc_3/in_2

End 

Net : cmd_rdadctmp_13_adj_1479
T_9_18_wire_logic_cluster/lc_6/out
T_8_18_sp4_h_l_4
T_11_14_sp4_v_t_47
T_11_18_lc_trk_g0_2
T_11_18_input_2_2
T_11_18_wire_logic_cluster/lc_2/in_2

T_9_18_wire_logic_cluster/lc_6/out
T_9_18_lc_trk_g2_6
T_9_18_input_2_6
T_9_18_wire_logic_cluster/lc_6/in_2

T_9_18_wire_logic_cluster/lc_6/out
T_10_18_lc_trk_g0_6
T_10_18_input_2_6
T_10_18_wire_logic_cluster/lc_6/in_2

End 

Net : cmd_rdadctmp_3_adj_1489
T_9_19_wire_logic_cluster/lc_0/out
T_8_19_sp4_h_l_8
T_11_19_sp4_v_t_36
T_10_21_lc_trk_g1_1
T_10_21_input_2_6
T_10_21_wire_logic_cluster/lc_6/in_2

T_9_19_wire_logic_cluster/lc_0/out
T_9_19_lc_trk_g3_0
T_9_19_wire_logic_cluster/lc_0/in_3

End 

Net : cmd_rdadctmp_15
T_10_23_wire_logic_cluster/lc_0/out
T_11_23_sp4_h_l_0
T_14_19_sp4_v_t_43
T_13_22_lc_trk_g3_3
T_13_22_input_2_4
T_13_22_wire_logic_cluster/lc_4/in_2

T_10_23_wire_logic_cluster/lc_0/out
T_10_19_sp4_v_t_37
T_10_15_sp4_v_t_37
T_10_18_lc_trk_g0_5
T_10_18_input_2_7
T_10_18_wire_logic_cluster/lc_7/in_2

T_10_23_wire_logic_cluster/lc_0/out
T_10_23_lc_trk_g1_0
T_10_23_wire_logic_cluster/lc_0/in_1

End 

Net : cmd_rdadctmp_27_adj_1465
T_10_21_wire_logic_cluster/lc_3/out
T_11_21_sp4_h_l_6
T_14_17_sp4_v_t_43
T_13_19_lc_trk_g0_6
T_13_19_input_2_0
T_13_19_wire_logic_cluster/lc_0/in_2

T_10_21_wire_logic_cluster/lc_3/out
T_11_18_sp4_v_t_47
T_11_19_lc_trk_g2_7
T_11_19_wire_logic_cluster/lc_6/in_3

T_10_21_wire_logic_cluster/lc_3/out
T_10_21_lc_trk_g0_3
T_10_21_wire_logic_cluster/lc_3/in_0

End 

Net : cmd_rdadctmp_7
T_11_24_wire_logic_cluster/lc_0/out
T_11_21_sp4_v_t_40
T_11_17_sp4_v_t_40
T_11_19_lc_trk_g2_5
T_11_19_input_2_1
T_11_19_wire_logic_cluster/lc_1/in_2

T_11_24_wire_logic_cluster/lc_0/out
T_11_24_lc_trk_g0_0
T_11_24_wire_logic_cluster/lc_0/in_0

End 

Net : read_buf_11
T_9_14_wire_logic_cluster/lc_0/out
T_10_12_sp4_v_t_44
T_9_16_lc_trk_g2_1
T_9_16_input_2_7
T_9_16_wire_logic_cluster/lc_7/in_2

T_9_14_wire_logic_cluster/lc_0/out
T_10_12_sp4_v_t_44
T_9_16_lc_trk_g2_1
T_9_16_wire_logic_cluster/lc_2/in_3

T_9_14_wire_logic_cluster/lc_0/out
T_9_14_lc_trk_g0_0
T_9_14_input_2_0
T_9_14_wire_logic_cluster/lc_0/in_2

End 

Net : cmd_rdadctmp_13
T_10_19_wire_logic_cluster/lc_6/out
T_10_17_sp4_v_t_41
T_11_17_sp4_h_l_4
T_12_17_lc_trk_g3_4
T_12_17_wire_logic_cluster/lc_2/in_1

T_10_19_wire_logic_cluster/lc_6/out
T_10_16_sp4_v_t_36
T_10_17_lc_trk_g3_4
T_10_17_wire_logic_cluster/lc_6/in_1

T_10_19_wire_logic_cluster/lc_6/out
T_10_19_lc_trk_g3_6
T_10_19_wire_logic_cluster/lc_6/in_1

End 

Net : SIG_DDS.tmp_buf_6
T_15_24_wire_logic_cluster/lc_7/out
T_15_23_sp4_v_t_46
T_16_23_sp4_h_l_4
T_17_23_lc_trk_g3_4
T_17_23_wire_logic_cluster/lc_0/in_1

End 

Net : cmd_rdadctmp_24_adj_1468
T_13_21_wire_logic_cluster/lc_4/out
T_13_20_sp4_v_t_40
T_10_20_sp4_h_l_11
T_10_20_lc_trk_g0_6
T_10_20_wire_logic_cluster/lc_7/in_1

T_13_21_wire_logic_cluster/lc_4/out
T_13_21_lc_trk_g0_4
T_13_21_wire_logic_cluster/lc_4/in_0

T_13_21_wire_logic_cluster/lc_4/out
T_13_21_lc_trk_g0_4
T_13_21_wire_logic_cluster/lc_1/in_1

End 

Net : ADC_VDC.genclk.n19905
T_26_13_wire_logic_cluster/lc_2/cout
T_26_13_wire_logic_cluster/lc_3/in_3

Net : ADC_VAC.n19837
T_9_20_wire_logic_cluster/lc_2/cout
T_9_20_wire_logic_cluster/lc_3/in_3

Net : ADC_VDC.n19879
T_14_12_wire_logic_cluster/lc_2/cout
T_14_12_wire_logic_cluster/lc_3/in_3

Net : ADC_IAC.n19830
T_10_24_wire_logic_cluster/lc_2/cout
T_10_24_wire_logic_cluster/lc_3/in_3

Net : n19934
T_19_11_wire_logic_cluster/lc_2/cout
T_19_11_wire_logic_cluster/lc_3/in_3

Net : ADC_VDC.genclk.n19890
T_23_13_wire_logic_cluster/lc_2/cout
T_23_13_wire_logic_cluster/lc_3/in_3

Net : n19927
T_22_22_wire_logic_cluster/lc_2/cout
T_22_22_wire_logic_cluster/lc_3/in_3

Net : cmd_rdadctmp_8
T_11_19_wire_logic_cluster/lc_1/out
T_12_17_sp4_v_t_46
T_9_17_sp4_h_l_11
T_10_17_lc_trk_g3_3
T_10_17_input_2_0
T_10_17_wire_logic_cluster/lc_0/in_2

T_11_19_wire_logic_cluster/lc_1/out
T_11_19_lc_trk_g3_1
T_11_19_wire_logic_cluster/lc_1/in_1

T_11_19_wire_logic_cluster/lc_1/out
T_10_19_lc_trk_g2_1
T_10_19_input_2_1
T_10_19_wire_logic_cluster/lc_1/in_2

End 

Net : cmd_rdadctmp_17
T_13_23_wire_logic_cluster/lc_2/out
T_14_19_sp4_v_t_40
T_15_23_sp4_h_l_5
T_16_23_lc_trk_g3_5
T_16_23_input_2_6
T_16_23_wire_logic_cluster/lc_6/in_2

T_13_23_wire_logic_cluster/lc_2/out
T_13_23_lc_trk_g0_2
T_13_23_input_2_2
T_13_23_wire_logic_cluster/lc_2/in_2

T_13_23_wire_logic_cluster/lc_2/out
T_13_23_lc_trk_g0_2
T_13_23_wire_logic_cluster/lc_7/in_3

End 

Net : cmd_rdadctmp_10_adj_1482
T_10_19_wire_logic_cluster/lc_0/out
T_11_16_sp4_v_t_41
T_12_16_sp4_h_l_9
T_11_16_lc_trk_g1_1
T_11_16_input_2_0
T_11_16_wire_logic_cluster/lc_0/in_2

T_10_19_wire_logic_cluster/lc_0/out
T_10_19_lc_trk_g0_0
T_10_19_wire_logic_cluster/lc_0/in_0

T_10_19_wire_logic_cluster/lc_0/out
T_9_18_lc_trk_g3_0
T_9_18_input_2_5
T_9_18_wire_logic_cluster/lc_5/in_2

End 

Net : cmd_rdadctmp_29
T_12_23_wire_logic_cluster/lc_3/out
T_12_22_sp4_v_t_38
T_13_22_sp4_h_l_3
T_14_22_lc_trk_g2_3
T_14_22_input_2_7
T_14_22_wire_logic_cluster/lc_7/in_2

T_12_23_wire_logic_cluster/lc_3/out
T_12_23_lc_trk_g1_3
T_12_23_wire_logic_cluster/lc_3/in_1

T_12_23_wire_logic_cluster/lc_3/out
T_12_23_lc_trk_g1_3
T_12_23_wire_logic_cluster/lc_7/in_3

End 

Net : cmd_rdadctmp_6_adj_1486
T_12_22_wire_logic_cluster/lc_3/out
T_12_19_sp4_v_t_46
T_9_19_sp4_h_l_5
T_9_19_lc_trk_g1_0
T_9_19_input_2_3
T_9_19_wire_logic_cluster/lc_3/in_2

T_12_22_wire_logic_cluster/lc_3/out
T_12_22_lc_trk_g0_3
T_12_22_wire_logic_cluster/lc_3/in_0

End 

Net : cmd_rdadctmp_20
T_12_24_wire_logic_cluster/lc_4/out
T_13_23_sp4_v_t_41
T_14_23_sp4_h_l_4
T_14_23_lc_trk_g0_1
T_14_23_input_2_3
T_14_23_wire_logic_cluster/lc_3/in_2

T_12_24_wire_logic_cluster/lc_4/out
T_13_24_sp4_h_l_8
T_14_24_lc_trk_g2_0
T_14_24_input_2_6
T_14_24_wire_logic_cluster/lc_6/in_2

T_12_24_wire_logic_cluster/lc_4/out
T_13_24_sp4_h_l_8
T_12_24_lc_trk_g0_0
T_12_24_input_2_4
T_12_24_wire_logic_cluster/lc_4/in_2

End 

Net : comm_spi.n14834
T_23_11_wire_logic_cluster/lc_0/out
T_24_9_sp4_v_t_44
T_21_13_sp4_h_l_9
T_20_13_lc_trk_g0_1
T_20_13_wire_logic_cluster/lc_0/in_1

T_23_11_wire_logic_cluster/lc_0/out
T_24_9_sp4_v_t_44
T_24_13_sp4_v_t_40
T_24_15_lc_trk_g2_5
T_24_15_wire_logic_cluster/lc_0/in_1

End 

Net : RTD.cfg_tmp_7
T_11_13_wire_logic_cluster/lc_6/out
T_9_13_sp4_h_l_9
T_8_13_sp4_v_t_38
T_7_15_lc_trk_g0_3
T_7_15_wire_logic_cluster/lc_0/in_3

T_11_13_wire_logic_cluster/lc_6/out
T_11_13_lc_trk_g0_6
T_11_13_wire_logic_cluster/lc_7/in_1

End 

Net : tmp_buf_15_adj_1497
T_11_20_wire_logic_cluster/lc_5/out
T_11_13_sp12_v_t_22
T_11_16_lc_trk_g2_2
T_11_16_wire_logic_cluster/lc_2/in_0

T_11_20_wire_logic_cluster/lc_5/out
T_12_20_lc_trk_g0_5
T_12_20_wire_logic_cluster/lc_0/in_3

End 

Net : ADC_VDC.n19919
T_17_12_wire_logic_cluster/lc_1/cout
T_17_12_wire_logic_cluster/lc_2/in_3

Net : ADC_IAC.n19829
T_10_24_wire_logic_cluster/lc_1/cout
T_10_24_wire_logic_cluster/lc_2/in_3

Net : n19933
T_19_11_wire_logic_cluster/lc_1/cout
T_19_11_wire_logic_cluster/lc_2/in_3

Net : ADC_VDC.n19878
T_14_12_wire_logic_cluster/lc_1/cout
T_14_12_wire_logic_cluster/lc_2/in_3

Net : ADC_VDC.genclk.n19904
T_26_13_wire_logic_cluster/lc_1/cout
T_26_13_wire_logic_cluster/lc_2/in_3

Net : ADC_VDC.genclk.n19889
T_23_13_wire_logic_cluster/lc_1/cout
T_23_13_wire_logic_cluster/lc_2/in_3

Net : n19926
T_22_22_wire_logic_cluster/lc_1/cout
T_22_22_wire_logic_cluster/lc_2/in_3

Net : ADC_VAC.n19836
T_9_20_wire_logic_cluster/lc_1/cout
T_9_20_wire_logic_cluster/lc_2/in_3

Net : read_buf_10
T_9_14_wire_logic_cluster/lc_4/out
T_9_6_sp12_v_t_23
T_9_15_lc_trk_g3_7
T_9_15_wire_logic_cluster/lc_1/in_1

T_9_14_wire_logic_cluster/lc_4/out
T_9_14_lc_trk_g0_4
T_9_14_wire_logic_cluster/lc_4/in_0

T_9_14_wire_logic_cluster/lc_4/out
T_9_14_lc_trk_g0_4
T_9_14_wire_logic_cluster/lc_0/in_0

End 

Net : cmd_rdadctmp_14
T_10_17_wire_logic_cluster/lc_6/out
T_10_11_sp12_v_t_23
T_10_23_lc_trk_g2_0
T_10_23_input_2_0
T_10_23_wire_logic_cluster/lc_0/in_2

T_10_17_wire_logic_cluster/lc_6/out
T_10_17_lc_trk_g0_6
T_10_17_input_2_6
T_10_17_wire_logic_cluster/lc_6/in_2

T_10_17_wire_logic_cluster/lc_6/out
T_10_17_lc_trk_g0_6
T_10_17_input_2_4
T_10_17_wire_logic_cluster/lc_4/in_2

End 

Net : CLK_DDS.tmp_buf_7
T_12_20_wire_logic_cluster/lc_7/out
T_2_20_sp12_h_l_1
T_11_20_lc_trk_g0_5
T_11_20_input_2_7
T_11_20_wire_logic_cluster/lc_7/in_2

End 

Net : cmd_rdadctmp_25_adj_1467
T_13_21_wire_logic_cluster/lc_1/out
T_9_21_sp12_h_l_1
T_10_21_lc_trk_g0_5
T_10_21_input_2_1
T_10_21_wire_logic_cluster/lc_1/in_2

T_13_21_wire_logic_cluster/lc_1/out
T_9_21_sp12_h_l_1
T_12_21_lc_trk_g1_1
T_12_21_input_2_0
T_12_21_wire_logic_cluster/lc_0/in_2

T_13_21_wire_logic_cluster/lc_1/out
T_13_21_lc_trk_g3_1
T_13_21_wire_logic_cluster/lc_1/in_3

End 

Net : cmd_rdadctmp_18_adj_1474
T_11_19_wire_logic_cluster/lc_3/out
T_5_19_sp12_h_l_1
T_13_19_lc_trk_g0_2
T_13_19_input_2_6
T_13_19_wire_logic_cluster/lc_6/in_2

T_11_19_wire_logic_cluster/lc_3/out
T_11_19_lc_trk_g0_3
T_11_19_input_2_3
T_11_19_wire_logic_cluster/lc_3/in_2

T_11_19_wire_logic_cluster/lc_3/out
T_12_19_lc_trk_g0_3
T_12_19_wire_logic_cluster/lc_4/in_3

End 

Net : cmd_rdadctmp_11_adj_1481
T_9_18_wire_logic_cluster/lc_5/out
T_0_18_span12_horz_1
T_11_18_lc_trk_g1_6
T_11_18_input_2_1
T_11_18_wire_logic_cluster/lc_1/in_2

T_9_18_wire_logic_cluster/lc_5/out
T_10_16_sp4_v_t_38
T_10_19_lc_trk_g0_6
T_10_19_input_2_4
T_10_19_wire_logic_cluster/lc_4/in_2

T_9_18_wire_logic_cluster/lc_5/out
T_9_18_lc_trk_g3_5
T_9_18_wire_logic_cluster/lc_5/in_1

End 

Net : buf_adcdata_vdc_15
T_14_14_wire_logic_cluster/lc_4/out
T_15_12_sp4_v_t_36
T_14_14_lc_trk_g1_1
T_14_14_wire_logic_cluster/lc_4/in_0

T_14_14_wire_logic_cluster/lc_4/out
T_15_12_sp4_v_t_36
T_15_16_sp4_v_t_44
T_14_19_lc_trk_g3_4
T_14_19_wire_logic_cluster/lc_6/in_1

End 

Net : read_buf_1
T_10_15_wire_logic_cluster/lc_4/out
T_10_16_lc_trk_g0_4
T_10_16_wire_logic_cluster/lc_2/in_0

T_10_15_wire_logic_cluster/lc_4/out
T_10_16_lc_trk_g0_4
T_10_16_wire_logic_cluster/lc_5/in_3

T_10_15_wire_logic_cluster/lc_4/out
T_10_15_lc_trk_g0_4
T_10_15_input_2_4
T_10_15_wire_logic_cluster/lc_4/in_2

End 

Net : ADC_VAC.n19835
T_9_20_wire_logic_cluster/lc_0/cout
T_9_20_wire_logic_cluster/lc_1/in_3

Net : ADC_VDC.n19918
T_17_12_wire_logic_cluster/lc_0/cout
T_17_12_wire_logic_cluster/lc_1/in_3

Net : n19932
T_19_11_wire_logic_cluster/lc_0/cout
T_19_11_wire_logic_cluster/lc_1/in_3

Net : ADC_IAC.n19828
T_10_24_wire_logic_cluster/lc_0/cout
T_10_24_wire_logic_cluster/lc_1/in_3

Net : ADC_VDC.genclk.n19888
T_23_13_wire_logic_cluster/lc_0/cout
T_23_13_wire_logic_cluster/lc_1/in_3

Net : ADC_VDC.n19877
T_14_12_wire_logic_cluster/lc_0/cout
T_14_12_wire_logic_cluster/lc_1/in_3

Net : n19925
T_22_22_wire_logic_cluster/lc_0/cout
T_22_22_wire_logic_cluster/lc_1/in_3

Net : ADC_VDC.genclk.n19903
T_26_13_wire_logic_cluster/lc_0/cout
T_26_13_wire_logic_cluster/lc_1/in_3

Net : RTD.adress_7
T_10_14_wire_logic_cluster/lc_0/out
T_9_14_sp4_h_l_8
T_8_14_sp4_v_t_45
T_7_15_lc_trk_g3_5
T_7_15_input_2_0
T_7_15_wire_logic_cluster/lc_0/in_2

T_10_14_wire_logic_cluster/lc_0/out
T_10_14_lc_trk_g0_0
T_10_14_input_2_6
T_10_14_wire_logic_cluster/lc_6/in_2

End 

Net : read_buf_13
T_10_16_wire_logic_cluster/lc_6/out
T_10_13_sp4_v_t_36
T_9_14_lc_trk_g2_4
T_9_14_wire_logic_cluster/lc_2/in_0

T_10_16_wire_logic_cluster/lc_6/out
T_10_16_lc_trk_g2_6
T_10_16_input_2_6
T_10_16_wire_logic_cluster/lc_6/in_2

T_10_16_wire_logic_cluster/lc_6/out
T_10_16_lc_trk_g2_6
T_10_16_input_2_0
T_10_16_wire_logic_cluster/lc_0/in_2

End 

Net : cmd_rdadctmp_18
T_13_23_wire_logic_cluster/lc_7/out
T_11_23_sp12_h_l_1
T_18_23_lc_trk_g1_1
T_18_23_wire_logic_cluster/lc_1/in_3

T_13_23_wire_logic_cluster/lc_7/out
T_13_23_lc_trk_g2_7
T_13_23_input_2_7
T_13_23_wire_logic_cluster/lc_7/in_2

T_13_23_wire_logic_cluster/lc_7/out
T_12_24_lc_trk_g1_7
T_12_24_input_2_0
T_12_24_wire_logic_cluster/lc_0/in_2

End 

Net : CLK_DDS.tmp_buf_12
T_11_20_wire_logic_cluster/lc_2/out
T_11_20_sp4_h_l_9
T_11_20_lc_trk_g0_4
T_11_20_wire_logic_cluster/lc_3/in_1

End 

Net : cmd_rdadctmp_27
T_13_24_wire_logic_cluster/lc_0/out
T_14_22_sp4_v_t_44
T_13_23_lc_trk_g3_4
T_13_23_wire_logic_cluster/lc_0/in_1

T_13_24_wire_logic_cluster/lc_0/out
T_13_24_lc_trk_g1_0
T_13_24_wire_logic_cluster/lc_0/in_1

T_13_24_wire_logic_cluster/lc_0/out
T_12_23_lc_trk_g2_0
T_12_23_input_2_2
T_12_23_wire_logic_cluster/lc_2/in_2

End 

Net : comm_spi.n14838
T_20_13_wire_logic_cluster/lc_0/out
T_20_11_sp4_v_t_45
T_21_15_sp4_h_l_8
T_24_15_sp4_v_t_36
T_24_18_lc_trk_g1_4
T_24_18_wire_logic_cluster/lc_0/in_1

T_20_13_wire_logic_cluster/lc_0/out
T_20_13_sp4_h_l_5
T_23_13_sp4_v_t_40
T_23_17_lc_trk_g0_5
T_23_17_wire_logic_cluster/lc_0/in_3

End 

Net : SIG_DDS.tmp_buf_7
T_17_23_wire_logic_cluster/lc_0/out
T_16_23_sp4_h_l_8
T_15_23_lc_trk_g0_0
T_15_23_wire_logic_cluster/lc_7/in_1

End 

Net : adress_2
T_9_13_wire_logic_cluster/lc_1/out
T_10_13_sp4_h_l_2
T_9_13_lc_trk_g0_2
T_9_13_wire_logic_cluster/lc_1/in_1

T_9_13_wire_logic_cluster/lc_1/out
T_10_13_sp4_h_l_2
T_9_13_lc_trk_g0_2
T_9_13_input_2_2
T_9_13_wire_logic_cluster/lc_2/in_2

End 

Net : n8_adj_1680_cascade_
T_7_13_wire_logic_cluster/lc_0/ltout
T_7_13_wire_logic_cluster/lc_1/in_2

End 

Net : n12_adj_1454_cascade_
T_14_20_wire_logic_cluster/lc_1/ltout
T_14_20_wire_logic_cluster/lc_2/in_2

End 

Net : cmd_rdadctmp_8_adj_1484
T_9_19_wire_logic_cluster/lc_2/out
T_10_16_sp4_v_t_45
T_10_19_lc_trk_g1_5
T_10_19_input_2_2
T_10_19_wire_logic_cluster/lc_2/in_2

T_9_19_wire_logic_cluster/lc_2/out
T_9_18_lc_trk_g0_2
T_9_18_input_2_0
T_9_18_wire_logic_cluster/lc_0/in_2

T_9_19_wire_logic_cluster/lc_2/out
T_9_19_lc_trk_g3_2
T_9_19_wire_logic_cluster/lc_2/in_3

End 

Net : cmd_rdadctmp_28
T_12_23_wire_logic_cluster/lc_2/out
T_12_23_sp4_h_l_9
T_14_23_lc_trk_g2_4
T_14_23_input_2_0
T_14_23_wire_logic_cluster/lc_0/in_2

T_12_23_wire_logic_cluster/lc_2/out
T_12_23_lc_trk_g1_2
T_12_23_wire_logic_cluster/lc_2/in_1

T_12_23_wire_logic_cluster/lc_2/out
T_12_23_lc_trk_g1_2
T_12_23_input_2_3
T_12_23_wire_logic_cluster/lc_3/in_2

End 

Net : SIG_DDS.tmp_buf_8
T_15_23_wire_logic_cluster/lc_7/out
T_15_23_sp4_h_l_3
T_15_23_lc_trk_g0_6
T_15_23_input_2_6
T_15_23_wire_logic_cluster/lc_6/in_2

End 

Net : cmd_rdadctmp_22_adj_1470
T_12_21_wire_logic_cluster/lc_4/out
T_13_21_sp4_h_l_8
T_13_21_lc_trk_g1_5
T_13_21_input_2_2
T_13_21_wire_logic_cluster/lc_2/in_2

T_12_21_wire_logic_cluster/lc_4/out
T_13_21_sp4_h_l_8
T_13_21_lc_trk_g1_5
T_13_21_input_2_6
T_13_21_wire_logic_cluster/lc_6/in_2

T_12_21_wire_logic_cluster/lc_4/out
T_12_21_lc_trk_g0_4
T_12_21_input_2_4
T_12_21_wire_logic_cluster/lc_4/in_2

End 

Net : cmd_rdadctmp_29_adj_1463
T_11_19_wire_logic_cluster/lc_5/out
T_12_17_sp4_v_t_38
T_11_18_lc_trk_g2_6
T_11_18_input_2_4
T_11_18_wire_logic_cluster/lc_4/in_2

T_11_19_wire_logic_cluster/lc_5/out
T_12_17_sp4_v_t_38
T_11_18_lc_trk_g2_6
T_11_18_wire_logic_cluster/lc_5/in_3

T_11_19_wire_logic_cluster/lc_5/out
T_11_19_lc_trk_g0_5
T_11_19_input_2_5
T_11_19_wire_logic_cluster/lc_5/in_2

End 

Net : cmd_rdadctmp_11
T_10_17_wire_logic_cluster/lc_2/out
T_11_16_sp4_v_t_37
T_11_19_lc_trk_g1_5
T_11_19_input_2_0
T_11_19_wire_logic_cluster/lc_0/in_2

T_10_17_wire_logic_cluster/lc_2/out
T_10_17_lc_trk_g3_2
T_10_17_wire_logic_cluster/lc_2/in_1

T_10_17_wire_logic_cluster/lc_2/out
T_10_17_lc_trk_g3_2
T_10_17_input_2_5
T_10_17_wire_logic_cluster/lc_5/in_2

End 

Net : buf_adcdata_vdc_0
T_13_13_wire_logic_cluster/lc_3/out
T_11_13_sp4_h_l_3
T_13_13_lc_trk_g3_6
T_13_13_input_2_3
T_13_13_wire_logic_cluster/lc_3/in_2

T_13_13_wire_logic_cluster/lc_3/out
T_11_13_sp4_h_l_3
T_14_13_sp4_v_t_38
T_14_17_lc_trk_g1_3
T_14_17_wire_logic_cluster/lc_1/in_1

End 

Net : cmd_rdadctmp_14_adj_1478
T_10_18_wire_logic_cluster/lc_6/out
T_11_15_sp4_v_t_37
T_11_16_lc_trk_g3_5
T_11_16_input_2_6
T_11_16_wire_logic_cluster/lc_6/in_2

T_10_18_wire_logic_cluster/lc_6/out
T_10_18_lc_trk_g2_6
T_10_18_wire_logic_cluster/lc_6/in_0

T_10_18_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g2_6
T_11_17_input_2_4
T_11_17_wire_logic_cluster/lc_4/in_2

End 

Net : buf_adcdata_vdc_2
T_13_14_wire_logic_cluster/lc_3/out
T_13_13_sp4_v_t_38
T_13_14_lc_trk_g3_6
T_13_14_input_2_3
T_13_14_wire_logic_cluster/lc_3/in_2

T_13_14_wire_logic_cluster/lc_3/out
T_13_13_sp12_v_t_22
T_13_12_sp4_v_t_46
T_10_16_sp4_h_l_11
T_11_16_lc_trk_g2_3
T_11_16_wire_logic_cluster/lc_4/in_1

End 

Net : adress_0
T_10_14_wire_logic_cluster/lc_6/out
T_10_11_sp4_v_t_36
T_9_13_lc_trk_g1_1
T_9_13_input_2_0
T_9_13_wire_logic_cluster/lc_0/in_2

End 

Net : CLK_DDS.tmp_buf_13
T_11_20_wire_logic_cluster/lc_3/out
T_12_20_sp4_h_l_6
T_11_20_lc_trk_g0_6
T_11_20_input_2_4
T_11_20_wire_logic_cluster/lc_4/in_2

End 

Net : bit_cnt_2
T_6_13_wire_logic_cluster/lc_2/out
T_7_13_lc_trk_g1_2
T_7_13_wire_logic_cluster/lc_0/in_1

T_6_13_wire_logic_cluster/lc_2/out
T_6_13_lc_trk_g2_2
T_6_13_wire_logic_cluster/lc_0/in_0

T_6_13_wire_logic_cluster/lc_2/out
T_6_13_lc_trk_g3_2
T_6_13_wire_logic_cluster/lc_2/in_1

End 

Net : IAC_CS
T_10_25_wire_logic_cluster/lc_5/out
T_10_25_lc_trk_g2_5
T_10_25_wire_logic_cluster/lc_4/in_1

T_10_25_wire_logic_cluster/lc_5/out
T_8_25_sp4_h_l_7
T_7_25_sp4_v_t_36
T_7_29_sp4_v_t_44
T_7_33_lc_trk_g0_1
T_7_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : comm_buf_6_6
T_23_20_wire_logic_cluster/lc_0/out
T_22_20_lc_trk_g3_0
T_22_20_input_2_1
T_22_20_wire_logic_cluster/lc_1/in_2

T_23_20_wire_logic_cluster/lc_0/out
T_23_20_lc_trk_g0_0
T_23_20_wire_logic_cluster/lc_0/in_0

End 

Net : read_buf_9
T_10_15_wire_logic_cluster/lc_5/out
T_9_14_lc_trk_g3_5
T_9_14_input_2_4
T_9_14_wire_logic_cluster/lc_4/in_2

T_10_15_wire_logic_cluster/lc_5/out
T_10_15_lc_trk_g3_5
T_10_15_wire_logic_cluster/lc_5/in_1

T_10_15_wire_logic_cluster/lc_5/out
T_10_15_lc_trk_g3_5
T_10_15_input_2_2
T_10_15_wire_logic_cluster/lc_2/in_2

End 

Net : bit_cnt_1
T_6_13_wire_logic_cluster/lc_4/out
T_7_13_lc_trk_g1_4
T_7_13_wire_logic_cluster/lc_0/in_3

T_6_13_wire_logic_cluster/lc_4/out
T_6_13_lc_trk_g2_4
T_6_13_wire_logic_cluster/lc_2/in_0

T_6_13_wire_logic_cluster/lc_4/out
T_6_13_lc_trk_g1_4
T_6_13_wire_logic_cluster/lc_4/in_1

T_6_13_wire_logic_cluster/lc_4/out
T_6_13_lc_trk_g2_4
T_6_13_input_2_0
T_6_13_wire_logic_cluster/lc_0/in_2

End 

Net : cmd_rdadctmp_23
T_12_22_wire_logic_cluster/lc_5/out
T_13_21_sp4_v_t_43
T_13_24_lc_trk_g1_3
T_13_24_wire_logic_cluster/lc_5/in_3

T_12_22_wire_logic_cluster/lc_5/out
T_13_22_sp4_h_l_10
T_14_22_lc_trk_g2_2
T_14_22_wire_logic_cluster/lc_1/in_3

T_12_22_wire_logic_cluster/lc_5/out
T_12_22_lc_trk_g1_5
T_12_22_wire_logic_cluster/lc_5/in_3

End 

Net : TEST_LED
T_17_13_wire_logic_cluster/lc_3/out
T_17_13_sp4_h_l_11
T_17_13_lc_trk_g0_6
T_17_13_wire_logic_cluster/lc_3/in_3

T_17_13_wire_logic_cluster/lc_3/out
T_17_4_sp12_v_t_22
T_6_4_sp12_h_l_1
T_6_4_sp4_h_l_0
T_5_0_span4_vert_37
T_1_0_span4_horz_r_2
T_4_0_lc_trk_g1_6
T_4_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : buf_readRTD_10
T_9_15_wire_logic_cluster/lc_1/out
T_9_13_sp4_v_t_47
T_9_15_lc_trk_g2_2
T_9_15_wire_logic_cluster/lc_1/in_3

T_9_15_wire_logic_cluster/lc_1/out
T_9_13_sp4_v_t_47
T_10_17_sp4_h_l_4
T_11_17_lc_trk_g2_4
T_11_17_wire_logic_cluster/lc_7/in_1

End 

Net : read_buf_5
T_9_16_wire_logic_cluster/lc_3/out
T_9_15_sp12_v_t_22
T_9_17_lc_trk_g2_5
T_9_17_wire_logic_cluster/lc_2/in_1

T_9_16_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g3_3
T_9_16_wire_logic_cluster/lc_3/in_1

T_9_16_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g3_3
T_9_16_wire_logic_cluster/lc_1/in_1

End 

Net : ADC_VDC.n10708_cascade_
T_15_12_wire_logic_cluster/lc_1/ltout
T_15_12_wire_logic_cluster/lc_2/in_2

End 

Net : cmd_rdadctmp_12_adj_1480
T_10_19_wire_logic_cluster/lc_4/out
T_10_19_lc_trk_g0_4
T_10_19_wire_logic_cluster/lc_4/in_0

T_10_19_wire_logic_cluster/lc_4/out
T_9_18_lc_trk_g3_4
T_9_18_wire_logic_cluster/lc_6/in_1

T_10_19_wire_logic_cluster/lc_4/out
T_9_18_lc_trk_g3_4
T_9_18_wire_logic_cluster/lc_4/in_3

End 

Net : comm_rx_buf_6
T_19_15_wire_logic_cluster/lc_1/out
T_19_15_lc_trk_g1_1
T_19_15_wire_logic_cluster/lc_0/in_0

T_19_15_wire_logic_cluster/lc_1/out
T_19_12_sp12_v_t_22
T_19_15_sp4_v_t_42
T_18_17_lc_trk_g1_7
T_18_17_wire_logic_cluster/lc_1/in_1

T_19_15_wire_logic_cluster/lc_1/out
T_15_15_sp12_h_l_1
T_23_15_sp4_h_l_8
T_22_11_sp4_v_t_36
T_21_14_lc_trk_g2_4
T_21_14_wire_logic_cluster/lc_2/in_0

T_19_15_wire_logic_cluster/lc_1/out
T_19_12_sp12_v_t_22
T_19_13_sp4_v_t_44
T_20_17_sp4_h_l_3
T_16_17_sp4_h_l_3
T_17_17_lc_trk_g3_3
T_17_17_input_2_2
T_17_17_wire_logic_cluster/lc_2/in_2

T_19_15_wire_logic_cluster/lc_1/out
T_19_12_sp12_v_t_22
T_19_15_sp4_v_t_42
T_20_19_sp4_h_l_1
T_20_19_lc_trk_g1_4
T_20_19_wire_logic_cluster/lc_6/in_1

T_19_15_wire_logic_cluster/lc_1/out
T_19_12_sp12_v_t_22
T_19_13_sp4_v_t_44
T_20_17_sp4_h_l_3
T_22_17_lc_trk_g2_6
T_22_17_wire_logic_cluster/lc_2/in_0

T_19_15_wire_logic_cluster/lc_1/out
T_19_12_sp12_v_t_22
T_19_13_sp4_v_t_44
T_20_13_sp4_h_l_2
T_22_13_lc_trk_g3_7
T_22_13_wire_logic_cluster/lc_2/in_0

T_19_15_wire_logic_cluster/lc_1/out
T_19_12_sp12_v_t_22
T_19_15_sp4_v_t_42
T_20_19_sp4_h_l_1
T_21_19_lc_trk_g2_1
T_21_19_wire_logic_cluster/lc_2/in_3

T_19_15_wire_logic_cluster/lc_1/out
T_19_12_sp12_v_t_22
T_19_15_sp4_v_t_42
T_20_19_sp4_h_l_1
T_23_19_sp4_v_t_36
T_23_20_lc_trk_g2_4
T_23_20_input_2_0
T_23_20_wire_logic_cluster/lc_0/in_2

End 

Net : cmd_rdadctmp_1
T_12_24_wire_logic_cluster/lc_1/out
T_12_24_lc_trk_g0_1
T_12_24_wire_logic_cluster/lc_1/in_0

T_12_24_wire_logic_cluster/lc_1/out
T_12_24_lc_trk_g0_1
T_12_24_wire_logic_cluster/lc_2/in_1

End 

Net : cmd_rdadctmp_0_adj_1492
T_9_19_wire_logic_cluster/lc_5/out
T_9_19_lc_trk_g2_5
T_9_19_wire_logic_cluster/lc_5/in_0

T_9_19_wire_logic_cluster/lc_5/out
T_9_19_lc_trk_g2_5
T_9_19_wire_logic_cluster/lc_6/in_3

End 

Net : cmd_rdadctmp_17_adj_1475
T_11_18_wire_logic_cluster/lc_0/out
T_11_18_lc_trk_g0_0
T_11_18_wire_logic_cluster/lc_0/in_0

T_11_18_wire_logic_cluster/lc_0/out
T_11_19_lc_trk_g0_0
T_11_19_wire_logic_cluster/lc_3/in_1

T_11_18_wire_logic_cluster/lc_0/out
T_11_18_lc_trk_g0_0
T_11_18_input_2_6
T_11_18_wire_logic_cluster/lc_6/in_2

End 

Net : dds0_mclk
T_22_21_wire_logic_cluster/lc_3/out
T_22_21_lc_trk_g2_3
T_22_21_wire_logic_cluster/lc_3/in_0

T_22_21_wire_logic_cluster/lc_3/out
T_22_21_lc_trk_g2_3
T_22_21_wire_logic_cluster/lc_4/in_1

End 

Net : comm_spi.n14839
T_24_15_wire_logic_cluster/lc_0/out
T_24_13_sp4_v_t_45
T_23_17_lc_trk_g2_0
T_23_17_wire_logic_cluster/lc_0/in_0

T_24_15_wire_logic_cluster/lc_0/out
T_24_11_sp12_v_t_23
T_24_18_lc_trk_g2_3
T_24_18_wire_logic_cluster/lc_0/in_3

End 

Net : cmd_rdadctmp_0
T_12_24_wire_logic_cluster/lc_3/out
T_12_24_lc_trk_g0_3
T_12_24_wire_logic_cluster/lc_3/in_0

T_12_24_wire_logic_cluster/lc_3/out
T_12_24_lc_trk_g0_3
T_12_24_input_2_1
T_12_24_wire_logic_cluster/lc_1/in_2

End 

Net : comm_rx_buf_4
T_19_15_wire_logic_cluster/lc_3/out
T_19_15_lc_trk_g1_3
T_19_15_wire_logic_cluster/lc_2/in_0

T_19_15_wire_logic_cluster/lc_3/out
T_19_14_sp4_v_t_38
T_19_17_lc_trk_g0_6
T_19_17_wire_logic_cluster/lc_6/in_0

T_19_15_wire_logic_cluster/lc_3/out
T_20_14_sp4_v_t_39
T_21_14_sp4_h_l_2
T_21_14_lc_trk_g1_7
T_21_14_wire_logic_cluster/lc_4/in_0

T_19_15_wire_logic_cluster/lc_3/out
T_19_11_sp4_v_t_43
T_20_15_sp4_h_l_0
T_23_15_sp4_v_t_40
T_22_17_lc_trk_g1_5
T_22_17_wire_logic_cluster/lc_4/in_0

T_19_15_wire_logic_cluster/lc_3/out
T_19_11_sp4_v_t_43
T_20_15_sp4_h_l_0
T_23_15_sp4_v_t_40
T_23_11_sp4_v_t_45
T_22_13_lc_trk_g2_0
T_22_13_wire_logic_cluster/lc_4/in_0

T_19_15_wire_logic_cluster/lc_3/out
T_13_15_sp12_h_l_1
T_13_15_sp4_h_l_0
T_16_15_sp4_v_t_40
T_16_17_lc_trk_g3_5
T_16_17_wire_logic_cluster/lc_3/in_3

T_19_15_wire_logic_cluster/lc_3/out
T_13_15_sp12_h_l_1
T_13_15_sp4_h_l_0
T_16_15_sp4_v_t_40
T_17_19_sp4_h_l_11
T_21_19_sp4_h_l_2
T_21_19_lc_trk_g0_7
T_21_19_wire_logic_cluster/lc_4/in_1

T_19_15_wire_logic_cluster/lc_3/out
T_13_15_sp12_h_l_1
T_13_15_sp4_h_l_0
T_16_15_sp4_v_t_40
T_15_18_lc_trk_g3_0
T_15_18_wire_logic_cluster/lc_4/in_3

T_19_15_wire_logic_cluster/lc_3/out
T_20_14_sp4_v_t_39
T_21_18_sp4_h_l_8
T_23_18_lc_trk_g3_5
T_23_18_wire_logic_cluster/lc_5/in_1

End 

Net : comm_rx_buf_2
T_19_15_wire_logic_cluster/lc_5/out
T_19_15_lc_trk_g3_5
T_19_15_wire_logic_cluster/lc_4/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_19_8_sp12_v_t_22
T_19_18_lc_trk_g3_5
T_19_18_wire_logic_cluster/lc_6/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_19_15_sp12_h_l_1
T_23_15_sp4_h_l_4
T_22_11_sp4_v_t_41
T_21_14_lc_trk_g3_1
T_21_14_wire_logic_cluster/lc_6/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_19_15_sp12_h_l_1
T_23_15_sp4_h_l_4
T_19_15_sp4_h_l_7
T_18_15_sp4_v_t_36
T_17_18_lc_trk_g2_4
T_17_18_wire_logic_cluster/lc_6/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_19_15_sp12_h_l_1
T_23_15_sp4_h_l_4
T_22_15_sp4_v_t_41
T_22_17_lc_trk_g2_4
T_22_17_wire_logic_cluster/lc_6/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_19_15_sp12_h_l_1
T_23_15_sp4_h_l_4
T_22_11_sp4_v_t_41
T_22_13_lc_trk_g3_4
T_22_13_wire_logic_cluster/lc_6/in_1

T_19_15_wire_logic_cluster/lc_5/out
T_19_15_sp12_h_l_1
T_23_15_sp4_h_l_4
T_19_15_sp4_h_l_7
T_18_15_sp4_v_t_36
T_19_19_sp4_h_l_7
T_21_19_lc_trk_g2_2
T_21_19_wire_logic_cluster/lc_6/in_0

T_19_15_wire_logic_cluster/lc_5/out
T_19_15_sp12_h_l_1
T_23_15_sp4_h_l_4
T_19_15_sp4_h_l_7
T_23_15_sp4_h_l_3
T_22_15_sp4_v_t_44
T_22_18_lc_trk_g0_4
T_22_18_input_2_4
T_22_18_wire_logic_cluster/lc_4/in_2

T_19_15_wire_logic_cluster/lc_5/out
T_17_15_sp4_h_l_7
T_13_15_sp4_h_l_10
T_12_15_sp4_v_t_41
T_12_17_lc_trk_g2_4
T_12_17_wire_logic_cluster/lc_7/in_3

End 

Net : cmd_rdadctmp_3
T_11_24_wire_logic_cluster/lc_2/out
T_11_24_lc_trk_g2_2
T_11_24_wire_logic_cluster/lc_2/in_0

T_11_24_wire_logic_cluster/lc_2/out
T_11_24_lc_trk_g2_2
T_11_24_wire_logic_cluster/lc_5/in_1

End 

Net : cmd_rdadctmp_24
T_13_24_wire_logic_cluster/lc_5/out
T_13_24_lc_trk_g2_5
T_13_24_wire_logic_cluster/lc_5/in_0

T_13_24_wire_logic_cluster/lc_5/out
T_13_24_lc_trk_g2_5
T_13_24_input_2_3
T_13_24_wire_logic_cluster/lc_3/in_2

T_13_24_wire_logic_cluster/lc_5/out
T_13_24_lc_trk_g2_5
T_13_24_wire_logic_cluster/lc_4/in_3

End 

Net : cmd_rdadctmp_2_adj_1490
T_9_19_wire_logic_cluster/lc_7/out
T_9_19_lc_trk_g0_7
T_9_19_wire_logic_cluster/lc_7/in_0

T_9_19_wire_logic_cluster/lc_7/out
T_9_19_lc_trk_g0_7
T_9_19_wire_logic_cluster/lc_0/in_1

End 

Net : cmd_rdadctmp_26_adj_1466
T_10_21_wire_logic_cluster/lc_1/out
T_10_21_lc_trk_g2_1
T_10_21_wire_logic_cluster/lc_1/in_0

T_10_21_wire_logic_cluster/lc_1/out
T_10_21_lc_trk_g2_1
T_10_21_input_2_3
T_10_21_wire_logic_cluster/lc_3/in_2

T_10_21_wire_logic_cluster/lc_1/out
T_10_21_lc_trk_g2_1
T_10_21_wire_logic_cluster/lc_4/in_3

End 

Net : VDC_SCLK
T_20_10_wire_logic_cluster/lc_3/out
T_20_10_lc_trk_g0_3
T_20_10_wire_logic_cluster/lc_3/in_0

T_20_10_wire_logic_cluster/lc_3/out
T_14_10_sp12_h_l_1
T_2_10_sp12_h_l_1
T_2_10_sp4_h_l_0
T_0_10_span4_horz_37
T_0_10_span4_vert_t_14
T_0_12_lc_trk_g1_2
T_0_12_wire_io_cluster/io_1/D_OUT_0

End 

Net : buf_adcdata_vdc_8
T_15_11_wire_logic_cluster/lc_0/out
T_15_11_lc_trk_g2_0
T_15_11_wire_logic_cluster/lc_0/in_0

T_15_11_wire_logic_cluster/lc_0/out
T_15_7_sp12_v_t_23
T_16_19_sp12_h_l_0
T_21_19_sp4_h_l_7
T_20_19_sp4_v_t_42
T_20_20_lc_trk_g2_2
T_20_20_wire_logic_cluster/lc_5/in_1

End 

Net : cmd_rdadctmp_5_adj_1487
T_12_22_wire_logic_cluster/lc_1/out
T_12_22_lc_trk_g0_1
T_12_22_wire_logic_cluster/lc_1/in_0

T_12_22_wire_logic_cluster/lc_1/out
T_12_22_lc_trk_g0_1
T_12_22_input_2_3
T_12_22_wire_logic_cluster/lc_3/in_2

End 

Net : cmd_rdadctmp_31
T_13_24_wire_logic_cluster/lc_7/out
T_13_24_lc_trk_g2_7
T_13_24_wire_logic_cluster/lc_7/in_0

T_13_24_wire_logic_cluster/lc_7/out
T_14_24_lc_trk_g0_7
T_14_24_input_2_7
T_14_24_wire_logic_cluster/lc_7/in_2

End 

Net : cmd_rdadctmp_30_adj_1462
T_11_18_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g0_4
T_11_18_wire_logic_cluster/lc_4/in_0

T_11_18_wire_logic_cluster/lc_4/out
T_10_18_lc_trk_g2_4
T_10_18_wire_logic_cluster/lc_5/in_1

T_11_18_wire_logic_cluster/lc_4/out
T_10_17_lc_trk_g2_4
T_10_17_wire_logic_cluster/lc_7/in_3

End 

Net : cmd_rdadctmp_9_adj_1483
T_10_19_wire_logic_cluster/lc_2/out
T_10_19_lc_trk_g0_2
T_10_19_wire_logic_cluster/lc_2/in_0

T_10_19_wire_logic_cluster/lc_2/out
T_10_19_lc_trk_g0_2
T_10_19_input_2_0
T_10_19_wire_logic_cluster/lc_0/in_2

T_10_19_wire_logic_cluster/lc_2/out
T_11_19_lc_trk_g1_2
T_11_19_input_2_7
T_11_19_wire_logic_cluster/lc_7/in_2

End 

Net : cmd_rdadctmp_7_adj_1485
T_9_19_wire_logic_cluster/lc_3/out
T_9_19_lc_trk_g0_3
T_9_19_wire_logic_cluster/lc_3/in_0

T_9_19_wire_logic_cluster/lc_3/out
T_9_19_lc_trk_g0_3
T_9_19_wire_logic_cluster/lc_2/in_1

End 

Net : cmd_rdadctmp_23_adj_1469
T_13_21_wire_logic_cluster/lc_2/out
T_13_21_lc_trk_g2_2
T_13_21_wire_logic_cluster/lc_2/in_0

T_13_21_wire_logic_cluster/lc_2/out
T_13_21_lc_trk_g2_2
T_13_21_input_2_4
T_13_21_wire_logic_cluster/lc_4/in_2

T_13_21_wire_logic_cluster/lc_2/out
T_13_21_lc_trk_g2_2
T_13_21_wire_logic_cluster/lc_7/in_3

End 

Net : cmd_rdadctmp_25
T_13_24_wire_logic_cluster/lc_3/out
T_13_24_lc_trk_g2_3
T_13_24_wire_logic_cluster/lc_3/in_0

T_13_24_wire_logic_cluster/lc_3/out
T_14_24_lc_trk_g0_3
T_14_24_input_2_3
T_14_24_wire_logic_cluster/lc_3/in_2

T_13_24_wire_logic_cluster/lc_3/out
T_12_25_lc_trk_g0_3
T_12_25_input_2_5
T_12_25_wire_logic_cluster/lc_5/in_2

End 

Net : buf_adcdata_vdc_19
T_15_11_wire_logic_cluster/lc_2/out
T_15_11_lc_trk_g0_2
T_15_11_wire_logic_cluster/lc_2/in_0

T_15_11_wire_logic_cluster/lc_2/out
T_15_1_sp12_v_t_23
T_4_13_sp12_h_l_0
T_13_13_lc_trk_g1_4
T_13_13_wire_logic_cluster/lc_4/in_3

End 

Net : buf_readRTD_12
T_9_16_wire_logic_cluster/lc_5/out
T_9_16_lc_trk_g2_5
T_9_16_wire_logic_cluster/lc_5/in_0

T_9_16_wire_logic_cluster/lc_5/out
T_9_16_sp12_h_l_1
T_17_16_lc_trk_g1_2
T_17_16_wire_logic_cluster/lc_4/in_1

End 

Net : buf_readRTD_11
T_9_16_wire_logic_cluster/lc_7/out
T_9_16_lc_trk_g2_7
T_9_16_wire_logic_cluster/lc_7/in_0

T_9_16_wire_logic_cluster/lc_7/out
T_7_16_sp12_h_l_1
T_13_16_lc_trk_g1_6
T_13_16_input_2_7
T_13_16_wire_logic_cluster/lc_7/in_2

End 

Net : read_buf_3
T_9_16_wire_logic_cluster/lc_6/out
T_9_16_lc_trk_g2_6
T_9_16_wire_logic_cluster/lc_4/in_0

T_9_16_wire_logic_cluster/lc_6/out
T_9_16_lc_trk_g2_6
T_9_16_input_2_6
T_9_16_wire_logic_cluster/lc_6/in_2

T_9_16_wire_logic_cluster/lc_6/out
T_9_17_lc_trk_g1_6
T_9_17_input_2_3
T_9_17_wire_logic_cluster/lc_3/in_2

End 

Net : read_buf_12
T_9_16_wire_logic_cluster/lc_2/out
T_9_16_lc_trk_g2_2
T_9_16_wire_logic_cluster/lc_2/in_0

T_9_16_wire_logic_cluster/lc_2/out
T_9_16_lc_trk_g2_2
T_9_16_wire_logic_cluster/lc_5/in_3

T_9_16_wire_logic_cluster/lc_2/out
T_10_16_lc_trk_g0_2
T_10_16_wire_logic_cluster/lc_6/in_0

End 

Net : cmd_rdadctmp_5
T_11_24_wire_logic_cluster/lc_6/out
T_11_24_lc_trk_g2_6
T_11_24_wire_logic_cluster/lc_6/in_0

T_11_24_wire_logic_cluster/lc_6/out
T_11_24_lc_trk_g2_6
T_11_24_wire_logic_cluster/lc_1/in_3

End 

Net : adress_1
T_9_13_wire_logic_cluster/lc_0/out
T_9_13_lc_trk_g0_0
T_9_13_wire_logic_cluster/lc_0/in_0

T_9_13_wire_logic_cluster/lc_0/out
T_9_13_lc_trk_g1_0
T_9_13_input_2_1
T_9_13_wire_logic_cluster/lc_1/in_2

End 

Net : buf_readRTD_3
T_9_17_wire_logic_cluster/lc_3/out
T_9_17_lc_trk_g0_3
T_9_17_wire_logic_cluster/lc_3/in_0

T_9_17_wire_logic_cluster/lc_3/out
T_9_16_sp4_v_t_38
T_10_20_sp4_h_l_9
T_14_20_sp4_h_l_5
T_18_20_sp4_h_l_1
T_19_20_lc_trk_g3_1
T_19_20_wire_logic_cluster/lc_1/in_1

End 

Net : buf_readRTD_15
T_9_15_wire_logic_cluster/lc_4/out
T_9_15_lc_trk_g0_4
T_9_15_wire_logic_cluster/lc_4/in_0

T_9_15_wire_logic_cluster/lc_4/out
T_7_15_sp4_h_l_5
T_11_15_sp4_h_l_8
T_15_15_sp4_h_l_11
T_14_15_lc_trk_g1_3
T_14_15_input_2_2
T_14_15_wire_logic_cluster/lc_2/in_2

End 

Net : adress_3
T_9_13_wire_logic_cluster/lc_2/out
T_9_13_lc_trk_g2_2
T_9_13_wire_logic_cluster/lc_2/in_0

T_9_13_wire_logic_cluster/lc_2/out
T_9_13_lc_trk_g2_2
T_9_13_wire_logic_cluster/lc_3/in_3

End 

Net : adress_5
T_9_13_wire_logic_cluster/lc_4/out
T_9_13_lc_trk_g0_4
T_9_13_wire_logic_cluster/lc_4/in_0

T_9_13_wire_logic_cluster/lc_4/out
T_9_13_lc_trk_g0_4
T_9_13_wire_logic_cluster/lc_5/in_1

End 

Net : buf_readRTD_6
T_9_15_wire_logic_cluster/lc_0/out
T_9_15_lc_trk_g0_0
T_9_15_wire_logic_cluster/lc_0/in_0

T_9_15_wire_logic_cluster/lc_0/out
T_6_15_sp12_h_l_0
T_13_15_sp4_h_l_9
T_17_15_sp4_h_l_0
T_20_15_sp4_v_t_40
T_20_19_lc_trk_g0_5
T_20_19_input_2_1
T_20_19_wire_logic_cluster/lc_1/in_2

End 

Net : buf_readRTD_14
T_9_15_wire_logic_cluster/lc_6/out
T_9_15_lc_trk_g2_6
T_9_15_wire_logic_cluster/lc_6/in_0

T_9_15_wire_logic_cluster/lc_6/out
T_8_15_sp12_h_l_0
T_11_15_lc_trk_g1_0
T_11_15_input_2_7
T_11_15_wire_logic_cluster/lc_7/in_2

End 

Net : read_buf_14
T_9_14_wire_logic_cluster/lc_2/out
T_9_15_lc_trk_g1_2
T_9_15_wire_logic_cluster/lc_3/in_0

T_9_14_wire_logic_cluster/lc_2/out
T_9_14_lc_trk_g0_2
T_9_14_input_2_2
T_9_14_wire_logic_cluster/lc_2/in_2

T_9_14_wire_logic_cluster/lc_2/out
T_9_15_lc_trk_g1_2
T_9_15_wire_logic_cluster/lc_6/in_3

End 

Net : comm_spi.n14801
T_26_11_wire_logic_cluster/lc_0/out
T_26_7_sp12_v_t_23
T_26_17_lc_trk_g3_4
T_26_17_wire_logic_cluster/lc_0/in_3

T_26_11_wire_logic_cluster/lc_0/out
T_26_7_sp12_v_t_23
T_26_16_lc_trk_g3_7
T_26_16_wire_logic_cluster/lc_7/in_3

End 

Net : buf_readRTD_9
T_10_15_wire_logic_cluster/lc_2/out
T_10_15_lc_trk_g3_2
T_10_15_wire_logic_cluster/lc_2/in_1

T_10_15_wire_logic_cluster/lc_2/out
T_11_15_lc_trk_g1_2
T_11_15_wire_logic_cluster/lc_3/in_0

End 

Net : buf_readRTD_8
T_10_15_wire_logic_cluster/lc_1/out
T_10_15_lc_trk_g1_1
T_10_15_wire_logic_cluster/lc_1/in_1

T_10_15_wire_logic_cluster/lc_1/out
T_11_12_sp4_v_t_43
T_12_16_sp4_h_l_6
T_13_16_lc_trk_g3_6
T_13_16_wire_logic_cluster/lc_0/in_1

End 

Net : RTD.cfg_tmp_4
T_11_13_wire_logic_cluster/lc_3/out
T_11_13_lc_trk_g0_3
T_11_13_wire_logic_cluster/lc_4/in_1

End 

Net : CLK_DDS.tmp_buf_1
T_12_20_wire_logic_cluster/lc_1/out
T_12_20_lc_trk_g0_1
T_12_20_wire_logic_cluster/lc_2/in_1

End 

Net : buf_readRTD_4
T_9_16_wire_logic_cluster/lc_0/out
T_9_16_lc_trk_g1_0
T_9_16_wire_logic_cluster/lc_0/in_1

T_9_16_wire_logic_cluster/lc_0/out
T_9_16_sp4_h_l_5
T_13_16_sp4_h_l_5
T_16_16_sp4_v_t_47
T_15_18_lc_trk_g0_1
T_15_18_input_2_5
T_15_18_wire_logic_cluster/lc_5/in_2

End 

Net : cmd_rdadctmp_28_adj_1464
T_11_19_wire_logic_cluster/lc_6/out
T_11_19_lc_trk_g2_6
T_11_19_wire_logic_cluster/lc_5/in_1

T_11_19_wire_logic_cluster/lc_6/out
T_11_19_lc_trk_g2_6
T_11_19_input_2_6
T_11_19_wire_logic_cluster/lc_6/in_2

T_11_19_wire_logic_cluster/lc_6/out
T_12_19_lc_trk_g1_6
T_12_19_input_2_5
T_12_19_wire_logic_cluster/lc_5/in_2

End 

Net : buf_readRTD_2
T_10_16_wire_logic_cluster/lc_4/out
T_10_16_lc_trk_g1_4
T_10_16_wire_logic_cluster/lc_4/in_1

T_10_16_wire_logic_cluster/lc_4/out
T_11_16_sp12_h_l_0
T_10_16_sp4_h_l_1
T_14_16_sp4_h_l_1
T_17_16_sp4_v_t_43
T_17_18_lc_trk_g2_6
T_17_18_input_2_0
T_17_18_wire_logic_cluster/lc_0/in_2

End 

Net : RTD.cfg_tmp_3
T_11_13_wire_logic_cluster/lc_2/out
T_11_13_lc_trk_g2_2
T_11_13_wire_logic_cluster/lc_3/in_1

End 

Net : comm_rx_buf_3
T_19_15_wire_logic_cluster/lc_4/out
T_19_15_lc_trk_g2_4
T_19_15_wire_logic_cluster/lc_3/in_1

T_19_15_wire_logic_cluster/lc_4/out
T_19_13_sp4_v_t_37
T_16_17_sp4_h_l_0
T_18_17_lc_trk_g3_5
T_18_17_wire_logic_cluster/lc_2/in_0

T_19_15_wire_logic_cluster/lc_4/out
T_18_15_sp4_h_l_0
T_21_11_sp4_v_t_43
T_21_14_lc_trk_g1_3
T_21_14_wire_logic_cluster/lc_5/in_1

T_19_15_wire_logic_cluster/lc_4/out
T_19_13_sp4_v_t_37
T_19_17_sp4_v_t_37
T_19_20_lc_trk_g0_5
T_19_20_wire_logic_cluster/lc_0/in_1

T_19_15_wire_logic_cluster/lc_4/out
T_19_13_sp4_v_t_37
T_19_17_sp4_v_t_37
T_20_17_sp4_h_l_5
T_22_17_lc_trk_g2_0
T_22_17_wire_logic_cluster/lc_5/in_1

T_19_15_wire_logic_cluster/lc_4/out
T_19_13_sp4_v_t_37
T_16_13_sp4_h_l_0
T_20_13_sp4_h_l_8
T_22_13_lc_trk_g3_5
T_22_13_wire_logic_cluster/lc_5/in_1

T_19_15_wire_logic_cluster/lc_4/out
T_18_15_sp4_h_l_0
T_21_15_sp4_v_t_37
T_21_19_lc_trk_g0_0
T_21_19_wire_logic_cluster/lc_5/in_1

T_19_15_wire_logic_cluster/lc_4/out
T_18_15_sp4_h_l_0
T_21_15_sp4_v_t_37
T_21_19_sp4_v_t_37
T_21_20_lc_trk_g3_5
T_21_20_wire_logic_cluster/lc_7/in_3

T_19_15_wire_logic_cluster/lc_4/out
T_19_13_sp4_v_t_37
T_16_17_sp4_h_l_0
T_12_17_sp4_h_l_8
T_11_17_sp4_v_t_45
T_10_20_lc_trk_g3_5
T_10_20_wire_logic_cluster/lc_1/in_3

End 

Net : buf_adcdata_vdc_20
T_15_11_wire_logic_cluster/lc_5/out
T_15_11_lc_trk_g1_5
T_15_11_wire_logic_cluster/lc_5/in_1

T_15_11_wire_logic_cluster/lc_5/out
T_16_10_sp4_v_t_43
T_17_14_sp4_h_l_0
T_16_14_lc_trk_g0_0
T_16_14_wire_logic_cluster/lc_2/in_0

End 

Net : comm_rx_buf_5
T_19_15_wire_logic_cluster/lc_2/out
T_19_15_lc_trk_g2_2
T_19_15_wire_logic_cluster/lc_1/in_1

T_19_15_wire_logic_cluster/lc_2/out
T_18_16_lc_trk_g1_2
T_18_16_wire_logic_cluster/lc_6/in_1

T_19_15_wire_logic_cluster/lc_2/out
T_19_15_sp4_h_l_9
T_22_11_sp4_v_t_38
T_21_14_lc_trk_g2_6
T_21_14_wire_logic_cluster/lc_3/in_1

T_19_15_wire_logic_cluster/lc_2/out
T_19_15_sp4_h_l_9
T_22_15_sp4_v_t_39
T_22_17_lc_trk_g3_2
T_22_17_input_2_3
T_22_17_wire_logic_cluster/lc_3/in_2

T_19_15_wire_logic_cluster/lc_2/out
T_19_15_sp4_h_l_9
T_22_11_sp4_v_t_38
T_22_13_lc_trk_g3_3
T_22_13_wire_logic_cluster/lc_3/in_1

T_19_15_wire_logic_cluster/lc_2/out
T_17_15_sp4_h_l_1
T_16_15_sp4_v_t_42
T_16_17_lc_trk_g3_7
T_16_17_wire_logic_cluster/lc_5/in_1

T_19_15_wire_logic_cluster/lc_2/out
T_17_15_sp4_h_l_1
T_16_15_sp4_v_t_42
T_16_18_lc_trk_g0_2
T_16_18_wire_logic_cluster/lc_6/in_0

T_19_15_wire_logic_cluster/lc_2/out
T_19_15_sp4_h_l_9
T_22_15_sp4_v_t_39
T_21_19_lc_trk_g1_2
T_21_19_input_2_3
T_21_19_wire_logic_cluster/lc_3/in_2

T_19_15_wire_logic_cluster/lc_2/out
T_19_15_sp4_h_l_9
T_22_15_sp4_v_t_39
T_23_19_sp4_h_l_2
T_23_19_lc_trk_g0_7
T_23_19_input_2_5
T_23_19_wire_logic_cluster/lc_5/in_2

End 

Net : buf_adcdata_vdc_17
T_15_11_wire_logic_cluster/lc_3/out
T_15_11_lc_trk_g1_3
T_15_11_wire_logic_cluster/lc_3/in_1

T_15_11_wire_logic_cluster/lc_3/out
T_15_10_sp12_v_t_22
T_15_9_sp4_v_t_46
T_15_13_sp4_v_t_46
T_12_17_sp4_h_l_11
T_12_17_lc_trk_g1_6
T_12_17_wire_logic_cluster/lc_1/in_0

End 

Net : buf_adcdata_vdc_13
T_15_11_wire_logic_cluster/lc_1/out
T_15_11_lc_trk_g3_1
T_15_11_wire_logic_cluster/lc_1/in_1

T_15_11_wire_logic_cluster/lc_1/out
T_16_11_sp4_h_l_2
T_15_11_sp4_v_t_39
T_15_15_sp4_v_t_39
T_14_17_lc_trk_g0_2
T_14_17_wire_logic_cluster/lc_5/in_3

End 

Net : buf_adcdata_vdc_7
T_14_14_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g3_1
T_14_14_wire_logic_cluster/lc_1/in_1

T_14_14_wire_logic_cluster/lc_1/out
T_10_14_sp12_h_l_1
T_9_14_sp12_v_t_22
T_9_18_lc_trk_g2_1
T_9_18_wire_logic_cluster/lc_1/in_0

End 

Net : adress_4
T_9_13_wire_logic_cluster/lc_3/out
T_9_13_lc_trk_g1_3
T_9_13_wire_logic_cluster/lc_3/in_1

T_9_13_wire_logic_cluster/lc_3/out
T_9_13_lc_trk_g1_3
T_9_13_input_2_4
T_9_13_wire_logic_cluster/lc_4/in_2

End 

Net : RTD.cfg_tmp_1
T_11_13_wire_logic_cluster/lc_0/out
T_11_13_lc_trk_g0_0
T_11_13_wire_logic_cluster/lc_1/in_1

End 

Net : buf_readRTD_0
T_10_16_wire_logic_cluster/lc_3/out
T_10_16_lc_trk_g1_3
T_10_16_wire_logic_cluster/lc_3/in_1

T_10_16_wire_logic_cluster/lc_3/out
T_11_16_sp4_h_l_6
T_15_16_sp4_h_l_6
T_18_16_sp4_v_t_46
T_19_20_sp4_h_l_11
T_20_20_lc_trk_g3_3
T_20_20_wire_logic_cluster/lc_6/in_0

End 

Net : buf_readRTD_13
T_10_16_wire_logic_cluster/lc_0/out
T_10_16_lc_trk_g1_0
T_10_16_wire_logic_cluster/lc_0/in_1

T_10_16_wire_logic_cluster/lc_0/out
T_9_16_sp4_h_l_8
T_13_16_sp4_h_l_4
T_17_16_sp4_h_l_4
T_17_16_lc_trk_g1_1
T_17_16_wire_logic_cluster/lc_7/in_1

End 

Net : cmd_rdadctmp_19
T_12_24_wire_logic_cluster/lc_0/out
T_12_24_lc_trk_g1_0
T_12_24_wire_logic_cluster/lc_0/in_1

T_12_24_wire_logic_cluster/lc_0/out
T_12_24_lc_trk_g1_0
T_12_24_wire_logic_cluster/lc_4/in_1

T_12_24_wire_logic_cluster/lc_0/out
T_13_24_lc_trk_g0_0
T_13_24_wire_logic_cluster/lc_1/in_1

End 

Net : read_buf_15
T_9_15_wire_logic_cluster/lc_3/out
T_9_15_lc_trk_g1_3
T_9_15_wire_logic_cluster/lc_3/in_1

T_9_15_wire_logic_cluster/lc_3/out
T_9_15_lc_trk_g1_3
T_9_15_input_2_4
T_9_15_wire_logic_cluster/lc_4/in_2

End 

Net : cmd_rdadctmp_1_adj_1491
T_9_19_wire_logic_cluster/lc_6/out
T_9_19_lc_trk_g1_6
T_9_19_wire_logic_cluster/lc_6/in_1

T_9_19_wire_logic_cluster/lc_6/out
T_9_19_lc_trk_g1_6
T_9_19_input_2_7
T_9_19_wire_logic_cluster/lc_7/in_2

End 

Net : read_buf_7
T_10_16_wire_logic_cluster/lc_7/out
T_10_16_lc_trk_g3_7
T_10_16_wire_logic_cluster/lc_7/in_1

T_10_16_wire_logic_cluster/lc_7/out
T_10_16_lc_trk_g3_7
T_10_16_wire_logic_cluster/lc_1/in_3

T_10_16_wire_logic_cluster/lc_7/out
T_10_15_lc_trk_g1_7
T_10_15_wire_logic_cluster/lc_7/in_1

End 

Net : cmd_rdadctmp_12
T_11_19_wire_logic_cluster/lc_0/out
T_11_19_lc_trk_g1_0
T_11_19_wire_logic_cluster/lc_0/in_1

T_11_19_wire_logic_cluster/lc_0/out
T_10_19_lc_trk_g2_0
T_10_19_input_2_6
T_10_19_wire_logic_cluster/lc_6/in_2

T_11_19_wire_logic_cluster/lc_0/out
T_10_19_lc_trk_g2_0
T_10_19_wire_logic_cluster/lc_7/in_3

End 

Net : DDS_MOSI1
T_11_16_wire_logic_cluster/lc_2/out
T_11_16_lc_trk_g1_2
T_11_16_wire_logic_cluster/lc_2/in_1

T_11_16_wire_logic_cluster/lc_2/out
T_11_6_sp12_v_t_23
T_11_0_span12_vert_11
T_11_0_lc_trk_g0_3
T_11_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : cmd_rdadctmp_6
T_11_24_wire_logic_cluster/lc_1/out
T_11_24_lc_trk_g3_1
T_11_24_wire_logic_cluster/lc_1/in_1

T_11_24_wire_logic_cluster/lc_1/out
T_11_24_lc_trk_g3_1
T_11_24_input_2_0
T_11_24_wire_logic_cluster/lc_0/in_2

End 

Net : buf_readRTD_7
T_10_16_wire_logic_cluster/lc_1/out
T_10_16_lc_trk_g0_1
T_10_16_input_2_1
T_10_16_wire_logic_cluster/lc_1/in_2

T_10_16_wire_logic_cluster/lc_1/out
T_9_16_sp4_h_l_10
T_13_16_sp4_h_l_6
T_12_16_sp4_v_t_37
T_12_20_sp4_v_t_37
T_11_21_lc_trk_g2_5
T_11_21_wire_logic_cluster/lc_3/in_0

End 

Net : cmd_rdadctmp_30
T_12_23_wire_logic_cluster/lc_7/out
T_12_23_lc_trk_g2_7
T_12_23_input_2_7
T_12_23_wire_logic_cluster/lc_7/in_2

T_12_23_wire_logic_cluster/lc_7/out
T_13_24_lc_trk_g3_7
T_13_24_wire_logic_cluster/lc_7/in_3

T_12_23_wire_logic_cluster/lc_7/out
T_12_22_lc_trk_g0_7
T_12_22_wire_logic_cluster/lc_4/in_3

End 

Net : adress_6
T_9_13_wire_logic_cluster/lc_5/out
T_10_14_lc_trk_g3_5
T_10_14_input_2_0
T_10_14_wire_logic_cluster/lc_0/in_2

T_9_13_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g3_5
T_9_13_wire_logic_cluster/lc_5/in_3

End 

Net : buf_readRTD_1
T_10_16_wire_logic_cluster/lc_5/out
T_10_16_lc_trk_g0_5
T_10_16_input_2_5
T_10_16_wire_logic_cluster/lc_5/in_2

T_10_16_wire_logic_cluster/lc_5/out
T_10_15_sp4_v_t_42
T_11_15_sp4_h_l_7
T_14_15_sp4_v_t_42
T_14_17_lc_trk_g3_7
T_14_17_input_2_4
T_14_17_wire_logic_cluster/lc_4/in_2

End 

Net : buf_adcdata_vdc_21
T_15_11_wire_logic_cluster/lc_4/out
T_15_11_lc_trk_g0_4
T_15_11_input_2_4
T_15_11_wire_logic_cluster/lc_4/in_2

T_15_11_wire_logic_cluster/lc_4/out
T_15_10_sp4_v_t_40
T_16_14_sp4_h_l_5
T_15_14_sp4_v_t_46
T_14_16_lc_trk_g0_0
T_14_16_wire_logic_cluster/lc_6/in_0

End 

Net : buf_adcdata_vdc_12
T_14_14_wire_logic_cluster/lc_0/out
T_14_14_lc_trk_g0_0
T_14_14_input_2_0
T_14_14_wire_logic_cluster/lc_0/in_2

T_14_14_wire_logic_cluster/lc_0/out
T_15_14_sp4_h_l_0
T_14_14_sp4_v_t_43
T_14_18_lc_trk_g1_6
T_14_18_wire_logic_cluster/lc_3/in_0

End 

Net : cmd_rdadctmp_4
T_11_24_wire_logic_cluster/lc_5/out
T_11_24_lc_trk_g1_5
T_11_24_input_2_6
T_11_24_wire_logic_cluster/lc_6/in_2

T_11_24_wire_logic_cluster/lc_5/out
T_11_24_lc_trk_g1_5
T_11_24_wire_logic_cluster/lc_5/in_3

End 

Net : cmd_rdadctmp_31_adj_1461
T_10_18_wire_logic_cluster/lc_5/out
T_9_18_lc_trk_g2_5
T_9_18_input_2_7
T_9_18_wire_logic_cluster/lc_7/in_2

T_10_18_wire_logic_cluster/lc_5/out
T_10_18_lc_trk_g1_5
T_10_18_wire_logic_cluster/lc_5/in_3

End 

Net : buf_adcdata_vdc_23
T_13_14_wire_logic_cluster/lc_6/out
T_13_14_lc_trk_g2_6
T_13_14_input_2_6
T_13_14_wire_logic_cluster/lc_6/in_2

T_13_14_wire_logic_cluster/lc_6/out
T_14_15_lc_trk_g2_6
T_14_15_wire_logic_cluster/lc_3/in_1

End 

Net : buf_adcdata_vdc_22
T_13_14_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g2_2
T_13_14_input_2_2
T_13_14_wire_logic_cluster/lc_2/in_2

T_13_14_wire_logic_cluster/lc_2/out
T_13_14_sp4_h_l_9
T_9_14_sp4_h_l_5
T_12_14_sp4_v_t_40
T_11_17_lc_trk_g3_0
T_11_17_input_2_1
T_11_17_wire_logic_cluster/lc_1/in_2

End 

Net : SIG_DDS.tmp_buf_2
T_15_24_wire_logic_cluster/lc_2/out
T_15_24_lc_trk_g2_2
T_15_24_input_2_4
T_15_24_wire_logic_cluster/lc_4/in_2

End 

Net : buf_adcdata_vdc_4
T_13_14_wire_logic_cluster/lc_4/out
T_13_14_lc_trk_g0_4
T_13_14_input_2_4
T_13_14_wire_logic_cluster/lc_4/in_2

T_13_14_wire_logic_cluster/lc_4/out
T_11_14_sp4_h_l_5
T_10_14_sp4_v_t_46
T_10_18_lc_trk_g1_3
T_10_18_wire_logic_cluster/lc_2/in_0

End 

Net : buf_adcdata_vdc_14
T_14_14_wire_logic_cluster/lc_5/out
T_14_14_lc_trk_g2_5
T_14_14_input_2_5
T_14_14_wire_logic_cluster/lc_5/in_2

T_14_14_wire_logic_cluster/lc_5/out
T_13_14_sp4_h_l_2
T_17_14_sp4_h_l_2
T_16_14_sp4_v_t_45
T_16_18_sp4_v_t_46
T_16_19_lc_trk_g2_6
T_16_19_wire_logic_cluster/lc_4/in_0

End 

Net : SIG_DDS.tmp_buf_4
T_15_24_wire_logic_cluster/lc_5/out
T_15_24_lc_trk_g1_5
T_15_24_input_2_6
T_15_24_wire_logic_cluster/lc_6/in_2

End 

Net : SIG_DDS.tmp_buf_3
T_15_24_wire_logic_cluster/lc_4/out
T_15_24_lc_trk_g1_4
T_15_24_input_2_5
T_15_24_wire_logic_cluster/lc_5/in_2

End 

Net : CLK_DDS.tmp_buf_11
T_11_20_wire_logic_cluster/lc_1/out
T_11_20_lc_trk_g3_1
T_11_20_input_2_2
T_11_20_wire_logic_cluster/lc_2/in_2

End 

Net : SIG_DDS.tmp_buf_0
T_15_24_wire_logic_cluster/lc_0/out
T_15_24_lc_trk_g3_0
T_15_24_input_2_1
T_15_24_wire_logic_cluster/lc_1/in_2

End 

Net : buf_adcdata_vdc_5
T_13_14_wire_logic_cluster/lc_5/out
T_13_14_lc_trk_g2_5
T_13_14_input_2_5
T_13_14_wire_logic_cluster/lc_5/in_2

T_13_14_wire_logic_cluster/lc_5/out
T_13_12_sp4_v_t_39
T_13_16_sp4_v_t_40
T_12_17_lc_trk_g3_0
T_12_17_wire_logic_cluster/lc_4/in_1

End 

Net : read_buf_4
T_9_16_wire_logic_cluster/lc_4/out
T_9_16_lc_trk_g0_4
T_9_16_input_2_4
T_9_16_wire_logic_cluster/lc_4/in_2

T_9_16_wire_logic_cluster/lc_4/out
T_9_16_lc_trk_g0_4
T_9_16_input_2_0
T_9_16_wire_logic_cluster/lc_0/in_2

T_9_16_wire_logic_cluster/lc_4/out
T_9_16_lc_trk_g0_4
T_9_16_wire_logic_cluster/lc_3/in_3

End 

Net : buf_adcdata_vdc_18
T_12_10_wire_logic_cluster/lc_4/out
T_12_10_lc_trk_g0_4
T_12_10_input_2_4
T_12_10_wire_logic_cluster/lc_4/in_2

T_12_10_wire_logic_cluster/lc_4/out
T_13_10_sp12_h_l_0
T_12_10_sp12_v_t_23
T_12_14_sp4_v_t_41
T_12_17_lc_trk_g0_1
T_12_17_wire_logic_cluster/lc_0/in_1

End 

Net : SIG_DDS.tmp_buf_1
T_15_24_wire_logic_cluster/lc_1/out
T_15_24_lc_trk_g1_1
T_15_24_input_2_2
T_15_24_wire_logic_cluster/lc_2/in_2

End 

Net : cmd_rdadctmp_2
T_12_24_wire_logic_cluster/lc_2/out
T_12_24_lc_trk_g0_2
T_12_24_input_2_2
T_12_24_wire_logic_cluster/lc_2/in_2

T_12_24_wire_logic_cluster/lc_2/out
T_11_24_lc_trk_g3_2
T_11_24_wire_logic_cluster/lc_2/in_3

End 

Net : CLK_DDS.tmp_buf_10
T_11_20_wire_logic_cluster/lc_0/out
T_11_20_lc_trk_g1_0
T_11_20_input_2_1
T_11_20_wire_logic_cluster/lc_1/in_2

End 

Net : SIG_DDS.tmp_buf_12
T_15_23_wire_logic_cluster/lc_2/out
T_15_23_lc_trk_g3_2
T_15_23_input_2_3
T_15_23_wire_logic_cluster/lc_3/in_2

End 

Net : CLK_DDS.tmp_buf_0
T_12_20_wire_logic_cluster/lc_0/out
T_12_20_lc_trk_g1_0
T_12_20_input_2_1
T_12_20_wire_logic_cluster/lc_1/in_2

End 

Net : buf_adcdata_vdc_3
T_11_11_wire_logic_cluster/lc_0/out
T_11_11_lc_trk_g0_0
T_11_11_input_2_0
T_11_11_wire_logic_cluster/lc_0/in_2

T_11_11_wire_logic_cluster/lc_0/out
T_11_7_sp12_v_t_23
T_11_15_lc_trk_g3_0
T_11_15_wire_logic_cluster/lc_4/in_1

End 

Net : SIG_DDS.tmp_buf_13
T_15_23_wire_logic_cluster/lc_3/out
T_15_23_lc_trk_g1_3
T_15_23_input_2_4
T_15_23_wire_logic_cluster/lc_4/in_2

End 

Net : buf_adcdata_vdc_6
T_13_13_wire_logic_cluster/lc_2/out
T_13_13_lc_trk_g0_2
T_13_13_input_2_2
T_13_13_wire_logic_cluster/lc_2/in_2

T_13_13_wire_logic_cluster/lc_2/out
T_14_13_sp4_h_l_4
T_13_13_sp4_v_t_47
T_10_17_sp4_h_l_3
T_9_17_lc_trk_g1_3
T_9_17_wire_logic_cluster/lc_4/in_0

End 

Net : DDS_SCK1
T_14_15_wire_logic_cluster/lc_1/out
T_14_15_lc_trk_g0_1
T_14_15_input_2_1
T_14_15_wire_logic_cluster/lc_1/in_2

T_14_15_wire_logic_cluster/lc_1/out
T_14_4_sp12_v_t_22
T_3_4_sp12_h_l_1
T_9_4_sp4_h_l_6
T_8_0_span4_vert_43
T_8_0_lc_trk_g1_3
T_8_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : VAC_SCLK
T_10_21_wire_logic_cluster/lc_2/out
T_10_21_lc_trk_g0_2
T_10_21_input_2_2
T_10_21_wire_logic_cluster/lc_2/in_2

T_10_21_wire_logic_cluster/lc_2/out
T_8_21_sp4_h_l_1
T_4_21_sp4_h_l_9
T_0_21_span4_horz_13
T_0_21_span4_vert_t_14
T_0_22_lc_trk_g1_6
T_0_22_wire_io_cluster/io_1/D_OUT_0

End 

Net : SIG_DDS.tmp_buf_9
T_15_23_wire_logic_cluster/lc_6/out
T_15_23_lc_trk_g2_6
T_15_23_input_2_0
T_15_23_wire_logic_cluster/lc_0/in_2

End 

Net : buf_adcdata_vdc_10
T_13_14_wire_logic_cluster/lc_0/out
T_13_14_lc_trk_g2_0
T_13_14_input_2_0
T_13_14_wire_logic_cluster/lc_0/in_2

T_13_14_wire_logic_cluster/lc_0/out
T_14_11_sp4_v_t_41
T_14_15_sp4_v_t_41
T_14_17_lc_trk_g2_4
T_14_17_wire_logic_cluster/lc_0/in_0

End 

Net : IAC_SCLK
T_12_25_wire_logic_cluster/lc_4/out
T_12_25_lc_trk_g0_4
T_12_25_input_2_4
T_12_25_wire_logic_cluster/lc_4/in_2

T_12_25_wire_logic_cluster/lc_4/out
T_10_25_sp4_h_l_5
T_9_25_sp4_v_t_46
T_9_29_sp4_v_t_42
T_5_33_span4_horz_r_1
T_7_33_lc_trk_g1_1
T_7_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : DDS_SCK
T_18_24_wire_logic_cluster/lc_0/out
T_18_24_lc_trk_g2_0
T_18_24_input_2_0
T_18_24_wire_logic_cluster/lc_0/in_2

T_18_24_wire_logic_cluster/lc_0/out
T_18_20_sp12_v_t_23
T_19_32_sp12_h_l_0
T_28_32_sp4_h_l_11
T_31_32_sp4_v_t_41
T_31_33_lc_trk_g1_1
T_31_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : buf_adcdata_vdc_11
T_14_14_wire_logic_cluster/lc_6/out
T_14_14_lc_trk_g2_6
T_14_14_input_2_6
T_14_14_wire_logic_cluster/lc_6/in_2

T_14_14_wire_logic_cluster/lc_6/out
T_14_14_sp4_h_l_1
T_18_14_sp4_h_l_9
T_17_14_sp4_v_t_44
T_17_16_lc_trk_g2_1
T_17_16_wire_logic_cluster/lc_3/in_0

End 

Net : SIG_DDS.tmp_buf_5
T_15_24_wire_logic_cluster/lc_6/out
T_15_24_lc_trk_g1_6
T_15_24_input_2_7
T_15_24_wire_logic_cluster/lc_7/in_2

End 

Net : CLK_DDS.tmp_buf_9
T_11_20_wire_logic_cluster/lc_6/out
T_11_20_lc_trk_g2_6
T_11_20_input_2_0
T_11_20_wire_logic_cluster/lc_0/in_2

End 

Net : CLK_DDS.tmp_buf_8
T_11_20_wire_logic_cluster/lc_7/out
T_11_20_lc_trk_g1_7
T_11_20_input_2_6
T_11_20_wire_logic_cluster/lc_6/in_2

End 

Net : SIG_DDS.tmp_buf_11
T_15_23_wire_logic_cluster/lc_1/out
T_15_23_lc_trk_g3_1
T_15_23_input_2_2
T_15_23_wire_logic_cluster/lc_2/in_2

End 

Net : CLK_DDS.tmp_buf_6
T_12_20_wire_logic_cluster/lc_6/out
T_12_20_lc_trk_g1_6
T_12_20_input_2_7
T_12_20_wire_logic_cluster/lc_7/in_2

End 

Net : CLK_DDS.tmp_buf_5
T_12_20_wire_logic_cluster/lc_5/out
T_12_20_lc_trk_g1_5
T_12_20_input_2_6
T_12_20_wire_logic_cluster/lc_6/in_2

End 

Net : CLK_DDS.tmp_buf_4
T_12_20_wire_logic_cluster/lc_4/out
T_12_20_lc_trk_g3_4
T_12_20_input_2_5
T_12_20_wire_logic_cluster/lc_5/in_2

End 

Net : CLK_DDS.tmp_buf_3
T_12_20_wire_logic_cluster/lc_3/out
T_12_20_lc_trk_g3_3
T_12_20_input_2_4
T_12_20_wire_logic_cluster/lc_4/in_2

End 

Net : CLK_DDS.tmp_buf_2
T_12_20_wire_logic_cluster/lc_2/out
T_12_20_lc_trk_g3_2
T_12_20_input_2_3
T_12_20_wire_logic_cluster/lc_3/in_2

End 

Net : CLK_DDS.tmp_buf_14
T_11_20_wire_logic_cluster/lc_4/out
T_11_20_lc_trk_g3_4
T_11_20_input_2_5
T_11_20_wire_logic_cluster/lc_5/in_2

End 

Net : SIG_DDS.tmp_buf_10
T_15_23_wire_logic_cluster/lc_0/out
T_15_23_lc_trk_g1_0
T_15_23_input_2_1
T_15_23_wire_logic_cluster/lc_1/in_2

End 

Net : read_buf_6
T_9_16_wire_logic_cluster/lc_1/out
T_10_13_sp4_v_t_43
T_9_15_lc_trk_g0_6
T_9_15_input_2_0
T_9_15_wire_logic_cluster/lc_0/in_2

T_9_16_wire_logic_cluster/lc_1/out
T_9_16_lc_trk_g1_1
T_9_16_wire_logic_cluster/lc_1/in_3

T_9_16_wire_logic_cluster/lc_1/out
T_10_16_lc_trk_g1_1
T_10_16_wire_logic_cluster/lc_7/in_3

End 

Net : buf_adcdata_vdc_16
T_13_9_wire_logic_cluster/lc_0/out
T_13_9_lc_trk_g2_0
T_13_9_input_2_0
T_13_9_wire_logic_cluster/lc_0/in_2

T_13_9_wire_logic_cluster/lc_0/out
T_13_6_sp4_v_t_40
T_13_10_sp4_v_t_40
T_13_14_sp4_v_t_36
T_13_16_lc_trk_g2_1
T_13_16_wire_logic_cluster/lc_1/in_0

End 

Net : read_buf_8
T_10_15_wire_logic_cluster/lc_7/out
T_10_15_lc_trk_g2_7
T_10_15_input_2_7
T_10_15_wire_logic_cluster/lc_7/in_2

T_10_15_wire_logic_cluster/lc_7/out
T_10_15_lc_trk_g2_7
T_10_15_input_2_1
T_10_15_wire_logic_cluster/lc_1/in_2

T_10_15_wire_logic_cluster/lc_7/out
T_10_15_lc_trk_g2_7
T_10_15_input_2_5
T_10_15_wire_logic_cluster/lc_5/in_2

End 

Net : RTD.cfg_tmp_2
T_11_13_wire_logic_cluster/lc_1/out
T_11_13_lc_trk_g3_1
T_11_13_input_2_2
T_11_13_wire_logic_cluster/lc_2/in_2

End 

Net : comm_rx_buf_1
T_19_15_wire_logic_cluster/lc_6/out
T_19_15_lc_trk_g2_6
T_19_15_wire_logic_cluster/lc_5/in_3

T_19_15_wire_logic_cluster/lc_6/out
T_20_14_sp4_v_t_45
T_20_17_lc_trk_g0_5
T_20_17_wire_logic_cluster/lc_6/in_3

T_19_15_wire_logic_cluster/lc_6/out
T_20_14_sp4_v_t_45
T_20_10_sp4_v_t_46
T_21_14_sp4_h_l_5
T_21_14_lc_trk_g0_0
T_21_14_wire_logic_cluster/lc_7/in_1

T_19_15_wire_logic_cluster/lc_6/out
T_19_13_sp4_v_t_41
T_20_17_sp4_h_l_4
T_22_17_lc_trk_g3_1
T_22_17_wire_logic_cluster/lc_7/in_1

T_19_15_wire_logic_cluster/lc_6/out
T_19_13_sp4_v_t_41
T_16_13_sp4_h_l_4
T_20_13_sp4_h_l_7
T_22_13_lc_trk_g2_2
T_22_13_wire_logic_cluster/lc_7/in_3

T_19_15_wire_logic_cluster/lc_6/out
T_18_15_sp12_h_l_0
T_19_15_sp4_h_l_3
T_22_15_sp4_v_t_45
T_21_19_lc_trk_g2_0
T_21_19_wire_logic_cluster/lc_7/in_1

T_19_15_wire_logic_cluster/lc_6/out
T_19_13_sp4_v_t_41
T_19_17_sp4_v_t_42
T_20_21_sp4_h_l_1
T_20_21_lc_trk_g1_4
T_20_21_wire_logic_cluster/lc_6/in_3

T_19_15_wire_logic_cluster/lc_6/out
T_18_15_sp12_h_l_0
T_19_15_sp4_h_l_3
T_22_15_sp4_v_t_45
T_19_19_sp4_h_l_1
T_15_19_sp4_h_l_1
T_11_19_sp4_h_l_4
T_12_19_lc_trk_g2_4
T_12_19_input_2_0
T_12_19_wire_logic_cluster/lc_0/in_2

T_19_15_wire_logic_cluster/lc_6/out
T_20_14_sp4_v_t_45
T_20_10_sp4_v_t_46
T_21_14_sp4_h_l_5
T_17_14_sp4_h_l_5
T_13_14_sp4_h_l_8
T_12_14_sp4_v_t_39
T_11_18_lc_trk_g1_2
T_11_18_input_2_3
T_11_18_wire_logic_cluster/lc_3/in_2

End 

Net : DDS_MOSI
T_18_24_wire_logic_cluster/lc_1/out
T_18_24_lc_trk_g3_1
T_18_24_wire_logic_cluster/lc_1/in_3

T_18_24_wire_logic_cluster/lc_1/out
T_18_21_sp12_v_t_22
T_19_21_sp12_h_l_1
T_30_21_sp12_v_t_22
T_30_33_lc_trk_g0_1
T_30_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : SIG_DDS.tmp_buf_14
T_15_23_wire_logic_cluster/lc_4/out
T_15_23_lc_trk_g0_4
T_15_23_wire_logic_cluster/lc_5/in_3

End 

Net : buf_adcdata_vdc_9
T_13_13_wire_logic_cluster/lc_1/out
T_13_13_lc_trk_g3_1
T_13_13_wire_logic_cluster/lc_1/in_3

T_13_13_wire_logic_cluster/lc_1/out
T_13_13_sp4_h_l_7
T_12_13_sp4_v_t_42
T_11_16_lc_trk_g3_2
T_11_16_wire_logic_cluster/lc_1/in_0

End 

Net : buf_adcdata_vdc_1
T_16_12_wire_logic_cluster/lc_4/out
T_16_12_lc_trk_g1_4
T_16_12_wire_logic_cluster/lc_4/in_3

T_16_12_wire_logic_cluster/lc_4/out
T_16_10_sp4_v_t_37
T_16_14_sp4_v_t_38
T_16_17_lc_trk_g1_6
T_16_17_wire_logic_cluster/lc_1/in_0

End 

Net : buf_readRTD_5
T_9_17_wire_logic_cluster/lc_2/out
T_9_17_lc_trk_g3_2
T_9_17_wire_logic_cluster/lc_2/in_3

T_9_17_wire_logic_cluster/lc_2/out
T_4_17_sp12_h_l_0
T_14_17_lc_trk_g1_7
T_14_17_wire_logic_cluster/lc_6/in_0

End 

Net : RTD.cfg_tmp_5
T_11_13_wire_logic_cluster/lc_4/out
T_11_13_lc_trk_g2_4
T_11_13_wire_logic_cluster/lc_5/in_3

End 

Net : RTD.cfg_tmp_0
T_11_13_wire_logic_cluster/lc_7/out
T_11_13_lc_trk_g0_7
T_11_13_wire_logic_cluster/lc_0/in_3

End 

Net : RTD.cfg_tmp_6
T_11_13_wire_logic_cluster/lc_5/out
T_11_13_lc_trk_g2_5
T_11_13_wire_logic_cluster/lc_6/in_3

End 

Net : comm_spi.data_tx_7__N_829
T_24_16_wire_logic_cluster/lc_3/out
T_24_15_sp12_v_t_22
T_24_17_lc_trk_g3_5
T_24_17_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_810
T_23_11_wire_logic_cluster/lc_2/out
T_23_9_sp12_v_t_23
T_23_11_lc_trk_g2_4
T_23_11_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.n14812
T_20_9_wire_logic_cluster/lc_0/out
T_21_8_lc_trk_g3_0
T_21_8_wire_logic_cluster/lc_4/in_1

End 

Net : comm_spi.n14813
T_20_8_wire_logic_cluster/lc_0/out
T_21_8_lc_trk_g0_0
T_21_8_wire_logic_cluster/lc_4/in_0

End 

Net : comm_spi.data_tx_7__N_809
T_24_16_wire_logic_cluster/lc_4/out
T_24_14_sp4_v_t_37
T_21_14_sp4_h_l_6
T_17_14_sp4_h_l_6
T_20_10_sp4_v_t_37
T_20_13_lc_trk_g1_5
T_20_13_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_808
T_23_18_wire_logic_cluster/lc_4/out
T_23_17_lc_trk_g0_4
T_23_17_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.n14818
T_19_9_wire_logic_cluster/lc_6/out
T_20_9_lc_trk_g0_6
T_20_9_wire_logic_cluster/lc_0/in_0

T_19_9_wire_logic_cluster/lc_6/out
T_20_8_lc_trk_g2_6
T_20_8_wire_logic_cluster/lc_0/in_0

End 

Net : comm_spi.n14819
T_18_8_wire_logic_cluster/lc_0/out
T_18_8_sp4_h_l_5
T_20_8_lc_trk_g3_0
T_20_8_wire_logic_cluster/lc_0/in_1

T_18_8_wire_logic_cluster/lc_0/out
T_18_8_sp4_h_l_5
T_21_8_sp4_v_t_40
T_20_9_lc_trk_g3_0
T_20_9_wire_logic_cluster/lc_0/in_1

End 

Net : comm_spi.data_tx_7__N_807
T_17_14_wire_logic_cluster/lc_2/out
T_18_11_sp4_v_t_45
T_15_15_sp4_h_l_8
T_17_15_lc_trk_g3_5
T_17_15_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.DOUT_7__N_787
T_19_10_wire_logic_cluster/lc_5/out
T_18_10_sp4_h_l_2
T_17_10_sp4_v_t_45
T_17_6_sp4_v_t_45
T_17_9_lc_trk_g1_5
T_17_9_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_832
T_26_17_wire_logic_cluster/lc_3/out
T_27_16_sp4_v_t_39
T_27_12_sp4_v_t_40
T_26_16_lc_trk_g1_5
T_26_16_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.DOUT_7__N_786
T_18_11_wire_logic_cluster/lc_5/out
T_19_9_sp4_v_t_38
T_16_9_sp4_h_l_9
T_16_9_lc_trk_g0_4
T_16_9_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.n23083
T_17_10_wire_logic_cluster/lc_0/out
T_17_10_lc_trk_g0_0
T_17_10_wire_logic_cluster/lc_0/in_0

T_17_10_wire_logic_cluster/lc_0/out
T_18_10_lc_trk_g0_0
T_18_10_wire_logic_cluster/lc_0/in_0

T_17_10_wire_logic_cluster/lc_0/out
T_18_9_lc_trk_g2_0
T_18_9_wire_logic_cluster/lc_0/in_0

End 

Net : comm_spi.n23086
T_21_10_wire_logic_cluster/lc_6/out
T_21_10_lc_trk_g2_6
T_21_10_wire_logic_cluster/lc_6/in_0

End 

Net : comm_spi.n23086_cascade_
T_21_10_wire_logic_cluster/lc_6/ltout
T_21_10_wire_logic_cluster/lc_7/in_2

End 

Net : comm_rx_buf_7
T_19_15_wire_logic_cluster/lc_0/out
T_19_11_sp4_v_t_37
T_19_15_sp4_v_t_38
T_18_17_lc_trk_g1_3
T_18_17_wire_logic_cluster/lc_0/in_0

T_19_15_wire_logic_cluster/lc_0/out
T_19_15_sp4_h_l_5
T_22_11_sp4_v_t_46
T_21_14_lc_trk_g3_6
T_21_14_input_2_1
T_21_14_wire_logic_cluster/lc_1/in_2

T_19_15_wire_logic_cluster/lc_0/out
T_20_12_sp4_v_t_41
T_20_16_sp4_v_t_37
T_20_18_lc_trk_g2_0
T_20_18_wire_logic_cluster/lc_7/in_1

T_19_15_wire_logic_cluster/lc_0/out
T_19_15_sp4_h_l_5
T_18_15_sp4_v_t_46
T_17_17_lc_trk_g2_3
T_17_17_input_2_7
T_17_17_wire_logic_cluster/lc_7/in_2

T_19_15_wire_logic_cluster/lc_0/out
T_19_11_sp4_v_t_37
T_19_15_sp4_v_t_38
T_20_15_sp4_h_l_3
T_23_15_sp4_v_t_38
T_22_17_lc_trk_g1_3
T_22_17_wire_logic_cluster/lc_1/in_3

T_19_15_wire_logic_cluster/lc_0/out
T_19_15_sp4_h_l_5
T_22_11_sp4_v_t_46
T_22_13_lc_trk_g2_3
T_22_13_input_2_1
T_22_13_wire_logic_cluster/lc_1/in_2

T_19_15_wire_logic_cluster/lc_0/out
T_19_11_sp4_v_t_37
T_19_15_sp4_v_t_38
T_20_19_sp4_h_l_9
T_21_19_lc_trk_g3_1
T_21_19_wire_logic_cluster/lc_1/in_1

T_19_15_wire_logic_cluster/lc_0/out
T_20_12_sp4_v_t_41
T_20_16_sp4_v_t_37
T_20_20_sp4_v_t_45
T_20_22_lc_trk_g3_0
T_20_22_wire_logic_cluster/lc_0/in_1

End 

Net : comm_spi.n23095
T_17_14_wire_logic_cluster/lc_6/out
T_17_14_lc_trk_g0_6
T_17_14_wire_logic_cluster/lc_6/in_0

T_17_14_wire_logic_cluster/lc_6/out
T_17_15_lc_trk_g0_6
T_17_15_wire_logic_cluster/lc_0/in_0

T_17_14_wire_logic_cluster/lc_6/out
T_16_13_lc_trk_g2_6
T_16_13_wire_logic_cluster/lc_0/in_0

End 

Net : comm_spi.n23098
T_23_18_wire_logic_cluster/lc_1/out
T_23_18_lc_trk_g3_1
T_23_18_wire_logic_cluster/lc_1/in_3

T_23_18_wire_logic_cluster/lc_1/out
T_24_18_lc_trk_g1_1
T_24_18_wire_logic_cluster/lc_0/in_0

T_23_18_wire_logic_cluster/lc_1/out
T_23_17_lc_trk_g0_1
T_23_17_wire_logic_cluster/lc_0/in_1

End 

Net : comm_spi.data_tx_7__N_835
T_26_15_wire_logic_cluster/lc_1/out
T_26_11_sp4_v_t_39
T_26_7_sp4_v_t_40
T_26_11_lc_trk_g1_5
T_26_11_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.n23101
T_21_12_wire_logic_cluster/lc_4/out
T_21_12_lc_trk_g0_4
T_21_12_wire_logic_cluster/lc_4/in_0

T_21_12_wire_logic_cluster/lc_4/out
T_20_13_lc_trk_g0_4
T_20_13_wire_logic_cluster/lc_0/in_0

T_21_12_wire_logic_cluster/lc_4/out
T_22_12_sp4_h_l_8
T_25_12_sp4_v_t_36
T_24_15_lc_trk_g2_4
T_24_15_wire_logic_cluster/lc_0/in_0

End 

Net : comm_spi.n23104
T_24_16_wire_logic_cluster/lc_5/out
T_24_16_lc_trk_g2_5
T_24_16_wire_logic_cluster/lc_5/in_0

T_24_16_wire_logic_cluster/lc_5/out
T_24_9_sp12_v_t_22
T_24_19_lc_trk_g3_5
T_24_19_wire_logic_cluster/lc_0/in_0

T_24_16_wire_logic_cluster/lc_5/out
T_24_9_sp12_v_t_22
T_24_10_sp4_v_t_44
T_23_11_lc_trk_g3_4
T_23_11_wire_logic_cluster/lc_0/in_1

End 

Net : comm_spi.n23107
T_26_17_wire_logic_cluster/lc_6/out
T_26_17_lc_trk_g3_6
T_26_17_wire_logic_cluster/lc_6/in_3

T_26_17_wire_logic_cluster/lc_6/out
T_25_17_sp4_h_l_4
T_24_17_lc_trk_g0_4
T_24_17_wire_logic_cluster/lc_0/in_0

T_26_17_wire_logic_cluster/lc_6/out
T_25_17_sp4_h_l_4
T_24_13_sp4_v_t_44
T_24_16_lc_trk_g0_4
T_24_16_wire_logic_cluster/lc_0/in_0

End 

Net : comm_spi.n23110
T_26_15_wire_logic_cluster/lc_6/out
T_26_15_lc_trk_g3_6
T_26_15_wire_logic_cluster/lc_6/in_1

T_26_15_wire_logic_cluster/lc_6/out
T_26_16_lc_trk_g1_6
T_26_16_wire_logic_cluster/lc_7/in_0

T_26_15_wire_logic_cluster/lc_6/out
T_26_14_sp4_v_t_44
T_26_17_lc_trk_g0_4
T_26_17_wire_logic_cluster/lc_0/in_0

End 

Net : comm_tx_buf_0
T_21_18_wire_logic_cluster/lc_0/out
T_18_18_sp12_h_l_0
T_23_18_sp4_h_l_7
T_26_18_sp4_v_t_42
T_26_20_lc_trk_g2_7
T_26_20_wire_logic_cluster/lc_5/in_0

T_21_18_wire_logic_cluster/lc_0/out
T_18_18_sp12_h_l_0
T_23_18_sp4_h_l_7
T_26_14_sp4_v_t_36
T_26_15_lc_trk_g2_4
T_26_15_wire_logic_cluster/lc_1/in_3

T_21_18_wire_logic_cluster/lc_0/out
T_18_18_sp12_h_l_0
T_23_18_sp4_h_l_7
T_26_14_sp4_v_t_36
T_26_15_lc_trk_g2_4
T_26_15_wire_logic_cluster/lc_6/in_0

End 

Net : comm_tx_buf_1
T_22_19_wire_logic_cluster/lc_5/out
T_23_19_sp4_h_l_10
T_26_15_sp4_v_t_41
T_26_17_lc_trk_g2_4
T_26_17_wire_logic_cluster/lc_3/in_1

T_22_19_wire_logic_cluster/lc_5/out
T_23_19_sp4_h_l_10
T_26_15_sp4_v_t_41
T_26_17_lc_trk_g2_4
T_26_17_wire_logic_cluster/lc_2/in_0

T_22_19_wire_logic_cluster/lc_5/out
T_23_19_sp4_h_l_10
T_26_15_sp4_v_t_41
T_26_17_lc_trk_g2_4
T_26_17_wire_logic_cluster/lc_6/in_0

End 

Net : comm_tx_buf_2
T_21_17_wire_logic_cluster/lc_1/out
T_21_17_sp4_h_l_7
T_24_13_sp4_v_t_42
T_24_16_lc_trk_g0_2
T_24_16_wire_logic_cluster/lc_3/in_1

T_21_17_wire_logic_cluster/lc_1/out
T_21_17_sp4_h_l_7
T_24_13_sp4_v_t_42
T_24_16_lc_trk_g0_2
T_24_16_wire_logic_cluster/lc_2/in_0

T_21_17_wire_logic_cluster/lc_1/out
T_21_17_sp4_h_l_7
T_24_13_sp4_v_t_42
T_24_16_lc_trk_g0_2
T_24_16_wire_logic_cluster/lc_5/in_1

End 

Net : comm_tx_buf_3
T_21_16_wire_logic_cluster/lc_4/out
T_22_16_sp12_h_l_0
T_21_4_sp12_v_t_23
T_21_12_lc_trk_g3_0
T_21_12_wire_logic_cluster/lc_4/in_1

T_21_16_wire_logic_cluster/lc_4/out
T_22_16_sp12_h_l_0
T_25_16_sp4_h_l_5
T_24_16_sp4_v_t_40
T_23_20_lc_trk_g1_5
T_23_20_wire_logic_cluster/lc_6/in_0

T_21_16_wire_logic_cluster/lc_4/out
T_22_16_sp12_h_l_0
T_25_16_sp4_h_l_5
T_24_16_sp4_v_t_40
T_24_12_sp4_v_t_45
T_24_8_sp4_v_t_46
T_23_11_lc_trk_g3_6
T_23_11_wire_logic_cluster/lc_2/in_3

End 

Net : comm_tx_buf_4
T_20_16_wire_logic_cluster/lc_4/out
T_19_16_sp4_h_l_0
T_23_16_sp4_h_l_3
T_24_16_lc_trk_g3_3
T_24_16_wire_logic_cluster/lc_1/in_1

T_20_16_wire_logic_cluster/lc_4/out
T_19_16_sp4_h_l_0
T_23_16_sp4_h_l_3
T_24_16_lc_trk_g3_3
T_24_16_wire_logic_cluster/lc_4/in_0

T_20_16_wire_logic_cluster/lc_4/out
T_21_14_sp4_v_t_36
T_22_18_sp4_h_l_7
T_23_18_lc_trk_g2_7
T_23_18_wire_logic_cluster/lc_1/in_0

End 

Net : comm_tx_buf_5
T_22_20_wire_logic_cluster/lc_5/out
T_23_16_sp4_v_t_46
T_23_18_lc_trk_g3_3
T_23_18_wire_logic_cluster/lc_0/in_0

T_22_20_wire_logic_cluster/lc_5/out
T_23_16_sp4_v_t_46
T_23_18_lc_trk_g3_3
T_23_18_wire_logic_cluster/lc_4/in_0

T_22_20_wire_logic_cluster/lc_5/out
T_23_18_sp4_v_t_38
T_23_14_sp4_v_t_46
T_20_14_sp4_h_l_5
T_16_14_sp4_h_l_8
T_17_14_lc_trk_g3_0
T_17_14_wire_logic_cluster/lc_6/in_1

End 

Net : comm_tx_buf_6
T_22_20_wire_logic_cluster/lc_2/out
T_22_20_sp4_h_l_9
T_18_20_sp4_h_l_9
T_17_16_sp4_v_t_44
T_17_17_lc_trk_g2_4
T_17_17_wire_logic_cluster/lc_4/in_0

T_22_20_wire_logic_cluster/lc_2/out
T_22_20_sp4_h_l_9
T_18_20_sp4_h_l_9
T_17_16_sp4_v_t_44
T_17_12_sp4_v_t_40
T_17_14_lc_trk_g3_5
T_17_14_wire_logic_cluster/lc_2/in_0

T_22_20_wire_logic_cluster/lc_2/out
T_22_20_sp4_h_l_9
T_18_20_sp4_h_l_9
T_17_16_sp4_v_t_44
T_17_12_sp4_v_t_40
T_17_8_sp4_v_t_45
T_17_10_lc_trk_g3_0
T_17_10_wire_logic_cluster/lc_0/in_1

End 

Net : comm_spi.data_tx_7__N_811
T_24_16_wire_logic_cluster/lc_2/out
T_24_14_sp12_v_t_23
T_24_16_lc_trk_g2_4
T_24_16_wire_logic_cluster/lc_5/s_r

End 

Net : clk_RTD
T_19_16_wire_logic_cluster/lc_0/out
T_19_16_lc_trk_g2_0
T_19_16_wire_logic_cluster/lc_0/in_0

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_12_16_sp4_h_l_8
T_8_16_sp4_h_l_4
T_10_16_lc_trk_g3_1
T_10_16_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_12_16_sp4_h_l_8
T_8_16_sp4_h_l_4
T_10_16_lc_trk_g3_1
T_10_16_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_12_16_sp4_h_l_8
T_8_16_sp4_h_l_4
T_10_16_lc_trk_g3_1
T_10_16_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_12_16_sp4_h_l_8
T_8_16_sp4_h_l_4
T_10_16_lc_trk_g3_1
T_10_16_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_12_16_sp4_h_l_8
T_8_16_sp4_h_l_4
T_10_16_lc_trk_g3_1
T_10_16_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_12_16_sp4_h_l_8
T_8_16_sp4_h_l_4
T_10_16_lc_trk_g3_1
T_10_16_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_12_16_sp4_h_l_8
T_8_16_sp4_h_l_4
T_10_16_lc_trk_g3_1
T_10_16_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_12_16_sp4_h_l_8
T_8_16_sp4_h_l_4
T_10_16_lc_trk_g3_1
T_10_16_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_12_16_sp4_h_l_8
T_8_16_sp4_h_l_11
T_11_12_sp4_v_t_40
T_11_15_lc_trk_g0_0
T_11_15_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_12_16_sp4_h_l_8
T_8_16_sp4_h_l_11
T_11_12_sp4_v_t_40
T_11_15_lc_trk_g0_0
T_11_15_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_18_16_sp4_h_l_8
T_14_16_sp4_h_l_4
T_10_16_sp4_h_l_0
T_9_16_lc_trk_g0_0
T_9_16_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_18_16_sp4_h_l_8
T_14_16_sp4_h_l_4
T_10_16_sp4_h_l_0
T_9_16_lc_trk_g0_0
T_9_16_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_18_16_sp4_h_l_8
T_14_16_sp4_h_l_4
T_10_16_sp4_h_l_0
T_9_16_lc_trk_g0_0
T_9_16_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_18_16_sp4_h_l_8
T_14_16_sp4_h_l_4
T_10_16_sp4_h_l_0
T_9_16_lc_trk_g0_0
T_9_16_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_18_16_sp4_h_l_8
T_14_16_sp4_h_l_4
T_10_16_sp4_h_l_0
T_9_16_lc_trk_g0_0
T_9_16_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_18_16_sp4_h_l_8
T_14_16_sp4_h_l_4
T_10_16_sp4_h_l_0
T_9_16_lc_trk_g0_0
T_9_16_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_18_16_sp4_h_l_8
T_14_16_sp4_h_l_4
T_10_16_sp4_h_l_0
T_9_16_lc_trk_g0_0
T_9_16_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_18_16_sp4_h_l_8
T_14_16_sp4_h_l_4
T_10_16_sp4_h_l_0
T_9_16_lc_trk_g0_0
T_9_16_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_12_16_sp4_h_l_8
T_8_16_sp4_h_l_4
T_11_12_sp4_v_t_41
T_10_15_lc_trk_g3_1
T_10_15_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_12_16_sp4_h_l_8
T_8_16_sp4_h_l_4
T_11_12_sp4_v_t_41
T_10_15_lc_trk_g3_1
T_10_15_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_12_16_sp4_h_l_8
T_8_16_sp4_h_l_4
T_11_12_sp4_v_t_41
T_10_15_lc_trk_g3_1
T_10_15_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_12_16_sp4_h_l_8
T_8_16_sp4_h_l_4
T_11_12_sp4_v_t_41
T_10_15_lc_trk_g3_1
T_10_15_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_12_16_sp4_h_l_8
T_8_16_sp4_h_l_4
T_11_12_sp4_v_t_41
T_10_15_lc_trk_g3_1
T_10_15_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_12_16_sp4_h_l_8
T_8_16_sp4_h_l_4
T_11_12_sp4_v_t_41
T_10_15_lc_trk_g3_1
T_10_15_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_12_16_sp4_h_l_8
T_11_12_sp4_v_t_36
T_11_14_lc_trk_g3_1
T_11_14_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_12_16_sp4_h_l_8
T_11_12_sp4_v_t_36
T_11_14_lc_trk_g3_1
T_11_14_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_12_16_sp4_h_l_8
T_11_12_sp4_v_t_36
T_11_14_lc_trk_g3_1
T_11_14_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_12_16_sp4_h_l_8
T_11_12_sp4_v_t_36
T_11_14_lc_trk_g3_1
T_11_14_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_12_16_sp4_h_l_8
T_11_12_sp4_v_t_36
T_11_14_lc_trk_g3_1
T_11_14_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_12_16_sp4_h_l_8
T_11_12_sp4_v_t_36
T_10_14_lc_trk_g1_1
T_10_14_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_12_16_sp4_h_l_8
T_11_12_sp4_v_t_36
T_10_14_lc_trk_g1_1
T_10_14_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_12_16_sp4_h_l_8
T_8_16_sp4_h_l_11
T_11_12_sp4_v_t_40
T_11_13_lc_trk_g2_0
T_11_13_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_12_16_sp4_h_l_8
T_8_16_sp4_h_l_11
T_11_12_sp4_v_t_40
T_11_13_lc_trk_g2_0
T_11_13_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_12_16_sp4_h_l_8
T_8_16_sp4_h_l_11
T_11_12_sp4_v_t_40
T_11_13_lc_trk_g2_0
T_11_13_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_12_16_sp4_h_l_8
T_8_16_sp4_h_l_11
T_11_12_sp4_v_t_40
T_11_13_lc_trk_g2_0
T_11_13_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_12_16_sp4_h_l_8
T_8_16_sp4_h_l_11
T_11_12_sp4_v_t_40
T_11_13_lc_trk_g2_0
T_11_13_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_12_16_sp4_h_l_8
T_8_16_sp4_h_l_11
T_11_12_sp4_v_t_40
T_11_13_lc_trk_g2_0
T_11_13_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_12_16_sp4_h_l_8
T_8_16_sp4_h_l_11
T_11_12_sp4_v_t_40
T_11_13_lc_trk_g2_0
T_11_13_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_12_16_sp4_h_l_8
T_8_16_sp4_h_l_11
T_11_12_sp4_v_t_40
T_11_13_lc_trk_g2_0
T_11_13_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_18_16_sp4_h_l_8
T_14_16_sp4_h_l_4
T_10_16_sp4_h_l_4
T_9_12_sp4_v_t_41
T_9_15_lc_trk_g1_1
T_9_15_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_18_16_sp4_h_l_8
T_14_16_sp4_h_l_4
T_10_16_sp4_h_l_4
T_9_12_sp4_v_t_41
T_9_15_lc_trk_g1_1
T_9_15_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_18_16_sp4_h_l_8
T_14_16_sp4_h_l_4
T_10_16_sp4_h_l_4
T_9_12_sp4_v_t_41
T_9_15_lc_trk_g1_1
T_9_15_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_18_16_sp4_h_l_8
T_14_16_sp4_h_l_4
T_10_16_sp4_h_l_4
T_9_12_sp4_v_t_41
T_9_15_lc_trk_g1_1
T_9_15_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_18_16_sp4_h_l_8
T_14_16_sp4_h_l_4
T_10_16_sp4_h_l_4
T_9_12_sp4_v_t_41
T_9_15_lc_trk_g1_1
T_9_15_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_18_16_sp4_h_l_8
T_14_16_sp4_h_l_4
T_10_16_sp4_h_l_4
T_9_12_sp4_v_t_41
T_9_15_lc_trk_g1_1
T_9_15_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_18_16_sp4_h_l_8
T_14_16_sp4_h_l_4
T_10_16_sp4_h_l_4
T_9_16_sp4_v_t_41
T_9_17_lc_trk_g3_1
T_9_17_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_18_16_sp4_h_l_8
T_14_16_sp4_h_l_4
T_10_16_sp4_h_l_4
T_9_16_sp4_v_t_41
T_9_17_lc_trk_g3_1
T_9_17_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_16_16_sp12_h_l_0
T_4_16_sp12_h_l_0
T_7_16_lc_trk_g0_0
T_7_16_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_12_16_sp4_h_l_8
T_8_16_sp4_h_l_4
T_11_12_sp4_v_t_41
T_10_13_lc_trk_g3_1
T_10_13_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_18_16_sp4_h_l_8
T_14_16_sp4_h_l_4
T_10_16_sp4_h_l_0
T_9_12_sp4_v_t_37
T_9_14_lc_trk_g2_0
T_9_14_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_18_16_sp4_h_l_8
T_14_16_sp4_h_l_4
T_10_16_sp4_h_l_0
T_9_12_sp4_v_t_37
T_9_14_lc_trk_g2_0
T_9_14_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_18_16_sp4_h_l_8
T_14_16_sp4_h_l_4
T_10_16_sp4_h_l_0
T_9_12_sp4_v_t_37
T_9_14_lc_trk_g2_0
T_9_14_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_12_16_sp4_h_l_8
T_8_16_sp4_h_l_4
T_4_16_sp4_h_l_4
T_6_16_lc_trk_g3_1
T_6_16_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_12_16_sp4_h_l_8
T_8_16_sp4_h_l_4
T_7_12_sp4_v_t_41
T_7_15_lc_trk_g1_1
T_7_15_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_18_16_sp4_h_l_8
T_14_16_sp4_h_l_4
T_10_16_sp4_h_l_4
T_9_12_sp4_v_t_41
T_9_13_lc_trk_g3_1
T_9_13_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_18_16_sp4_h_l_8
T_14_16_sp4_h_l_4
T_10_16_sp4_h_l_4
T_9_12_sp4_v_t_41
T_9_13_lc_trk_g3_1
T_9_13_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_18_16_sp4_h_l_8
T_14_16_sp4_h_l_4
T_10_16_sp4_h_l_4
T_9_12_sp4_v_t_41
T_9_13_lc_trk_g3_1
T_9_13_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_18_16_sp4_h_l_8
T_14_16_sp4_h_l_4
T_10_16_sp4_h_l_4
T_9_12_sp4_v_t_41
T_9_13_lc_trk_g3_1
T_9_13_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_18_16_sp4_h_l_8
T_14_16_sp4_h_l_4
T_10_16_sp4_h_l_4
T_9_12_sp4_v_t_41
T_9_13_lc_trk_g3_1
T_9_13_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_18_16_sp4_h_l_8
T_14_16_sp4_h_l_4
T_10_16_sp4_h_l_4
T_9_12_sp4_v_t_41
T_9_13_lc_trk_g3_1
T_9_13_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_18_16_sp4_h_l_8
T_14_16_sp4_h_l_4
T_10_16_sp4_h_l_4
T_9_12_sp4_v_t_41
T_9_13_lc_trk_g3_1
T_9_13_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_12_16_sp4_h_l_8
T_8_16_sp4_h_l_4
T_7_12_sp4_v_t_41
T_6_15_lc_trk_g3_1
T_6_15_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_12_16_sp4_h_l_8
T_8_16_sp4_h_l_4
T_7_12_sp4_v_t_41
T_6_15_lc_trk_g3_1
T_6_15_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_12_16_sp4_h_l_8
T_8_16_sp4_h_l_4
T_7_12_sp4_v_t_41
T_6_15_lc_trk_g3_1
T_6_15_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_12_16_sp4_h_l_8
T_8_16_sp4_h_l_4
T_7_16_sp4_v_t_41
T_7_12_sp4_v_t_37
T_7_14_lc_trk_g2_0
T_7_14_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_12_16_sp4_h_l_8
T_8_16_sp4_h_l_4
T_7_16_sp4_v_t_41
T_7_12_sp4_v_t_37
T_7_14_lc_trk_g2_0
T_7_14_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_12_16_sp4_h_l_8
T_8_16_sp4_h_l_4
T_7_16_sp4_v_t_41
T_7_12_sp4_v_t_37
T_7_14_lc_trk_g2_0
T_7_14_wire_logic_cluster/lc_3/clk

T_19_16_wire_logic_cluster/lc_0/out
T_19_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_12_16_sp4_h_l_8
T_8_16_sp4_h_l_4
T_7_16_sp4_v_t_41
T_7_12_sp4_v_t_37
T_7_14_lc_trk_g2_0
T_7_14_wire_logic_cluster/lc_3/clk

End 

Net : clk_32MHz
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_7_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_8_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_10_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_9_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_11_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_12_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_11_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_12_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_13_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_14_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_13_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_14_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_7_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_15_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_16_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_17_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_18_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_26_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_19_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_20_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_21_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_22_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_23_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_24_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_25_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_26_wire_bram/ram/WCLK

End 

Net : clk_16MHz
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_12_7_glb2local_0
T_12_7_lc_trk_g0_4
T_12_7_wire_logic_cluster/lc_5/in_3

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_17_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_23_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_23_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_23_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_24_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_26_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_26_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_22_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_22_21_glb2local_2
T_22_21_lc_trk_g0_6
T_22_21_wire_logic_cluster/lc_4/in_0

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_22_22_wire_logic_cluster/lc_3/clk

End 

Net : flagcntwd
T_20_12_wire_logic_cluster/lc_0/out
T_21_12_sp4_h_l_0
T_17_12_sp4_h_l_8
T_19_12_lc_trk_g3_5
T_19_12_wire_logic_cluster/lc_5/s_r

T_20_12_wire_logic_cluster/lc_0/out
T_21_12_sp4_h_l_0
T_17_12_sp4_h_l_8
T_19_12_lc_trk_g3_5
T_19_12_wire_logic_cluster/lc_5/s_r

T_20_12_wire_logic_cluster/lc_0/out
T_21_12_sp4_h_l_0
T_17_12_sp4_h_l_8
T_19_12_lc_trk_g3_5
T_19_12_wire_logic_cluster/lc_5/s_r

T_20_12_wire_logic_cluster/lc_0/out
T_21_12_sp4_h_l_0
T_17_12_sp4_h_l_8
T_19_12_lc_trk_g3_5
T_19_12_wire_logic_cluster/lc_5/s_r

T_20_12_wire_logic_cluster/lc_0/out
T_21_12_sp4_h_l_0
T_17_12_sp4_h_l_8
T_19_12_lc_trk_g3_5
T_19_12_wire_logic_cluster/lc_5/s_r

T_20_12_wire_logic_cluster/lc_0/out
T_21_12_sp4_h_l_0
T_17_12_sp4_h_l_8
T_19_12_lc_trk_g3_5
T_19_12_wire_logic_cluster/lc_5/s_r

T_20_12_wire_logic_cluster/lc_0/out
T_21_12_sp4_h_l_0
T_17_12_sp4_h_l_8
T_19_12_lc_trk_g3_5
T_19_12_wire_logic_cluster/lc_5/s_r

T_20_12_wire_logic_cluster/lc_0/out
T_21_12_sp4_h_l_0
T_17_12_sp4_h_l_8
T_19_12_lc_trk_g3_5
T_19_12_wire_logic_cluster/lc_5/s_r

T_20_12_wire_logic_cluster/lc_0/out
T_21_8_sp4_v_t_36
T_18_12_sp4_h_l_1
T_18_12_lc_trk_g0_4
T_18_12_wire_logic_cluster/lc_5/s_r

T_20_12_wire_logic_cluster/lc_0/out
T_21_12_sp4_h_l_0
T_17_12_sp4_h_l_8
T_20_8_sp4_v_t_45
T_19_11_lc_trk_g3_5
T_19_11_wire_logic_cluster/lc_5/s_r

T_20_12_wire_logic_cluster/lc_0/out
T_21_12_sp4_h_l_0
T_17_12_sp4_h_l_8
T_20_8_sp4_v_t_45
T_19_11_lc_trk_g3_5
T_19_11_wire_logic_cluster/lc_5/s_r

T_20_12_wire_logic_cluster/lc_0/out
T_21_12_sp4_h_l_0
T_17_12_sp4_h_l_8
T_20_8_sp4_v_t_45
T_19_11_lc_trk_g3_5
T_19_11_wire_logic_cluster/lc_5/s_r

T_20_12_wire_logic_cluster/lc_0/out
T_21_12_sp4_h_l_0
T_17_12_sp4_h_l_8
T_20_8_sp4_v_t_45
T_19_11_lc_trk_g3_5
T_19_11_wire_logic_cluster/lc_5/s_r

T_20_12_wire_logic_cluster/lc_0/out
T_21_12_sp4_h_l_0
T_17_12_sp4_h_l_8
T_20_8_sp4_v_t_45
T_19_11_lc_trk_g3_5
T_19_11_wire_logic_cluster/lc_5/s_r

T_20_12_wire_logic_cluster/lc_0/out
T_21_12_sp4_h_l_0
T_17_12_sp4_h_l_8
T_20_8_sp4_v_t_45
T_19_11_lc_trk_g3_5
T_19_11_wire_logic_cluster/lc_5/s_r

T_20_12_wire_logic_cluster/lc_0/out
T_21_12_sp4_h_l_0
T_17_12_sp4_h_l_8
T_20_8_sp4_v_t_45
T_19_11_lc_trk_g3_5
T_19_11_wire_logic_cluster/lc_5/s_r

T_20_12_wire_logic_cluster/lc_0/out
T_21_12_sp4_h_l_0
T_17_12_sp4_h_l_8
T_20_8_sp4_v_t_45
T_19_11_lc_trk_g3_5
T_19_11_wire_logic_cluster/lc_5/s_r

T_20_12_wire_logic_cluster/lc_0/out
T_20_10_sp4_v_t_45
T_19_13_lc_trk_g3_5
T_19_13_wire_logic_cluster/lc_5/s_r

T_20_12_wire_logic_cluster/lc_0/out
T_20_10_sp4_v_t_45
T_19_13_lc_trk_g3_5
T_19_13_wire_logic_cluster/lc_5/s_r

T_20_12_wire_logic_cluster/lc_0/out
T_20_10_sp4_v_t_45
T_19_13_lc_trk_g3_5
T_19_13_wire_logic_cluster/lc_5/s_r

T_20_12_wire_logic_cluster/lc_0/out
T_20_10_sp4_v_t_45
T_19_13_lc_trk_g3_5
T_19_13_wire_logic_cluster/lc_5/s_r

T_20_12_wire_logic_cluster/lc_0/out
T_20_10_sp4_v_t_45
T_19_13_lc_trk_g3_5
T_19_13_wire_logic_cluster/lc_5/s_r

T_20_12_wire_logic_cluster/lc_0/out
T_20_10_sp4_v_t_45
T_19_13_lc_trk_g3_5
T_19_13_wire_logic_cluster/lc_5/s_r

T_20_12_wire_logic_cluster/lc_0/out
T_20_10_sp4_v_t_45
T_19_13_lc_trk_g3_5
T_19_13_wire_logic_cluster/lc_5/s_r

T_20_12_wire_logic_cluster/lc_0/out
T_20_10_sp4_v_t_45
T_19_13_lc_trk_g3_5
T_19_13_wire_logic_cluster/lc_5/s_r

T_20_12_wire_logic_cluster/lc_0/out
T_20_10_sp4_v_t_45
T_17_14_sp4_h_l_1
T_19_14_lc_trk_g2_4
T_19_14_wire_logic_cluster/lc_5/s_r

End 

Net : bfn_9_11_0_
Net : bfn_6_18_0_
Net : bfn_5_14_0_
Net : bfn_22_7_0_
Net : bfn_19_7_0_
Net : bfn_18_16_0_
Net : bfn_15_5_0_
Net : bfn_14_15_0_
Net : bfn_13_6_0_
Net : bfn_11_7_0_
Net : bfn_10_6_0_
Net : AC_ADC_SYNC
T_10_25_wire_logic_cluster/lc_3/out
T_10_25_sp4_h_l_11
T_9_25_sp4_v_t_40
T_9_29_sp4_v_t_36
T_5_33_span4_horz_r_0
T_1_33_span4_horz_r_0
T_4_33_lc_trk_g1_4
T_4_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : VDC_SDO
T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_12_4_sp12_v_t_23
T_12_11_lc_trk_g3_3
T_12_11_wire_logic_cluster/lc_5/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_12_4_sp12_v_t_23
T_12_10_sp4_v_t_39
T_13_10_sp4_h_l_7
T_14_10_lc_trk_g3_7
T_14_10_wire_logic_cluster/lc_7/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_12_4_sp12_v_t_23
T_12_10_sp4_v_t_39
T_13_10_sp4_h_l_7
T_14_10_lc_trk_g3_7
T_14_10_wire_logic_cluster/lc_5/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_6_16_sp4_h_l_7
T_9_12_sp4_v_t_42
T_10_12_sp4_h_l_7
T_13_8_sp4_v_t_42
T_13_9_lc_trk_g2_2
T_13_9_input_2_4
T_13_9_wire_logic_cluster/lc_4/in_2

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_12_4_sp12_v_t_23
T_12_10_sp4_v_t_39
T_13_10_sp4_h_l_2
T_15_10_lc_trk_g2_7
T_15_10_wire_logic_cluster/lc_6/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_12_4_sp12_v_t_23
T_12_10_sp4_v_t_39
T_13_10_sp4_h_l_2
T_15_10_lc_trk_g2_7
T_15_10_wire_logic_cluster/lc_4/in_3

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_12_4_sp12_v_t_23
T_12_10_sp4_v_t_39
T_13_10_sp4_h_l_7
T_17_10_sp4_h_l_3
T_16_10_lc_trk_g1_3
T_16_10_input_2_2
T_16_10_wire_logic_cluster/lc_2/in_2

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_12_4_sp12_v_t_23
T_12_10_sp4_v_t_39
T_13_10_sp4_h_l_7
T_17_10_sp4_h_l_3
T_16_10_lc_trk_g0_3
T_16_10_wire_logic_cluster/lc_3/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_12_4_sp12_v_t_23
T_12_10_sp4_v_t_39
T_13_10_sp4_h_l_7
T_17_10_sp4_h_l_3
T_21_10_sp4_h_l_6
T_24_10_sp4_v_t_43
T_23_12_lc_trk_g0_6
T_23_12_wire_logic_cluster/lc_4/in_0

End 

Net : VDC_CLK
T_18_11_wire_logic_cluster/lc_1/out
T_17_12_lc_trk_g1_1
T_17_12_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_17_12_lc_trk_g1_1
T_17_12_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_17_12_lc_trk_g1_1
T_17_12_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_17_12_lc_trk_g1_1
T_17_12_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_17_12_lc_trk_g1_1
T_17_12_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_17_12_lc_trk_g1_1
T_17_12_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_17_12_lc_trk_g1_1
T_17_12_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_17_12_lc_trk_g1_1
T_17_12_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_2
T_15_11_sp4_h_l_5
T_15_11_lc_trk_g0_0
T_15_11_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_2
T_15_11_sp4_h_l_5
T_15_11_lc_trk_g0_0
T_15_11_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_2
T_15_11_sp4_h_l_5
T_15_11_lc_trk_g0_0
T_15_11_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_2
T_15_11_sp4_h_l_5
T_15_11_lc_trk_g0_0
T_15_11_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_2
T_15_11_sp4_h_l_5
T_15_11_lc_trk_g0_0
T_15_11_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_2
T_15_11_sp4_h_l_5
T_15_11_lc_trk_g0_0
T_15_11_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_7
T_17_11_sp4_v_t_36
T_17_7_sp4_v_t_41
T_16_10_lc_trk_g3_1
T_16_10_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp4_v_t_42
T_15_12_sp4_h_l_0
T_16_12_lc_trk_g2_0
T_16_12_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_17_11_sp4_h_l_10
T_20_7_sp4_v_t_41
T_20_10_lc_trk_g1_1
T_20_10_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp4_v_t_42
T_15_12_sp4_h_l_0
T_11_12_sp4_h_l_8
T_15_12_sp4_h_l_4
T_15_12_lc_trk_g1_1
T_15_12_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_14_11_sp12_h_l_1
T_13_11_lc_trk_g1_1
T_13_11_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_14_11_sp12_h_l_1
T_13_11_lc_trk_g1_1
T_13_11_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_14_11_sp12_h_l_1
T_13_11_lc_trk_g1_1
T_13_11_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_14_11_sp12_h_l_1
T_13_11_lc_trk_g1_1
T_13_11_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_14_11_sp12_h_l_1
T_13_11_lc_trk_g1_1
T_13_11_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_14_11_sp12_h_l_1
T_13_11_lc_trk_g1_1
T_13_11_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp4_v_t_42
T_15_12_sp4_h_l_0
T_14_8_sp4_v_t_37
T_14_10_lc_trk_g2_0
T_14_10_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp4_v_t_42
T_15_12_sp4_h_l_0
T_14_12_lc_trk_g0_0
T_14_12_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp4_v_t_42
T_15_12_sp4_h_l_0
T_14_12_lc_trk_g0_0
T_14_12_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp4_v_t_42
T_15_12_sp4_h_l_0
T_14_12_lc_trk_g0_0
T_14_12_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp4_v_t_42
T_15_12_sp4_h_l_0
T_14_12_lc_trk_g0_0
T_14_12_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp4_v_t_42
T_15_12_sp4_h_l_0
T_14_12_lc_trk_g0_0
T_14_12_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp4_v_t_42
T_15_12_sp4_h_l_0
T_14_12_lc_trk_g0_0
T_14_12_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp4_v_t_42
T_15_12_sp4_h_l_0
T_14_12_lc_trk_g0_0
T_14_12_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp4_v_t_42
T_15_12_sp4_h_l_0
T_14_12_lc_trk_g0_0
T_14_12_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_9_sp4_v_t_47
T_15_9_sp4_h_l_4
T_15_9_lc_trk_g1_1
T_15_9_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_2
T_15_11_sp4_h_l_5
T_11_11_sp4_h_l_8
T_12_11_lc_trk_g2_0
T_12_11_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_2
T_15_11_sp4_h_l_5
T_11_11_sp4_h_l_8
T_12_11_lc_trk_g2_0
T_12_11_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_2
T_15_11_sp4_h_l_5
T_11_11_sp4_h_l_8
T_12_11_lc_trk_g2_0
T_12_11_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_2
T_15_11_sp4_h_l_5
T_11_11_sp4_h_l_8
T_12_11_lc_trk_g2_0
T_12_11_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_2
T_15_11_sp4_h_l_5
T_11_11_sp4_h_l_8
T_12_11_lc_trk_g2_0
T_12_11_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_2
T_15_11_sp4_h_l_5
T_11_11_sp4_h_l_8
T_12_11_lc_trk_g2_0
T_12_11_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_2
T_15_11_sp4_h_l_5
T_11_11_sp4_h_l_8
T_12_11_lc_trk_g2_0
T_12_11_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_2
T_15_11_sp4_h_l_5
T_11_11_sp4_h_l_8
T_12_11_lc_trk_g2_0
T_12_11_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp4_v_t_42
T_15_12_sp4_h_l_0
T_14_8_sp4_v_t_37
T_13_10_lc_trk_g0_0
T_13_10_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp4_v_t_42
T_15_12_sp4_h_l_0
T_14_8_sp4_v_t_37
T_11_12_sp4_h_l_5
T_13_12_lc_trk_g2_0
T_13_12_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp4_v_t_42
T_15_12_sp4_h_l_0
T_14_8_sp4_v_t_37
T_11_12_sp4_h_l_5
T_13_12_lc_trk_g2_0
T_13_12_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp4_v_t_42
T_15_12_sp4_h_l_0
T_14_8_sp4_v_t_37
T_11_12_sp4_h_l_5
T_13_12_lc_trk_g2_0
T_13_12_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp4_v_t_42
T_15_12_sp4_h_l_0
T_14_8_sp4_v_t_37
T_11_12_sp4_h_l_5
T_13_12_lc_trk_g2_0
T_13_12_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp4_v_t_42
T_15_12_sp4_h_l_0
T_14_8_sp4_v_t_37
T_11_12_sp4_h_l_5
T_13_12_lc_trk_g2_0
T_13_12_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp4_v_t_42
T_15_12_sp4_h_l_0
T_14_8_sp4_v_t_37
T_11_12_sp4_h_l_5
T_13_12_lc_trk_g2_0
T_13_12_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp4_v_t_42
T_15_12_sp4_h_l_0
T_14_8_sp4_v_t_37
T_11_12_sp4_h_l_5
T_13_12_lc_trk_g2_0
T_13_12_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp4_v_t_42
T_15_12_sp4_h_l_0
T_14_8_sp4_v_t_37
T_11_12_sp4_h_l_5
T_13_12_lc_trk_g2_0
T_13_12_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_2
T_15_11_sp4_h_l_5
T_11_11_sp4_h_l_8
T_14_11_sp4_v_t_45
T_14_13_lc_trk_g2_0
T_14_13_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_2
T_15_11_sp4_h_l_5
T_11_11_sp4_h_l_8
T_14_11_sp4_v_t_45
T_14_13_lc_trk_g2_0
T_14_13_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_2
T_15_11_sp4_h_l_5
T_11_11_sp4_h_l_8
T_14_11_sp4_v_t_45
T_14_13_lc_trk_g2_0
T_14_13_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_2
T_15_11_sp4_h_l_5
T_11_11_sp4_h_l_8
T_14_11_sp4_v_t_45
T_14_13_lc_trk_g2_0
T_14_13_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_7
T_14_11_sp4_h_l_10
T_10_11_sp4_h_l_1
T_11_11_lc_trk_g3_1
T_11_11_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_7
T_14_11_sp4_h_l_10
T_13_11_sp4_v_t_41
T_13_7_sp4_v_t_41
T_12_10_lc_trk_g3_1
T_12_10_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp4_v_t_42
T_15_12_sp4_h_l_0
T_11_12_sp4_h_l_8
T_12_12_lc_trk_g2_0
T_12_12_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp4_v_t_42
T_15_12_sp4_h_l_0
T_11_12_sp4_h_l_8
T_12_12_lc_trk_g2_0
T_12_12_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp4_v_t_42
T_15_12_sp4_h_l_0
T_11_12_sp4_h_l_8
T_12_12_lc_trk_g2_0
T_12_12_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp4_v_t_42
T_15_12_sp4_h_l_0
T_11_12_sp4_h_l_8
T_12_12_lc_trk_g2_0
T_12_12_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp4_v_t_42
T_15_12_sp4_h_l_0
T_11_12_sp4_h_l_8
T_12_12_lc_trk_g2_0
T_12_12_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp4_v_t_42
T_15_12_sp4_h_l_0
T_11_12_sp4_h_l_8
T_12_12_lc_trk_g2_0
T_12_12_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp4_v_t_42
T_15_12_sp4_h_l_0
T_11_12_sp4_h_l_8
T_12_12_lc_trk_g2_0
T_12_12_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp4_v_t_42
T_15_12_sp4_h_l_0
T_11_12_sp4_h_l_8
T_12_12_lc_trk_g2_0
T_12_12_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_2
T_15_11_sp4_h_l_5
T_11_11_sp4_h_l_8
T_14_11_sp4_v_t_45
T_13_13_lc_trk_g2_0
T_13_13_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_2
T_15_11_sp4_h_l_5
T_11_11_sp4_h_l_8
T_14_11_sp4_v_t_45
T_13_13_lc_trk_g2_0
T_13_13_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_2
T_15_11_sp4_h_l_5
T_11_11_sp4_h_l_8
T_14_11_sp4_v_t_45
T_13_13_lc_trk_g2_0
T_13_13_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp4_v_t_42
T_15_12_sp4_h_l_0
T_11_12_sp4_h_l_8
T_15_12_sp4_h_l_4
T_14_8_sp4_v_t_41
T_13_9_lc_trk_g3_1
T_13_9_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp4_v_t_42
T_15_12_sp4_h_l_0
T_14_8_sp4_v_t_37
T_14_12_sp4_v_t_45
T_14_14_lc_trk_g2_0
T_14_14_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp4_v_t_42
T_15_12_sp4_h_l_0
T_14_8_sp4_v_t_37
T_14_12_sp4_v_t_45
T_14_14_lc_trk_g2_0
T_14_14_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp4_v_t_42
T_15_12_sp4_h_l_0
T_14_8_sp4_v_t_37
T_14_12_sp4_v_t_45
T_14_14_lc_trk_g2_0
T_14_14_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp4_v_t_42
T_15_12_sp4_h_l_0
T_14_8_sp4_v_t_37
T_14_12_sp4_v_t_45
T_14_14_lc_trk_g2_0
T_14_14_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp4_v_t_42
T_15_12_sp4_h_l_0
T_14_8_sp4_v_t_37
T_14_12_sp4_v_t_45
T_14_14_lc_trk_g2_0
T_14_14_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_7
T_14_11_sp4_h_l_10
T_10_11_sp4_h_l_1
T_13_11_sp4_v_t_36
T_12_13_lc_trk_g1_1
T_12_13_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_7
T_14_11_sp4_h_l_10
T_10_11_sp4_h_l_1
T_13_11_sp4_v_t_36
T_12_13_lc_trk_g1_1
T_12_13_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_7
T_14_11_sp4_h_l_10
T_10_11_sp4_h_l_1
T_13_11_sp4_v_t_36
T_12_13_lc_trk_g1_1
T_12_13_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_7
T_14_11_sp4_h_l_10
T_10_11_sp4_h_l_1
T_13_11_sp4_v_t_36
T_12_13_lc_trk_g1_1
T_12_13_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_7
T_14_11_sp4_h_l_10
T_10_11_sp4_h_l_1
T_13_11_sp4_v_t_36
T_12_13_lc_trk_g1_1
T_12_13_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_7
T_14_11_sp4_h_l_10
T_10_11_sp4_h_l_1
T_13_11_sp4_v_t_36
T_12_13_lc_trk_g1_1
T_12_13_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_7
T_14_11_sp4_h_l_10
T_10_11_sp4_h_l_1
T_13_11_sp4_v_t_36
T_12_13_lc_trk_g1_1
T_12_13_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_7
T_14_11_sp4_h_l_10
T_10_11_sp4_h_l_1
T_13_11_sp4_v_t_36
T_12_13_lc_trk_g1_1
T_12_13_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_7
T_14_11_sp4_h_l_10
T_13_11_sp4_v_t_41
T_13_14_lc_trk_g1_1
T_13_14_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_7
T_14_11_sp4_h_l_10
T_13_11_sp4_v_t_41
T_13_14_lc_trk_g1_1
T_13_14_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_7
T_14_11_sp4_h_l_10
T_13_11_sp4_v_t_41
T_13_14_lc_trk_g1_1
T_13_14_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_7
T_14_11_sp4_h_l_10
T_13_11_sp4_v_t_41
T_13_14_lc_trk_g1_1
T_13_14_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_7
T_14_11_sp4_h_l_10
T_13_11_sp4_v_t_41
T_13_14_lc_trk_g1_1
T_13_14_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_7
T_14_11_sp4_h_l_10
T_13_11_sp4_v_t_41
T_13_14_lc_trk_g1_1
T_13_14_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_7
T_14_11_sp4_h_l_10
T_13_11_sp4_v_t_41
T_13_14_lc_trk_g1_1
T_13_14_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_7
T_14_11_sp4_h_l_10
T_13_11_sp4_v_t_41
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_7
T_14_11_sp4_h_l_10
T_13_11_sp4_v_t_41
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_7
T_14_11_sp4_h_l_10
T_13_11_sp4_v_t_41
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_7
T_14_11_sp4_h_l_10
T_13_11_sp4_v_t_41
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_7
T_14_11_sp4_h_l_10
T_13_11_sp4_v_t_41
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_7
T_14_11_sp4_h_l_10
T_13_11_sp4_v_t_41
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_7
T_14_11_sp4_h_l_10
T_13_11_sp4_v_t_41
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_7
T_14_11_sp4_h_l_10
T_13_11_sp4_v_t_41
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp4_v_t_42
T_15_12_sp4_h_l_0
T_11_12_sp4_h_l_8
T_15_12_sp4_h_l_4
T_14_12_sp4_v_t_41
T_13_15_lc_trk_g3_1
T_13_15_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_7
T_14_11_sp4_h_l_10
T_10_11_sp4_h_l_1
T_13_11_sp4_v_t_36
T_12_15_lc_trk_g1_1
T_12_15_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_7
T_14_11_sp4_h_l_10
T_10_11_sp4_h_l_1
T_13_11_sp4_v_t_36
T_12_15_lc_trk_g1_1
T_12_15_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_7
T_14_11_sp4_h_l_10
T_10_11_sp4_h_l_1
T_13_11_sp4_v_t_36
T_12_15_lc_trk_g1_1
T_12_15_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_7
T_14_11_sp4_h_l_10
T_10_11_sp4_h_l_1
T_13_11_sp4_v_t_36
T_12_15_lc_trk_g1_1
T_12_15_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_7
T_14_11_sp4_h_l_10
T_10_11_sp4_h_l_1
T_13_11_sp4_v_t_36
T_12_15_lc_trk_g1_1
T_12_15_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_7
T_14_11_sp4_h_l_10
T_10_11_sp4_h_l_1
T_13_11_sp4_v_t_36
T_12_15_lc_trk_g1_1
T_12_15_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_7
T_14_11_sp4_h_l_10
T_10_11_sp4_h_l_1
T_13_11_sp4_v_t_36
T_12_15_lc_trk_g1_1
T_12_15_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_7
T_14_11_sp4_h_l_10
T_10_11_sp4_h_l_1
T_13_11_sp4_v_t_36
T_12_15_lc_trk_g1_1
T_12_15_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp4_v_t_42
T_15_12_sp4_h_l_0
T_14_8_sp4_v_t_37
T_14_12_sp4_v_t_45
T_11_16_sp4_h_l_8
T_12_16_lc_trk_g2_0
T_12_16_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp4_v_t_42
T_15_12_sp4_h_l_0
T_14_8_sp4_v_t_37
T_14_12_sp4_v_t_45
T_11_16_sp4_h_l_8
T_12_16_lc_trk_g2_0
T_12_16_wire_logic_cluster/lc_3/clk

T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp4_v_t_42
T_15_12_sp4_h_l_0
T_11_12_sp4_h_l_8
T_7_12_sp4_h_l_11
T_3_12_sp4_h_l_2
T_0_12_span4_horz_34
T_0_12_lc_trk_g0_2
T_0_12_wire_io_cluster/io_0/D_OUT_0

End 

Net : VAC_MISO
T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_6_20_sp4_h_l_9
T_9_16_sp4_v_t_44
T_9_19_lc_trk_g1_4
T_9_19_input_2_5
T_9_19_wire_logic_cluster/lc_5/in_2

End 

Net : VAC_DRDY
T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_8_20_sp4_h_l_9
T_10_20_lc_trk_g2_4
T_10_20_input_2_2
T_10_20_wire_logic_cluster/lc_2/in_2

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_6_20_sp4_h_l_7
T_9_16_sp4_v_t_42
T_9_19_lc_trk_g1_2
T_9_19_input_2_1
T_9_19_wire_logic_cluster/lc_1/in_2

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_6_20_sp4_h_l_7
T_9_20_sp4_v_t_37
T_9_21_lc_trk_g3_5
T_9_21_input_2_4
T_9_21_wire_logic_cluster/lc_4/in_2

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_8_20_sp4_h_l_9
T_11_20_sp4_v_t_44
T_10_21_lc_trk_g3_4
T_10_21_wire_logic_cluster/lc_0/in_3

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_8_20_sp4_h_l_9
T_11_20_sp4_v_t_39
T_10_22_lc_trk_g1_2
T_10_22_wire_logic_cluster/lc_4/in_1

End 

Net : THERMOSTAT
T_12_0_wire_io_cluster/io_0/D_IN_0
T_12_0_span12_vert_0
T_12_1_sp12_v_t_23
T_12_7_sp4_v_t_39
T_13_11_sp4_h_l_8
T_14_11_lc_trk_g3_0
T_14_11_wire_logic_cluster/lc_4/in_3

End 

Net : RTD_SDO
T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_0
T_6_4_sp4_h_l_7
T_9_4_sp4_v_t_42
T_9_8_sp4_v_t_47
T_9_12_sp4_v_t_36
T_9_13_lc_trk_g2_4
T_9_13_input_2_6
T_9_13_wire_logic_cluster/lc_6/in_2

End 

Net : RTD_SDI
T_7_15_wire_logic_cluster/lc_0/out
T_4_15_sp12_h_l_0
T_3_3_sp12_v_t_23
T_3_5_sp4_v_t_43
T_0_5_span4_horz_13
T_0_5_lc_trk_g0_5
T_0_5_wire_io_cluster/io_1/D_OUT_0

End 

Net : RTD_SCLK
T_6_16_wire_logic_cluster/lc_4/out
T_5_16_sp4_h_l_0
T_4_12_sp4_v_t_40
T_4_8_sp4_v_t_36
T_0_8_span4_horz_1
T_0_4_span4_vert_t_12
T_0_5_lc_trk_g0_4
T_0_5_wire_io_cluster/io_0/D_OUT_0

End 

Net : RTD_DRDY
T_0_6_wire_io_cluster/io_0/D_IN_0
T_0_6_span12_horz_8
T_8_6_sp12_v_t_23
T_8_10_sp4_v_t_41
T_8_14_sp4_v_t_41
T_7_15_lc_trk_g3_1
T_7_15_wire_logic_cluster/lc_1/in_3

T_0_6_wire_io_cluster/io_0/D_IN_0
T_0_6_span12_horz_8
T_8_6_sp12_v_t_23
T_8_10_sp4_v_t_41
T_9_14_sp4_h_l_10
T_9_14_lc_trk_g1_7
T_9_14_wire_logic_cluster/lc_1/in_1

T_0_6_wire_io_cluster/io_0/D_IN_0
T_0_6_span12_horz_8
T_8_6_sp12_v_t_23
T_8_10_sp4_v_t_41
T_9_14_sp4_h_l_4
T_10_14_lc_trk_g3_4
T_10_14_wire_logic_cluster/lc_4/in_1

End 

Net : RTD_CS
T_10_13_wire_logic_cluster/lc_0/out
T_9_13_sp4_h_l_8
T_5_13_sp4_h_l_8
T_4_9_sp4_v_t_36
T_0_9_span4_horz_1
T_0_5_span4_vert_t_12
T_0_1_span4_vert_t_12
T_0_4_lc_trk_g1_4
T_0_4_wire_io_cluster/io_1/D_OUT_0

End 

Net : ICE_SYSCLK
T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span4_horz_r_0
T_8_0_span4_horz_r_0
T_12_0_span4_horz_r_0
T_13_0_lc_trk_g1_4
T_16_0_wire_pll/REFERENCECLK

End 

Net : ICE_SPI_SCLK
T_33_1_wire_io_cluster/io_0/D_IN_0
T_33_1_span12_horz_0
T_32_1_sp12_v_t_23
T_21_13_sp12_h_l_0
T_24_13_sp4_h_l_5
T_23_9_sp4_v_t_40
T_22_10_lc_trk_g3_0
T_22_10_wire_logic_cluster/lc_6/in_3

T_33_1_wire_io_cluster/io_0/D_IN_0
T_33_1_span12_horz_0
T_32_1_sp12_v_t_23
T_21_13_sp12_h_l_0
T_24_13_sp4_h_l_5
T_23_9_sp4_v_t_40
T_22_11_lc_trk_g1_5
T_22_11_wire_logic_cluster/lc_5/in_1

T_33_1_wire_io_cluster/io_0/D_IN_0
T_33_1_span12_horz_0
T_32_1_sp12_v_t_23
T_21_13_sp12_h_l_0
T_24_13_sp4_h_l_5
T_23_9_sp4_v_t_40
T_22_11_lc_trk_g0_5
T_22_11_wire_logic_cluster/lc_6/in_3

T_33_1_wire_io_cluster/io_0/D_IN_0
T_33_1_span12_horz_0
T_32_1_sp12_v_t_23
T_21_13_sp12_h_l_0
T_22_13_sp4_h_l_3
T_21_9_sp4_v_t_45
T_21_10_lc_trk_g2_5
T_21_10_wire_logic_cluster/lc_6/in_1

T_33_1_wire_io_cluster/io_0/D_IN_0
T_33_1_span12_horz_0
T_32_1_sp12_v_t_23
T_21_13_sp12_h_l_0
T_22_13_sp4_h_l_3
T_21_9_sp4_v_t_45
T_21_11_lc_trk_g3_0
T_21_11_wire_logic_cluster/lc_0/in_3

End 

Net : ICE_SPI_MOSI
T_33_1_wire_io_cluster/io_1/D_IN_0
T_27_1_sp12_h_l_0
T_26_1_sp12_v_t_23
T_26_7_sp4_v_t_39
T_23_11_sp4_h_l_7
T_23_11_lc_trk_g0_2
T_23_11_wire_logic_cluster/lc_1/in_1

T_33_1_wire_io_cluster/io_1/D_IN_0
T_23_1_sp12_h_l_0
T_22_1_sp12_v_t_23
T_22_9_sp4_v_t_37
T_21_12_lc_trk_g2_5
T_21_12_wire_logic_cluster/lc_6/in_1

T_33_1_wire_io_cluster/io_1/D_IN_0
T_23_1_sp12_h_l_0
T_22_1_sp12_v_t_23
T_22_9_sp4_v_t_37
T_19_9_sp4_h_l_0
T_18_5_sp4_v_t_40
T_17_8_lc_trk_g3_0
T_17_8_wire_logic_cluster/lc_0/in_3

T_33_1_wire_io_cluster/io_1/D_IN_0
T_23_1_sp12_h_l_0
T_22_1_sp12_v_t_23
T_22_9_sp4_v_t_37
T_19_9_sp4_h_l_0
T_18_5_sp4_v_t_40
T_18_9_sp4_v_t_36
T_18_11_lc_trk_g3_1
T_18_11_wire_logic_cluster/lc_7/in_1

T_33_1_wire_io_cluster/io_1/D_IN_0
T_23_1_sp12_h_l_0
T_22_1_sp12_v_t_23
T_22_9_sp4_v_t_37
T_19_9_sp4_h_l_0
T_18_5_sp4_v_t_40
T_18_9_sp4_v_t_36
T_17_11_lc_trk_g0_1
T_17_11_wire_logic_cluster/lc_0/in_1

End 

Net : ICE_SPI_MISO
T_21_8_wire_logic_cluster/lc_4/out
T_22_8_sp4_h_l_8
T_26_8_sp4_h_l_4
T_30_8_sp4_h_l_0
T_33_4_span4_vert_t_14
T_29_0_span4_horz_r_2
T_33_2_lc_trk_g0_2
T_33_2_wire_io_cluster/io_0/D_OUT_0

End 

Net : ICE_SPI_CE0
T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_22_2_sp12_v_t_23
T_22_14_lc_trk_g2_0
T_22_14_wire_logic_cluster/lc_1/in_1

T_33_2_wire_io_cluster/io_1/D_IN_0
T_27_2_sp12_h_l_0
T_26_2_sp12_v_t_23
T_15_14_sp12_h_l_0
T_24_14_sp4_h_l_11
T_23_14_sp4_v_t_40
T_23_15_lc_trk_g2_0
T_23_15_wire_logic_cluster/lc_0/in_0

T_33_2_wire_io_cluster/io_1/D_IN_0
T_27_2_sp12_h_l_0
T_26_2_sp12_v_t_23
T_15_14_sp12_h_l_0
T_24_14_sp4_h_l_11
T_23_14_sp4_v_t_40
T_23_15_lc_trk_g2_0
T_23_15_input_2_2
T_23_15_wire_logic_cluster/lc_2/in_2

T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_22_2_sp12_v_t_23
T_22_14_lc_trk_g2_0
T_22_14_wire_logic_cluster/lc_3/in_1

T_33_2_wire_io_cluster/io_1/D_IN_0
T_27_2_sp12_h_l_0
T_26_2_sp12_v_t_23
T_15_14_sp12_h_l_0
T_24_14_sp4_h_l_11
T_23_14_sp4_v_t_40
T_23_15_lc_trk_g2_0
T_23_15_wire_logic_cluster/lc_1/in_1

T_33_2_wire_io_cluster/io_1/D_IN_0
T_27_2_sp12_h_l_0
T_26_2_sp12_v_t_23
T_15_14_sp12_h_l_0
T_24_14_sp4_h_l_11
T_23_14_sp4_v_t_40
T_23_15_lc_trk_g2_0
T_23_15_wire_logic_cluster/lc_7/in_1

T_33_2_wire_io_cluster/io_1/D_IN_0
T_27_2_sp12_h_l_0
T_26_2_sp12_v_t_23
T_15_14_sp12_h_l_0
T_24_14_sp4_h_l_11
T_23_14_sp4_v_t_40
T_23_15_lc_trk_g2_0
T_23_15_wire_logic_cluster/lc_5/in_1

T_33_2_wire_io_cluster/io_1/D_IN_0
T_27_2_sp12_h_l_0
T_26_2_sp12_v_t_23
T_15_14_sp12_h_l_0
T_24_14_sp4_h_l_11
T_23_14_sp4_v_t_40
T_23_15_lc_trk_g2_0
T_23_15_wire_logic_cluster/lc_6/in_0

T_33_2_wire_io_cluster/io_1/D_IN_0
T_27_2_sp12_h_l_0
T_26_2_sp12_v_t_23
T_15_14_sp12_h_l_0
T_24_14_sp4_h_l_11
T_23_14_sp4_v_t_40
T_23_16_lc_trk_g3_5
T_23_16_wire_logic_cluster/lc_1/in_1

T_33_2_wire_io_cluster/io_1/D_IN_0
T_27_2_sp12_h_l_0
T_26_2_sp12_v_t_23
T_15_14_sp12_h_l_0
T_24_14_sp4_h_l_11
T_23_14_sp4_v_t_40
T_23_16_lc_trk_g3_5
T_23_16_input_2_0
T_23_16_wire_logic_cluster/lc_0/in_2

T_33_2_wire_io_cluster/io_1/D_IN_0
T_27_2_sp12_h_l_0
T_26_2_sp12_v_t_23
T_26_10_sp4_v_t_37
T_23_14_sp4_h_l_0
T_22_14_sp4_v_t_43
T_22_15_lc_trk_g3_3
T_22_15_input_2_2
T_22_15_wire_logic_cluster/lc_2/in_2

T_33_2_wire_io_cluster/io_1/D_IN_0
T_27_2_sp12_h_l_0
T_26_2_sp12_v_t_23
T_26_10_sp4_v_t_37
T_23_14_sp4_h_l_0
T_22_14_sp4_v_t_43
T_22_15_lc_trk_g2_3
T_22_15_wire_logic_cluster/lc_5/in_0

T_33_2_wire_io_cluster/io_1/D_IN_0
T_27_2_sp12_h_l_0
T_26_2_sp12_v_t_23
T_26_10_sp4_v_t_37
T_23_14_sp4_h_l_0
T_22_14_sp4_v_t_43
T_22_15_lc_trk_g3_3
T_22_15_input_2_0
T_22_15_wire_logic_cluster/lc_0/in_2

T_33_2_wire_io_cluster/io_1/D_IN_0
T_27_2_sp12_h_l_0
T_26_2_sp12_v_t_23
T_26_10_sp4_v_t_37
T_23_14_sp4_h_l_0
T_22_14_sp4_v_t_43
T_21_15_lc_trk_g3_3
T_21_15_wire_logic_cluster/lc_3/in_1

T_33_2_wire_io_cluster/io_1/D_IN_0
T_27_2_sp12_h_l_0
T_26_2_sp12_v_t_23
T_26_10_sp4_v_t_37
T_23_14_sp4_h_l_5
T_22_14_sp4_v_t_40
T_21_15_lc_trk_g3_0
T_21_15_wire_logic_cluster/lc_5/in_0

T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_22_2_sp12_v_t_23
T_22_8_sp4_v_t_39
T_22_12_sp4_v_t_47
T_19_16_sp4_h_l_3
T_19_16_lc_trk_g1_6
T_19_16_wire_logic_cluster/lc_2/in_1

T_33_2_wire_io_cluster/io_1/D_IN_0
T_27_2_sp12_h_l_0
T_26_2_sp12_v_t_23
T_26_10_sp4_v_t_37
T_23_14_sp4_h_l_5
T_22_14_sp4_v_t_40
T_19_18_sp4_h_l_5
T_18_18_lc_trk_g0_5
T_18_18_wire_logic_cluster/lc_1/in_0

T_33_2_wire_io_cluster/io_1/D_IN_0
T_27_2_sp12_h_l_0
T_26_2_sp12_v_t_23
T_26_10_sp4_v_t_37
T_23_14_sp4_h_l_5
T_22_14_sp4_v_t_40
T_19_18_sp4_h_l_5
T_18_18_lc_trk_g0_5
T_18_18_wire_logic_cluster/lc_4/in_1

T_33_2_wire_io_cluster/io_1/D_IN_0
T_27_2_sp12_h_l_0
T_26_2_sp12_v_t_23
T_26_10_sp4_v_t_37
T_23_14_sp4_h_l_5
T_22_14_sp4_v_t_40
T_19_18_sp4_h_l_5
T_18_18_lc_trk_g0_5
T_18_18_wire_logic_cluster/lc_2/in_3

T_33_2_wire_io_cluster/io_1/D_IN_0
T_27_2_sp12_h_l_0
T_26_2_sp12_v_t_23
T_26_10_sp4_v_t_37
T_23_14_sp4_h_l_5
T_22_14_sp4_v_t_40
T_19_18_sp4_h_l_5
T_18_18_lc_trk_g0_5
T_18_18_input_2_5
T_18_18_wire_logic_cluster/lc_5/in_2

End 

Net : ICE_GPMO_2
T_33_4_wire_io_cluster/io_1/D_IN_0
T_27_4_sp12_h_l_0
T_15_4_sp12_h_l_0
T_14_4_sp4_h_l_1
T_13_0_span4_vert_43
T_9_0_span4_horz_r_3
T_12_0_lc_trk_g0_7
T_12_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : ICE_GPMI_0
T_23_21_wire_logic_cluster/lc_0/out
T_23_17_sp12_v_t_23
T_23_5_sp12_v_t_23
T_24_5_sp12_h_l_0
T_33_5_lc_trk_g1_3
T_33_5_wire_io_cluster/io_0/D_OUT_0

End 

Net : IAC_MISO
T_6_33_wire_io_cluster/io_0/D_IN_0
T_6_25_sp12_v_t_23
T_7_25_sp12_h_l_0
T_14_25_sp4_h_l_9
T_13_21_sp4_v_t_39
T_12_24_lc_trk_g2_7
T_12_24_input_2_3
T_12_24_wire_logic_cluster/lc_3/in_2

End 

Net : IAC_DRDY
T_5_33_wire_io_cluster/io_0/D_IN_0
T_5_25_sp12_v_t_23
T_6_25_sp12_h_l_0
T_9_25_sp4_h_l_5
T_10_25_lc_trk_g3_5
T_10_25_wire_logic_cluster/lc_5/in_1

T_5_33_wire_io_cluster/io_0/D_IN_0
T_5_25_sp12_v_t_23
T_6_25_sp12_h_l_0
T_10_25_lc_trk_g0_3
T_10_25_input_2_1
T_10_25_wire_logic_cluster/lc_1/in_2

T_5_33_wire_io_cluster/io_0/D_IN_0
T_5_25_sp12_v_t_23
T_6_25_sp12_h_l_0
T_9_25_sp4_h_l_5
T_12_21_sp4_v_t_40
T_11_24_lc_trk_g3_0
T_11_24_wire_logic_cluster/lc_4/in_1

T_5_33_wire_io_cluster/io_0/D_IN_0
T_5_25_sp12_v_t_23
T_6_25_sp12_h_l_0
T_9_25_sp4_h_l_5
T_12_21_sp4_v_t_40
T_11_24_lc_trk_g3_0
T_11_24_input_2_7
T_11_24_wire_logic_cluster/lc_7/in_2

T_5_33_wire_io_cluster/io_0/D_IN_0
T_5_25_sp12_v_t_23
T_6_25_sp12_h_l_0
T_9_25_sp4_h_l_5
T_12_21_sp4_v_t_40
T_12_23_lc_trk_g2_5
T_12_23_input_2_5
T_12_23_wire_logic_cluster/lc_5/in_2

End 

Net : IAC_CLK
T_15_22_wire_logic_cluster/lc_6/out
T_6_22_sp12_h_l_0
T_5_22_sp4_h_l_1
T_0_22_span4_horz_1
T_0_22_span4_vert_t_12
T_0_25_lc_trk_g1_4
T_0_25_wire_io_cluster/io_1/D_OUT_0

T_15_22_wire_logic_cluster/lc_6/out
T_6_22_sp12_h_l_0
T_5_22_sp4_h_l_1
T_8_22_sp4_v_t_36
T_8_26_sp4_v_t_41
T_8_30_sp4_v_t_42
T_8_33_lc_trk_g0_2
T_8_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : EIS_SYNCCLK
T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_20
T_15_11_sp12_v_t_23
T_15_19_sp4_v_t_37
T_15_22_lc_trk_g1_5
T_15_22_wire_logic_cluster/lc_6/in_0

End 

Net : DDS_MCLK1
T_12_7_wire_logic_cluster/lc_5/out
T_11_7_sp4_h_l_2
T_7_7_sp4_h_l_2
T_6_3_sp4_v_t_42
T_6_0_span4_vert_27
T_6_0_lc_trk_g0_3
T_6_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : DDS_MCLK
T_22_21_wire_logic_cluster/lc_4/out
T_23_21_sp4_h_l_8
T_26_21_sp4_v_t_45
T_26_25_sp4_v_t_41
T_27_29_sp4_h_l_10
T_30_29_sp4_v_t_47
T_30_33_lc_trk_g0_2
T_30_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : DDS_CS1
T_11_12_wire_logic_cluster/lc_3/out
T_11_8_sp4_v_t_43
T_8_8_sp4_h_l_6
T_7_4_sp4_v_t_46
T_7_0_span4_vert_39
T_7_0_lc_trk_g0_7
T_7_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : DDS_CS
T_19_24_wire_logic_cluster/lc_0/out
T_19_20_sp12_v_t_23
T_20_32_sp12_h_l_0
T_31_32_sp12_v_t_23
T_31_33_lc_trk_g0_7
T_31_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : CONT_SD
T_20_23_wire_logic_cluster/lc_5/out
T_19_23_sp4_h_l_2
T_22_23_sp4_v_t_42
T_22_27_sp4_v_t_38
T_23_31_sp4_h_l_3
T_26_31_sp4_v_t_45
T_26_33_lc_trk_g0_0
T_26_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : CONSTANT_ONE_NET
T_17_15_wire_logic_cluster/lc_6/out
T_18_14_sp4_v_t_45
T_19_14_sp4_h_l_8
T_23_14_sp4_h_l_11
T_23_14_lc_trk_g0_6
T_23_14_input_2_2
T_23_14_wire_logic_cluster/lc_2/in_2

T_17_15_wire_logic_cluster/lc_6/out
T_18_14_sp4_v_t_45
T_19_14_sp4_h_l_8
T_23_14_sp4_h_l_11
T_23_14_lc_trk_g0_6
T_23_14_wire_logic_cluster/lc_3/in_1

T_17_15_wire_logic_cluster/lc_6/out
T_18_14_sp4_v_t_45
T_19_14_sp4_h_l_8
T_23_14_sp4_h_l_11
T_23_14_lc_trk_g0_6
T_23_14_input_2_4
T_23_14_wire_logic_cluster/lc_4/in_2

T_17_15_wire_logic_cluster/lc_6/out
T_18_14_sp4_v_t_45
T_19_14_sp4_h_l_8
T_23_14_sp4_h_l_11
T_23_14_lc_trk_g0_6
T_23_14_wire_logic_cluster/lc_5/in_1

T_17_15_wire_logic_cluster/lc_6/out
T_18_14_sp4_v_t_45
T_19_14_sp4_h_l_8
T_23_14_sp4_h_l_11
T_23_14_lc_trk_g0_6
T_23_14_input_2_6
T_23_14_wire_logic_cluster/lc_6/in_2

T_17_15_wire_logic_cluster/lc_6/out
T_18_14_sp4_v_t_45
T_19_14_sp4_h_l_8
T_23_14_sp4_h_l_11
T_23_14_lc_trk_g0_6
T_23_14_wire_logic_cluster/lc_7/in_1

T_17_15_wire_logic_cluster/lc_6/out
T_18_14_sp4_v_t_45
T_19_14_sp4_h_l_8
T_23_14_sp4_h_l_11
T_23_14_lc_trk_g0_6
T_23_14_input_2_0
T_23_14_wire_logic_cluster/lc_0/in_2

T_17_15_wire_logic_cluster/lc_6/out
T_18_14_sp4_v_t_45
T_19_14_sp4_h_l_8
T_23_14_sp4_h_l_11
T_23_14_lc_trk_g0_6
T_23_14_wire_logic_cluster/lc_1/in_1

T_17_15_wire_logic_cluster/lc_6/out
T_16_15_sp12_h_l_0
T_25_15_lc_trk_g0_4
T_25_15_wire_bram/ram/RE

T_17_15_wire_logic_cluster/lc_6/out
T_16_15_sp12_h_l_0
T_25_15_sp4_h_l_11
T_24_11_sp4_v_t_46
T_23_13_lc_trk_g2_3
T_23_13_input_2_1
T_23_13_wire_logic_cluster/lc_1/in_2

T_17_15_wire_logic_cluster/lc_6/out
T_16_15_sp12_h_l_0
T_25_15_sp4_h_l_11
T_24_11_sp4_v_t_46
T_23_13_lc_trk_g2_3
T_23_13_wire_logic_cluster/lc_2/in_1

T_17_15_wire_logic_cluster/lc_6/out
T_16_15_sp12_h_l_0
T_25_15_sp4_h_l_11
T_24_11_sp4_v_t_46
T_23_13_lc_trk_g2_3
T_23_13_input_2_3
T_23_13_wire_logic_cluster/lc_3/in_2

T_17_15_wire_logic_cluster/lc_6/out
T_16_15_sp12_h_l_0
T_25_15_sp4_h_l_11
T_24_11_sp4_v_t_46
T_23_13_lc_trk_g2_3
T_23_13_wire_logic_cluster/lc_4/in_1

T_17_15_wire_logic_cluster/lc_6/out
T_16_15_sp12_h_l_0
T_25_15_sp4_h_l_11
T_24_11_sp4_v_t_46
T_23_13_lc_trk_g2_3
T_23_13_input_2_5
T_23_13_wire_logic_cluster/lc_5/in_2

T_17_15_wire_logic_cluster/lc_6/out
T_16_15_sp12_h_l_0
T_25_15_sp4_h_l_11
T_24_11_sp4_v_t_46
T_23_13_lc_trk_g2_3
T_23_13_wire_logic_cluster/lc_6/in_1

T_17_15_wire_logic_cluster/lc_6/out
T_16_15_sp12_h_l_0
T_25_15_sp4_h_l_11
T_24_11_sp4_v_t_46
T_23_13_lc_trk_g2_3
T_23_13_input_2_7
T_23_13_wire_logic_cluster/lc_7/in_2

T_17_15_wire_logic_cluster/lc_6/out
T_17_13_sp4_v_t_41
T_17_17_sp4_v_t_42
T_17_21_sp4_v_t_38
T_17_24_lc_trk_g0_6
T_17_24_wire_logic_cluster/lc_1/in_1

T_17_15_wire_logic_cluster/lc_6/out
T_17_13_sp4_v_t_41
T_17_17_sp4_v_t_42
T_17_21_sp4_v_t_38
T_17_24_lc_trk_g1_6
T_17_24_wire_logic_cluster/lc_2/in_1

T_17_15_wire_logic_cluster/lc_6/out
T_17_13_sp4_v_t_41
T_17_17_sp4_v_t_42
T_17_21_sp4_v_t_38
T_17_24_lc_trk_g0_6
T_17_24_wire_logic_cluster/lc_3/in_1

T_17_15_wire_logic_cluster/lc_6/out
T_17_13_sp4_v_t_41
T_17_17_sp4_v_t_42
T_17_21_sp4_v_t_38
T_17_24_lc_trk_g1_6
T_17_24_wire_logic_cluster/lc_4/in_1

T_17_15_wire_logic_cluster/lc_6/out
T_17_13_sp4_v_t_41
T_17_17_sp4_v_t_42
T_17_21_sp4_v_t_38
T_17_24_lc_trk_g0_6
T_17_24_wire_logic_cluster/lc_5/in_1

T_17_15_wire_logic_cluster/lc_6/out
T_17_13_sp4_v_t_41
T_17_17_sp4_v_t_42
T_17_21_sp4_v_t_38
T_17_24_lc_trk_g1_6
T_17_24_wire_logic_cluster/lc_6/in_1

T_17_15_wire_logic_cluster/lc_6/out
T_17_13_sp4_v_t_41
T_17_17_sp4_v_t_42
T_17_21_sp4_v_t_38
T_17_24_lc_trk_g0_6
T_17_24_wire_logic_cluster/lc_7/in_1

T_17_15_wire_logic_cluster/lc_6/out
T_16_15_sp12_h_l_0
T_23_15_sp4_h_l_9
T_26_11_sp4_v_t_44
T_26_14_lc_trk_g0_4
T_26_14_input_2_2
T_26_14_wire_logic_cluster/lc_2/in_2

T_17_15_wire_logic_cluster/lc_6/out
T_16_15_sp12_h_l_0
T_23_15_sp4_h_l_9
T_26_11_sp4_v_t_44
T_26_14_lc_trk_g0_4
T_26_14_wire_logic_cluster/lc_3/in_1

T_17_15_wire_logic_cluster/lc_6/out
T_16_15_sp12_h_l_0
T_23_15_sp4_h_l_9
T_26_11_sp4_v_t_44
T_26_14_lc_trk_g0_4
T_26_14_input_2_4
T_26_14_wire_logic_cluster/lc_4/in_2

T_17_15_wire_logic_cluster/lc_6/out
T_16_15_sp12_h_l_0
T_23_15_sp4_h_l_9
T_26_11_sp4_v_t_44
T_26_14_lc_trk_g0_4
T_26_14_wire_logic_cluster/lc_5/in_1

T_17_15_wire_logic_cluster/lc_6/out
T_16_15_sp12_h_l_0
T_23_15_sp4_h_l_9
T_26_11_sp4_v_t_44
T_26_14_lc_trk_g0_4
T_26_14_input_2_6
T_26_14_wire_logic_cluster/lc_6/in_2

T_17_15_wire_logic_cluster/lc_6/out
T_16_15_sp12_h_l_0
T_23_15_sp4_h_l_9
T_26_11_sp4_v_t_44
T_26_14_lc_trk_g0_4
T_26_14_wire_logic_cluster/lc_7/in_1

T_17_15_wire_logic_cluster/lc_6/out
T_16_15_sp12_h_l_0
T_23_15_sp4_h_l_9
T_26_11_sp4_v_t_44
T_26_14_lc_trk_g0_4
T_26_14_input_2_0
T_26_14_wire_logic_cluster/lc_0/in_2

T_17_15_wire_logic_cluster/lc_6/out
T_16_15_sp12_h_l_0
T_23_15_sp4_h_l_9
T_26_11_sp4_v_t_44
T_26_14_lc_trk_g0_4
T_26_14_wire_logic_cluster/lc_1/in_1

T_17_15_wire_logic_cluster/lc_6/out
T_18_14_sp4_v_t_45
T_19_14_sp4_h_l_8
T_23_14_sp4_h_l_8
T_26_10_sp4_v_t_45
T_25_13_lc_trk_g3_5
T_25_13_wire_bram/ram/RE

T_17_15_wire_logic_cluster/lc_6/out
T_18_14_sp4_v_t_45
T_19_14_sp4_h_l_8
T_23_14_sp4_h_l_8
T_26_14_sp4_v_t_45
T_25_17_lc_trk_g3_5
T_25_17_wire_bram/ram/RE

T_17_15_wire_logic_cluster/lc_6/out
T_16_15_sp12_h_l_0
T_23_15_sp4_h_l_9
T_26_11_sp4_v_t_44
T_26_13_lc_trk_g2_1
T_26_13_input_2_1
T_26_13_wire_logic_cluster/lc_1/in_2

T_17_15_wire_logic_cluster/lc_6/out
T_16_15_sp12_h_l_0
T_23_15_sp4_h_l_9
T_26_11_sp4_v_t_44
T_26_13_lc_trk_g2_1
T_26_13_wire_logic_cluster/lc_2/in_1

T_17_15_wire_logic_cluster/lc_6/out
T_16_15_sp12_h_l_0
T_23_15_sp4_h_l_9
T_26_11_sp4_v_t_44
T_26_13_lc_trk_g2_1
T_26_13_input_2_3
T_26_13_wire_logic_cluster/lc_3/in_2

T_17_15_wire_logic_cluster/lc_6/out
T_16_15_sp12_h_l_0
T_23_15_sp4_h_l_9
T_26_11_sp4_v_t_44
T_26_13_lc_trk_g2_1
T_26_13_wire_logic_cluster/lc_4/in_1

T_17_15_wire_logic_cluster/lc_6/out
T_16_15_sp12_h_l_0
T_23_15_sp4_h_l_9
T_26_11_sp4_v_t_44
T_26_13_lc_trk_g2_1
T_26_13_input_2_5
T_26_13_wire_logic_cluster/lc_5/in_2

T_17_15_wire_logic_cluster/lc_6/out
T_16_15_sp12_h_l_0
T_23_15_sp4_h_l_9
T_26_11_sp4_v_t_44
T_26_13_lc_trk_g2_1
T_26_13_wire_logic_cluster/lc_6/in_1

T_17_15_wire_logic_cluster/lc_6/out
T_16_15_sp12_h_l_0
T_23_15_sp4_h_l_9
T_26_11_sp4_v_t_44
T_26_13_lc_trk_g2_1
T_26_13_input_2_7
T_26_13_wire_logic_cluster/lc_7/in_2

T_17_15_wire_logic_cluster/lc_6/out
T_17_13_sp4_v_t_41
T_14_13_sp4_h_l_10
T_10_13_sp4_h_l_1
T_6_13_sp4_h_l_9
T_8_13_lc_trk_g2_4
T_8_13_wire_bram/ram/RE

T_17_15_wire_logic_cluster/lc_6/out
T_18_14_sp4_v_t_45
T_19_14_sp4_h_l_8
T_23_14_sp4_h_l_8
T_26_10_sp4_v_t_45
T_25_11_lc_trk_g3_5
T_25_11_wire_bram/ram/RE

T_17_15_wire_logic_cluster/lc_6/out
T_18_14_sp4_v_t_45
T_19_14_sp4_h_l_8
T_23_14_sp4_h_l_8
T_26_14_sp4_v_t_45
T_26_18_sp4_v_t_45
T_25_19_lc_trk_g3_5
T_25_19_wire_bram/ram/RE

T_17_15_wire_logic_cluster/lc_6/out
T_17_13_sp4_v_t_41
T_14_13_sp4_h_l_10
T_10_13_sp4_h_l_1
T_9_13_sp4_v_t_36
T_9_9_sp4_v_t_41
T_8_11_lc_trk_g0_4
T_8_11_wire_bram/ram/RE

T_17_15_wire_logic_cluster/lc_6/out
T_18_14_sp4_v_t_45
T_19_14_sp4_h_l_8
T_23_14_sp4_h_l_8
T_26_10_sp4_v_t_45
T_26_11_lc_trk_g2_5
T_26_11_wire_logic_cluster/lc_0/in_3

T_17_15_wire_logic_cluster/lc_6/out
T_18_14_sp4_v_t_45
T_19_14_sp4_h_l_8
T_23_14_sp4_h_l_8
T_26_14_sp4_v_t_45
T_26_18_sp4_v_t_45
T_26_19_lc_trk_g2_5
T_26_19_wire_logic_cluster/lc_0/in_3

T_17_15_wire_logic_cluster/lc_6/out
T_18_14_sp4_v_t_45
T_19_14_sp4_h_l_8
T_23_14_sp4_h_l_8
T_26_14_sp4_v_t_45
T_26_18_sp4_v_t_45
T_25_21_lc_trk_g3_5
T_25_21_wire_bram/ram/RE

T_17_15_wire_logic_cluster/lc_6/out
T_18_14_sp4_v_t_45
T_19_14_sp4_h_l_8
T_23_14_sp4_h_l_8
T_26_10_sp4_v_t_45
T_26_6_sp4_v_t_45
T_25_9_lc_trk_g3_5
T_25_9_wire_bram/ram/RE

T_17_15_wire_logic_cluster/lc_6/out
T_16_15_sp12_h_l_0
T_15_3_sp12_v_t_23
T_16_3_sp12_h_l_0
T_17_3_sp4_h_l_3
T_20_0_span4_vert_33
T_20_0_lc_trk_g0_1
T_16_0_wire_pll/RESET

T_17_15_wire_logic_cluster/lc_6/out
T_18_14_sp4_v_t_45
T_19_14_sp4_h_l_8
T_23_14_sp4_h_l_8
T_26_14_sp4_v_t_45
T_26_18_sp4_v_t_45
T_26_22_sp4_v_t_45
T_25_23_lc_trk_g3_5
T_25_23_wire_bram/ram/RE

T_17_15_wire_logic_cluster/lc_6/out
T_18_14_sp4_v_t_45
T_19_14_sp4_h_l_8
T_23_14_sp4_h_l_8
T_26_10_sp4_v_t_45
T_26_6_sp4_v_t_45
T_25_7_lc_trk_g3_5
T_25_7_wire_bram/ram/RE

T_17_15_wire_logic_cluster/lc_6/out
T_18_14_sp4_v_t_45
T_19_14_sp4_h_l_8
T_23_14_sp4_h_l_8
T_26_14_sp4_v_t_45
T_26_18_sp4_v_t_45
T_26_22_sp4_v_t_45
T_25_25_lc_trk_g3_5
T_25_25_wire_bram/ram/RE

End 

Net : comm_spi.iclk
T_21_10_wire_logic_cluster/lc_7/out
T_19_10_sp12_h_l_1
T_18_10_lc_trk_g1_1
T_18_10_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_7/out
T_22_9_sp4_v_t_47
T_19_9_sp4_h_l_4
T_19_9_lc_trk_g1_1
T_19_9_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_7/out
T_21_7_sp4_v_t_38
T_22_11_sp4_h_l_9
T_23_11_lc_trk_g3_1
T_23_11_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_7/out
T_22_9_sp4_v_t_47
T_19_9_sp4_h_l_4
T_18_5_sp4_v_t_44
T_18_9_lc_trk_g1_1
T_18_9_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_7/out
T_21_7_sp4_v_t_38
T_21_11_sp4_v_t_46
T_20_13_lc_trk_g0_0
T_20_13_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_7/out
T_19_10_sp4_h_l_11
T_18_6_sp4_v_t_41
T_17_9_lc_trk_g3_1
T_17_9_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_7/out
T_22_9_sp4_v_t_47
T_19_9_sp4_h_l_4
T_18_5_sp4_v_t_41
T_18_8_lc_trk_g1_1
T_18_8_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_7/out
T_22_9_sp4_v_t_47
T_19_9_sp4_h_l_4
T_15_9_sp4_h_l_0
T_16_9_lc_trk_g2_0
T_16_9_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_7/out
T_21_7_sp4_v_t_38
T_22_11_sp4_h_l_9
T_26_11_sp4_h_l_5
T_26_11_lc_trk_g0_0
T_26_11_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_7/out
T_19_10_sp4_h_l_11
T_18_6_sp4_v_t_41
T_18_10_sp4_v_t_37
T_18_14_lc_trk_g0_0
T_18_14_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_7/out
T_21_7_sp4_v_t_38
T_21_11_sp4_v_t_46
T_21_15_sp4_v_t_39
T_18_15_sp4_h_l_8
T_19_15_lc_trk_g2_0
T_19_15_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_7/out
T_21_7_sp4_v_t_38
T_21_11_sp4_v_t_46
T_21_15_sp4_v_t_39
T_18_15_sp4_h_l_8
T_19_15_lc_trk_g2_0
T_19_15_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_7/out
T_21_7_sp4_v_t_38
T_21_11_sp4_v_t_46
T_21_15_sp4_v_t_39
T_18_15_sp4_h_l_8
T_19_15_lc_trk_g2_0
T_19_15_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_7/out
T_21_7_sp4_v_t_38
T_21_11_sp4_v_t_46
T_21_15_sp4_v_t_39
T_18_15_sp4_h_l_8
T_19_15_lc_trk_g2_0
T_19_15_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_7/out
T_21_7_sp4_v_t_38
T_21_11_sp4_v_t_46
T_21_15_sp4_v_t_39
T_18_15_sp4_h_l_8
T_19_15_lc_trk_g2_0
T_19_15_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_7/out
T_21_7_sp4_v_t_38
T_21_11_sp4_v_t_46
T_21_15_sp4_v_t_39
T_18_15_sp4_h_l_8
T_19_15_lc_trk_g2_0
T_19_15_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_7/out
T_21_7_sp4_v_t_38
T_21_11_sp4_v_t_46
T_21_15_sp4_v_t_39
T_18_15_sp4_h_l_8
T_19_15_lc_trk_g2_0
T_19_15_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_7/out
T_21_7_sp4_v_t_38
T_22_11_sp4_h_l_9
T_18_11_sp4_h_l_0
T_17_11_sp4_v_t_37
T_16_13_lc_trk_g0_0
T_16_13_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_7/out
T_21_7_sp4_v_t_38
T_21_11_sp4_v_t_46
T_22_15_sp4_h_l_5
T_24_15_lc_trk_g2_0
T_24_15_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_7/out
T_21_7_sp4_v_t_38
T_22_11_sp4_h_l_9
T_18_11_sp4_h_l_0
T_17_11_sp4_v_t_37
T_17_15_lc_trk_g0_0
T_17_15_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_7/out
T_22_9_sp4_v_t_47
T_22_13_sp4_v_t_36
T_22_17_sp4_v_t_41
T_23_17_sp4_h_l_4
T_23_17_lc_trk_g1_1
T_23_17_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_7/out
T_21_7_sp4_v_t_38
T_21_11_sp4_v_t_46
T_22_15_sp4_h_l_11
T_25_15_sp4_v_t_41
T_24_16_lc_trk_g3_1
T_24_16_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_7/out
T_22_9_sp4_v_t_47
T_22_13_sp4_v_t_36
T_23_17_sp4_h_l_1
T_24_17_lc_trk_g3_1
T_24_17_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_7/out
T_21_7_sp4_v_t_38
T_21_11_sp4_v_t_46
T_22_15_sp4_h_l_11
T_25_15_sp4_v_t_41
T_24_18_lc_trk_g3_1
T_24_18_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_7/out
T_22_9_sp4_v_t_47
T_22_13_sp4_v_t_36
T_22_17_sp4_v_t_41
T_23_17_sp4_h_l_4
T_26_13_sp4_v_t_41
T_26_16_lc_trk_g1_1
T_26_16_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_7/out
T_21_7_sp4_v_t_38
T_21_11_sp4_v_t_46
T_21_15_sp4_v_t_39
T_22_19_sp4_h_l_2
T_25_15_sp4_v_t_45
T_24_19_lc_trk_g2_0
T_24_19_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_7/out
T_22_9_sp4_v_t_47
T_22_13_sp4_v_t_36
T_23_17_sp4_h_l_1
T_27_17_sp4_h_l_9
T_26_17_lc_trk_g1_1
T_26_17_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_7/out
T_22_9_sp4_v_t_47
T_22_13_sp4_v_t_36
T_22_17_sp4_v_t_41
T_23_17_sp4_h_l_4
T_26_13_sp4_v_t_41
T_26_17_sp4_v_t_37
T_26_19_lc_trk_g2_0
T_26_19_wire_logic_cluster/lc_3/clk

End 

Net : comm_spi.data_tx_7__N_826
T_23_20_wire_logic_cluster/lc_6/out
T_23_19_sp4_v_t_44
T_24_19_sp4_h_l_9
T_24_19_lc_trk_g0_4
T_24_19_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_823
T_24_16_wire_logic_cluster/lc_1/out
T_24_13_sp12_v_t_22
T_24_15_lc_trk_g3_5
T_24_15_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_820
T_23_18_wire_logic_cluster/lc_0/out
T_23_18_sp4_h_l_5
T_24_18_lc_trk_g3_5
T_24_18_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_817
T_17_17_wire_logic_cluster/lc_4/out
T_17_16_sp4_v_t_40
T_17_12_sp4_v_t_45
T_16_13_lc_trk_g3_5
T_16_13_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_813
T_26_20_wire_logic_cluster/lc_5/out
T_26_19_lc_trk_g1_5
T_26_19_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.imosi_cascade_
T_18_11_wire_logic_cluster/lc_4/ltout
T_18_11_wire_logic_cluster/lc_5/in_2

End 

Net : comm_spi.n14804
T_21_11_wire_logic_cluster/lc_0/out
T_21_10_lc_trk_g0_0
T_21_10_wire_logic_cluster/lc_7/in_1

End 

Net : comm_spi.n14805
T_22_10_wire_logic_cluster/lc_6/out
T_21_10_lc_trk_g3_6
T_21_10_wire_logic_cluster/lc_7/in_0

End 

Net : comm_spi.data_tx_7__N_812
T_26_17_wire_logic_cluster/lc_2/out
T_27_14_sp4_v_t_45
T_26_17_lc_trk_g3_5
T_26_17_wire_logic_cluster/lc_5/s_r

End 

