<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: include/soc_a10/socal/alt_noc_fw_ddr_mpu_f2sdr_ddr_scr.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('alt__noc__fw__ddr__mpu__f2sdr__ddr__scr_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">alt_noc_fw_ddr_mpu_f2sdr_ddr_scr.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/***********************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">*                                                                                  *</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">* Copyright 2013-2015 Altera Corporation. All Rights Reserved.                     *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">*                                                                                  *</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">* Redistribution and use in source and binary forms, with or without               *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">* modification, are permitted provided that the following conditions are met:      *</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">*                                                                                  *</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">* 1. Redistributions of source code must retain the above copyright notice,        *</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">*    this list of conditions and the following disclaimer.                         *</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">*                                                                                  *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">* 2. Redistributions in binary form must reproduce the above copyright notice,     *</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">*    this list of conditions and the following disclaimer in the documentation     *</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">*    and/or other materials provided with the distribution.                        *</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">*                                                                                  *</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">* 3. Neither the name of the copyright holder nor the names of its contributors    *</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">*    may be used to endorse or promote products derived from this software without *</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">*    specific prior written permission.                                            *</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">*                                                                                  *</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;      *</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE        *</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE       *</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE        *</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR              *</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF             *</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS         *</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN          *</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)          *</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE       *</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">* POSSIBILITY OF SUCH DAMAGE.                                                      *</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">*                                                                                  *</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">***********************************************************************************/</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#ifndef __ALT_SOCAL_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_H__</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ALT_SOCAL_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_H__</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;{</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#else   </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga43b9ea70ca78984a609dad6194caf38f">   90</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN_LSB        0</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga908916a3ff79c290f1e10cbd22148c73">   92</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN_MSB        0</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga5a8472fd82d91cbf413bcfad95520c07">   94</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN_WIDTH      1</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga7f1985e2532b4aa56c3f49321bb31dfe">   96</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN_SET_MSK    0x00000001</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gabda2b799da2db506764f53b3aae6c696">   98</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN_CLR_MSK    0xfffffffe</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga5fafec06821bb40c5719700972ec3f7a">  100</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN_RESET      0x0</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga36cbbc70f8e7eb9b1942f258475dc8b9">  102</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN_GET(value) (((value) &amp; 0x00000001) &gt;&gt; 0)</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga87d36b021c51ff91c33f7cbbdb554cd7">  104</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG0EN_SET(value) (((value) &lt;&lt; 0) &amp; 0x00000001)</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gaa0a5892f454ff1723f432d5f6c4bcde7">  116</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN_LSB        1</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga72acd7c1a0b1d346679991a0c6d1e3a4">  118</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN_MSB        1</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga53da729bd87c272bfe54d4c5f4214e89">  120</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN_WIDTH      1</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gad1b630c7e8be5a45d5f920b3b485a183">  122</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN_SET_MSK    0x00000002</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga4ada605f2bc8c412c24276e4cc3d1b65">  124</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN_CLR_MSK    0xfffffffd</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gacbdeddd1e9c988a45e8ce13b08c09835">  126</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN_RESET      0x0</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gae19aad433a9f68200f33fd9613fca748">  128</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN_GET(value) (((value) &amp; 0x00000002) &gt;&gt; 1)</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga753719302bf5bd4ca667e159c5692840">  130</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG1EN_SET(value) (((value) &lt;&lt; 1) &amp; 0x00000002)</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gabe0dc70861b19e9974143f6f4e1b7e91">  142</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN_LSB        2</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gad9a8ea6df69b26e83271a42bfc813781">  144</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN_MSB        2</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gabe3b774dd8f9344c1348d88bc0bd363a">  146</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN_WIDTH      1</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gaab40f143cc35be3216cb5a8af5109ca6">  148</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN_SET_MSK    0x00000004</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gae2aa8c09a1560966623cc9f945763d3e">  150</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN_CLR_MSK    0xfffffffb</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga5082f6843d5a8602d2c9ce800d9019ba">  152</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN_RESET      0x0</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gaee93a1b571413f9953145bc47262f2a7">  154</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN_GET(value) (((value) &amp; 0x00000004) &gt;&gt; 2)</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga69ee209909d05b90f8067499763f5165">  156</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG2EN_SET(value) (((value) &lt;&lt; 2) &amp; 0x00000004)</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga50e02a929fd2a6c84f4b097db76da306">  168</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN_LSB        3</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga491307f80f7c890d873cb8ddd3d93f83">  170</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN_MSB        3</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga609948b30d6d6624b8036cd3eea9c4aa">  172</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN_WIDTH      1</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gafc718f73830494c90f82eec43f5f0de9">  174</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN_SET_MSK    0x00000008</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gae8fdaa0a4d5554f11c048a297cf2847f">  176</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN_CLR_MSK    0xfffffff7</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gaa0e9a2cbf2d4836fef194d4ba185c87f">  178</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN_RESET      0x0</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gae4fdb5e184adee2569c760e8d25c22d9">  180</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN_GET(value) (((value) &amp; 0x00000008) &gt;&gt; 3)</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gab3f48af5cec78dbf9a84f88d6efd5192">  182</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_MPUREG3EN_SET(value) (((value) &lt;&lt; 3) &amp; 0x00000008)</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gae2ad542ae592ccaae4b7d5129abb7c1d">  194</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN_LSB        4</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga7a018b2bbb351ca2433d48b6eaa69d10">  196</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN_MSB        4</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga878bfa0171fc9c51b59b46c5a09adbe3">  198</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN_WIDTH      1</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga2000d74e2d6ef4ec58b5eb33fe8e0606">  200</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN_SET_MSK    0x00000010</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga2a4f3b6f7f02586d91dde5ca4d84ea19">  202</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN_CLR_MSK    0xffffffef</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga5bddd8ca41ab89a3f4c205dcd0d08fff">  204</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN_RESET      0x0</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga4a2610a243ded1813075df0b9890c342">  206</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN_GET(value) (((value) &amp; 0x00000010) &gt;&gt; 4)</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga16cc279782acacd559c853f1bcc4c56c">  208</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG0EN_SET(value) (((value) &lt;&lt; 4) &amp; 0x00000010)</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga0a609f854044630a0e3c5a542aa40892">  220</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN_LSB        5</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gadb60ba7c7415017c48252dc32a9e03cb">  222</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN_MSB        5</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga998db427178794f4490cb27f05cb5ecc">  224</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN_WIDTH      1</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gac40fc7d42a637e575446372e33e91f58">  226</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN_SET_MSK    0x00000020</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gae9f04b7ef8c5d786cd07308f8004d2ad">  228</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN_CLR_MSK    0xffffffdf</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga7ddd0566480dc00532ec87ffb15e3332">  230</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN_RESET      0x0</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga87743ef12d06a7524ea7f9d8d570418e">  232</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN_GET(value) (((value) &amp; 0x00000020) &gt;&gt; 5)</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga9a9e081c5c7bd6a92678a180f9173ede">  234</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG1EN_SET(value) (((value) &lt;&lt; 5) &amp; 0x00000020)</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gad8744fe2abd05381ad24c77cc7f1fd69">  246</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN_LSB        6</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga237d906c1cd84f522533e2996f0a343f">  248</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN_MSB        6</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga225d23fc65bf83e2e7fd8a2ff9d1faac">  250</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN_WIDTH      1</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga83e7809da6cc247ae0cc590be179115f">  252</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN_SET_MSK    0x00000040</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gabbf2db71d18d4702a13651ddd1b5c49b">  254</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN_CLR_MSK    0xffffffbf</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga206f04493ebe0038bce904e4d3c7fbab">  256</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN_RESET      0x0</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gadd1ae0777dc3c6005f2e7da940d3c49d">  258</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN_GET(value) (((value) &amp; 0x00000040) &gt;&gt; 6)</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga9aabc35d5cba3b924a2bfd26d9996903">  260</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG2EN_SET(value) (((value) &lt;&lt; 6) &amp; 0x00000040)</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga4aff9f4ced06f11feebe9743764a0f16">  272</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN_LSB        7</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga65ad7b24edad82e1668e2a8f739fc6db">  274</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN_MSB        7</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gaf41a97f736c16279d3f76d998a330a2b">  276</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN_WIDTH      1</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gac89fea769f7f40b8d0c84276b20f6335">  278</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN_SET_MSK    0x00000080</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga5052e9fe275628791ce7b0556c1fe83b">  280</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN_CLR_MSK    0xffffff7f</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gad66cfa8493607200c7e2e51bd9c8728d">  282</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN_RESET      0x0</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gaa52031237875ddde1deba45299f5cc71">  284</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN_GET(value) (((value) &amp; 0x00000080) &gt;&gt; 7)</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga43528bb4eab36fe41fb0f9ee42a496f7">  286</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR0REG3EN_SET(value) (((value) &lt;&lt; 7) &amp; 0x00000080)</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gade20a68490b10a37445c3beae6c58631">  298</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN_LSB        8</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga5a74fa89565ed893a90d30bebb4faa38">  300</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN_MSB        8</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga3a451e453df7485c98f3efc7df80b085">  302</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN_WIDTH      1</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga7e4825452d930763cc4c79b7b59aa87e">  304</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN_SET_MSK    0x00000100</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gada39648a6ca0b281f6e5affae6a5fac4">  306</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN_CLR_MSK    0xfffffeff</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00308"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga8d26e216e62e7e94bbed22a7d98c71a2">  308</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN_RESET      0x0</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga90e9c9a77992195477b18bf90b06f58f">  310</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN_GET(value) (((value) &amp; 0x00000100) &gt;&gt; 8)</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00312"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga15febbc599029b0250245ab47ed13b47">  312</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG0EN_SET(value) (((value) &lt;&lt; 8) &amp; 0x00000100)</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00324"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gae3534dcdf0ac4d7e38820b9517cec8de">  324</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN_LSB        9</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gadf13381f03dea52d3278196e7f13d79a">  326</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN_MSB        9</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga919631ea429147c8332f7521533f606b">  328</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN_WIDTH      1</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga0c6fd4dc2616905a2ebb2149d95c44be">  330</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN_SET_MSK    0x00000200</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gaa3a1cb9bd220b4eb8344d381ec355482">  332</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN_CLR_MSK    0xfffffdff</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gac911a7ec8e447228a417a699bd28503d">  334</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN_RESET      0x0</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga6b7f13dfc7f5e2a96c696760fe73b33a">  336</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN_GET(value) (((value) &amp; 0x00000200) &gt;&gt; 9)</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga71ae703d09508fc5db470b2c20f291c3">  338</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG1EN_SET(value) (((value) &lt;&lt; 9) &amp; 0x00000200)</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga14e9842948bcd5e75d2c4a4eb8bf450e">  350</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN_LSB        10</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga48e42f6482496d076eb2c9cac7513e34">  352</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN_MSB        10</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gaf4b67a418618da00d51e02da09cdbf80">  354</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN_WIDTH      1</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga95636b88cca386cedae10d7097d117a1">  356</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN_SET_MSK    0x00000400</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga32d98f75a75ec53e7c775ece8ba37900">  358</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN_CLR_MSK    0xfffffbff</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga424c2c5d2097b1ab770c49aea23ba549">  360</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN_RESET      0x0</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gad962a744dab526c55ae9f035247a75bf">  362</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN_GET(value) (((value) &amp; 0x00000400) &gt;&gt; 10)</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gad878ff63820099a7ec60d9a8f178ab41">  364</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG2EN_SET(value) (((value) &lt;&lt; 10) &amp; 0x00000400)</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00376"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga36bc5eb5886f5ae0b5ef7e921cd685ae">  376</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN_LSB        11</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga064f023304a40096b4802c1148365521">  378</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN_MSB        11</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gafe368781396236b689f351f560fda884">  380</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN_WIDTH      1</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga32fca847248642ee3b50b5a6cf5fdaa0">  382</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN_SET_MSK    0x00000800</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga2262df660f20b6e88bb6bfec6415fead">  384</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN_CLR_MSK    0xfffff7ff</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga14230183f13eeddead29215986962334">  386</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN_RESET      0x0</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00388"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gaf290df90626ebefb6b74e312985cbd65">  388</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN_GET(value) (((value) &amp; 0x00000800) &gt;&gt; 11)</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00390"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga29ef1d7e138bb28838867b468f8c9f9c">  390</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR1REG3EN_SET(value) (((value) &lt;&lt; 11) &amp; 0x00000800)</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga109e92bdbbfee90af832a5f56c4d83fa">  402</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN_LSB        12</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00404"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga6897b2124c79b91d85755714add997a2">  404</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN_MSB        12</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gac57bd661d1fafd0e4d00f94fa6c31190">  406</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN_WIDTH      1</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gaacd2c9d7fc7b7b136748a29ed0a1ce92">  408</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN_SET_MSK    0x00001000</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga98dd466f7d8fbe593b8183d325945c52">  410</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN_CLR_MSK    0xffffefff</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00412"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gaee07028e2d7d7c1c589e1ebf3e0dc051">  412</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN_RESET      0x0</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga5f678418e91e44b79073d3c0da53da73">  414</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN_GET(value) (((value) &amp; 0x00001000) &gt;&gt; 12)</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00416"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gae021032fcb68dfbec116b1ee365e2377">  416</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG0EN_SET(value) (((value) &lt;&lt; 12) &amp; 0x00001000)</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga459d2ec70a157e14d968980388143019">  428</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN_LSB        13</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga08c1016e388a0613b5fb10dc9488977e">  430</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN_MSB        13</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00432"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga685106fa001d1233c76b2da8aa807ceb">  432</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN_WIDTH      1</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga14862dd10649a6af0b8c2f862a0af489">  434</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN_SET_MSK    0x00002000</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00436"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gabef692f464981043431028d0b96516b5">  436</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN_CLR_MSK    0xffffdfff</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00438"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga369d4f557f4e90b1f63eaa49ba01780b">  438</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN_RESET      0x0</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00440"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga15ffe3a0598eb54354b1b861a74186c2">  440</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN_GET(value) (((value) &amp; 0x00002000) &gt;&gt; 13)</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00442"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga5ae887f5f1d09951aef77e5e8c0f5268">  442</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG1EN_SET(value) (((value) &lt;&lt; 13) &amp; 0x00002000)</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00454"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga2445e3cfc003546d0f42c7d169641de7">  454</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN_LSB        14</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00456"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga0d9485d09c04899275b66056e4cf9afa">  456</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN_MSB        14</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00458"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga93e328f96744ae15cc74ab739003a906">  458</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN_WIDTH      1</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00460"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gae590825461ddc44386f89e504f69752f">  460</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN_SET_MSK    0x00004000</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga82d183d7f01d300bff3e95b359104c79">  462</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN_CLR_MSK    0xffffbfff</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00464"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga8c95b75264050621e9ab76103b023a09">  464</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN_RESET      0x0</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga7aa3aef282c1c27c070515ae2fe512cf">  466</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN_GET(value) (((value) &amp; 0x00004000) &gt;&gt; 14)</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00468"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gabef7ffb4577d40a194e643d3095f1c36">  468</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG2EN_SET(value) (((value) &lt;&lt; 14) &amp; 0x00004000)</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00480"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga44469234c01c738eac863451fc977deb">  480</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN_LSB        15</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga4f8a6d6b0eb2f1b7de0e9eee67689c5b">  482</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN_MSB        15</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gae298a4099d4b44a9a4556b26876388b1">  484</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN_WIDTH      1</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00486"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gaa3811ae1da3cf2b1349d68fb741d2e71">  486</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN_SET_MSK    0x00008000</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00488"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gae7c19c941267cc8e6d5aa34d9fd14aa7">  488</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN_CLR_MSK    0xffff7fff</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00490"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga68166da1412be042c85c8adf4549f294">  490</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN_RESET      0x0</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00492"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga18c1e728fccdab0e21985a2ffd0e4f50">  492</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN_GET(value) (((value) &amp; 0x00008000) &gt;&gt; 15)</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00494"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga8dfcff74e09ca86975c8327db45e58a6">  494</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_F2SDR2REG3EN_SET(value) (((value) &lt;&lt; 15) &amp; 0x00008000)</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00507"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html">  507</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_s</a></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;{</div>
<div class="line"><a name="l00509"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#a75b2ad186aa0da5bb1babac9aaf334ac">  509</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#a75b2ad186aa0da5bb1babac9aaf334ac">mpuregion0enable</a>         :  1;  </div>
<div class="line"><a name="l00510"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#abdb8729e7819ade48a06b2552f8192a2">  510</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#abdb8729e7819ade48a06b2552f8192a2">mpuregion1enable</a>         :  1;  </div>
<div class="line"><a name="l00511"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#a588e53e776740a8e4e58876bc30e71db">  511</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#a588e53e776740a8e4e58876bc30e71db">mpuregion2enable</a>         :  1;  </div>
<div class="line"><a name="l00512"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#a999685642ca5d34639d4c7a25639dfe5">  512</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#a999685642ca5d34639d4c7a25639dfe5">mpuregion3enable</a>         :  1;  </div>
<div class="line"><a name="l00513"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#aaa2fa869da5e07dfb6ac93bb1de9fb0c">  513</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#aaa2fa869da5e07dfb6ac93bb1de9fb0c">fpga2sdram0region0enable</a> :  1;  </div>
<div class="line"><a name="l00514"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#aed8886644587a969c113df8683a6d1b4">  514</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#aed8886644587a969c113df8683a6d1b4">fpga2sdram0region1enable</a> :  1;  </div>
<div class="line"><a name="l00515"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#af90dafa30c0a0f49fddd72294e4d7aca">  515</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#af90dafa30c0a0f49fddd72294e4d7aca">fpga2sdram0region2enable</a> :  1;  </div>
<div class="line"><a name="l00516"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#a261f59872498013544e3b4e761613de8">  516</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#a261f59872498013544e3b4e761613de8">fpga2sdram0region3enable</a> :  1;  </div>
<div class="line"><a name="l00517"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#a32c7e35a10e9932abff68c301230c774">  517</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#a32c7e35a10e9932abff68c301230c774">fpga2sdram1region0enable</a> :  1;  </div>
<div class="line"><a name="l00518"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ab2ca2392c631657af38754f72bf61ae4">  518</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ab2ca2392c631657af38754f72bf61ae4">fpga2sdram1region1enable</a> :  1;  </div>
<div class="line"><a name="l00519"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#acafafa48454e00daf40454e0efaa299f">  519</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#acafafa48454e00daf40454e0efaa299f">fpga2sdram1region2enable</a> :  1;  </div>
<div class="line"><a name="l00520"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#a21e025825b836b08f238e04e8a48a3be">  520</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#a21e025825b836b08f238e04e8a48a3be">fpga2sdram1region3enable</a> :  1;  </div>
<div class="line"><a name="l00521"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#aebfe1fd19f8cc05a67743a72dfd4169c">  521</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#aebfe1fd19f8cc05a67743a72dfd4169c">fpga2sdram2region0enable</a> :  1;  </div>
<div class="line"><a name="l00522"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#a891ee8ec45f9b8f20fd6846907f5c505">  522</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#a891ee8ec45f9b8f20fd6846907f5c505">fpga2sdram2region1enable</a> :  1;  </div>
<div class="line"><a name="l00523"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#a90b9b13f29b0120162756e10303a9716">  523</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#a90b9b13f29b0120162756e10303a9716">fpga2sdram2region2enable</a> :  1;  </div>
<div class="line"><a name="l00524"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#aed7ea34db2dbe319e4ac71a0d063fc50">  524</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#aed7ea34db2dbe319e4ac71a0d063fc50">fpga2sdram2region3enable</a> :  1;  </div>
<div class="line"><a name="l00525"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#a6c9499b3e94cf07267e646d0597f0ab2">  525</a></span>&#160;    uint32_t                           : 16;  </div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;};</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;</div>
<div class="line"><a name="l00529"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga004f331b1c8af4b614e75d176fd29ef8">  529</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_s</a>  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_t</a>;</div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00533"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#ga6ecbc181dc0232c7dd004dd00287119d">  533</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_RESET       0x00000000</span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00535"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gad216d41c7d8b89beea77c4c09ad9fc80">  535</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_OFST        0x0</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00578"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga7fd9c5d8e65337e6ab8569623187548a">  578</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_MPUREG0EN_LSB        0</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00580"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga600a821e8b5c53bd639437a3dfebfa5e">  580</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_MPUREG0EN_MSB        0</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00582"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga0ce5cab0e545644ba1e10b872f0e3066">  582</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_MPUREG0EN_WIDTH      1</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00584"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga946aa01f46b2e7828d3c219dfce9bdfb">  584</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_MPUREG0EN_SET_MSK    0x00000001</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00586"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga41b4980ebdac8a6f457c0630668a39b3">  586</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_MPUREG0EN_CLR_MSK    0xfffffffe</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00588"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga519c12c5c47aa44bbc6d5407b16ee509">  588</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_MPUREG0EN_RESET      0x0</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00590"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga110505eaecc0072579960912859d6d3a">  590</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_MPUREG0EN_GET(value) (((value) &amp; 0x00000001) &gt;&gt; 0)</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00592"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gab2be8357a82d09316afc3187085b4796">  592</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_MPUREG0EN_SET(value) (((value) &lt;&lt; 0) &amp; 0x00000001)</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00607"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gae0dcdb1dd3af226a09a578ce6c8b7eae">  607</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_MPUREG1EN_LSB        1</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00609"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga1bb88b65ce52b3d5be78c7917cf67f8a">  609</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_MPUREG1EN_MSB        1</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00611"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gaf888ab82e1a89205696fb2f2e5536746">  611</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_MPUREG1EN_WIDTH      1</span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00613"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga17537dcdcf02884f6073cb701ed84767">  613</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_MPUREG1EN_SET_MSK    0x00000002</span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00615"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gab86b8263948ac1844f6d760976470651">  615</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_MPUREG1EN_CLR_MSK    0xfffffffd</span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00617"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gaa68c7b73da217106ae6f2fceeb3ab3b6">  617</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_MPUREG1EN_RESET      0x0</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00619"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gaf30eea8fa88d5147b5f4786314555c9c">  619</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_MPUREG1EN_GET(value) (((value) &amp; 0x00000002) &gt;&gt; 1)</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00621"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gaf011e3d978c9b05307969cd2555474b5">  621</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_MPUREG1EN_SET(value) (((value) &lt;&lt; 1) &amp; 0x00000002)</span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00636"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga7368a0df5ed85abb6d754bc8619257f0">  636</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_MPUREG2EN_LSB        2</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00638"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gae21e62ad5d4f6f6329d83e8db2a2ad48">  638</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_MPUREG2EN_MSB        2</span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00640"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga294a5a5bfcd2395e21fd87176f5df833">  640</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_MPUREG2EN_WIDTH      1</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00642"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga7be2902bac36b8fd0e7ce1f90cd7afa7">  642</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_MPUREG2EN_SET_MSK    0x00000004</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00644"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga736dab651ed8fecf0e231616cf812131">  644</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_MPUREG2EN_CLR_MSK    0xfffffffb</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00646"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga41b5f1f360eeb0ed5ba2fbfddd848a25">  646</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_MPUREG2EN_RESET      0x0</span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00648"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga1034d6441cccdf8383f62ce8d1a5c91e">  648</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_MPUREG2EN_GET(value) (((value) &amp; 0x00000004) &gt;&gt; 2)</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00650"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga3dc5e12b6ddc576ebd64a8945e6b95d5">  650</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_MPUREG2EN_SET(value) (((value) &lt;&lt; 2) &amp; 0x00000004)</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00665"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gaa7abd12728e6394aa7c4ca4f91cf4645">  665</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_MPUREG3EN_LSB        3</span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00667"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gaf14811fea7f23d0729eda13fb03510a9">  667</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_MPUREG3EN_MSB        3</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00669"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga869971174ec8778bf9e9feb52dba66b0">  669</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_MPUREG3EN_WIDTH      1</span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00671"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga01b6a2524029af579765af9491cfbb04">  671</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_MPUREG3EN_SET_MSK    0x00000008</span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00673"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga17122b33724be51afda2a67192269f46">  673</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_MPUREG3EN_CLR_MSK    0xfffffff7</span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00675"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga62c59c4a16a4ebe1a4acb9a97eef9ab4">  675</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_MPUREG3EN_RESET      0x0</span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00677"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gae34bc79e11bee20281e71728ee69c7a1">  677</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_MPUREG3EN_GET(value) (((value) &amp; 0x00000008) &gt;&gt; 3)</span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00679"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga039eae909281deb0fb10b5cd484d7a40">  679</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_MPUREG3EN_SET(value) (((value) &lt;&lt; 3) &amp; 0x00000008)</span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00694"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga67ef03a1a1c44a3a74f2f835e9d39e2b">  694</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR0REG0EN_LSB        4</span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00696"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga8ad9e1cd3b94912ab565a969c7920e16">  696</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR0REG0EN_MSB        4</span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00698"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga6b9e2cf8352b9387096950b9f71ae260">  698</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR0REG0EN_WIDTH      1</span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00700"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga7ab4c1473463ec811293870a6f76fed5">  700</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR0REG0EN_SET_MSK    0x00000010</span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00702"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gad43b48c0dfb5fb752beaec2ef3e6f396">  702</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR0REG0EN_CLR_MSK    0xffffffef</span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00704"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga37a18fec704134b9d6a5844d2c7f9bf6">  704</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR0REG0EN_RESET      0x0</span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00706"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga87058e435ae0e21425d47dda260db92e">  706</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR0REG0EN_GET(value) (((value) &amp; 0x00000010) &gt;&gt; 4)</span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00708"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga49410aeae84f2d263196be19861eb423">  708</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR0REG0EN_SET(value) (((value) &lt;&lt; 4) &amp; 0x00000010)</span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00723"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga9b6f650567ca8f192a02b81d4aaaae44">  723</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR0REG1EN_LSB        5</span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00725"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga959616265084890064d7750140f43369">  725</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR0REG1EN_MSB        5</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00727"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gadac529e1c4e4b9ec26a071727e3c3064">  727</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR0REG1EN_WIDTH      1</span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00729"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gad72796dc5651db1d52e509437b1e70ec">  729</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR0REG1EN_SET_MSK    0x00000020</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00731"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga9c4b952bc3e7209361bb1236e5cdf95b">  731</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR0REG1EN_CLR_MSK    0xffffffdf</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00733"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gad78b178225f557b1561afab24b7f43ca">  733</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR0REG1EN_RESET      0x0</span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00735"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gaaca1996a41e9a170381c4aed85c18e80">  735</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR0REG1EN_GET(value) (((value) &amp; 0x00000020) &gt;&gt; 5)</span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00737"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gac39b8b76d281db501324d33d902be371">  737</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR0REG1EN_SET(value) (((value) &lt;&lt; 5) &amp; 0x00000020)</span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00752"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gab9213672f28270193804897c0cebcdb1">  752</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR0REG2EN_LSB        6</span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00754"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gae3ee3940a2ab0c2f28cee19eb1ab1d3f">  754</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR0REG2EN_MSB        6</span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00756"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gaf979816e20d589aac594634b2da8a8b6">  756</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR0REG2EN_WIDTH      1</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00758"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga999e72c8353a1d458d1b3e8c78f1c617">  758</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR0REG2EN_SET_MSK    0x00000040</span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00760"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga897bfa68b9c6aa546f9969289ab95fc4">  760</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR0REG2EN_CLR_MSK    0xffffffbf</span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00762"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gae6a64892aae0f2cc75251a15e4feeab2">  762</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR0REG2EN_RESET      0x0</span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00764"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga1ec64947216571a7c1fdca8714440f81">  764</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR0REG2EN_GET(value) (((value) &amp; 0x00000040) &gt;&gt; 6)</span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00766"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga68b89ed99f0ae4fab5bfee35fdf284e7">  766</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR0REG2EN_SET(value) (((value) &lt;&lt; 6) &amp; 0x00000040)</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00781"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga83faa032e0941dc3040c789ff53e0223">  781</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR0REG3EN_LSB        7</span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00783"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gaf63d949d26960f0cdb915c4bd2d623e0">  783</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR0REG3EN_MSB        7</span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00785"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga972ff57a9713a0966cfb7b3bac02cf1d">  785</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR0REG3EN_WIDTH      1</span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00787"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga87e9171d6f44bfb89d1a7f178111843c">  787</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR0REG3EN_SET_MSK    0x00000080</span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00789"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gae13ea91a6da8f4e75e8e075af6717f7f">  789</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR0REG3EN_CLR_MSK    0xffffff7f</span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00791"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gadff80d0437bcd363034a0a1c6e3eea01">  791</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR0REG3EN_RESET      0x0</span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00793"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga61ba5402723d45110e428ff63d8c9187">  793</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR0REG3EN_GET(value) (((value) &amp; 0x00000080) &gt;&gt; 7)</span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00795"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga24ff9dbf1b8c1f85e06ea7aa37ed12a6">  795</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR0REG3EN_SET(value) (((value) &lt;&lt; 7) &amp; 0x00000080)</span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00810"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga82aebb8672afc583195bfa4ef5d1a65f">  810</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR1REG0EN_LSB        8</span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00812"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga1e391e29f9844d0373a8973c21156e1e">  812</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR1REG0EN_MSB        8</span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00814"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga915873e343ec12d03701c89b3b54dc1d">  814</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR1REG0EN_WIDTH      1</span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00816"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gaa0f4a64a837778b431d50fcc14cb6d2b">  816</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR1REG0EN_SET_MSK    0x00000100</span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00818"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga7973cdf73777cdbef85d245169196e85">  818</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR1REG0EN_CLR_MSK    0xfffffeff</span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00820"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga5690f3eb7f6ac488dddb08a7a923c7cb">  820</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR1REG0EN_RESET      0x0</span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00822"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga9b8b2ecd3b7096e8b66a646cd15ecc5b">  822</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR1REG0EN_GET(value) (((value) &amp; 0x00000100) &gt;&gt; 8)</span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00824"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gad753ca8eef197535ea7f32510e6a45dc">  824</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR1REG0EN_SET(value) (((value) &lt;&lt; 8) &amp; 0x00000100)</span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00839"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga9996baa4e1d55b0673e5b61fa6ee8960">  839</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR1REG1EN_LSB        9</span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00841"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga400bb043d0fce3d593881cba4bb33c77">  841</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR1REG1EN_MSB        9</span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00843"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga9e58747c6cc798c441e18596b7390c00">  843</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR1REG1EN_WIDTH      1</span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00845"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga20434d2d2a6d328c44089a3cc2fad1ba">  845</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR1REG1EN_SET_MSK    0x00000200</span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00847"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga59777c1010323ff7d81d1e1df4005210">  847</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR1REG1EN_CLR_MSK    0xfffffdff</span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00849"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga86bc19d1113f334cfb8e5f36b2f4b42d">  849</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR1REG1EN_RESET      0x0</span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00851"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga741c252206a7f82bc5d2ccce7851fa13">  851</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR1REG1EN_GET(value) (((value) &amp; 0x00000200) &gt;&gt; 9)</span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00853"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga831d8f66ac40647867d362ca0d2cbcc6">  853</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR1REG1EN_SET(value) (((value) &lt;&lt; 9) &amp; 0x00000200)</span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00868"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gac971e734b0291cf3fd98b4829fbf0c5d">  868</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR1REG2EN_LSB        10</span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00870"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga3d54d9ccf28a16d8c20581a28e3b5970">  870</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR1REG2EN_MSB        10</span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00872"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga44f8a3cd38c6f04cd414403e91016695">  872</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR1REG2EN_WIDTH      1</span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00874"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gaa6b070640cfb8d093a6e8cb14f0b4cc2">  874</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR1REG2EN_SET_MSK    0x00000400</span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00876"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga61b982bd20dd70b14fc55f74d7c08097">  876</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR1REG2EN_CLR_MSK    0xfffffbff</span></div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00878"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga51459651c7e4e09edf453240bae0054f">  878</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR1REG2EN_RESET      0x0</span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00880"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga027335463e9ea894e434a94bf1c58a94">  880</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR1REG2EN_GET(value) (((value) &amp; 0x00000400) &gt;&gt; 10)</span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00882"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga5df9b55a928f1accc66ba57dabec1c84">  882</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR1REG2EN_SET(value) (((value) &lt;&lt; 10) &amp; 0x00000400)</span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00897"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga376fdfdfe1fd2d7fb83970fb0bdbe3a2">  897</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR1REG3EN_LSB        11</span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00899"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gae1cab1518dcae00d91643a635fd110bc">  899</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR1REG3EN_MSB        11</span></div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00901"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga151ad6253d7dffe497d4d5d800ea7425">  901</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR1REG3EN_WIDTH      1</span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00903"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga3ca0a5e0c11bd65c5d6d33f05778a7e4">  903</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR1REG3EN_SET_MSK    0x00000800</span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00905"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga8446bb801b1f286676e743ee2750297d">  905</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR1REG3EN_CLR_MSK    0xfffff7ff</span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00907"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gaa179fc12ed26d46115de0f705e0ea6af">  907</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR1REG3EN_RESET      0x0</span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00909"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga3dcebeeb8c621c5d59a165970d45b2fa">  909</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR1REG3EN_GET(value) (((value) &amp; 0x00000800) &gt;&gt; 11)</span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00911"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gaad3b1eb8ab79a8489303cfb60fe3b58d">  911</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR1REG3EN_SET(value) (((value) &lt;&lt; 11) &amp; 0x00000800)</span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00926"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gaa615641ceb4f8063678590ff57305e70">  926</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR2REG0EN_LSB        12</span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00928"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga8726bc247f43829b058677fe63626379">  928</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR2REG0EN_MSB        12</span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00930"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga48ff2f9e04acafb14986da6ddea3643f">  930</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR2REG0EN_WIDTH      1</span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00932"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gaeb37908906ad16163812ebfcffe1e614">  932</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR2REG0EN_SET_MSK    0x00001000</span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00934"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga7533d3e3927f788e5f5e62e46b76b1c7">  934</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR2REG0EN_CLR_MSK    0xffffefff</span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00936"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga635679ccbe1c05819dd15f4690fc6203">  936</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR2REG0EN_RESET      0x0</span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00938"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga8c42d6f0414591412eccc7780825a251">  938</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR2REG0EN_GET(value) (((value) &amp; 0x00001000) &gt;&gt; 12)</span></div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00940"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga52331e2445073a54d3d855ec6033f3f8">  940</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR2REG0EN_SET(value) (((value) &lt;&lt; 12) &amp; 0x00001000)</span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00955"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga3990d9a47d004aa6b21767c84b4ed3f0">  955</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR2REG1EN_LSB        13</span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00957"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gad849241fe8cf624378213cb3d37fdc7e">  957</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR2REG1EN_MSB        13</span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00959"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga70c673989337548dcabf1b29b630ba4d">  959</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR2REG1EN_WIDTH      1</span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00961"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga3577e7299d75dc142d529c76a0d94096">  961</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR2REG1EN_SET_MSK    0x00002000</span></div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00963"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga02d6fa915463aaf5daadb14becaf439c">  963</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR2REG1EN_CLR_MSK    0xffffdfff</span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00965"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gadbbd6c40a8ab88a4d71fbe58f5ee72e2">  965</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR2REG1EN_RESET      0x0</span></div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00967"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gab0eb8213858512f535cb62e819b120fb">  967</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR2REG1EN_GET(value) (((value) &amp; 0x00002000) &gt;&gt; 13)</span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00969"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gaace4bf3a6a58e3ed18e2b7b64f7bc4b9">  969</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR2REG1EN_SET(value) (((value) &lt;&lt; 13) &amp; 0x00002000)</span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00984"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga094fb8167f212e2f69a04ced7341a736">  984</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR2REG2EN_LSB        14</span></div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00986"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga10e649cf3eca522fd03b9d3773daad5a">  986</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR2REG2EN_MSB        14</span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00988"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga3260801597c3e3feeb5be749e84a4238">  988</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR2REG2EN_WIDTH      1</span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00990"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga1945ec7bcfaf1470a2bc6beceab93ff7">  990</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR2REG2EN_SET_MSK    0x00004000</span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00992"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga9940a5450e116d54bc967937adc301b8">  992</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR2REG2EN_CLR_MSK    0xffffbfff</span></div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00994"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga227bc39bfbaa0b2259fd7cc7982ff76a">  994</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR2REG2EN_RESET      0x0</span></div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00996"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga14e78e0341a7ba8d13a7d7274ca3b0ef">  996</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR2REG2EN_GET(value) (((value) &amp; 0x00004000) &gt;&gt; 14)</span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00998"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga827119bf8946aeadc1c1312d74d06454">  998</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR2REG2EN_SET(value) (((value) &lt;&lt; 14) &amp; 0x00004000)</span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01013"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gaaf9807c950bad88ca6bf0899cb732e19"> 1013</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR2REG3EN_LSB        15</span></div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01015"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gae677d7b198327fb6e90a21e834c3dd75"> 1015</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR2REG3EN_MSB        15</span></div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01017"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gaa909284953ad879a131dc9e9391b4905"> 1017</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR2REG3EN_WIDTH      1</span></div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01019"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gad5066a384847a1c701676587fd7b614e"> 1019</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR2REG3EN_SET_MSK    0x00008000</span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01021"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga67706600563a0c31e5ad84b17ef8d62d"> 1021</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR2REG3EN_CLR_MSK    0xffff7fff</span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01023"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga5dd953cf82116ecb851cc08c8f68f27a"> 1023</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR2REG3EN_RESET      0x0</span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01025"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga58eea11804ec9818d8c6693c99e49c8d"> 1025</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR2REG3EN_GET(value) (((value) &amp; 0x00008000) &gt;&gt; 15)</span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01027"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gaada98cfc0f21ffd7c8bf4ae27e6298d2"> 1027</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_F2SDR2REG3EN_SET(value) (((value) &lt;&lt; 15) &amp; 0x00008000)</span></div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01040"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html"> 1040</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_s</a></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;{</div>
<div class="line"><a name="l01042"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#a6699f9732b316ade1590d6140f1aa363"> 1042</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#a6699f9732b316ade1590d6140f1aa363">mpuregion0enable</a>         :  1;  </div>
<div class="line"><a name="l01043"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#adbb0b02eeb60a2851b3f3f363fff82fe"> 1043</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#adbb0b02eeb60a2851b3f3f363fff82fe">mpuregion1enable</a>         :  1;  </div>
<div class="line"><a name="l01044"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#acf5893c7a8d3fa325658e0a649e4dbca"> 1044</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#acf5893c7a8d3fa325658e0a649e4dbca">mpuregion2enable</a>         :  1;  </div>
<div class="line"><a name="l01045"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#a732c04a340ae65b78578bb9780288b50"> 1045</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#a732c04a340ae65b78578bb9780288b50">mpuregion3enable</a>         :  1;  </div>
<div class="line"><a name="l01046"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#afc8ecfc2586bdc5be8838feb1b115981"> 1046</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#afc8ecfc2586bdc5be8838feb1b115981">fpga2sdram0region0enable</a> :  1;  </div>
<div class="line"><a name="l01047"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#aa8264db507220c3d711de2584455c538"> 1047</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#aa8264db507220c3d711de2584455c538">fpga2sdram0region1enable</a> :  1;  </div>
<div class="line"><a name="l01048"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#a0b6062c86ed2d085cefae4df726d3186"> 1048</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#a0b6062c86ed2d085cefae4df726d3186">fpga2sdram0region2enable</a> :  1;  </div>
<div class="line"><a name="l01049"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#adb4f48530f058556f582fc4ed2ffcd6b"> 1049</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#adb4f48530f058556f582fc4ed2ffcd6b">fpga2sdram0region3enable</a> :  1;  </div>
<div class="line"><a name="l01050"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#a5f87f40f62deb5c0c6eb124be1f792f4"> 1050</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#a5f87f40f62deb5c0c6eb124be1f792f4">fpga2sdram1region0enable</a> :  1;  </div>
<div class="line"><a name="l01051"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ad5895932adde046ceec9e9031a8e216e"> 1051</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ad5895932adde046ceec9e9031a8e216e">fpga2sdram1region1enable</a> :  1;  </div>
<div class="line"><a name="l01052"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#a3e7f6d3b4459abf014ff2e7b42ff1226"> 1052</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#a3e7f6d3b4459abf014ff2e7b42ff1226">fpga2sdram1region2enable</a> :  1;  </div>
<div class="line"><a name="l01053"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#abcd228714eda826bdb9b76a343370bdc"> 1053</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#abcd228714eda826bdb9b76a343370bdc">fpga2sdram1region3enable</a> :  1;  </div>
<div class="line"><a name="l01054"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#a111b7d23276dcddbd68e2807c0650fb7"> 1054</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#a111b7d23276dcddbd68e2807c0650fb7">fpga2sdram2region0enable</a> :  1;  </div>
<div class="line"><a name="l01055"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#acdc99f236b3b738d01a41f591be721ee"> 1055</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#acdc99f236b3b738d01a41f591be721ee">fpga2sdram2region1enable</a> :  1;  </div>
<div class="line"><a name="l01056"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#a573414318c5e9996abc36af4a14feb5e"> 1056</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#a573414318c5e9996abc36af4a14feb5e">fpga2sdram2region2enable</a> :  1;  </div>
<div class="line"><a name="l01057"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ac7b312e09731e54107b1f99fa7a6b41f"> 1057</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ac7b312e09731e54107b1f99fa7a6b41f">fpga2sdram2region3enable</a> :  1;  </div>
<div class="line"><a name="l01058"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#a32bed5d5ea77af7da14a507425875f83"> 1058</a></span>&#160;    uint32_t                           : 16;  </div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;};</div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;</div>
<div class="line"><a name="l01062"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga41e025cd9b7dd7f30753ff8d45430685"> 1062</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_s</a>  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_t</a>;</div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01066"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#gad56585fcc41f8bde4bc8c4e9b0ca6881"> 1066</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_RESET       0x00000000</span></div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01068"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga27c3e38b56009a426bd5ddd94bfa3833"> 1068</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_OFST        0x4</span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01111"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga54a2f848d9b09986649c7212bdb78775"> 1111</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_MPUREG0EN_LSB        0</span></div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01113"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga69486ebc27086b126ba05ac332ea266f"> 1113</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_MPUREG0EN_MSB        0</span></div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01115"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga6a8d4dd23e19c778023a81c543a29b4b"> 1115</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_MPUREG0EN_WIDTH      1</span></div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01117"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga159622e96af3f041118de85b34c49bb0"> 1117</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_MPUREG0EN_SET_MSK    0x00000001</span></div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01119"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gaccb83fc7902898e7e1b80ecceb4db73d"> 1119</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_MPUREG0EN_CLR_MSK    0xfffffffe</span></div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01121"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga84ed03a28c47b0b84a8cfef12623ae37"> 1121</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_MPUREG0EN_RESET      0x0</span></div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01123"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga657d3154698cf9c35c745e042d7348fc"> 1123</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_MPUREG0EN_GET(value) (((value) &amp; 0x00000001) &gt;&gt; 0)</span></div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01125"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gaf83e2a714927bc5c46fb4f689fc3d085"> 1125</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_MPUREG0EN_SET(value) (((value) &lt;&lt; 0) &amp; 0x00000001)</span></div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01140"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga4eae9704265d15e8b879b344771b669f"> 1140</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_MPUREG1EN_LSB        1</span></div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01142"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga659fea1c507c44b5d345d36488e4cfc3"> 1142</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_MPUREG1EN_MSB        1</span></div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01144"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gabf82d7e5b860cc5c938baf2de7f570e5"> 1144</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_MPUREG1EN_WIDTH      1</span></div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01146"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga86d302064e62343fe6450aae5173e956"> 1146</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_MPUREG1EN_SET_MSK    0x00000002</span></div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01148"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gacfa604a4e0d47e68671a3c381a51d8aa"> 1148</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_MPUREG1EN_CLR_MSK    0xfffffffd</span></div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01150"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gaefaf5d9e77210b87ab5aa8e8d5f76800"> 1150</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_MPUREG1EN_RESET      0x0</span></div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01152"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gab19db6c10cf1e2524ec46183a61a203a"> 1152</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_MPUREG1EN_GET(value) (((value) &amp; 0x00000002) &gt;&gt; 1)</span></div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01154"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gafe530e6f67e170114c26f3afac6d198c"> 1154</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_MPUREG1EN_SET(value) (((value) &lt;&lt; 1) &amp; 0x00000002)</span></div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01169"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga4ba90fe680b977d1fbe8c08c04b8c1ee"> 1169</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_MPUREG2EN_LSB        2</span></div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01171"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga54d6c91a8dbe25c999dfbad6b8ec4c5d"> 1171</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_MPUREG2EN_MSB        2</span></div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01173"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga77e4ca9cb64933e746527d63f2548300"> 1173</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_MPUREG2EN_WIDTH      1</span></div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01175"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gacf8d355018fad969a45f514221ac795f"> 1175</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_MPUREG2EN_SET_MSK    0x00000004</span></div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01177"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga7c36decce2f63c912c5836f07829f402"> 1177</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_MPUREG2EN_CLR_MSK    0xfffffffb</span></div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01179"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gad8b099537a00348477816865138ab0c4"> 1179</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_MPUREG2EN_RESET      0x0</span></div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01181"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga7cb5dbcfba6a07fa117fe873e142f7f6"> 1181</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_MPUREG2EN_GET(value) (((value) &amp; 0x00000004) &gt;&gt; 2)</span></div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01183"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga086e57a9fdb6f7ad7cb30af7c148ce83"> 1183</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_MPUREG2EN_SET(value) (((value) &lt;&lt; 2) &amp; 0x00000004)</span></div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01198"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gadd73f15989f407c89a6a8cdae3449b0e"> 1198</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_MPUREG3EN_LSB        3</span></div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01200"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga02dcd0d0b1ebcd754a1532059f637636"> 1200</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_MPUREG3EN_MSB        3</span></div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01202"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga9fd74fc30748ffd5b104a0c2bb95f973"> 1202</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_MPUREG3EN_WIDTH      1</span></div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01204"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gaf36789d923190f8d1a83174653a77759"> 1204</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_MPUREG3EN_SET_MSK    0x00000008</span></div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01206"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga9ad7a8568a189a65d4910462d1aa5b5d"> 1206</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_MPUREG3EN_CLR_MSK    0xfffffff7</span></div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01208"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga629e06e08573b770505458fc0d43a42d"> 1208</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_MPUREG3EN_RESET      0x0</span></div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01210"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga4d1d450720be023f4108a98f112e8746"> 1210</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_MPUREG3EN_GET(value) (((value) &amp; 0x00000008) &gt;&gt; 3)</span></div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01212"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga8dd6e291feee2965f2f5721d0eb62a52"> 1212</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_MPUREG3EN_SET(value) (((value) &lt;&lt; 3) &amp; 0x00000008)</span></div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01227"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga763b87c4dce18e80837bf05d275b63dc"> 1227</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR0REG0EN_LSB        4</span></div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01229"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga9b4487dd41eafd470192951a94ad894a"> 1229</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR0REG0EN_MSB        4</span></div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01231"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga0fcdc12684d4d85f8ea9580975c0e6a4"> 1231</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR0REG0EN_WIDTH      1</span></div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01233"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga882282b3724dc4cb272207b0c793a45a"> 1233</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR0REG0EN_SET_MSK    0x00000010</span></div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01235"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga339cbbc0c32437bf16534f122b2d454a"> 1235</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR0REG0EN_CLR_MSK    0xffffffef</span></div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01237"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga656e38c8ac9aa8928eadf9854a2dec2a"> 1237</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR0REG0EN_RESET      0x0</span></div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01239"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gadbd8041d637812753477b2a2bf18fd10"> 1239</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR0REG0EN_GET(value) (((value) &amp; 0x00000010) &gt;&gt; 4)</span></div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01241"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gaaf3c54a99479cb9f7506bb811c6267f4"> 1241</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR0REG0EN_SET(value) (((value) &lt;&lt; 4) &amp; 0x00000010)</span></div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01256"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gaf15cb1dc5a1c9cd03a58d5c35c261044"> 1256</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR0REG1EN_LSB        5</span></div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01258"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gad238639342f3d3e84733fd952ef905de"> 1258</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR0REG1EN_MSB        5</span></div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01260"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gadf99132d6ae2a504b4c974321c24abbb"> 1260</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR0REG1EN_WIDTH      1</span></div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01262"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gad92f0256c193349d52f82731c6233ad5"> 1262</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR0REG1EN_SET_MSK    0x00000020</span></div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01264"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga481a54c56d8c6f41979c49f6ee1a0ab8"> 1264</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR0REG1EN_CLR_MSK    0xffffffdf</span></div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01266"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga586dc8bb6ae60d9888aeffdb0cb0c75b"> 1266</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR0REG1EN_RESET      0x0</span></div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01268"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga2294d40d298b576d045789684e268525"> 1268</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR0REG1EN_GET(value) (((value) &amp; 0x00000020) &gt;&gt; 5)</span></div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01270"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga3460b054c205ede0029f5774b82973cc"> 1270</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR0REG1EN_SET(value) (((value) &lt;&lt; 5) &amp; 0x00000020)</span></div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01285"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga6f8e89025540d2b6f11a1fccbc1862a4"> 1285</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR0REG2EN_LSB        6</span></div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01287"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gab49200175df78d40dd455a6b3a2eca68"> 1287</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR0REG2EN_MSB        6</span></div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01289"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gab42e95c5138693a3b6b6c4b43aa8c77e"> 1289</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR0REG2EN_WIDTH      1</span></div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01291"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gafe3fffa974a3168962f558a58d2186ba"> 1291</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR0REG2EN_SET_MSK    0x00000040</span></div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01293"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gab45cb32a5604e4984407a0626e115ee2"> 1293</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR0REG2EN_CLR_MSK    0xffffffbf</span></div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01295"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gaf16df8bea6a150ed0005fd12cf9a7b3f"> 1295</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR0REG2EN_RESET      0x0</span></div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01297"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga3badbc7807a22a12c49e19500adc33b9"> 1297</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR0REG2EN_GET(value) (((value) &amp; 0x00000040) &gt;&gt; 6)</span></div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01299"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gad5973de8f803fa37b4167ec616988897"> 1299</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR0REG2EN_SET(value) (((value) &lt;&lt; 6) &amp; 0x00000040)</span></div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01314"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga6da89be819c72f21ffb9963b33fc2cc0"> 1314</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR0REG3EN_LSB        7</span></div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01316"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga095ae91364a4a1c52351a1067b63ee4c"> 1316</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR0REG3EN_MSB        7</span></div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01318"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga42c2b81145abf6e11b487f11878772b3"> 1318</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR0REG3EN_WIDTH      1</span></div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01320"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gaaa15ca3ba9be94a684b5e1db2a4f79b8"> 1320</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR0REG3EN_SET_MSK    0x00000080</span></div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01322"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga71de29711e85d3b808ddcaa68a1cb3a9"> 1322</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR0REG3EN_CLR_MSK    0xffffff7f</span></div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01324"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga4c7f1fec19cced4e971a5e161d8b897a"> 1324</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR0REG3EN_RESET      0x0</span></div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01326"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga163bd3c0c2bdc58be4fb1ec9f7ed2778"> 1326</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR0REG3EN_GET(value) (((value) &amp; 0x00000080) &gt;&gt; 7)</span></div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01328"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga4d1abb3179455fcf0c11dc2a5b073433"> 1328</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR0REG3EN_SET(value) (((value) &lt;&lt; 7) &amp; 0x00000080)</span></div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01343"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga9bf2675149645d8b897e2db18efa46ba"> 1343</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR1REG0EN_LSB        8</span></div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01345"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga7fe5e5a4a2b8493b66e08f211fe5902f"> 1345</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR1REG0EN_MSB        8</span></div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01347"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gac08121a772320328aa10669f3b6eb7b3"> 1347</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR1REG0EN_WIDTH      1</span></div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01349"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gabe244cddbc04684a31efa23439119ad0"> 1349</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR1REG0EN_SET_MSK    0x00000100</span></div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01351"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga923a07c7ae376db46b5e2335e92d74f8"> 1351</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR1REG0EN_CLR_MSK    0xfffffeff</span></div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01353"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga40c29691fc0a53394f56b8f3ab6a966b"> 1353</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR1REG0EN_RESET      0x0</span></div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01355"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga72522bd552df783c62461b379ea55e3e"> 1355</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR1REG0EN_GET(value) (((value) &amp; 0x00000100) &gt;&gt; 8)</span></div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01357"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga1cb4154cfd6d8eaae48bb93c90e8cf1e"> 1357</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR1REG0EN_SET(value) (((value) &lt;&lt; 8) &amp; 0x00000100)</span></div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01372"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga4afc2c883b766f235d5cb85b287ffdca"> 1372</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR1REG1EN_LSB        9</span></div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01374"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga0a233a4311f96e5b8fdcc1013c6946af"> 1374</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR1REG1EN_MSB        9</span></div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01376"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga614c01ab8f446909a951b822eae569e8"> 1376</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR1REG1EN_WIDTH      1</span></div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01378"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga0157c9d7aa5d3c265abd66b77e700938"> 1378</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR1REG1EN_SET_MSK    0x00000200</span></div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01380"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga4727b897243b63cf6d17a8209d8da54b"> 1380</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR1REG1EN_CLR_MSK    0xfffffdff</span></div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01382"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gac0fe8d0b5b4112a9a107c67cd15da937"> 1382</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR1REG1EN_RESET      0x0</span></div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01384"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga9502a12ed1c085efaf10dd8ed5b57434"> 1384</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR1REG1EN_GET(value) (((value) &amp; 0x00000200) &gt;&gt; 9)</span></div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01386"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga11db0423e4343cb9230e665d748833aa"> 1386</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR1REG1EN_SET(value) (((value) &lt;&lt; 9) &amp; 0x00000200)</span></div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01401"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gac4e177d94cc72b8240010059505246da"> 1401</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR1REG2EN_LSB        10</span></div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01403"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gac37c9f4969bc655a3343f90aedbb84ed"> 1403</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR1REG2EN_MSB        10</span></div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01405"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga2a678c22be86d64d331ba806fbd454ff"> 1405</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR1REG2EN_WIDTH      1</span></div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01407"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga65f8ff3da217cbb7e3bbb259e93fffbc"> 1407</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR1REG2EN_SET_MSK    0x00000400</span></div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01409"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga40eb69098fc4da4f9b58096abf2bc483"> 1409</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR1REG2EN_CLR_MSK    0xfffffbff</span></div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01411"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga8ace15b420d8601929ffbebc5af19745"> 1411</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR1REG2EN_RESET      0x0</span></div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01413"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gade4fb5e9251f14b855ff18d5ed19523d"> 1413</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR1REG2EN_GET(value) (((value) &amp; 0x00000400) &gt;&gt; 10)</span></div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01415"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga7b73a5ea57f7afa45498ab2d62f9dbcf"> 1415</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR1REG2EN_SET(value) (((value) &lt;&lt; 10) &amp; 0x00000400)</span></div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01430"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gaf092e86e5c5f92565e1c09173d7aad78"> 1430</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR1REG3EN_LSB        11</span></div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01432"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga7f105aa47c19ef8c4bacee9d1474d2d0"> 1432</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR1REG3EN_MSB        11</span></div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01434"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gaa51a23ee714ac7f63ba27df7ddd92513"> 1434</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR1REG3EN_WIDTH      1</span></div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01436"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga22dd617c58774458bf74292d9c62da5e"> 1436</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR1REG3EN_SET_MSK    0x00000800</span></div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01438"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gaf9e194d5a9a0c7339922aeca53ea3cca"> 1438</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR1REG3EN_CLR_MSK    0xfffff7ff</span></div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01440"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga59ecd8b2250cdef33ab42dcb5c3ad064"> 1440</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR1REG3EN_RESET      0x0</span></div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01442"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga5801fdb61af7a3caf9fe59dd0cac34e5"> 1442</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR1REG3EN_GET(value) (((value) &amp; 0x00000800) &gt;&gt; 11)</span></div>
<div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01444"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga212cd60fe3ed2567915f83ca3f39d12f"> 1444</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR1REG3EN_SET(value) (((value) &lt;&lt; 11) &amp; 0x00000800)</span></div>
<div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01459"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga8b109e2c61475c305629ecb33a7ca3ff"> 1459</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR2REG0EN_LSB        12</span></div>
<div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01461"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gacf93452386806027e1eb1ce4795a0f79"> 1461</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR2REG0EN_MSB        12</span></div>
<div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01463"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gafd8a39021698015210c48880ec41556a"> 1463</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR2REG0EN_WIDTH      1</span></div>
<div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01465"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga9bb28cbcd662ebddc9f61db6ee1e444c"> 1465</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR2REG0EN_SET_MSK    0x00001000</span></div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01467"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gaa18f8fb8a4f5db4faf01d9c4716e0271"> 1467</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR2REG0EN_CLR_MSK    0xffffefff</span></div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01469"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga7b3210427c5629616de7e432d4e1bb6c"> 1469</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR2REG0EN_RESET      0x0</span></div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01471"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gadd5687ad1fe43888191c75d5ab745705"> 1471</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR2REG0EN_GET(value) (((value) &amp; 0x00001000) &gt;&gt; 12)</span></div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01473"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gabffe6463f765ef48ae4a2b353efe225e"> 1473</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR2REG0EN_SET(value) (((value) &lt;&lt; 12) &amp; 0x00001000)</span></div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01488"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gac7045bafee4c4db07f67f2f7976503df"> 1488</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR2REG1EN_LSB        13</span></div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01490"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gaeaca467c621c9f12d3fc3769e2f34fb8"> 1490</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR2REG1EN_MSB        13</span></div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01492"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga87d82fd2e120147955f01c0970209868"> 1492</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR2REG1EN_WIDTH      1</span></div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01494"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga922d5cf8640d3352cba662691762213a"> 1494</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR2REG1EN_SET_MSK    0x00002000</span></div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01496"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga9e7c4548ab8064f323080e4c13f806d3"> 1496</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR2REG1EN_CLR_MSK    0xffffdfff</span></div>
<div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01498"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga56c8aa8cc87845ae759a4dc6d371cb72"> 1498</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR2REG1EN_RESET      0x0</span></div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01500"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gae118f116ec9904177eccc021e6ccb1bf"> 1500</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR2REG1EN_GET(value) (((value) &amp; 0x00002000) &gt;&gt; 13)</span></div>
<div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01502"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gabccccc03e15e7a67ff2d90be9f287bc8"> 1502</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR2REG1EN_SET(value) (((value) &lt;&lt; 13) &amp; 0x00002000)</span></div>
<div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01517"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gadc1490fc98f8cb48d1ce01f04cded43c"> 1517</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR2REG2EN_LSB        14</span></div>
<div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01519"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga2c0e6bab74dedd177ceff255b2deee11"> 1519</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR2REG2EN_MSB        14</span></div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01521"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga11119c42f79ba995e7c82233e6fa03e7"> 1521</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR2REG2EN_WIDTH      1</span></div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01523"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gadf4812ece65bc21e0ef104e6b099ba97"> 1523</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR2REG2EN_SET_MSK    0x00004000</span></div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01525"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga71e871ea9b011eb7e4f7e81a42a15f02"> 1525</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR2REG2EN_CLR_MSK    0xffffbfff</span></div>
<div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01527"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gafe8974d3fbb23dbfc1fc8e34f6e1ef04"> 1527</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR2REG2EN_RESET      0x0</span></div>
<div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01529"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga5aa330e7782711ae88cd21eef71d91b3"> 1529</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR2REG2EN_GET(value) (((value) &amp; 0x00004000) &gt;&gt; 14)</span></div>
<div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01531"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gadc52cdb324cae556102c0675d98d67c4"> 1531</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR2REG2EN_SET(value) (((value) &lt;&lt; 14) &amp; 0x00004000)</span></div>
<div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01546"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga03970f4c7d3b77ec43e14dc4bf5c939b"> 1546</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR2REG3EN_LSB        15</span></div>
<div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01548"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga4b953dde812218d8b651733863bba48a"> 1548</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR2REG3EN_MSB        15</span></div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01550"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gac09cb29598ade2aefb36a3da5530a0d3"> 1550</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR2REG3EN_WIDTH      1</span></div>
<div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01552"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga74236cbbdbfe2c19476096620f44aae3"> 1552</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR2REG3EN_SET_MSK    0x00008000</span></div>
<div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01554"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga89a9f316a241647cc4ed1e668adb4003"> 1554</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR2REG3EN_CLR_MSK    0xffff7fff</span></div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01556"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga3392105a353cf8cf3ac4690ee9cf24d3"> 1556</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR2REG3EN_RESET      0x0</span></div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01558"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga6e189410daa98159d190de3228b3bfd8"> 1558</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR2REG3EN_GET(value) (((value) &amp; 0x00008000) &gt;&gt; 15)</span></div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01560"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#gaa6b4630feee2fd3ef1c60d92857c3b87"> 1560</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_F2SDR2REG3EN_SET(value) (((value) &lt;&lt; 15) &amp; 0x00008000)</span></div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01573"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html"> 1573</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_s</a></div>
<div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;{</div>
<div class="line"><a name="l01575"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#abb9036288a05fa66f6d6d09b5f7816e8"> 1575</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#abb9036288a05fa66f6d6d09b5f7816e8">mpuregion0enable</a>         :  1;  </div>
<div class="line"><a name="l01576"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#af9c5dbbdc046a92829b8551da9e9bd9e"> 1576</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#af9c5dbbdc046a92829b8551da9e9bd9e">mpuregion1enable</a>         :  1;  </div>
<div class="line"><a name="l01577"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#a08fb7ee14fccfd10e8008a6ae9a56d1e"> 1577</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#a08fb7ee14fccfd10e8008a6ae9a56d1e">mpuregion2enable</a>         :  1;  </div>
<div class="line"><a name="l01578"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#a147ec7889a0f9d4370efc8ba458f877c"> 1578</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#a147ec7889a0f9d4370efc8ba458f877c">mpuregion3enable</a>         :  1;  </div>
<div class="line"><a name="l01579"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ad4eed90b856a62f6212683747a6afcfa"> 1579</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ad4eed90b856a62f6212683747a6afcfa">fpga2sdram0region0enable</a> :  1;  </div>
<div class="line"><a name="l01580"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#a114eed8fffdb586ef0867a6017affca1"> 1580</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#a114eed8fffdb586ef0867a6017affca1">fpga2sdram0region1enable</a> :  1;  </div>
<div class="line"><a name="l01581"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#a8b6040c8489e1dd5861aaba08a96a758"> 1581</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#a8b6040c8489e1dd5861aaba08a96a758">fpga2sdram0region2enable</a> :  1;  </div>
<div class="line"><a name="l01582"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#a544d5ecaaa88194265852f1b385659d8"> 1582</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#a544d5ecaaa88194265852f1b385659d8">fpga2sdram0region3enable</a> :  1;  </div>
<div class="line"><a name="l01583"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ae679e7b2e8b7e0976be68dbcd02fade6"> 1583</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ae679e7b2e8b7e0976be68dbcd02fade6">fpga2sdram1region0enable</a> :  1;  </div>
<div class="line"><a name="l01584"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#acaac97cb4b61530a7d5bdd93ad2e489c"> 1584</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#acaac97cb4b61530a7d5bdd93ad2e489c">fpga2sdram1region1enable</a> :  1;  </div>
<div class="line"><a name="l01585"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#a29949a09b4deebae6dc400be0231cc35"> 1585</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#a29949a09b4deebae6dc400be0231cc35">fpga2sdram1region2enable</a> :  1;  </div>
<div class="line"><a name="l01586"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#a29bd3247a8fe8587e7f78dbd23dee970"> 1586</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#a29bd3247a8fe8587e7f78dbd23dee970">fpga2sdram1region3enable</a> :  1;  </div>
<div class="line"><a name="l01587"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ab64abae184dd4764badb4667971f9da0"> 1587</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ab64abae184dd4764badb4667971f9da0">fpga2sdram2region0enable</a> :  1;  </div>
<div class="line"><a name="l01588"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#a5e88df0f60449269942c4e76e047c76e"> 1588</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#a5e88df0f60449269942c4e76e047c76e">fpga2sdram2region1enable</a> :  1;  </div>
<div class="line"><a name="l01589"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#a9ae6fb5cbc680e29b425bde776aa3365"> 1589</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#a9ae6fb5cbc680e29b425bde776aa3365">fpga2sdram2region2enable</a> :  1;  </div>
<div class="line"><a name="l01590"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ac461dbf5a92df9a489bfdeb2c49f2d44"> 1590</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ac461dbf5a92df9a489bfdeb2c49f2d44">fpga2sdram2region3enable</a> :  1;  </div>
<div class="line"><a name="l01591"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#a8ec19a97b53967dcabbcc9848964365b"> 1591</a></span>&#160;    uint32_t                           : 16;  </div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;};</div>
<div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;</div>
<div class="line"><a name="l01595"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga6a3804f23e0969f947c412cf626d9269"> 1595</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_s</a>  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_t</a>;</div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01599"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga3059d04bfa6b414a7e0376da6f673138"> 1599</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_RESET       0x00000000</span></div>
<div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01601"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga55add263c6ea77fdda753124e0041004"> 1601</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_OFST        0x8</span></div>
<div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01626"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g0_a_d_d_r.html#gafec378fc4e5ea97025cf77de2f95b75c"> 1626</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG0ADDR_BASE_LSB        0</span></div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01628"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g0_a_d_d_r.html#ga2ddf66e2684bf4fb5a171511bb6af103"> 1628</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG0ADDR_BASE_MSB        15</span></div>
<div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01630"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g0_a_d_d_r.html#ga395f53dd48d1f99b1e494a2348994d2d"> 1630</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG0ADDR_BASE_WIDTH      16</span></div>
<div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01632"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g0_a_d_d_r.html#ga62b6e8c95c13a70c4d19d049bb6512e1"> 1632</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG0ADDR_BASE_SET_MSK    0x0000ffff</span></div>
<div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01634"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g0_a_d_d_r.html#gabca0162ef4de473c658b13e5550a538b"> 1634</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG0ADDR_BASE_CLR_MSK    0xffff0000</span></div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01636"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g0_a_d_d_r.html#ga62b26df9be97622344aa0c0f3c36627e"> 1636</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG0ADDR_BASE_RESET      0x0</span></div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01638"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g0_a_d_d_r.html#ga5a730d768b65033f37c6af4583c4b675"> 1638</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG0ADDR_BASE_GET(value) (((value) &amp; 0x0000ffff) &gt;&gt; 0)</span></div>
<div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01640"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g0_a_d_d_r.html#gae72b15e79ba504d7638bca0290f3e70d"> 1640</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG0ADDR_BASE_SET(value) (((value) &lt;&lt; 0) &amp; 0x0000ffff)</span></div>
<div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01652"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g0_a_d_d_r.html#ga961404cf71196a17ab1b472e4cec8c9b"> 1652</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG0ADDR_LIMIT_LSB        16</span></div>
<div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01654"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g0_a_d_d_r.html#ga5950dd3a4bb142adf86c46ba5ec7f144"> 1654</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG0ADDR_LIMIT_MSB        31</span></div>
<div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01656"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g0_a_d_d_r.html#gaf05e30301e8f7c04aa8195555442325b"> 1656</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG0ADDR_LIMIT_WIDTH      16</span></div>
<div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01658"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g0_a_d_d_r.html#ga87f3a2af07dc06cdec7af20eab170852"> 1658</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG0ADDR_LIMIT_SET_MSK    0xffff0000</span></div>
<div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01660"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g0_a_d_d_r.html#gaba9a19e9ed539e1211af2bbade567675"> 1660</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG0ADDR_LIMIT_CLR_MSK    0x0000ffff</span></div>
<div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01662"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g0_a_d_d_r.html#gaaf0e15c323fbad4970bb4f26c237e069"> 1662</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG0ADDR_LIMIT_RESET      0x0</span></div>
<div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01664"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g0_a_d_d_r.html#gae58a5292c6b5d24e5cc5e386db8a1e00"> 1664</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG0ADDR_LIMIT_GET(value) (((value) &amp; 0xffff0000) &gt;&gt; 16)</span></div>
<div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01666"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g0_a_d_d_r.html#ga101d8a57adccc77fcd798a068be4890f"> 1666</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG0ADDR_LIMIT_SET(value) (((value) &lt;&lt; 16) &amp; 0xffff0000)</span></div>
<div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01679"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g0_a_d_d_r.html"> 1679</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g0_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g0_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG0ADDR_s</a></div>
<div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;{</div>
<div class="line"><a name="l01681"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g0_a_d_d_r.html#aa49ff09fb97528d01b0a124f1dfc95c2"> 1681</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g0_a_d_d_r.html#aa49ff09fb97528d01b0a124f1dfc95c2">base</a>  : 16;  </div>
<div class="line"><a name="l01682"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g0_a_d_d_r.html#a22b0e12abce67b5405a8a0ed9812c340"> 1682</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g0_a_d_d_r.html#a22b0e12abce67b5405a8a0ed9812c340">limit</a> : 16;  </div>
<div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;};</div>
<div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;</div>
<div class="line"><a name="l01686"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g0_a_d_d_r.html#ga8ad3052468f0dda7be065e34c50d1f8b"> 1686</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g0_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g0_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG0ADDR_s</a>  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g0_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g0_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG0ADDR_t</a>;</div>
<div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01690"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g0_a_d_d_r.html#gaa39edc63b0ee76f7cec492c5b1698a70"> 1690</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG0ADDR_RESET       0x00000000</span></div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01692"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g0_a_d_d_r.html#ga0e8c66df533f941cc7992cee2cc36247"> 1692</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG0ADDR_OFST        0x10</span></div>
<div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01717"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g1_a_d_d_r.html#ga5c9064494f530ac5cf6bf2591598e552"> 1717</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG1ADDR_BASE_LSB        0</span></div>
<div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01719"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g1_a_d_d_r.html#ga9b99e0a03f0f98ed21501e02f73158db"> 1719</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG1ADDR_BASE_MSB        15</span></div>
<div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01721"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g1_a_d_d_r.html#ga4e5ebd60fc43a86477dbc4898665b496"> 1721</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG1ADDR_BASE_WIDTH      16</span></div>
<div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01723"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g1_a_d_d_r.html#ga697d6f4e7c60d9eb8120120c6e85824e"> 1723</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG1ADDR_BASE_SET_MSK    0x0000ffff</span></div>
<div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01725"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g1_a_d_d_r.html#gaf3eb931b38559206c9826ee0e596c342"> 1725</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG1ADDR_BASE_CLR_MSK    0xffff0000</span></div>
<div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01727"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g1_a_d_d_r.html#ga1f60136f239ed617cc9ab9972d012dd8"> 1727</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG1ADDR_BASE_RESET      0x0</span></div>
<div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01729"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g1_a_d_d_r.html#ga3aa9f6a53313120df08d7a33aa83b18f"> 1729</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG1ADDR_BASE_GET(value) (((value) &amp; 0x0000ffff) &gt;&gt; 0)</span></div>
<div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01731"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g1_a_d_d_r.html#gaff4ba8abc6542b53091542022574ebfe"> 1731</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG1ADDR_BASE_SET(value) (((value) &lt;&lt; 0) &amp; 0x0000ffff)</span></div>
<div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01743"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g1_a_d_d_r.html#gad79f64e05aa758cd108c65e01100c007"> 1743</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG1ADDR_LIMIT_LSB        16</span></div>
<div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01745"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g1_a_d_d_r.html#gaee3eb62518be23bdf31cbeef2e3fe7c7"> 1745</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG1ADDR_LIMIT_MSB        31</span></div>
<div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01747"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g1_a_d_d_r.html#ga27e1c101dd4a35dada2c308500c89094"> 1747</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG1ADDR_LIMIT_WIDTH      16</span></div>
<div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01749"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g1_a_d_d_r.html#gad64abb66007b70f45fad44f9113c47b8"> 1749</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG1ADDR_LIMIT_SET_MSK    0xffff0000</span></div>
<div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01751"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g1_a_d_d_r.html#ga70f2e578a1188f8df50595a8b642384f"> 1751</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG1ADDR_LIMIT_CLR_MSK    0x0000ffff</span></div>
<div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01753"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g1_a_d_d_r.html#ga8102e339cfc9d742845d1c337fba6cff"> 1753</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG1ADDR_LIMIT_RESET      0x0</span></div>
<div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01755"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g1_a_d_d_r.html#ga5791b8a074f8a9cba6a97715e08a91f3"> 1755</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG1ADDR_LIMIT_GET(value) (((value) &amp; 0xffff0000) &gt;&gt; 16)</span></div>
<div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01757"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g1_a_d_d_r.html#gae8674c66c21740f28e1e7ab73c92816e"> 1757</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG1ADDR_LIMIT_SET(value) (((value) &lt;&lt; 16) &amp; 0xffff0000)</span></div>
<div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01770"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g1_a_d_d_r.html"> 1770</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g1_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g1_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG1ADDR_s</a></div>
<div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;{</div>
<div class="line"><a name="l01772"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g1_a_d_d_r.html#a9cb81fcc95f87dbf28b9fd5d9b0978c5"> 1772</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g1_a_d_d_r.html#a9cb81fcc95f87dbf28b9fd5d9b0978c5">base</a>  : 16;  </div>
<div class="line"><a name="l01773"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g1_a_d_d_r.html#a902b7817dfda7d2d6be00def4c7fb80f"> 1773</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g1_a_d_d_r.html#a902b7817dfda7d2d6be00def4c7fb80f">limit</a> : 16;  </div>
<div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;};</div>
<div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;</div>
<div class="line"><a name="l01777"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g1_a_d_d_r.html#ga9a55ac5e4c82c37ff53ed240ab0511e0"> 1777</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g1_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g1_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG1ADDR_s</a>  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g1_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g1_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG1ADDR_t</a>;</div>
<div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01781"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g1_a_d_d_r.html#ga519e988b2152afcb1500e1e31bd5d761"> 1781</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG1ADDR_RESET       0x00000000</span></div>
<div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01783"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g1_a_d_d_r.html#ga40f40c97d20926f1b3778791979b6527"> 1783</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG1ADDR_OFST        0x14</span></div>
<div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01808"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g2_a_d_d_r.html#gaa0467c5b7b4d97ca0f462a7c922a4abe"> 1808</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG2ADDR_BASE_LSB        0</span></div>
<div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01810"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g2_a_d_d_r.html#gab618c688f66f7b55a4ec8b9e99a009b2"> 1810</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG2ADDR_BASE_MSB        15</span></div>
<div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01812"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g2_a_d_d_r.html#ga9b8c068fa584db39e5c332ac6432ba50"> 1812</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG2ADDR_BASE_WIDTH      16</span></div>
<div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01814"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g2_a_d_d_r.html#ga82d2f8e9f6d245644b03c497df657669"> 1814</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG2ADDR_BASE_SET_MSK    0x0000ffff</span></div>
<div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01816"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g2_a_d_d_r.html#ga41ff06fc618add9860913bf5015966ae"> 1816</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG2ADDR_BASE_CLR_MSK    0xffff0000</span></div>
<div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01818"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g2_a_d_d_r.html#ga549ad49f73ffc57b3bca2c644573798c"> 1818</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG2ADDR_BASE_RESET      0x0</span></div>
<div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01820"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g2_a_d_d_r.html#ga6366ce85442b5d5f31863bef4b7fe0d1"> 1820</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG2ADDR_BASE_GET(value) (((value) &amp; 0x0000ffff) &gt;&gt; 0)</span></div>
<div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01822"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g2_a_d_d_r.html#ga13f83f7dc74886217b502c870c9c81fb"> 1822</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG2ADDR_BASE_SET(value) (((value) &lt;&lt; 0) &amp; 0x0000ffff)</span></div>
<div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01834"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g2_a_d_d_r.html#ga00b57a3f704f0e59602966c09ad35766"> 1834</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG2ADDR_LIMIT_LSB        16</span></div>
<div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01836"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g2_a_d_d_r.html#ga7ef24dbdf4a7161b9c0f37f7f3890266"> 1836</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG2ADDR_LIMIT_MSB        31</span></div>
<div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01838"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g2_a_d_d_r.html#gaada1df22d25b38eb67464a2c6eb06328"> 1838</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG2ADDR_LIMIT_WIDTH      16</span></div>
<div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01840"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g2_a_d_d_r.html#ga4e991d71da91b634de2edfd8a531c66e"> 1840</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG2ADDR_LIMIT_SET_MSK    0xffff0000</span></div>
<div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01842"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g2_a_d_d_r.html#ga30e2f8f538107f329b9ef4b444bfee7f"> 1842</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG2ADDR_LIMIT_CLR_MSK    0x0000ffff</span></div>
<div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01844"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g2_a_d_d_r.html#gacb8fc451f06c8f59f93eba88c99ce38e"> 1844</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG2ADDR_LIMIT_RESET      0x0</span></div>
<div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01846"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g2_a_d_d_r.html#gabca6c413fc7492b55ffe26c875f736e1"> 1846</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG2ADDR_LIMIT_GET(value) (((value) &amp; 0xffff0000) &gt;&gt; 16)</span></div>
<div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01848"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g2_a_d_d_r.html#ga5e28ad0cb2cb65852b9a0c9b2044262b"> 1848</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG2ADDR_LIMIT_SET(value) (((value) &lt;&lt; 16) &amp; 0xffff0000)</span></div>
<div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01861"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g2_a_d_d_r.html"> 1861</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g2_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g2_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG2ADDR_s</a></div>
<div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;{</div>
<div class="line"><a name="l01863"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g2_a_d_d_r.html#a336d7df21e3bfd0c24c0cf71b2626c47"> 1863</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g2_a_d_d_r.html#a336d7df21e3bfd0c24c0cf71b2626c47">base</a>  : 16;  </div>
<div class="line"><a name="l01864"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g2_a_d_d_r.html#acb775a7674f40015808e29e8deb43188"> 1864</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g2_a_d_d_r.html#acb775a7674f40015808e29e8deb43188">limit</a> : 16;  </div>
<div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;};</div>
<div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;</div>
<div class="line"><a name="l01868"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g2_a_d_d_r.html#ga7a53c0a78ebb182d0cadd777dab60820"> 1868</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g2_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g2_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG2ADDR_s</a>  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g2_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g2_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG2ADDR_t</a>;</div>
<div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01872"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g2_a_d_d_r.html#gacb91df2706418131b95128cf40fbbe4f"> 1872</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG2ADDR_RESET       0x00000000</span></div>
<div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01874"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g2_a_d_d_r.html#ga7dc51df665e9a9ae617b975c343e8569"> 1874</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG2ADDR_OFST        0x18</span></div>
<div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01899"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g3_a_d_d_r.html#ga111958be8e8a3ef96b3641eeefeaafd5"> 1899</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG3ADDR_BASE_LSB        0</span></div>
<div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01901"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g3_a_d_d_r.html#ga8c56d470ff61bac1abee320d1d3bbb27"> 1901</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG3ADDR_BASE_MSB        15</span></div>
<div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01903"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g3_a_d_d_r.html#gaf45867e326cf339d5297fca1bc150977"> 1903</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG3ADDR_BASE_WIDTH      16</span></div>
<div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01905"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g3_a_d_d_r.html#gabe12d72572831a592610033db4201914"> 1905</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG3ADDR_BASE_SET_MSK    0x0000ffff</span></div>
<div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01907"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g3_a_d_d_r.html#ga8812a0065faff0bfdc39c7299c7f0ac3"> 1907</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG3ADDR_BASE_CLR_MSK    0xffff0000</span></div>
<div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01909"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g3_a_d_d_r.html#ga8862309f6e418e357a53e5977ad05e55"> 1909</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG3ADDR_BASE_RESET      0x0</span></div>
<div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01911"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g3_a_d_d_r.html#ga7b5c7d3a43a80ba194b2ac7ad022ff94"> 1911</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG3ADDR_BASE_GET(value) (((value) &amp; 0x0000ffff) &gt;&gt; 0)</span></div>
<div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01913"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g3_a_d_d_r.html#ga3f1a59b4d761dd63b16709cbdd66362e"> 1913</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG3ADDR_BASE_SET(value) (((value) &lt;&lt; 0) &amp; 0x0000ffff)</span></div>
<div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01925"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g3_a_d_d_r.html#ga520f4c94884a4d80cd21c36d431fe5b9"> 1925</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG3ADDR_LIMIT_LSB        16</span></div>
<div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01927"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g3_a_d_d_r.html#gae387cc632e6b60d74486feeadee8a475"> 1927</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG3ADDR_LIMIT_MSB        31</span></div>
<div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01929"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g3_a_d_d_r.html#gaee5f041b32218fb80ccd078335531668"> 1929</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG3ADDR_LIMIT_WIDTH      16</span></div>
<div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01931"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g3_a_d_d_r.html#gab3ca3f6b2d163931f60ff6d6406a7433"> 1931</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG3ADDR_LIMIT_SET_MSK    0xffff0000</span></div>
<div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01933"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g3_a_d_d_r.html#gab473e7d32167f4c7ae6d9bf6c2429a99"> 1933</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG3ADDR_LIMIT_CLR_MSK    0x0000ffff</span></div>
<div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01935"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g3_a_d_d_r.html#gaebc0dbcb17e0d463192daf73bb57527d"> 1935</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG3ADDR_LIMIT_RESET      0x0</span></div>
<div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01937"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g3_a_d_d_r.html#ga996aa22983f4fc42f7e8650c670fa866"> 1937</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG3ADDR_LIMIT_GET(value) (((value) &amp; 0xffff0000) &gt;&gt; 16)</span></div>
<div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01939"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g3_a_d_d_r.html#ga27e44100f41e3d6835bba674a7ecd4c4"> 1939</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG3ADDR_LIMIT_SET(value) (((value) &lt;&lt; 16) &amp; 0xffff0000)</span></div>
<div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01952"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g3_a_d_d_r.html"> 1952</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g3_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g3_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG3ADDR_s</a></div>
<div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;{</div>
<div class="line"><a name="l01954"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g3_a_d_d_r.html#a9b546ee1d41b576459eb7d279c8108a2"> 1954</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g3_a_d_d_r.html#a9b546ee1d41b576459eb7d279c8108a2">base</a>  : 16;  </div>
<div class="line"><a name="l01955"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g3_a_d_d_r.html#a71b3b8246c5060369a5d16ed6c1c819a"> 1955</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g3_a_d_d_r.html#a71b3b8246c5060369a5d16ed6c1c819a">limit</a> : 16;  </div>
<div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;};</div>
<div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;</div>
<div class="line"><a name="l01959"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g3_a_d_d_r.html#ga440d0b232b198a5de2b9aee2e9bd8e97"> 1959</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g3_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g3_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG3ADDR_s</a>  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g3_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g3_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG3ADDR_t</a>;</div>
<div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01963"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g3_a_d_d_r.html#ga4be0ef52bf135381dfd05f7eb37a96fa"> 1963</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG3ADDR_RESET       0x00000000</span></div>
<div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01965"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g3_a_d_d_r.html#gaac1f3fab0d40945c71a7965adb0a5c70"> 1965</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG3ADDR_OFST        0x1c</span></div>
<div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01990"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g0_a_d_d_r.html#ga728f2a5cf2f3173b7a12f882ab4a20cc"> 1990</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG0ADDR_BASE_LSB        0</span></div>
<div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01992"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g0_a_d_d_r.html#ga7219bba7b67815f3f258c95d524f8d0c"> 1992</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG0ADDR_BASE_MSB        15</span></div>
<div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01994"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g0_a_d_d_r.html#ga63974d20405fffaa733b0b76f14f52a8"> 1994</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG0ADDR_BASE_WIDTH      16</span></div>
<div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01996"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g0_a_d_d_r.html#ga94700d9bf58bca65c7420c76add050f8"> 1996</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG0ADDR_BASE_SET_MSK    0x0000ffff</span></div>
<div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01998"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g0_a_d_d_r.html#gab93da6d126dea78823f3acfa0984fcdc"> 1998</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG0ADDR_BASE_CLR_MSK    0xffff0000</span></div>
<div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02000"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g0_a_d_d_r.html#ga3299a0a80823a32a260a037bf5feb68a"> 2000</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG0ADDR_BASE_RESET      0x0</span></div>
<div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02002"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g0_a_d_d_r.html#ga0aed0329461f925a06022ae2aa6814e4"> 2002</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG0ADDR_BASE_GET(value) (((value) &amp; 0x0000ffff) &gt;&gt; 0)</span></div>
<div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02004"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g0_a_d_d_r.html#ga2ab0ec78512449a6a94da0522f11f730"> 2004</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG0ADDR_BASE_SET(value) (((value) &lt;&lt; 0) &amp; 0x0000ffff)</span></div>
<div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02016"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g0_a_d_d_r.html#gaa55e1836a829bb43a6943bea3a88a105"> 2016</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG0ADDR_LIMIT_LSB        16</span></div>
<div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02018"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g0_a_d_d_r.html#gaa71359b9825278a7880e462fc17909c5"> 2018</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG0ADDR_LIMIT_MSB        31</span></div>
<div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02020"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g0_a_d_d_r.html#ga9ea385910091b30498d77363b311b963"> 2020</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG0ADDR_LIMIT_WIDTH      16</span></div>
<div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02022"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g0_a_d_d_r.html#gac35c4970015fc3c85b52ff0e9a334a9d"> 2022</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG0ADDR_LIMIT_SET_MSK    0xffff0000</span></div>
<div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02024"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g0_a_d_d_r.html#ga722626ee498f2535ea0b34166de38cad"> 2024</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG0ADDR_LIMIT_CLR_MSK    0x0000ffff</span></div>
<div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02026"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g0_a_d_d_r.html#gabe3b6b92f9496d45e9f35b0dad10fe40"> 2026</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG0ADDR_LIMIT_RESET      0x0</span></div>
<div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02028"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g0_a_d_d_r.html#gaa5d3d00029d9011440b94510383ec710"> 2028</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG0ADDR_LIMIT_GET(value) (((value) &amp; 0xffff0000) &gt;&gt; 16)</span></div>
<div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02030"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g0_a_d_d_r.html#ga477742e568bdaed74a9a11eb5483cc1c"> 2030</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG0ADDR_LIMIT_SET(value) (((value) &lt;&lt; 16) &amp; 0xffff0000)</span></div>
<div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02043"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g0_a_d_d_r.html"> 2043</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g0_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g0_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG0ADDR_s</a></div>
<div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;{</div>
<div class="line"><a name="l02045"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g0_a_d_d_r.html#a471e6169a770e9cea58fac30d984db4d"> 2045</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g0_a_d_d_r.html#a471e6169a770e9cea58fac30d984db4d">base</a>  : 16;  </div>
<div class="line"><a name="l02046"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g0_a_d_d_r.html#a6dcf83a4e910c2b7e697850e5293f838"> 2046</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g0_a_d_d_r.html#a6dcf83a4e910c2b7e697850e5293f838">limit</a> : 16;  </div>
<div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;};</div>
<div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;</div>
<div class="line"><a name="l02050"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g0_a_d_d_r.html#ga0a2da31110b288d8f6af5326e72a5d7e"> 2050</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g0_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g0_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG0ADDR_s</a>  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g0_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g0_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG0ADDR_t</a>;</div>
<div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02054"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g0_a_d_d_r.html#gabe7aa8d041733ab4a11b8a98fb1896f2"> 2054</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG0ADDR_RESET       0x00000000</span></div>
<div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02056"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g0_a_d_d_r.html#ga4853562ae1bcbaadf16ec071be9950e6"> 2056</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG0ADDR_OFST        0x20</span></div>
<div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02081"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g1_a_d_d_r.html#ga494551f19512e97a534f91783a71a6df"> 2081</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG1ADDR_BASE_LSB        0</span></div>
<div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02083"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g1_a_d_d_r.html#gac8e8824c35b05909b3bf832786ed42ad"> 2083</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG1ADDR_BASE_MSB        15</span></div>
<div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02085"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g1_a_d_d_r.html#ga9b279980a45c1e4acac3d06a3929a2c7"> 2085</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG1ADDR_BASE_WIDTH      16</span></div>
<div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02087"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g1_a_d_d_r.html#gab2d68307b49ffc1356030c6b120037ff"> 2087</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG1ADDR_BASE_SET_MSK    0x0000ffff</span></div>
<div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02089"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g1_a_d_d_r.html#ga879d5be284fa53e1c9afaefe1584fd38"> 2089</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG1ADDR_BASE_CLR_MSK    0xffff0000</span></div>
<div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02091"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g1_a_d_d_r.html#ga43630d0c984c0238aaf54f9692c7beac"> 2091</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG1ADDR_BASE_RESET      0x0</span></div>
<div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02093"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g1_a_d_d_r.html#gaa0e334c3e6eac397b02584732431352d"> 2093</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG1ADDR_BASE_GET(value) (((value) &amp; 0x0000ffff) &gt;&gt; 0)</span></div>
<div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02095"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g1_a_d_d_r.html#ga06c6cd010e745975ef0a167a671c4961"> 2095</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG1ADDR_BASE_SET(value) (((value) &lt;&lt; 0) &amp; 0x0000ffff)</span></div>
<div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02107"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g1_a_d_d_r.html#ga7be10f444df275fab84f7979b8b4fad7"> 2107</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG1ADDR_LIMIT_LSB        16</span></div>
<div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02109"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g1_a_d_d_r.html#gab2ca217668790e8bb43b9efc2ad4e7fd"> 2109</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG1ADDR_LIMIT_MSB        31</span></div>
<div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02111"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g1_a_d_d_r.html#gad3a4d29798222578e1f8c52f14587084"> 2111</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG1ADDR_LIMIT_WIDTH      16</span></div>
<div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02113"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g1_a_d_d_r.html#ga142c0108c53871cf3e4bb78e89875650"> 2113</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG1ADDR_LIMIT_SET_MSK    0xffff0000</span></div>
<div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02115"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g1_a_d_d_r.html#gacc12b009115510dc4b6e16e7a9c6503e"> 2115</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG1ADDR_LIMIT_CLR_MSK    0x0000ffff</span></div>
<div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02117"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g1_a_d_d_r.html#gad82086f5f10e0ed2937276ebd36e4d12"> 2117</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG1ADDR_LIMIT_RESET      0x0</span></div>
<div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02119"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g1_a_d_d_r.html#ga2e128e50d54313d6a16e80518e990440"> 2119</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG1ADDR_LIMIT_GET(value) (((value) &amp; 0xffff0000) &gt;&gt; 16)</span></div>
<div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02121"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g1_a_d_d_r.html#gab68341cbd27167ce1d3271b07b3206aa"> 2121</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG1ADDR_LIMIT_SET(value) (((value) &lt;&lt; 16) &amp; 0xffff0000)</span></div>
<div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02134"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g1_a_d_d_r.html"> 2134</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g1_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g1_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG1ADDR_s</a></div>
<div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;{</div>
<div class="line"><a name="l02136"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g1_a_d_d_r.html#a49adf63cc7e3171366acf83c6a8d4ed7"> 2136</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g1_a_d_d_r.html#a49adf63cc7e3171366acf83c6a8d4ed7">base</a>  : 16;  </div>
<div class="line"><a name="l02137"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g1_a_d_d_r.html#a5963f22ac92e8d5b87e7f826b5366d5e"> 2137</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g1_a_d_d_r.html#a5963f22ac92e8d5b87e7f826b5366d5e">limit</a> : 16;  </div>
<div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;};</div>
<div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;</div>
<div class="line"><a name="l02141"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g1_a_d_d_r.html#ga5dbab82c6ac83951e64d0bca460f4646"> 2141</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g1_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g1_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG1ADDR_s</a>  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g1_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g1_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG1ADDR_t</a>;</div>
<div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02145"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g1_a_d_d_r.html#gaa50b2a6913fd9e23d4cca1344d67be18"> 2145</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG1ADDR_RESET       0x00000000</span></div>
<div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02147"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g1_a_d_d_r.html#ga22ae0bbafc90f92fb5f4491182c6bf84"> 2147</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG1ADDR_OFST        0x24</span></div>
<div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02172"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g2_a_d_d_r.html#gad9bfb1274c166adba90a9180bfcab60a"> 2172</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG2ADDR_BASE_LSB        0</span></div>
<div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02174"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g2_a_d_d_r.html#ga1edac5791f2743d8a09d1e42fdefd4ca"> 2174</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG2ADDR_BASE_MSB        15</span></div>
<div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02176"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g2_a_d_d_r.html#ga5875e14f8e9e605d79d2ee81bc57c1bb"> 2176</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG2ADDR_BASE_WIDTH      16</span></div>
<div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02178"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g2_a_d_d_r.html#ga95263fa28705e027f9db0be23a228379"> 2178</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG2ADDR_BASE_SET_MSK    0x0000ffff</span></div>
<div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02180"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g2_a_d_d_r.html#ga7c595e8324ca9e610c128d2e752e9988"> 2180</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG2ADDR_BASE_CLR_MSK    0xffff0000</span></div>
<div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02182"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g2_a_d_d_r.html#ga3e9c9b9dfb52b57f9f43ef357f61707f"> 2182</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG2ADDR_BASE_RESET      0x0</span></div>
<div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02184"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g2_a_d_d_r.html#ga238da6f2d7d8b87e8a62b46ff2bea80b"> 2184</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG2ADDR_BASE_GET(value) (((value) &amp; 0x0000ffff) &gt;&gt; 0)</span></div>
<div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02186"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g2_a_d_d_r.html#gae5904e2eeb30c60b63ce2353ede81622"> 2186</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG2ADDR_BASE_SET(value) (((value) &lt;&lt; 0) &amp; 0x0000ffff)</span></div>
<div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02198"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g2_a_d_d_r.html#gacdda1d843e997893f839400d819605bf"> 2198</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG2ADDR_LIMIT_LSB        16</span></div>
<div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02200"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g2_a_d_d_r.html#gaafdc2ee971a5b98baa4383ae6fabbbc9"> 2200</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG2ADDR_LIMIT_MSB        31</span></div>
<div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02202"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g2_a_d_d_r.html#ga01f93f33a3a46c301df6887acf88418c"> 2202</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG2ADDR_LIMIT_WIDTH      16</span></div>
<div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02204"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g2_a_d_d_r.html#ga243222e8cf61f1a16dacfeee4aa0e3d5"> 2204</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG2ADDR_LIMIT_SET_MSK    0xffff0000</span></div>
<div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02206"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g2_a_d_d_r.html#gaef4e5b0a5f8e662975300c7320add40f"> 2206</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG2ADDR_LIMIT_CLR_MSK    0x0000ffff</span></div>
<div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02208"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g2_a_d_d_r.html#ga6181e21384ce2815f3c5313d570e7875"> 2208</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG2ADDR_LIMIT_RESET      0x0</span></div>
<div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02210"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g2_a_d_d_r.html#ga2436e5ec4e40837a2ff2bd9335bd7f15"> 2210</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG2ADDR_LIMIT_GET(value) (((value) &amp; 0xffff0000) &gt;&gt; 16)</span></div>
<div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02212"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g2_a_d_d_r.html#ga0bfe6adc4c35a80b1f3cafdf1635ea04"> 2212</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG2ADDR_LIMIT_SET(value) (((value) &lt;&lt; 16) &amp; 0xffff0000)</span></div>
<div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02225"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g2_a_d_d_r.html"> 2225</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g2_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g2_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG2ADDR_s</a></div>
<div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;{</div>
<div class="line"><a name="l02227"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g2_a_d_d_r.html#aeeb9f0791b992b58a93209004189a85a"> 2227</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g2_a_d_d_r.html#aeeb9f0791b992b58a93209004189a85a">base</a>  : 16;  </div>
<div class="line"><a name="l02228"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g2_a_d_d_r.html#ae56382b1284aecf7fd2a7b01539c310b"> 2228</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g2_a_d_d_r.html#ae56382b1284aecf7fd2a7b01539c310b">limit</a> : 16;  </div>
<div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;};</div>
<div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;</div>
<div class="line"><a name="l02232"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g2_a_d_d_r.html#ga17b2f581988fc6ceec38a289810e00e2"> 2232</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g2_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g2_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG2ADDR_s</a>  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g2_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g2_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG2ADDR_t</a>;</div>
<div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02236"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g2_a_d_d_r.html#ga2fb51fe5c0352801654403d0d783c340"> 2236</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG2ADDR_RESET       0x00000000</span></div>
<div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02238"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g2_a_d_d_r.html#ga70cb7b3ad1fea4cccf9df6edd23f59e1"> 2238</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG2ADDR_OFST        0x28</span></div>
<div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02263"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g3_a_d_d_r.html#ga098b927014b865d9f0664f8b3ca32547"> 2263</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG3ADDR_BASE_LSB        0</span></div>
<div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02265"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g3_a_d_d_r.html#gadeb541b694acac314c721c7d888f108a"> 2265</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG3ADDR_BASE_MSB        15</span></div>
<div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02267"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g3_a_d_d_r.html#gac2c59cf72c20a8634a30a3a8a6c59f45"> 2267</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG3ADDR_BASE_WIDTH      16</span></div>
<div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02269"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g3_a_d_d_r.html#ga3432395fb6807ea58e6cb64293d01237"> 2269</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG3ADDR_BASE_SET_MSK    0x0000ffff</span></div>
<div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02271"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g3_a_d_d_r.html#ga2dafb54366308c4fd543be7c4f53c32f"> 2271</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG3ADDR_BASE_CLR_MSK    0xffff0000</span></div>
<div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02273"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g3_a_d_d_r.html#ga4e8c038db40f4a8a3931573946e5f93d"> 2273</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG3ADDR_BASE_RESET      0x0</span></div>
<div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02275"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g3_a_d_d_r.html#ga947138609f89ea2584fb43a9aa586c97"> 2275</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG3ADDR_BASE_GET(value) (((value) &amp; 0x0000ffff) &gt;&gt; 0)</span></div>
<div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02277"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g3_a_d_d_r.html#gae289341d22a677086b5bccf0ffb5e606"> 2277</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG3ADDR_BASE_SET(value) (((value) &lt;&lt; 0) &amp; 0x0000ffff)</span></div>
<div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02289"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g3_a_d_d_r.html#ga791ea4ec34a42cfce859c923c510cc5c"> 2289</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG3ADDR_LIMIT_LSB        16</span></div>
<div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02291"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g3_a_d_d_r.html#ga2aa0dd78473f60244767ac662fadd9cb"> 2291</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG3ADDR_LIMIT_MSB        31</span></div>
<div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02293"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g3_a_d_d_r.html#ga953f0c8b8a6dcfeca3bb933e01ab2ef6"> 2293</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG3ADDR_LIMIT_WIDTH      16</span></div>
<div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02295"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g3_a_d_d_r.html#ga7dadb0b28487d71174fbd4d2098a097c"> 2295</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG3ADDR_LIMIT_SET_MSK    0xffff0000</span></div>
<div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02297"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g3_a_d_d_r.html#gaff51a56448d7a1e480551d9d4f4e2f67"> 2297</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG3ADDR_LIMIT_CLR_MSK    0x0000ffff</span></div>
<div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02299"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g3_a_d_d_r.html#ga2ec318ffcc1a33b95f05b9c6963bf373"> 2299</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG3ADDR_LIMIT_RESET      0x0</span></div>
<div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02301"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g3_a_d_d_r.html#ga10501bafbc7d66e423752a8bb89a107e"> 2301</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG3ADDR_LIMIT_GET(value) (((value) &amp; 0xffff0000) &gt;&gt; 16)</span></div>
<div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02303"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g3_a_d_d_r.html#ga44aeb7b7387322b639110c414d4d67d0"> 2303</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG3ADDR_LIMIT_SET(value) (((value) &lt;&lt; 16) &amp; 0xffff0000)</span></div>
<div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02316"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g3_a_d_d_r.html"> 2316</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g3_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g3_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG3ADDR_s</a></div>
<div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;{</div>
<div class="line"><a name="l02318"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g3_a_d_d_r.html#abed88f4bb813483e03122a37032ba487"> 2318</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g3_a_d_d_r.html#abed88f4bb813483e03122a37032ba487">base</a>  : 16;  </div>
<div class="line"><a name="l02319"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g3_a_d_d_r.html#aa6eddd014fd50b2968c64f994eb774b5"> 2319</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g3_a_d_d_r.html#aa6eddd014fd50b2968c64f994eb774b5">limit</a> : 16;  </div>
<div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;};</div>
<div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;</div>
<div class="line"><a name="l02323"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g3_a_d_d_r.html#gab2e12bde4db2552394fff93078367012"> 2323</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g3_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g3_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG3ADDR_s</a>  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g3_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g3_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG3ADDR_t</a>;</div>
<div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02327"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g3_a_d_d_r.html#ga2273a79a2a176ec05f8513c60ab8ec08"> 2327</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG3ADDR_RESET       0x00000000</span></div>
<div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02329"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g3_a_d_d_r.html#ga721c4d0e7f5f3ec21224561f9b667c39"> 2329</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG3ADDR_OFST        0x2c</span></div>
<div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02354"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g0_a_d_d_r.html#gaf77c6c010ee04ccc9e2575774d96ef80"> 2354</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG0ADDR_BASE_LSB        0</span></div>
<div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02356"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g0_a_d_d_r.html#ga880582d69adc4458c70ceb6cbb27e610"> 2356</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG0ADDR_BASE_MSB        15</span></div>
<div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02358"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g0_a_d_d_r.html#ga32fe96ac0c5b33f292e9024abae1db16"> 2358</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG0ADDR_BASE_WIDTH      16</span></div>
<div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02360"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g0_a_d_d_r.html#ga547cae40a944cdac32b09508f875b3f2"> 2360</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG0ADDR_BASE_SET_MSK    0x0000ffff</span></div>
<div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02362"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g0_a_d_d_r.html#ga59332bde8a5d600d012c2770e45d8783"> 2362</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG0ADDR_BASE_CLR_MSK    0xffff0000</span></div>
<div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02364"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g0_a_d_d_r.html#ga21ccb603aed8200f516cc8f5458d1596"> 2364</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG0ADDR_BASE_RESET      0x0</span></div>
<div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02366"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g0_a_d_d_r.html#gaafd9d0ff4b4d8e7eb400ba7c414aa600"> 2366</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG0ADDR_BASE_GET(value) (((value) &amp; 0x0000ffff) &gt;&gt; 0)</span></div>
<div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02368"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g0_a_d_d_r.html#ga03619a3199654d5e030550e1def0e735"> 2368</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG0ADDR_BASE_SET(value) (((value) &lt;&lt; 0) &amp; 0x0000ffff)</span></div>
<div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02380"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g0_a_d_d_r.html#gaf3e6df0c53323447455545aa03337913"> 2380</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG0ADDR_LIMIT_LSB        16</span></div>
<div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02382"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g0_a_d_d_r.html#gac33c7ff1eae041f02a1de6d66b2b3063"> 2382</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG0ADDR_LIMIT_MSB        31</span></div>
<div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02384"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g0_a_d_d_r.html#gae75c60bd6531685128ca241ec508bdf9"> 2384</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG0ADDR_LIMIT_WIDTH      16</span></div>
<div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02386"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g0_a_d_d_r.html#gafb77e53738b64a6fb6afcd072d65c73c"> 2386</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG0ADDR_LIMIT_SET_MSK    0xffff0000</span></div>
<div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02388"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g0_a_d_d_r.html#gac4915f3adb064cfc2ff73842109e22ba"> 2388</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG0ADDR_LIMIT_CLR_MSK    0x0000ffff</span></div>
<div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02390"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g0_a_d_d_r.html#ga852296810a3489702e893709049962df"> 2390</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG0ADDR_LIMIT_RESET      0x0</span></div>
<div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02392"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g0_a_d_d_r.html#ga5682d060b797a42246e80d4ae195a578"> 2392</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG0ADDR_LIMIT_GET(value) (((value) &amp; 0xffff0000) &gt;&gt; 16)</span></div>
<div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02394"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g0_a_d_d_r.html#ga6cca84ad44c0e42e39774073f04e143e"> 2394</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG0ADDR_LIMIT_SET(value) (((value) &lt;&lt; 16) &amp; 0xffff0000)</span></div>
<div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02407"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g0_a_d_d_r.html"> 2407</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g0_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g0_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG0ADDR_s</a></div>
<div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;{</div>
<div class="line"><a name="l02409"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g0_a_d_d_r.html#a7a97e8cbf0a1fc1eeb8a88788f1812b6"> 2409</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g0_a_d_d_r.html#a7a97e8cbf0a1fc1eeb8a88788f1812b6">base</a>  : 16;  </div>
<div class="line"><a name="l02410"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g0_a_d_d_r.html#aa36fd38f4af6a6c3fd09e4652423ef05"> 2410</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g0_a_d_d_r.html#aa36fd38f4af6a6c3fd09e4652423ef05">limit</a> : 16;  </div>
<div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;};</div>
<div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;</div>
<div class="line"><a name="l02414"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g0_a_d_d_r.html#gaa6b857e7c82a98447c7d79431174d1b0"> 2414</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g0_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g0_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG0ADDR_s</a>  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g0_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g0_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG0ADDR_t</a>;</div>
<div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02418"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g0_a_d_d_r.html#ga0058a524bfb64a9ccab301009a81d40b"> 2418</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG0ADDR_RESET       0x00000000</span></div>
<div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02420"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g0_a_d_d_r.html#ga16db219689de3a723c101a064ab9689d"> 2420</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG0ADDR_OFST        0x30</span></div>
<div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02445"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g1_a_d_d_r.html#gadd001f0c4595b5fe9b05d4a696e10539"> 2445</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG1ADDR_BASE_LSB        0</span></div>
<div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02447"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g1_a_d_d_r.html#ga850db65f3213fb047748581f31f78783"> 2447</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG1ADDR_BASE_MSB        15</span></div>
<div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02449"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g1_a_d_d_r.html#ga0a77755490911bae72ab7e252f77fb27"> 2449</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG1ADDR_BASE_WIDTH      16</span></div>
<div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02451"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g1_a_d_d_r.html#ga1c948000c9fd1ec62a042a060007817f"> 2451</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG1ADDR_BASE_SET_MSK    0x0000ffff</span></div>
<div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02453"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g1_a_d_d_r.html#ga345c264653245276adee87c8316e9445"> 2453</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG1ADDR_BASE_CLR_MSK    0xffff0000</span></div>
<div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02455"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g1_a_d_d_r.html#ga4abf8d2bf2b00d78aa6394cc68b5f6e6"> 2455</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG1ADDR_BASE_RESET      0x0</span></div>
<div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02457"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g1_a_d_d_r.html#ga256b04936b77ae842a310fc9fdda106a"> 2457</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG1ADDR_BASE_GET(value) (((value) &amp; 0x0000ffff) &gt;&gt; 0)</span></div>
<div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02459"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g1_a_d_d_r.html#ga19859598d2c8fb37c93b4f7f0c06dd6c"> 2459</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG1ADDR_BASE_SET(value) (((value) &lt;&lt; 0) &amp; 0x0000ffff)</span></div>
<div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02471"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g1_a_d_d_r.html#ga0d283feef18dc972921cac0b8d8f8cbe"> 2471</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG1ADDR_LIMIT_LSB        16</span></div>
<div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02473"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g1_a_d_d_r.html#gab2cd2a358abef85d45e2c531f1925b07"> 2473</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG1ADDR_LIMIT_MSB        31</span></div>
<div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02475"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g1_a_d_d_r.html#ga38d84ab028b82fd544747a52215d91e1"> 2475</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG1ADDR_LIMIT_WIDTH      16</span></div>
<div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02477"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g1_a_d_d_r.html#gac0bf93804c6e3944855b86856a56f7ad"> 2477</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG1ADDR_LIMIT_SET_MSK    0xffff0000</span></div>
<div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02479"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g1_a_d_d_r.html#ga857993899a505c60b01d3cd94689976b"> 2479</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG1ADDR_LIMIT_CLR_MSK    0x0000ffff</span></div>
<div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02481"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g1_a_d_d_r.html#ga26d40ff2ed1236ece8a5d58339f5ffbe"> 2481</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG1ADDR_LIMIT_RESET      0x0</span></div>
<div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02483"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g1_a_d_d_r.html#gaefed3ed2224a21167b6e8d3ec6f959fe"> 2483</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG1ADDR_LIMIT_GET(value) (((value) &amp; 0xffff0000) &gt;&gt; 16)</span></div>
<div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02485"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g1_a_d_d_r.html#ga3a725de91da21e1cd4f3f0ad12bacdb3"> 2485</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG1ADDR_LIMIT_SET(value) (((value) &lt;&lt; 16) &amp; 0xffff0000)</span></div>
<div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02498"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g1_a_d_d_r.html"> 2498</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g1_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g1_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG1ADDR_s</a></div>
<div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;{</div>
<div class="line"><a name="l02500"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g1_a_d_d_r.html#a50ff2b99b3e68715967a61441214d5a8"> 2500</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g1_a_d_d_r.html#a50ff2b99b3e68715967a61441214d5a8">base</a>  : 16;  </div>
<div class="line"><a name="l02501"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g1_a_d_d_r.html#a959e1402197215bbcb5c03682b544e12"> 2501</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g1_a_d_d_r.html#a959e1402197215bbcb5c03682b544e12">limit</a> : 16;  </div>
<div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;};</div>
<div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;</div>
<div class="line"><a name="l02505"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g1_a_d_d_r.html#ga2194d9c48e5647fbcfe156166f2004dc"> 2505</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g1_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g1_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG1ADDR_s</a>  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g1_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g1_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG1ADDR_t</a>;</div>
<div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02509"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g1_a_d_d_r.html#ga18c02f6e913b1278ad5b68921e31ecd7"> 2509</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG1ADDR_RESET       0x00000000</span></div>
<div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02511"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g1_a_d_d_r.html#ga8fc3d09e53ecceeadf3c6a0f601b8c52"> 2511</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG1ADDR_OFST        0x34</span></div>
<div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02536"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g2_a_d_d_r.html#ga9417a7582311146a326b5921bdb1967b"> 2536</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG2ADDR_BASE_LSB        0</span></div>
<div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02538"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g2_a_d_d_r.html#ga2a902c568a27c68a4c12d1ab778215b7"> 2538</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG2ADDR_BASE_MSB        15</span></div>
<div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02540"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g2_a_d_d_r.html#ga3095af91075c9b24c74e087c4fd18cfc"> 2540</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG2ADDR_BASE_WIDTH      16</span></div>
<div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02542"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g2_a_d_d_r.html#gab2b3f257b0500782d32e044bda774fd3"> 2542</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG2ADDR_BASE_SET_MSK    0x0000ffff</span></div>
<div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02544"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g2_a_d_d_r.html#ga031274d0a7f8ed9a13e7153581557297"> 2544</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG2ADDR_BASE_CLR_MSK    0xffff0000</span></div>
<div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02546"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g2_a_d_d_r.html#ga5d17910149d2520e622da07b9422f705"> 2546</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG2ADDR_BASE_RESET      0x0</span></div>
<div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02548"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g2_a_d_d_r.html#ga7cc5c384cec58f4234560d9bfd97c05d"> 2548</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG2ADDR_BASE_GET(value) (((value) &amp; 0x0000ffff) &gt;&gt; 0)</span></div>
<div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02550"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g2_a_d_d_r.html#gaad6a31ba81ff4945d7ca0cec592f339b"> 2550</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG2ADDR_BASE_SET(value) (((value) &lt;&lt; 0) &amp; 0x0000ffff)</span></div>
<div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02562"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g2_a_d_d_r.html#ga82e58a83e5995752cddacc8f0e1ad5a1"> 2562</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG2ADDR_LIMIT_LSB        16</span></div>
<div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02564"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g2_a_d_d_r.html#ga681eebfb0dfd72fac70e5a9386345470"> 2564</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG2ADDR_LIMIT_MSB        31</span></div>
<div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02566"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g2_a_d_d_r.html#ga24215b9e7a3faedd3dc45a4a57a366c7"> 2566</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG2ADDR_LIMIT_WIDTH      16</span></div>
<div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02568"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g2_a_d_d_r.html#gad6777ebbf326e004c559ab42369948d4"> 2568</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG2ADDR_LIMIT_SET_MSK    0xffff0000</span></div>
<div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02570"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g2_a_d_d_r.html#ga9f714dbe5e5bd706c33ed280e0a0582b"> 2570</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG2ADDR_LIMIT_CLR_MSK    0x0000ffff</span></div>
<div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02572"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g2_a_d_d_r.html#gaad38ccaf2d1b0f407eb56d933635035d"> 2572</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG2ADDR_LIMIT_RESET      0x0</span></div>
<div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02574"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g2_a_d_d_r.html#gae34f7f8ff90adc039de9965954f9503e"> 2574</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG2ADDR_LIMIT_GET(value) (((value) &amp; 0xffff0000) &gt;&gt; 16)</span></div>
<div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02576"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g2_a_d_d_r.html#ga2137eb7eb84fb07f1dbec25668c9f480"> 2576</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG2ADDR_LIMIT_SET(value) (((value) &lt;&lt; 16) &amp; 0xffff0000)</span></div>
<div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02589"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g2_a_d_d_r.html"> 2589</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g2_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g2_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG2ADDR_s</a></div>
<div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;{</div>
<div class="line"><a name="l02591"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g2_a_d_d_r.html#a43d6deeef8ea7c77d798ce29f32571a0"> 2591</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g2_a_d_d_r.html#a43d6deeef8ea7c77d798ce29f32571a0">base</a>  : 16;  </div>
<div class="line"><a name="l02592"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g2_a_d_d_r.html#a13d51d6a610596108cf0cc02e29c56a1"> 2592</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g2_a_d_d_r.html#a13d51d6a610596108cf0cc02e29c56a1">limit</a> : 16;  </div>
<div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;};</div>
<div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;</div>
<div class="line"><a name="l02596"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g2_a_d_d_r.html#ga2b0b7cdf2ce932107da7da81919c3768"> 2596</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g2_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g2_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG2ADDR_s</a>  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g2_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g2_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG2ADDR_t</a>;</div>
<div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02600"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g2_a_d_d_r.html#gad5839b0fbd55c05996944427a01753b8"> 2600</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG2ADDR_RESET       0x00000000</span></div>
<div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02602"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g2_a_d_d_r.html#ga3070f18c661c2848a6f4b07d3725483a"> 2602</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG2ADDR_OFST        0x38</span></div>
<div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02627"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g3_a_d_d_r.html#gaccab6b047f3ee98cd371c37c59877c47"> 2627</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG3ADDR_BASE_LSB        0</span></div>
<div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02629"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g3_a_d_d_r.html#ga2518c17175c6da367cef07bd9d761f9d"> 2629</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG3ADDR_BASE_MSB        15</span></div>
<div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02631"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g3_a_d_d_r.html#ga08b4966ca19355b167c5f9d6aa094a99"> 2631</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG3ADDR_BASE_WIDTH      16</span></div>
<div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02633"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g3_a_d_d_r.html#ga51e5f52894ff6b3d2fa8e1b56924a9a9"> 2633</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG3ADDR_BASE_SET_MSK    0x0000ffff</span></div>
<div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02635"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g3_a_d_d_r.html#gab12a05046504a191e92bd82b824ae0d8"> 2635</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG3ADDR_BASE_CLR_MSK    0xffff0000</span></div>
<div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02637"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g3_a_d_d_r.html#ga45cf9e0f383e45f52467e959ff4c3456"> 2637</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG3ADDR_BASE_RESET      0x0</span></div>
<div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02639"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g3_a_d_d_r.html#gaabd2ed9456b87e26dbf193fcfae6925f"> 2639</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG3ADDR_BASE_GET(value) (((value) &amp; 0x0000ffff) &gt;&gt; 0)</span></div>
<div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02641"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g3_a_d_d_r.html#gadc5142da080aa4dcc11710710a7861b7"> 2641</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG3ADDR_BASE_SET(value) (((value) &lt;&lt; 0) &amp; 0x0000ffff)</span></div>
<div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02653"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g3_a_d_d_r.html#ga7b305a849aacbf6a2397a42d4963fc2b"> 2653</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG3ADDR_LIMIT_LSB        16</span></div>
<div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02655"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g3_a_d_d_r.html#ga1aee2beae5daa4d6694998decb472b25"> 2655</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG3ADDR_LIMIT_MSB        31</span></div>
<div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02657"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g3_a_d_d_r.html#ga265bc6532cc2124db9d3291f80347a91"> 2657</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG3ADDR_LIMIT_WIDTH      16</span></div>
<div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02659"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g3_a_d_d_r.html#gadf80b01f477773d241fbd9dbc4a02faf"> 2659</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG3ADDR_LIMIT_SET_MSK    0xffff0000</span></div>
<div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02661"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g3_a_d_d_r.html#ga4fe68eb2282d36a693d7f263f2abd5cd"> 2661</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG3ADDR_LIMIT_CLR_MSK    0x0000ffff</span></div>
<div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02663"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g3_a_d_d_r.html#ga65708cea4e75b943e0029cc07301c6c6"> 2663</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG3ADDR_LIMIT_RESET      0x0</span></div>
<div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02665"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g3_a_d_d_r.html#gaf3894aacdd96236e3522f19fea560d05"> 2665</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG3ADDR_LIMIT_GET(value) (((value) &amp; 0xffff0000) &gt;&gt; 16)</span></div>
<div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02667"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g3_a_d_d_r.html#gab3b2251da9cd0e7f577812e023f59941"> 2667</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG3ADDR_LIMIT_SET(value) (((value) &lt;&lt; 16) &amp; 0xffff0000)</span></div>
<div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02680"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g3_a_d_d_r.html"> 2680</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g3_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g3_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG3ADDR_s</a></div>
<div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;{</div>
<div class="line"><a name="l02682"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g3_a_d_d_r.html#ab088b5892a586b64d5e1d598248dfc97"> 2682</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g3_a_d_d_r.html#ab088b5892a586b64d5e1d598248dfc97">base</a>  : 16;  </div>
<div class="line"><a name="l02683"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g3_a_d_d_r.html#aebacf40555dfa8e3a9596cd0c12d5edd"> 2683</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g3_a_d_d_r.html#aebacf40555dfa8e3a9596cd0c12d5edd">limit</a> : 16;  </div>
<div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;};</div>
<div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;</div>
<div class="line"><a name="l02687"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g3_a_d_d_r.html#gac38a52c415e5040500e217f5b0493cfa"> 2687</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g3_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g3_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG3ADDR_s</a>  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g3_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g3_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG3ADDR_t</a>;</div>
<div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02691"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g3_a_d_d_r.html#gaf3284c4067353d97f3eb23dad25905d8"> 2691</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG3ADDR_RESET       0x00000000</span></div>
<div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02693"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g3_a_d_d_r.html#ga9b2fa6004bcd1409ee1188f648ca0c54"> 2693</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG3ADDR_OFST        0x3c</span></div>
<div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02718"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g0_a_d_d_r.html#ga2ca2408f1c4cbbc2c5fd692cf868e0e1"> 2718</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG0ADDR_BASE_LSB        0</span></div>
<div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02720"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g0_a_d_d_r.html#gaf608525b34a25743c960c81ffd2d227a"> 2720</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG0ADDR_BASE_MSB        15</span></div>
<div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02722"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g0_a_d_d_r.html#ga1370a774b56eb84ba943b4a6ab76be29"> 2722</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG0ADDR_BASE_WIDTH      16</span></div>
<div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02724"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g0_a_d_d_r.html#ga8024478e54943ef78e0db5be0ac0d7d1"> 2724</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG0ADDR_BASE_SET_MSK    0x0000ffff</span></div>
<div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02726"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g0_a_d_d_r.html#gadaa3b405508ee6ad778b69adc82acb19"> 2726</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG0ADDR_BASE_CLR_MSK    0xffff0000</span></div>
<div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02728"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g0_a_d_d_r.html#ga9da02ca47575276ae380de102651b02d"> 2728</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG0ADDR_BASE_RESET      0x0</span></div>
<div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02730"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g0_a_d_d_r.html#ga611c1a6810e512e1b9219a511a585a01"> 2730</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG0ADDR_BASE_GET(value) (((value) &amp; 0x0000ffff) &gt;&gt; 0)</span></div>
<div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02732"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g0_a_d_d_r.html#ga7992641fbc4a1757afe96ac174df3d5c"> 2732</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG0ADDR_BASE_SET(value) (((value) &lt;&lt; 0) &amp; 0x0000ffff)</span></div>
<div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02744"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g0_a_d_d_r.html#ga6fc30fe96ff578dfe7033c082fe605f9"> 2744</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG0ADDR_LIMIT_LSB        16</span></div>
<div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02746"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g0_a_d_d_r.html#gad1363056ae55f54e60836b7a41e88781"> 2746</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG0ADDR_LIMIT_MSB        31</span></div>
<div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02748"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g0_a_d_d_r.html#gafd08eb2e51816e722f42c591d422e3ab"> 2748</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG0ADDR_LIMIT_WIDTH      16</span></div>
<div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02750"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g0_a_d_d_r.html#ga9475626af2c69fde66e533e15c8595f6"> 2750</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG0ADDR_LIMIT_SET_MSK    0xffff0000</span></div>
<div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02752"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g0_a_d_d_r.html#ga13dd172bf111c5fb764b5f3c19ec4e12"> 2752</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG0ADDR_LIMIT_CLR_MSK    0x0000ffff</span></div>
<div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02754"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g0_a_d_d_r.html#gacc774e0c70088cdbd53ca57d2cbc51db"> 2754</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG0ADDR_LIMIT_RESET      0x0</span></div>
<div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02756"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g0_a_d_d_r.html#ga776c11abc544023c0b9b09cf2b5ac810"> 2756</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG0ADDR_LIMIT_GET(value) (((value) &amp; 0xffff0000) &gt;&gt; 16)</span></div>
<div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02758"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g0_a_d_d_r.html#gaa3b86e5a793c1ab6716d55581056a86c"> 2758</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG0ADDR_LIMIT_SET(value) (((value) &lt;&lt; 16) &amp; 0xffff0000)</span></div>
<div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02771"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g0_a_d_d_r.html"> 2771</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g0_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g0_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG0ADDR_s</a></div>
<div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;{</div>
<div class="line"><a name="l02773"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g0_a_d_d_r.html#a4976f3c30d6ffc2b3fb83a7a01b4670a"> 2773</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g0_a_d_d_r.html#a4976f3c30d6ffc2b3fb83a7a01b4670a">base</a>  : 16;  </div>
<div class="line"><a name="l02774"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g0_a_d_d_r.html#a14f5f638d0251049c8140b1cdf13d10c"> 2774</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g0_a_d_d_r.html#a14f5f638d0251049c8140b1cdf13d10c">limit</a> : 16;  </div>
<div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;};</div>
<div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;</div>
<div class="line"><a name="l02778"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g0_a_d_d_r.html#gaa2f77c6d1ecfb03d163e575960c751b9"> 2778</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g0_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g0_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG0ADDR_s</a>  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g0_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g0_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG0ADDR_t</a>;</div>
<div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02782"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g0_a_d_d_r.html#gaf4716969af52a0ef6c4d724fa337f61b"> 2782</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG0ADDR_RESET       0x00000000</span></div>
<div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02784"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g0_a_d_d_r.html#ga4817413ceff75389fee4c28547d8cead"> 2784</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG0ADDR_OFST        0x40</span></div>
<div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02809"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g1_a_d_d_r.html#gae50ebe6abc7ad9cab1d06f20ef570602"> 2809</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG1ADDR_BASE_LSB        0</span></div>
<div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02811"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g1_a_d_d_r.html#ga0023c070cf80232e74c5d4f02286a3bc"> 2811</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG1ADDR_BASE_MSB        15</span></div>
<div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02813"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g1_a_d_d_r.html#ga670aab8c4f90345a0331d1d11f40ff13"> 2813</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG1ADDR_BASE_WIDTH      16</span></div>
<div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02815"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g1_a_d_d_r.html#gad5f559c89872aa088cf0c21e403ffc32"> 2815</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG1ADDR_BASE_SET_MSK    0x0000ffff</span></div>
<div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02817"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g1_a_d_d_r.html#ga041a9ef2843efa0fbbc30570f2301bba"> 2817</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG1ADDR_BASE_CLR_MSK    0xffff0000</span></div>
<div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02819"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g1_a_d_d_r.html#ga5d2d39fa169b86da5ee5d0557a6adcd8"> 2819</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG1ADDR_BASE_RESET      0x0</span></div>
<div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02821"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g1_a_d_d_r.html#gab40a0bafcccf942927a753080d358cf3"> 2821</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG1ADDR_BASE_GET(value) (((value) &amp; 0x0000ffff) &gt;&gt; 0)</span></div>
<div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02823"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g1_a_d_d_r.html#gac0ad79b7a0681448e6b8daf35c7d3077"> 2823</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG1ADDR_BASE_SET(value) (((value) &lt;&lt; 0) &amp; 0x0000ffff)</span></div>
<div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02835"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g1_a_d_d_r.html#gada0fa318e2b6fa52e4d1fddee010103d"> 2835</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG1ADDR_LIMIT_LSB        16</span></div>
<div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02837"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g1_a_d_d_r.html#ga5196d71f03b54bf51aa33c7a65fd6812"> 2837</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG1ADDR_LIMIT_MSB        31</span></div>
<div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02839"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g1_a_d_d_r.html#ga4c3c3b67ff3e01fc398194f0f93a45a9"> 2839</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG1ADDR_LIMIT_WIDTH      16</span></div>
<div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02841"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g1_a_d_d_r.html#ga63f312819345845663fb981400dc418a"> 2841</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG1ADDR_LIMIT_SET_MSK    0xffff0000</span></div>
<div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02843"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g1_a_d_d_r.html#ga85189978416dcceffb14b0735bdda4f5"> 2843</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG1ADDR_LIMIT_CLR_MSK    0x0000ffff</span></div>
<div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02845"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g1_a_d_d_r.html#gab34864aea66b659b608f25c1a90cef35"> 2845</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG1ADDR_LIMIT_RESET      0x0</span></div>
<div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02847"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g1_a_d_d_r.html#gae19f1077d4cb4c8bb40e16348c9fef94"> 2847</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG1ADDR_LIMIT_GET(value) (((value) &amp; 0xffff0000) &gt;&gt; 16)</span></div>
<div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02849"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g1_a_d_d_r.html#ga2406219c75d84f6d1396f365cd242242"> 2849</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG1ADDR_LIMIT_SET(value) (((value) &lt;&lt; 16) &amp; 0xffff0000)</span></div>
<div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02862"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g1_a_d_d_r.html"> 2862</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g1_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g1_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG1ADDR_s</a></div>
<div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;{</div>
<div class="line"><a name="l02864"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g1_a_d_d_r.html#a41420c9143c5abbb172085a2d4c9b853"> 2864</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g1_a_d_d_r.html#a41420c9143c5abbb172085a2d4c9b853">base</a>  : 16;  </div>
<div class="line"><a name="l02865"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g1_a_d_d_r.html#a2639015fed1ebec8c1abb5afd4453ef9"> 2865</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g1_a_d_d_r.html#a2639015fed1ebec8c1abb5afd4453ef9">limit</a> : 16;  </div>
<div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;};</div>
<div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;</div>
<div class="line"><a name="l02869"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g1_a_d_d_r.html#ga6c1e7db75fc09e226685402caf96f8ba"> 2869</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g1_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g1_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG1ADDR_s</a>  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g1_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g1_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG1ADDR_t</a>;</div>
<div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02873"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g1_a_d_d_r.html#ga9799e18a64f467c028903a60759e236d"> 2873</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG1ADDR_RESET       0x00000000</span></div>
<div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02875"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g1_a_d_d_r.html#ga53eeaf08e556addbcc901203875c7125"> 2875</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG1ADDR_OFST        0x44</span></div>
<div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02900"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g2_a_d_d_r.html#gafc33ba0563339122df3db850fbf8bffe"> 2900</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG2ADDR_BASE_LSB        0</span></div>
<div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02902"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g2_a_d_d_r.html#gadb0c03881c2c376a0a30bbeed4127e23"> 2902</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG2ADDR_BASE_MSB        15</span></div>
<div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02904"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g2_a_d_d_r.html#ga64ffde114bc25550bcc5e7b76a92ba54"> 2904</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG2ADDR_BASE_WIDTH      16</span></div>
<div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02906"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g2_a_d_d_r.html#gab4b4deda7ed8fcf2f1ab61b400367ff9"> 2906</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG2ADDR_BASE_SET_MSK    0x0000ffff</span></div>
<div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02908"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g2_a_d_d_r.html#ga3f241d16b5e71983d83c2be88f878d3e"> 2908</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG2ADDR_BASE_CLR_MSK    0xffff0000</span></div>
<div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02910"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g2_a_d_d_r.html#ga541c3b15ec1ee346373d3df563a4b313"> 2910</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG2ADDR_BASE_RESET      0x0</span></div>
<div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02912"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g2_a_d_d_r.html#ga601f0ee58d48c3c89d2be0cfa581c721"> 2912</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG2ADDR_BASE_GET(value) (((value) &amp; 0x0000ffff) &gt;&gt; 0)</span></div>
<div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02914"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g2_a_d_d_r.html#ga17f29b63a85bab04dc2d5b50f6fc41ff"> 2914</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG2ADDR_BASE_SET(value) (((value) &lt;&lt; 0) &amp; 0x0000ffff)</span></div>
<div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02926"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g2_a_d_d_r.html#gafbc12d3cfd2a4529b5ba9dc213e3e0ae"> 2926</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG2ADDR_LIMIT_LSB        16</span></div>
<div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02928"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g2_a_d_d_r.html#ga639e24fc2f8b8e650189883c9272890c"> 2928</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG2ADDR_LIMIT_MSB        31</span></div>
<div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02930"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g2_a_d_d_r.html#ga0e7146374df88d827c78e8bd389945d0"> 2930</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG2ADDR_LIMIT_WIDTH      16</span></div>
<div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02932"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g2_a_d_d_r.html#ga4291ef1283514a975762d62c38f82bb0"> 2932</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG2ADDR_LIMIT_SET_MSK    0xffff0000</span></div>
<div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02934"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g2_a_d_d_r.html#gaefdd458727687804c891194f2456ad1c"> 2934</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG2ADDR_LIMIT_CLR_MSK    0x0000ffff</span></div>
<div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02936"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g2_a_d_d_r.html#ga2f66fd8752f2d73c3e6ac10a0cda7449"> 2936</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG2ADDR_LIMIT_RESET      0x0</span></div>
<div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02938"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g2_a_d_d_r.html#ga3b22456e922932b4d7682dd4857030a8"> 2938</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG2ADDR_LIMIT_GET(value) (((value) &amp; 0xffff0000) &gt;&gt; 16)</span></div>
<div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02940"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g2_a_d_d_r.html#ga0ee5ff505d6d6bfd1f1b8ebd1008cd29"> 2940</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG2ADDR_LIMIT_SET(value) (((value) &lt;&lt; 16) &amp; 0xffff0000)</span></div>
<div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02953"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g2_a_d_d_r.html"> 2953</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g2_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g2_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG2ADDR_s</a></div>
<div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;{</div>
<div class="line"><a name="l02955"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g2_a_d_d_r.html#a772fad276f5e0ef80a10b0616493821a"> 2955</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g2_a_d_d_r.html#a772fad276f5e0ef80a10b0616493821a">base</a>  : 16;  </div>
<div class="line"><a name="l02956"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g2_a_d_d_r.html#aff6693bf4e1d3303a836b39e4c3a280a"> 2956</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g2_a_d_d_r.html#aff6693bf4e1d3303a836b39e4c3a280a">limit</a> : 16;  </div>
<div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;};</div>
<div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;</div>
<div class="line"><a name="l02960"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g2_a_d_d_r.html#ga0c6733ba3d15fc56e51869eef50ce714"> 2960</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g2_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g2_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG2ADDR_s</a>  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g2_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g2_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG2ADDR_t</a>;</div>
<div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02964"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g2_a_d_d_r.html#ga2e4da5c9c0c95bb20b8e54fc15acbca5"> 2964</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG2ADDR_RESET       0x00000000</span></div>
<div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02966"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g2_a_d_d_r.html#ga4507ae04c9a16d4821f6a1561b73b0dd"> 2966</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG2ADDR_OFST        0x48</span></div>
<div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02991"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g3_a_d_d_r.html#gad968db60e865ecd53df78134a9a96fab"> 2991</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG3ADDR_BASE_LSB        0</span></div>
<div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02993"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g3_a_d_d_r.html#gaa45904186ac9079f2f041a67c115b8fc"> 2993</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG3ADDR_BASE_MSB        15</span></div>
<div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02995"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g3_a_d_d_r.html#gad46994c3fcb26bf0ef9b55719e0a8ce9"> 2995</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG3ADDR_BASE_WIDTH      16</span></div>
<div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02997"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g3_a_d_d_r.html#gac352a7b69e680bc043920c83fc6f01b8"> 2997</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG3ADDR_BASE_SET_MSK    0x0000ffff</span></div>
<div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02999"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g3_a_d_d_r.html#ga5a26249d25548420b1c859de93b43f41"> 2999</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG3ADDR_BASE_CLR_MSK    0xffff0000</span></div>
<div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03001"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g3_a_d_d_r.html#ga4e683b4716fa6f5a7c2d40138e6368ba"> 3001</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG3ADDR_BASE_RESET      0x0</span></div>
<div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03003"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g3_a_d_d_r.html#ga3b631ec1b65cca0e539463372b1d72db"> 3003</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG3ADDR_BASE_GET(value) (((value) &amp; 0x0000ffff) &gt;&gt; 0)</span></div>
<div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03005"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g3_a_d_d_r.html#ga56fd9767533b02b7885ec395414798bc"> 3005</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG3ADDR_BASE_SET(value) (((value) &lt;&lt; 0) &amp; 0x0000ffff)</span></div>
<div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03017"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g3_a_d_d_r.html#gae7dbc8a1352d8fddef187b6a59864582"> 3017</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG3ADDR_LIMIT_LSB        16</span></div>
<div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03019"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g3_a_d_d_r.html#gabf842fbf5181b12d2d98ffe187bcb1e8"> 3019</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG3ADDR_LIMIT_MSB        31</span></div>
<div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03021"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g3_a_d_d_r.html#ga0bfc3a1acaf2224398b3160ece33e604"> 3021</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG3ADDR_LIMIT_WIDTH      16</span></div>
<div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03023"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g3_a_d_d_r.html#ga9417e6953625a7e847583bc46e83a36e"> 3023</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG3ADDR_LIMIT_SET_MSK    0xffff0000</span></div>
<div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03025"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g3_a_d_d_r.html#ga58f42c18ba3c70248fe88d60081a4561"> 3025</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG3ADDR_LIMIT_CLR_MSK    0x0000ffff</span></div>
<div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03027"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g3_a_d_d_r.html#gad42dd495899c100694a67859ab293adb"> 3027</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG3ADDR_LIMIT_RESET      0x0</span></div>
<div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03029"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g3_a_d_d_r.html#ga09de12ab8bbd5a1e0cd96b63caa66961"> 3029</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG3ADDR_LIMIT_GET(value) (((value) &amp; 0xffff0000) &gt;&gt; 16)</span></div>
<div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03031"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g3_a_d_d_r.html#gabc996d286964338d46823f4095357c77"> 3031</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG3ADDR_LIMIT_SET(value) (((value) &lt;&lt; 16) &amp; 0xffff0000)</span></div>
<div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03044"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g3_a_d_d_r.html"> 3044</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g3_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g3_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG3ADDR_s</a></div>
<div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;{</div>
<div class="line"><a name="l03046"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g3_a_d_d_r.html#ab802226d2556cb59b77fb6e91e80c662"> 3046</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g3_a_d_d_r.html#ab802226d2556cb59b77fb6e91e80c662">base</a>  : 16;  </div>
<div class="line"><a name="l03047"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g3_a_d_d_r.html#a67b8986e0d1a15b8aeca423224f827f9"> 3047</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g3_a_d_d_r.html#a67b8986e0d1a15b8aeca423224f827f9">limit</a> : 16;  </div>
<div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;};</div>
<div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;</div>
<div class="line"><a name="l03051"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g3_a_d_d_r.html#ga51ff5d8ddb862466a6c43b467cdd6271"> 3051</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g3_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g3_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG3ADDR_s</a>  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g3_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g3_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG3ADDR_t</a>;</div>
<div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03055"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g3_a_d_d_r.html#ga784c06d131a817787dfb71d23bde51cf"> 3055</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG3ADDR_RESET       0x00000000</span></div>
<div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03057"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g3_a_d_d_r.html#ga392ec2cff2541866a8a189d951791b0c"> 3057</a></span>&#160;<span class="preprocessor">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG3ADDR_OFST        0x4c</span></div>
<div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03070"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html"> 3070</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_s</a></div>
<div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;{</div>
<div class="line"><a name="l03072"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a4ae2e8f8fb2caf41392db302d90d4835"> 3072</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_t</a>              <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a4ae2e8f8fb2caf41392db302d90d4835">enable</a>;                  </div>
<div class="line"><a name="l03073"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#acf618875c19352dc2ca99e18148fdec6"> 3073</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_t</a>          <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#acf618875c19352dc2ca99e18148fdec6">enable_set</a>;              </div>
<div class="line"><a name="l03074"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#ab293b5d0c2f117c8c349c3fce491d2fd"> 3074</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_t</a>          <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#ab293b5d0c2f117c8c349c3fce491d2fd">enable_clear</a>;            </div>
<div class="line"><a name="l03075"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a204d5f77143ffeeaa2c05e9ffbfc0981"> 3075</a></span>&#160;    <span class="keyword">volatile</span> uint32_t                                  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a204d5f77143ffeeaa2c05e9ffbfc0981">_pad_0xc_0xf</a>;            </div>
<div class="line"><a name="l03076"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a60871fb3a44d9cbe573e3c7c3e95ea89"> 3076</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g0_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g0_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG0ADDR_t</a>     <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a60871fb3a44d9cbe573e3c7c3e95ea89">mpuregion0addr</a>;          </div>
<div class="line"><a name="l03077"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#acf5313e494375d9f483db056c4a0704d"> 3077</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g1_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g1_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG1ADDR_t</a>     <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#acf5313e494375d9f483db056c4a0704d">mpuregion1addr</a>;          </div>
<div class="line"><a name="l03078"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#aa37b29aed1809bc335e980c6ce5f9be0"> 3078</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g2_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g2_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG2ADDR_t</a>     <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#aa37b29aed1809bc335e980c6ce5f9be0">mpuregion2addr</a>;          </div>
<div class="line"><a name="l03079"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a709ed8d0aa5d2cc07b8bcc82f7fbd4e6"> 3079</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g3_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g3_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG3ADDR_t</a>     <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a709ed8d0aa5d2cc07b8bcc82f7fbd4e6">mpuregion3addr</a>;          </div>
<div class="line"><a name="l03080"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a2a1e86f9d614035d28c9adb6000b767f"> 3080</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g0_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g0_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG0ADDR_t</a>  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a2a1e86f9d614035d28c9adb6000b767f">fpga2sdram0region0addr</a>;  </div>
<div class="line"><a name="l03081"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#abca26646cb0b8144219a2f5a46e34289"> 3081</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g1_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g1_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG1ADDR_t</a>  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#abca26646cb0b8144219a2f5a46e34289">fpga2sdram0region1addr</a>;  </div>
<div class="line"><a name="l03082"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a68982a46d2490f841b0d649bad531b3a"> 3082</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g2_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g2_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG2ADDR_t</a>  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a68982a46d2490f841b0d649bad531b3a">fpga2sdram0region2addr</a>;  </div>
<div class="line"><a name="l03083"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a246d4bb9414c54da5cd0515d4ad58ec7"> 3083</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g3_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g3_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG3ADDR_t</a>  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a246d4bb9414c54da5cd0515d4ad58ec7">fpga2sdram0region3addr</a>;  </div>
<div class="line"><a name="l03084"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#af7647d58f9f21082d3f8641303dce475"> 3084</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g0_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g0_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG0ADDR_t</a>  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#af7647d58f9f21082d3f8641303dce475">fpga2sdram1region0addr</a>;  </div>
<div class="line"><a name="l03085"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a2837e504fd69ca939444cfc31be185a3"> 3085</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g1_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g1_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG1ADDR_t</a>  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a2837e504fd69ca939444cfc31be185a3">fpga2sdram1region1addr</a>;  </div>
<div class="line"><a name="l03086"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#ae9967c16a9438838594c6e8639e6f599"> 3086</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g2_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g2_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG2ADDR_t</a>  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#ae9967c16a9438838594c6e8639e6f599">fpga2sdram1region2addr</a>;  </div>
<div class="line"><a name="l03087"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a5289c89a37ab56b7e185c7ed4542570d"> 3087</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g3_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g3_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG3ADDR_t</a>  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a5289c89a37ab56b7e185c7ed4542570d">fpga2sdram1region3addr</a>;  </div>
<div class="line"><a name="l03088"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a6d6b3421235f26dc3895307c7fe02987"> 3088</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g0_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g0_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG0ADDR_t</a>  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a6d6b3421235f26dc3895307c7fe02987">fpga2sdram2region0addr</a>;  </div>
<div class="line"><a name="l03089"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a3c357bf4355d29690c4bb7917b8b0514"> 3089</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g1_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g1_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG1ADDR_t</a>  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a3c357bf4355d29690c4bb7917b8b0514">fpga2sdram2region1addr</a>;  </div>
<div class="line"><a name="l03090"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a7e3164710c440963dbfddaa8aa0061c2"> 3090</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g2_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g2_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG2ADDR_t</a>  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a7e3164710c440963dbfddaa8aa0061c2">fpga2sdram2region2addr</a>;  </div>
<div class="line"><a name="l03091"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a53cfe86c81c35411a4366fe91587263b"> 3091</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g3_a_d_d_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g3_a_d_d_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG3ADDR_t</a>  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a53cfe86c81c35411a4366fe91587263b">fpga2sdram2region3addr</a>;  </div>
<div class="line"><a name="l03092"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a8940e3dfa3b10e86505a6aad83abfcfe"> 3092</a></span>&#160;    <span class="keyword">volatile</span> uint32_t                                  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a8940e3dfa3b10e86505a6aad83abfcfe">_pad_0x50_0x100</a>[44];     </div>
<div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;};</div>
<div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;</div>
<div class="line"><a name="l03096"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#gaa13ba057e639094fb49aeba316102a5a"> 3096</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_s</a>  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_t</a>;</div>
<div class="line"><a name="l03098"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html"> 3098</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r__raw__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_raw_s</a></div>
<div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;{</div>
<div class="line"><a name="l03100"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#abfc23bef3d4d7056d069ec7a00a3f79b"> 3100</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#abfc23bef3d4d7056d069ec7a00a3f79b">enable</a>;                  </div>
<div class="line"><a name="l03101"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#ad3df0a93b1d143d3436cc10af6a5c612"> 3101</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#ad3df0a93b1d143d3436cc10af6a5c612">enable_set</a>;              </div>
<div class="line"><a name="l03102"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a3b8a51f599ccabde189e5a089634ca35"> 3102</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a3b8a51f599ccabde189e5a089634ca35">enable_clear</a>;            </div>
<div class="line"><a name="l03103"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a3589989e76fa2c79a1074e1e95d60737"> 3103</a></span>&#160;    uint32_t           <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a3589989e76fa2c79a1074e1e95d60737">_pad_0xc_0xf</a>;            </div>
<div class="line"><a name="l03104"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a2b7cc319e0f5c408e8121fac9620d7fa"> 3104</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a2b7cc319e0f5c408e8121fac9620d7fa">mpuregion0addr</a>;          </div>
<div class="line"><a name="l03105"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a967783fc0e1b1df1fc086714a2d8c4eb"> 3105</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a967783fc0e1b1df1fc086714a2d8c4eb">mpuregion1addr</a>;          </div>
<div class="line"><a name="l03106"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#af7723d5c45b8d67f9876ab9b59dfc885"> 3106</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#af7723d5c45b8d67f9876ab9b59dfc885">mpuregion2addr</a>;          </div>
<div class="line"><a name="l03107"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a72c9b0010856d244cfae0e151e27da55"> 3107</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a72c9b0010856d244cfae0e151e27da55">mpuregion3addr</a>;          </div>
<div class="line"><a name="l03108"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a6c5bcfdc53737e864d3553675dea3351"> 3108</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a6c5bcfdc53737e864d3553675dea3351">fpga2sdram0region0addr</a>;  </div>
<div class="line"><a name="l03109"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a02053b2e679e255678933825ad12c071"> 3109</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a02053b2e679e255678933825ad12c071">fpga2sdram0region1addr</a>;  </div>
<div class="line"><a name="l03110"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a873322497df7467b9555439be2d676e1"> 3110</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a873322497df7467b9555439be2d676e1">fpga2sdram0region2addr</a>;  </div>
<div class="line"><a name="l03111"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#abe43c8f58c5db754e6a5942a7b9de433"> 3111</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#abe43c8f58c5db754e6a5942a7b9de433">fpga2sdram0region3addr</a>;  </div>
<div class="line"><a name="l03112"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#aa179459d01d23475ff17682b3ecf9f77"> 3112</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#aa179459d01d23475ff17682b3ecf9f77">fpga2sdram1region0addr</a>;  </div>
<div class="line"><a name="l03113"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#acbffe1fa558c4935814853b6d20ca005"> 3113</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#acbffe1fa558c4935814853b6d20ca005">fpga2sdram1region1addr</a>;  </div>
<div class="line"><a name="l03114"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a883a2514650d6744918f11507905a3b3"> 3114</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a883a2514650d6744918f11507905a3b3">fpga2sdram1region2addr</a>;  </div>
<div class="line"><a name="l03115"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#ae27365b1615e6d92e5e98d668e6b3352"> 3115</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#ae27365b1615e6d92e5e98d668e6b3352">fpga2sdram1region3addr</a>;  </div>
<div class="line"><a name="l03116"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a1b22fd34bc5d95babb52a7e6643698c7"> 3116</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a1b22fd34bc5d95babb52a7e6643698c7">fpga2sdram2region0addr</a>;  </div>
<div class="line"><a name="l03117"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a7f503f695833b7d639914f81efa3f6a9"> 3117</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a7f503f695833b7d639914f81efa3f6a9">fpga2sdram2region1addr</a>;  </div>
<div class="line"><a name="l03118"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#ab5b57b5bda57d3bd23f12a855b9cbcf4"> 3118</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#ab5b57b5bda57d3bd23f12a855b9cbcf4">fpga2sdram2region2addr</a>;  </div>
<div class="line"><a name="l03119"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a0019be53450c920c09c553a6a8f49d2d"> 3119</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a0019be53450c920c09c553a6a8f49d2d">fpga2sdram2region3addr</a>;  </div>
<div class="line"><a name="l03120"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a527b695c0268da2866b05c46dd73a832"> 3120</a></span>&#160;    uint32_t           <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#a527b695c0268da2866b05c46dd73a832">_pad_0x50_0x100</a>[44];     </div>
<div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;};</div>
<div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;</div>
<div class="line"><a name="l03124"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#gaed0d6ba102b5f7aeddedc67c6f24217c"> 3124</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r__raw__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_raw_s</a>  <a class="code" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html#struct_a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r__raw__s">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_raw_t</a>;</div>
<div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;<span class="preprocessor"></span>}</div>
<div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif  </span><span class="comment">/* __ALT_SOCAL_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_H__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;<span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_08e7dde18b423a30f93b1dcbe0a057ff.html">soc_a10</a></li><li class="navelem"><a class="el" href="dir_89dca28be7bdd679f634a8ca9365a987.html">socal</a></li><li class="navelem"><b>alt_noc_fw_ddr_mpu_f2sdr_ddr_scr.h</b></li>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:36 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
