Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Thu Nov 29 17:18:20 2018
| Host         : eecs-digital-18 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file labkit_timing_summary_routed.rpt -rpx labkit_timing_summary_routed.rpx
| Design       : labkit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 76 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.862        0.000                      0                  207        0.072        0.000                      0                  207        3.000        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         15.862        0.000                      0                  207        0.170        0.000                      0                  207       19.020        0.000                       0                    78  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       15.865        0.000                      0                  207        0.170        0.000                      0                  207       19.020        0.000                       0                    78  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         15.862        0.000                      0                  207        0.072        0.000                      0                  207  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       15.862        0.000                      0                  207        0.072        0.000                      0                  207  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.862ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.862ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.472ns  (logic 8.040ns (34.254%)  route 15.432ns (65.746%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.521 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.623    -0.917    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.439 r  xvga1/vcount_reg[3]/Q
                         net (fo=75, routed)          1.314     0.875    xvga1/Q[3]
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.323     1.198 r  xvga1/start_y_i_5/O
                         net (fo=5, routed)           0.741     1.939    xvga1/start_y_i_5_n_0
    SLICE_X68Y64         LUT5 (Prop_lut5_I3_O)        0.320     2.259 f  xvga1/start_y_i_9/O
                         net (fo=13, routed)          0.711     2.969    xvga1/start_y
    SLICE_X73Y62         LUT5 (Prop_lut5_I2_O)        0.326     3.295 r  xvga1/start_y_i_3/O
                         net (fo=1, routed)           0.896     4.191    dg1/A[1]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      3.841     8.032 r  dg1/start_y/P[6]
                         net (fo=51, routed)          2.789    10.821    xvga1/P[6]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.152    10.973 r  xvga1/rom_1_i_550/O
                         net (fo=35, routed)          1.020    11.993    xvga1/VGA_R[2]_35
    SLICE_X73Y65         LUT3 (Prop_lut3_I2_O)        0.352    12.345 r  xvga1/rom_1_i_623/O
                         net (fo=20, routed)          1.697    14.043    dg1/vcount_reg[6]
    SLICE_X74Y74         LUT6 (Prop_lut6_I4_O)        0.326    14.369 r  dg1/rom_1_i_368/O
                         net (fo=1, routed)           0.000    14.369    dg1/rom_1_i_368_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.749 r  dg1/rom_1_i_106/CO[3]
                         net (fo=13, routed)          1.542    16.290    dg1/VGA_R[2]_104[0]
    SLICE_X65Y67         LUT2 (Prop_lut2_I0_O)        0.124    16.414 r  dg1/rom_1_i_363/O
                         net (fo=1, routed)           0.000    16.414    dg1/rom_1_i_363_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.815 r  dg1/rom_1_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.815    dg1/rom_1_i_105_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.037 r  dg1/rom_1_i_22/O[0]
                         net (fo=1, routed)           0.429    17.466    dg1/address_arr[7]_1[7]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.299    17.765 r  dg1/rom_1_i_907/O
                         net (fo=1, routed)           0.460    18.225    dg1/rom_1_i_907_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.349 r  dg1/rom_1_i_561/O
                         net (fo=1, routed)           0.566    18.915    dg1/rom_1_i_561_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.039 r  dg1/rom_1_i_185/O
                         net (fo=1, routed)           1.245    20.284    dg1/rom_1_i_185_n_0
    SLICE_X72Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.408 r  dg1/rom_1_i_42/O
                         net (fo=1, routed)           0.756    21.164    dg1/rom_1_i_42_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.288 r  dg1/rom_1_i_5/O
                         net (fo=9, routed)           1.267    22.555    dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y33         RAMB18E1                                     r  dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.542    38.521    dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y33         RAMB18E1                                     r  dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.559    39.081    
                         clock uncertainty           -0.098    38.983    
    RAMB18_X1Y33         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    38.417    dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.417    
                         arrival time                         -22.555    
  -------------------------------------------------------------------
                         slack                                 15.862    

Slack (MET) :             15.862ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dg1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.472ns  (logic 8.040ns (34.254%)  route 15.432ns (65.746%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.521 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.623    -0.917    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.439 r  xvga1/vcount_reg[3]/Q
                         net (fo=75, routed)          1.314     0.875    xvga1/Q[3]
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.323     1.198 r  xvga1/start_y_i_5/O
                         net (fo=5, routed)           0.741     1.939    xvga1/start_y_i_5_n_0
    SLICE_X68Y64         LUT5 (Prop_lut5_I3_O)        0.320     2.259 f  xvga1/start_y_i_9/O
                         net (fo=13, routed)          0.711     2.969    xvga1/start_y
    SLICE_X73Y62         LUT5 (Prop_lut5_I2_O)        0.326     3.295 r  xvga1/start_y_i_3/O
                         net (fo=1, routed)           0.896     4.191    dg1/A[1]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      3.841     8.032 r  dg1/start_y/P[6]
                         net (fo=51, routed)          2.789    10.821    xvga1/P[6]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.152    10.973 r  xvga1/rom_1_i_550/O
                         net (fo=35, routed)          1.020    11.993    xvga1/VGA_R[2]_35
    SLICE_X73Y65         LUT3 (Prop_lut3_I2_O)        0.352    12.345 r  xvga1/rom_1_i_623/O
                         net (fo=20, routed)          1.697    14.043    dg1/vcount_reg[6]
    SLICE_X74Y74         LUT6 (Prop_lut6_I4_O)        0.326    14.369 r  dg1/rom_1_i_368/O
                         net (fo=1, routed)           0.000    14.369    dg1/rom_1_i_368_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.749 r  dg1/rom_1_i_106/CO[3]
                         net (fo=13, routed)          1.542    16.290    dg1/VGA_R[2]_104[0]
    SLICE_X65Y67         LUT2 (Prop_lut2_I0_O)        0.124    16.414 r  dg1/rom_1_i_363/O
                         net (fo=1, routed)           0.000    16.414    dg1/rom_1_i_363_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.815 r  dg1/rom_1_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.815    dg1/rom_1_i_105_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.037 r  dg1/rom_1_i_22/O[0]
                         net (fo=1, routed)           0.429    17.466    dg1/address_arr[7]_1[7]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.299    17.765 r  dg1/rom_1_i_907/O
                         net (fo=1, routed)           0.460    18.225    dg1/rom_1_i_907_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.349 r  dg1/rom_1_i_561/O
                         net (fo=1, routed)           0.566    18.915    dg1/rom_1_i_561_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.039 r  dg1/rom_1_i_185/O
                         net (fo=1, routed)           1.245    20.284    dg1/rom_1_i_185_n_0
    SLICE_X72Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.408 r  dg1/rom_1_i_42/O
                         net (fo=1, routed)           0.756    21.164    dg1/rom_1_i_42_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.288 r  dg1/rom_1_i_5/O
                         net (fo=9, routed)           1.267    22.555    dg1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y32         RAMB18E1                                     r  dg1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.542    38.521    dg1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y32         RAMB18E1                                     r  dg1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.559    39.081    
                         clock uncertainty           -0.098    38.983    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    38.417    dg1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.417    
                         arrival time                         -22.555    
  -------------------------------------------------------------------
                         slack                                 15.862    

Slack (MET) :             15.914ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dg1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.431ns  (logic 8.040ns (34.313%)  route 15.391ns (65.687%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.623    -0.917    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.439 r  xvga1/vcount_reg[3]/Q
                         net (fo=75, routed)          1.314     0.875    xvga1/Q[3]
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.323     1.198 r  xvga1/start_y_i_5/O
                         net (fo=5, routed)           0.741     1.939    xvga1/start_y_i_5_n_0
    SLICE_X68Y64         LUT5 (Prop_lut5_I3_O)        0.320     2.259 f  xvga1/start_y_i_9/O
                         net (fo=13, routed)          0.711     2.969    xvga1/start_y
    SLICE_X73Y62         LUT5 (Prop_lut5_I2_O)        0.326     3.295 r  xvga1/start_y_i_3/O
                         net (fo=1, routed)           0.896     4.191    dg1/A[1]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      3.841     8.032 r  dg1/start_y/P[6]
                         net (fo=51, routed)          2.789    10.821    xvga1/P[6]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.152    10.973 r  xvga1/rom_1_i_550/O
                         net (fo=35, routed)          1.020    11.993    xvga1/VGA_R[2]_35
    SLICE_X73Y65         LUT3 (Prop_lut3_I2_O)        0.352    12.345 r  xvga1/rom_1_i_623/O
                         net (fo=20, routed)          1.697    14.043    dg1/vcount_reg[6]
    SLICE_X74Y74         LUT6 (Prop_lut6_I4_O)        0.326    14.369 r  dg1/rom_1_i_368/O
                         net (fo=1, routed)           0.000    14.369    dg1/rom_1_i_368_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.749 r  dg1/rom_1_i_106/CO[3]
                         net (fo=13, routed)          1.542    16.290    dg1/VGA_R[2]_104[0]
    SLICE_X65Y67         LUT2 (Prop_lut2_I0_O)        0.124    16.414 r  dg1/rom_1_i_363/O
                         net (fo=1, routed)           0.000    16.414    dg1/rom_1_i_363_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.815 r  dg1/rom_1_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.815    dg1/rom_1_i_105_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.037 r  dg1/rom_1_i_22/O[0]
                         net (fo=1, routed)           0.429    17.466    dg1/address_arr[7]_1[7]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.299    17.765 r  dg1/rom_1_i_907/O
                         net (fo=1, routed)           0.460    18.225    dg1/rom_1_i_907_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.349 r  dg1/rom_1_i_561/O
                         net (fo=1, routed)           0.566    18.915    dg1/rom_1_i_561_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.039 r  dg1/rom_1_i_185/O
                         net (fo=1, routed)           1.245    20.284    dg1/rom_1_i_185_n_0
    SLICE_X72Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.408 r  dg1/rom_1_i_42/O
                         net (fo=1, routed)           0.756    21.164    dg1/rom_1_i_42_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.288 r  dg1/rom_1_i_5/O
                         net (fo=9, routed)           1.227    22.515    dg1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y26         RAMB18E1                                     r  dg1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.537    38.516    dg1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y26         RAMB18E1                                     r  dg1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.576    39.093    
                         clock uncertainty           -0.098    38.995    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    38.429    dg1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                         -22.515    
  -------------------------------------------------------------------
                         slack                                 15.914    

Slack (MET) :             15.914ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dg1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.431ns  (logic 8.040ns (34.313%)  route 15.391ns (65.687%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.623    -0.917    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.439 r  xvga1/vcount_reg[3]/Q
                         net (fo=75, routed)          1.314     0.875    xvga1/Q[3]
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.323     1.198 r  xvga1/start_y_i_5/O
                         net (fo=5, routed)           0.741     1.939    xvga1/start_y_i_5_n_0
    SLICE_X68Y64         LUT5 (Prop_lut5_I3_O)        0.320     2.259 f  xvga1/start_y_i_9/O
                         net (fo=13, routed)          0.711     2.969    xvga1/start_y
    SLICE_X73Y62         LUT5 (Prop_lut5_I2_O)        0.326     3.295 r  xvga1/start_y_i_3/O
                         net (fo=1, routed)           0.896     4.191    dg1/A[1]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      3.841     8.032 r  dg1/start_y/P[6]
                         net (fo=51, routed)          2.789    10.821    xvga1/P[6]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.152    10.973 r  xvga1/rom_1_i_550/O
                         net (fo=35, routed)          1.020    11.993    xvga1/VGA_R[2]_35
    SLICE_X73Y65         LUT3 (Prop_lut3_I2_O)        0.352    12.345 r  xvga1/rom_1_i_623/O
                         net (fo=20, routed)          1.697    14.043    dg1/vcount_reg[6]
    SLICE_X74Y74         LUT6 (Prop_lut6_I4_O)        0.326    14.369 r  dg1/rom_1_i_368/O
                         net (fo=1, routed)           0.000    14.369    dg1/rom_1_i_368_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.749 r  dg1/rom_1_i_106/CO[3]
                         net (fo=13, routed)          1.542    16.290    dg1/VGA_R[2]_104[0]
    SLICE_X65Y67         LUT2 (Prop_lut2_I0_O)        0.124    16.414 r  dg1/rom_1_i_363/O
                         net (fo=1, routed)           0.000    16.414    dg1/rom_1_i_363_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.815 r  dg1/rom_1_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.815    dg1/rom_1_i_105_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.037 r  dg1/rom_1_i_22/O[0]
                         net (fo=1, routed)           0.429    17.466    dg1/address_arr[7]_1[7]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.299    17.765 r  dg1/rom_1_i_907/O
                         net (fo=1, routed)           0.460    18.225    dg1/rom_1_i_907_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.349 r  dg1/rom_1_i_561/O
                         net (fo=1, routed)           0.566    18.915    dg1/rom_1_i_561_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.039 r  dg1/rom_1_i_185/O
                         net (fo=1, routed)           1.245    20.284    dg1/rom_1_i_185_n_0
    SLICE_X72Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.408 r  dg1/rom_1_i_42/O
                         net (fo=1, routed)           0.756    21.164    dg1/rom_1_i_42_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.288 r  dg1/rom_1_i_5/O
                         net (fo=9, routed)           1.227    22.515    dg1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y27         RAMB18E1                                     r  dg1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.537    38.516    dg1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y27         RAMB18E1                                     r  dg1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.576    39.093    
                         clock uncertainty           -0.098    38.995    
    RAMB18_X1Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    38.429    dg1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                         -22.515    
  -------------------------------------------------------------------
                         slack                                 15.914    

Slack (MET) :             15.930ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dg1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.399ns  (logic 8.040ns (34.361%)  route 15.359ns (65.639%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.623    -0.917    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.439 r  xvga1/vcount_reg[3]/Q
                         net (fo=75, routed)          1.314     0.875    xvga1/Q[3]
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.323     1.198 r  xvga1/start_y_i_5/O
                         net (fo=5, routed)           0.741     1.939    xvga1/start_y_i_5_n_0
    SLICE_X68Y64         LUT5 (Prop_lut5_I3_O)        0.320     2.259 f  xvga1/start_y_i_9/O
                         net (fo=13, routed)          0.711     2.969    xvga1/start_y
    SLICE_X73Y62         LUT5 (Prop_lut5_I2_O)        0.326     3.295 r  xvga1/start_y_i_3/O
                         net (fo=1, routed)           0.896     4.191    dg1/A[1]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      3.841     8.032 r  dg1/start_y/P[6]
                         net (fo=51, routed)          2.789    10.821    xvga1/P[6]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.152    10.973 r  xvga1/rom_1_i_550/O
                         net (fo=35, routed)          1.020    11.993    xvga1/VGA_R[2]_35
    SLICE_X73Y65         LUT3 (Prop_lut3_I2_O)        0.352    12.345 r  xvga1/rom_1_i_623/O
                         net (fo=20, routed)          1.697    14.043    dg1/vcount_reg[6]
    SLICE_X74Y74         LUT6 (Prop_lut6_I4_O)        0.326    14.369 r  dg1/rom_1_i_368/O
                         net (fo=1, routed)           0.000    14.369    dg1/rom_1_i_368_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.749 r  dg1/rom_1_i_106/CO[3]
                         net (fo=13, routed)          1.542    16.290    dg1/VGA_R[2]_104[0]
    SLICE_X65Y67         LUT2 (Prop_lut2_I0_O)        0.124    16.414 r  dg1/rom_1_i_363/O
                         net (fo=1, routed)           0.000    16.414    dg1/rom_1_i_363_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.815 r  dg1/rom_1_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.815    dg1/rom_1_i_105_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.037 r  dg1/rom_1_i_22/O[0]
                         net (fo=1, routed)           0.429    17.466    dg1/address_arr[7]_1[7]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.299    17.765 r  dg1/rom_1_i_907/O
                         net (fo=1, routed)           0.460    18.225    dg1/rom_1_i_907_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.349 r  dg1/rom_1_i_561/O
                         net (fo=1, routed)           0.566    18.915    dg1/rom_1_i_561_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.039 r  dg1/rom_1_i_185/O
                         net (fo=1, routed)           1.245    20.284    dg1/rom_1_i_185_n_0
    SLICE_X72Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.408 r  dg1/rom_1_i_42/O
                         net (fo=1, routed)           0.756    21.164    dg1/rom_1_i_42_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.288 r  dg1/rom_1_i_5/O
                         net (fo=9, routed)           1.194    22.482    dg1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y30         RAMB18E1                                     r  dg1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.537    38.516    dg1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y30         RAMB18E1                                     r  dg1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.559    39.076    
                         clock uncertainty           -0.098    38.978    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    38.412    dg1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.412    
                         arrival time                         -22.482    
  -------------------------------------------------------------------
                         slack                                 15.930    

Slack (MET) :             15.930ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dg1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.399ns  (logic 8.040ns (34.361%)  route 15.359ns (65.639%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.623    -0.917    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.439 r  xvga1/vcount_reg[3]/Q
                         net (fo=75, routed)          1.314     0.875    xvga1/Q[3]
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.323     1.198 r  xvga1/start_y_i_5/O
                         net (fo=5, routed)           0.741     1.939    xvga1/start_y_i_5_n_0
    SLICE_X68Y64         LUT5 (Prop_lut5_I3_O)        0.320     2.259 f  xvga1/start_y_i_9/O
                         net (fo=13, routed)          0.711     2.969    xvga1/start_y
    SLICE_X73Y62         LUT5 (Prop_lut5_I2_O)        0.326     3.295 r  xvga1/start_y_i_3/O
                         net (fo=1, routed)           0.896     4.191    dg1/A[1]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      3.841     8.032 r  dg1/start_y/P[6]
                         net (fo=51, routed)          2.789    10.821    xvga1/P[6]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.152    10.973 r  xvga1/rom_1_i_550/O
                         net (fo=35, routed)          1.020    11.993    xvga1/VGA_R[2]_35
    SLICE_X73Y65         LUT3 (Prop_lut3_I2_O)        0.352    12.345 r  xvga1/rom_1_i_623/O
                         net (fo=20, routed)          1.697    14.043    dg1/vcount_reg[6]
    SLICE_X74Y74         LUT6 (Prop_lut6_I4_O)        0.326    14.369 r  dg1/rom_1_i_368/O
                         net (fo=1, routed)           0.000    14.369    dg1/rom_1_i_368_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.749 r  dg1/rom_1_i_106/CO[3]
                         net (fo=13, routed)          1.542    16.290    dg1/VGA_R[2]_104[0]
    SLICE_X65Y67         LUT2 (Prop_lut2_I0_O)        0.124    16.414 r  dg1/rom_1_i_363/O
                         net (fo=1, routed)           0.000    16.414    dg1/rom_1_i_363_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.815 r  dg1/rom_1_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.815    dg1/rom_1_i_105_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.037 r  dg1/rom_1_i_22/O[0]
                         net (fo=1, routed)           0.429    17.466    dg1/address_arr[7]_1[7]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.299    17.765 r  dg1/rom_1_i_907/O
                         net (fo=1, routed)           0.460    18.225    dg1/rom_1_i_907_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.349 r  dg1/rom_1_i_561/O
                         net (fo=1, routed)           0.566    18.915    dg1/rom_1_i_561_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.039 r  dg1/rom_1_i_185/O
                         net (fo=1, routed)           1.245    20.284    dg1/rom_1_i_185_n_0
    SLICE_X72Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.408 r  dg1/rom_1_i_42/O
                         net (fo=1, routed)           0.756    21.164    dg1/rom_1_i_42_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.288 r  dg1/rom_1_i_5/O
                         net (fo=9, routed)           1.194    22.482    dg1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y31         RAMB18E1                                     r  dg1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.537    38.516    dg1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y31         RAMB18E1                                     r  dg1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.559    39.076    
                         clock uncertainty           -0.098    38.978    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    38.412    dg1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.412    
                         arrival time                         -22.482    
  -------------------------------------------------------------------
                         slack                                 15.930    

Slack (MET) :             16.246ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dg1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.093ns  (logic 8.040ns (34.815%)  route 15.053ns (65.185%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.623    -0.917    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.439 r  xvga1/vcount_reg[3]/Q
                         net (fo=75, routed)          1.314     0.875    xvga1/Q[3]
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.323     1.198 r  xvga1/start_y_i_5/O
                         net (fo=5, routed)           0.741     1.939    xvga1/start_y_i_5_n_0
    SLICE_X68Y64         LUT5 (Prop_lut5_I3_O)        0.320     2.259 f  xvga1/start_y_i_9/O
                         net (fo=13, routed)          0.711     2.969    xvga1/start_y
    SLICE_X73Y62         LUT5 (Prop_lut5_I2_O)        0.326     3.295 r  xvga1/start_y_i_3/O
                         net (fo=1, routed)           0.896     4.191    dg1/A[1]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      3.841     8.032 r  dg1/start_y/P[6]
                         net (fo=51, routed)          2.789    10.821    xvga1/P[6]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.152    10.973 r  xvga1/rom_1_i_550/O
                         net (fo=35, routed)          1.020    11.993    xvga1/VGA_R[2]_35
    SLICE_X73Y65         LUT3 (Prop_lut3_I2_O)        0.352    12.345 r  xvga1/rom_1_i_623/O
                         net (fo=20, routed)          1.697    14.043    dg1/vcount_reg[6]
    SLICE_X74Y74         LUT6 (Prop_lut6_I4_O)        0.326    14.369 r  dg1/rom_1_i_368/O
                         net (fo=1, routed)           0.000    14.369    dg1/rom_1_i_368_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.749 r  dg1/rom_1_i_106/CO[3]
                         net (fo=13, routed)          1.542    16.290    dg1/VGA_R[2]_104[0]
    SLICE_X65Y67         LUT2 (Prop_lut2_I0_O)        0.124    16.414 r  dg1/rom_1_i_363/O
                         net (fo=1, routed)           0.000    16.414    dg1/rom_1_i_363_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.815 r  dg1/rom_1_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.815    dg1/rom_1_i_105_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.037 r  dg1/rom_1_i_22/O[0]
                         net (fo=1, routed)           0.429    17.466    dg1/address_arr[7]_1[7]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.299    17.765 r  dg1/rom_1_i_907/O
                         net (fo=1, routed)           0.460    18.225    dg1/rom_1_i_907_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.349 r  dg1/rom_1_i_561/O
                         net (fo=1, routed)           0.566    18.915    dg1/rom_1_i_561_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.039 r  dg1/rom_1_i_185/O
                         net (fo=1, routed)           1.245    20.284    dg1/rom_1_i_185_n_0
    SLICE_X72Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.408 r  dg1/rom_1_i_42/O
                         net (fo=1, routed)           0.756    21.164    dg1/rom_1_i_42_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.288 r  dg1/rom_1_i_5/O
                         net (fo=9, routed)           0.889    22.177    dg1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y28         RAMB18E1                                     r  dg1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.531    38.510    dg1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y28         RAMB18E1                                     r  dg1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.576    39.087    
                         clock uncertainty           -0.098    38.989    
    RAMB18_X1Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    38.423    dg1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.423    
                         arrival time                         -22.177    
  -------------------------------------------------------------------
                         slack                                 16.246    

Slack (MET) :             16.246ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dg1/rom_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.093ns  (logic 8.040ns (34.815%)  route 15.053ns (65.185%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.623    -0.917    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.439 r  xvga1/vcount_reg[3]/Q
                         net (fo=75, routed)          1.314     0.875    xvga1/Q[3]
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.323     1.198 r  xvga1/start_y_i_5/O
                         net (fo=5, routed)           0.741     1.939    xvga1/start_y_i_5_n_0
    SLICE_X68Y64         LUT5 (Prop_lut5_I3_O)        0.320     2.259 f  xvga1/start_y_i_9/O
                         net (fo=13, routed)          0.711     2.969    xvga1/start_y
    SLICE_X73Y62         LUT5 (Prop_lut5_I2_O)        0.326     3.295 r  xvga1/start_y_i_3/O
                         net (fo=1, routed)           0.896     4.191    dg1/A[1]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      3.841     8.032 r  dg1/start_y/P[6]
                         net (fo=51, routed)          2.789    10.821    xvga1/P[6]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.152    10.973 r  xvga1/rom_1_i_550/O
                         net (fo=35, routed)          1.020    11.993    xvga1/VGA_R[2]_35
    SLICE_X73Y65         LUT3 (Prop_lut3_I2_O)        0.352    12.345 r  xvga1/rom_1_i_623/O
                         net (fo=20, routed)          1.697    14.043    dg1/vcount_reg[6]
    SLICE_X74Y74         LUT6 (Prop_lut6_I4_O)        0.326    14.369 r  dg1/rom_1_i_368/O
                         net (fo=1, routed)           0.000    14.369    dg1/rom_1_i_368_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.749 r  dg1/rom_1_i_106/CO[3]
                         net (fo=13, routed)          1.542    16.290    dg1/VGA_R[2]_104[0]
    SLICE_X65Y67         LUT2 (Prop_lut2_I0_O)        0.124    16.414 r  dg1/rom_1_i_363/O
                         net (fo=1, routed)           0.000    16.414    dg1/rom_1_i_363_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.815 r  dg1/rom_1_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.815    dg1/rom_1_i_105_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.037 r  dg1/rom_1_i_22/O[0]
                         net (fo=1, routed)           0.429    17.466    dg1/address_arr[7]_1[7]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.299    17.765 r  dg1/rom_1_i_907/O
                         net (fo=1, routed)           0.460    18.225    dg1/rom_1_i_907_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.349 r  dg1/rom_1_i_561/O
                         net (fo=1, routed)           0.566    18.915    dg1/rom_1_i_561_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.039 r  dg1/rom_1_i_185/O
                         net (fo=1, routed)           1.245    20.284    dg1/rom_1_i_185_n_0
    SLICE_X72Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.408 r  dg1/rom_1_i_42/O
                         net (fo=1, routed)           0.756    21.164    dg1/rom_1_i_42_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.288 r  dg1/rom_1_i_5/O
                         net (fo=9, routed)           0.889    22.177    dg1/rom_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y29         RAMB18E1                                     r  dg1/rom_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.531    38.510    dg1/rom_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y29         RAMB18E1                                     r  dg1/rom_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.576    39.087    
                         clock uncertainty           -0.098    38.989    
    RAMB18_X1Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    38.423    dg1/rom_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.423    
                         arrival time                         -22.177    
  -------------------------------------------------------------------
                         slack                                 16.246    

Slack (MET) :             16.261ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dg1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.949ns  (logic 6.936ns (30.223%)  route 16.013ns (69.777%))
  Logic Levels:           13  (CARRY4=1 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 38.600 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.623    -0.917    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.439 r  xvga1/vcount_reg[3]/Q
                         net (fo=75, routed)          1.314     0.875    xvga1/Q[3]
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.323     1.198 r  xvga1/start_y_i_5/O
                         net (fo=5, routed)           0.741     1.939    xvga1/start_y_i_5_n_0
    SLICE_X68Y64         LUT5 (Prop_lut5_I3_O)        0.320     2.259 f  xvga1/start_y_i_9/O
                         net (fo=13, routed)          0.711     2.969    xvga1/start_y
    SLICE_X73Y62         LUT5 (Prop_lut5_I2_O)        0.326     3.295 r  xvga1/start_y_i_3/O
                         net (fo=1, routed)           0.896     4.191    dg1/A[1]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      3.841     8.032 r  dg1/start_y/P[6]
                         net (fo=51, routed)          2.789    10.821    xvga1/P[6]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.152    10.973 r  xvga1/rom_1_i_550/O
                         net (fo=35, routed)          1.739    12.713    dg1/vcount_reg[5]_0
    SLICE_X76Y74         LUT4 (Prop_lut4_I0_O)        0.326    13.039 r  dg1/rom_1_i_919/O
                         net (fo=1, routed)           0.855    13.894    dg1/rom_1_i_919_n_0
    SLICE_X77Y74         LUT6 (Prop_lut6_I0_O)        0.124    14.018 r  dg1/rom_1_i_609/O
                         net (fo=1, routed)           0.000    14.018    dg1/rom_1_i_609_n_0
    SLICE_X77Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.416 r  dg1/rom_1_i_201/CO[3]
                         net (fo=9, routed)           1.622    16.038    dg1/DI[1]
    SLICE_X76Y72         LUT6 (Prop_lut6_I1_O)        0.124    16.162 f  dg1/rom_1_i_48/O
                         net (fo=2, routed)           0.739    16.902    dg1/rom_1_i_48_n_0
    SLICE_X72Y73         LUT2 (Prop_lut2_I0_O)        0.124    17.026 f  dg1/rom_1_i_52/O
                         net (fo=2, routed)           1.177    18.202    dg1/rom_1_i_52_n_0
    SLICE_X76Y68         LUT6 (Prop_lut6_I0_O)        0.124    18.326 f  dg1/rom_1_i_57/O
                         net (fo=2, routed)           0.459    18.785    dg1/rom_1_i_57_n_0
    SLICE_X77Y66         LUT6 (Prop_lut6_I0_O)        0.124    18.909 f  dg1/rom_1_i_60/O
                         net (fo=3, routed)           1.230    20.139    xvga1/start_y_64
    SLICE_X67Y64         LUT2 (Prop_lut2_I1_O)        0.152    20.291 r  xvga1/rom_1_i_10/O
                         net (fo=9, routed)           1.741    22.033    dg1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X2Y30         RAMB18E1                                     r  dg1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.621    38.600    dg1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y30         RAMB18E1                                     r  dg1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.559    39.160    
                         clock uncertainty           -0.098    39.062    
    RAMB18_X2Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.768    38.294    dg1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.294    
                         arrival time                         -22.033    
  -------------------------------------------------------------------
                         slack                                 16.261    

Slack (MET) :             16.331ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.003ns  (logic 8.095ns (35.191%)  route 14.908ns (64.809%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.521 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.623    -0.917    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.439 r  xvga1/vcount_reg[3]/Q
                         net (fo=75, routed)          1.314     0.875    xvga1/Q[3]
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.323     1.198 r  xvga1/start_y_i_5/O
                         net (fo=5, routed)           0.741     1.939    xvga1/start_y_i_5_n_0
    SLICE_X68Y64         LUT5 (Prop_lut5_I3_O)        0.320     2.259 f  xvga1/start_y_i_9/O
                         net (fo=13, routed)          0.711     2.969    xvga1/start_y
    SLICE_X73Y62         LUT5 (Prop_lut5_I2_O)        0.326     3.295 r  xvga1/start_y_i_3/O
                         net (fo=1, routed)           0.896     4.191    dg1/A[1]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      3.841     8.032 r  dg1/start_y/P[6]
                         net (fo=51, routed)          2.789    10.821    xvga1/P[6]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.152    10.973 r  xvga1/rom_1_i_550/O
                         net (fo=35, routed)          1.412    12.386    dg1/vcount_reg[5]_0
    SLICE_X78Y64         LUT6 (Prop_lut6_I5_O)        0.326    12.712 r  dg1/rom_1_i_548/O
                         net (fo=12, routed)          1.489    14.201    dg1/rom_1_i_548_n_0
    SLICE_X72Y74         LUT5 (Prop_lut5_I0_O)        0.124    14.325 r  dg1/rom_1_i_890/O
                         net (fo=1, routed)           0.000    14.325    dg1/rom_1_i_890_n_0
    SLICE_X72Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.723 r  dg1/rom_1_i_495/CO[3]
                         net (fo=10, routed)          1.142    15.865    dg1/VGA_R[2]_103[0]
    SLICE_X72Y67         LUT2 (Prop_lut2_I0_O)        0.124    15.989 r  dg1/rom_1_i_498/O
                         net (fo=1, routed)           0.000    15.989    xvga1/start_y_85[0]
    SLICE_X72Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.539 r  xvga1/rom_1_i_147/CO[3]
                         net (fo=1, routed)           0.000    16.539    dg1/start_y_27[0]
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.873 r  dg1/rom_1_i_475/O[1]
                         net (fo=1, routed)           0.786    17.658    dg1/address_arr[12]_4[10]
    SLICE_X73Y65         LUT4 (Prop_lut4_I0_O)        0.303    17.961 r  dg1/rom_1_i_788/O
                         net (fo=1, routed)           0.776    18.737    dg1/rom_1_i_788_n_0
    SLICE_X75Y70         LUT5 (Prop_lut5_I4_O)        0.124    18.861 r  dg1/rom_1_i_337/O
                         net (fo=1, routed)           0.879    19.740    dg1/rom_1_i_337_n_0
    SLICE_X71Y73         LUT6 (Prop_lut6_I5_O)        0.124    19.864 r  dg1/rom_1_i_91/O
                         net (fo=1, routed)           0.460    20.324    dg1/rom_1_i_91_n_0
    SLICE_X68Y73         LUT6 (Prop_lut6_I5_O)        0.124    20.448 r  dg1/rom_1_i_19/O
                         net (fo=1, routed)           0.585    21.033    dg1/rom_1_i_19_n_0
    SLICE_X68Y72         LUT6 (Prop_lut6_I0_O)        0.124    21.157 r  dg1/rom_1_i_2/O
                         net (fo=9, routed)           0.929    22.086    dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB18_X1Y33         RAMB18E1                                     r  dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.542    38.521    dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y33         RAMB18E1                                     r  dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.559    39.081    
                         clock uncertainty           -0.098    38.983    
    RAMB18_X1Y33         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    38.417    dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.417    
                         arrival time                         -22.086    
  -------------------------------------------------------------------
                         slack                                 16.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xvga1/vcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.189ns (60.247%)  route 0.125ns (39.753%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.562    -0.602    xvga1/clk_out1
    SLICE_X63Y67         FDRE                                         r  xvga1/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  xvga1/vcount_reg[1]/Q
                         net (fo=61, routed)          0.125    -0.337    xvga1/Q[1]
    SLICE_X62Y67         LUT4 (Prop_lut4_I2_O)        0.048    -0.289 r  xvga1/vcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    xvga1/vcount[3]_i_1_n_0
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.831    -0.842    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
                         clock pessimism              0.253    -0.589    
    SLICE_X62Y67         FDRE (Hold_fdre_C_D)         0.131    -0.458    xvga1/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xvga1/vcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.863%)  route 0.125ns (40.137%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.562    -0.602    xvga1/clk_out1
    SLICE_X63Y67         FDRE                                         r  xvga1/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  xvga1/vcount_reg[1]/Q
                         net (fo=61, routed)          0.125    -0.337    xvga1/Q[1]
    SLICE_X62Y67         LUT3 (Prop_lut3_I1_O)        0.045    -0.292 r  xvga1/vcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    xvga1/p_0_in[2]
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.831    -0.842    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[2]/C
                         clock pessimism              0.253    -0.589    
    SLICE_X62Y67         FDRE (Hold_fdre_C_D)         0.120    -0.469    xvga1/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syn2/sync_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.879%)  route 0.210ns (56.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.555    -0.609    xvga1/clk_out1
    SLICE_X62Y75         FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  xvga1/vsync_reg/Q
                         net (fo=2, routed)           0.210    -0.236    syn2/vsync
    SLICE_X60Y75         SRL16E                                       r  syn2/sync_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.821    -0.852    syn2/clk_out1
    SLICE_X60Y75         SRL16E                                       r  syn2/sync_reg[1]_srl2/CLK
                         clock pessimism              0.275    -0.577    
    SLICE_X60Y75         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.462    syn2/sync_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/strobe_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.189ns (53.538%)  route 0.164ns (46.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.602    -0.562    display/clk_out1
    SLICE_X0Y88          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  display/counter_reg[12]/Q
                         net (fo=17, routed)          0.164    -0.257    display/counter_reg[12]
    SLICE_X1Y87          LUT3 (Prop_lut3_I1_O)        0.048    -0.209 r  display/strobe[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    display/strobe[5]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  display/strobe_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.873    -0.800    display/clk_out1
    SLICE_X1Y87          FDRE                                         r  display/strobe_reg[5]/C
                         clock pessimism              0.252    -0.548    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.107    -0.441    display/strobe_reg[5]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xvga1/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.247%)  route 0.150ns (41.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.562    -0.602    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  xvga1/vcount_reg[2]/Q
                         net (fo=60, routed)          0.150    -0.288    xvga1/Q[2]
    SLICE_X62Y67         LUT6 (Prop_lut6_I1_O)        0.045    -0.243 r  xvga1/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    xvga1/p_0_in[5]
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.831    -0.842    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[5]/C
                         clock pessimism              0.240    -0.602    
    SLICE_X62Y67         FDRE (Hold_fdre_C_D)         0.121    -0.481    xvga1/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xvga1/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.060%)  route 0.146ns (43.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.564    -0.600    xvga1/clk_out1
    SLICE_X64Y65         FDRE                                         r  xvga1/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  xvga1/vcount_reg[9]/Q
                         net (fo=9, routed)           0.146    -0.313    xvga1/vcount[9]
    SLICE_X64Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.268 r  xvga1/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.268    xvga1/p_0_in[9]
    SLICE_X64Y65         FDRE                                         r  xvga1/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.834    -0.839    xvga1/clk_out1
    SLICE_X64Y65         FDRE                                         r  xvga1/vcount_reg[9]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X64Y65         FDRE (Hold_fdre_C_D)         0.092    -0.508    xvga1/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/strobe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.140%)  route 0.164ns (46.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.602    -0.562    display/clk_out1
    SLICE_X0Y88          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  display/counter_reg[12]/Q
                         net (fo=17, routed)          0.164    -0.257    display/counter_reg[12]
    SLICE_X1Y87          LUT3 (Prop_lut3_I2_O)        0.045    -0.212 r  display/strobe[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    display/strobe[2]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  display/strobe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.873    -0.800    display/clk_out1
    SLICE_X1Y87          FDRE                                         r  display/strobe_reg[2]/C
                         clock pessimism              0.252    -0.548    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.091    -0.457    display/strobe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xvga1/hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.227ns (57.402%)  route 0.168ns (42.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.564    -0.600    xvga1/clk_out1
    SLICE_X63Y64         FDRE                                         r  xvga1/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  xvga1/hcount_reg[5]/Q
                         net (fo=13, routed)          0.168    -0.304    xvga1/hcount[5]
    SLICE_X62Y65         LUT6 (Prop_lut6_I1_O)        0.099    -0.205 r  xvga1/hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.205    xvga1/hsync_i_1_n_0
    SLICE_X62Y65         FDRE                                         r  xvga1/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.833    -0.840    xvga1/clk_out1
    SLICE_X62Y65         FDRE                                         r  xvga1/hsync_reg/C
                         clock pessimism              0.254    -0.586    
    SLICE_X62Y65         FDRE (Hold_fdre_C_D)         0.121    -0.465    xvga1/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xvga1/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.555    -0.609    xvga1/clk_out1
    SLICE_X62Y75         FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  xvga1/vsync_reg/Q
                         net (fo=2, routed)           0.175    -0.270    xvga1/vsync
    SLICE_X62Y75         LUT6 (Prop_lut6_I0_O)        0.045    -0.225 r  xvga1/vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.225    xvga1/vsync_i_1_n_0
    SLICE_X62Y75         FDRE                                         r  xvga1/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.823    -0.850    xvga1/clk_out1
    SLICE_X62Y75         FDRE                                         r  xvga1/vsync_reg/C
                         clock pessimism              0.241    -0.609    
    SLICE_X62Y75         FDRE (Hold_fdre_C_D)         0.120    -0.489    xvga1/vsync_reg
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 display/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.600    -0.564    display/clk_out1
    SLICE_X0Y86          FDRE                                         r  display/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  display/counter_reg[6]/Q
                         net (fo=1, routed)           0.121    -0.302    display/counter_reg_n_0_[6]
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.191 r  display/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.191    display/counter_reg[4]_i_1_n_5
    SLICE_X0Y86          FDRE                                         r  display/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.872    -0.801    display/clk_out1
    SLICE_X0Y86          FDRE                                         r  display/counter_reg[6]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.105    -0.459    display/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y28     dg1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y28     dg1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y26     dg1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y26     dg1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y27     dg1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y27     dg1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y30     dg1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y30     dg1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y33     dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y33     dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X60Y75     syn1/sync_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X60Y75     syn2/sync_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X60Y75     syn1/sync_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X60Y75     syn2/sync_reg[1]_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y93      display/strobe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y75     syn1/out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y75     syn2/out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y65     xvga1/hblank_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y64     xvga1/hcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y63     xvga1/hcount_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X60Y75     syn1/sync_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X60Y75     syn2/sync_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X60Y75     syn1/sync_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X60Y75     syn2/sync_reg[1]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y85      display/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y87      display/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y87      display/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y88      display/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y88      display/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y85      display/counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.865ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.865ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.472ns  (logic 8.040ns (34.254%)  route 15.432ns (65.746%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.521 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.623    -0.917    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.439 r  xvga1/vcount_reg[3]/Q
                         net (fo=75, routed)          1.314     0.875    xvga1/Q[3]
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.323     1.198 r  xvga1/start_y_i_5/O
                         net (fo=5, routed)           0.741     1.939    xvga1/start_y_i_5_n_0
    SLICE_X68Y64         LUT5 (Prop_lut5_I3_O)        0.320     2.259 f  xvga1/start_y_i_9/O
                         net (fo=13, routed)          0.711     2.969    xvga1/start_y
    SLICE_X73Y62         LUT5 (Prop_lut5_I2_O)        0.326     3.295 r  xvga1/start_y_i_3/O
                         net (fo=1, routed)           0.896     4.191    dg1/A[1]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      3.841     8.032 r  dg1/start_y/P[6]
                         net (fo=51, routed)          2.789    10.821    xvga1/P[6]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.152    10.973 r  xvga1/rom_1_i_550/O
                         net (fo=35, routed)          1.020    11.993    xvga1/VGA_R[2]_35
    SLICE_X73Y65         LUT3 (Prop_lut3_I2_O)        0.352    12.345 r  xvga1/rom_1_i_623/O
                         net (fo=20, routed)          1.697    14.043    dg1/vcount_reg[6]
    SLICE_X74Y74         LUT6 (Prop_lut6_I4_O)        0.326    14.369 r  dg1/rom_1_i_368/O
                         net (fo=1, routed)           0.000    14.369    dg1/rom_1_i_368_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.749 r  dg1/rom_1_i_106/CO[3]
                         net (fo=13, routed)          1.542    16.290    dg1/VGA_R[2]_104[0]
    SLICE_X65Y67         LUT2 (Prop_lut2_I0_O)        0.124    16.414 r  dg1/rom_1_i_363/O
                         net (fo=1, routed)           0.000    16.414    dg1/rom_1_i_363_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.815 r  dg1/rom_1_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.815    dg1/rom_1_i_105_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.037 r  dg1/rom_1_i_22/O[0]
                         net (fo=1, routed)           0.429    17.466    dg1/address_arr[7]_1[7]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.299    17.765 r  dg1/rom_1_i_907/O
                         net (fo=1, routed)           0.460    18.225    dg1/rom_1_i_907_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.349 r  dg1/rom_1_i_561/O
                         net (fo=1, routed)           0.566    18.915    dg1/rom_1_i_561_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.039 r  dg1/rom_1_i_185/O
                         net (fo=1, routed)           1.245    20.284    dg1/rom_1_i_185_n_0
    SLICE_X72Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.408 r  dg1/rom_1_i_42/O
                         net (fo=1, routed)           0.756    21.164    dg1/rom_1_i_42_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.288 r  dg1/rom_1_i_5/O
                         net (fo=9, routed)           1.267    22.555    dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y33         RAMB18E1                                     r  dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.542    38.521    dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y33         RAMB18E1                                     r  dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.559    39.081    
                         clock uncertainty           -0.094    38.986    
    RAMB18_X1Y33         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    38.420    dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.420    
                         arrival time                         -22.555    
  -------------------------------------------------------------------
                         slack                                 15.865    

Slack (MET) :             15.865ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dg1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.472ns  (logic 8.040ns (34.254%)  route 15.432ns (65.746%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.521 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.623    -0.917    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.439 r  xvga1/vcount_reg[3]/Q
                         net (fo=75, routed)          1.314     0.875    xvga1/Q[3]
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.323     1.198 r  xvga1/start_y_i_5/O
                         net (fo=5, routed)           0.741     1.939    xvga1/start_y_i_5_n_0
    SLICE_X68Y64         LUT5 (Prop_lut5_I3_O)        0.320     2.259 f  xvga1/start_y_i_9/O
                         net (fo=13, routed)          0.711     2.969    xvga1/start_y
    SLICE_X73Y62         LUT5 (Prop_lut5_I2_O)        0.326     3.295 r  xvga1/start_y_i_3/O
                         net (fo=1, routed)           0.896     4.191    dg1/A[1]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      3.841     8.032 r  dg1/start_y/P[6]
                         net (fo=51, routed)          2.789    10.821    xvga1/P[6]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.152    10.973 r  xvga1/rom_1_i_550/O
                         net (fo=35, routed)          1.020    11.993    xvga1/VGA_R[2]_35
    SLICE_X73Y65         LUT3 (Prop_lut3_I2_O)        0.352    12.345 r  xvga1/rom_1_i_623/O
                         net (fo=20, routed)          1.697    14.043    dg1/vcount_reg[6]
    SLICE_X74Y74         LUT6 (Prop_lut6_I4_O)        0.326    14.369 r  dg1/rom_1_i_368/O
                         net (fo=1, routed)           0.000    14.369    dg1/rom_1_i_368_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.749 r  dg1/rom_1_i_106/CO[3]
                         net (fo=13, routed)          1.542    16.290    dg1/VGA_R[2]_104[0]
    SLICE_X65Y67         LUT2 (Prop_lut2_I0_O)        0.124    16.414 r  dg1/rom_1_i_363/O
                         net (fo=1, routed)           0.000    16.414    dg1/rom_1_i_363_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.815 r  dg1/rom_1_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.815    dg1/rom_1_i_105_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.037 r  dg1/rom_1_i_22/O[0]
                         net (fo=1, routed)           0.429    17.466    dg1/address_arr[7]_1[7]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.299    17.765 r  dg1/rom_1_i_907/O
                         net (fo=1, routed)           0.460    18.225    dg1/rom_1_i_907_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.349 r  dg1/rom_1_i_561/O
                         net (fo=1, routed)           0.566    18.915    dg1/rom_1_i_561_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.039 r  dg1/rom_1_i_185/O
                         net (fo=1, routed)           1.245    20.284    dg1/rom_1_i_185_n_0
    SLICE_X72Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.408 r  dg1/rom_1_i_42/O
                         net (fo=1, routed)           0.756    21.164    dg1/rom_1_i_42_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.288 r  dg1/rom_1_i_5/O
                         net (fo=9, routed)           1.267    22.555    dg1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y32         RAMB18E1                                     r  dg1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.542    38.521    dg1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y32         RAMB18E1                                     r  dg1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.559    39.081    
                         clock uncertainty           -0.094    38.986    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    38.420    dg1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.420    
                         arrival time                         -22.555    
  -------------------------------------------------------------------
                         slack                                 15.865    

Slack (MET) :             15.918ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dg1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.431ns  (logic 8.040ns (34.313%)  route 15.391ns (65.687%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.623    -0.917    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.439 r  xvga1/vcount_reg[3]/Q
                         net (fo=75, routed)          1.314     0.875    xvga1/Q[3]
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.323     1.198 r  xvga1/start_y_i_5/O
                         net (fo=5, routed)           0.741     1.939    xvga1/start_y_i_5_n_0
    SLICE_X68Y64         LUT5 (Prop_lut5_I3_O)        0.320     2.259 f  xvga1/start_y_i_9/O
                         net (fo=13, routed)          0.711     2.969    xvga1/start_y
    SLICE_X73Y62         LUT5 (Prop_lut5_I2_O)        0.326     3.295 r  xvga1/start_y_i_3/O
                         net (fo=1, routed)           0.896     4.191    dg1/A[1]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      3.841     8.032 r  dg1/start_y/P[6]
                         net (fo=51, routed)          2.789    10.821    xvga1/P[6]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.152    10.973 r  xvga1/rom_1_i_550/O
                         net (fo=35, routed)          1.020    11.993    xvga1/VGA_R[2]_35
    SLICE_X73Y65         LUT3 (Prop_lut3_I2_O)        0.352    12.345 r  xvga1/rom_1_i_623/O
                         net (fo=20, routed)          1.697    14.043    dg1/vcount_reg[6]
    SLICE_X74Y74         LUT6 (Prop_lut6_I4_O)        0.326    14.369 r  dg1/rom_1_i_368/O
                         net (fo=1, routed)           0.000    14.369    dg1/rom_1_i_368_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.749 r  dg1/rom_1_i_106/CO[3]
                         net (fo=13, routed)          1.542    16.290    dg1/VGA_R[2]_104[0]
    SLICE_X65Y67         LUT2 (Prop_lut2_I0_O)        0.124    16.414 r  dg1/rom_1_i_363/O
                         net (fo=1, routed)           0.000    16.414    dg1/rom_1_i_363_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.815 r  dg1/rom_1_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.815    dg1/rom_1_i_105_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.037 r  dg1/rom_1_i_22/O[0]
                         net (fo=1, routed)           0.429    17.466    dg1/address_arr[7]_1[7]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.299    17.765 r  dg1/rom_1_i_907/O
                         net (fo=1, routed)           0.460    18.225    dg1/rom_1_i_907_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.349 r  dg1/rom_1_i_561/O
                         net (fo=1, routed)           0.566    18.915    dg1/rom_1_i_561_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.039 r  dg1/rom_1_i_185/O
                         net (fo=1, routed)           1.245    20.284    dg1/rom_1_i_185_n_0
    SLICE_X72Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.408 r  dg1/rom_1_i_42/O
                         net (fo=1, routed)           0.756    21.164    dg1/rom_1_i_42_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.288 r  dg1/rom_1_i_5/O
                         net (fo=9, routed)           1.227    22.515    dg1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y26         RAMB18E1                                     r  dg1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.537    38.516    dg1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y26         RAMB18E1                                     r  dg1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.576    39.093    
                         clock uncertainty           -0.094    38.998    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    38.432    dg1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.432    
                         arrival time                         -22.515    
  -------------------------------------------------------------------
                         slack                                 15.918    

Slack (MET) :             15.918ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dg1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.431ns  (logic 8.040ns (34.313%)  route 15.391ns (65.687%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.623    -0.917    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.439 r  xvga1/vcount_reg[3]/Q
                         net (fo=75, routed)          1.314     0.875    xvga1/Q[3]
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.323     1.198 r  xvga1/start_y_i_5/O
                         net (fo=5, routed)           0.741     1.939    xvga1/start_y_i_5_n_0
    SLICE_X68Y64         LUT5 (Prop_lut5_I3_O)        0.320     2.259 f  xvga1/start_y_i_9/O
                         net (fo=13, routed)          0.711     2.969    xvga1/start_y
    SLICE_X73Y62         LUT5 (Prop_lut5_I2_O)        0.326     3.295 r  xvga1/start_y_i_3/O
                         net (fo=1, routed)           0.896     4.191    dg1/A[1]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      3.841     8.032 r  dg1/start_y/P[6]
                         net (fo=51, routed)          2.789    10.821    xvga1/P[6]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.152    10.973 r  xvga1/rom_1_i_550/O
                         net (fo=35, routed)          1.020    11.993    xvga1/VGA_R[2]_35
    SLICE_X73Y65         LUT3 (Prop_lut3_I2_O)        0.352    12.345 r  xvga1/rom_1_i_623/O
                         net (fo=20, routed)          1.697    14.043    dg1/vcount_reg[6]
    SLICE_X74Y74         LUT6 (Prop_lut6_I4_O)        0.326    14.369 r  dg1/rom_1_i_368/O
                         net (fo=1, routed)           0.000    14.369    dg1/rom_1_i_368_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.749 r  dg1/rom_1_i_106/CO[3]
                         net (fo=13, routed)          1.542    16.290    dg1/VGA_R[2]_104[0]
    SLICE_X65Y67         LUT2 (Prop_lut2_I0_O)        0.124    16.414 r  dg1/rom_1_i_363/O
                         net (fo=1, routed)           0.000    16.414    dg1/rom_1_i_363_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.815 r  dg1/rom_1_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.815    dg1/rom_1_i_105_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.037 r  dg1/rom_1_i_22/O[0]
                         net (fo=1, routed)           0.429    17.466    dg1/address_arr[7]_1[7]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.299    17.765 r  dg1/rom_1_i_907/O
                         net (fo=1, routed)           0.460    18.225    dg1/rom_1_i_907_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.349 r  dg1/rom_1_i_561/O
                         net (fo=1, routed)           0.566    18.915    dg1/rom_1_i_561_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.039 r  dg1/rom_1_i_185/O
                         net (fo=1, routed)           1.245    20.284    dg1/rom_1_i_185_n_0
    SLICE_X72Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.408 r  dg1/rom_1_i_42/O
                         net (fo=1, routed)           0.756    21.164    dg1/rom_1_i_42_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.288 r  dg1/rom_1_i_5/O
                         net (fo=9, routed)           1.227    22.515    dg1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y27         RAMB18E1                                     r  dg1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.537    38.516    dg1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y27         RAMB18E1                                     r  dg1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.576    39.093    
                         clock uncertainty           -0.094    38.998    
    RAMB18_X1Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    38.432    dg1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.432    
                         arrival time                         -22.515    
  -------------------------------------------------------------------
                         slack                                 15.918    

Slack (MET) :             15.933ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dg1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.399ns  (logic 8.040ns (34.361%)  route 15.359ns (65.639%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.623    -0.917    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.439 r  xvga1/vcount_reg[3]/Q
                         net (fo=75, routed)          1.314     0.875    xvga1/Q[3]
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.323     1.198 r  xvga1/start_y_i_5/O
                         net (fo=5, routed)           0.741     1.939    xvga1/start_y_i_5_n_0
    SLICE_X68Y64         LUT5 (Prop_lut5_I3_O)        0.320     2.259 f  xvga1/start_y_i_9/O
                         net (fo=13, routed)          0.711     2.969    xvga1/start_y
    SLICE_X73Y62         LUT5 (Prop_lut5_I2_O)        0.326     3.295 r  xvga1/start_y_i_3/O
                         net (fo=1, routed)           0.896     4.191    dg1/A[1]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      3.841     8.032 r  dg1/start_y/P[6]
                         net (fo=51, routed)          2.789    10.821    xvga1/P[6]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.152    10.973 r  xvga1/rom_1_i_550/O
                         net (fo=35, routed)          1.020    11.993    xvga1/VGA_R[2]_35
    SLICE_X73Y65         LUT3 (Prop_lut3_I2_O)        0.352    12.345 r  xvga1/rom_1_i_623/O
                         net (fo=20, routed)          1.697    14.043    dg1/vcount_reg[6]
    SLICE_X74Y74         LUT6 (Prop_lut6_I4_O)        0.326    14.369 r  dg1/rom_1_i_368/O
                         net (fo=1, routed)           0.000    14.369    dg1/rom_1_i_368_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.749 r  dg1/rom_1_i_106/CO[3]
                         net (fo=13, routed)          1.542    16.290    dg1/VGA_R[2]_104[0]
    SLICE_X65Y67         LUT2 (Prop_lut2_I0_O)        0.124    16.414 r  dg1/rom_1_i_363/O
                         net (fo=1, routed)           0.000    16.414    dg1/rom_1_i_363_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.815 r  dg1/rom_1_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.815    dg1/rom_1_i_105_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.037 r  dg1/rom_1_i_22/O[0]
                         net (fo=1, routed)           0.429    17.466    dg1/address_arr[7]_1[7]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.299    17.765 r  dg1/rom_1_i_907/O
                         net (fo=1, routed)           0.460    18.225    dg1/rom_1_i_907_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.349 r  dg1/rom_1_i_561/O
                         net (fo=1, routed)           0.566    18.915    dg1/rom_1_i_561_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.039 r  dg1/rom_1_i_185/O
                         net (fo=1, routed)           1.245    20.284    dg1/rom_1_i_185_n_0
    SLICE_X72Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.408 r  dg1/rom_1_i_42/O
                         net (fo=1, routed)           0.756    21.164    dg1/rom_1_i_42_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.288 r  dg1/rom_1_i_5/O
                         net (fo=9, routed)           1.194    22.482    dg1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y30         RAMB18E1                                     r  dg1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.537    38.516    dg1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y30         RAMB18E1                                     r  dg1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.559    39.076    
                         clock uncertainty           -0.094    38.981    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    38.415    dg1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.415    
                         arrival time                         -22.482    
  -------------------------------------------------------------------
                         slack                                 15.933    

Slack (MET) :             15.933ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dg1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.399ns  (logic 8.040ns (34.361%)  route 15.359ns (65.639%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.623    -0.917    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.439 r  xvga1/vcount_reg[3]/Q
                         net (fo=75, routed)          1.314     0.875    xvga1/Q[3]
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.323     1.198 r  xvga1/start_y_i_5/O
                         net (fo=5, routed)           0.741     1.939    xvga1/start_y_i_5_n_0
    SLICE_X68Y64         LUT5 (Prop_lut5_I3_O)        0.320     2.259 f  xvga1/start_y_i_9/O
                         net (fo=13, routed)          0.711     2.969    xvga1/start_y
    SLICE_X73Y62         LUT5 (Prop_lut5_I2_O)        0.326     3.295 r  xvga1/start_y_i_3/O
                         net (fo=1, routed)           0.896     4.191    dg1/A[1]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      3.841     8.032 r  dg1/start_y/P[6]
                         net (fo=51, routed)          2.789    10.821    xvga1/P[6]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.152    10.973 r  xvga1/rom_1_i_550/O
                         net (fo=35, routed)          1.020    11.993    xvga1/VGA_R[2]_35
    SLICE_X73Y65         LUT3 (Prop_lut3_I2_O)        0.352    12.345 r  xvga1/rom_1_i_623/O
                         net (fo=20, routed)          1.697    14.043    dg1/vcount_reg[6]
    SLICE_X74Y74         LUT6 (Prop_lut6_I4_O)        0.326    14.369 r  dg1/rom_1_i_368/O
                         net (fo=1, routed)           0.000    14.369    dg1/rom_1_i_368_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.749 r  dg1/rom_1_i_106/CO[3]
                         net (fo=13, routed)          1.542    16.290    dg1/VGA_R[2]_104[0]
    SLICE_X65Y67         LUT2 (Prop_lut2_I0_O)        0.124    16.414 r  dg1/rom_1_i_363/O
                         net (fo=1, routed)           0.000    16.414    dg1/rom_1_i_363_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.815 r  dg1/rom_1_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.815    dg1/rom_1_i_105_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.037 r  dg1/rom_1_i_22/O[0]
                         net (fo=1, routed)           0.429    17.466    dg1/address_arr[7]_1[7]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.299    17.765 r  dg1/rom_1_i_907/O
                         net (fo=1, routed)           0.460    18.225    dg1/rom_1_i_907_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.349 r  dg1/rom_1_i_561/O
                         net (fo=1, routed)           0.566    18.915    dg1/rom_1_i_561_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.039 r  dg1/rom_1_i_185/O
                         net (fo=1, routed)           1.245    20.284    dg1/rom_1_i_185_n_0
    SLICE_X72Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.408 r  dg1/rom_1_i_42/O
                         net (fo=1, routed)           0.756    21.164    dg1/rom_1_i_42_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.288 r  dg1/rom_1_i_5/O
                         net (fo=9, routed)           1.194    22.482    dg1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y31         RAMB18E1                                     r  dg1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.537    38.516    dg1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y31         RAMB18E1                                     r  dg1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.559    39.076    
                         clock uncertainty           -0.094    38.981    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    38.415    dg1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.415    
                         arrival time                         -22.482    
  -------------------------------------------------------------------
                         slack                                 15.933    

Slack (MET) :             16.250ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dg1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.093ns  (logic 8.040ns (34.815%)  route 15.053ns (65.185%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.623    -0.917    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.439 r  xvga1/vcount_reg[3]/Q
                         net (fo=75, routed)          1.314     0.875    xvga1/Q[3]
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.323     1.198 r  xvga1/start_y_i_5/O
                         net (fo=5, routed)           0.741     1.939    xvga1/start_y_i_5_n_0
    SLICE_X68Y64         LUT5 (Prop_lut5_I3_O)        0.320     2.259 f  xvga1/start_y_i_9/O
                         net (fo=13, routed)          0.711     2.969    xvga1/start_y
    SLICE_X73Y62         LUT5 (Prop_lut5_I2_O)        0.326     3.295 r  xvga1/start_y_i_3/O
                         net (fo=1, routed)           0.896     4.191    dg1/A[1]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      3.841     8.032 r  dg1/start_y/P[6]
                         net (fo=51, routed)          2.789    10.821    xvga1/P[6]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.152    10.973 r  xvga1/rom_1_i_550/O
                         net (fo=35, routed)          1.020    11.993    xvga1/VGA_R[2]_35
    SLICE_X73Y65         LUT3 (Prop_lut3_I2_O)        0.352    12.345 r  xvga1/rom_1_i_623/O
                         net (fo=20, routed)          1.697    14.043    dg1/vcount_reg[6]
    SLICE_X74Y74         LUT6 (Prop_lut6_I4_O)        0.326    14.369 r  dg1/rom_1_i_368/O
                         net (fo=1, routed)           0.000    14.369    dg1/rom_1_i_368_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.749 r  dg1/rom_1_i_106/CO[3]
                         net (fo=13, routed)          1.542    16.290    dg1/VGA_R[2]_104[0]
    SLICE_X65Y67         LUT2 (Prop_lut2_I0_O)        0.124    16.414 r  dg1/rom_1_i_363/O
                         net (fo=1, routed)           0.000    16.414    dg1/rom_1_i_363_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.815 r  dg1/rom_1_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.815    dg1/rom_1_i_105_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.037 r  dg1/rom_1_i_22/O[0]
                         net (fo=1, routed)           0.429    17.466    dg1/address_arr[7]_1[7]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.299    17.765 r  dg1/rom_1_i_907/O
                         net (fo=1, routed)           0.460    18.225    dg1/rom_1_i_907_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.349 r  dg1/rom_1_i_561/O
                         net (fo=1, routed)           0.566    18.915    dg1/rom_1_i_561_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.039 r  dg1/rom_1_i_185/O
                         net (fo=1, routed)           1.245    20.284    dg1/rom_1_i_185_n_0
    SLICE_X72Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.408 r  dg1/rom_1_i_42/O
                         net (fo=1, routed)           0.756    21.164    dg1/rom_1_i_42_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.288 r  dg1/rom_1_i_5/O
                         net (fo=9, routed)           0.889    22.177    dg1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y28         RAMB18E1                                     r  dg1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.531    38.510    dg1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y28         RAMB18E1                                     r  dg1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.576    39.087    
                         clock uncertainty           -0.094    38.992    
    RAMB18_X1Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    38.426    dg1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.426    
                         arrival time                         -22.177    
  -------------------------------------------------------------------
                         slack                                 16.250    

Slack (MET) :             16.250ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dg1/rom_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.093ns  (logic 8.040ns (34.815%)  route 15.053ns (65.185%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.623    -0.917    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.439 r  xvga1/vcount_reg[3]/Q
                         net (fo=75, routed)          1.314     0.875    xvga1/Q[3]
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.323     1.198 r  xvga1/start_y_i_5/O
                         net (fo=5, routed)           0.741     1.939    xvga1/start_y_i_5_n_0
    SLICE_X68Y64         LUT5 (Prop_lut5_I3_O)        0.320     2.259 f  xvga1/start_y_i_9/O
                         net (fo=13, routed)          0.711     2.969    xvga1/start_y
    SLICE_X73Y62         LUT5 (Prop_lut5_I2_O)        0.326     3.295 r  xvga1/start_y_i_3/O
                         net (fo=1, routed)           0.896     4.191    dg1/A[1]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      3.841     8.032 r  dg1/start_y/P[6]
                         net (fo=51, routed)          2.789    10.821    xvga1/P[6]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.152    10.973 r  xvga1/rom_1_i_550/O
                         net (fo=35, routed)          1.020    11.993    xvga1/VGA_R[2]_35
    SLICE_X73Y65         LUT3 (Prop_lut3_I2_O)        0.352    12.345 r  xvga1/rom_1_i_623/O
                         net (fo=20, routed)          1.697    14.043    dg1/vcount_reg[6]
    SLICE_X74Y74         LUT6 (Prop_lut6_I4_O)        0.326    14.369 r  dg1/rom_1_i_368/O
                         net (fo=1, routed)           0.000    14.369    dg1/rom_1_i_368_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.749 r  dg1/rom_1_i_106/CO[3]
                         net (fo=13, routed)          1.542    16.290    dg1/VGA_R[2]_104[0]
    SLICE_X65Y67         LUT2 (Prop_lut2_I0_O)        0.124    16.414 r  dg1/rom_1_i_363/O
                         net (fo=1, routed)           0.000    16.414    dg1/rom_1_i_363_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.815 r  dg1/rom_1_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.815    dg1/rom_1_i_105_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.037 r  dg1/rom_1_i_22/O[0]
                         net (fo=1, routed)           0.429    17.466    dg1/address_arr[7]_1[7]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.299    17.765 r  dg1/rom_1_i_907/O
                         net (fo=1, routed)           0.460    18.225    dg1/rom_1_i_907_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.349 r  dg1/rom_1_i_561/O
                         net (fo=1, routed)           0.566    18.915    dg1/rom_1_i_561_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.039 r  dg1/rom_1_i_185/O
                         net (fo=1, routed)           1.245    20.284    dg1/rom_1_i_185_n_0
    SLICE_X72Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.408 r  dg1/rom_1_i_42/O
                         net (fo=1, routed)           0.756    21.164    dg1/rom_1_i_42_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.288 r  dg1/rom_1_i_5/O
                         net (fo=9, routed)           0.889    22.177    dg1/rom_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y29         RAMB18E1                                     r  dg1/rom_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.531    38.510    dg1/rom_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y29         RAMB18E1                                     r  dg1/rom_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.576    39.087    
                         clock uncertainty           -0.094    38.992    
    RAMB18_X1Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    38.426    dg1/rom_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.426    
                         arrival time                         -22.177    
  -------------------------------------------------------------------
                         slack                                 16.250    

Slack (MET) :             16.265ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dg1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.949ns  (logic 6.936ns (30.223%)  route 16.013ns (69.777%))
  Logic Levels:           13  (CARRY4=1 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 38.600 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.623    -0.917    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.439 r  xvga1/vcount_reg[3]/Q
                         net (fo=75, routed)          1.314     0.875    xvga1/Q[3]
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.323     1.198 r  xvga1/start_y_i_5/O
                         net (fo=5, routed)           0.741     1.939    xvga1/start_y_i_5_n_0
    SLICE_X68Y64         LUT5 (Prop_lut5_I3_O)        0.320     2.259 f  xvga1/start_y_i_9/O
                         net (fo=13, routed)          0.711     2.969    xvga1/start_y
    SLICE_X73Y62         LUT5 (Prop_lut5_I2_O)        0.326     3.295 r  xvga1/start_y_i_3/O
                         net (fo=1, routed)           0.896     4.191    dg1/A[1]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      3.841     8.032 r  dg1/start_y/P[6]
                         net (fo=51, routed)          2.789    10.821    xvga1/P[6]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.152    10.973 r  xvga1/rom_1_i_550/O
                         net (fo=35, routed)          1.739    12.713    dg1/vcount_reg[5]_0
    SLICE_X76Y74         LUT4 (Prop_lut4_I0_O)        0.326    13.039 r  dg1/rom_1_i_919/O
                         net (fo=1, routed)           0.855    13.894    dg1/rom_1_i_919_n_0
    SLICE_X77Y74         LUT6 (Prop_lut6_I0_O)        0.124    14.018 r  dg1/rom_1_i_609/O
                         net (fo=1, routed)           0.000    14.018    dg1/rom_1_i_609_n_0
    SLICE_X77Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.416 r  dg1/rom_1_i_201/CO[3]
                         net (fo=9, routed)           1.622    16.038    dg1/DI[1]
    SLICE_X76Y72         LUT6 (Prop_lut6_I1_O)        0.124    16.162 f  dg1/rom_1_i_48/O
                         net (fo=2, routed)           0.739    16.902    dg1/rom_1_i_48_n_0
    SLICE_X72Y73         LUT2 (Prop_lut2_I0_O)        0.124    17.026 f  dg1/rom_1_i_52/O
                         net (fo=2, routed)           1.177    18.202    dg1/rom_1_i_52_n_0
    SLICE_X76Y68         LUT6 (Prop_lut6_I0_O)        0.124    18.326 f  dg1/rom_1_i_57/O
                         net (fo=2, routed)           0.459    18.785    dg1/rom_1_i_57_n_0
    SLICE_X77Y66         LUT6 (Prop_lut6_I0_O)        0.124    18.909 f  dg1/rom_1_i_60/O
                         net (fo=3, routed)           1.230    20.139    xvga1/start_y_64
    SLICE_X67Y64         LUT2 (Prop_lut2_I1_O)        0.152    20.291 r  xvga1/rom_1_i_10/O
                         net (fo=9, routed)           1.741    22.033    dg1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X2Y30         RAMB18E1                                     r  dg1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.621    38.600    dg1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y30         RAMB18E1                                     r  dg1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.559    39.160    
                         clock uncertainty           -0.094    39.065    
    RAMB18_X2Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.768    38.297    dg1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.297    
                         arrival time                         -22.033    
  -------------------------------------------------------------------
                         slack                                 16.265    

Slack (MET) :             16.334ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.003ns  (logic 8.095ns (35.191%)  route 14.908ns (64.809%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.521 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.623    -0.917    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.439 r  xvga1/vcount_reg[3]/Q
                         net (fo=75, routed)          1.314     0.875    xvga1/Q[3]
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.323     1.198 r  xvga1/start_y_i_5/O
                         net (fo=5, routed)           0.741     1.939    xvga1/start_y_i_5_n_0
    SLICE_X68Y64         LUT5 (Prop_lut5_I3_O)        0.320     2.259 f  xvga1/start_y_i_9/O
                         net (fo=13, routed)          0.711     2.969    xvga1/start_y
    SLICE_X73Y62         LUT5 (Prop_lut5_I2_O)        0.326     3.295 r  xvga1/start_y_i_3/O
                         net (fo=1, routed)           0.896     4.191    dg1/A[1]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      3.841     8.032 r  dg1/start_y/P[6]
                         net (fo=51, routed)          2.789    10.821    xvga1/P[6]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.152    10.973 r  xvga1/rom_1_i_550/O
                         net (fo=35, routed)          1.412    12.386    dg1/vcount_reg[5]_0
    SLICE_X78Y64         LUT6 (Prop_lut6_I5_O)        0.326    12.712 r  dg1/rom_1_i_548/O
                         net (fo=12, routed)          1.489    14.201    dg1/rom_1_i_548_n_0
    SLICE_X72Y74         LUT5 (Prop_lut5_I0_O)        0.124    14.325 r  dg1/rom_1_i_890/O
                         net (fo=1, routed)           0.000    14.325    dg1/rom_1_i_890_n_0
    SLICE_X72Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.723 r  dg1/rom_1_i_495/CO[3]
                         net (fo=10, routed)          1.142    15.865    dg1/VGA_R[2]_103[0]
    SLICE_X72Y67         LUT2 (Prop_lut2_I0_O)        0.124    15.989 r  dg1/rom_1_i_498/O
                         net (fo=1, routed)           0.000    15.989    xvga1/start_y_85[0]
    SLICE_X72Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.539 r  xvga1/rom_1_i_147/CO[3]
                         net (fo=1, routed)           0.000    16.539    dg1/start_y_27[0]
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.873 r  dg1/rom_1_i_475/O[1]
                         net (fo=1, routed)           0.786    17.658    dg1/address_arr[12]_4[10]
    SLICE_X73Y65         LUT4 (Prop_lut4_I0_O)        0.303    17.961 r  dg1/rom_1_i_788/O
                         net (fo=1, routed)           0.776    18.737    dg1/rom_1_i_788_n_0
    SLICE_X75Y70         LUT5 (Prop_lut5_I4_O)        0.124    18.861 r  dg1/rom_1_i_337/O
                         net (fo=1, routed)           0.879    19.740    dg1/rom_1_i_337_n_0
    SLICE_X71Y73         LUT6 (Prop_lut6_I5_O)        0.124    19.864 r  dg1/rom_1_i_91/O
                         net (fo=1, routed)           0.460    20.324    dg1/rom_1_i_91_n_0
    SLICE_X68Y73         LUT6 (Prop_lut6_I5_O)        0.124    20.448 r  dg1/rom_1_i_19/O
                         net (fo=1, routed)           0.585    21.033    dg1/rom_1_i_19_n_0
    SLICE_X68Y72         LUT6 (Prop_lut6_I0_O)        0.124    21.157 r  dg1/rom_1_i_2/O
                         net (fo=9, routed)           0.929    22.086    dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB18_X1Y33         RAMB18E1                                     r  dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.542    38.521    dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y33         RAMB18E1                                     r  dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.559    39.081    
                         clock uncertainty           -0.094    38.986    
    RAMB18_X1Y33         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    38.420    dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.420    
                         arrival time                         -22.086    
  -------------------------------------------------------------------
                         slack                                 16.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xvga1/vcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.189ns (60.247%)  route 0.125ns (39.753%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.562    -0.602    xvga1/clk_out1
    SLICE_X63Y67         FDRE                                         r  xvga1/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  xvga1/vcount_reg[1]/Q
                         net (fo=61, routed)          0.125    -0.337    xvga1/Q[1]
    SLICE_X62Y67         LUT4 (Prop_lut4_I2_O)        0.048    -0.289 r  xvga1/vcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    xvga1/vcount[3]_i_1_n_0
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.831    -0.842    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
                         clock pessimism              0.253    -0.589    
    SLICE_X62Y67         FDRE (Hold_fdre_C_D)         0.131    -0.458    xvga1/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xvga1/vcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.863%)  route 0.125ns (40.137%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.562    -0.602    xvga1/clk_out1
    SLICE_X63Y67         FDRE                                         r  xvga1/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  xvga1/vcount_reg[1]/Q
                         net (fo=61, routed)          0.125    -0.337    xvga1/Q[1]
    SLICE_X62Y67         LUT3 (Prop_lut3_I1_O)        0.045    -0.292 r  xvga1/vcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    xvga1/p_0_in[2]
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.831    -0.842    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[2]/C
                         clock pessimism              0.253    -0.589    
    SLICE_X62Y67         FDRE (Hold_fdre_C_D)         0.120    -0.469    xvga1/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syn2/sync_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.879%)  route 0.210ns (56.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.555    -0.609    xvga1/clk_out1
    SLICE_X62Y75         FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  xvga1/vsync_reg/Q
                         net (fo=2, routed)           0.210    -0.236    syn2/vsync
    SLICE_X60Y75         SRL16E                                       r  syn2/sync_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.821    -0.852    syn2/clk_out1
    SLICE_X60Y75         SRL16E                                       r  syn2/sync_reg[1]_srl2/CLK
                         clock pessimism              0.275    -0.577    
    SLICE_X60Y75         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.462    syn2/sync_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/strobe_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.189ns (53.538%)  route 0.164ns (46.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.602    -0.562    display/clk_out1
    SLICE_X0Y88          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  display/counter_reg[12]/Q
                         net (fo=17, routed)          0.164    -0.257    display/counter_reg[12]
    SLICE_X1Y87          LUT3 (Prop_lut3_I1_O)        0.048    -0.209 r  display/strobe[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    display/strobe[5]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  display/strobe_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.873    -0.800    display/clk_out1
    SLICE_X1Y87          FDRE                                         r  display/strobe_reg[5]/C
                         clock pessimism              0.252    -0.548    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.107    -0.441    display/strobe_reg[5]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xvga1/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.247%)  route 0.150ns (41.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.562    -0.602    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  xvga1/vcount_reg[2]/Q
                         net (fo=60, routed)          0.150    -0.288    xvga1/Q[2]
    SLICE_X62Y67         LUT6 (Prop_lut6_I1_O)        0.045    -0.243 r  xvga1/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    xvga1/p_0_in[5]
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.831    -0.842    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[5]/C
                         clock pessimism              0.240    -0.602    
    SLICE_X62Y67         FDRE (Hold_fdre_C_D)         0.121    -0.481    xvga1/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xvga1/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.060%)  route 0.146ns (43.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.564    -0.600    xvga1/clk_out1
    SLICE_X64Y65         FDRE                                         r  xvga1/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  xvga1/vcount_reg[9]/Q
                         net (fo=9, routed)           0.146    -0.313    xvga1/vcount[9]
    SLICE_X64Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.268 r  xvga1/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.268    xvga1/p_0_in[9]
    SLICE_X64Y65         FDRE                                         r  xvga1/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.834    -0.839    xvga1/clk_out1
    SLICE_X64Y65         FDRE                                         r  xvga1/vcount_reg[9]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X64Y65         FDRE (Hold_fdre_C_D)         0.092    -0.508    xvga1/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/strobe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.140%)  route 0.164ns (46.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.602    -0.562    display/clk_out1
    SLICE_X0Y88          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  display/counter_reg[12]/Q
                         net (fo=17, routed)          0.164    -0.257    display/counter_reg[12]
    SLICE_X1Y87          LUT3 (Prop_lut3_I2_O)        0.045    -0.212 r  display/strobe[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    display/strobe[2]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  display/strobe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.873    -0.800    display/clk_out1
    SLICE_X1Y87          FDRE                                         r  display/strobe_reg[2]/C
                         clock pessimism              0.252    -0.548    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.091    -0.457    display/strobe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xvga1/hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.227ns (57.402%)  route 0.168ns (42.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.564    -0.600    xvga1/clk_out1
    SLICE_X63Y64         FDRE                                         r  xvga1/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  xvga1/hcount_reg[5]/Q
                         net (fo=13, routed)          0.168    -0.304    xvga1/hcount[5]
    SLICE_X62Y65         LUT6 (Prop_lut6_I1_O)        0.099    -0.205 r  xvga1/hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.205    xvga1/hsync_i_1_n_0
    SLICE_X62Y65         FDRE                                         r  xvga1/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.833    -0.840    xvga1/clk_out1
    SLICE_X62Y65         FDRE                                         r  xvga1/hsync_reg/C
                         clock pessimism              0.254    -0.586    
    SLICE_X62Y65         FDRE (Hold_fdre_C_D)         0.121    -0.465    xvga1/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xvga1/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.555    -0.609    xvga1/clk_out1
    SLICE_X62Y75         FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  xvga1/vsync_reg/Q
                         net (fo=2, routed)           0.175    -0.270    xvga1/vsync
    SLICE_X62Y75         LUT6 (Prop_lut6_I0_O)        0.045    -0.225 r  xvga1/vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.225    xvga1/vsync_i_1_n_0
    SLICE_X62Y75         FDRE                                         r  xvga1/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.823    -0.850    xvga1/clk_out1
    SLICE_X62Y75         FDRE                                         r  xvga1/vsync_reg/C
                         clock pessimism              0.241    -0.609    
    SLICE_X62Y75         FDRE (Hold_fdre_C_D)         0.120    -0.489    xvga1/vsync_reg
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 display/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.600    -0.564    display/clk_out1
    SLICE_X0Y86          FDRE                                         r  display/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  display/counter_reg[6]/Q
                         net (fo=1, routed)           0.121    -0.302    display/counter_reg_n_0_[6]
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.191 r  display/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.191    display/counter_reg[4]_i_1_n_5
    SLICE_X0Y86          FDRE                                         r  display/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.872    -0.801    display/clk_out1
    SLICE_X0Y86          FDRE                                         r  display/counter_reg[6]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.105    -0.459    display/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y28     dg1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y28     dg1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y26     dg1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y26     dg1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y27     dg1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y27     dg1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y30     dg1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y30     dg1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y33     dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y33     dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X60Y75     syn1/sync_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X60Y75     syn2/sync_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X60Y75     syn1/sync_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X60Y75     syn2/sync_reg[1]_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y93      display/strobe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y75     syn1/out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y75     syn2/out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y65     xvga1/hblank_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y64     xvga1/hcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y63     xvga1/hcount_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X60Y75     syn1/sync_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X60Y75     syn2/sync_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X60Y75     syn1/sync_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X60Y75     syn2/sync_reg[1]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y85      display/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y87      display/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y87      display/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y88      display/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y88      display/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y85      display/counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.862ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.862ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.472ns  (logic 8.040ns (34.254%)  route 15.432ns (65.746%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.521 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.623    -0.917    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.439 r  xvga1/vcount_reg[3]/Q
                         net (fo=75, routed)          1.314     0.875    xvga1/Q[3]
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.323     1.198 r  xvga1/start_y_i_5/O
                         net (fo=5, routed)           0.741     1.939    xvga1/start_y_i_5_n_0
    SLICE_X68Y64         LUT5 (Prop_lut5_I3_O)        0.320     2.259 f  xvga1/start_y_i_9/O
                         net (fo=13, routed)          0.711     2.969    xvga1/start_y
    SLICE_X73Y62         LUT5 (Prop_lut5_I2_O)        0.326     3.295 r  xvga1/start_y_i_3/O
                         net (fo=1, routed)           0.896     4.191    dg1/A[1]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      3.841     8.032 r  dg1/start_y/P[6]
                         net (fo=51, routed)          2.789    10.821    xvga1/P[6]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.152    10.973 r  xvga1/rom_1_i_550/O
                         net (fo=35, routed)          1.020    11.993    xvga1/VGA_R[2]_35
    SLICE_X73Y65         LUT3 (Prop_lut3_I2_O)        0.352    12.345 r  xvga1/rom_1_i_623/O
                         net (fo=20, routed)          1.697    14.043    dg1/vcount_reg[6]
    SLICE_X74Y74         LUT6 (Prop_lut6_I4_O)        0.326    14.369 r  dg1/rom_1_i_368/O
                         net (fo=1, routed)           0.000    14.369    dg1/rom_1_i_368_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.749 r  dg1/rom_1_i_106/CO[3]
                         net (fo=13, routed)          1.542    16.290    dg1/VGA_R[2]_104[0]
    SLICE_X65Y67         LUT2 (Prop_lut2_I0_O)        0.124    16.414 r  dg1/rom_1_i_363/O
                         net (fo=1, routed)           0.000    16.414    dg1/rom_1_i_363_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.815 r  dg1/rom_1_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.815    dg1/rom_1_i_105_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.037 r  dg1/rom_1_i_22/O[0]
                         net (fo=1, routed)           0.429    17.466    dg1/address_arr[7]_1[7]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.299    17.765 r  dg1/rom_1_i_907/O
                         net (fo=1, routed)           0.460    18.225    dg1/rom_1_i_907_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.349 r  dg1/rom_1_i_561/O
                         net (fo=1, routed)           0.566    18.915    dg1/rom_1_i_561_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.039 r  dg1/rom_1_i_185/O
                         net (fo=1, routed)           1.245    20.284    dg1/rom_1_i_185_n_0
    SLICE_X72Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.408 r  dg1/rom_1_i_42/O
                         net (fo=1, routed)           0.756    21.164    dg1/rom_1_i_42_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.288 r  dg1/rom_1_i_5/O
                         net (fo=9, routed)           1.267    22.555    dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y33         RAMB18E1                                     r  dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.542    38.521    dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y33         RAMB18E1                                     r  dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.559    39.081    
                         clock uncertainty           -0.098    38.983    
    RAMB18_X1Y33         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    38.417    dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.417    
                         arrival time                         -22.555    
  -------------------------------------------------------------------
                         slack                                 15.862    

Slack (MET) :             15.862ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dg1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.472ns  (logic 8.040ns (34.254%)  route 15.432ns (65.746%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.521 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.623    -0.917    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.439 r  xvga1/vcount_reg[3]/Q
                         net (fo=75, routed)          1.314     0.875    xvga1/Q[3]
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.323     1.198 r  xvga1/start_y_i_5/O
                         net (fo=5, routed)           0.741     1.939    xvga1/start_y_i_5_n_0
    SLICE_X68Y64         LUT5 (Prop_lut5_I3_O)        0.320     2.259 f  xvga1/start_y_i_9/O
                         net (fo=13, routed)          0.711     2.969    xvga1/start_y
    SLICE_X73Y62         LUT5 (Prop_lut5_I2_O)        0.326     3.295 r  xvga1/start_y_i_3/O
                         net (fo=1, routed)           0.896     4.191    dg1/A[1]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      3.841     8.032 r  dg1/start_y/P[6]
                         net (fo=51, routed)          2.789    10.821    xvga1/P[6]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.152    10.973 r  xvga1/rom_1_i_550/O
                         net (fo=35, routed)          1.020    11.993    xvga1/VGA_R[2]_35
    SLICE_X73Y65         LUT3 (Prop_lut3_I2_O)        0.352    12.345 r  xvga1/rom_1_i_623/O
                         net (fo=20, routed)          1.697    14.043    dg1/vcount_reg[6]
    SLICE_X74Y74         LUT6 (Prop_lut6_I4_O)        0.326    14.369 r  dg1/rom_1_i_368/O
                         net (fo=1, routed)           0.000    14.369    dg1/rom_1_i_368_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.749 r  dg1/rom_1_i_106/CO[3]
                         net (fo=13, routed)          1.542    16.290    dg1/VGA_R[2]_104[0]
    SLICE_X65Y67         LUT2 (Prop_lut2_I0_O)        0.124    16.414 r  dg1/rom_1_i_363/O
                         net (fo=1, routed)           0.000    16.414    dg1/rom_1_i_363_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.815 r  dg1/rom_1_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.815    dg1/rom_1_i_105_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.037 r  dg1/rom_1_i_22/O[0]
                         net (fo=1, routed)           0.429    17.466    dg1/address_arr[7]_1[7]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.299    17.765 r  dg1/rom_1_i_907/O
                         net (fo=1, routed)           0.460    18.225    dg1/rom_1_i_907_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.349 r  dg1/rom_1_i_561/O
                         net (fo=1, routed)           0.566    18.915    dg1/rom_1_i_561_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.039 r  dg1/rom_1_i_185/O
                         net (fo=1, routed)           1.245    20.284    dg1/rom_1_i_185_n_0
    SLICE_X72Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.408 r  dg1/rom_1_i_42/O
                         net (fo=1, routed)           0.756    21.164    dg1/rom_1_i_42_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.288 r  dg1/rom_1_i_5/O
                         net (fo=9, routed)           1.267    22.555    dg1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y32         RAMB18E1                                     r  dg1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.542    38.521    dg1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y32         RAMB18E1                                     r  dg1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.559    39.081    
                         clock uncertainty           -0.098    38.983    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    38.417    dg1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.417    
                         arrival time                         -22.555    
  -------------------------------------------------------------------
                         slack                                 15.862    

Slack (MET) :             15.914ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dg1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.431ns  (logic 8.040ns (34.313%)  route 15.391ns (65.687%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.623    -0.917    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.439 r  xvga1/vcount_reg[3]/Q
                         net (fo=75, routed)          1.314     0.875    xvga1/Q[3]
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.323     1.198 r  xvga1/start_y_i_5/O
                         net (fo=5, routed)           0.741     1.939    xvga1/start_y_i_5_n_0
    SLICE_X68Y64         LUT5 (Prop_lut5_I3_O)        0.320     2.259 f  xvga1/start_y_i_9/O
                         net (fo=13, routed)          0.711     2.969    xvga1/start_y
    SLICE_X73Y62         LUT5 (Prop_lut5_I2_O)        0.326     3.295 r  xvga1/start_y_i_3/O
                         net (fo=1, routed)           0.896     4.191    dg1/A[1]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      3.841     8.032 r  dg1/start_y/P[6]
                         net (fo=51, routed)          2.789    10.821    xvga1/P[6]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.152    10.973 r  xvga1/rom_1_i_550/O
                         net (fo=35, routed)          1.020    11.993    xvga1/VGA_R[2]_35
    SLICE_X73Y65         LUT3 (Prop_lut3_I2_O)        0.352    12.345 r  xvga1/rom_1_i_623/O
                         net (fo=20, routed)          1.697    14.043    dg1/vcount_reg[6]
    SLICE_X74Y74         LUT6 (Prop_lut6_I4_O)        0.326    14.369 r  dg1/rom_1_i_368/O
                         net (fo=1, routed)           0.000    14.369    dg1/rom_1_i_368_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.749 r  dg1/rom_1_i_106/CO[3]
                         net (fo=13, routed)          1.542    16.290    dg1/VGA_R[2]_104[0]
    SLICE_X65Y67         LUT2 (Prop_lut2_I0_O)        0.124    16.414 r  dg1/rom_1_i_363/O
                         net (fo=1, routed)           0.000    16.414    dg1/rom_1_i_363_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.815 r  dg1/rom_1_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.815    dg1/rom_1_i_105_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.037 r  dg1/rom_1_i_22/O[0]
                         net (fo=1, routed)           0.429    17.466    dg1/address_arr[7]_1[7]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.299    17.765 r  dg1/rom_1_i_907/O
                         net (fo=1, routed)           0.460    18.225    dg1/rom_1_i_907_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.349 r  dg1/rom_1_i_561/O
                         net (fo=1, routed)           0.566    18.915    dg1/rom_1_i_561_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.039 r  dg1/rom_1_i_185/O
                         net (fo=1, routed)           1.245    20.284    dg1/rom_1_i_185_n_0
    SLICE_X72Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.408 r  dg1/rom_1_i_42/O
                         net (fo=1, routed)           0.756    21.164    dg1/rom_1_i_42_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.288 r  dg1/rom_1_i_5/O
                         net (fo=9, routed)           1.227    22.515    dg1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y26         RAMB18E1                                     r  dg1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.537    38.516    dg1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y26         RAMB18E1                                     r  dg1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.576    39.093    
                         clock uncertainty           -0.098    38.995    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    38.429    dg1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                         -22.515    
  -------------------------------------------------------------------
                         slack                                 15.914    

Slack (MET) :             15.914ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dg1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.431ns  (logic 8.040ns (34.313%)  route 15.391ns (65.687%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.623    -0.917    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.439 r  xvga1/vcount_reg[3]/Q
                         net (fo=75, routed)          1.314     0.875    xvga1/Q[3]
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.323     1.198 r  xvga1/start_y_i_5/O
                         net (fo=5, routed)           0.741     1.939    xvga1/start_y_i_5_n_0
    SLICE_X68Y64         LUT5 (Prop_lut5_I3_O)        0.320     2.259 f  xvga1/start_y_i_9/O
                         net (fo=13, routed)          0.711     2.969    xvga1/start_y
    SLICE_X73Y62         LUT5 (Prop_lut5_I2_O)        0.326     3.295 r  xvga1/start_y_i_3/O
                         net (fo=1, routed)           0.896     4.191    dg1/A[1]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      3.841     8.032 r  dg1/start_y/P[6]
                         net (fo=51, routed)          2.789    10.821    xvga1/P[6]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.152    10.973 r  xvga1/rom_1_i_550/O
                         net (fo=35, routed)          1.020    11.993    xvga1/VGA_R[2]_35
    SLICE_X73Y65         LUT3 (Prop_lut3_I2_O)        0.352    12.345 r  xvga1/rom_1_i_623/O
                         net (fo=20, routed)          1.697    14.043    dg1/vcount_reg[6]
    SLICE_X74Y74         LUT6 (Prop_lut6_I4_O)        0.326    14.369 r  dg1/rom_1_i_368/O
                         net (fo=1, routed)           0.000    14.369    dg1/rom_1_i_368_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.749 r  dg1/rom_1_i_106/CO[3]
                         net (fo=13, routed)          1.542    16.290    dg1/VGA_R[2]_104[0]
    SLICE_X65Y67         LUT2 (Prop_lut2_I0_O)        0.124    16.414 r  dg1/rom_1_i_363/O
                         net (fo=1, routed)           0.000    16.414    dg1/rom_1_i_363_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.815 r  dg1/rom_1_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.815    dg1/rom_1_i_105_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.037 r  dg1/rom_1_i_22/O[0]
                         net (fo=1, routed)           0.429    17.466    dg1/address_arr[7]_1[7]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.299    17.765 r  dg1/rom_1_i_907/O
                         net (fo=1, routed)           0.460    18.225    dg1/rom_1_i_907_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.349 r  dg1/rom_1_i_561/O
                         net (fo=1, routed)           0.566    18.915    dg1/rom_1_i_561_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.039 r  dg1/rom_1_i_185/O
                         net (fo=1, routed)           1.245    20.284    dg1/rom_1_i_185_n_0
    SLICE_X72Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.408 r  dg1/rom_1_i_42/O
                         net (fo=1, routed)           0.756    21.164    dg1/rom_1_i_42_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.288 r  dg1/rom_1_i_5/O
                         net (fo=9, routed)           1.227    22.515    dg1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y27         RAMB18E1                                     r  dg1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.537    38.516    dg1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y27         RAMB18E1                                     r  dg1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.576    39.093    
                         clock uncertainty           -0.098    38.995    
    RAMB18_X1Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    38.429    dg1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                         -22.515    
  -------------------------------------------------------------------
                         slack                                 15.914    

Slack (MET) :             15.930ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dg1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.399ns  (logic 8.040ns (34.361%)  route 15.359ns (65.639%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.623    -0.917    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.439 r  xvga1/vcount_reg[3]/Q
                         net (fo=75, routed)          1.314     0.875    xvga1/Q[3]
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.323     1.198 r  xvga1/start_y_i_5/O
                         net (fo=5, routed)           0.741     1.939    xvga1/start_y_i_5_n_0
    SLICE_X68Y64         LUT5 (Prop_lut5_I3_O)        0.320     2.259 f  xvga1/start_y_i_9/O
                         net (fo=13, routed)          0.711     2.969    xvga1/start_y
    SLICE_X73Y62         LUT5 (Prop_lut5_I2_O)        0.326     3.295 r  xvga1/start_y_i_3/O
                         net (fo=1, routed)           0.896     4.191    dg1/A[1]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      3.841     8.032 r  dg1/start_y/P[6]
                         net (fo=51, routed)          2.789    10.821    xvga1/P[6]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.152    10.973 r  xvga1/rom_1_i_550/O
                         net (fo=35, routed)          1.020    11.993    xvga1/VGA_R[2]_35
    SLICE_X73Y65         LUT3 (Prop_lut3_I2_O)        0.352    12.345 r  xvga1/rom_1_i_623/O
                         net (fo=20, routed)          1.697    14.043    dg1/vcount_reg[6]
    SLICE_X74Y74         LUT6 (Prop_lut6_I4_O)        0.326    14.369 r  dg1/rom_1_i_368/O
                         net (fo=1, routed)           0.000    14.369    dg1/rom_1_i_368_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.749 r  dg1/rom_1_i_106/CO[3]
                         net (fo=13, routed)          1.542    16.290    dg1/VGA_R[2]_104[0]
    SLICE_X65Y67         LUT2 (Prop_lut2_I0_O)        0.124    16.414 r  dg1/rom_1_i_363/O
                         net (fo=1, routed)           0.000    16.414    dg1/rom_1_i_363_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.815 r  dg1/rom_1_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.815    dg1/rom_1_i_105_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.037 r  dg1/rom_1_i_22/O[0]
                         net (fo=1, routed)           0.429    17.466    dg1/address_arr[7]_1[7]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.299    17.765 r  dg1/rom_1_i_907/O
                         net (fo=1, routed)           0.460    18.225    dg1/rom_1_i_907_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.349 r  dg1/rom_1_i_561/O
                         net (fo=1, routed)           0.566    18.915    dg1/rom_1_i_561_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.039 r  dg1/rom_1_i_185/O
                         net (fo=1, routed)           1.245    20.284    dg1/rom_1_i_185_n_0
    SLICE_X72Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.408 r  dg1/rom_1_i_42/O
                         net (fo=1, routed)           0.756    21.164    dg1/rom_1_i_42_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.288 r  dg1/rom_1_i_5/O
                         net (fo=9, routed)           1.194    22.482    dg1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y30         RAMB18E1                                     r  dg1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.537    38.516    dg1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y30         RAMB18E1                                     r  dg1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.559    39.076    
                         clock uncertainty           -0.098    38.978    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    38.412    dg1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.412    
                         arrival time                         -22.482    
  -------------------------------------------------------------------
                         slack                                 15.930    

Slack (MET) :             15.930ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dg1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.399ns  (logic 8.040ns (34.361%)  route 15.359ns (65.639%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.623    -0.917    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.439 r  xvga1/vcount_reg[3]/Q
                         net (fo=75, routed)          1.314     0.875    xvga1/Q[3]
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.323     1.198 r  xvga1/start_y_i_5/O
                         net (fo=5, routed)           0.741     1.939    xvga1/start_y_i_5_n_0
    SLICE_X68Y64         LUT5 (Prop_lut5_I3_O)        0.320     2.259 f  xvga1/start_y_i_9/O
                         net (fo=13, routed)          0.711     2.969    xvga1/start_y
    SLICE_X73Y62         LUT5 (Prop_lut5_I2_O)        0.326     3.295 r  xvga1/start_y_i_3/O
                         net (fo=1, routed)           0.896     4.191    dg1/A[1]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      3.841     8.032 r  dg1/start_y/P[6]
                         net (fo=51, routed)          2.789    10.821    xvga1/P[6]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.152    10.973 r  xvga1/rom_1_i_550/O
                         net (fo=35, routed)          1.020    11.993    xvga1/VGA_R[2]_35
    SLICE_X73Y65         LUT3 (Prop_lut3_I2_O)        0.352    12.345 r  xvga1/rom_1_i_623/O
                         net (fo=20, routed)          1.697    14.043    dg1/vcount_reg[6]
    SLICE_X74Y74         LUT6 (Prop_lut6_I4_O)        0.326    14.369 r  dg1/rom_1_i_368/O
                         net (fo=1, routed)           0.000    14.369    dg1/rom_1_i_368_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.749 r  dg1/rom_1_i_106/CO[3]
                         net (fo=13, routed)          1.542    16.290    dg1/VGA_R[2]_104[0]
    SLICE_X65Y67         LUT2 (Prop_lut2_I0_O)        0.124    16.414 r  dg1/rom_1_i_363/O
                         net (fo=1, routed)           0.000    16.414    dg1/rom_1_i_363_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.815 r  dg1/rom_1_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.815    dg1/rom_1_i_105_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.037 r  dg1/rom_1_i_22/O[0]
                         net (fo=1, routed)           0.429    17.466    dg1/address_arr[7]_1[7]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.299    17.765 r  dg1/rom_1_i_907/O
                         net (fo=1, routed)           0.460    18.225    dg1/rom_1_i_907_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.349 r  dg1/rom_1_i_561/O
                         net (fo=1, routed)           0.566    18.915    dg1/rom_1_i_561_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.039 r  dg1/rom_1_i_185/O
                         net (fo=1, routed)           1.245    20.284    dg1/rom_1_i_185_n_0
    SLICE_X72Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.408 r  dg1/rom_1_i_42/O
                         net (fo=1, routed)           0.756    21.164    dg1/rom_1_i_42_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.288 r  dg1/rom_1_i_5/O
                         net (fo=9, routed)           1.194    22.482    dg1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y31         RAMB18E1                                     r  dg1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.537    38.516    dg1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y31         RAMB18E1                                     r  dg1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.559    39.076    
                         clock uncertainty           -0.098    38.978    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    38.412    dg1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.412    
                         arrival time                         -22.482    
  -------------------------------------------------------------------
                         slack                                 15.930    

Slack (MET) :             16.246ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dg1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.093ns  (logic 8.040ns (34.815%)  route 15.053ns (65.185%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.623    -0.917    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.439 r  xvga1/vcount_reg[3]/Q
                         net (fo=75, routed)          1.314     0.875    xvga1/Q[3]
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.323     1.198 r  xvga1/start_y_i_5/O
                         net (fo=5, routed)           0.741     1.939    xvga1/start_y_i_5_n_0
    SLICE_X68Y64         LUT5 (Prop_lut5_I3_O)        0.320     2.259 f  xvga1/start_y_i_9/O
                         net (fo=13, routed)          0.711     2.969    xvga1/start_y
    SLICE_X73Y62         LUT5 (Prop_lut5_I2_O)        0.326     3.295 r  xvga1/start_y_i_3/O
                         net (fo=1, routed)           0.896     4.191    dg1/A[1]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      3.841     8.032 r  dg1/start_y/P[6]
                         net (fo=51, routed)          2.789    10.821    xvga1/P[6]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.152    10.973 r  xvga1/rom_1_i_550/O
                         net (fo=35, routed)          1.020    11.993    xvga1/VGA_R[2]_35
    SLICE_X73Y65         LUT3 (Prop_lut3_I2_O)        0.352    12.345 r  xvga1/rom_1_i_623/O
                         net (fo=20, routed)          1.697    14.043    dg1/vcount_reg[6]
    SLICE_X74Y74         LUT6 (Prop_lut6_I4_O)        0.326    14.369 r  dg1/rom_1_i_368/O
                         net (fo=1, routed)           0.000    14.369    dg1/rom_1_i_368_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.749 r  dg1/rom_1_i_106/CO[3]
                         net (fo=13, routed)          1.542    16.290    dg1/VGA_R[2]_104[0]
    SLICE_X65Y67         LUT2 (Prop_lut2_I0_O)        0.124    16.414 r  dg1/rom_1_i_363/O
                         net (fo=1, routed)           0.000    16.414    dg1/rom_1_i_363_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.815 r  dg1/rom_1_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.815    dg1/rom_1_i_105_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.037 r  dg1/rom_1_i_22/O[0]
                         net (fo=1, routed)           0.429    17.466    dg1/address_arr[7]_1[7]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.299    17.765 r  dg1/rom_1_i_907/O
                         net (fo=1, routed)           0.460    18.225    dg1/rom_1_i_907_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.349 r  dg1/rom_1_i_561/O
                         net (fo=1, routed)           0.566    18.915    dg1/rom_1_i_561_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.039 r  dg1/rom_1_i_185/O
                         net (fo=1, routed)           1.245    20.284    dg1/rom_1_i_185_n_0
    SLICE_X72Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.408 r  dg1/rom_1_i_42/O
                         net (fo=1, routed)           0.756    21.164    dg1/rom_1_i_42_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.288 r  dg1/rom_1_i_5/O
                         net (fo=9, routed)           0.889    22.177    dg1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y28         RAMB18E1                                     r  dg1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.531    38.510    dg1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y28         RAMB18E1                                     r  dg1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.576    39.087    
                         clock uncertainty           -0.098    38.989    
    RAMB18_X1Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    38.423    dg1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.423    
                         arrival time                         -22.177    
  -------------------------------------------------------------------
                         slack                                 16.246    

Slack (MET) :             16.246ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dg1/rom_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.093ns  (logic 8.040ns (34.815%)  route 15.053ns (65.185%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.623    -0.917    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.439 r  xvga1/vcount_reg[3]/Q
                         net (fo=75, routed)          1.314     0.875    xvga1/Q[3]
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.323     1.198 r  xvga1/start_y_i_5/O
                         net (fo=5, routed)           0.741     1.939    xvga1/start_y_i_5_n_0
    SLICE_X68Y64         LUT5 (Prop_lut5_I3_O)        0.320     2.259 f  xvga1/start_y_i_9/O
                         net (fo=13, routed)          0.711     2.969    xvga1/start_y
    SLICE_X73Y62         LUT5 (Prop_lut5_I2_O)        0.326     3.295 r  xvga1/start_y_i_3/O
                         net (fo=1, routed)           0.896     4.191    dg1/A[1]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      3.841     8.032 r  dg1/start_y/P[6]
                         net (fo=51, routed)          2.789    10.821    xvga1/P[6]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.152    10.973 r  xvga1/rom_1_i_550/O
                         net (fo=35, routed)          1.020    11.993    xvga1/VGA_R[2]_35
    SLICE_X73Y65         LUT3 (Prop_lut3_I2_O)        0.352    12.345 r  xvga1/rom_1_i_623/O
                         net (fo=20, routed)          1.697    14.043    dg1/vcount_reg[6]
    SLICE_X74Y74         LUT6 (Prop_lut6_I4_O)        0.326    14.369 r  dg1/rom_1_i_368/O
                         net (fo=1, routed)           0.000    14.369    dg1/rom_1_i_368_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.749 r  dg1/rom_1_i_106/CO[3]
                         net (fo=13, routed)          1.542    16.290    dg1/VGA_R[2]_104[0]
    SLICE_X65Y67         LUT2 (Prop_lut2_I0_O)        0.124    16.414 r  dg1/rom_1_i_363/O
                         net (fo=1, routed)           0.000    16.414    dg1/rom_1_i_363_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.815 r  dg1/rom_1_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.815    dg1/rom_1_i_105_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.037 r  dg1/rom_1_i_22/O[0]
                         net (fo=1, routed)           0.429    17.466    dg1/address_arr[7]_1[7]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.299    17.765 r  dg1/rom_1_i_907/O
                         net (fo=1, routed)           0.460    18.225    dg1/rom_1_i_907_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.349 r  dg1/rom_1_i_561/O
                         net (fo=1, routed)           0.566    18.915    dg1/rom_1_i_561_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.039 r  dg1/rom_1_i_185/O
                         net (fo=1, routed)           1.245    20.284    dg1/rom_1_i_185_n_0
    SLICE_X72Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.408 r  dg1/rom_1_i_42/O
                         net (fo=1, routed)           0.756    21.164    dg1/rom_1_i_42_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.288 r  dg1/rom_1_i_5/O
                         net (fo=9, routed)           0.889    22.177    dg1/rom_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y29         RAMB18E1                                     r  dg1/rom_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.531    38.510    dg1/rom_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y29         RAMB18E1                                     r  dg1/rom_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.576    39.087    
                         clock uncertainty           -0.098    38.989    
    RAMB18_X1Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    38.423    dg1/rom_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.423    
                         arrival time                         -22.177    
  -------------------------------------------------------------------
                         slack                                 16.246    

Slack (MET) :             16.261ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dg1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.949ns  (logic 6.936ns (30.223%)  route 16.013ns (69.777%))
  Logic Levels:           13  (CARRY4=1 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 38.600 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.623    -0.917    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.439 r  xvga1/vcount_reg[3]/Q
                         net (fo=75, routed)          1.314     0.875    xvga1/Q[3]
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.323     1.198 r  xvga1/start_y_i_5/O
                         net (fo=5, routed)           0.741     1.939    xvga1/start_y_i_5_n_0
    SLICE_X68Y64         LUT5 (Prop_lut5_I3_O)        0.320     2.259 f  xvga1/start_y_i_9/O
                         net (fo=13, routed)          0.711     2.969    xvga1/start_y
    SLICE_X73Y62         LUT5 (Prop_lut5_I2_O)        0.326     3.295 r  xvga1/start_y_i_3/O
                         net (fo=1, routed)           0.896     4.191    dg1/A[1]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      3.841     8.032 r  dg1/start_y/P[6]
                         net (fo=51, routed)          2.789    10.821    xvga1/P[6]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.152    10.973 r  xvga1/rom_1_i_550/O
                         net (fo=35, routed)          1.739    12.713    dg1/vcount_reg[5]_0
    SLICE_X76Y74         LUT4 (Prop_lut4_I0_O)        0.326    13.039 r  dg1/rom_1_i_919/O
                         net (fo=1, routed)           0.855    13.894    dg1/rom_1_i_919_n_0
    SLICE_X77Y74         LUT6 (Prop_lut6_I0_O)        0.124    14.018 r  dg1/rom_1_i_609/O
                         net (fo=1, routed)           0.000    14.018    dg1/rom_1_i_609_n_0
    SLICE_X77Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.416 r  dg1/rom_1_i_201/CO[3]
                         net (fo=9, routed)           1.622    16.038    dg1/DI[1]
    SLICE_X76Y72         LUT6 (Prop_lut6_I1_O)        0.124    16.162 f  dg1/rom_1_i_48/O
                         net (fo=2, routed)           0.739    16.902    dg1/rom_1_i_48_n_0
    SLICE_X72Y73         LUT2 (Prop_lut2_I0_O)        0.124    17.026 f  dg1/rom_1_i_52/O
                         net (fo=2, routed)           1.177    18.202    dg1/rom_1_i_52_n_0
    SLICE_X76Y68         LUT6 (Prop_lut6_I0_O)        0.124    18.326 f  dg1/rom_1_i_57/O
                         net (fo=2, routed)           0.459    18.785    dg1/rom_1_i_57_n_0
    SLICE_X77Y66         LUT6 (Prop_lut6_I0_O)        0.124    18.909 f  dg1/rom_1_i_60/O
                         net (fo=3, routed)           1.230    20.139    xvga1/start_y_64
    SLICE_X67Y64         LUT2 (Prop_lut2_I1_O)        0.152    20.291 r  xvga1/rom_1_i_10/O
                         net (fo=9, routed)           1.741    22.033    dg1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X2Y30         RAMB18E1                                     r  dg1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.621    38.600    dg1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y30         RAMB18E1                                     r  dg1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.559    39.160    
                         clock uncertainty           -0.098    39.062    
    RAMB18_X2Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.768    38.294    dg1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.294    
                         arrival time                         -22.033    
  -------------------------------------------------------------------
                         slack                                 16.261    

Slack (MET) :             16.331ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.003ns  (logic 8.095ns (35.191%)  route 14.908ns (64.809%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.521 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.623    -0.917    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.439 r  xvga1/vcount_reg[3]/Q
                         net (fo=75, routed)          1.314     0.875    xvga1/Q[3]
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.323     1.198 r  xvga1/start_y_i_5/O
                         net (fo=5, routed)           0.741     1.939    xvga1/start_y_i_5_n_0
    SLICE_X68Y64         LUT5 (Prop_lut5_I3_O)        0.320     2.259 f  xvga1/start_y_i_9/O
                         net (fo=13, routed)          0.711     2.969    xvga1/start_y
    SLICE_X73Y62         LUT5 (Prop_lut5_I2_O)        0.326     3.295 r  xvga1/start_y_i_3/O
                         net (fo=1, routed)           0.896     4.191    dg1/A[1]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      3.841     8.032 r  dg1/start_y/P[6]
                         net (fo=51, routed)          2.789    10.821    xvga1/P[6]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.152    10.973 r  xvga1/rom_1_i_550/O
                         net (fo=35, routed)          1.412    12.386    dg1/vcount_reg[5]_0
    SLICE_X78Y64         LUT6 (Prop_lut6_I5_O)        0.326    12.712 r  dg1/rom_1_i_548/O
                         net (fo=12, routed)          1.489    14.201    dg1/rom_1_i_548_n_0
    SLICE_X72Y74         LUT5 (Prop_lut5_I0_O)        0.124    14.325 r  dg1/rom_1_i_890/O
                         net (fo=1, routed)           0.000    14.325    dg1/rom_1_i_890_n_0
    SLICE_X72Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.723 r  dg1/rom_1_i_495/CO[3]
                         net (fo=10, routed)          1.142    15.865    dg1/VGA_R[2]_103[0]
    SLICE_X72Y67         LUT2 (Prop_lut2_I0_O)        0.124    15.989 r  dg1/rom_1_i_498/O
                         net (fo=1, routed)           0.000    15.989    xvga1/start_y_85[0]
    SLICE_X72Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.539 r  xvga1/rom_1_i_147/CO[3]
                         net (fo=1, routed)           0.000    16.539    dg1/start_y_27[0]
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.873 r  dg1/rom_1_i_475/O[1]
                         net (fo=1, routed)           0.786    17.658    dg1/address_arr[12]_4[10]
    SLICE_X73Y65         LUT4 (Prop_lut4_I0_O)        0.303    17.961 r  dg1/rom_1_i_788/O
                         net (fo=1, routed)           0.776    18.737    dg1/rom_1_i_788_n_0
    SLICE_X75Y70         LUT5 (Prop_lut5_I4_O)        0.124    18.861 r  dg1/rom_1_i_337/O
                         net (fo=1, routed)           0.879    19.740    dg1/rom_1_i_337_n_0
    SLICE_X71Y73         LUT6 (Prop_lut6_I5_O)        0.124    19.864 r  dg1/rom_1_i_91/O
                         net (fo=1, routed)           0.460    20.324    dg1/rom_1_i_91_n_0
    SLICE_X68Y73         LUT6 (Prop_lut6_I5_O)        0.124    20.448 r  dg1/rom_1_i_19/O
                         net (fo=1, routed)           0.585    21.033    dg1/rom_1_i_19_n_0
    SLICE_X68Y72         LUT6 (Prop_lut6_I0_O)        0.124    21.157 r  dg1/rom_1_i_2/O
                         net (fo=9, routed)           0.929    22.086    dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB18_X1Y33         RAMB18E1                                     r  dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.542    38.521    dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y33         RAMB18E1                                     r  dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.559    39.081    
                         clock uncertainty           -0.098    38.983    
    RAMB18_X1Y33         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    38.417    dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.417    
                         arrival time                         -22.086    
  -------------------------------------------------------------------
                         slack                                 16.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xvga1/vcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.189ns (60.247%)  route 0.125ns (39.753%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.562    -0.602    xvga1/clk_out1
    SLICE_X63Y67         FDRE                                         r  xvga1/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  xvga1/vcount_reg[1]/Q
                         net (fo=61, routed)          0.125    -0.337    xvga1/Q[1]
    SLICE_X62Y67         LUT4 (Prop_lut4_I2_O)        0.048    -0.289 r  xvga1/vcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    xvga1/vcount[3]_i_1_n_0
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.831    -0.842    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
                         clock pessimism              0.253    -0.589    
                         clock uncertainty            0.098    -0.492    
    SLICE_X62Y67         FDRE (Hold_fdre_C_D)         0.131    -0.361    xvga1/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xvga1/vcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.863%)  route 0.125ns (40.137%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.562    -0.602    xvga1/clk_out1
    SLICE_X63Y67         FDRE                                         r  xvga1/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  xvga1/vcount_reg[1]/Q
                         net (fo=61, routed)          0.125    -0.337    xvga1/Q[1]
    SLICE_X62Y67         LUT3 (Prop_lut3_I1_O)        0.045    -0.292 r  xvga1/vcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    xvga1/p_0_in[2]
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.831    -0.842    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[2]/C
                         clock pessimism              0.253    -0.589    
                         clock uncertainty            0.098    -0.492    
    SLICE_X62Y67         FDRE (Hold_fdre_C_D)         0.120    -0.372    xvga1/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syn2/sync_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.879%)  route 0.210ns (56.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.555    -0.609    xvga1/clk_out1
    SLICE_X62Y75         FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  xvga1/vsync_reg/Q
                         net (fo=2, routed)           0.210    -0.236    syn2/vsync
    SLICE_X60Y75         SRL16E                                       r  syn2/sync_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.821    -0.852    syn2/clk_out1
    SLICE_X60Y75         SRL16E                                       r  syn2/sync_reg[1]_srl2/CLK
                         clock pessimism              0.275    -0.577    
                         clock uncertainty            0.098    -0.480    
    SLICE_X60Y75         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.365    syn2/sync_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/strobe_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.189ns (53.538%)  route 0.164ns (46.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.602    -0.562    display/clk_out1
    SLICE_X0Y88          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  display/counter_reg[12]/Q
                         net (fo=17, routed)          0.164    -0.257    display/counter_reg[12]
    SLICE_X1Y87          LUT3 (Prop_lut3_I1_O)        0.048    -0.209 r  display/strobe[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    display/strobe[5]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  display/strobe_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.873    -0.800    display/clk_out1
    SLICE_X1Y87          FDRE                                         r  display/strobe_reg[5]/C
                         clock pessimism              0.252    -0.548    
                         clock uncertainty            0.098    -0.451    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.107    -0.344    display/strobe_reg[5]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xvga1/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.247%)  route 0.150ns (41.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.562    -0.602    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  xvga1/vcount_reg[2]/Q
                         net (fo=60, routed)          0.150    -0.288    xvga1/Q[2]
    SLICE_X62Y67         LUT6 (Prop_lut6_I1_O)        0.045    -0.243 r  xvga1/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    xvga1/p_0_in[5]
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.831    -0.842    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[5]/C
                         clock pessimism              0.240    -0.602    
                         clock uncertainty            0.098    -0.505    
    SLICE_X62Y67         FDRE (Hold_fdre_C_D)         0.121    -0.384    xvga1/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xvga1/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.060%)  route 0.146ns (43.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.564    -0.600    xvga1/clk_out1
    SLICE_X64Y65         FDRE                                         r  xvga1/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  xvga1/vcount_reg[9]/Q
                         net (fo=9, routed)           0.146    -0.313    xvga1/vcount[9]
    SLICE_X64Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.268 r  xvga1/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.268    xvga1/p_0_in[9]
    SLICE_X64Y65         FDRE                                         r  xvga1/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.834    -0.839    xvga1/clk_out1
    SLICE_X64Y65         FDRE                                         r  xvga1/vcount_reg[9]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.098    -0.503    
    SLICE_X64Y65         FDRE (Hold_fdre_C_D)         0.092    -0.411    xvga1/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/strobe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.140%)  route 0.164ns (46.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.602    -0.562    display/clk_out1
    SLICE_X0Y88          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  display/counter_reg[12]/Q
                         net (fo=17, routed)          0.164    -0.257    display/counter_reg[12]
    SLICE_X1Y87          LUT3 (Prop_lut3_I2_O)        0.045    -0.212 r  display/strobe[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    display/strobe[2]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  display/strobe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.873    -0.800    display/clk_out1
    SLICE_X1Y87          FDRE                                         r  display/strobe_reg[2]/C
                         clock pessimism              0.252    -0.548    
                         clock uncertainty            0.098    -0.451    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.091    -0.360    display/strobe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xvga1/hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.227ns (57.402%)  route 0.168ns (42.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.564    -0.600    xvga1/clk_out1
    SLICE_X63Y64         FDRE                                         r  xvga1/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  xvga1/hcount_reg[5]/Q
                         net (fo=13, routed)          0.168    -0.304    xvga1/hcount[5]
    SLICE_X62Y65         LUT6 (Prop_lut6_I1_O)        0.099    -0.205 r  xvga1/hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.205    xvga1/hsync_i_1_n_0
    SLICE_X62Y65         FDRE                                         r  xvga1/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.833    -0.840    xvga1/clk_out1
    SLICE_X62Y65         FDRE                                         r  xvga1/hsync_reg/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.098    -0.489    
    SLICE_X62Y65         FDRE (Hold_fdre_C_D)         0.121    -0.368    xvga1/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xvga1/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.555    -0.609    xvga1/clk_out1
    SLICE_X62Y75         FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  xvga1/vsync_reg/Q
                         net (fo=2, routed)           0.175    -0.270    xvga1/vsync
    SLICE_X62Y75         LUT6 (Prop_lut6_I0_O)        0.045    -0.225 r  xvga1/vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.225    xvga1/vsync_i_1_n_0
    SLICE_X62Y75         FDRE                                         r  xvga1/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.823    -0.850    xvga1/clk_out1
    SLICE_X62Y75         FDRE                                         r  xvga1/vsync_reg/C
                         clock pessimism              0.241    -0.609    
                         clock uncertainty            0.098    -0.512    
    SLICE_X62Y75         FDRE (Hold_fdre_C_D)         0.120    -0.392    xvga1/vsync_reg
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 display/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.600    -0.564    display/clk_out1
    SLICE_X0Y86          FDRE                                         r  display/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  display/counter_reg[6]/Q
                         net (fo=1, routed)           0.121    -0.302    display/counter_reg_n_0_[6]
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.191 r  display/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.191    display/counter_reg[4]_i_1_n_5
    SLICE_X0Y86          FDRE                                         r  display/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.872    -0.801    display/clk_out1
    SLICE_X0Y86          FDRE                                         r  display/counter_reg[6]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.098    -0.467    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.105    -0.362    display/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.171    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.862ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.862ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.472ns  (logic 8.040ns (34.254%)  route 15.432ns (65.746%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.521 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.623    -0.917    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.439 r  xvga1/vcount_reg[3]/Q
                         net (fo=75, routed)          1.314     0.875    xvga1/Q[3]
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.323     1.198 r  xvga1/start_y_i_5/O
                         net (fo=5, routed)           0.741     1.939    xvga1/start_y_i_5_n_0
    SLICE_X68Y64         LUT5 (Prop_lut5_I3_O)        0.320     2.259 f  xvga1/start_y_i_9/O
                         net (fo=13, routed)          0.711     2.969    xvga1/start_y
    SLICE_X73Y62         LUT5 (Prop_lut5_I2_O)        0.326     3.295 r  xvga1/start_y_i_3/O
                         net (fo=1, routed)           0.896     4.191    dg1/A[1]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      3.841     8.032 r  dg1/start_y/P[6]
                         net (fo=51, routed)          2.789    10.821    xvga1/P[6]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.152    10.973 r  xvga1/rom_1_i_550/O
                         net (fo=35, routed)          1.020    11.993    xvga1/VGA_R[2]_35
    SLICE_X73Y65         LUT3 (Prop_lut3_I2_O)        0.352    12.345 r  xvga1/rom_1_i_623/O
                         net (fo=20, routed)          1.697    14.043    dg1/vcount_reg[6]
    SLICE_X74Y74         LUT6 (Prop_lut6_I4_O)        0.326    14.369 r  dg1/rom_1_i_368/O
                         net (fo=1, routed)           0.000    14.369    dg1/rom_1_i_368_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.749 r  dg1/rom_1_i_106/CO[3]
                         net (fo=13, routed)          1.542    16.290    dg1/VGA_R[2]_104[0]
    SLICE_X65Y67         LUT2 (Prop_lut2_I0_O)        0.124    16.414 r  dg1/rom_1_i_363/O
                         net (fo=1, routed)           0.000    16.414    dg1/rom_1_i_363_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.815 r  dg1/rom_1_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.815    dg1/rom_1_i_105_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.037 r  dg1/rom_1_i_22/O[0]
                         net (fo=1, routed)           0.429    17.466    dg1/address_arr[7]_1[7]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.299    17.765 r  dg1/rom_1_i_907/O
                         net (fo=1, routed)           0.460    18.225    dg1/rom_1_i_907_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.349 r  dg1/rom_1_i_561/O
                         net (fo=1, routed)           0.566    18.915    dg1/rom_1_i_561_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.039 r  dg1/rom_1_i_185/O
                         net (fo=1, routed)           1.245    20.284    dg1/rom_1_i_185_n_0
    SLICE_X72Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.408 r  dg1/rom_1_i_42/O
                         net (fo=1, routed)           0.756    21.164    dg1/rom_1_i_42_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.288 r  dg1/rom_1_i_5/O
                         net (fo=9, routed)           1.267    22.555    dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y33         RAMB18E1                                     r  dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.542    38.521    dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y33         RAMB18E1                                     r  dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.559    39.081    
                         clock uncertainty           -0.098    38.983    
    RAMB18_X1Y33         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    38.417    dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.417    
                         arrival time                         -22.555    
  -------------------------------------------------------------------
                         slack                                 15.862    

Slack (MET) :             15.862ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dg1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.472ns  (logic 8.040ns (34.254%)  route 15.432ns (65.746%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.521 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.623    -0.917    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.439 r  xvga1/vcount_reg[3]/Q
                         net (fo=75, routed)          1.314     0.875    xvga1/Q[3]
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.323     1.198 r  xvga1/start_y_i_5/O
                         net (fo=5, routed)           0.741     1.939    xvga1/start_y_i_5_n_0
    SLICE_X68Y64         LUT5 (Prop_lut5_I3_O)        0.320     2.259 f  xvga1/start_y_i_9/O
                         net (fo=13, routed)          0.711     2.969    xvga1/start_y
    SLICE_X73Y62         LUT5 (Prop_lut5_I2_O)        0.326     3.295 r  xvga1/start_y_i_3/O
                         net (fo=1, routed)           0.896     4.191    dg1/A[1]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      3.841     8.032 r  dg1/start_y/P[6]
                         net (fo=51, routed)          2.789    10.821    xvga1/P[6]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.152    10.973 r  xvga1/rom_1_i_550/O
                         net (fo=35, routed)          1.020    11.993    xvga1/VGA_R[2]_35
    SLICE_X73Y65         LUT3 (Prop_lut3_I2_O)        0.352    12.345 r  xvga1/rom_1_i_623/O
                         net (fo=20, routed)          1.697    14.043    dg1/vcount_reg[6]
    SLICE_X74Y74         LUT6 (Prop_lut6_I4_O)        0.326    14.369 r  dg1/rom_1_i_368/O
                         net (fo=1, routed)           0.000    14.369    dg1/rom_1_i_368_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.749 r  dg1/rom_1_i_106/CO[3]
                         net (fo=13, routed)          1.542    16.290    dg1/VGA_R[2]_104[0]
    SLICE_X65Y67         LUT2 (Prop_lut2_I0_O)        0.124    16.414 r  dg1/rom_1_i_363/O
                         net (fo=1, routed)           0.000    16.414    dg1/rom_1_i_363_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.815 r  dg1/rom_1_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.815    dg1/rom_1_i_105_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.037 r  dg1/rom_1_i_22/O[0]
                         net (fo=1, routed)           0.429    17.466    dg1/address_arr[7]_1[7]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.299    17.765 r  dg1/rom_1_i_907/O
                         net (fo=1, routed)           0.460    18.225    dg1/rom_1_i_907_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.349 r  dg1/rom_1_i_561/O
                         net (fo=1, routed)           0.566    18.915    dg1/rom_1_i_561_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.039 r  dg1/rom_1_i_185/O
                         net (fo=1, routed)           1.245    20.284    dg1/rom_1_i_185_n_0
    SLICE_X72Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.408 r  dg1/rom_1_i_42/O
                         net (fo=1, routed)           0.756    21.164    dg1/rom_1_i_42_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.288 r  dg1/rom_1_i_5/O
                         net (fo=9, routed)           1.267    22.555    dg1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y32         RAMB18E1                                     r  dg1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.542    38.521    dg1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y32         RAMB18E1                                     r  dg1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.559    39.081    
                         clock uncertainty           -0.098    38.983    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    38.417    dg1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.417    
                         arrival time                         -22.555    
  -------------------------------------------------------------------
                         slack                                 15.862    

Slack (MET) :             15.914ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dg1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.431ns  (logic 8.040ns (34.313%)  route 15.391ns (65.687%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.623    -0.917    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.439 r  xvga1/vcount_reg[3]/Q
                         net (fo=75, routed)          1.314     0.875    xvga1/Q[3]
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.323     1.198 r  xvga1/start_y_i_5/O
                         net (fo=5, routed)           0.741     1.939    xvga1/start_y_i_5_n_0
    SLICE_X68Y64         LUT5 (Prop_lut5_I3_O)        0.320     2.259 f  xvga1/start_y_i_9/O
                         net (fo=13, routed)          0.711     2.969    xvga1/start_y
    SLICE_X73Y62         LUT5 (Prop_lut5_I2_O)        0.326     3.295 r  xvga1/start_y_i_3/O
                         net (fo=1, routed)           0.896     4.191    dg1/A[1]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      3.841     8.032 r  dg1/start_y/P[6]
                         net (fo=51, routed)          2.789    10.821    xvga1/P[6]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.152    10.973 r  xvga1/rom_1_i_550/O
                         net (fo=35, routed)          1.020    11.993    xvga1/VGA_R[2]_35
    SLICE_X73Y65         LUT3 (Prop_lut3_I2_O)        0.352    12.345 r  xvga1/rom_1_i_623/O
                         net (fo=20, routed)          1.697    14.043    dg1/vcount_reg[6]
    SLICE_X74Y74         LUT6 (Prop_lut6_I4_O)        0.326    14.369 r  dg1/rom_1_i_368/O
                         net (fo=1, routed)           0.000    14.369    dg1/rom_1_i_368_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.749 r  dg1/rom_1_i_106/CO[3]
                         net (fo=13, routed)          1.542    16.290    dg1/VGA_R[2]_104[0]
    SLICE_X65Y67         LUT2 (Prop_lut2_I0_O)        0.124    16.414 r  dg1/rom_1_i_363/O
                         net (fo=1, routed)           0.000    16.414    dg1/rom_1_i_363_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.815 r  dg1/rom_1_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.815    dg1/rom_1_i_105_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.037 r  dg1/rom_1_i_22/O[0]
                         net (fo=1, routed)           0.429    17.466    dg1/address_arr[7]_1[7]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.299    17.765 r  dg1/rom_1_i_907/O
                         net (fo=1, routed)           0.460    18.225    dg1/rom_1_i_907_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.349 r  dg1/rom_1_i_561/O
                         net (fo=1, routed)           0.566    18.915    dg1/rom_1_i_561_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.039 r  dg1/rom_1_i_185/O
                         net (fo=1, routed)           1.245    20.284    dg1/rom_1_i_185_n_0
    SLICE_X72Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.408 r  dg1/rom_1_i_42/O
                         net (fo=1, routed)           0.756    21.164    dg1/rom_1_i_42_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.288 r  dg1/rom_1_i_5/O
                         net (fo=9, routed)           1.227    22.515    dg1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y26         RAMB18E1                                     r  dg1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.537    38.516    dg1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y26         RAMB18E1                                     r  dg1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.576    39.093    
                         clock uncertainty           -0.098    38.995    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    38.429    dg1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                         -22.515    
  -------------------------------------------------------------------
                         slack                                 15.914    

Slack (MET) :             15.914ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dg1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.431ns  (logic 8.040ns (34.313%)  route 15.391ns (65.687%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.623    -0.917    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.439 r  xvga1/vcount_reg[3]/Q
                         net (fo=75, routed)          1.314     0.875    xvga1/Q[3]
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.323     1.198 r  xvga1/start_y_i_5/O
                         net (fo=5, routed)           0.741     1.939    xvga1/start_y_i_5_n_0
    SLICE_X68Y64         LUT5 (Prop_lut5_I3_O)        0.320     2.259 f  xvga1/start_y_i_9/O
                         net (fo=13, routed)          0.711     2.969    xvga1/start_y
    SLICE_X73Y62         LUT5 (Prop_lut5_I2_O)        0.326     3.295 r  xvga1/start_y_i_3/O
                         net (fo=1, routed)           0.896     4.191    dg1/A[1]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      3.841     8.032 r  dg1/start_y/P[6]
                         net (fo=51, routed)          2.789    10.821    xvga1/P[6]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.152    10.973 r  xvga1/rom_1_i_550/O
                         net (fo=35, routed)          1.020    11.993    xvga1/VGA_R[2]_35
    SLICE_X73Y65         LUT3 (Prop_lut3_I2_O)        0.352    12.345 r  xvga1/rom_1_i_623/O
                         net (fo=20, routed)          1.697    14.043    dg1/vcount_reg[6]
    SLICE_X74Y74         LUT6 (Prop_lut6_I4_O)        0.326    14.369 r  dg1/rom_1_i_368/O
                         net (fo=1, routed)           0.000    14.369    dg1/rom_1_i_368_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.749 r  dg1/rom_1_i_106/CO[3]
                         net (fo=13, routed)          1.542    16.290    dg1/VGA_R[2]_104[0]
    SLICE_X65Y67         LUT2 (Prop_lut2_I0_O)        0.124    16.414 r  dg1/rom_1_i_363/O
                         net (fo=1, routed)           0.000    16.414    dg1/rom_1_i_363_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.815 r  dg1/rom_1_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.815    dg1/rom_1_i_105_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.037 r  dg1/rom_1_i_22/O[0]
                         net (fo=1, routed)           0.429    17.466    dg1/address_arr[7]_1[7]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.299    17.765 r  dg1/rom_1_i_907/O
                         net (fo=1, routed)           0.460    18.225    dg1/rom_1_i_907_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.349 r  dg1/rom_1_i_561/O
                         net (fo=1, routed)           0.566    18.915    dg1/rom_1_i_561_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.039 r  dg1/rom_1_i_185/O
                         net (fo=1, routed)           1.245    20.284    dg1/rom_1_i_185_n_0
    SLICE_X72Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.408 r  dg1/rom_1_i_42/O
                         net (fo=1, routed)           0.756    21.164    dg1/rom_1_i_42_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.288 r  dg1/rom_1_i_5/O
                         net (fo=9, routed)           1.227    22.515    dg1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y27         RAMB18E1                                     r  dg1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.537    38.516    dg1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y27         RAMB18E1                                     r  dg1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.576    39.093    
                         clock uncertainty           -0.098    38.995    
    RAMB18_X1Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    38.429    dg1/rom_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                         -22.515    
  -------------------------------------------------------------------
                         slack                                 15.914    

Slack (MET) :             15.930ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dg1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.399ns  (logic 8.040ns (34.361%)  route 15.359ns (65.639%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.623    -0.917    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.439 r  xvga1/vcount_reg[3]/Q
                         net (fo=75, routed)          1.314     0.875    xvga1/Q[3]
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.323     1.198 r  xvga1/start_y_i_5/O
                         net (fo=5, routed)           0.741     1.939    xvga1/start_y_i_5_n_0
    SLICE_X68Y64         LUT5 (Prop_lut5_I3_O)        0.320     2.259 f  xvga1/start_y_i_9/O
                         net (fo=13, routed)          0.711     2.969    xvga1/start_y
    SLICE_X73Y62         LUT5 (Prop_lut5_I2_O)        0.326     3.295 r  xvga1/start_y_i_3/O
                         net (fo=1, routed)           0.896     4.191    dg1/A[1]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      3.841     8.032 r  dg1/start_y/P[6]
                         net (fo=51, routed)          2.789    10.821    xvga1/P[6]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.152    10.973 r  xvga1/rom_1_i_550/O
                         net (fo=35, routed)          1.020    11.993    xvga1/VGA_R[2]_35
    SLICE_X73Y65         LUT3 (Prop_lut3_I2_O)        0.352    12.345 r  xvga1/rom_1_i_623/O
                         net (fo=20, routed)          1.697    14.043    dg1/vcount_reg[6]
    SLICE_X74Y74         LUT6 (Prop_lut6_I4_O)        0.326    14.369 r  dg1/rom_1_i_368/O
                         net (fo=1, routed)           0.000    14.369    dg1/rom_1_i_368_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.749 r  dg1/rom_1_i_106/CO[3]
                         net (fo=13, routed)          1.542    16.290    dg1/VGA_R[2]_104[0]
    SLICE_X65Y67         LUT2 (Prop_lut2_I0_O)        0.124    16.414 r  dg1/rom_1_i_363/O
                         net (fo=1, routed)           0.000    16.414    dg1/rom_1_i_363_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.815 r  dg1/rom_1_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.815    dg1/rom_1_i_105_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.037 r  dg1/rom_1_i_22/O[0]
                         net (fo=1, routed)           0.429    17.466    dg1/address_arr[7]_1[7]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.299    17.765 r  dg1/rom_1_i_907/O
                         net (fo=1, routed)           0.460    18.225    dg1/rom_1_i_907_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.349 r  dg1/rom_1_i_561/O
                         net (fo=1, routed)           0.566    18.915    dg1/rom_1_i_561_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.039 r  dg1/rom_1_i_185/O
                         net (fo=1, routed)           1.245    20.284    dg1/rom_1_i_185_n_0
    SLICE_X72Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.408 r  dg1/rom_1_i_42/O
                         net (fo=1, routed)           0.756    21.164    dg1/rom_1_i_42_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.288 r  dg1/rom_1_i_5/O
                         net (fo=9, routed)           1.194    22.482    dg1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y30         RAMB18E1                                     r  dg1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.537    38.516    dg1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y30         RAMB18E1                                     r  dg1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.559    39.076    
                         clock uncertainty           -0.098    38.978    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    38.412    dg1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.412    
                         arrival time                         -22.482    
  -------------------------------------------------------------------
                         slack                                 15.930    

Slack (MET) :             15.930ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dg1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.399ns  (logic 8.040ns (34.361%)  route 15.359ns (65.639%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.623    -0.917    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.439 r  xvga1/vcount_reg[3]/Q
                         net (fo=75, routed)          1.314     0.875    xvga1/Q[3]
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.323     1.198 r  xvga1/start_y_i_5/O
                         net (fo=5, routed)           0.741     1.939    xvga1/start_y_i_5_n_0
    SLICE_X68Y64         LUT5 (Prop_lut5_I3_O)        0.320     2.259 f  xvga1/start_y_i_9/O
                         net (fo=13, routed)          0.711     2.969    xvga1/start_y
    SLICE_X73Y62         LUT5 (Prop_lut5_I2_O)        0.326     3.295 r  xvga1/start_y_i_3/O
                         net (fo=1, routed)           0.896     4.191    dg1/A[1]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      3.841     8.032 r  dg1/start_y/P[6]
                         net (fo=51, routed)          2.789    10.821    xvga1/P[6]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.152    10.973 r  xvga1/rom_1_i_550/O
                         net (fo=35, routed)          1.020    11.993    xvga1/VGA_R[2]_35
    SLICE_X73Y65         LUT3 (Prop_lut3_I2_O)        0.352    12.345 r  xvga1/rom_1_i_623/O
                         net (fo=20, routed)          1.697    14.043    dg1/vcount_reg[6]
    SLICE_X74Y74         LUT6 (Prop_lut6_I4_O)        0.326    14.369 r  dg1/rom_1_i_368/O
                         net (fo=1, routed)           0.000    14.369    dg1/rom_1_i_368_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.749 r  dg1/rom_1_i_106/CO[3]
                         net (fo=13, routed)          1.542    16.290    dg1/VGA_R[2]_104[0]
    SLICE_X65Y67         LUT2 (Prop_lut2_I0_O)        0.124    16.414 r  dg1/rom_1_i_363/O
                         net (fo=1, routed)           0.000    16.414    dg1/rom_1_i_363_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.815 r  dg1/rom_1_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.815    dg1/rom_1_i_105_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.037 r  dg1/rom_1_i_22/O[0]
                         net (fo=1, routed)           0.429    17.466    dg1/address_arr[7]_1[7]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.299    17.765 r  dg1/rom_1_i_907/O
                         net (fo=1, routed)           0.460    18.225    dg1/rom_1_i_907_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.349 r  dg1/rom_1_i_561/O
                         net (fo=1, routed)           0.566    18.915    dg1/rom_1_i_561_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.039 r  dg1/rom_1_i_185/O
                         net (fo=1, routed)           1.245    20.284    dg1/rom_1_i_185_n_0
    SLICE_X72Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.408 r  dg1/rom_1_i_42/O
                         net (fo=1, routed)           0.756    21.164    dg1/rom_1_i_42_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.288 r  dg1/rom_1_i_5/O
                         net (fo=9, routed)           1.194    22.482    dg1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y31         RAMB18E1                                     r  dg1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.537    38.516    dg1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y31         RAMB18E1                                     r  dg1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.559    39.076    
                         clock uncertainty           -0.098    38.978    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    38.412    dg1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.412    
                         arrival time                         -22.482    
  -------------------------------------------------------------------
                         slack                                 15.930    

Slack (MET) :             16.246ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dg1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.093ns  (logic 8.040ns (34.815%)  route 15.053ns (65.185%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.623    -0.917    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.439 r  xvga1/vcount_reg[3]/Q
                         net (fo=75, routed)          1.314     0.875    xvga1/Q[3]
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.323     1.198 r  xvga1/start_y_i_5/O
                         net (fo=5, routed)           0.741     1.939    xvga1/start_y_i_5_n_0
    SLICE_X68Y64         LUT5 (Prop_lut5_I3_O)        0.320     2.259 f  xvga1/start_y_i_9/O
                         net (fo=13, routed)          0.711     2.969    xvga1/start_y
    SLICE_X73Y62         LUT5 (Prop_lut5_I2_O)        0.326     3.295 r  xvga1/start_y_i_3/O
                         net (fo=1, routed)           0.896     4.191    dg1/A[1]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      3.841     8.032 r  dg1/start_y/P[6]
                         net (fo=51, routed)          2.789    10.821    xvga1/P[6]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.152    10.973 r  xvga1/rom_1_i_550/O
                         net (fo=35, routed)          1.020    11.993    xvga1/VGA_R[2]_35
    SLICE_X73Y65         LUT3 (Prop_lut3_I2_O)        0.352    12.345 r  xvga1/rom_1_i_623/O
                         net (fo=20, routed)          1.697    14.043    dg1/vcount_reg[6]
    SLICE_X74Y74         LUT6 (Prop_lut6_I4_O)        0.326    14.369 r  dg1/rom_1_i_368/O
                         net (fo=1, routed)           0.000    14.369    dg1/rom_1_i_368_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.749 r  dg1/rom_1_i_106/CO[3]
                         net (fo=13, routed)          1.542    16.290    dg1/VGA_R[2]_104[0]
    SLICE_X65Y67         LUT2 (Prop_lut2_I0_O)        0.124    16.414 r  dg1/rom_1_i_363/O
                         net (fo=1, routed)           0.000    16.414    dg1/rom_1_i_363_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.815 r  dg1/rom_1_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.815    dg1/rom_1_i_105_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.037 r  dg1/rom_1_i_22/O[0]
                         net (fo=1, routed)           0.429    17.466    dg1/address_arr[7]_1[7]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.299    17.765 r  dg1/rom_1_i_907/O
                         net (fo=1, routed)           0.460    18.225    dg1/rom_1_i_907_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.349 r  dg1/rom_1_i_561/O
                         net (fo=1, routed)           0.566    18.915    dg1/rom_1_i_561_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.039 r  dg1/rom_1_i_185/O
                         net (fo=1, routed)           1.245    20.284    dg1/rom_1_i_185_n_0
    SLICE_X72Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.408 r  dg1/rom_1_i_42/O
                         net (fo=1, routed)           0.756    21.164    dg1/rom_1_i_42_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.288 r  dg1/rom_1_i_5/O
                         net (fo=9, routed)           0.889    22.177    dg1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y28         RAMB18E1                                     r  dg1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.531    38.510    dg1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y28         RAMB18E1                                     r  dg1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.576    39.087    
                         clock uncertainty           -0.098    38.989    
    RAMB18_X1Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    38.423    dg1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.423    
                         arrival time                         -22.177    
  -------------------------------------------------------------------
                         slack                                 16.246    

Slack (MET) :             16.246ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dg1/rom_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.093ns  (logic 8.040ns (34.815%)  route 15.053ns (65.185%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.623    -0.917    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.439 r  xvga1/vcount_reg[3]/Q
                         net (fo=75, routed)          1.314     0.875    xvga1/Q[3]
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.323     1.198 r  xvga1/start_y_i_5/O
                         net (fo=5, routed)           0.741     1.939    xvga1/start_y_i_5_n_0
    SLICE_X68Y64         LUT5 (Prop_lut5_I3_O)        0.320     2.259 f  xvga1/start_y_i_9/O
                         net (fo=13, routed)          0.711     2.969    xvga1/start_y
    SLICE_X73Y62         LUT5 (Prop_lut5_I2_O)        0.326     3.295 r  xvga1/start_y_i_3/O
                         net (fo=1, routed)           0.896     4.191    dg1/A[1]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      3.841     8.032 r  dg1/start_y/P[6]
                         net (fo=51, routed)          2.789    10.821    xvga1/P[6]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.152    10.973 r  xvga1/rom_1_i_550/O
                         net (fo=35, routed)          1.020    11.993    xvga1/VGA_R[2]_35
    SLICE_X73Y65         LUT3 (Prop_lut3_I2_O)        0.352    12.345 r  xvga1/rom_1_i_623/O
                         net (fo=20, routed)          1.697    14.043    dg1/vcount_reg[6]
    SLICE_X74Y74         LUT6 (Prop_lut6_I4_O)        0.326    14.369 r  dg1/rom_1_i_368/O
                         net (fo=1, routed)           0.000    14.369    dg1/rom_1_i_368_n_0
    SLICE_X74Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.749 r  dg1/rom_1_i_106/CO[3]
                         net (fo=13, routed)          1.542    16.290    dg1/VGA_R[2]_104[0]
    SLICE_X65Y67         LUT2 (Prop_lut2_I0_O)        0.124    16.414 r  dg1/rom_1_i_363/O
                         net (fo=1, routed)           0.000    16.414    dg1/rom_1_i_363_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.815 r  dg1/rom_1_i_105/CO[3]
                         net (fo=1, routed)           0.000    16.815    dg1/rom_1_i_105_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.037 r  dg1/rom_1_i_22/O[0]
                         net (fo=1, routed)           0.429    17.466    dg1/address_arr[7]_1[7]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.299    17.765 r  dg1/rom_1_i_907/O
                         net (fo=1, routed)           0.460    18.225    dg1/rom_1_i_907_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.349 r  dg1/rom_1_i_561/O
                         net (fo=1, routed)           0.566    18.915    dg1/rom_1_i_561_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.124    19.039 r  dg1/rom_1_i_185/O
                         net (fo=1, routed)           1.245    20.284    dg1/rom_1_i_185_n_0
    SLICE_X72Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.408 r  dg1/rom_1_i_42/O
                         net (fo=1, routed)           0.756    21.164    dg1/rom_1_i_42_n_0
    SLICE_X72Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.288 r  dg1/rom_1_i_5/O
                         net (fo=9, routed)           0.889    22.177    dg1/rom_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y29         RAMB18E1                                     r  dg1/rom_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.531    38.510    dg1/rom_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y29         RAMB18E1                                     r  dg1/rom_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.576    39.087    
                         clock uncertainty           -0.098    38.989    
    RAMB18_X1Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    38.423    dg1/rom_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.423    
                         arrival time                         -22.177    
  -------------------------------------------------------------------
                         slack                                 16.246    

Slack (MET) :             16.261ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dg1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.949ns  (logic 6.936ns (30.223%)  route 16.013ns (69.777%))
  Logic Levels:           13  (CARRY4=1 DSP48E1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 38.600 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.623    -0.917    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.439 r  xvga1/vcount_reg[3]/Q
                         net (fo=75, routed)          1.314     0.875    xvga1/Q[3]
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.323     1.198 r  xvga1/start_y_i_5/O
                         net (fo=5, routed)           0.741     1.939    xvga1/start_y_i_5_n_0
    SLICE_X68Y64         LUT5 (Prop_lut5_I3_O)        0.320     2.259 f  xvga1/start_y_i_9/O
                         net (fo=13, routed)          0.711     2.969    xvga1/start_y
    SLICE_X73Y62         LUT5 (Prop_lut5_I2_O)        0.326     3.295 r  xvga1/start_y_i_3/O
                         net (fo=1, routed)           0.896     4.191    dg1/A[1]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      3.841     8.032 r  dg1/start_y/P[6]
                         net (fo=51, routed)          2.789    10.821    xvga1/P[6]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.152    10.973 r  xvga1/rom_1_i_550/O
                         net (fo=35, routed)          1.739    12.713    dg1/vcount_reg[5]_0
    SLICE_X76Y74         LUT4 (Prop_lut4_I0_O)        0.326    13.039 r  dg1/rom_1_i_919/O
                         net (fo=1, routed)           0.855    13.894    dg1/rom_1_i_919_n_0
    SLICE_X77Y74         LUT6 (Prop_lut6_I0_O)        0.124    14.018 r  dg1/rom_1_i_609/O
                         net (fo=1, routed)           0.000    14.018    dg1/rom_1_i_609_n_0
    SLICE_X77Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.416 r  dg1/rom_1_i_201/CO[3]
                         net (fo=9, routed)           1.622    16.038    dg1/DI[1]
    SLICE_X76Y72         LUT6 (Prop_lut6_I1_O)        0.124    16.162 f  dg1/rom_1_i_48/O
                         net (fo=2, routed)           0.739    16.902    dg1/rom_1_i_48_n_0
    SLICE_X72Y73         LUT2 (Prop_lut2_I0_O)        0.124    17.026 f  dg1/rom_1_i_52/O
                         net (fo=2, routed)           1.177    18.202    dg1/rom_1_i_52_n_0
    SLICE_X76Y68         LUT6 (Prop_lut6_I0_O)        0.124    18.326 f  dg1/rom_1_i_57/O
                         net (fo=2, routed)           0.459    18.785    dg1/rom_1_i_57_n_0
    SLICE_X77Y66         LUT6 (Prop_lut6_I0_O)        0.124    18.909 f  dg1/rom_1_i_60/O
                         net (fo=3, routed)           1.230    20.139    xvga1/start_y_64
    SLICE_X67Y64         LUT2 (Prop_lut2_I1_O)        0.152    20.291 r  xvga1/rom_1_i_10/O
                         net (fo=9, routed)           1.741    22.033    dg1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X2Y30         RAMB18E1                                     r  dg1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.621    38.600    dg1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y30         RAMB18E1                                     r  dg1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.559    39.160    
                         clock uncertainty           -0.098    39.062    
    RAMB18_X2Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.768    38.294    dg1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.294    
                         arrival time                         -22.033    
  -------------------------------------------------------------------
                         slack                                 16.261    

Slack (MET) :             16.331ns  (required time - arrival time)
  Source:                 xvga1/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.003ns  (logic 8.095ns (35.191%)  route 14.908ns (64.809%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.521 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.623    -0.917    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.439 r  xvga1/vcount_reg[3]/Q
                         net (fo=75, routed)          1.314     0.875    xvga1/Q[3]
    SLICE_X67Y62         LUT3 (Prop_lut3_I2_O)        0.323     1.198 r  xvga1/start_y_i_5/O
                         net (fo=5, routed)           0.741     1.939    xvga1/start_y_i_5_n_0
    SLICE_X68Y64         LUT5 (Prop_lut5_I3_O)        0.320     2.259 f  xvga1/start_y_i_9/O
                         net (fo=13, routed)          0.711     2.969    xvga1/start_y
    SLICE_X73Y62         LUT5 (Prop_lut5_I2_O)        0.326     3.295 r  xvga1/start_y_i_3/O
                         net (fo=1, routed)           0.896     4.191    dg1/A[1]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      3.841     8.032 r  dg1/start_y/P[6]
                         net (fo=51, routed)          2.789    10.821    xvga1/P[6]
    SLICE_X73Y62         LUT5 (Prop_lut5_I4_O)        0.152    10.973 r  xvga1/rom_1_i_550/O
                         net (fo=35, routed)          1.412    12.386    dg1/vcount_reg[5]_0
    SLICE_X78Y64         LUT6 (Prop_lut6_I5_O)        0.326    12.712 r  dg1/rom_1_i_548/O
                         net (fo=12, routed)          1.489    14.201    dg1/rom_1_i_548_n_0
    SLICE_X72Y74         LUT5 (Prop_lut5_I0_O)        0.124    14.325 r  dg1/rom_1_i_890/O
                         net (fo=1, routed)           0.000    14.325    dg1/rom_1_i_890_n_0
    SLICE_X72Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.723 r  dg1/rom_1_i_495/CO[3]
                         net (fo=10, routed)          1.142    15.865    dg1/VGA_R[2]_103[0]
    SLICE_X72Y67         LUT2 (Prop_lut2_I0_O)        0.124    15.989 r  dg1/rom_1_i_498/O
                         net (fo=1, routed)           0.000    15.989    xvga1/start_y_85[0]
    SLICE_X72Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.539 r  xvga1/rom_1_i_147/CO[3]
                         net (fo=1, routed)           0.000    16.539    dg1/start_y_27[0]
    SLICE_X72Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.873 r  dg1/rom_1_i_475/O[1]
                         net (fo=1, routed)           0.786    17.658    dg1/address_arr[12]_4[10]
    SLICE_X73Y65         LUT4 (Prop_lut4_I0_O)        0.303    17.961 r  dg1/rom_1_i_788/O
                         net (fo=1, routed)           0.776    18.737    dg1/rom_1_i_788_n_0
    SLICE_X75Y70         LUT5 (Prop_lut5_I4_O)        0.124    18.861 r  dg1/rom_1_i_337/O
                         net (fo=1, routed)           0.879    19.740    dg1/rom_1_i_337_n_0
    SLICE_X71Y73         LUT6 (Prop_lut6_I5_O)        0.124    19.864 r  dg1/rom_1_i_91/O
                         net (fo=1, routed)           0.460    20.324    dg1/rom_1_i_91_n_0
    SLICE_X68Y73         LUT6 (Prop_lut6_I5_O)        0.124    20.448 r  dg1/rom_1_i_19/O
                         net (fo=1, routed)           0.585    21.033    dg1/rom_1_i_19_n_0
    SLICE_X68Y72         LUT6 (Prop_lut6_I0_O)        0.124    21.157 r  dg1/rom_1_i_2/O
                         net (fo=9, routed)           0.929    22.086    dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB18_X1Y33         RAMB18E1                                     r  dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          1.542    38.521    dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y33         RAMB18E1                                     r  dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.559    39.081    
                         clock uncertainty           -0.098    38.983    
    RAMB18_X1Y33         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    38.417    dg1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.417    
                         arrival time                         -22.086    
  -------------------------------------------------------------------
                         slack                                 16.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xvga1/vcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.189ns (60.247%)  route 0.125ns (39.753%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.562    -0.602    xvga1/clk_out1
    SLICE_X63Y67         FDRE                                         r  xvga1/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  xvga1/vcount_reg[1]/Q
                         net (fo=61, routed)          0.125    -0.337    xvga1/Q[1]
    SLICE_X62Y67         LUT4 (Prop_lut4_I2_O)        0.048    -0.289 r  xvga1/vcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    xvga1/vcount[3]_i_1_n_0
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.831    -0.842    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[3]/C
                         clock pessimism              0.253    -0.589    
                         clock uncertainty            0.098    -0.492    
    SLICE_X62Y67         FDRE (Hold_fdre_C_D)         0.131    -0.361    xvga1/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xvga1/vcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.863%)  route 0.125ns (40.137%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.562    -0.602    xvga1/clk_out1
    SLICE_X63Y67         FDRE                                         r  xvga1/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  xvga1/vcount_reg[1]/Q
                         net (fo=61, routed)          0.125    -0.337    xvga1/Q[1]
    SLICE_X62Y67         LUT3 (Prop_lut3_I1_O)        0.045    -0.292 r  xvga1/vcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    xvga1/p_0_in[2]
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.831    -0.842    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[2]/C
                         clock pessimism              0.253    -0.589    
                         clock uncertainty            0.098    -0.492    
    SLICE_X62Y67         FDRE (Hold_fdre_C_D)         0.120    -0.372    xvga1/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syn2/sync_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.879%)  route 0.210ns (56.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.555    -0.609    xvga1/clk_out1
    SLICE_X62Y75         FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  xvga1/vsync_reg/Q
                         net (fo=2, routed)           0.210    -0.236    syn2/vsync
    SLICE_X60Y75         SRL16E                                       r  syn2/sync_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.821    -0.852    syn2/clk_out1
    SLICE_X60Y75         SRL16E                                       r  syn2/sync_reg[1]_srl2/CLK
                         clock pessimism              0.275    -0.577    
                         clock uncertainty            0.098    -0.480    
    SLICE_X60Y75         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.365    syn2/sync_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/strobe_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.189ns (53.538%)  route 0.164ns (46.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.602    -0.562    display/clk_out1
    SLICE_X0Y88          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  display/counter_reg[12]/Q
                         net (fo=17, routed)          0.164    -0.257    display/counter_reg[12]
    SLICE_X1Y87          LUT3 (Prop_lut3_I1_O)        0.048    -0.209 r  display/strobe[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    display/strobe[5]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  display/strobe_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.873    -0.800    display/clk_out1
    SLICE_X1Y87          FDRE                                         r  display/strobe_reg[5]/C
                         clock pessimism              0.252    -0.548    
                         clock uncertainty            0.098    -0.451    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.107    -0.344    display/strobe_reg[5]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xvga1/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.247%)  route 0.150ns (41.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.562    -0.602    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  xvga1/vcount_reg[2]/Q
                         net (fo=60, routed)          0.150    -0.288    xvga1/Q[2]
    SLICE_X62Y67         LUT6 (Prop_lut6_I1_O)        0.045    -0.243 r  xvga1/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    xvga1/p_0_in[5]
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.831    -0.842    xvga1/clk_out1
    SLICE_X62Y67         FDRE                                         r  xvga1/vcount_reg[5]/C
                         clock pessimism              0.240    -0.602    
                         clock uncertainty            0.098    -0.505    
    SLICE_X62Y67         FDRE (Hold_fdre_C_D)         0.121    -0.384    xvga1/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 xvga1/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xvga1/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.060%)  route 0.146ns (43.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.564    -0.600    xvga1/clk_out1
    SLICE_X64Y65         FDRE                                         r  xvga1/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  xvga1/vcount_reg[9]/Q
                         net (fo=9, routed)           0.146    -0.313    xvga1/vcount[9]
    SLICE_X64Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.268 r  xvga1/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.268    xvga1/p_0_in[9]
    SLICE_X64Y65         FDRE                                         r  xvga1/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.834    -0.839    xvga1/clk_out1
    SLICE_X64Y65         FDRE                                         r  xvga1/vcount_reg[9]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.098    -0.503    
    SLICE_X64Y65         FDRE (Hold_fdre_C_D)         0.092    -0.411    xvga1/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/strobe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.140%)  route 0.164ns (46.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.602    -0.562    display/clk_out1
    SLICE_X0Y88          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  display/counter_reg[12]/Q
                         net (fo=17, routed)          0.164    -0.257    display/counter_reg[12]
    SLICE_X1Y87          LUT3 (Prop_lut3_I2_O)        0.045    -0.212 r  display/strobe[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    display/strobe[2]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  display/strobe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.873    -0.800    display/clk_out1
    SLICE_X1Y87          FDRE                                         r  display/strobe_reg[2]/C
                         clock pessimism              0.252    -0.548    
                         clock uncertainty            0.098    -0.451    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.091    -0.360    display/strobe_reg[2]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 xvga1/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xvga1/hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.227ns (57.402%)  route 0.168ns (42.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.564    -0.600    xvga1/clk_out1
    SLICE_X63Y64         FDRE                                         r  xvga1/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  xvga1/hcount_reg[5]/Q
                         net (fo=13, routed)          0.168    -0.304    xvga1/hcount[5]
    SLICE_X62Y65         LUT6 (Prop_lut6_I1_O)        0.099    -0.205 r  xvga1/hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.205    xvga1/hsync_i_1_n_0
    SLICE_X62Y65         FDRE                                         r  xvga1/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.833    -0.840    xvga1/clk_out1
    SLICE_X62Y65         FDRE                                         r  xvga1/hsync_reg/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.098    -0.489    
    SLICE_X62Y65         FDRE (Hold_fdre_C_D)         0.121    -0.368    xvga1/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 xvga1/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xvga1/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.555    -0.609    xvga1/clk_out1
    SLICE_X62Y75         FDRE                                         r  xvga1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  xvga1/vsync_reg/Q
                         net (fo=2, routed)           0.175    -0.270    xvga1/vsync
    SLICE_X62Y75         LUT6 (Prop_lut6_I0_O)        0.045    -0.225 r  xvga1/vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.225    xvga1/vsync_i_1_n_0
    SLICE_X62Y75         FDRE                                         r  xvga1/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.823    -0.850    xvga1/clk_out1
    SLICE_X62Y75         FDRE                                         r  xvga1/vsync_reg/C
                         clock pessimism              0.241    -0.609    
                         clock uncertainty            0.098    -0.512    
    SLICE_X62Y75         FDRE (Hold_fdre_C_D)         0.120    -0.392    xvga1/vsync_reg
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 display/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.600    -0.564    display/clk_out1
    SLICE_X0Y86          FDRE                                         r  display/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  display/counter_reg[6]/Q
                         net (fo=1, routed)           0.121    -0.302    display/counter_reg_n_0_[6]
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.191 r  display/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.191    display/counter_reg[4]_i_1_n_5
    SLICE_X0Y86          FDRE                                         r  display/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=76, routed)          0.872    -0.801    display/clk_out1
    SLICE_X0Y86          FDRE                                         r  display/counter_reg[6]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.098    -0.467    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.105    -0.362    display/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.171    





