+incdir+$GEMINI/design/mem_ss/../ip/dti/inc
+incdir+$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy
+incdir+$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl
+incdir+$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/include
$GEMINI/design/mem_ss/../../lib/mem/dti_sp_tm16fcll_16384x32_32byw2x_m_shd/dti_sp_tm16fcll_16384x32_32byw2x_m_shd.v
$GEMINI/design/mem_ss/../ip/Andes_N22/andes_ip/macro/nds_sync_fifo_data.v
$GEMINI/design/mem_ss/../ip/dti/hdl/dataflow_controller.v
$GEMINI/design/mem_ss/../ip/dti/hdl/datapath.v
$GEMINI/design/mem_ss/../ip/dti/hdl/dfi_bridge.v
$GEMINI/design/mem_ss/../ip/dti/hdl/dynamo.v
$GEMINI/design/mem_ss/../ip/dti/hdl/dynamo_core.v
$GEMINI/design/mem_ss/../ip/dti/hdl/dynamo_mux.v
$GEMINI/design/mem_ss/../ip/dti/hdl/dynamo_sram.v
$GEMINI/design/mem_ss/../ip/dti/hdl/dynamo_sram_rcb.sv
$GEMINI/design/mem_ss/../ip/dti/hdl/dynamo_sram_rmw.sv
$GEMINI/design/mem_ss/../ip/dti/hdl/dynamo_sram_wcb.sv
$GEMINI/design/mem_ss/../ip/dti/hdl/port_bridge.v
$GEMINI/design/mem_ss/../ip/dti/hdl/protocol_controller.v
$GEMINI/design/mem_ss/../ip/dti/hdl/register_block.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_mem/hdl/dti_2pr_tm28hpcp_160x64_4ww1x_m.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_mem/hdl/dti_2pr_tm28hpcp_576x64_4ww1x_m.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_mem/hdl/dti_2pr_tm28hpcp_576x72_4ww1x_m.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/dti_gear_ctrl.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/dti_gear_slice.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/dti_phy_ctl_blk.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/dti_tm28hpcp_ddr4_phy.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/dti_tm28hpcpd4r2_18d_ctl31s2ckr2_jm.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/dti_tm28hpcpd4r2_18d_dq8_jm.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/base_verilog.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_28m_bufhv.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_28m_lvlsh_hv.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_28m_soffqsa01x1.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcp_18d_d4lp4_comp_sjsn.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcp_18d_d4lp4_filler_20u_sjsn.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcp_18d_d4lp4_filler_25u_sjsn.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcp_18d_d4lp4_ref_sjsn.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcp_18d_d4lp4_retio_jsn.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcp_18d_d4lp4_spacer_10u_sjsn.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcp_18d_d4lp4_spacer_15u_sjsn.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcp_18d_d4lp4_spacer_1u_sjsn.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcp_18d_d4lp4_spacer_25u_sjsn.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcp_18d_d4lp4_spacer_5u_sjsn.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcp_18d_d4lp4_testpad_sjsn.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcp_18d_d4lp4_vdd_rcc.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcp_18d_d4lp4_vdd_rcc_jsn.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcp_18d_d4lp4_vdd_rcc_sjsn.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcp_18d_d4lp4_vddo_brk_sjsn.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcp_18d_d4lp4_vddo_rcc.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcp_18d_d4lp4_vddo_rcc_jsn.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcp_18d_d4lp4_vddo_rcc_sjsn.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcp_18d_d4lp4_vddo_refcutl.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcp_18d_d4lp4_vddo_refcutr.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcp_18d_d4lp4_vss.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcp_18d_d4lp4_vss_buf.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcp_18d_d4lp4_vss_buf_fp_sjsn.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcp_18d_d4lp4_vss_buf_sjsn.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcp_18d_d4lp4_vss_jsn.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcp_18d_d4lp4_vss_sjsn.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcp_l30_stdcells_10t_rev1p0p3.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcp_re_ddr4_18d_pwrdn_js_me.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcp_re_ddr4_18d_ref_js_me.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcp_re_ddr4_18d_vdd_js_me.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcp_re_ddr4_18d_vddo_js_me.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcp_re_ddr4_18d_vddo_refcutl_js_me.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcp_re_ddr4_18d_vddo_refcutr_js_me.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcp_re_ddr4_18d_vss_buf_js_me.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcp_re_ddr4_18d_vss_js_me.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcp_re_ddr4_18drt_js_me.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcp_re_ddr4_18drtb_js_me.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcpd4lp4_18d_io_bd_jsn.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcpd4lp4_18d_io_jsn.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcpd4lp4_18d_ref_jsn.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcpd4lp4_18d_vss_buf.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcpd4lp4_18dshtlrt_comp.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/dti_tm28hpcpd4lp4_18dshtlrt_testpad.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/tm28hpcp_dll_d4.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/tm28hpcp_dlls_d4.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/tm28hpcp_dly.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/tm28hpcp_dlyc_d4_l35.v
$GEMINI/design/mem_ss/../ip/dti/libs/dti_tm28hpcp_ddr4_phy/hdl/library/tm28hpcp_dlyfc_d4_l35.v
$GEMINI/design/mem_ss/memss.v
$GEMINI/design/mem_ss/sram_ss/arbiter.v
$GEMINI/design/mem_ss/sram_ss/axi_decoder.v
$GEMINI/design/mem_ss/sram_ss/bank_cntl.v
$GEMINI/design/mem_ss/sram_ss/mem_cntl.v
$GEMINI/design/mem_ss/sram_ss/sram_ss.v
