parent	,	V_5
cfg_hi	,	V_37
RAW	,	V_72
"  desc: s0x%x d0x%x l0x%x c0x%x:%x\n"	,	L_11
"  SAR: 0x%x DAR: 0x%x LLP: 0x%x CTL: 0x%x:%08x\n"	,	L_6
dev	,	V_4
async_tx_ack	,	F_31
channel_clear_bit	,	F_37
release_mem_region	,	F_125
DMA_FROM_DEVICE	,	V_64
unlikely	,	F_50
for_each_sg	,	F_68
EIO	,	V_162
DMA_PRIVATE	,	V_216
dma_sync_single_for_device	,	F_64
XFER	,	V_43
channel_writel	,	F_23
size	,	V_189
xfer_count	,	V_100
DWC_CTLL_FC_M2M	,	V_106
dst_maxburst	,	V_145
"new cyclic period llp 0x%08x\n"	,	L_14
src_addr_width	,	V_136
dwc_prep_slave_sg	,	F_65
CFG	,	V_181
free_irq	,	F_123
dwc_dump_lli	,	F_42
"xfer"	,	L_17
test_bit	,	F_52
"queue and/or active list are not empty\n"	,	L_36
EBUSY	,	V_169
DWC_CFGL_FIFO_EMPTY	,	V_151
dwc_handle_cyclic	,	F_49
clear_bit	,	F_94
dw_lli	,	V_74
DW_DMA_IS_CYCLIC	,	V_87
i	,	V_15
irq	,	V_89
DWC_DEFAULT_CTLLO	,	F_60
dma_async_device_register	,	F_115
fls	,	F_72
set_runtime_config	,	F_73
request_mem_region	,	F_101
dwc_sync_desc_for_cpu	,	F_13
dst_addr_width	,	V_126
period_len	,	V_173
DWC_CFGL_CH_PRIOR	,	F_21
platform_device	,	V_183
DMA_COMPL_DEST_UNMAP_SINGLE	,	V_61
dma_writel	,	F_41
dev_dbg	,	F_10
CFG_HI	,	V_41
"BUG: Unexpected interrupts pending: 0x%x\n"	,	L_21
KERN_CRIT	,	V_75
dw	,	V_26
DWC_CFGH_FIFO_MODE	,	V_31
"BUG: Attempted to start non-idle channel\n"	,	L_5
"  freeing descriptor %p\n"	,	L_33
reg	,	V_120
dst_addr	,	V_127
err_clk	,	V_202
sgl	,	V_112
ret	,	V_14
to_dw_dma_chan	,	F_47
list	,	V_68
period_callback	,	V_82
spin_unlock_irqrestore	,	F_11
dma_async_tx_descriptor	,	V_57
DW_CFG_DMA_EN	,	V_182
free_list	,	V_24
sg_dma_address	,	F_69
platform_get_resource	,	F_99
dma_cookie_status	,	F_76
dw_resume_noirq	,	F_129
child	,	V_19
iounmap	,	F_118
private	,	V_29
dma_cookie_complete	,	F_30
dst_width	,	V_103
dev_vdbg	,	F_12
DW_DMA_FC_D_P2M	,	V_140
tasklet_init	,	F_109
DWC_CTLL_INT_EN	,	V_110
dma_map_single	,	F_85
CHAN_ALLOCATION_ASCENDING	,	V_206
list_del	,	F_9
dw_desc	,	V_6
"error"	,	L_18
cdesc	,	V_81
slave_sg_todev_fill_desc	,	V_134
chancnt	,	V_86
DMA_RESUME	,	V_153
"interrupt, stopping DMA transfer\n"	,	L_16
dma_tx_state	,	V_158
cap_mask	,	V_213
dwc_scan_descriptors	,	F_40
dma_sconfig	,	V_119
async_tx_test_ack	,	F_8
list_entry	,	F_4
dwc_initialize	,	F_19
dma	,	V_36
dma_cookie_assign	,	F_57
ENOMEM	,	V_178
mem_width	,	V_122
"free_chan_resources done\n"	,	L_34
chan_priority	,	V_208
CFG_LO	,	V_40
slave_sg_fromdev_fill_desc	,	V_141
CH_EN	,	V_46
"descriptor %u complete\n"	,	L_7
clk_put	,	F_117
dma_sync_single_for_cpu	,	F_15
context	,	V_116
lock	,	V_17
to_platform_device	,	F_128
clk	,	V_201
list_for_each_entry_safe	,	F_7
cookie	,	V_58
io	,	V_188
IRQ_HANDLED	,	V_96
DWC_CTLL_LLP_S_EN	,	V_53
driver	,	V_196
cmd	,	V_147
dma_dev	,	V_35
status	,	V_91
cfglo	,	V_32
list_add_tail	,	F_58
src_width	,	V_102
status_err	,	V_80
periods	,	V_84
_dwc	,	V_225
CTL_LO	,	V_51
err_irq	,	V_203
DW_DMA_FC_P_M2P	,	V_130
dw_dma_cyclic_stop	,	F_89
err	,	V_190
"moving child desc %p to freelist\n"	,	L_3
chan_allocation_order	,	V_205
"dw_dmac"	,	L_42
dwc_alloc_chan_resources	,	F_79
DMA_DEV_TO_MEM	,	V_135
ctllo	,	V_77
dw_cyclic_desc	,	V_170
dwc_control	,	F_74
out_err_alloc	,	V_179
paused	,	V_152
cfg_lo	,	V_38
dma_set_residue	,	F_77
list_splice_init	,	F_17
size_t	,	T_6
pdev	,	V_184
u32	,	T_1
reg_width	,	V_121
release_resource	,	F_119
tasklet_schedule	,	F_54
"tasklet: status_err=%x\n"	,	L_19
dw_suspend_noirq	,	F_127
DMA_COMPL_SKIP_SRC_UNMAP	,	V_65
"%s: DesignWare DMA Controller, %d channels\n"	,	L_43
"scanned %u descriptors on freelist\n"	,	L_2
dw_dma_chan	,	V_7
DMA_COMPL_SKIP_DEST_UNMAP	,	V_60
dwc_tx_submit	,	F_55
spin_lock_irqsave	,	F_6
DMA_COMPL_SRC_UNMAP_SINGLE	,	V_66
list_add	,	F_18
dma_cookie_init	,	F_80
DWC_CFGL_CH_PRIOR_MASK	,	V_39
DMA_PREP_INTERRUPT	,	V_109
chan2dev	,	F_1
list_for_each_entry	,	F_14
DMA_SLAVE	,	V_214
was_cyclic	,	V_176
platform_set_drvdata	,	F_108
is_private	,	V_215
dma_ctrl_cmd	,	V_146
platform_get_drvdata	,	F_121
ENXIO	,	V_156
KERN_INFO	,	V_224
cfghi	,	V_30
STATUS_INT	,	V_92
dw_dma_interrupt	,	F_53
dma_async_tx_callback	,	T_2
dma_cap_set	,	F_112
list_move	,	F_32
mem	,	V_133
clk_get	,	F_103
direction	,	V_115
dwc_descriptor_complete	,	F_29
dev_name	,	F_114
to_dw_dma	,	F_20
src	,	V_99
__fls	,	F_66
sg_dma_len	,	F_70
dev_id	,	V_90
"interrupt: status=0x%x\n"	,	L_20
ctlhi	,	V_76
bad_desc	,	V_78
DWC_CTLL_SRC_WIDTH	,	F_62
DMA_MEMCPY	,	V_212
callback	,	V_55
CLEAR	,	V_73
dwc_tx_status	,	F_75
IS_ERR	,	F_104
err_kfree	,	V_198
spin_lock_init	,	F_111
dma_addr_t	,	T_3
prev	,	V_79
ch_regs	,	V_210
platform_driver_unregister	,	F_133
dw_dma	,	V_25
"Bad descriptor submitted for DMA!\n"	,	L_12
len	,	V_63
_desc	,	V_13
DMA_MEM_TO_DEV	,	V_125
txd_to_dw_desc	,	F_56
DW_DMA_FC_P_P2M	,	V_139
tasklet	,	V_95
nr_channels	,	V_191
request_irq	,	F_107
dwc	,	V_8
GFP_KERNEL	,	V_165
dw_dma_platform_data	,	V_185
device	,	V_1
LIST_HEAD	,	F_36
dma_async_device_unregister	,	F_122
all_chan_mask	,	V_88
dws	,	V_28
maxburst	,	V_142
DMA_TERMINATE_ALL	,	V_154
pdata	,	V_186
dw_shutdown	,	F_126
dev_printk	,	F_43
list_del_init	,	F_45
device_node	,	V_207
DMA_PAUSE	,	V_149
device_issue_pending	,	V_223
sg	,	V_123
arg	,	V_148
txd	,	V_18
scatterlist	,	V_111
src_addr	,	V_137
dwc_issue_pending	,	F_78
regs	,	V_199
CHAN_PRIORITY_ASCENDING	,	V_209
dw_probe	,	F_97
tasklet_kill	,	F_124
"period %zu periods %d\n"	,	L_39
ERR_PTR	,	F_91
DW_DMA_MAX_NR_CHANNELS	,	V_192
channel_set_bit	,	F_24
tx	,	V_97
dest	,	V_98
"desc %p not ACKed\n"	,	L_1
"BUG: All descriptors done, but channel not idle!\n"	,	L_10
dev_get_platdata	,	F_98
INIT_LIST_HEAD	,	F_83
"scan_descriptors: llp=0x%x\n"	,	L_9
dw_dma_get_src_addr	,	F_46
platform_get_irq	,	F_100
channel_readl	,	F_28
last	,	V_175
"prep_dma_slave\n"	,	L_26
status_xfer	,	V_71
DST_TRAN	,	V_94
desc_node	,	V_11
dma_slave_config	,	V_117
ioremap	,	F_102
retval	,	V_174
__ffs	,	F_93
channels	,	V_204
callback_param	,	V_59
name	,	V_197
desc	,	V_12
"BUG: XFER bit set, but channel not idle!\n"	,	L_8
next	,	V_10
BUG_ON	,	F_22
DWC_CTLL_FC	,	F_67
device_control	,	V_221
device_fc	,	V_129
printk	,	F_113
MASK	,	V_42
dev_err	,	F_27
dwc_handle_error	,	F_44
__dw_regs	,	F_110
LLP	,	V_49
DW_REGLEN	,	V_195
dma_chan	,	V_2
param	,	V_56
kzalloc	,	F_81
device_free_chan_resources	,	V_218
src_maxburst	,	V_144
"prep_dma_memcpy d0x%x s0x%x l0x%zx f0x%lx\n"	,	L_24
CTL_HI	,	V_50
err_release_r	,	V_200
mask	,	V_44
buf_addr	,	V_171
dma_readl	,	F_26
lli	,	V_21
tx_submit	,	V_166
start	,	V_194
clk_disable_unprepare	,	F_116
device_alloc_chan_resources	,	V_217
llp	,	V_70
out_err	,	V_177
total_len	,	V_124
dma_transfer_direction	,	V_114
list_empty	,	F_39
dev_info	,	F_82
DMA_SLAVE_CONFIG	,	V_155
descs_allocated	,	V_163
"alloc_chan_resources allocated %d descriptors\n"	,	L_31
"cyclic DMA unexpected %s "	,	L_15
device_tx_status	,	V_222
DMA_TO_DEVICE	,	V_22
"  cookie: %d\n"	,	L_13
dlen	,	V_132
"alloc_chan_resources\n"	,	L_28
dw_exit	,	F_132
dwc_free_chan_resources	,	F_86
phys	,	V_20
dwc_first_active	,	F_3
"hclk"	,	L_41
device_prep_slave_sg	,	V_220
priority	,	V_33
txstate	,	V_159
dma_unmap_single	,	F_33
DWC_CFGL_CH_SUSP	,	V_150
"tx_submit: queued %u\n"	,	L_23
"tx_submit: started %u\n"	,	L_22
DMA_SUCCESS	,	V_160
ENODEV	,	V_168
kfree	,	F_87
device_prep_dma_memcpy	,	V_219
flags	,	V_16
DWC_CTLL_DST_WIDTH	,	F_61
dma_async_tx_descriptor_init	,	F_84
CHAN	,	V_211
"cyclic prepared buf 0x%08x len %zu "	,	L_38
chan2parent	,	F_2
dw_dma_slave	,	V_27
DWC_CTLL_DST_FIX	,	V_128
dw_init	,	F_130
DWC_CTLL_LLP_D_EN	,	V_52
initialized	,	V_34
clk_prepare_enable	,	F_106
active_list	,	V_9
platform_driver_probe	,	F_131
dw_dma_tasklet	,	F_51
EINVAL	,	V_143
"moving desc %p to freelist\n"	,	L_4
DAR	,	V_48
"free_chan_resources (descs allocated=%u)\n"	,	L_32
test_and_set_bit	,	F_92
__init	,	T_7
__exit	,	T_8
dma_status	,	V_157
chan	,	V_3
first	,	V_45
queue	,	V_69
period_callback_param	,	V_83
dw_dma_off	,	F_96
data	,	V_85
DMA_PAUSED	,	V_161
DW_DMA_FC_D_M2P	,	V_131
"channel already prepared for cyclic DMA\n"	,	L_37
dw_dma_cyclic_free	,	F_95
dw_remove	,	F_120
dw_dma_get_dst_addr	,	F_48
dar	,	V_62
DWC_CTLL_SRC_FIX	,	V_138
dma_cookie_t	,	T_5
offset	,	V_101
DWC_CTLL_SRC_INC	,	V_105
resource	,	V_187
dw_driver	,	V_226
NR_DESCS_PER_CHANNEL	,	V_164
"missing prep for cyclic DMA\n"	,	L_35
DWC_CTLL_DST_INC	,	V_104
PTR_ERR	,	F_105
SRC_TRAN	,	V_93
dwc_prep_dma_memcpy	,	F_59
"DMA channel not idle?\n"	,	L_29
"prep_dma_memcpy: length is zero!\n"	,	L_25
dw_dma_cyclic_prep	,	F_90
"not enough descriptors available\n"	,	L_27
convert_burst	,	F_71
dwc_desc_put	,	F_16
dwc_complete_all	,	F_35
sg_len	,	V_113
"only allocated %d descriptors\n"	,	L_30
SAR	,	V_47
out_err_desc_get	,	V_180
dwc_dostart	,	F_25
sconfig	,	V_118
buf_len	,	V_172
DMA_CTRL_ACK	,	V_167
"cyclic free\n"	,	L_40
IORESOURCE_MEM	,	V_193
sar	,	V_67
DWC_MAX_COUNT	,	V_107
irqreturn_t	,	T_4
err_desc_get	,	V_108
dma_unmap_page	,	F_34
dwc_desc_get	,	F_5
callback_required	,	V_54
min_t	,	F_63
tx_list	,	V_23
dw_dma_cyclic_start	,	F_88
cpu_relax	,	F_38
