Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 10:42:11 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               58          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (43)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (43)
--------------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.981        0.000                      0                 1455        0.046        0.000                      0                 1455       54.305        0.000                       0                   534  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.981        0.000                      0                 1451        0.046        0.000                      0                 1451       54.305        0.000                       0                   534  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  107.134        0.000                      0                    4        0.754        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.981ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.260ns  (logic 60.480ns (59.143%)  route 41.780ns (40.857%))
  Logic Levels:           323  (CARRY4=287 LUT2=1 LUT3=25 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.565     5.149    sm/clk
    SLICE_X32Y5          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[5]/Q
                         net (fo=171, routed)         1.728     7.334    sm/D_states_q[5]
    SLICE_X39Y2          LUT5 (Prop_lut5_I4_O)        0.152     7.486 f  sm/ram_reg_i_159/O
                         net (fo=1, routed)           0.405     7.890    sm/ram_reg_i_159_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I3_O)        0.326     8.216 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.707     8.923    sm/ram_reg_i_130_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.047 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.473    10.520    L_reg/M_sm_ra1[0]
    SLICE_X64Y19         LUT6 (Prop_lut6_I4_O)        0.124    10.644 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           1.176    11.820    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X60Y10         LUT3 (Prop_lut3_I0_O)        0.124    11.944 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.646    12.590    sm/M_alum_a[31]
    SLICE_X63Y15         LUT2 (Prop_lut2_I1_O)        0.124    12.714 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    12.714    alum/S[0]
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.246 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.246    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.360 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.360    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.474 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.474    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.588 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.588    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.702 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.702    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.816 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.816    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.930 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    13.930    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.044 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.044    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.315 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.788    15.103    alum/temp_out0[31]
    SLICE_X62Y15         LUT3 (Prop_lut3_I0_O)        0.373    15.476 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.476    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.026 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.026    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.140 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.140    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.254 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.254    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.368 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.368    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.482 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.482    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.596 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.596    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.710 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.710    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.824 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.824    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.981 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.092    18.073    alum/temp_out0[30]
    SLICE_X58Y14         LUT3 (Prop_lut3_I0_O)        0.329    18.402 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.402    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.952 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    18.952    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.066 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.066    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.180 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.180    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.294 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.294    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.408 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.408    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.522 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.522    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.636 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.636    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.750 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.750    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.907 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.040    20.947    alum/temp_out0[29]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.329    21.276 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.276    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.826 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    21.826    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.940 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    21.940    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.054 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.054    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.168 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.168    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.282 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.282    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.396 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.396    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.510 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.510    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.624 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.624    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.781 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.228    24.010    alum/temp_out0[28]
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.329    24.339 r  alum/D_registers_q[7][27]_i_52/O
                         net (fo=1, routed)           0.000    24.339    alum/D_registers_q[7][27]_i_52_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.872 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.872    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.989 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    24.989    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.106 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.106    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.223 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.223    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.340 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.340    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.457 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.457    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.574 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.574    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.731 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.612    26.342    alum/temp_out0[27]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.332    26.674 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.674    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.207 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.207    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.324 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.324    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.441 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.441    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.558 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.558    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.675 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.675    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.792 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.792    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.909 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.909    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.026 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.026    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.183 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.034    29.218    alum/temp_out0[26]
    SLICE_X60Y17         LUT3 (Prop_lut3_I0_O)        0.332    29.550 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    29.550    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.083 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.083    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.200 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.200    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.317 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.317    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.434 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.434    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.551 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.551    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.668 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.668    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.785 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.785    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.902 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    30.911    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.068 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.896    31.964    alum/temp_out0[25]
    SLICE_X61Y17         LUT3 (Prop_lut3_I0_O)        0.332    32.296 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.296    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.846 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.846    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.960 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.960    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.074 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.074    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.188 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.188    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.302 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.302    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.416 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.416    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.530 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.530    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.644 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    33.653    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.810 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.077    34.886    alum/temp_out0[24]
    SLICE_X59Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.671 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.671    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.785 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.785    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.899 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.899    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.013 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.013    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.127 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.127    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.241 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.241    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.355 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.355    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.469 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    36.478    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.635 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.921    37.556    alum/temp_out0[23]
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.329    37.885 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.885    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.418 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.418    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.535 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.535    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.652 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.652    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.769 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.009    38.778    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.895 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.895    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.012 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.012    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.129 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.129    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.246 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.246    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.403 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.146    40.549    alum/temp_out0[22]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.332    40.881 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.881    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.431 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.431    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.545 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.545    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.659 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.659    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.773 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.773    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.887 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.887    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.001 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.001    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.115 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    42.124    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.238 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.238    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.395 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.103    43.499    alum/temp_out0[21]
    SLICE_X53Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    44.284 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.284    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.398 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.398    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.512 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.512    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.626 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.626    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.740 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.740    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.854 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.854    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.968 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.968    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.082 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.091    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.248 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.968    46.216    alum/temp_out0[20]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    46.545 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    46.545    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.078 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.078    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.195 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.195    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.312 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.312    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.429 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.429    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.546 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.546    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.663 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.663    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.780 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.780    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.897 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    47.906    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.063 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.846    48.909    alum/temp_out0[19]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.332    49.241 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.241    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.791 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.791    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.905 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.905    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.019 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.019    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.133 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.133    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.247 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.247    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.361 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.009    50.370    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.484 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.484    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.598 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.598    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.755 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.076    51.831    alum/temp_out0[18]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.329    52.160 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.160    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.710 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.710    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.824 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.824    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.938 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.938    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.052 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.052    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.166 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.166    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.280 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.280    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.394 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.009    53.403    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.517 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.517    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.674 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.952    54.626    alum/temp_out0[17]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.329    54.955 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.955    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.505 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.505    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.619 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.619    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.733 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.733    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.847 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.847    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.961 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.961    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.075 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.075    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.189 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    56.198    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.312 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.312    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.469 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.253    57.722    alum/temp_out0[16]
    SLICE_X47Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    58.507 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.507    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.621 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.621    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.735 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.735    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.849 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.849    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.963 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.963    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.077 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.077    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.191 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.191    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.305 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    59.314    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.471 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.973    60.444    alum/temp_out0[15]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    60.773 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.773    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.306 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.306    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.423 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.423    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.540 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.540    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.657 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.657    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.774 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.774    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.891 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.891    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.008 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.008    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.125 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.125    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.282 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.922    63.204    alum/temp_out0[14]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.332    63.536 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    63.536    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.086 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.086    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.200 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.200    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.314 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.314    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.428 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.428    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.542 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.542    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.656 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.656    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.770 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.770    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.884 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    64.884    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.041 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.973    66.015    alum/temp_out0[13]
    SLICE_X43Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    66.800 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.800    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.914 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.914    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.028 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.028    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.142 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.142    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.256 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.256    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.370 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.370    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.484 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.484    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.598 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.598    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.755 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.066    68.820    alum/temp_out0[12]
    SLICE_X42Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    69.620 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.620    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.737 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.737    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.854 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.854    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.971 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.971    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.088 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.088    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.205 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.205    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.322 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.322    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.439 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.439    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.596 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.961    71.558    alum/temp_out0[11]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.332    71.890 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    71.890    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.440 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.440    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.554 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.554    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.668 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.668    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.782 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.782    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.896 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.896    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.010 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.010    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.124 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.124    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.238 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.238    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.395 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.994    74.388    alum/temp_out0[10]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.329    74.717 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.717    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.267 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.267    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.381 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.381    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.495 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.495    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.609 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.609    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.723 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.723    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.837 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.837    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.951 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.951    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.065 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.065    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.222 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.141    77.363    alum/temp_out0[9]
    SLICE_X37Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    78.148 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.148    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.262 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.262    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.376 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.376    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.490 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.490    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.604 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.604    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.718 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.718    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.832 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.832    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.946 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.946    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.103 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.992    80.095    alum/temp_out0[8]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    80.424 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.424    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.974 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.974    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.088 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.088    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.202 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.202    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.316 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.316    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.430 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.430    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.544 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.544    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.658 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.658    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.772 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.772    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.929 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.948    82.877    alum/temp_out0[7]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    83.206 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.206    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.739 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.739    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.856 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.856    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.973 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.973    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.090 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.090    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.207 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.207    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.324 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.324    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.441 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.441    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.558 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.558    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.715 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.920    85.635    alum/temp_out0[6]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.332    85.967 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    85.967    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.517 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.517    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.631 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.631    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.745 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.745    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.859 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.859    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.973 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.973    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.087 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.087    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.201 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.201    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.315 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.315    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.472 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.143    88.615    alum/temp_out0[5]
    SLICE_X45Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.400 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.400    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.514 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.514    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.628 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.628    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.742 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.742    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.856 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.856    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.970 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    89.970    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.084 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.084    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.198 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.198    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.355 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.170    91.525    alum/temp_out0[4]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    91.854 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.854    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.404 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.404    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.518 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.518    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.632 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.632    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.746 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.746    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.860 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.860    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.974 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.974    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.088 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.088    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.202 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.202    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.359 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.826    94.185    alum/temp_out0[3]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    94.514 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.514    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.064 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.064    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.178 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.178    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.292 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.292    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.406 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.406    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.520 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.520    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.634 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.634    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.748 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.748    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.862 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.862    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.019 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.098    97.117    alum/temp_out0[2]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    97.446 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.446    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.979 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.979    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.096 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.096    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.213 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.213    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.330 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.330    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.447 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.447    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.564 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.564    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.681 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.681    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.798 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.798    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.955 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.087   100.042    alum/temp_out0[1]
    SLICE_X51Y7          LUT3 (Prop_lut3_I0_O)        0.332   100.374 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.374    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.924 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.924    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.038 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.038    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.152 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.152    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.266 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.266    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.380 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.380    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.494 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.494    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.608 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.608    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.722 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.722    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.879 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.703   102.582    sm/temp_out0[0]
    SLICE_X50Y9          LUT5 (Prop_lut5_I4_O)        0.329   102.911 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   102.911    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X50Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   103.120 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.452   103.572    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I0_O)        0.297   103.869 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.982   104.850    sm/M_alum_out[0]
    SLICE_X33Y8          LUT6 (Prop_lut6_I5_O)        0.124   104.974 r  sm/ram_reg_i_78/O
                         net (fo=1, routed)           0.437   105.412    display/M_sm_bra[0]
    SLICE_X33Y9          LUT6 (Prop_lut6_I5_O)        0.124   105.536 r  display/ram_reg_i_32/O
                         net (fo=2, routed)           1.052   106.588    sm/override_address
    SLICE_X46Y5          LUT4 (Prop_lut4_I0_O)        0.148   106.736 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.673   107.409    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.493   116.008    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.196    
                         clock uncertainty           -0.035   116.161    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.770   115.391    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.391    
                         arrival time                        -107.409    
  -------------------------------------------------------------------
                         slack                                  7.981    

Slack (MET) :             8.139ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.307ns  (logic 60.456ns (59.093%)  route 41.851ns (40.907%))
  Logic Levels:           323  (CARRY4=287 LUT2=1 LUT3=25 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.565     5.149    sm/clk
    SLICE_X32Y5          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[5]/Q
                         net (fo=171, routed)         1.728     7.334    sm/D_states_q[5]
    SLICE_X39Y2          LUT5 (Prop_lut5_I4_O)        0.152     7.486 f  sm/ram_reg_i_159/O
                         net (fo=1, routed)           0.405     7.890    sm/ram_reg_i_159_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I3_O)        0.326     8.216 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.707     8.923    sm/ram_reg_i_130_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.047 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.473    10.520    L_reg/M_sm_ra1[0]
    SLICE_X64Y19         LUT6 (Prop_lut6_I4_O)        0.124    10.644 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           1.176    11.820    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X60Y10         LUT3 (Prop_lut3_I0_O)        0.124    11.944 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.646    12.590    sm/M_alum_a[31]
    SLICE_X63Y15         LUT2 (Prop_lut2_I1_O)        0.124    12.714 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    12.714    alum/S[0]
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.246 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.246    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.360 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.360    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.474 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.474    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.588 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.588    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.702 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.702    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.816 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.816    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.930 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    13.930    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.044 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.044    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.315 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.788    15.103    alum/temp_out0[31]
    SLICE_X62Y15         LUT3 (Prop_lut3_I0_O)        0.373    15.476 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.476    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.026 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.026    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.140 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.140    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.254 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.254    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.368 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.368    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.482 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.482    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.596 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.596    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.710 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.710    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.824 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.824    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.981 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.092    18.073    alum/temp_out0[30]
    SLICE_X58Y14         LUT3 (Prop_lut3_I0_O)        0.329    18.402 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.402    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.952 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    18.952    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.066 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.066    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.180 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.180    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.294 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.294    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.408 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.408    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.522 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.522    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.636 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.636    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.750 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.750    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.907 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.040    20.947    alum/temp_out0[29]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.329    21.276 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.276    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.826 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    21.826    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.940 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    21.940    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.054 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.054    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.168 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.168    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.282 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.282    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.396 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.396    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.510 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.510    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.624 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.624    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.781 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.228    24.010    alum/temp_out0[28]
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.329    24.339 r  alum/D_registers_q[7][27]_i_52/O
                         net (fo=1, routed)           0.000    24.339    alum/D_registers_q[7][27]_i_52_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.872 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.872    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.989 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    24.989    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.106 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.106    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.223 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.223    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.340 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.340    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.457 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.457    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.574 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.574    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.731 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.612    26.342    alum/temp_out0[27]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.332    26.674 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.674    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.207 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.207    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.324 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.324    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.441 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.441    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.558 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.558    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.675 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.675    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.792 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.792    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.909 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.909    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.026 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.026    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.183 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.034    29.218    alum/temp_out0[26]
    SLICE_X60Y17         LUT3 (Prop_lut3_I0_O)        0.332    29.550 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    29.550    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.083 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.083    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.200 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.200    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.317 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.317    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.434 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.434    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.551 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.551    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.668 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.668    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.785 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.785    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.902 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    30.911    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.068 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.896    31.964    alum/temp_out0[25]
    SLICE_X61Y17         LUT3 (Prop_lut3_I0_O)        0.332    32.296 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.296    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.846 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.846    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.960 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.960    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.074 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.074    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.188 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.188    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.302 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.302    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.416 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.416    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.530 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.530    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.644 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    33.653    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.810 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.077    34.886    alum/temp_out0[24]
    SLICE_X59Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.671 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.671    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.785 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.785    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.899 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.899    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.013 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.013    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.127 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.127    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.241 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.241    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.355 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.355    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.469 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    36.478    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.635 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.921    37.556    alum/temp_out0[23]
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.329    37.885 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.885    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.418 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.418    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.535 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.535    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.652 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.652    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.769 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.009    38.778    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.895 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.895    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.012 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.012    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.129 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.129    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.246 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.246    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.403 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.146    40.549    alum/temp_out0[22]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.332    40.881 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.881    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.431 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.431    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.545 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.545    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.659 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.659    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.773 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.773    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.887 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.887    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.001 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.001    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.115 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    42.124    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.238 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.238    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.395 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.103    43.499    alum/temp_out0[21]
    SLICE_X53Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    44.284 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.284    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.398 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.398    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.512 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.512    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.626 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.626    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.740 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.740    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.854 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.854    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.968 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.968    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.082 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.091    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.248 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.968    46.216    alum/temp_out0[20]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    46.545 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    46.545    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.078 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.078    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.195 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.195    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.312 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.312    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.429 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.429    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.546 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.546    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.663 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.663    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.780 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.780    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.897 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    47.906    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.063 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.846    48.909    alum/temp_out0[19]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.332    49.241 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.241    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.791 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.791    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.905 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.905    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.019 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.019    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.133 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.133    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.247 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.247    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.361 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.009    50.370    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.484 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.484    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.598 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.598    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.755 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.076    51.831    alum/temp_out0[18]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.329    52.160 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.160    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.710 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.710    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.824 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.824    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.938 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.938    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.052 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.052    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.166 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.166    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.280 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.280    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.394 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.009    53.403    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.517 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.517    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.674 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.952    54.626    alum/temp_out0[17]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.329    54.955 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.955    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.505 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.505    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.619 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.619    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.733 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.733    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.847 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.847    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.961 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.961    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.075 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.075    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.189 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    56.198    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.312 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.312    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.469 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.253    57.722    alum/temp_out0[16]
    SLICE_X47Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    58.507 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.507    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.621 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.621    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.735 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.735    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.849 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.849    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.963 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.963    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.077 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.077    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.191 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.191    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.305 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    59.314    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.471 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.973    60.444    alum/temp_out0[15]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    60.773 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.773    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.306 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.306    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.423 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.423    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.540 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.540    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.657 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.657    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.774 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.774    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.891 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.891    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.008 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.008    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.125 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.125    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.282 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.922    63.204    alum/temp_out0[14]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.332    63.536 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    63.536    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.086 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.086    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.200 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.200    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.314 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.314    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.428 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.428    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.542 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.542    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.656 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.656    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.770 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.770    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.884 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    64.884    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.041 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.973    66.015    alum/temp_out0[13]
    SLICE_X43Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    66.800 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.800    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.914 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.914    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.028 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.028    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.142 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.142    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.256 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.256    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.370 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.370    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.484 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.484    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.598 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.598    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.755 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.066    68.820    alum/temp_out0[12]
    SLICE_X42Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    69.620 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.620    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.737 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.737    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.854 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.854    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.971 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.971    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.088 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.088    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.205 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.205    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.322 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.322    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.439 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.439    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.596 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.961    71.558    alum/temp_out0[11]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.332    71.890 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    71.890    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.440 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.440    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.554 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.554    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.668 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.668    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.782 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.782    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.896 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.896    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.010 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.010    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.124 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.124    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.238 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.238    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.395 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.994    74.388    alum/temp_out0[10]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.329    74.717 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.717    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.267 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.267    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.381 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.381    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.495 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.495    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.609 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.609    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.723 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.723    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.837 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.837    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.951 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.951    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.065 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.065    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.222 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.141    77.363    alum/temp_out0[9]
    SLICE_X37Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    78.148 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.148    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.262 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.262    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.376 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.376    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.490 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.490    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.604 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.604    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.718 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.718    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.832 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.832    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.946 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.946    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.103 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.992    80.095    alum/temp_out0[8]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    80.424 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.424    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.974 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.974    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.088 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.088    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.202 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.202    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.316 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.316    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.430 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.430    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.544 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.544    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.658 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.658    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.772 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.772    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.929 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.948    82.877    alum/temp_out0[7]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    83.206 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.206    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.739 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.739    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.856 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.856    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.973 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.973    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.090 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.090    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.207 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.207    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.324 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.324    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.441 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.441    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.558 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.558    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.715 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.920    85.635    alum/temp_out0[6]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.332    85.967 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    85.967    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.517 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.517    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.631 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.631    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.745 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.745    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.859 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.859    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.973 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.973    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.087 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.087    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.201 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.201    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.315 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.315    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.472 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.143    88.615    alum/temp_out0[5]
    SLICE_X45Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.400 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.400    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.514 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.514    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.628 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.628    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.742 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.742    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.856 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.856    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.970 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    89.970    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.084 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.084    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.198 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.198    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.355 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.170    91.525    alum/temp_out0[4]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    91.854 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.854    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.404 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.404    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.518 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.518    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.632 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.632    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.746 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.746    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.860 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.860    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.974 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.974    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.088 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.088    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.202 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.202    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.359 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.826    94.185    alum/temp_out0[3]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    94.514 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.514    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.064 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.064    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.178 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.178    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.292 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.292    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.406 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.406    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.520 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.520    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.634 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.634    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.748 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.748    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.862 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.862    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.019 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.098    97.117    alum/temp_out0[2]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    97.446 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.446    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.979 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.979    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.096 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.096    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.213 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.213    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.330 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.330    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.447 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.447    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.564 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.564    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.681 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.681    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.798 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.798    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.955 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.087   100.042    alum/temp_out0[1]
    SLICE_X51Y7          LUT3 (Prop_lut3_I0_O)        0.332   100.374 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.374    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.924 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.924    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.038 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.038    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.152 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.152    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.266 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.266    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.380 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.380    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.494 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.494    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.608 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.608    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.722 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.722    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.879 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.703   102.582    sm/temp_out0[0]
    SLICE_X50Y9          LUT5 (Prop_lut5_I4_O)        0.329   102.911 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   102.911    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X50Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   103.120 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.452   103.572    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I0_O)        0.297   103.869 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.982   104.850    sm/M_alum_out[0]
    SLICE_X33Y8          LUT6 (Prop_lut6_I5_O)        0.124   104.974 r  sm/ram_reg_i_78/O
                         net (fo=1, routed)           0.437   105.412    display/M_sm_bra[0]
    SLICE_X33Y9          LUT6 (Prop_lut6_I5_O)        0.124   105.536 r  display/ram_reg_i_32/O
                         net (fo=2, routed)           0.984   106.520    sm/override_address
    SLICE_X47Y4          LUT4 (Prop_lut4_I2_O)        0.124   106.644 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.813   107.457    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.494   116.009    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.596    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.596    
                         arrival time                        -107.457    
  -------------------------------------------------------------------
                         slack                                  8.139    

Slack (MET) :             8.893ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.077ns  (logic 60.456ns (59.226%)  route 41.621ns (40.774%))
  Logic Levels:           323  (CARRY4=287 LUT2=1 LUT3=25 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.565     5.149    sm/clk
    SLICE_X32Y5          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[5]/Q
                         net (fo=171, routed)         1.728     7.334    sm/D_states_q[5]
    SLICE_X39Y2          LUT5 (Prop_lut5_I4_O)        0.152     7.486 f  sm/ram_reg_i_159/O
                         net (fo=1, routed)           0.405     7.890    sm/ram_reg_i_159_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I3_O)        0.326     8.216 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.707     8.923    sm/ram_reg_i_130_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.047 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.473    10.520    L_reg/M_sm_ra1[0]
    SLICE_X64Y19         LUT6 (Prop_lut6_I4_O)        0.124    10.644 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           1.176    11.820    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X60Y10         LUT3 (Prop_lut3_I0_O)        0.124    11.944 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.646    12.590    sm/M_alum_a[31]
    SLICE_X63Y15         LUT2 (Prop_lut2_I1_O)        0.124    12.714 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    12.714    alum/S[0]
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.246 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.246    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.360 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.360    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.474 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.474    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.588 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.588    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.702 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.702    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.816 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.816    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.930 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    13.930    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.044 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.044    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.315 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.788    15.103    alum/temp_out0[31]
    SLICE_X62Y15         LUT3 (Prop_lut3_I0_O)        0.373    15.476 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.476    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.026 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.026    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.140 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.140    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.254 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.254    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.368 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.368    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.482 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.482    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.596 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.596    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.710 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.710    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.824 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.824    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.981 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.092    18.073    alum/temp_out0[30]
    SLICE_X58Y14         LUT3 (Prop_lut3_I0_O)        0.329    18.402 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.402    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.952 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    18.952    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.066 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.066    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.180 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.180    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.294 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.294    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.408 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.408    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.522 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.522    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.636 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.636    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.750 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.750    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.907 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.040    20.947    alum/temp_out0[29]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.329    21.276 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.276    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.826 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    21.826    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.940 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    21.940    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.054 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.054    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.168 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.168    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.282 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.282    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.396 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.396    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.510 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.510    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.624 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.624    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.781 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.228    24.010    alum/temp_out0[28]
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.329    24.339 r  alum/D_registers_q[7][27]_i_52/O
                         net (fo=1, routed)           0.000    24.339    alum/D_registers_q[7][27]_i_52_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.872 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.872    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.989 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    24.989    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.106 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.106    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.223 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.223    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.340 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.340    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.457 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.457    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.574 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.574    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.731 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.612    26.342    alum/temp_out0[27]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.332    26.674 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.674    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.207 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.207    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.324 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.324    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.441 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.441    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.558 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.558    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.675 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.675    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.792 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.792    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.909 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.909    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.026 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.026    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.183 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.034    29.218    alum/temp_out0[26]
    SLICE_X60Y17         LUT3 (Prop_lut3_I0_O)        0.332    29.550 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    29.550    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.083 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.083    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.200 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.200    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.317 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.317    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.434 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.434    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.551 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.551    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.668 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.668    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.785 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.785    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.902 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    30.911    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.068 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.896    31.964    alum/temp_out0[25]
    SLICE_X61Y17         LUT3 (Prop_lut3_I0_O)        0.332    32.296 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.296    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.846 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.846    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.960 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.960    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.074 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.074    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.188 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.188    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.302 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.302    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.416 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.416    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.530 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.530    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.644 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    33.653    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.810 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.077    34.886    alum/temp_out0[24]
    SLICE_X59Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.671 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.671    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.785 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.785    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.899 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.899    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.013 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.013    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.127 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.127    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.241 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.241    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.355 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.355    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.469 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    36.478    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.635 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.921    37.556    alum/temp_out0[23]
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.329    37.885 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.885    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.418 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.418    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.535 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.535    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.652 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.652    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.769 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.009    38.778    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.895 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.895    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.012 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.012    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.129 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.129    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.246 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.246    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.403 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.146    40.549    alum/temp_out0[22]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.332    40.881 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.881    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.431 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.431    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.545 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.545    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.659 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.659    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.773 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.773    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.887 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.887    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.001 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.001    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.115 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    42.124    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.238 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.238    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.395 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.103    43.499    alum/temp_out0[21]
    SLICE_X53Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    44.284 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.284    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.398 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.398    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.512 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.512    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.626 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.626    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.740 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.740    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.854 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.854    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.968 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.968    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.082 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.091    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.248 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.968    46.216    alum/temp_out0[20]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    46.545 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    46.545    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.078 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.078    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.195 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.195    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.312 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.312    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.429 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.429    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.546 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.546    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.663 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.663    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.780 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.780    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.897 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    47.906    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.063 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.846    48.909    alum/temp_out0[19]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.332    49.241 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.241    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.791 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.791    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.905 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.905    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.019 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.019    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.133 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.133    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.247 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.247    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.361 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.009    50.370    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.484 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.484    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.598 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.598    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.755 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.076    51.831    alum/temp_out0[18]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.329    52.160 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.160    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.710 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.710    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.824 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.824    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.938 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.938    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.052 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.052    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.166 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.166    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.280 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.280    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.394 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.009    53.403    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.517 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.517    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.674 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.952    54.626    alum/temp_out0[17]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.329    54.955 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.955    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.505 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.505    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.619 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.619    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.733 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.733    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.847 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.847    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.961 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.961    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.075 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.075    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.189 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    56.198    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.312 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.312    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.469 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.253    57.722    alum/temp_out0[16]
    SLICE_X47Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    58.507 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.507    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.621 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.621    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.735 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.735    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.849 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.849    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.963 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.963    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.077 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.077    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.191 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.191    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.305 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    59.314    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.471 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.973    60.444    alum/temp_out0[15]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    60.773 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.773    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.306 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.306    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.423 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.423    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.540 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.540    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.657 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.657    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.774 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.774    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.891 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.891    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.008 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.008    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.125 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.125    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.282 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.922    63.204    alum/temp_out0[14]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.332    63.536 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    63.536    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.086 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.086    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.200 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.200    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.314 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.314    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.428 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.428    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.542 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.542    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.656 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.656    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.770 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.770    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.884 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    64.884    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.041 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.973    66.015    alum/temp_out0[13]
    SLICE_X43Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    66.800 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.800    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.914 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.914    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.028 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.028    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.142 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.142    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.256 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.256    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.370 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.370    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.484 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.484    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.598 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.598    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.755 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.066    68.820    alum/temp_out0[12]
    SLICE_X42Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    69.620 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.620    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.737 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.737    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.854 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.854    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.971 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.971    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.088 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.088    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.205 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.205    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.322 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.322    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.439 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.439    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.596 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.961    71.558    alum/temp_out0[11]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.332    71.890 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    71.890    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.440 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.440    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.554 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.554    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.668 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.668    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.782 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.782    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.896 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.896    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.010 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.010    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.124 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.124    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.238 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.238    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.395 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.994    74.388    alum/temp_out0[10]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.329    74.717 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.717    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.267 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.267    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.381 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.381    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.495 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.495    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.609 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.609    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.723 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.723    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.837 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.837    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.951 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.951    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.065 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.065    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.222 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.141    77.363    alum/temp_out0[9]
    SLICE_X37Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    78.148 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.148    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.262 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.262    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.376 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.376    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.490 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.490    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.604 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.604    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.718 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.718    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.832 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.832    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.946 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.946    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.103 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.992    80.095    alum/temp_out0[8]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    80.424 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.424    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.974 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.974    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.088 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.088    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.202 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.202    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.316 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.316    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.430 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.430    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.544 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.544    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.658 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.658    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.772 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.772    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.929 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.948    82.877    alum/temp_out0[7]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    83.206 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.206    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.739 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.739    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.856 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.856    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.973 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.973    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.090 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.090    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.207 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.207    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.324 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.324    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.441 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.441    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.558 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.558    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.715 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.920    85.635    alum/temp_out0[6]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.332    85.967 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    85.967    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.517 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.517    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.631 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.631    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.745 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.745    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.859 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.859    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.973 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.973    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.087 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.087    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.201 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.201    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.315 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.315    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.472 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.143    88.615    alum/temp_out0[5]
    SLICE_X45Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.400 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.400    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.514 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.514    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.628 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.628    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.742 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.742    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.856 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.856    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.970 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    89.970    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.084 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.084    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.198 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.198    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.355 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.170    91.525    alum/temp_out0[4]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    91.854 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.854    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.404 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.404    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.518 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.518    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.632 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.632    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.746 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.746    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.860 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.860    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.974 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.974    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.088 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.088    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.202 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.202    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.359 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.826    94.185    alum/temp_out0[3]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    94.514 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.514    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.064 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.064    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.178 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.178    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.292 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.292    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.406 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.406    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.520 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.520    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.634 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.634    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.748 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.748    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.862 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.862    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.019 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.098    97.117    alum/temp_out0[2]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    97.446 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.446    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.979 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.979    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.096 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.096    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.213 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.213    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.330 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.330    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.447 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.447    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.564 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.564    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.681 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.681    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.798 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.798    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.955 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.087   100.042    alum/temp_out0[1]
    SLICE_X51Y7          LUT3 (Prop_lut3_I0_O)        0.332   100.374 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.374    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.924 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.924    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.038 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.038    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.152 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.152    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.266 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.266    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.380 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.380    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.494 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.494    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.608 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.608    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.722 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.722    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.879 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.703   102.582    sm/temp_out0[0]
    SLICE_X50Y9          LUT5 (Prop_lut5_I4_O)        0.329   102.911 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   102.911    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X50Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   103.120 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.452   103.572    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I0_O)        0.297   103.869 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.317   105.186    sm/M_alum_out[0]
    SLICE_X36Y4          LUT5 (Prop_lut5_I2_O)        0.124   105.310 f  sm/D_states_q[2]_i_19/O
                         net (fo=1, routed)           0.491   105.801    sm/D_states_q[2]_i_19_n_0
    SLICE_X36Y4          LUT6 (Prop_lut6_I3_O)        0.124   105.925 r  sm/D_states_q[2]_i_6/O
                         net (fo=2, routed)           0.609   106.534    sm/D_states_q[2]_i_6_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124   106.658 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.568   107.226    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X31Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.445   115.961    sm/clk
    SLICE_X31Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X31Y4          FDRE (Setup_fdre_C_D)       -0.081   116.119    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        116.119    
                         arrival time                        -107.226    
  -------------------------------------------------------------------
                         slack                                  8.893    

Slack (MET) :             9.285ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.718ns  (logic 60.198ns (59.181%)  route 41.520ns (40.819%))
  Logic Levels:           323  (CARRY4=287 LUT2=1 LUT3=25 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.565     5.149    sm/clk
    SLICE_X32Y5          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[5]/Q
                         net (fo=171, routed)         1.728     7.334    sm/D_states_q[5]
    SLICE_X39Y2          LUT5 (Prop_lut5_I4_O)        0.152     7.486 f  sm/ram_reg_i_159/O
                         net (fo=1, routed)           0.405     7.890    sm/ram_reg_i_159_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I3_O)        0.326     8.216 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.707     8.923    sm/ram_reg_i_130_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.047 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.473    10.520    L_reg/M_sm_ra1[0]
    SLICE_X64Y19         LUT6 (Prop_lut6_I4_O)        0.124    10.644 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           1.176    11.820    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X60Y10         LUT3 (Prop_lut3_I0_O)        0.124    11.944 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.646    12.590    sm/M_alum_a[31]
    SLICE_X63Y15         LUT2 (Prop_lut2_I1_O)        0.124    12.714 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    12.714    alum/S[0]
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.246 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.246    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.360 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.360    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.474 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.474    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.588 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.588    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.702 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.702    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.816 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.816    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.930 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    13.930    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.044 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.044    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.315 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.788    15.103    alum/temp_out0[31]
    SLICE_X62Y15         LUT3 (Prop_lut3_I0_O)        0.373    15.476 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.476    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.026 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.026    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.140 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.140    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.254 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.254    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.368 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.368    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.482 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.482    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.596 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.596    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.710 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.710    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.824 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.824    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.981 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.092    18.073    alum/temp_out0[30]
    SLICE_X58Y14         LUT3 (Prop_lut3_I0_O)        0.329    18.402 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.402    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.952 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    18.952    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.066 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.066    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.180 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.180    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.294 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.294    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.408 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.408    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.522 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.522    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.636 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.636    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.750 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.750    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.907 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.040    20.947    alum/temp_out0[29]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.329    21.276 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.276    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.826 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    21.826    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.940 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    21.940    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.054 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.054    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.168 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.168    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.282 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.282    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.396 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.396    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.510 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.510    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.624 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.624    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.781 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.228    24.010    alum/temp_out0[28]
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.329    24.339 r  alum/D_registers_q[7][27]_i_52/O
                         net (fo=1, routed)           0.000    24.339    alum/D_registers_q[7][27]_i_52_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.872 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.872    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.989 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    24.989    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.106 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.106    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.223 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.223    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.340 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.340    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.457 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.457    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.574 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.574    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.731 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.612    26.342    alum/temp_out0[27]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.332    26.674 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.674    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.207 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.207    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.324 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.324    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.441 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.441    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.558 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.558    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.675 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.675    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.792 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.792    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.909 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.909    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.026 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.026    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.183 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.034    29.218    alum/temp_out0[26]
    SLICE_X60Y17         LUT3 (Prop_lut3_I0_O)        0.332    29.550 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    29.550    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.083 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.083    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.200 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.200    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.317 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.317    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.434 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.434    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.551 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.551    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.668 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.668    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.785 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.785    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.902 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    30.911    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.068 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.896    31.964    alum/temp_out0[25]
    SLICE_X61Y17         LUT3 (Prop_lut3_I0_O)        0.332    32.296 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.296    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.846 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.846    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.960 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.960    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.074 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.074    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.188 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.188    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.302 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.302    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.416 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.416    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.530 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.530    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.644 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    33.653    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.810 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.077    34.886    alum/temp_out0[24]
    SLICE_X59Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.671 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.671    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.785 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.785    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.899 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.899    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.013 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.013    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.127 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.127    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.241 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.241    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.355 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.355    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.469 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    36.478    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.635 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.921    37.556    alum/temp_out0[23]
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.329    37.885 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.885    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.418 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.418    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.535 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.535    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.652 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.652    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.769 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.009    38.778    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.895 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.895    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.012 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.012    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.129 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.129    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.246 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.246    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.403 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.146    40.549    alum/temp_out0[22]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.332    40.881 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.881    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.431 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.431    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.545 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.545    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.659 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.659    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.773 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.773    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.887 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.887    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.001 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.001    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.115 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    42.124    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.238 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.238    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.395 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.103    43.499    alum/temp_out0[21]
    SLICE_X53Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    44.284 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.284    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.398 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.398    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.512 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.512    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.626 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.626    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.740 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.740    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.854 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.854    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.968 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.968    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.082 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.091    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.248 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.968    46.216    alum/temp_out0[20]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    46.545 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    46.545    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.078 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.078    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.195 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.195    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.312 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.312    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.429 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.429    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.546 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.546    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.663 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.663    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.780 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.780    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.897 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    47.906    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.063 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.846    48.909    alum/temp_out0[19]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.332    49.241 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.241    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.791 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.791    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.905 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.905    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.019 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.019    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.133 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.133    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.247 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.247    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.361 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.009    50.370    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.484 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.484    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.598 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.598    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.755 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.076    51.831    alum/temp_out0[18]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.329    52.160 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.160    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.710 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.710    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.824 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.824    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.938 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.938    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.052 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.052    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.166 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.166    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.280 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.280    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.394 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.009    53.403    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.517 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.517    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.674 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.952    54.626    alum/temp_out0[17]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.329    54.955 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.955    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.505 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.505    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.619 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.619    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.733 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.733    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.847 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.847    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.961 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.961    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.075 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.075    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.189 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    56.198    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.312 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.312    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.469 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.253    57.722    alum/temp_out0[16]
    SLICE_X47Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    58.507 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.507    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.621 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.621    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.735 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.735    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.849 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.849    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.963 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.963    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.077 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.077    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.191 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.191    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.305 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    59.314    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.471 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.973    60.444    alum/temp_out0[15]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    60.773 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.773    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.306 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.306    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.423 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.423    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.540 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.540    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.657 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.657    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.774 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.774    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.891 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.891    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.008 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.008    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.125 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.125    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.282 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.922    63.204    alum/temp_out0[14]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.332    63.536 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    63.536    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.086 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.086    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.200 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.200    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.314 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.314    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.428 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.428    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.542 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.542    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.656 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.656    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.770 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.770    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.884 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    64.884    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.041 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.973    66.015    alum/temp_out0[13]
    SLICE_X43Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    66.800 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.800    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.914 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.914    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.028 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.028    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.142 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.142    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.256 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.256    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.370 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.370    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.484 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.484    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.598 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.598    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.755 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.066    68.820    alum/temp_out0[12]
    SLICE_X42Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    69.620 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.620    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.737 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.737    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.854 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.854    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.971 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.971    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.088 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.088    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.205 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.205    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.322 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.322    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.439 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.439    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.596 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.961    71.558    alum/temp_out0[11]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.332    71.890 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    71.890    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.440 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.440    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.554 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.554    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.668 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.668    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.782 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.782    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.896 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.896    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.010 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.010    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.124 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.124    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.238 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.238    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.395 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.994    74.388    alum/temp_out0[10]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.329    74.717 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.717    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.267 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.267    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.381 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.381    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.495 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.495    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.609 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.609    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.723 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.723    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.837 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.837    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.951 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.951    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.065 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.065    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.222 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.141    77.363    alum/temp_out0[9]
    SLICE_X37Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    78.148 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.148    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.262 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.262    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.376 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.376    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.490 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.490    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.604 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.604    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.718 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.718    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.832 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.832    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.946 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.946    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.103 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.992    80.095    alum/temp_out0[8]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    80.424 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.424    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.974 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.974    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.088 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.088    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.202 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.202    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.316 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.316    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.430 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.430    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.544 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.544    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.658 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.658    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.772 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.772    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.929 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.948    82.877    alum/temp_out0[7]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    83.206 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.206    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.739 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.739    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.856 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.856    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.973 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.973    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.090 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.090    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.207 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.207    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.324 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.324    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.441 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.441    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.558 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.558    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.715 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.920    85.635    alum/temp_out0[6]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.332    85.967 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    85.967    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.517 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.517    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.631 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.631    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.745 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.745    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.859 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.859    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.973 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.973    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.087 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.087    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.201 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.201    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.315 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.315    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.472 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.143    88.615    alum/temp_out0[5]
    SLICE_X45Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.400 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.400    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.514 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.514    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.628 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.628    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.742 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.742    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.856 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.856    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.970 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    89.970    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.084 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.084    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.198 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.198    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.355 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.170    91.525    alum/temp_out0[4]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    91.854 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.854    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.404 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.404    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.518 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.518    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.632 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.632    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.746 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.746    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.860 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.860    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.974 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.974    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.088 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.088    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.202 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.202    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.359 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.826    94.185    alum/temp_out0[3]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    94.514 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.514    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.064 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.064    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.178 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.178    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.292 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.292    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.406 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.406    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.520 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.520    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.634 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.634    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.748 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.748    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.862 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.862    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.019 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.098    97.117    alum/temp_out0[2]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    97.446 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.446    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.979 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.979    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.096 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.096    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.213 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.213    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.330 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.330    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.447 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.447    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.564 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.564    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.681 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.681    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.798 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.798    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.955 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.087   100.042    alum/temp_out0[1]
    SLICE_X51Y7          LUT3 (Prop_lut3_I0_O)        0.332   100.374 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.374    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.924 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.924    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.038 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.038    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.152 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.152    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.266 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.266    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.380 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.380    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.494 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.494    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.608 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.608    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.722 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.722    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.879 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.703   102.582    sm/temp_out0[0]
    SLICE_X50Y9          LUT5 (Prop_lut5_I4_O)        0.329   102.911 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.593   103.504    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X50Y8          LUT4 (Prop_lut4_I1_O)        0.124   103.628 r  sm/D_states_q[3]_i_32/O
                         net (fo=2, routed)           0.503   104.131    sm/D_states_q[3]_i_32_n_0
    SLICE_X50Y8          LUT6 (Prop_lut6_I2_O)        0.124   104.255 f  sm/D_states_q[3]_i_26/O
                         net (fo=1, routed)           0.900   105.155    sm/D_states_q[3]_i_26_n_0
    SLICE_X32Y8          LUT6 (Prop_lut6_I1_O)        0.124   105.279 f  sm/D_states_q[3]_i_7/O
                         net (fo=1, routed)           0.637   105.916    sm/D_states_q[3]_i_7_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I1_O)        0.124   106.040 r  sm/D_states_q[3]_i_2/O
                         net (fo=1, routed)           0.324   106.365    sm/D_states_q[3]_i_2_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I0_O)        0.124   106.489 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.379   106.868    sm/D_states_d__0[3]
    SLICE_X34Y5          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.444   115.960    sm/clk
    SLICE_X34Y5          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.259   116.219    
                         clock uncertainty           -0.035   116.184    
    SLICE_X34Y5          FDSE (Setup_fdse_C_D)       -0.031   116.153    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.153    
                         arrival time                        -106.868    
  -------------------------------------------------------------------
                         slack                                  9.285    

Slack (MET) :             9.423ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.657ns  (logic 60.456ns (59.471%)  route 41.201ns (40.529%))
  Logic Levels:           323  (CARRY4=287 LUT2=1 LUT3=25 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.565     5.149    sm/clk
    SLICE_X32Y5          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[5]/Q
                         net (fo=171, routed)         1.728     7.334    sm/D_states_q[5]
    SLICE_X39Y2          LUT5 (Prop_lut5_I4_O)        0.152     7.486 f  sm/ram_reg_i_159/O
                         net (fo=1, routed)           0.405     7.890    sm/ram_reg_i_159_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I3_O)        0.326     8.216 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.707     8.923    sm/ram_reg_i_130_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.047 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.473    10.520    L_reg/M_sm_ra1[0]
    SLICE_X64Y19         LUT6 (Prop_lut6_I4_O)        0.124    10.644 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           1.176    11.820    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X60Y10         LUT3 (Prop_lut3_I0_O)        0.124    11.944 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.646    12.590    sm/M_alum_a[31]
    SLICE_X63Y15         LUT2 (Prop_lut2_I1_O)        0.124    12.714 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    12.714    alum/S[0]
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.246 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.246    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.360 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.360    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.474 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.474    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.588 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.588    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.702 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.702    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.816 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.816    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.930 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    13.930    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.044 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.044    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.315 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.788    15.103    alum/temp_out0[31]
    SLICE_X62Y15         LUT3 (Prop_lut3_I0_O)        0.373    15.476 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.476    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.026 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.026    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.140 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.140    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.254 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.254    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.368 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.368    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.482 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.482    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.596 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.596    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.710 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.710    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.824 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.824    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.981 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.092    18.073    alum/temp_out0[30]
    SLICE_X58Y14         LUT3 (Prop_lut3_I0_O)        0.329    18.402 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.402    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.952 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    18.952    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.066 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.066    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.180 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.180    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.294 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.294    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.408 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.408    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.522 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.522    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.636 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.636    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.750 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.750    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.907 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.040    20.947    alum/temp_out0[29]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.329    21.276 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.276    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.826 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    21.826    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.940 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    21.940    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.054 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.054    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.168 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.168    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.282 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.282    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.396 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.396    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.510 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.510    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.624 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.624    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.781 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.228    24.010    alum/temp_out0[28]
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.329    24.339 r  alum/D_registers_q[7][27]_i_52/O
                         net (fo=1, routed)           0.000    24.339    alum/D_registers_q[7][27]_i_52_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.872 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.872    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.989 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    24.989    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.106 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.106    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.223 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.223    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.340 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.340    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.457 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.457    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.574 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.574    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.731 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.612    26.342    alum/temp_out0[27]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.332    26.674 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.674    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.207 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.207    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.324 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.324    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.441 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.441    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.558 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.558    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.675 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.675    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.792 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.792    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.909 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.909    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.026 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.026    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.183 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.034    29.218    alum/temp_out0[26]
    SLICE_X60Y17         LUT3 (Prop_lut3_I0_O)        0.332    29.550 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    29.550    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.083 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.083    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.200 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.200    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.317 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.317    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.434 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.434    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.551 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.551    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.668 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.668    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.785 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.785    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.902 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    30.911    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.068 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.896    31.964    alum/temp_out0[25]
    SLICE_X61Y17         LUT3 (Prop_lut3_I0_O)        0.332    32.296 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.296    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.846 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.846    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.960 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.960    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.074 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.074    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.188 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.188    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.302 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.302    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.416 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.416    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.530 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.530    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.644 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    33.653    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.810 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.077    34.886    alum/temp_out0[24]
    SLICE_X59Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.671 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.671    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.785 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.785    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.899 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.899    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.013 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.013    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.127 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.127    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.241 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.241    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.355 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.355    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.469 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    36.478    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.635 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.921    37.556    alum/temp_out0[23]
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.329    37.885 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.885    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.418 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.418    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.535 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.535    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.652 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.652    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.769 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.009    38.778    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.895 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.895    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.012 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.012    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.129 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.129    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.246 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.246    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.403 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.146    40.549    alum/temp_out0[22]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.332    40.881 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.881    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.431 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.431    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.545 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.545    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.659 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.659    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.773 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.773    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.887 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.887    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.001 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.001    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.115 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    42.124    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.238 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.238    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.395 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.103    43.499    alum/temp_out0[21]
    SLICE_X53Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    44.284 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.284    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.398 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.398    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.512 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.512    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.626 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.626    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.740 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.740    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.854 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.854    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.968 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.968    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.082 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.091    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.248 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.968    46.216    alum/temp_out0[20]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    46.545 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    46.545    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.078 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.078    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.195 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.195    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.312 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.312    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.429 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.429    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.546 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.546    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.663 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.663    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.780 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.780    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.897 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    47.906    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.063 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.846    48.909    alum/temp_out0[19]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.332    49.241 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.241    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.791 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.791    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.905 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.905    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.019 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.019    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.133 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.133    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.247 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.247    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.361 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.009    50.370    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.484 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.484    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.598 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.598    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.755 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.076    51.831    alum/temp_out0[18]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.329    52.160 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.160    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.710 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.710    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.824 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.824    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.938 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.938    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.052 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.052    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.166 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.166    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.280 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.280    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.394 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.009    53.403    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.517 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.517    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.674 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.952    54.626    alum/temp_out0[17]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.329    54.955 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.955    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.505 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.505    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.619 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.619    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.733 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.733    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.847 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.847    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.961 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.961    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.075 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.075    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.189 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    56.198    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.312 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.312    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.469 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.253    57.722    alum/temp_out0[16]
    SLICE_X47Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    58.507 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.507    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.621 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.621    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.735 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.735    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.849 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.849    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.963 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.963    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.077 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.077    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.191 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.191    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.305 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    59.314    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.471 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.973    60.444    alum/temp_out0[15]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    60.773 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.773    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.306 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.306    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.423 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.423    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.540 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.540    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.657 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.657    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.774 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.774    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.891 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.891    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.008 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.008    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.125 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.125    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.282 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.922    63.204    alum/temp_out0[14]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.332    63.536 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    63.536    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.086 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.086    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.200 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.200    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.314 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.314    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.428 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.428    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.542 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.542    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.656 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.656    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.770 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.770    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.884 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    64.884    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.041 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.973    66.015    alum/temp_out0[13]
    SLICE_X43Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    66.800 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.800    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.914 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.914    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.028 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.028    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.142 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.142    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.256 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.256    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.370 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.370    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.484 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.484    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.598 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.598    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.755 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.066    68.820    alum/temp_out0[12]
    SLICE_X42Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    69.620 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.620    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.737 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.737    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.854 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.854    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.971 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.971    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.088 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.088    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.205 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.205    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.322 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.322    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.439 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.439    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.596 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.961    71.558    alum/temp_out0[11]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.332    71.890 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    71.890    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.440 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.440    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.554 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.554    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.668 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.668    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.782 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.782    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.896 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.896    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.010 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.010    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.124 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.124    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.238 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.238    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.395 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.994    74.388    alum/temp_out0[10]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.329    74.717 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.717    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.267 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.267    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.381 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.381    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.495 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.495    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.609 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.609    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.723 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.723    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.837 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.837    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.951 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.951    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.065 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.065    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.222 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.141    77.363    alum/temp_out0[9]
    SLICE_X37Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    78.148 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.148    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.262 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.262    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.376 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.376    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.490 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.490    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.604 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.604    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.718 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.718    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.832 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.832    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.946 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.946    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.103 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.992    80.095    alum/temp_out0[8]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    80.424 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.424    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.974 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.974    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.088 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.088    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.202 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.202    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.316 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.316    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.430 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.430    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.544 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.544    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.658 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.658    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.772 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.772    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.929 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.948    82.877    alum/temp_out0[7]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    83.206 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.206    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.739 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.739    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.856 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.856    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.973 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.973    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.090 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.090    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.207 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.207    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.324 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.324    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.441 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.441    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.558 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.558    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.715 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.920    85.635    alum/temp_out0[6]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.332    85.967 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    85.967    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.517 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.517    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.631 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.631    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.745 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.745    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.859 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.859    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.973 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.973    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.087 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.087    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.201 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.201    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.315 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.315    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.472 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.143    88.615    alum/temp_out0[5]
    SLICE_X45Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.400 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.400    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.514 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.514    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.628 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.628    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.742 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.742    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.856 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.856    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.970 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    89.970    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.084 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.084    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.198 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.198    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.355 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.170    91.525    alum/temp_out0[4]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    91.854 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.854    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.404 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.404    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.518 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.518    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.632 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.632    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.746 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.746    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.860 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.860    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.974 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.974    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.088 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.088    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.202 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.202    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.359 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.826    94.185    alum/temp_out0[3]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    94.514 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.514    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.064 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.064    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.178 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.178    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.292 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.292    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.406 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.406    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.520 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.520    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.634 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.634    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.748 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.748    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.862 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.862    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.019 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.098    97.117    alum/temp_out0[2]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    97.446 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.446    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.979 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.979    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.096 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.096    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.213 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.213    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.330 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.330    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.447 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.447    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.564 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.564    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.681 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.681    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.798 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.798    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.955 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.087   100.042    alum/temp_out0[1]
    SLICE_X51Y7          LUT3 (Prop_lut3_I0_O)        0.332   100.374 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.374    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.924 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.924    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.038 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.038    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.152 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.152    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.266 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.266    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.380 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.380    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.494 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.494    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.608 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.608    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.722 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.722    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.879 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.703   102.582    sm/temp_out0[0]
    SLICE_X50Y9          LUT5 (Prop_lut5_I4_O)        0.329   102.911 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   102.911    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X50Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   103.120 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.452   103.572    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I0_O)        0.297   103.869 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.317   105.186    sm/M_alum_out[0]
    SLICE_X36Y4          LUT5 (Prop_lut5_I2_O)        0.124   105.310 f  sm/D_states_q[2]_i_19/O
                         net (fo=1, routed)           0.491   105.801    sm/D_states_q[2]_i_19_n_0
    SLICE_X36Y4          LUT6 (Prop_lut6_I3_O)        0.124   105.925 r  sm/D_states_q[2]_i_6/O
                         net (fo=2, routed)           0.757   106.682    sm/D_states_q[2]_i_6_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124   106.806 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000   106.806    sm/D_states_d__0[2]
    SLICE_X31Y4          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.445   115.961    sm/clk
    SLICE_X31Y4          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X31Y4          FDRE (Setup_fdre_C_D)        0.029   116.229    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.229    
                         arrival time                        -106.806    
  -------------------------------------------------------------------
                         slack                                  9.423    

Slack (MET) :             9.816ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.288ns  (logic 60.456ns (59.687%)  route 40.832ns (40.313%))
  Logic Levels:           323  (CARRY4=287 LUT2=1 LUT3=25 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.565     5.149    sm/clk
    SLICE_X32Y5          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[5]/Q
                         net (fo=171, routed)         1.728     7.334    sm/D_states_q[5]
    SLICE_X39Y2          LUT5 (Prop_lut5_I4_O)        0.152     7.486 f  sm/ram_reg_i_159/O
                         net (fo=1, routed)           0.405     7.890    sm/ram_reg_i_159_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I3_O)        0.326     8.216 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.707     8.923    sm/ram_reg_i_130_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.047 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.473    10.520    L_reg/M_sm_ra1[0]
    SLICE_X64Y19         LUT6 (Prop_lut6_I4_O)        0.124    10.644 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           1.176    11.820    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X60Y10         LUT3 (Prop_lut3_I0_O)        0.124    11.944 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.646    12.590    sm/M_alum_a[31]
    SLICE_X63Y15         LUT2 (Prop_lut2_I1_O)        0.124    12.714 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    12.714    alum/S[0]
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.246 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.246    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.360 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.360    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.474 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.474    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.588 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.588    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.702 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.702    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.816 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.816    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.930 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    13.930    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.044 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.044    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.315 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.788    15.103    alum/temp_out0[31]
    SLICE_X62Y15         LUT3 (Prop_lut3_I0_O)        0.373    15.476 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.476    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.026 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.026    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.140 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.140    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.254 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.254    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.368 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.368    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.482 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.482    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.596 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.596    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.710 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.710    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.824 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.824    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.981 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.092    18.073    alum/temp_out0[30]
    SLICE_X58Y14         LUT3 (Prop_lut3_I0_O)        0.329    18.402 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.402    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.952 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    18.952    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.066 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.066    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.180 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.180    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.294 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.294    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.408 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.408    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.522 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.522    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.636 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.636    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.750 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.750    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.907 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.040    20.947    alum/temp_out0[29]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.329    21.276 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.276    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.826 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    21.826    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.940 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    21.940    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.054 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.054    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.168 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.168    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.282 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.282    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.396 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.396    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.510 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.510    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.624 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.624    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.781 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.228    24.010    alum/temp_out0[28]
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.329    24.339 r  alum/D_registers_q[7][27]_i_52/O
                         net (fo=1, routed)           0.000    24.339    alum/D_registers_q[7][27]_i_52_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.872 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.872    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.989 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    24.989    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.106 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.106    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.223 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.223    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.340 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.340    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.457 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.457    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.574 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.574    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.731 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.612    26.342    alum/temp_out0[27]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.332    26.674 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.674    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.207 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.207    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.324 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.324    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.441 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.441    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.558 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.558    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.675 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.675    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.792 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.792    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.909 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.909    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.026 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.026    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.183 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.034    29.218    alum/temp_out0[26]
    SLICE_X60Y17         LUT3 (Prop_lut3_I0_O)        0.332    29.550 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    29.550    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.083 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.083    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.200 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.200    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.317 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.317    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.434 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.434    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.551 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.551    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.668 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.668    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.785 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.785    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.902 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    30.911    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.068 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.896    31.964    alum/temp_out0[25]
    SLICE_X61Y17         LUT3 (Prop_lut3_I0_O)        0.332    32.296 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.296    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.846 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.846    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.960 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.960    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.074 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.074    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.188 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.188    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.302 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.302    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.416 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.416    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.530 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.530    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.644 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    33.653    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.810 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.077    34.886    alum/temp_out0[24]
    SLICE_X59Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.671 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.671    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.785 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.785    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.899 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.899    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.013 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.013    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.127 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.127    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.241 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.241    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.355 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.355    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.469 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    36.478    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.635 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.921    37.556    alum/temp_out0[23]
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.329    37.885 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.885    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.418 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.418    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.535 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.535    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.652 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.652    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.769 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.009    38.778    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.895 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.895    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.012 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.012    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.129 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.129    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.246 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.246    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.403 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.146    40.549    alum/temp_out0[22]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.332    40.881 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.881    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.431 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.431    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.545 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.545    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.659 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.659    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.773 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.773    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.887 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.887    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.001 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.001    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.115 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    42.124    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.238 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.238    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.395 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.103    43.499    alum/temp_out0[21]
    SLICE_X53Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    44.284 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.284    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.398 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.398    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.512 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.512    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.626 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.626    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.740 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.740    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.854 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.854    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.968 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.968    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.082 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.091    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.248 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.968    46.216    alum/temp_out0[20]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    46.545 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    46.545    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.078 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.078    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.195 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.195    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.312 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.312    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.429 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.429    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.546 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.546    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.663 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.663    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.780 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.780    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.897 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    47.906    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.063 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.846    48.909    alum/temp_out0[19]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.332    49.241 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.241    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.791 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.791    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.905 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.905    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.019 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.019    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.133 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.133    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.247 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.247    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.361 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.009    50.370    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.484 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.484    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.598 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.598    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.755 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.076    51.831    alum/temp_out0[18]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.329    52.160 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.160    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.710 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.710    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.824 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.824    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.938 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.938    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.052 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.052    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.166 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.166    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.280 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.280    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.394 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.009    53.403    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.517 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.517    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.674 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.952    54.626    alum/temp_out0[17]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.329    54.955 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.955    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.505 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.505    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.619 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.619    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.733 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.733    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.847 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.847    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.961 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.961    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.075 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.075    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.189 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    56.198    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.312 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.312    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.469 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.253    57.722    alum/temp_out0[16]
    SLICE_X47Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    58.507 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.507    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.621 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.621    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.735 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.735    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.849 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.849    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.963 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.963    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.077 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.077    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.191 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.191    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.305 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    59.314    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.471 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.973    60.444    alum/temp_out0[15]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    60.773 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.773    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.306 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.306    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.423 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.423    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.540 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.540    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.657 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.657    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.774 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.774    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.891 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.891    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.008 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.008    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.125 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.125    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.282 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.922    63.204    alum/temp_out0[14]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.332    63.536 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    63.536    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.086 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.086    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.200 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.200    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.314 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.314    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.428 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.428    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.542 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.542    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.656 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.656    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.770 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.770    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.884 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    64.884    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.041 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.973    66.015    alum/temp_out0[13]
    SLICE_X43Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    66.800 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.800    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.914 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.914    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.028 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.028    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.142 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.142    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.256 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.256    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.370 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.370    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.484 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.484    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.598 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.598    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.755 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.066    68.820    alum/temp_out0[12]
    SLICE_X42Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    69.620 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.620    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.737 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.737    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.854 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.854    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.971 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.971    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.088 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.088    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.205 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.205    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.322 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.322    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.439 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.439    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.596 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.961    71.558    alum/temp_out0[11]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.332    71.890 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    71.890    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.440 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.440    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.554 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.554    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.668 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.668    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.782 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.782    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.896 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.896    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.010 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.010    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.124 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.124    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.238 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.238    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.395 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.994    74.388    alum/temp_out0[10]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.329    74.717 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.717    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.267 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.267    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.381 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.381    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.495 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.495    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.609 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.609    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.723 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.723    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.837 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.837    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.951 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.951    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.065 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.065    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.222 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.141    77.363    alum/temp_out0[9]
    SLICE_X37Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    78.148 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.148    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.262 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.262    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.376 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.376    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.490 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.490    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.604 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.604    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.718 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.718    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.832 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.832    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.946 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.946    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.103 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.992    80.095    alum/temp_out0[8]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    80.424 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.424    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.974 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.974    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.088 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.088    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.202 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.202    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.316 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.316    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.430 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.430    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.544 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.544    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.658 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.658    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.772 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.772    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.929 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.948    82.877    alum/temp_out0[7]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    83.206 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.206    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.739 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.739    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.856 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.856    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.973 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.973    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.090 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.090    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.207 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.207    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.324 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.324    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.441 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.441    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.558 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.558    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.715 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.920    85.635    alum/temp_out0[6]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.332    85.967 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    85.967    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.517 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.517    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.631 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.631    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.745 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.745    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.859 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.859    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.973 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.973    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.087 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.087    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.201 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.201    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.315 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.315    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.472 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.143    88.615    alum/temp_out0[5]
    SLICE_X45Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.400 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.400    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.514 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.514    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.628 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.628    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.742 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.742    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.856 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.856    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.970 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    89.970    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.084 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.084    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.198 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.198    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.355 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.170    91.525    alum/temp_out0[4]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    91.854 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.854    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.404 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.404    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.518 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.518    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.632 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.632    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.746 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.746    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.860 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.860    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.974 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.974    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.088 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.088    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.202 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.202    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.359 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.826    94.185    alum/temp_out0[3]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    94.514 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.514    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.064 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.064    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.178 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.178    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.292 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.292    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.406 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.406    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.520 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.520    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.634 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.634    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.748 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.748    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.862 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.862    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.019 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.098    97.117    alum/temp_out0[2]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    97.446 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.446    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.979 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.979    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.096 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.096    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.213 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.213    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.330 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.330    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.447 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.447    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.564 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.564    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.681 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.681    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.798 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.798    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.955 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.087   100.042    alum/temp_out0[1]
    SLICE_X51Y7          LUT3 (Prop_lut3_I0_O)        0.332   100.374 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.374    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.924 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.924    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.038 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.038    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.152 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.152    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.266 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.266    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.380 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.380    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.494 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.494    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.608 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.608    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.722 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.722    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.879 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.703   102.582    sm/temp_out0[0]
    SLICE_X50Y9          LUT5 (Prop_lut5_I4_O)        0.329   102.911 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   102.911    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X50Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   103.120 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.452   103.572    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I0_O)        0.297   103.869 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.129   104.998    sm/M_alum_out[0]
    SLICE_X35Y6          LUT4 (Prop_lut4_I0_O)        0.124   105.122 r  sm/D_states_q[1]_i_17/O
                         net (fo=2, routed)           0.417   105.539    sm/D_states_q[1]_i_17_n_0
    SLICE_X35Y5          LUT6 (Prop_lut6_I2_O)        0.124   105.663 f  sm/D_states_q[1]_i_5/O
                         net (fo=1, routed)           0.651   106.313    sm/D_states_q[1]_i_5_n_0
    SLICE_X32Y5          LUT6 (Prop_lut6_I3_O)        0.124   106.437 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   106.437    sm/D_states_d__0[1]
    SLICE_X32Y5          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.445   115.961    sm/clk
    SLICE_X32Y5          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.299   116.260    
                         clock uncertainty           -0.035   116.225    
    SLICE_X32Y5          FDRE (Setup_fdre_C_D)        0.029   116.254    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.254    
                         arrival time                        -106.438    
  -------------------------------------------------------------------
                         slack                                  9.816    

Slack (MET) :             9.827ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.157ns  (logic 60.332ns (59.642%)  route 40.825ns (40.358%))
  Logic Levels:           322  (CARRY4=287 LUT2=1 LUT3=25 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.565     5.149    sm/clk
    SLICE_X32Y5          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[5]/Q
                         net (fo=171, routed)         1.728     7.334    sm/D_states_q[5]
    SLICE_X39Y2          LUT5 (Prop_lut5_I4_O)        0.152     7.486 f  sm/ram_reg_i_159/O
                         net (fo=1, routed)           0.405     7.890    sm/ram_reg_i_159_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I3_O)        0.326     8.216 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.707     8.923    sm/ram_reg_i_130_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.047 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.473    10.520    L_reg/M_sm_ra1[0]
    SLICE_X64Y19         LUT6 (Prop_lut6_I4_O)        0.124    10.644 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           1.176    11.820    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X60Y10         LUT3 (Prop_lut3_I0_O)        0.124    11.944 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.646    12.590    sm/M_alum_a[31]
    SLICE_X63Y15         LUT2 (Prop_lut2_I1_O)        0.124    12.714 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    12.714    alum/S[0]
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.246 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.246    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.360 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.360    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.474 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.474    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.588 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.588    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.702 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.702    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.816 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.816    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.930 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    13.930    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.044 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.044    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.315 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.788    15.103    alum/temp_out0[31]
    SLICE_X62Y15         LUT3 (Prop_lut3_I0_O)        0.373    15.476 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.476    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.026 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.026    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.140 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.140    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.254 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.254    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.368 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.368    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.482 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.482    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.596 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.596    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.710 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.710    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.824 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.824    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.981 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.092    18.073    alum/temp_out0[30]
    SLICE_X58Y14         LUT3 (Prop_lut3_I0_O)        0.329    18.402 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.402    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.952 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    18.952    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.066 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.066    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.180 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.180    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.294 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.294    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.408 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.408    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.522 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.522    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.636 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.636    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.750 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.750    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.907 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.040    20.947    alum/temp_out0[29]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.329    21.276 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.276    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.826 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    21.826    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.940 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    21.940    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.054 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.054    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.168 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.168    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.282 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.282    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.396 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.396    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.510 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.510    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.624 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.624    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.781 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.228    24.010    alum/temp_out0[28]
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.329    24.339 r  alum/D_registers_q[7][27]_i_52/O
                         net (fo=1, routed)           0.000    24.339    alum/D_registers_q[7][27]_i_52_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.872 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.872    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.989 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    24.989    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.106 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.106    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.223 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.223    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.340 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.340    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.457 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.457    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.574 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.574    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.731 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.612    26.342    alum/temp_out0[27]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.332    26.674 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.674    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.207 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.207    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.324 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.324    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.441 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.441    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.558 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.558    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.675 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.675    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.792 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.792    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.909 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.909    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.026 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.026    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.183 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.034    29.218    alum/temp_out0[26]
    SLICE_X60Y17         LUT3 (Prop_lut3_I0_O)        0.332    29.550 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    29.550    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.083 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.083    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.200 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.200    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.317 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.317    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.434 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.434    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.551 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.551    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.668 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.668    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.785 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.785    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.902 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    30.911    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.068 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.896    31.964    alum/temp_out0[25]
    SLICE_X61Y17         LUT3 (Prop_lut3_I0_O)        0.332    32.296 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.296    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.846 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.846    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.960 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.960    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.074 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.074    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.188 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.188    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.302 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.302    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.416 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.416    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.530 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.530    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.644 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    33.653    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.810 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.077    34.886    alum/temp_out0[24]
    SLICE_X59Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.671 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.671    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.785 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.785    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.899 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.899    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.013 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.013    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.127 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.127    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.241 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.241    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.355 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.355    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.469 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    36.478    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.635 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.921    37.556    alum/temp_out0[23]
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.329    37.885 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.885    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.418 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.418    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.535 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.535    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.652 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.652    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.769 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.009    38.778    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.895 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.895    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.012 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.012    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.129 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.129    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.246 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.246    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.403 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.146    40.549    alum/temp_out0[22]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.332    40.881 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.881    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.431 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.431    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.545 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.545    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.659 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.659    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.773 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.773    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.887 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.887    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.001 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.001    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.115 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    42.124    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.238 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.238    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.395 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.103    43.499    alum/temp_out0[21]
    SLICE_X53Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    44.284 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.284    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.398 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.398    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.512 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.512    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.626 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.626    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.740 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.740    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.854 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.854    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.968 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.968    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.082 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.091    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.248 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.968    46.216    alum/temp_out0[20]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    46.545 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    46.545    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.078 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.078    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.195 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.195    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.312 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.312    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.429 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.429    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.546 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.546    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.663 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.663    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.780 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.780    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.897 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    47.906    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.063 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.846    48.909    alum/temp_out0[19]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.332    49.241 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.241    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.791 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.791    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.905 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.905    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.019 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.019    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.133 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.133    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.247 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.247    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.361 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.009    50.370    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.484 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.484    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.598 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.598    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.755 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.076    51.831    alum/temp_out0[18]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.329    52.160 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.160    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.710 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.710    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.824 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.824    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.938 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.938    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.052 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.052    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.166 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.166    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.280 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.280    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.394 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.009    53.403    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.517 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.517    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.674 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.952    54.626    alum/temp_out0[17]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.329    54.955 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.955    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.505 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.505    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.619 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.619    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.733 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.733    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.847 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.847    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.961 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.961    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.075 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.075    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.189 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    56.198    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.312 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.312    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.469 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.253    57.722    alum/temp_out0[16]
    SLICE_X47Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    58.507 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.507    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.621 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.621    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.735 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.735    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.849 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.849    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.963 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.963    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.077 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.077    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.191 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.191    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.305 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    59.314    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.471 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.973    60.444    alum/temp_out0[15]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    60.773 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.773    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.306 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.306    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.423 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.423    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.540 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.540    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.657 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.657    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.774 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.774    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.891 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.891    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.008 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.008    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.125 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.125    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.282 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.922    63.204    alum/temp_out0[14]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.332    63.536 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    63.536    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.086 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.086    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.200 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.200    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.314 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.314    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.428 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.428    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.542 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.542    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.656 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.656    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.770 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.770    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.884 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    64.884    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.041 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.973    66.015    alum/temp_out0[13]
    SLICE_X43Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    66.800 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.800    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.914 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.914    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.028 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.028    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.142 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.142    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.256 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.256    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.370 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.370    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.484 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.484    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.598 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.598    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.755 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.066    68.820    alum/temp_out0[12]
    SLICE_X42Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    69.620 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.620    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.737 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.737    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.854 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.854    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.971 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.971    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.088 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.088    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.205 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.205    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.322 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.322    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.439 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.439    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.596 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.961    71.558    alum/temp_out0[11]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.332    71.890 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    71.890    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.440 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.440    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.554 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.554    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.668 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.668    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.782 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.782    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.896 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.896    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.010 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.010    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.124 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.124    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.238 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.238    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.395 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.994    74.388    alum/temp_out0[10]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.329    74.717 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.717    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.267 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.267    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.381 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.381    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.495 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.495    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.609 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.609    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.723 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.723    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.837 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.837    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.951 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.951    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.065 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.065    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.222 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.141    77.363    alum/temp_out0[9]
    SLICE_X37Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    78.148 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.148    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.262 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.262    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.376 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.376    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.490 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.490    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.604 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.604    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.718 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.718    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.832 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.832    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.946 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.946    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.103 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.992    80.095    alum/temp_out0[8]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    80.424 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.424    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.974 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.974    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.088 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.088    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.202 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.202    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.316 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.316    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.430 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.430    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.544 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.544    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.658 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.658    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.772 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.772    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.929 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.948    82.877    alum/temp_out0[7]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    83.206 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.206    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.739 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.739    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.856 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.856    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.973 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.973    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.090 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.090    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.207 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.207    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.324 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.324    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.441 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.441    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.558 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.558    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.715 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.920    85.635    alum/temp_out0[6]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.332    85.967 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    85.967    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.517 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.517    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.631 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.631    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.745 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.745    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.859 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.859    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.973 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.973    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.087 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.087    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.201 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.201    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.315 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.315    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.472 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.143    88.615    alum/temp_out0[5]
    SLICE_X45Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.400 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.400    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.514 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.514    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.628 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.628    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.742 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.742    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.856 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.856    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.970 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    89.970    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.084 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.084    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.198 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.198    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.355 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.170    91.525    alum/temp_out0[4]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    91.854 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.854    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.404 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.404    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.518 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.518    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.632 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.632    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.746 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.746    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.860 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.860    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.974 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.974    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.088 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.088    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.202 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.202    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.359 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.826    94.185    alum/temp_out0[3]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    94.514 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.514    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.064 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.064    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.178 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.178    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.292 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.292    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.406 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.406    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.520 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.520    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.634 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.634    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.748 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.748    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.862 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.862    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.019 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.098    97.117    alum/temp_out0[2]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    97.446 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.446    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.979 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.979    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.096 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.096    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.213 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.213    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.330 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.330    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.447 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.447    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.564 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.564    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.681 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.681    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.798 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.798    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.955 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.087   100.042    alum/temp_out0[1]
    SLICE_X51Y7          LUT3 (Prop_lut3_I0_O)        0.332   100.374 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.374    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.924 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.924    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.038 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.038    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.152 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.152    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.266 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.266    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.380 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.380    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.494 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.494    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.608 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.608    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.722 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.722    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.879 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.703   102.582    sm/temp_out0[0]
    SLICE_X50Y9          LUT5 (Prop_lut5_I4_O)        0.329   102.911 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   102.911    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X50Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   103.120 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.452   103.572    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I0_O)        0.297   103.869 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.260   105.129    sm/M_alum_out[0]
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.124   105.253 r  sm/D_states_q[7]_i_10/O
                         net (fo=2, routed)           0.311   105.564    sm/D_states_q[7]_i_10_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I2_O)        0.124   105.688 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.618   106.306    sm/D_states_d__0[7]
    SLICE_X32Y3          FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.445   115.961    sm/clk
    SLICE_X32Y3          FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X32Y3          FDSE (Setup_fdse_C_D)       -0.067   116.133    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.133    
                         arrival time                        -106.306    
  -------------------------------------------------------------------
                         slack                                  9.827    

Slack (MET) :             9.839ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.145ns  (logic 60.332ns (59.649%)  route 40.813ns (40.351%))
  Logic Levels:           322  (CARRY4=287 LUT2=1 LUT3=25 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.565     5.149    sm/clk
    SLICE_X32Y5          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[5]/Q
                         net (fo=171, routed)         1.728     7.334    sm/D_states_q[5]
    SLICE_X39Y2          LUT5 (Prop_lut5_I4_O)        0.152     7.486 f  sm/ram_reg_i_159/O
                         net (fo=1, routed)           0.405     7.890    sm/ram_reg_i_159_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I3_O)        0.326     8.216 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.707     8.923    sm/ram_reg_i_130_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.047 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.473    10.520    L_reg/M_sm_ra1[0]
    SLICE_X64Y19         LUT6 (Prop_lut6_I4_O)        0.124    10.644 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           1.176    11.820    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X60Y10         LUT3 (Prop_lut3_I0_O)        0.124    11.944 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.646    12.590    sm/M_alum_a[31]
    SLICE_X63Y15         LUT2 (Prop_lut2_I1_O)        0.124    12.714 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    12.714    alum/S[0]
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.246 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.246    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.360 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.360    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.474 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.474    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.588 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.588    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.702 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.702    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.816 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.816    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.930 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    13.930    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.044 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.044    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.315 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.788    15.103    alum/temp_out0[31]
    SLICE_X62Y15         LUT3 (Prop_lut3_I0_O)        0.373    15.476 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.476    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.026 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.026    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.140 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.140    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.254 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.254    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.368 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.368    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.482 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.482    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.596 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.596    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.710 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.710    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.824 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.824    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.981 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.092    18.073    alum/temp_out0[30]
    SLICE_X58Y14         LUT3 (Prop_lut3_I0_O)        0.329    18.402 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.402    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.952 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    18.952    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.066 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.066    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.180 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.180    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.294 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.294    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.408 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.408    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.522 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.522    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.636 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.636    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.750 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.750    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.907 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.040    20.947    alum/temp_out0[29]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.329    21.276 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.276    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.826 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    21.826    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.940 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    21.940    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.054 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.054    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.168 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.168    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.282 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.282    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.396 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.396    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.510 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.510    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.624 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.624    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.781 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.228    24.010    alum/temp_out0[28]
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.329    24.339 r  alum/D_registers_q[7][27]_i_52/O
                         net (fo=1, routed)           0.000    24.339    alum/D_registers_q[7][27]_i_52_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.872 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.872    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.989 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    24.989    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.106 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.106    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.223 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.223    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.340 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.340    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.457 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.457    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.574 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.574    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.731 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.612    26.342    alum/temp_out0[27]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.332    26.674 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.674    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.207 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.207    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.324 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.324    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.441 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.441    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.558 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.558    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.675 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.675    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.792 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.792    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.909 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.909    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.026 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.026    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.183 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.034    29.218    alum/temp_out0[26]
    SLICE_X60Y17         LUT3 (Prop_lut3_I0_O)        0.332    29.550 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    29.550    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.083 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.083    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.200 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.200    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.317 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.317    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.434 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.434    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.551 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.551    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.668 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.668    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.785 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.785    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.902 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    30.911    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.068 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.896    31.964    alum/temp_out0[25]
    SLICE_X61Y17         LUT3 (Prop_lut3_I0_O)        0.332    32.296 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.296    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.846 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.846    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.960 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.960    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.074 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.074    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.188 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.188    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.302 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.302    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.416 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.416    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.530 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.530    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.644 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    33.653    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.810 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.077    34.886    alum/temp_out0[24]
    SLICE_X59Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.671 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.671    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.785 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.785    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.899 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.899    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.013 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.013    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.127 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.127    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.241 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.241    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.355 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.355    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.469 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    36.478    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.635 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.921    37.556    alum/temp_out0[23]
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.329    37.885 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.885    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.418 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.418    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.535 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.535    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.652 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.652    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.769 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.009    38.778    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.895 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.895    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.012 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.012    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.129 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.129    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.246 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.246    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.403 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.146    40.549    alum/temp_out0[22]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.332    40.881 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.881    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.431 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.431    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.545 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.545    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.659 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.659    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.773 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.773    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.887 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.887    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.001 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.001    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.115 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    42.124    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.238 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.238    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.395 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.103    43.499    alum/temp_out0[21]
    SLICE_X53Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    44.284 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.284    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.398 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.398    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.512 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.512    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.626 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.626    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.740 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.740    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.854 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.854    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.968 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.968    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.082 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.091    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.248 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.968    46.216    alum/temp_out0[20]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    46.545 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    46.545    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.078 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.078    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.195 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.195    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.312 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.312    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.429 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.429    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.546 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.546    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.663 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.663    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.780 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.780    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.897 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    47.906    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.063 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.846    48.909    alum/temp_out0[19]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.332    49.241 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.241    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.791 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.791    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.905 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.905    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.019 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.019    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.133 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.133    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.247 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.247    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.361 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.009    50.370    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.484 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.484    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.598 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.598    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.755 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.076    51.831    alum/temp_out0[18]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.329    52.160 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.160    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.710 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.710    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.824 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.824    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.938 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.938    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.052 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.052    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.166 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.166    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.280 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.280    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.394 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.009    53.403    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.517 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.517    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.674 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.952    54.626    alum/temp_out0[17]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.329    54.955 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.955    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.505 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.505    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.619 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.619    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.733 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.733    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.847 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.847    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.961 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.961    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.075 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.075    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.189 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    56.198    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.312 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.312    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.469 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.253    57.722    alum/temp_out0[16]
    SLICE_X47Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    58.507 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.507    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.621 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.621    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.735 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.735    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.849 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.849    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.963 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.963    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.077 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.077    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.191 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.191    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.305 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    59.314    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.471 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.973    60.444    alum/temp_out0[15]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    60.773 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.773    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.306 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.306    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.423 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.423    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.540 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.540    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.657 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.657    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.774 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.774    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.891 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.891    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.008 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.008    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.125 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.125    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.282 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.922    63.204    alum/temp_out0[14]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.332    63.536 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    63.536    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.086 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.086    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.200 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.200    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.314 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.314    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.428 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.428    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.542 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.542    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.656 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.656    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.770 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.770    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.884 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    64.884    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.041 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.973    66.015    alum/temp_out0[13]
    SLICE_X43Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    66.800 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.800    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.914 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.914    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.028 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.028    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.142 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.142    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.256 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.256    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.370 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.370    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.484 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.484    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.598 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.598    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.755 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.066    68.820    alum/temp_out0[12]
    SLICE_X42Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    69.620 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.620    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.737 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.737    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.854 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.854    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.971 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.971    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.088 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.088    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.205 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.205    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.322 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.322    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.439 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.439    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.596 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.961    71.558    alum/temp_out0[11]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.332    71.890 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    71.890    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.440 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.440    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.554 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.554    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.668 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.668    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.782 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.782    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.896 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.896    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.010 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.010    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.124 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.124    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.238 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.238    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.395 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.994    74.388    alum/temp_out0[10]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.329    74.717 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.717    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.267 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.267    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.381 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.381    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.495 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.495    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.609 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.609    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.723 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.723    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.837 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.837    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.951 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.951    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.065 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.065    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.222 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.141    77.363    alum/temp_out0[9]
    SLICE_X37Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    78.148 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.148    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.262 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.262    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.376 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.376    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.490 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.490    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.604 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.604    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.718 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.718    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.832 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.832    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.946 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.946    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.103 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.992    80.095    alum/temp_out0[8]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    80.424 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.424    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.974 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.974    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.088 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.088    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.202 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.202    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.316 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.316    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.430 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.430    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.544 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.544    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.658 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.658    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.772 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.772    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.929 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.948    82.877    alum/temp_out0[7]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    83.206 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.206    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.739 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.739    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.856 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.856    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.973 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.973    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.090 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.090    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.207 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.207    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.324 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.324    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.441 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.441    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.558 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.558    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.715 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.920    85.635    alum/temp_out0[6]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.332    85.967 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    85.967    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.517 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.517    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.631 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.631    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.745 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.745    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.859 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.859    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.973 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.973    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.087 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.087    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.201 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.201    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.315 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.315    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.472 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.143    88.615    alum/temp_out0[5]
    SLICE_X45Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.400 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.400    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.514 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.514    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.628 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.628    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.742 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.742    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.856 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.856    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.970 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    89.970    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.084 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.084    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.198 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.198    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.355 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.170    91.525    alum/temp_out0[4]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    91.854 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.854    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.404 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.404    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.518 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.518    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.632 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.632    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.746 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.746    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.860 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.860    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.974 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.974    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.088 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.088    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.202 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.202    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.359 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.826    94.185    alum/temp_out0[3]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    94.514 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.514    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.064 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.064    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.178 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.178    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.292 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.292    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.406 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.406    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.520 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.520    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.634 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.634    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.748 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.748    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.862 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.862    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.019 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.098    97.117    alum/temp_out0[2]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    97.446 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.446    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.979 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.979    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.096 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.096    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.213 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.213    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.330 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.330    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.447 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.447    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.564 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.564    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.681 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.681    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.798 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.798    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.955 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.087   100.042    alum/temp_out0[1]
    SLICE_X51Y7          LUT3 (Prop_lut3_I0_O)        0.332   100.374 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.374    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.924 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.924    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.038 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.038    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.152 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.152    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.266 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.266    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.380 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.380    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.494 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.494    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.608 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.608    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.722 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.722    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.879 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.703   102.582    sm/temp_out0[0]
    SLICE_X50Y9          LUT5 (Prop_lut5_I4_O)        0.329   102.911 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   102.911    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X50Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   103.120 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.452   103.572    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I0_O)        0.297   103.869 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.260   105.129    sm/M_alum_out[0]
    SLICE_X33Y4          LUT5 (Prop_lut5_I4_O)        0.124   105.253 f  sm/D_states_q[7]_i_10/O
                         net (fo=2, routed)           0.446   105.699    sm/D_states_q[7]_i_10_n_0
    SLICE_X33Y3          LUT6 (Prop_lut6_I5_O)        0.124   105.823 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.471   106.294    sm/D_states_d__0[6]
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.445   115.961    sm/clk
    SLICE_X33Y3          FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X33Y3          FDRE (Setup_fdre_C_D)       -0.067   116.133    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.133    
                         arrival time                        -106.294    
  -------------------------------------------------------------------
                         slack                                  9.839    

Slack (MET) :             9.908ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.171ns  (logic 60.456ns (59.756%)  route 40.715ns (40.244%))
  Logic Levels:           323  (CARRY4=287 LUT2=1 LUT3=25 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.565     5.149    sm/clk
    SLICE_X32Y5          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[5]/Q
                         net (fo=171, routed)         1.728     7.334    sm/D_states_q[5]
    SLICE_X39Y2          LUT5 (Prop_lut5_I4_O)        0.152     7.486 f  sm/ram_reg_i_159/O
                         net (fo=1, routed)           0.405     7.890    sm/ram_reg_i_159_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I3_O)        0.326     8.216 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.707     8.923    sm/ram_reg_i_130_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.047 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.473    10.520    L_reg/M_sm_ra1[0]
    SLICE_X64Y19         LUT6 (Prop_lut6_I4_O)        0.124    10.644 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           1.176    11.820    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X60Y10         LUT3 (Prop_lut3_I0_O)        0.124    11.944 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.646    12.590    sm/M_alum_a[31]
    SLICE_X63Y15         LUT2 (Prop_lut2_I1_O)        0.124    12.714 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    12.714    alum/S[0]
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.246 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.246    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.360 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.360    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.474 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.474    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.588 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.588    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.702 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.702    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.816 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.816    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.930 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    13.930    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.044 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.044    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.315 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.788    15.103    alum/temp_out0[31]
    SLICE_X62Y15         LUT3 (Prop_lut3_I0_O)        0.373    15.476 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.476    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.026 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.026    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.140 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.140    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.254 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.254    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.368 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.368    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.482 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.482    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.596 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.596    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.710 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.710    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.824 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.824    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.981 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.092    18.073    alum/temp_out0[30]
    SLICE_X58Y14         LUT3 (Prop_lut3_I0_O)        0.329    18.402 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.402    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.952 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    18.952    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.066 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.066    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.180 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.180    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.294 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.294    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.408 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.408    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.522 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.522    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.636 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.636    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.750 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.750    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.907 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.040    20.947    alum/temp_out0[29]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.329    21.276 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.276    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.826 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    21.826    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.940 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    21.940    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.054 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.054    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.168 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.168    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.282 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.282    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.396 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.396    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.510 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.510    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.624 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.624    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.781 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.228    24.010    alum/temp_out0[28]
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.329    24.339 r  alum/D_registers_q[7][27]_i_52/O
                         net (fo=1, routed)           0.000    24.339    alum/D_registers_q[7][27]_i_52_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.872 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.872    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.989 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    24.989    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.106 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.106    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.223 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.223    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.340 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.340    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.457 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.457    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.574 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.574    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.731 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.612    26.342    alum/temp_out0[27]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.332    26.674 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.674    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.207 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.207    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.324 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.324    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.441 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.441    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.558 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.558    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.675 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.675    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.792 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.792    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.909 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.909    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.026 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.026    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.183 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.034    29.218    alum/temp_out0[26]
    SLICE_X60Y17         LUT3 (Prop_lut3_I0_O)        0.332    29.550 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    29.550    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.083 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.083    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.200 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.200    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.317 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.317    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.434 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.434    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.551 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.551    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.668 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.668    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.785 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.785    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.902 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    30.911    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.068 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.896    31.964    alum/temp_out0[25]
    SLICE_X61Y17         LUT3 (Prop_lut3_I0_O)        0.332    32.296 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.296    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.846 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.846    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.960 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.960    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.074 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.074    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.188 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.188    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.302 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.302    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.416 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.416    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.530 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.530    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.644 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    33.653    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.810 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.077    34.886    alum/temp_out0[24]
    SLICE_X59Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.671 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.671    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.785 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.785    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.899 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.899    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.013 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.013    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.127 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.127    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.241 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.241    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.355 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.355    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.469 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    36.478    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.635 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.921    37.556    alum/temp_out0[23]
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.329    37.885 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.885    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.418 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.418    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.535 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.535    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.652 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.652    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.769 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.009    38.778    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.895 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.895    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.012 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.012    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.129 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.129    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.246 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.246    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.403 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.146    40.549    alum/temp_out0[22]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.332    40.881 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.881    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.431 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.431    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.545 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.545    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.659 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.659    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.773 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.773    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.887 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.887    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.001 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.001    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.115 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    42.124    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.238 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.238    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.395 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.103    43.499    alum/temp_out0[21]
    SLICE_X53Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    44.284 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.284    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.398 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.398    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.512 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.512    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.626 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.626    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.740 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.740    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.854 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.854    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.968 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.968    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.082 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.091    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.248 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.968    46.216    alum/temp_out0[20]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    46.545 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    46.545    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.078 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.078    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.195 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.195    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.312 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.312    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.429 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.429    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.546 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.546    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.663 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.663    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.780 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.780    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.897 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    47.906    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.063 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.846    48.909    alum/temp_out0[19]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.332    49.241 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.241    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.791 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.791    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.905 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.905    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.019 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.019    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.133 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.133    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.247 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.247    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.361 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.009    50.370    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.484 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.484    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.598 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.598    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.755 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.076    51.831    alum/temp_out0[18]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.329    52.160 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.160    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.710 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.710    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.824 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.824    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.938 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.938    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.052 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.052    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.166 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.166    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.280 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.280    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.394 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.009    53.403    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.517 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.517    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.674 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.952    54.626    alum/temp_out0[17]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.329    54.955 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.955    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.505 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.505    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.619 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.619    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.733 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.733    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.847 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.847    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.961 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.961    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.075 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.075    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.189 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    56.198    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.312 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.312    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.469 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.253    57.722    alum/temp_out0[16]
    SLICE_X47Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    58.507 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.507    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.621 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.621    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.735 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.735    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.849 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.849    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.963 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.963    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.077 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.077    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.191 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.191    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.305 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    59.314    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.471 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.973    60.444    alum/temp_out0[15]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    60.773 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.773    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.306 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.306    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.423 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.423    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.540 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.540    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.657 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.657    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.774 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.774    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.891 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.891    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.008 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.008    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.125 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.125    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.282 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.922    63.204    alum/temp_out0[14]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.332    63.536 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    63.536    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.086 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.086    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.200 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.200    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.314 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.314    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.428 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.428    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.542 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.542    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.656 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.656    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.770 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.770    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.884 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    64.884    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.041 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.973    66.015    alum/temp_out0[13]
    SLICE_X43Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    66.800 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.800    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.914 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.914    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.028 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.028    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.142 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.142    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.256 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.256    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.370 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.370    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.484 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.484    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.598 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.598    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.755 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.066    68.820    alum/temp_out0[12]
    SLICE_X42Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    69.620 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.620    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.737 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.737    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.854 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.854    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.971 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.971    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.088 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.088    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.205 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.205    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.322 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.322    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.439 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.439    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.596 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.961    71.558    alum/temp_out0[11]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.332    71.890 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    71.890    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.440 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.440    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.554 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.554    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.668 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.668    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.782 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.782    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.896 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.896    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.010 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.010    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.124 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.124    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.238 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.238    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.395 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.994    74.388    alum/temp_out0[10]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.329    74.717 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.717    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.267 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.267    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.381 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.381    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.495 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.495    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.609 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.609    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.723 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.723    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.837 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.837    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.951 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.951    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.065 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.065    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.222 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.141    77.363    alum/temp_out0[9]
    SLICE_X37Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    78.148 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.148    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.262 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.262    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.376 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.376    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.490 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.490    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.604 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.604    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.718 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.718    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.832 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.832    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.946 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.946    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.103 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.992    80.095    alum/temp_out0[8]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    80.424 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.424    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.974 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.974    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.088 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.088    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.202 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.202    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.316 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.316    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.430 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.430    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.544 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.544    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.658 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.658    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.772 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.772    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.929 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.948    82.877    alum/temp_out0[7]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    83.206 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.206    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.739 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.739    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.856 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.856    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.973 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.973    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.090 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.090    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.207 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.207    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.324 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.324    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.441 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.441    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.558 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.558    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.715 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.920    85.635    alum/temp_out0[6]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.332    85.967 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    85.967    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.517 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.517    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.631 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.631    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.745 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.745    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.859 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.859    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.973 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.973    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.087 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.087    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.201 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.201    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.315 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.315    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.472 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.143    88.615    alum/temp_out0[5]
    SLICE_X45Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.400 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.400    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.514 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.514    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.628 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.628    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.742 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.742    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.856 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.856    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.970 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    89.970    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.084 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.084    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.198 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.198    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.355 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.170    91.525    alum/temp_out0[4]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    91.854 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.854    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.404 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.404    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.518 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.518    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.632 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.632    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.746 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.746    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.860 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.860    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.974 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.974    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.088 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.088    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.202 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.202    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.359 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.826    94.185    alum/temp_out0[3]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    94.514 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.514    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.064 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.064    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.178 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.178    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.292 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.292    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.406 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.406    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.520 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.520    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.634 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.634    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.748 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.748    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.862 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.862    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.019 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.098    97.117    alum/temp_out0[2]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    97.446 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.446    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.979 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.979    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.096 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.096    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.213 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.213    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.330 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.330    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.447 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.447    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.564 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.564    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.681 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.681    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.798 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.798    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.955 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.087   100.042    alum/temp_out0[1]
    SLICE_X51Y7          LUT3 (Prop_lut3_I0_O)        0.332   100.374 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.374    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.924 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.924    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.038 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.038    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.152 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.152    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.266 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.266    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.380 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.380    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.494 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.494    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.608 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.608    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.722 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.722    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.879 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.703   102.582    sm/temp_out0[0]
    SLICE_X50Y9          LUT5 (Prop_lut5_I4_O)        0.329   102.911 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   102.911    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X50Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   103.120 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.452   103.572    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I0_O)        0.297   103.869 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.156   105.025    sm/M_alum_out[0]
    SLICE_X32Y7          LUT6 (Prop_lut6_I3_O)        0.124   105.149 r  sm/D_states_q[4]_i_9/O
                         net (fo=1, routed)           0.280   105.429    sm/D_states_q[4]_i_9_n_0
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.124   105.553 r  sm/D_states_q[4]_i_3/O
                         net (fo=1, routed)           0.643   106.196    sm/D_states_q[4]_i_3_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I1_O)        0.124   106.320 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.000   106.320    sm/D_states_d__0[4]
    SLICE_X33Y7          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.444   115.960    sm/clk
    SLICE_X33Y7          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.274   116.234    
                         clock uncertainty           -0.035   116.199    
    SLICE_X33Y7          FDSE (Setup_fdse_C_D)        0.029   116.228    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.228    
                         arrival time                        -106.320    
  -------------------------------------------------------------------
                         slack                                  9.908    

Slack (MET) :             10.145ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        100.848ns  (logic 60.456ns (59.948%)  route 40.392ns (40.052%))
  Logic Levels:           323  (CARRY4=287 LUT2=1 LUT3=25 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.565     5.149    sm/clk
    SLICE_X32Y5          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[5]/Q
                         net (fo=171, routed)         1.728     7.334    sm/D_states_q[5]
    SLICE_X39Y2          LUT5 (Prop_lut5_I4_O)        0.152     7.486 f  sm/ram_reg_i_159/O
                         net (fo=1, routed)           0.405     7.890    sm/ram_reg_i_159_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I3_O)        0.326     8.216 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.707     8.923    sm/ram_reg_i_130_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.047 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.473    10.520    L_reg/M_sm_ra1[0]
    SLICE_X64Y19         LUT6 (Prop_lut6_I4_O)        0.124    10.644 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           1.176    11.820    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X60Y10         LUT3 (Prop_lut3_I0_O)        0.124    11.944 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.646    12.590    sm/M_alum_a[31]
    SLICE_X63Y15         LUT2 (Prop_lut2_I1_O)        0.124    12.714 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    12.714    alum/S[0]
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.246 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.246    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.360 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.360    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.474 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.474    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.588 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.588    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.702 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.702    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.816 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    13.816    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.930 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    13.930    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.044 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.044    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.315 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          0.788    15.103    alum/temp_out0[31]
    SLICE_X62Y15         LUT3 (Prop_lut3_I0_O)        0.373    15.476 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.476    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.026 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.026    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.140 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.140    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.254 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.254    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.368 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.368    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.482 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.482    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.596 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.596    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.710 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.710    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.824 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.824    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.981 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.092    18.073    alum/temp_out0[30]
    SLICE_X58Y14         LUT3 (Prop_lut3_I0_O)        0.329    18.402 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    18.402    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.952 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    18.952    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.066 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.066    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.180 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.180    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.294 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.294    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.408 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.408    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.522 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.522    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.636 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.636    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.750 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.750    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.907 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.040    20.947    alum/temp_out0[29]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.329    21.276 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.276    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.826 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    21.826    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.940 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    21.940    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.054 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.054    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.168 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.168    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.282 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.282    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.396 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.396    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.510 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.510    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.624 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.624    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.781 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.228    24.010    alum/temp_out0[28]
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.329    24.339 r  alum/D_registers_q[7][27]_i_52/O
                         net (fo=1, routed)           0.000    24.339    alum/D_registers_q[7][27]_i_52_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.872 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.872    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.989 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    24.989    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.106 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.106    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.223 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.223    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.340 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.340    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.457 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.457    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.574 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.574    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.731 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.612    26.342    alum/temp_out0[27]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.332    26.674 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.674    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.207 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.207    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.324 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.324    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.441 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.441    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.558 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.558    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.675 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.675    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.792 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.792    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.909 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.909    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.026 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.026    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.183 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.034    29.218    alum/temp_out0[26]
    SLICE_X60Y17         LUT3 (Prop_lut3_I0_O)        0.332    29.550 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    29.550    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.083 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.083    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.200 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.200    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.317 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.317    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.434 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.434    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.551 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.551    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.668 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.668    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.785 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.785    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.902 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.009    30.911    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.068 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          0.896    31.964    alum/temp_out0[25]
    SLICE_X61Y17         LUT3 (Prop_lut3_I0_O)        0.332    32.296 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.296    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.846 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.846    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.960 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.960    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.074 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.074    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.188 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.188    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.302 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.302    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.416 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.416    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.530 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.530    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.644 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.009    33.653    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.810 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.077    34.886    alum/temp_out0[24]
    SLICE_X59Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.671 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.671    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.785 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.785    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.899 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.899    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.013 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.013    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.127 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.127    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.241 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.241    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.355 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.355    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.469 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.009    36.478    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.635 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.921    37.556    alum/temp_out0[23]
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.329    37.885 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    37.885    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.418 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.418    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.535 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.535    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.652 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.652    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.769 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.009    38.778    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.895 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.895    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.012 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.012    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.129 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.129    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.246 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.246    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.403 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.146    40.549    alum/temp_out0[22]
    SLICE_X55Y18         LUT3 (Prop_lut3_I0_O)        0.332    40.881 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.881    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.431 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.431    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.545 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.545    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.659 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.659    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.773 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.773    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.887 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.887    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.001 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.001    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.115 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    42.124    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.238 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.238    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.395 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.103    43.499    alum/temp_out0[21]
    SLICE_X53Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    44.284 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.284    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.398 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.398    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.512 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.512    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.626 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.626    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.740 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.740    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.854 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.854    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.968 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.968    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.082 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    45.091    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.248 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.968    46.216    alum/temp_out0[20]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    46.545 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    46.545    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.078 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.078    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.195 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.195    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.312 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.312    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.429 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.429    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.546 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    47.546    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.663 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    47.663    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.780 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.780    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.897 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    47.906    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.063 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.846    48.909    alum/temp_out0[19]
    SLICE_X51Y19         LUT3 (Prop_lut3_I0_O)        0.332    49.241 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.241    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.791 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.791    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.905 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.905    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.019 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.019    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.133 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.133    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.247 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.247    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.361 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.009    50.370    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.484 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.484    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.598 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.598    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.755 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.076    51.831    alum/temp_out0[18]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.329    52.160 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.160    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.710 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.710    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.824 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.824    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.938 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.938    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.052 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.052    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.166 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.166    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.280 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.280    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.394 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.009    53.403    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.517 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.517    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.674 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.952    54.626    alum/temp_out0[17]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.329    54.955 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.955    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.505 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.505    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.619 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.619    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.733 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.733    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.847 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.847    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.961 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.961    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.075 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.075    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.189 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    56.198    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.312 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.312    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.469 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.253    57.722    alum/temp_out0[16]
    SLICE_X47Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    58.507 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.507    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.621 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.621    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.735 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.735    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.849 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.849    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.963 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.963    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.077 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.077    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.191 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.191    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.305 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.009    59.314    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.471 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.973    60.444    alum/temp_out0[15]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    60.773 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.773    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.306 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.306    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.423 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.423    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.540 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.540    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.657 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.657    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.774 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.774    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.891 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.891    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.008 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.008    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.125 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.125    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.282 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.922    63.204    alum/temp_out0[14]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.332    63.536 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    63.536    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.086 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.086    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.200 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.200    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.314 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.314    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.428 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.428    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.542 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.542    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.656 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    64.656    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.770 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    64.770    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.884 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    64.884    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.041 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.973    66.015    alum/temp_out0[13]
    SLICE_X43Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    66.800 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    66.800    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.914 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    66.914    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.028 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.028    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.142 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.142    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.256 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.256    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.370 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.370    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.484 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.484    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.598 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.598    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.755 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.066    68.820    alum/temp_out0[12]
    SLICE_X42Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    69.620 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.620    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.737 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.737    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.854 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    69.854    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.971 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    69.971    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.088 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.088    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.205 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.205    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.322 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.322    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.439 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.439    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.596 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.961    71.558    alum/temp_out0[11]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.332    71.890 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    71.890    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.440 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.440    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.554 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.554    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.668 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.668    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.782 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.782    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.896 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.896    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.010 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.010    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.124 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.124    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.238 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.238    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.395 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.994    74.388    alum/temp_out0[10]
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.329    74.717 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.717    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.267 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.267    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.381 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.381    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.495 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.495    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.609 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.609    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.723 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.723    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.837 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.837    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.951 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.951    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.065 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.065    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.222 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.141    77.363    alum/temp_out0[9]
    SLICE_X37Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    78.148 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.148    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.262 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.262    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.376 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.376    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.490 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.490    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.604 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.604    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.718 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.718    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.832 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.832    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.946 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.946    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.103 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.992    80.095    alum/temp_out0[8]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    80.424 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.424    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.974 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.974    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.088 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.088    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.202 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.202    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.316 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.316    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.430 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.430    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.544 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.544    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.658 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.658    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.772 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.772    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.929 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.948    82.877    alum/temp_out0[7]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    83.206 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.206    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.739 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.739    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.856 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.856    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.973 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.973    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.090 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.090    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.207 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.207    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.324 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.324    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.441 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.441    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.558 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.558    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.715 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.920    85.635    alum/temp_out0[6]
    SLICE_X40Y12         LUT3 (Prop_lut3_I0_O)        0.332    85.967 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    85.967    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.517 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.517    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.631 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.631    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.745 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.745    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.859 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.859    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.973 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.973    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.087 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.087    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.201 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.201    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.315 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.315    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.472 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.143    88.615    alum/temp_out0[5]
    SLICE_X45Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.400 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.400    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.514 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.514    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.628 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.628    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.742 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.742    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.856 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.856    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.970 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    89.970    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.084 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.084    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.198 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.198    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.355 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.170    91.525    alum/temp_out0[4]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    91.854 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.854    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.404 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.404    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.518 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.518    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.632 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.632    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.746 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.746    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.860 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.860    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.974 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.974    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.088 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.088    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.202 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.202    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.359 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.826    94.185    alum/temp_out0[3]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    94.514 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.514    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.064 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.064    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.178 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.178    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.292 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.292    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.406 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.406    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.520 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.520    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.634 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.634    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.748 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.748    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.862 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.862    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.019 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.098    97.117    alum/temp_out0[2]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    97.446 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.446    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    97.979 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.979    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.096 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.096    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.213 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.213    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.330 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.330    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.447 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.447    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.564 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.564    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.681 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.681    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.798 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.798    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.955 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.087   100.042    alum/temp_out0[1]
    SLICE_X51Y7          LUT3 (Prop_lut3_I0_O)        0.332   100.374 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.374    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.924 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.924    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.038 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.038    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.152 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.152    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.266 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.266    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.380 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.380    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.494 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.494    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.608 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   101.608    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.722 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.722    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.879 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.703   102.582    sm/temp_out0[0]
    SLICE_X50Y9          LUT5 (Prop_lut5_I4_O)        0.329   102.911 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   102.911    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X50Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   103.120 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.452   103.572    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I0_O)        0.297   103.869 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.972   104.841    sm/M_alum_out[0]
    SLICE_X37Y6          LUT6 (Prop_lut6_I1_O)        0.124   104.965 f  sm/D_states_q[0]_i_15/O
                         net (fo=1, routed)           0.433   105.399    sm/D_states_q[0]_i_15_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I3_O)        0.124   105.523 r  sm/D_states_q[0]_i_6/O
                         net (fo=1, routed)           0.351   105.873    sm/D_states_q[0]_i_6_n_0
    SLICE_X36Y6          LUT6 (Prop_lut6_I4_O)        0.124   105.997 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.000   105.997    sm/D_states_d__0[0]
    SLICE_X36Y6          FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.445   115.961    sm/clk
    SLICE_X36Y6          FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X36Y6          FDSE (Setup_fdse_C_D)        0.029   116.142    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.142    
                         arrival time                        -105.997    
  -------------------------------------------------------------------
                         slack                                 10.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.180%)  route 0.228ns (61.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.563     1.507    sr2/clk
    SLICE_X35Y1          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.876    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.180%)  route 0.228ns (61.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.563     1.507    sr2/clk
    SLICE_X35Y1          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.876    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.180%)  route 0.228ns (61.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.563     1.507    sr2/clk
    SLICE_X35Y1          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.876    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.180%)  route 0.228ns (61.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.563     1.507    sr2/clk
    SLICE_X35Y1          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.876    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y1          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.218%)  route 0.248ns (63.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.564     1.508    sr1/clk
    SLICE_X33Y0          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.248     1.897    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.218%)  route 0.248ns (63.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.564     1.508    sr1/clk
    SLICE_X33Y0          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.248     1.897    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.218%)  route 0.248ns (63.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.564     1.508    sr1/clk
    SLICE_X33Y0          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.248     1.897    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.218%)  route 0.248ns (63.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.564     1.508    sr1/clk
    SLICE_X33Y0          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.248     1.897    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.123%)  route 0.260ns (64.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.564     1.508    sr1/clk
    SLICE_X32Y0          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.260     1.909    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.833    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.123%)  route 0.260ns (64.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.564     1.508    sr1/clk
    SLICE_X32Y0          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.260     1.909    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.524    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.833    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y2    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X50Y8    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X60Y9    L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X63Y10   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X60Y9    L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X60Y9    L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X63Y10   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X63Y10   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      107.134ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.754ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             107.134ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.558ns  (logic 0.900ns (25.293%)  route 2.658ns (74.707%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.565     5.149    sm/clk
    SLICE_X32Y5          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[1]/Q
                         net (fo=196, routed)         1.022     6.628    sm/D_states_q[1]
    SLICE_X38Y3          LUT2 (Prop_lut2_I0_O)        0.116     6.744 f  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           1.159     7.903    sm/D_stage_q[3]_i_3_n_0
    SLICE_X33Y2          LUT6 (Prop_lut6_I5_O)        0.328     8.231 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.477     8.708    fifo_reset_cond/AS[0]
    SLICE_X32Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.446   115.962    fifo_reset_cond/clk
    SLICE_X32Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.274   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X32Y1          FDPE (Recov_fdpe_C_PRE)     -0.359   115.842    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.842    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                107.134    

Slack (MET) :             107.134ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.558ns  (logic 0.900ns (25.293%)  route 2.658ns (74.707%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.565     5.149    sm/clk
    SLICE_X32Y5          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[1]/Q
                         net (fo=196, routed)         1.022     6.628    sm/D_states_q[1]
    SLICE_X38Y3          LUT2 (Prop_lut2_I0_O)        0.116     6.744 f  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           1.159     7.903    sm/D_stage_q[3]_i_3_n_0
    SLICE_X33Y2          LUT6 (Prop_lut6_I5_O)        0.328     8.231 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.477     8.708    fifo_reset_cond/AS[0]
    SLICE_X32Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.446   115.962    fifo_reset_cond/clk
    SLICE_X32Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.274   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X32Y1          FDPE (Recov_fdpe_C_PRE)     -0.359   115.842    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.842    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                107.134    

Slack (MET) :             107.134ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.558ns  (logic 0.900ns (25.293%)  route 2.658ns (74.707%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.565     5.149    sm/clk
    SLICE_X32Y5          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[1]/Q
                         net (fo=196, routed)         1.022     6.628    sm/D_states_q[1]
    SLICE_X38Y3          LUT2 (Prop_lut2_I0_O)        0.116     6.744 f  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           1.159     7.903    sm/D_stage_q[3]_i_3_n_0
    SLICE_X33Y2          LUT6 (Prop_lut6_I5_O)        0.328     8.231 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.477     8.708    fifo_reset_cond/AS[0]
    SLICE_X32Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.446   115.962    fifo_reset_cond/clk
    SLICE_X32Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.274   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X32Y1          FDPE (Recov_fdpe_C_PRE)     -0.359   115.842    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.842    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                107.134    

Slack (MET) :             107.134ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.558ns  (logic 0.900ns (25.293%)  route 2.658ns (74.707%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.565     5.149    sm/clk
    SLICE_X32Y5          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[1]/Q
                         net (fo=196, routed)         1.022     6.628    sm/D_states_q[1]
    SLICE_X38Y3          LUT2 (Prop_lut2_I0_O)        0.116     6.744 f  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           1.159     7.903    sm/D_stage_q[3]_i_3_n_0
    SLICE_X33Y2          LUT6 (Prop_lut6_I5_O)        0.328     8.231 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.477     8.708    fifo_reset_cond/AS[0]
    SLICE_X32Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.446   115.962    fifo_reset_cond/clk
    SLICE_X32Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.274   116.236    
                         clock uncertainty           -0.035   116.201    
    SLICE_X32Y1          FDPE (Recov_fdpe_C_PRE)     -0.359   115.842    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.842    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                107.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.502%)  route 0.490ns (72.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.563     1.507    sm/clk
    SLICE_X32Y3          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDSE (Prop_fdse_C_Q)         0.141     1.648 r  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         0.337     1.985    sm/D_states_q[7]
    SLICE_X33Y2          LUT6 (Prop_lut6_I2_O)        0.045     2.030 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.153     2.183    fifo_reset_cond/AS[0]
    SLICE_X32Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.833     2.023    fifo_reset_cond/clk
    SLICE_X32Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.499     1.524    
    SLICE_X32Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.429    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.502%)  route 0.490ns (72.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.563     1.507    sm/clk
    SLICE_X32Y3          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDSE (Prop_fdse_C_Q)         0.141     1.648 r  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         0.337     1.985    sm/D_states_q[7]
    SLICE_X33Y2          LUT6 (Prop_lut6_I2_O)        0.045     2.030 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.153     2.183    fifo_reset_cond/AS[0]
    SLICE_X32Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.833     2.023    fifo_reset_cond/clk
    SLICE_X32Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.499     1.524    
    SLICE_X32Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.429    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.502%)  route 0.490ns (72.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.563     1.507    sm/clk
    SLICE_X32Y3          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDSE (Prop_fdse_C_Q)         0.141     1.648 r  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         0.337     1.985    sm/D_states_q[7]
    SLICE_X33Y2          LUT6 (Prop_lut6_I2_O)        0.045     2.030 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.153     2.183    fifo_reset_cond/AS[0]
    SLICE_X32Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.833     2.023    fifo_reset_cond/clk
    SLICE_X32Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.499     1.524    
    SLICE_X32Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.429    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.502%)  route 0.490ns (72.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.563     1.507    sm/clk
    SLICE_X32Y3          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDSE (Prop_fdse_C_Q)         0.141     1.648 r  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         0.337     1.985    sm/D_states_q[7]
    SLICE_X33Y2          LUT6 (Prop_lut6_I2_O)        0.045     2.030 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.153     2.183    fifo_reset_cond/AS[0]
    SLICE_X32Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.833     2.023    fifo_reset_cond/clk
    SLICE_X32Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.499     1.524    
    SLICE_X32Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.429    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.754    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.555ns  (logic 11.909ns (32.578%)  route 24.646ns (67.422%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X60Y7          FDRE                                         r  L_reg/D_registers_q_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y7          FDRE (Prop_fdre_C_Q)         0.518     5.738 r  L_reg/D_registers_q_reg[2][13]/Q
                         net (fo=11, routed)          1.932     7.671    L_reg/M_sm_pac[13]
    SLICE_X59Y7          LUT2 (Prop_lut2_I1_O)        0.152     7.823 r  L_reg/L_259fce4a_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.467     8.289    L_reg/L_259fce4a_remainder0_carry_i_23_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I0_O)        0.326     8.615 f  L_reg/L_259fce4a_remainder0_carry_i_18/O
                         net (fo=3, routed)           1.039     9.655    L_reg/L_259fce4a_remainder0_carry_i_18_n_0
    SLICE_X59Y5          LUT3 (Prop_lut3_I1_O)        0.152     9.807 f  L_reg/L_259fce4a_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.267    10.073    L_reg/L_259fce4a_remainder0_carry_i_20_n_0
    SLICE_X59Y5          LUT5 (Prop_lut5_I4_O)        0.332    10.405 r  L_reg/L_259fce4a_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.868    11.273    L_reg/L_259fce4a_remainder0_carry_i_10_n_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I1_O)        0.124    11.397 r  L_reg/L_259fce4a_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.397    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X58Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.947 r  aseg_driver/decimal_renderer/L_259fce4a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.947    aseg_driver/decimal_renderer/L_259fce4a_remainder0_carry_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.169 f  aseg_driver/decimal_renderer/L_259fce4a_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.089    13.258    L_reg/L_259fce4a_remainder0[4]
    SLICE_X62Y7          LUT3 (Prop_lut3_I0_O)        0.325    13.583 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.011    14.593    L_reg/i__carry__1_i_14_n_0
    SLICE_X65Y6          LUT5 (Prop_lut5_I2_O)        0.326    14.919 r  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.738    15.657    L_reg/i__carry_i_25__0_n_0
    SLICE_X64Y6          LUT6 (Prop_lut6_I5_O)        0.124    15.781 f  L_reg/i__carry_i_22/O
                         net (fo=4, routed)           0.811    16.592    L_reg/i__carry_i_22_n_0
    SLICE_X63Y6          LUT5 (Prop_lut5_I3_O)        0.152    16.744 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.729    17.473    L_reg/i__carry_i_19_n_0
    SLICE_X63Y5          LUT3 (Prop_lut3_I0_O)        0.352    17.825 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.023    18.848    L_reg/i__carry_i_11_n_0
    SLICE_X62Y2          LUT2 (Prop_lut2_I1_O)        0.326    19.174 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.611    19.785    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X62Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.292 r  aseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.292    aseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.406 r  aseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.406    aseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.740 f  aseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.129    21.869    L_reg/L_259fce4a_remainder0_inferred__1/i__carry__2[1]
    SLICE_X63Y5          LUT5 (Prop_lut5_I4_O)        0.303    22.172 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.650    22.822    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X63Y4          LUT5 (Prop_lut5_I0_O)        0.124    22.946 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.248    24.194    L_reg/i__carry_i_14_0
    SLICE_X65Y4          LUT3 (Prop_lut3_I0_O)        0.152    24.346 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.670    25.016    L_reg/i__carry_i_25_n_0
    SLICE_X65Y3          LUT6 (Prop_lut6_I0_O)        0.326    25.342 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.643    25.985    L_reg/i__carry_i_20_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I2_O)        0.124    26.109 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.108    27.217    L_reg/i__carry_i_13_n_0
    SLICE_X59Y2          LUT3 (Prop_lut3_I1_O)        0.152    27.369 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.800    28.168    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X60Y2          LUT5 (Prop_lut5_I0_O)        0.326    28.494 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.494    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.027 r  aseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.027    aseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.144 r  aseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.144    aseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.363 r  aseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           1.101    30.464    aseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X59Y3          LUT6 (Prop_lut6_I1_O)        0.295    30.759 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.910    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.034 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.117    32.151    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I1_O)        0.124    32.275 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.433    32.708    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I5_O)        0.124    32.832 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.853    33.685    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X58Y4          LUT4 (Prop_lut4_I3_O)        0.152    33.837 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.160    37.997    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    41.775 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.775    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.030ns  (logic 11.876ns (32.960%)  route 24.155ns (67.040%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=5 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X60Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDRE (Prop_fdre_C_Q)         0.518     5.738 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.663     7.402    L_reg/M_sm_timer[4]
    SLICE_X51Y4          LUT2 (Prop_lut2_I1_O)        0.124     7.526 f  L_reg/L_259fce4a_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           0.954     8.480    L_reg/L_259fce4a_remainder0_carry_i_25__1_n_0
    SLICE_X51Y6          LUT6 (Prop_lut6_I4_O)        0.124     8.604 f  L_reg/L_259fce4a_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.254     9.858    L_reg/L_259fce4a_remainder0_carry_i_12__1_n_0
    SLICE_X52Y4          LUT3 (Prop_lut3_I0_O)        0.152    10.010 f  L_reg/L_259fce4a_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.694    L_reg/L_259fce4a_remainder0_carry_i_20__1_n_0
    SLICE_X52Y4          LUT5 (Prop_lut5_I4_O)        0.374    11.068 r  L_reg/L_259fce4a_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.806    11.873    L_reg/L_259fce4a_remainder0_carry_i_10__1_n_0
    SLICE_X52Y5          LUT4 (Prop_lut4_I1_O)        0.328    12.201 r  L_reg/L_259fce4a_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.201    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.734 r  timerseg_driver/decimal_renderer/L_259fce4a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.734    timerseg_driver/decimal_renderer/L_259fce4a_remainder0_carry_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.057 r  timerseg_driver/decimal_renderer/L_259fce4a_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.443    14.501    L_reg/L_259fce4a_remainder0_3[5]
    SLICE_X51Y2          LUT3 (Prop_lut3_I2_O)        0.306    14.807 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.840    15.647    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I5_O)        0.124    15.771 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.483    16.254    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X50Y3          LUT5 (Prop_lut5_I3_O)        0.116    16.370 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.109    17.480    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X51Y1          LUT5 (Prop_lut5_I4_O)        0.356    17.836 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.590    18.425    L_reg/i__carry_i_19__3_n_0
    SLICE_X52Y1          LUT3 (Prop_lut3_I0_O)        0.352    18.777 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.036    19.813    L_reg/i__carry_i_11__3_n_0
    SLICE_X54Y1          LUT2 (Prop_lut2_I1_O)        0.328    20.141 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.482    20.623    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X53Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.130 r  timerseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.130    timerseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.244 r  timerseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.244    timerseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.557 r  timerseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.956    22.513    L_reg/L_259fce4a_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X54Y3          LUT5 (Prop_lut5_I0_O)        0.306    22.819 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.161    22.980    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X54Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.104 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.802    23.906    timerseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry__0_0
    SLICE_X57Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.030 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.804    24.834    L_reg/i__carry_i_13__3_0
    SLICE_X57Y0          LUT5 (Prop_lut5_I0_O)        0.150    24.984 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.594    25.578    L_reg/i__carry_i_23__3_n_0
    SLICE_X56Y0          LUT6 (Prop_lut6_I0_O)        0.326    25.904 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.476    26.380    L_reg/i__carry_i_13__3_n_0
    SLICE_X56Y0          LUT3 (Prop_lut3_I1_O)        0.150    26.530 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.593    27.122    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X55Y0          LUT5 (Prop_lut5_I0_O)        0.328    27.450 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.450    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X55Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.000 r  timerseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.000    timerseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry_n_0
    SLICE_X55Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.239 f  timerseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.835    29.074    timerseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X54Y2          LUT6 (Prop_lut6_I4_O)        0.302    29.376 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.282    29.658    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I1_O)        0.124    29.782 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.834    30.616    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X56Y3          LUT3 (Prop_lut3_I1_O)        0.124    30.740 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.293    31.032    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I3_O)        0.124    31.156 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.113    32.269    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X58Y3          LUT4 (Prop_lut4_I2_O)        0.152    32.421 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.069    37.490    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    41.251 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.251    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.873ns  (logic 11.671ns (32.535%)  route 24.201ns (67.465%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X60Y7          FDRE                                         r  L_reg/D_registers_q_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y7          FDRE (Prop_fdre_C_Q)         0.518     5.738 r  L_reg/D_registers_q_reg[2][13]/Q
                         net (fo=11, routed)          1.932     7.671    L_reg/M_sm_pac[13]
    SLICE_X59Y7          LUT2 (Prop_lut2_I1_O)        0.152     7.823 r  L_reg/L_259fce4a_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.467     8.289    L_reg/L_259fce4a_remainder0_carry_i_23_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I0_O)        0.326     8.615 f  L_reg/L_259fce4a_remainder0_carry_i_18/O
                         net (fo=3, routed)           1.039     9.655    L_reg/L_259fce4a_remainder0_carry_i_18_n_0
    SLICE_X59Y5          LUT3 (Prop_lut3_I1_O)        0.152     9.807 f  L_reg/L_259fce4a_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.267    10.073    L_reg/L_259fce4a_remainder0_carry_i_20_n_0
    SLICE_X59Y5          LUT5 (Prop_lut5_I4_O)        0.332    10.405 r  L_reg/L_259fce4a_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.868    11.273    L_reg/L_259fce4a_remainder0_carry_i_10_n_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I1_O)        0.124    11.397 r  L_reg/L_259fce4a_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.397    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X58Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.947 r  aseg_driver/decimal_renderer/L_259fce4a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.947    aseg_driver/decimal_renderer/L_259fce4a_remainder0_carry_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.169 f  aseg_driver/decimal_renderer/L_259fce4a_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.089    13.258    L_reg/L_259fce4a_remainder0[4]
    SLICE_X62Y7          LUT3 (Prop_lut3_I0_O)        0.325    13.583 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.011    14.593    L_reg/i__carry__1_i_14_n_0
    SLICE_X65Y6          LUT5 (Prop_lut5_I2_O)        0.326    14.919 r  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.738    15.657    L_reg/i__carry_i_25__0_n_0
    SLICE_X64Y6          LUT6 (Prop_lut6_I5_O)        0.124    15.781 f  L_reg/i__carry_i_22/O
                         net (fo=4, routed)           0.811    16.592    L_reg/i__carry_i_22_n_0
    SLICE_X63Y6          LUT5 (Prop_lut5_I3_O)        0.152    16.744 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.729    17.473    L_reg/i__carry_i_19_n_0
    SLICE_X63Y5          LUT3 (Prop_lut3_I0_O)        0.352    17.825 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.023    18.848    L_reg/i__carry_i_11_n_0
    SLICE_X62Y2          LUT2 (Prop_lut2_I1_O)        0.326    19.174 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.611    19.785    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X62Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.292 r  aseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.292    aseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.406 r  aseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.406    aseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.740 f  aseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.129    21.869    L_reg/L_259fce4a_remainder0_inferred__1/i__carry__2[1]
    SLICE_X63Y5          LUT5 (Prop_lut5_I4_O)        0.303    22.172 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.650    22.822    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X63Y4          LUT5 (Prop_lut5_I0_O)        0.124    22.946 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.248    24.194    L_reg/i__carry_i_14_0
    SLICE_X65Y4          LUT3 (Prop_lut3_I0_O)        0.152    24.346 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.670    25.016    L_reg/i__carry_i_25_n_0
    SLICE_X65Y3          LUT6 (Prop_lut6_I0_O)        0.326    25.342 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.643    25.985    L_reg/i__carry_i_20_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I2_O)        0.124    26.109 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.108    27.217    L_reg/i__carry_i_13_n_0
    SLICE_X59Y2          LUT3 (Prop_lut3_I1_O)        0.152    27.369 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.800    28.168    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X60Y2          LUT5 (Prop_lut5_I0_O)        0.326    28.494 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.494    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.027 r  aseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.027    aseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.144 r  aseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.144    aseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.363 r  aseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           1.101    30.464    aseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X59Y3          LUT6 (Prop_lut6_I1_O)        0.295    30.759 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.910    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.034 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.117    32.151    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I1_O)        0.124    32.275 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.433    32.708    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I5_O)        0.124    32.832 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.853    33.685    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X58Y4          LUT4 (Prop_lut4_I3_O)        0.124    33.809 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.716    37.525    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.093 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.093    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.703ns  (logic 11.676ns (32.704%)  route 24.026ns (67.296%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X60Y7          FDRE                                         r  L_reg/D_registers_q_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y7          FDRE (Prop_fdre_C_Q)         0.518     5.738 r  L_reg/D_registers_q_reg[2][13]/Q
                         net (fo=11, routed)          1.932     7.671    L_reg/M_sm_pac[13]
    SLICE_X59Y7          LUT2 (Prop_lut2_I1_O)        0.152     7.823 r  L_reg/L_259fce4a_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.467     8.289    L_reg/L_259fce4a_remainder0_carry_i_23_n_0
    SLICE_X59Y7          LUT6 (Prop_lut6_I0_O)        0.326     8.615 f  L_reg/L_259fce4a_remainder0_carry_i_18/O
                         net (fo=3, routed)           1.039     9.655    L_reg/L_259fce4a_remainder0_carry_i_18_n_0
    SLICE_X59Y5          LUT3 (Prop_lut3_I1_O)        0.152     9.807 f  L_reg/L_259fce4a_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.267    10.073    L_reg/L_259fce4a_remainder0_carry_i_20_n_0
    SLICE_X59Y5          LUT5 (Prop_lut5_I4_O)        0.332    10.405 r  L_reg/L_259fce4a_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.868    11.273    L_reg/L_259fce4a_remainder0_carry_i_10_n_0
    SLICE_X58Y5          LUT4 (Prop_lut4_I1_O)        0.124    11.397 r  L_reg/L_259fce4a_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.397    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X58Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.947 r  aseg_driver/decimal_renderer/L_259fce4a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.947    aseg_driver/decimal_renderer/L_259fce4a_remainder0_carry_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.169 f  aseg_driver/decimal_renderer/L_259fce4a_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.089    13.258    L_reg/L_259fce4a_remainder0[4]
    SLICE_X62Y7          LUT3 (Prop_lut3_I0_O)        0.325    13.583 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.011    14.593    L_reg/i__carry__1_i_14_n_0
    SLICE_X65Y6          LUT5 (Prop_lut5_I2_O)        0.326    14.919 r  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.738    15.657    L_reg/i__carry_i_25__0_n_0
    SLICE_X64Y6          LUT6 (Prop_lut6_I5_O)        0.124    15.781 f  L_reg/i__carry_i_22/O
                         net (fo=4, routed)           0.811    16.592    L_reg/i__carry_i_22_n_0
    SLICE_X63Y6          LUT5 (Prop_lut5_I3_O)        0.152    16.744 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.729    17.473    L_reg/i__carry_i_19_n_0
    SLICE_X63Y5          LUT3 (Prop_lut3_I0_O)        0.352    17.825 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.023    18.848    L_reg/i__carry_i_11_n_0
    SLICE_X62Y2          LUT2 (Prop_lut2_I1_O)        0.326    19.174 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.611    19.785    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X62Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.292 r  aseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.292    aseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.406 r  aseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.406    aseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.740 f  aseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.129    21.869    L_reg/L_259fce4a_remainder0_inferred__1/i__carry__2[1]
    SLICE_X63Y5          LUT5 (Prop_lut5_I4_O)        0.303    22.172 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.650    22.822    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X63Y4          LUT5 (Prop_lut5_I0_O)        0.124    22.946 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.248    24.194    L_reg/i__carry_i_14_0
    SLICE_X65Y4          LUT3 (Prop_lut3_I0_O)        0.152    24.346 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.670    25.016    L_reg/i__carry_i_25_n_0
    SLICE_X65Y3          LUT6 (Prop_lut6_I0_O)        0.326    25.342 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.643    25.985    L_reg/i__carry_i_20_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I2_O)        0.124    26.109 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.108    27.217    L_reg/i__carry_i_13_n_0
    SLICE_X59Y2          LUT3 (Prop_lut3_I1_O)        0.152    27.369 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.800    28.168    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X60Y2          LUT5 (Prop_lut5_I0_O)        0.326    28.494 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.494    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.027 r  aseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.027    aseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.144 r  aseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.144    aseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.363 f  aseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           1.101    30.464    aseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X59Y3          LUT6 (Prop_lut6_I1_O)        0.295    30.759 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.910    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.034 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.117    32.151    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I1_O)        0.124    32.275 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.433    32.708    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I5_O)        0.124    32.832 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.673    33.506    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X58Y4          LUT3 (Prop_lut3_I2_O)        0.124    33.630 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.720    37.350    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    40.923 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.923    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.534ns  (logic 11.293ns (31.782%)  route 24.241ns (68.218%))
  Logic Levels:           33  (CARRY4=9 LUT2=4 LUT3=5 LUT4=2 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.634     5.218    L_reg/clk_IBUF_BUFG
    SLICE_X59Y11         FDRE                                         r  L_reg/D_registers_q_reg[3][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456     5.674 r  L_reg/D_registers_q_reg[3][10]/Q
                         net (fo=12, routed)          1.937     7.612    L_reg/M_sm_pbc[10]
    SLICE_X58Y25         LUT3 (Prop_lut3_I0_O)        0.124     7.736 r  L_reg/L_259fce4a_remainder0_carry_i_21__0/O
                         net (fo=4, routed)           0.830     8.566    L_reg/L_259fce4a_remainder0_carry_i_21__0_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.690 r  L_reg/L_259fce4a_remainder0_carry__0_i_9__0/O
                         net (fo=17, routed)          1.213     9.903    L_reg/L_259fce4a_remainder0_carry__0_i_9__0_n_0
    SLICE_X54Y27         LUT2 (Prop_lut2_I1_O)        0.124    10.027 f  L_reg/L_259fce4a_remainder0_carry_i_15__0/O
                         net (fo=1, routed)           0.466    10.493    L_reg/L_259fce4a_remainder0_carry_i_15__0_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I3_O)        0.124    10.617 r  L_reg/L_259fce4a_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.992    11.609    L_reg/L_259fce4a_remainder0_carry_i_8__0_n_0
    SLICE_X52Y26         LUT2 (Prop_lut2_I0_O)        0.124    11.733 r  L_reg/L_259fce4a_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.521    12.253    bseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X53Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.638 r  bseg_driver/decimal_renderer/L_259fce4a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.638    bseg_driver/decimal_renderer/L_259fce4a_remainder0_carry_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.752 r  bseg_driver/decimal_renderer/L_259fce4a_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.752    bseg_driver/decimal_renderer/L_259fce4a_remainder0_carry__0_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.974 r  bseg_driver/decimal_renderer/L_259fce4a_remainder0_carry__1/O[0]
                         net (fo=5, routed)           1.016    13.990    L_reg/L_259fce4a_remainder0_1[8]
    SLICE_X53Y29         LUT5 (Prop_lut5_I4_O)        0.299    14.289 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.835    15.124    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I0_O)        0.124    15.248 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.950    16.199    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X51Y28         LUT6 (Prop_lut6_I0_O)        0.124    16.323 f  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           1.194    17.516    L_reg/i__carry_i_16__2_n_0
    SLICE_X54Y28         LUT3 (Prop_lut3_I0_O)        0.150    17.666 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.883    18.550    L_reg/i__carry_i_20__2_n_0
    SLICE_X55Y28         LUT3 (Prop_lut3_I1_O)        0.356    18.906 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.065    19.971    L_reg/i__carry_i_11__1_n_0
    SLICE_X58Y28         LUT2 (Prop_lut2_I1_O)        0.326    20.297 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.589    20.886    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X54Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.406 r  bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.406    bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.523 r  bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.523    bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.762 r  bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.249    23.010    L_reg/L_259fce4a_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X59Y28         LUT5 (Prop_lut5_I1_O)        0.301    23.311 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.264    23.576    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.124    23.700 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.756    24.455    bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry__0_0
    SLICE_X61Y26         LUT2 (Prop_lut2_I0_O)        0.153    24.608 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.990    25.599    L_reg/i__carry_i_13__1_0
    SLICE_X61Y27         LUT5 (Prop_lut5_I0_O)        0.355    25.954 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.802    26.755    L_reg/i__carry_i_23__1_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I0_O)        0.326    27.081 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.807    27.888    L_reg/i__carry_i_13__1_n_0
    SLICE_X61Y27         LUT3 (Prop_lut3_I1_O)        0.152    28.040 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.999    29.038    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X60Y26         LUT5 (Prop_lut5_I0_O)        0.332    29.370 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.370    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.903 r  bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.903    bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.020 r  bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.020    bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.335 r  bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.864    31.199    bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X61Y28         LUT6 (Prop_lut6_I0_O)        0.307    31.506 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    31.769    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y28         LUT6 (Prop_lut6_I1_O)        0.124    31.893 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.957    32.850    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y28         LUT3 (Prop_lut3_I1_O)        0.124    32.974 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.674    33.648    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I4_O)        0.124    33.772 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.013    34.785    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y34         LUT4 (Prop_lut4_I1_O)        0.153    34.938 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.114    37.051    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.701    40.753 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.753    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.427ns  (logic 11.077ns (31.268%)  route 24.350ns (68.732%))
  Logic Levels:           33  (CARRY4=9 LUT2=4 LUT3=5 LUT4=2 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.634     5.218    L_reg/clk_IBUF_BUFG
    SLICE_X59Y11         FDRE                                         r  L_reg/D_registers_q_reg[3][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456     5.674 r  L_reg/D_registers_q_reg[3][10]/Q
                         net (fo=12, routed)          1.937     7.612    L_reg/M_sm_pbc[10]
    SLICE_X58Y25         LUT3 (Prop_lut3_I0_O)        0.124     7.736 r  L_reg/L_259fce4a_remainder0_carry_i_21__0/O
                         net (fo=4, routed)           0.830     8.566    L_reg/L_259fce4a_remainder0_carry_i_21__0_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.690 r  L_reg/L_259fce4a_remainder0_carry__0_i_9__0/O
                         net (fo=17, routed)          1.213     9.903    L_reg/L_259fce4a_remainder0_carry__0_i_9__0_n_0
    SLICE_X54Y27         LUT2 (Prop_lut2_I1_O)        0.124    10.027 f  L_reg/L_259fce4a_remainder0_carry_i_15__0/O
                         net (fo=1, routed)           0.466    10.493    L_reg/L_259fce4a_remainder0_carry_i_15__0_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I3_O)        0.124    10.617 r  L_reg/L_259fce4a_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.992    11.609    L_reg/L_259fce4a_remainder0_carry_i_8__0_n_0
    SLICE_X52Y26         LUT2 (Prop_lut2_I0_O)        0.124    11.733 r  L_reg/L_259fce4a_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.521    12.253    bseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X53Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.638 r  bseg_driver/decimal_renderer/L_259fce4a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.638    bseg_driver/decimal_renderer/L_259fce4a_remainder0_carry_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.752 r  bseg_driver/decimal_renderer/L_259fce4a_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.752    bseg_driver/decimal_renderer/L_259fce4a_remainder0_carry__0_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.974 r  bseg_driver/decimal_renderer/L_259fce4a_remainder0_carry__1/O[0]
                         net (fo=5, routed)           1.016    13.990    L_reg/L_259fce4a_remainder0_1[8]
    SLICE_X53Y29         LUT5 (Prop_lut5_I4_O)        0.299    14.289 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.835    15.124    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I0_O)        0.124    15.248 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.950    16.199    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X51Y28         LUT6 (Prop_lut6_I0_O)        0.124    16.323 f  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           1.194    17.516    L_reg/i__carry_i_16__2_n_0
    SLICE_X54Y28         LUT3 (Prop_lut3_I0_O)        0.150    17.666 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.883    18.550    L_reg/i__carry_i_20__2_n_0
    SLICE_X55Y28         LUT3 (Prop_lut3_I1_O)        0.356    18.906 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.065    19.971    L_reg/i__carry_i_11__1_n_0
    SLICE_X58Y28         LUT2 (Prop_lut2_I1_O)        0.326    20.297 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.589    20.886    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X54Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.406 r  bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.406    bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.523 r  bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.523    bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.762 r  bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.249    23.010    L_reg/L_259fce4a_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X59Y28         LUT5 (Prop_lut5_I1_O)        0.301    23.311 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.264    23.576    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.124    23.700 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.756    24.455    bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry__0_0
    SLICE_X61Y26         LUT2 (Prop_lut2_I0_O)        0.153    24.608 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.990    25.599    L_reg/i__carry_i_13__1_0
    SLICE_X61Y27         LUT5 (Prop_lut5_I0_O)        0.355    25.954 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.802    26.755    L_reg/i__carry_i_23__1_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I0_O)        0.326    27.081 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.807    27.888    L_reg/i__carry_i_13__1_n_0
    SLICE_X61Y27         LUT3 (Prop_lut3_I1_O)        0.152    28.040 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.999    29.038    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X60Y26         LUT5 (Prop_lut5_I0_O)        0.332    29.370 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.370    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.903 r  bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.903    bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.020 r  bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.020    bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.335 r  bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.864    31.199    bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X61Y28         LUT6 (Prop_lut6_I0_O)        0.307    31.506 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    31.769    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y28         LUT6 (Prop_lut6_I1_O)        0.124    31.893 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.957    32.850    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y28         LUT3 (Prop_lut3_I1_O)        0.124    32.974 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.674    33.648    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I4_O)        0.124    33.772 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.166    34.938    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y34         LUT4 (Prop_lut4_I2_O)        0.124    35.062 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.069    37.131    bseg_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.514    40.645 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.645    bseg[1]
    M4                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.413ns  (logic 11.073ns (31.268%)  route 24.340ns (68.732%))
  Logic Levels:           33  (CARRY4=9 LUT2=4 LUT3=6 LUT4=1 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.634     5.218    L_reg/clk_IBUF_BUFG
    SLICE_X59Y11         FDRE                                         r  L_reg/D_registers_q_reg[3][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456     5.674 r  L_reg/D_registers_q_reg[3][10]/Q
                         net (fo=12, routed)          1.937     7.612    L_reg/M_sm_pbc[10]
    SLICE_X58Y25         LUT3 (Prop_lut3_I0_O)        0.124     7.736 r  L_reg/L_259fce4a_remainder0_carry_i_21__0/O
                         net (fo=4, routed)           0.830     8.566    L_reg/L_259fce4a_remainder0_carry_i_21__0_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.690 r  L_reg/L_259fce4a_remainder0_carry__0_i_9__0/O
                         net (fo=17, routed)          1.213     9.903    L_reg/L_259fce4a_remainder0_carry__0_i_9__0_n_0
    SLICE_X54Y27         LUT2 (Prop_lut2_I1_O)        0.124    10.027 f  L_reg/L_259fce4a_remainder0_carry_i_15__0/O
                         net (fo=1, routed)           0.466    10.493    L_reg/L_259fce4a_remainder0_carry_i_15__0_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I3_O)        0.124    10.617 r  L_reg/L_259fce4a_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.992    11.609    L_reg/L_259fce4a_remainder0_carry_i_8__0_n_0
    SLICE_X52Y26         LUT2 (Prop_lut2_I0_O)        0.124    11.733 r  L_reg/L_259fce4a_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.521    12.253    bseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X53Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.638 r  bseg_driver/decimal_renderer/L_259fce4a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.638    bseg_driver/decimal_renderer/L_259fce4a_remainder0_carry_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.752 r  bseg_driver/decimal_renderer/L_259fce4a_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.752    bseg_driver/decimal_renderer/L_259fce4a_remainder0_carry__0_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.974 r  bseg_driver/decimal_renderer/L_259fce4a_remainder0_carry__1/O[0]
                         net (fo=5, routed)           1.016    13.990    L_reg/L_259fce4a_remainder0_1[8]
    SLICE_X53Y29         LUT5 (Prop_lut5_I4_O)        0.299    14.289 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.835    15.124    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I0_O)        0.124    15.248 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.950    16.199    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X51Y28         LUT6 (Prop_lut6_I0_O)        0.124    16.323 f  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           1.194    17.516    L_reg/i__carry_i_16__2_n_0
    SLICE_X54Y28         LUT3 (Prop_lut3_I0_O)        0.150    17.666 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.883    18.550    L_reg/i__carry_i_20__2_n_0
    SLICE_X55Y28         LUT3 (Prop_lut3_I1_O)        0.356    18.906 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.065    19.971    L_reg/i__carry_i_11__1_n_0
    SLICE_X58Y28         LUT2 (Prop_lut2_I1_O)        0.326    20.297 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.589    20.886    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X54Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.406 r  bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.406    bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.523 r  bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.523    bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.762 r  bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.249    23.010    L_reg/L_259fce4a_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X59Y28         LUT5 (Prop_lut5_I1_O)        0.301    23.311 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.264    23.576    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.124    23.700 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.756    24.455    bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry__0_0
    SLICE_X61Y26         LUT2 (Prop_lut2_I0_O)        0.153    24.608 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.990    25.599    L_reg/i__carry_i_13__1_0
    SLICE_X61Y27         LUT5 (Prop_lut5_I0_O)        0.355    25.954 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.802    26.755    L_reg/i__carry_i_23__1_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I0_O)        0.326    27.081 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.807    27.888    L_reg/i__carry_i_13__1_n_0
    SLICE_X61Y27         LUT3 (Prop_lut3_I1_O)        0.152    28.040 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.999    29.038    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X60Y26         LUT5 (Prop_lut5_I0_O)        0.332    29.370 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.370    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.903 r  bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.903    bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.020 r  bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.020    bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.335 r  bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.864    31.199    bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X61Y28         LUT6 (Prop_lut6_I0_O)        0.307    31.506 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    31.769    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y28         LUT6 (Prop_lut6_I1_O)        0.124    31.893 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.957    32.850    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y28         LUT3 (Prop_lut3_I1_O)        0.124    32.974 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.674    33.648    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I4_O)        0.124    33.772 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.022    34.794    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y34         LUT3 (Prop_lut3_I1_O)        0.124    34.918 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.203    37.121    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    40.631 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.631    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.329ns  (logic 11.642ns (32.954%)  route 23.687ns (67.046%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=5 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X60Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDRE (Prop_fdre_C_Q)         0.518     5.738 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.663     7.402    L_reg/M_sm_timer[4]
    SLICE_X51Y4          LUT2 (Prop_lut2_I1_O)        0.124     7.526 f  L_reg/L_259fce4a_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           0.954     8.480    L_reg/L_259fce4a_remainder0_carry_i_25__1_n_0
    SLICE_X51Y6          LUT6 (Prop_lut6_I4_O)        0.124     8.604 f  L_reg/L_259fce4a_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.254     9.858    L_reg/L_259fce4a_remainder0_carry_i_12__1_n_0
    SLICE_X52Y4          LUT3 (Prop_lut3_I0_O)        0.152    10.010 f  L_reg/L_259fce4a_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.694    L_reg/L_259fce4a_remainder0_carry_i_20__1_n_0
    SLICE_X52Y4          LUT5 (Prop_lut5_I4_O)        0.374    11.068 r  L_reg/L_259fce4a_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.806    11.873    L_reg/L_259fce4a_remainder0_carry_i_10__1_n_0
    SLICE_X52Y5          LUT4 (Prop_lut4_I1_O)        0.328    12.201 r  L_reg/L_259fce4a_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.201    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.734 r  timerseg_driver/decimal_renderer/L_259fce4a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.734    timerseg_driver/decimal_renderer/L_259fce4a_remainder0_carry_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.057 r  timerseg_driver/decimal_renderer/L_259fce4a_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.443    14.501    L_reg/L_259fce4a_remainder0_3[5]
    SLICE_X51Y2          LUT3 (Prop_lut3_I2_O)        0.306    14.807 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.840    15.647    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I5_O)        0.124    15.771 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.483    16.254    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X50Y3          LUT5 (Prop_lut5_I3_O)        0.116    16.370 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.109    17.480    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X51Y1          LUT5 (Prop_lut5_I4_O)        0.356    17.836 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.590    18.425    L_reg/i__carry_i_19__3_n_0
    SLICE_X52Y1          LUT3 (Prop_lut3_I0_O)        0.352    18.777 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.036    19.813    L_reg/i__carry_i_11__3_n_0
    SLICE_X54Y1          LUT2 (Prop_lut2_I1_O)        0.328    20.141 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.482    20.623    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X53Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.130 r  timerseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.130    timerseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.244 r  timerseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.244    timerseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.557 r  timerseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.956    22.513    L_reg/L_259fce4a_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X54Y3          LUT5 (Prop_lut5_I0_O)        0.306    22.819 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.161    22.980    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X54Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.104 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.802    23.906    timerseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry__0_0
    SLICE_X57Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.030 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.804    24.834    L_reg/i__carry_i_13__3_0
    SLICE_X57Y0          LUT5 (Prop_lut5_I0_O)        0.150    24.984 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.594    25.578    L_reg/i__carry_i_23__3_n_0
    SLICE_X56Y0          LUT6 (Prop_lut6_I0_O)        0.326    25.904 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.476    26.380    L_reg/i__carry_i_13__3_n_0
    SLICE_X56Y0          LUT3 (Prop_lut3_I1_O)        0.150    26.530 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.593    27.122    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X55Y0          LUT5 (Prop_lut5_I0_O)        0.328    27.450 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.450    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X55Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.000 r  timerseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.000    timerseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry_n_0
    SLICE_X55Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.239 r  timerseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.835    29.074    timerseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X54Y2          LUT6 (Prop_lut6_I4_O)        0.302    29.376 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.282    29.658    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I1_O)        0.124    29.782 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.834    30.616    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X56Y3          LUT3 (Prop_lut3_I1_O)        0.124    30.740 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.354    31.094    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X57Y3          LUT6 (Prop_lut6_I4_O)        0.124    31.218 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.933    32.151    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X58Y3          LUT4 (Prop_lut4_I1_O)        0.124    32.275 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.719    36.994    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    40.550 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.550    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.311ns  (logic 11.640ns (32.965%)  route 23.671ns (67.035%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=6 LUT4=1 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X60Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y8          FDRE (Prop_fdre_C_Q)         0.518     5.738 f  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=19, routed)          1.663     7.402    L_reg/M_sm_timer[4]
    SLICE_X51Y4          LUT2 (Prop_lut2_I1_O)        0.124     7.526 f  L_reg/L_259fce4a_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           0.954     8.480    L_reg/L_259fce4a_remainder0_carry_i_25__1_n_0
    SLICE_X51Y6          LUT6 (Prop_lut6_I4_O)        0.124     8.604 f  L_reg/L_259fce4a_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.254     9.858    L_reg/L_259fce4a_remainder0_carry_i_12__1_n_0
    SLICE_X52Y4          LUT3 (Prop_lut3_I0_O)        0.152    10.010 f  L_reg/L_259fce4a_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.694    L_reg/L_259fce4a_remainder0_carry_i_20__1_n_0
    SLICE_X52Y4          LUT5 (Prop_lut5_I4_O)        0.374    11.068 r  L_reg/L_259fce4a_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.806    11.873    L_reg/L_259fce4a_remainder0_carry_i_10__1_n_0
    SLICE_X52Y5          LUT4 (Prop_lut4_I1_O)        0.328    12.201 r  L_reg/L_259fce4a_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.201    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.734 r  timerseg_driver/decimal_renderer/L_259fce4a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.734    timerseg_driver/decimal_renderer/L_259fce4a_remainder0_carry_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.057 r  timerseg_driver/decimal_renderer/L_259fce4a_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.443    14.501    L_reg/L_259fce4a_remainder0_3[5]
    SLICE_X51Y2          LUT3 (Prop_lut3_I2_O)        0.306    14.807 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.840    15.647    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I5_O)        0.124    15.771 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.483    16.254    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X50Y3          LUT5 (Prop_lut5_I3_O)        0.116    16.370 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.109    17.480    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X51Y1          LUT5 (Prop_lut5_I4_O)        0.356    17.836 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.590    18.425    L_reg/i__carry_i_19__3_n_0
    SLICE_X52Y1          LUT3 (Prop_lut3_I0_O)        0.352    18.777 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.036    19.813    L_reg/i__carry_i_11__3_n_0
    SLICE_X54Y1          LUT2 (Prop_lut2_I1_O)        0.328    20.141 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.482    20.623    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X53Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.130 r  timerseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.130    timerseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.244 r  timerseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.244    timerseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.557 r  timerseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.956    22.513    L_reg/L_259fce4a_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X54Y3          LUT5 (Prop_lut5_I0_O)        0.306    22.819 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.161    22.980    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X54Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.104 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.802    23.906    timerseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry__0_0
    SLICE_X57Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.030 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.804    24.834    L_reg/i__carry_i_13__3_0
    SLICE_X57Y0          LUT5 (Prop_lut5_I0_O)        0.150    24.984 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.594    25.578    L_reg/i__carry_i_23__3_n_0
    SLICE_X56Y0          LUT6 (Prop_lut6_I0_O)        0.326    25.904 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.476    26.380    L_reg/i__carry_i_13__3_n_0
    SLICE_X56Y0          LUT3 (Prop_lut3_I1_O)        0.150    26.530 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.593    27.122    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X55Y0          LUT5 (Prop_lut5_I0_O)        0.328    27.450 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.450    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X55Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.000 r  timerseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.000    timerseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry_n_0
    SLICE_X55Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.239 r  timerseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.835    29.074    timerseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X54Y2          LUT6 (Prop_lut6_I4_O)        0.302    29.376 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.282    29.658    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I1_O)        0.124    29.782 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.834    30.616    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X56Y3          LUT3 (Prop_lut3_I1_O)        0.124    30.740 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.354    31.094    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X57Y3          LUT6 (Prop_lut6_I4_O)        0.124    31.218 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.935    32.152    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X58Y3          LUT3 (Prop_lut3_I1_O)        0.124    32.276 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.702    36.979    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    40.532 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.532    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.308ns  (logic 11.361ns (32.176%)  route 23.947ns (67.824%))
  Logic Levels:           33  (CARRY4=9 LUT2=4 LUT3=5 LUT4=2 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.634     5.218    L_reg/clk_IBUF_BUFG
    SLICE_X59Y11         FDRE                                         r  L_reg/D_registers_q_reg[3][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456     5.674 r  L_reg/D_registers_q_reg[3][10]/Q
                         net (fo=12, routed)          1.937     7.612    L_reg/M_sm_pbc[10]
    SLICE_X58Y25         LUT3 (Prop_lut3_I0_O)        0.124     7.736 r  L_reg/L_259fce4a_remainder0_carry_i_21__0/O
                         net (fo=4, routed)           0.830     8.566    L_reg/L_259fce4a_remainder0_carry_i_21__0_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.690 r  L_reg/L_259fce4a_remainder0_carry__0_i_9__0/O
                         net (fo=17, routed)          1.213     9.903    L_reg/L_259fce4a_remainder0_carry__0_i_9__0_n_0
    SLICE_X54Y27         LUT2 (Prop_lut2_I1_O)        0.124    10.027 f  L_reg/L_259fce4a_remainder0_carry_i_15__0/O
                         net (fo=1, routed)           0.466    10.493    L_reg/L_259fce4a_remainder0_carry_i_15__0_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I3_O)        0.124    10.617 r  L_reg/L_259fce4a_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.992    11.609    L_reg/L_259fce4a_remainder0_carry_i_8__0_n_0
    SLICE_X52Y26         LUT2 (Prop_lut2_I0_O)        0.124    11.733 r  L_reg/L_259fce4a_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.521    12.253    bseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X53Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.638 r  bseg_driver/decimal_renderer/L_259fce4a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.638    bseg_driver/decimal_renderer/L_259fce4a_remainder0_carry_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.752 r  bseg_driver/decimal_renderer/L_259fce4a_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.752    bseg_driver/decimal_renderer/L_259fce4a_remainder0_carry__0_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.974 r  bseg_driver/decimal_renderer/L_259fce4a_remainder0_carry__1/O[0]
                         net (fo=5, routed)           1.016    13.990    L_reg/L_259fce4a_remainder0_1[8]
    SLICE_X53Y29         LUT5 (Prop_lut5_I4_O)        0.299    14.289 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.835    15.124    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I0_O)        0.124    15.248 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.950    16.199    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X51Y28         LUT6 (Prop_lut6_I0_O)        0.124    16.323 f  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           1.194    17.516    L_reg/i__carry_i_16__2_n_0
    SLICE_X54Y28         LUT3 (Prop_lut3_I0_O)        0.150    17.666 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.883    18.550    L_reg/i__carry_i_20__2_n_0
    SLICE_X55Y28         LUT3 (Prop_lut3_I1_O)        0.356    18.906 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.065    19.971    L_reg/i__carry_i_11__1_n_0
    SLICE_X58Y28         LUT2 (Prop_lut2_I1_O)        0.326    20.297 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.589    20.886    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X54Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.406 r  bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.406    bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.523 r  bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.523    bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.762 r  bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.249    23.010    L_reg/L_259fce4a_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X59Y28         LUT5 (Prop_lut5_I1_O)        0.301    23.311 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.264    23.576    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.124    23.700 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.756    24.455    bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__0/i__carry__0_0
    SLICE_X61Y26         LUT2 (Prop_lut2_I0_O)        0.153    24.608 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.990    25.599    L_reg/i__carry_i_13__1_0
    SLICE_X61Y27         LUT5 (Prop_lut5_I0_O)        0.355    25.954 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.802    26.755    L_reg/i__carry_i_23__1_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I0_O)        0.326    27.081 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.807    27.888    L_reg/i__carry_i_13__1_n_0
    SLICE_X61Y27         LUT3 (Prop_lut3_I1_O)        0.152    28.040 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.999    29.038    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X60Y26         LUT5 (Prop_lut5_I0_O)        0.332    29.370 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.370    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.903 r  bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.903    bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.020 r  bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.020    bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.335 r  bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.864    31.199    bseg_driver/decimal_renderer/L_259fce4a_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X61Y28         LUT6 (Prop_lut6_I0_O)        0.307    31.506 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    31.769    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y28         LUT6 (Prop_lut6_I1_O)        0.124    31.893 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.957    32.850    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y28         LUT3 (Prop_lut3_I1_O)        0.124    32.974 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.674    33.648    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I4_O)        0.124    33.772 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.166    34.938    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y34         LUT4 (Prop_lut4_I1_O)        0.152    35.090 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.667    36.757    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.770    40.526 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.526    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.887ns  (logic 1.454ns (77.030%)  route 0.434ns (22.970%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.587     1.531    bseg_driver/ctr/clk
    SLICE_X64Y30         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.164     1.695 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.106     1.801    bseg_driver/ctr/S[0]
    SLICE_X65Y30         LUT2 (Prop_lut2_I1_O)        0.045     1.846 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.327     2.173    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.418 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.418    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.000ns  (logic 1.481ns (74.023%)  route 0.520ns (25.977%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.587     1.531    bseg_driver/ctr/clk
    SLICE_X64Y30         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.164     1.695 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.106     1.801    bseg_driver/ctr/S[0]
    SLICE_X65Y30         LUT2 (Prop_lut2_I1_O)        0.048     1.849 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.413     2.262    bseg_OBUF[5]
    N4                   OBUF (Prop_obuf_I_O)         1.269     3.531 r  bseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.531    bseg[5]
    N4                                                                r  bseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.067ns  (logic 1.486ns (71.887%)  route 0.581ns (28.113%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.587     1.531    bseg_driver/ctr/clk
    SLICE_X64Y30         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.164     1.695 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.253     1.948    bseg_driver/ctr/S[0]
    SLICE_X65Y29         LUT2 (Prop_lut2_I1_O)        0.042     1.990 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.318    bseg_OBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         1.280     3.598 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.598    bseg[8]
    P5                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.122ns  (logic 1.456ns (68.629%)  route 0.666ns (31.371%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.587     1.531    bseg_driver/ctr/clk
    SLICE_X64Y30         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.164     1.695 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.253     1.948    bseg_driver/ctr/S[0]
    SLICE_X65Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.993 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.412     2.405    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.653 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.653    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.201ns  (logic 1.430ns (64.974%)  route 0.771ns (35.026%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.561     1.505    display/clk
    SLICE_X30Y11         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=3, routed)           0.771     2.440    mataddr_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.706 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.706    mataddr[3]
    P9                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.223ns  (logic 1.410ns (63.426%)  route 0.813ns (36.574%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.561     1.505    display/clk
    SLICE_X31Y10         FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           0.813     2.459    matoe_OBUF
    T8                   OBUF (Prop_obuf_I_O)         1.269     3.728 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     3.728    matoe
    T8                                                                r  matoe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.243ns  (logic 1.441ns (64.235%)  route 0.802ns (35.765%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.561     1.505    display/clk
    SLICE_X30Y11         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=4, routed)           0.802     2.471    mataddr_OBUF[2]
    R8                   OBUF (Prop_obuf_I_O)         1.277     3.747 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.747    mataddr[2]
    R8                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.270ns  (logic 1.432ns (63.098%)  route 0.838ns (36.902%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.562     1.506    display/clk
    SLICE_X30Y9          FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.838     2.507    matclk_OBUF
    T5                   OBUF (Prop_obuf_I_O)         1.268     3.776 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.776    matclk
    T5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.428ns  (logic 1.500ns (61.771%)  route 0.928ns (38.229%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.587     1.531    bseg_driver/ctr/clk
    SLICE_X64Y30         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.164     1.695 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.218     1.912    L_reg/M_ctr_value_0[0]
    SLICE_X61Y29         LUT6 (Prop_lut6_I2_O)        0.045     1.957 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.380     2.337    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y34         LUT4 (Prop_lut4_I0_O)        0.045     2.382 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.713    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         1.246     3.959 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.959    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.443ns  (logic 1.529ns (62.586%)  route 0.914ns (37.414%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.587     1.531    bseg_driver/ctr/clk
    SLICE_X64Y30         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.164     1.695 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.268     1.962    L_reg/M_ctr_value_0[0]
    SLICE_X62Y28         LUT6 (Prop_lut6_I4_O)        0.045     2.007 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.288     2.295    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y34         LUT4 (Prop_lut4_I2_O)        0.046     2.341 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.700    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         1.274     3.973 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.973    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.523ns  (logic 1.643ns (36.323%)  route 2.880ns (63.677%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.918     3.437    reset_cond/butt_reset_IBUF
    SLICE_X32Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.561 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.962     4.523    reset_cond/M_reset_cond_in
    SLICE_X45Y14         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.443     4.848    reset_cond/clk
    SLICE_X45Y14         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.489ns  (logic 1.643ns (36.600%)  route 2.846ns (63.400%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.918     3.437    reset_cond/butt_reset_IBUF
    SLICE_X32Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.561 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.928     4.489    reset_cond/M_reset_cond_in
    SLICE_X36Y15         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.439     4.844    reset_cond/clk
    SLICE_X36Y15         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.481ns  (logic 1.643ns (36.661%)  route 2.838ns (63.339%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.918     3.437    reset_cond/butt_reset_IBUF
    SLICE_X32Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.561 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.920     4.481    reset_cond/M_reset_cond_in
    SLICE_X34Y15         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.438     4.843    reset_cond/clk
    SLICE_X34Y15         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.481ns  (logic 1.643ns (36.661%)  route 2.838ns (63.339%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.918     3.437    reset_cond/butt_reset_IBUF
    SLICE_X32Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.561 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.920     4.481    reset_cond/M_reset_cond_in
    SLICE_X34Y15         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.438     4.843    reset_cond/clk
    SLICE_X34Y15         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.241ns  (logic 1.641ns (38.703%)  route 2.600ns (61.297%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.600     4.117    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X28Y4          LUT1 (Prop_lut1_I0_O)        0.124     4.241 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.241    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X28Y4          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.447     4.852    cond_butt_next_play/sync/clk
    SLICE_X28Y4          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1200762577[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.733ns  (logic 1.653ns (44.277%)  route 2.080ns (55.723%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.080     3.609    forLoop_idx_0_1200762577[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y18         LUT1 (Prop_lut1_I0_O)        0.124     3.733 r  forLoop_idx_0_1200762577[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.733    forLoop_idx_0_1200762577[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X28Y18         FDRE                                         r  forLoop_idx_0_1200762577[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.437     4.842    forLoop_idx_0_1200762577[3].cond_butt_dirs/sync/clk
    SLICE_X28Y18         FDRE                                         r  forLoop_idx_0_1200762577[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_753698400[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.727ns  (logic 1.640ns (44.007%)  route 2.087ns (55.993%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.087     3.603    forLoop_idx_0_753698400[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X32Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.727 r  forLoop_idx_0_753698400[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.727    forLoop_idx_0_753698400[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X32Y23         FDRE                                         r  forLoop_idx_0_753698400[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.430     4.835    forLoop_idx_0_753698400[0].cond_butt_sel_desel/sync/clk
    SLICE_X32Y23         FDRE                                         r  forLoop_idx_0_753698400[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1200762577[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.706ns  (logic 1.624ns (43.832%)  route 2.081ns (56.168%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.081     3.582    forLoop_idx_0_1200762577[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X33Y16         LUT1 (Prop_lut1_I0_O)        0.124     3.706 r  forLoop_idx_0_1200762577[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.706    forLoop_idx_0_1200762577[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X33Y16         FDRE                                         r  forLoop_idx_0_1200762577[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.438     4.843    forLoop_idx_0_1200762577[1].cond_butt_dirs/sync/clk
    SLICE_X33Y16         FDRE                                         r  forLoop_idx_0_1200762577[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1200762577[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.587ns  (logic 1.658ns (46.238%)  route 1.928ns (53.762%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.928     3.463    forLoop_idx_0_1200762577[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X29Y17         LUT1 (Prop_lut1_I0_O)        0.124     3.587 r  forLoop_idx_0_1200762577[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.587    forLoop_idx_0_1200762577[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X29Y17         FDRE                                         r  forLoop_idx_0_1200762577[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.439     4.844    forLoop_idx_0_1200762577[2].cond_butt_dirs/sync/clk
    SLICE_X29Y17         FDRE                                         r  forLoop_idx_0_1200762577[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_753698400[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.525ns  (logic 1.639ns (46.484%)  route 1.886ns (53.516%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.886     3.401    forLoop_idx_0_753698400[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X29Y17         LUT1 (Prop_lut1_I0_O)        0.124     3.525 r  forLoop_idx_0_753698400[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.525    forLoop_idx_0_753698400[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X29Y17         FDRE                                         r  forLoop_idx_0_753698400[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         1.439     4.844    forLoop_idx_0_753698400[1].cond_butt_sel_desel/sync/clk
    SLICE_X29Y17         FDRE                                         r  forLoop_idx_0_753698400[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1200762577[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.319ns (27.256%)  route 0.851ns (72.744%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.851     1.125    forLoop_idx_0_1200762577[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.170 r  forLoop_idx_0_1200762577[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.170    forLoop_idx_0_1200762577[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X28Y18         FDRE                                         r  forLoop_idx_0_1200762577[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.824     2.014    forLoop_idx_0_1200762577[0].cond_butt_dirs/sync/clk
    SLICE_X28Y18         FDRE                                         r  forLoop_idx_0_1200762577[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_753698400[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.186ns  (logic 0.327ns (27.565%)  route 0.859ns (72.435%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.859     1.141    forLoop_idx_0_753698400[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X29Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.186 r  forLoop_idx_0_753698400[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.186    forLoop_idx_0_753698400[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X29Y17         FDRE                                         r  forLoop_idx_0_753698400[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.825     2.015    forLoop_idx_0_753698400[1].cond_butt_sel_desel/sync/clk
    SLICE_X29Y17         FDRE                                         r  forLoop_idx_0_753698400[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1200762577[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.198ns  (logic 0.347ns (28.941%)  route 0.851ns (71.059%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.851     1.153    forLoop_idx_0_1200762577[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X29Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.198 r  forLoop_idx_0_1200762577[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.198    forLoop_idx_0_1200762577[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X29Y17         FDRE                                         r  forLoop_idx_0_1200762577[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.825     2.015    forLoop_idx_0_1200762577[2].cond_butt_dirs/sync/clk
    SLICE_X29Y17         FDRE                                         r  forLoop_idx_0_1200762577[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1200762577[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.313ns (25.702%)  route 0.904ns (74.298%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.904     1.172    forLoop_idx_0_1200762577[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X33Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.217 r  forLoop_idx_0_1200762577[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.217    forLoop_idx_0_1200762577[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X33Y16         FDRE                                         r  forLoop_idx_0_1200762577[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.825     2.015    forLoop_idx_0_1200762577[1].cond_butt_dirs/sync/clk
    SLICE_X33Y16         FDRE                                         r  forLoop_idx_0_1200762577[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1200762577[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.244ns  (logic 0.341ns (27.449%)  route 0.902ns (72.551%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.902     1.199    forLoop_idx_0_1200762577[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.244 r  forLoop_idx_0_1200762577[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.244    forLoop_idx_0_1200762577[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X28Y18         FDRE                                         r  forLoop_idx_0_1200762577[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.824     2.014    forLoop_idx_0_1200762577[3].cond_butt_dirs/sync/clk
    SLICE_X28Y18         FDRE                                         r  forLoop_idx_0_1200762577[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_753698400[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.245ns  (logic 0.329ns (26.384%)  route 0.917ns (73.616%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.917     1.200    forLoop_idx_0_753698400[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X32Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.245 r  forLoop_idx_0_753698400[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.245    forLoop_idx_0_753698400[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X32Y23         FDRE                                         r  forLoop_idx_0_753698400[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.817     2.007    forLoop_idx_0_753698400[0].cond_butt_sel_desel/sync/clk
    SLICE_X32Y23         FDRE                                         r  forLoop_idx_0_753698400[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.482ns  (logic 0.330ns (22.266%)  route 1.152ns (77.734%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.152     1.437    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X28Y4          LUT1 (Prop_lut1_I0_O)        0.045     1.482 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.482    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X28Y4          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.833     2.023    cond_butt_next_play/sync/clk
    SLICE_X28Y4          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.513ns  (logic 0.331ns (21.904%)  route 1.181ns (78.096%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.844     1.131    reset_cond/butt_reset_IBUF
    SLICE_X32Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.176 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.337     1.513    reset_cond/M_reset_cond_in
    SLICE_X34Y15         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.825     2.015    reset_cond/clk
    SLICE_X34Y15         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.513ns  (logic 0.331ns (21.904%)  route 1.181ns (78.096%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.844     1.131    reset_cond/butt_reset_IBUF
    SLICE_X32Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.176 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.337     1.513    reset_cond/M_reset_cond_in
    SLICE_X34Y15         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.825     2.015    reset_cond/clk
    SLICE_X34Y15         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.541ns  (logic 0.331ns (21.499%)  route 1.210ns (78.501%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.844     1.131    reset_cond/butt_reset_IBUF
    SLICE_X32Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.176 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.366     1.541    reset_cond/M_reset_cond_in
    SLICE_X36Y15         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=533, routed)         0.826     2.016    reset_cond/clk
    SLICE_X36Y15         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





