#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Nov 15 06:50:33 2024
# Process ID: 39080
# Current directory: D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.runs/synth_1
# Command line: vivado.exe -log lab9.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab9.tcl
# Log file: D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.runs/synth_1/lab9.vds
# Journal file: D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.runs/synth_1\vivado.jou
# Running On        :DESKTOP-268GC47
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :Intel(R) Core(TM) i7-14700
# CPU Frequency     :2112 MHz
# CPU Physical cores:20
# CPU Logical cores :28
# Host memory       :68475 MB
# Swap memory       :4294 MB
# Total Virtual     :72770 MB
# Available Virtual :38122 MB
#-----------------------------------------------------------
source lab9.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 632.570 ; gain = 202.469
Command: synth_design -top lab9 -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Device 21-9227] Part: xc7a35ticsg324-1L does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 41024
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1479.090 ; gain = 446.656
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'W_next_value' is used before its declaration [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/imports/tmp/sha256.v:128]
INFO: [Synth 8-6157] synthesizing module 'lab9' [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/new/lab8.v:3]
INFO: [Synth 8-6157] synthesizing module 'sha256' [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/imports/tmp/sha256.v:33]
INFO: [Synth 8-6157] synthesizing module 'sha256_init' [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/imports/tmp/sha256.v:65]
INFO: [Synth 8-6155] done synthesizing module 'sha256_init' (0#1) [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/imports/tmp/sha256.v:65]
INFO: [Synth 8-6157] synthesizing module 'sha256_block' [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/imports/tmp/sha256.v:213]
INFO: [Synth 8-6157] synthesizing module 'sha256_W_machine' [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/imports/tmp/sha256.v:117]
INFO: [Synth 8-6155] done synthesizing module 'sha256_W_machine' (0#1) [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/imports/tmp/sha256.v:117]
INFO: [Synth 8-6157] synthesizing module 'sha256_K_machine' [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/imports/tmp/sha256.v:76]
INFO: [Synth 8-6155] done synthesizing module 'sha256_K_machine' (0#1) [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/imports/tmp/sha256.v:76]
INFO: [Synth 8-6157] synthesizing module 'sha256_round' [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/imports/tmp/sha256.v:188]
INFO: [Synth 8-6157] synthesizing module 'sha2_round' [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/imports/tmp/sha256.v:167]
INFO: [Synth 8-6155] done synthesizing module 'sha2_round' (0#1) [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/imports/tmp/sha256.v:167]
INFO: [Synth 8-6155] done synthesizing module 'sha256_round' (0#1) [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/imports/tmp/sha256.v:188]
INFO: [Synth 8-6157] synthesizing module 'sigma0' [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/imports/tmp/sha256.v:149]
INFO: [Synth 8-6155] done synthesizing module 'sigma0' (0#1) [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/imports/tmp/sha256.v:149]
INFO: [Synth 8-6157] synthesizing module 'sigma1' [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/imports/tmp/sha256.v:158]
INFO: [Synth 8-6155] done synthesizing module 'sigma1' (0#1) [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/imports/tmp/sha256.v:158]
INFO: [Synth 8-6155] done synthesizing module 'sha256_block' (0#1) [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/imports/tmp/sha256.v:213]
INFO: [Synth 8-6155] done synthesizing module 'sha256' (0#1) [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/imports/tmp/sha256.v:33]
INFO: [Synth 8-6157] synthesizing module 'debounce' [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/imports/debounce.v:21]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (0#1) [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/imports/debounce.v:21]
INFO: [Synth 8-6157] synthesizing module 'LCD_module' [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/imports/LCD_module.v:13]
INFO: [Synth 8-6155] done synthesizing module 'LCD_module' (0#1) [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/imports/LCD_module.v:13]
INFO: [Synth 8-226] default block is never used [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/new/lab8.v:219]
INFO: [Synth 8-226] default block is never used [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/new/lab8.v:219]
INFO: [Synth 8-226] default block is never used [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/new/lab8.v:219]
INFO: [Synth 8-226] default block is never used [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/new/lab8.v:219]
INFO: [Synth 8-226] default block is never used [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/new/lab8.v:219]
INFO: [Synth 8-226] default block is never used [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/new/lab8.v:219]
INFO: [Synth 8-226] default block is never used [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/new/lab8.v:219]
INFO: [Synth 8-226] default block is never used [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/new/lab8.v:219]
INFO: [Synth 8-226] default block is never used [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/new/lab8.v:219]
INFO: [Synth 8-226] default block is never used [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/new/lab8.v:219]
INFO: [Synth 8-226] default block is never used [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/new/lab8.v:219]
INFO: [Synth 8-226] default block is never used [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/new/lab8.v:219]
INFO: [Synth 8-226] default block is never used [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/new/lab8.v:219]
INFO: [Synth 8-226] default block is never used [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/new/lab8.v:219]
INFO: [Synth 8-6155] done synthesizing module 'lab9' (0#1) [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/new/lab8.v:3]
WARNING: [Synth 8-7137] Register W_registers_q_reg in module sha256_W_machine has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/imports/tmp/sha256.v:128]
WARNING: [Synth 8-6014] Unused sequential element round_counter_reg was removed.  [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/imports/tmp/sha256.v:106]
WARNING: [Synth 8-7137] Register a_reg_reg in module sha256_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/imports/tmp/sha256.v:258]
WARNING: [Synth 8-7137] Register b_reg_reg in module sha256_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/imports/tmp/sha256.v:259]
WARNING: [Synth 8-7137] Register c_reg_reg in module sha256_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/imports/tmp/sha256.v:260]
WARNING: [Synth 8-7137] Register d_reg_reg in module sha256_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/imports/tmp/sha256.v:261]
WARNING: [Synth 8-7137] Register e_reg_reg in module sha256_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/imports/tmp/sha256.v:262]
WARNING: [Synth 8-7137] Register f_reg_reg in module sha256_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/imports/tmp/sha256.v:263]
WARNING: [Synth 8-7137] Register g_reg_reg in module sha256_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/imports/tmp/sha256.v:264]
WARNING: [Synth 8-7137] Register h_reg_reg in module sha256_block has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/imports/tmp/sha256.v:265]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/new/lab8.v:170]
WARNING: [Synth 8-7137] Register message_candidate_reg[0] in module lab9 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/new/lab8.v:49]
WARNING: [Synth 8-7137] Register message_candidate_reg[1] in module lab9 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/new/lab8.v:49]
WARNING: [Synth 8-7137] Register message_candidate_reg[2] in module lab9 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/new/lab8.v:49]
WARNING: [Synth 8-7137] Register message_candidate_reg[3] in module lab9 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/new/lab8.v:49]
WARNING: [Synth 8-7137] Register message_candidate_reg[4] in module lab9 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/new/lab8.v:49]
WARNING: [Synth 8-7137] Register message_candidate_reg[5] in module lab9 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/new/lab8.v:49]
WARNING: [Synth 8-7137] Register message_candidate_reg[6] in module lab9 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/new/lab8.v:49]
WARNING: [Synth 8-7137] Register message_candidate_reg[7] in module lab9 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/new/lab8.v:49]
WARNING: [Synth 8-7137] Register message_candidate_reg[8] in module lab9 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/new/lab8.v:49]
WARNING: [Synth 8-7137] Register message_candidate_reg[9] in module lab9 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/new/lab8.v:49]
WARNING: [Synth 8-7137] Register password_buffer_reg[0] in module lab9 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/new/lab8.v:168]
WARNING: [Synth 8-7137] Register password_buffer_reg[1] in module lab9 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/new/lab8.v:168]
WARNING: [Synth 8-7137] Register password_buffer_reg[2] in module lab9 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/new/lab8.v:168]
WARNING: [Synth 8-7137] Register password_buffer_reg[3] in module lab9 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/new/lab8.v:168]
WARNING: [Synth 8-7137] Register password_buffer_reg[4] in module lab9 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/new/lab8.v:168]
WARNING: [Synth 8-7137] Register password_buffer_reg[5] in module lab9 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/new/lab8.v:168]
WARNING: [Synth 8-7137] Register password_buffer_reg[6] in module lab9 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/new/lab8.v:168]
WARNING: [Synth 8-7137] Register password_buffer_reg[7] in module lab9 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/new/lab8.v:168]
WARNING: [Synth 8-7137] Register password_buffer_reg[8] in module lab9 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/new/lab8.v:168]
WARNING: [Synth 8-7137] Register password_buffer_reg[9] in module lab9 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/new/lab8.v:168]
WARNING: [Synth 8-7137] Register found_password_reg in module lab9 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/sources_1/new/lab8.v:178]
WARNING: [Synth 8-3917] design lab9 has port usr_led[3] driven by constant 0
WARNING: [Synth 8-3917] design lab9 has port usr_led[2] driven by constant 0
WARNING: [Synth 8-3917] design lab9 has port usr_led[1] driven by constant 0
WARNING: [Synth 8-3917] design lab9 has port usr_led[0] driven by constant 0
WARNING: [Synth 8-7129] Port M_valid in module sha256_W_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port usr_btn[2] in module lab9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port usr_btn[1] in module lab9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port usr_btn[0] in module lab9 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1635.930 ; gain = 603.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1635.930 ; gain = 603.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1635.930 ; gain = 603.496
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.406 . Memory (MB): peak = 1635.930 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/constrs_1/new/lab8.xdc]
WARNING: [Vivado 12-584] No ports matched 'rgb_led_b[0]'. [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/constrs_1/new/lab8.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/constrs_1/new/lab8.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb_led_g[0]'. [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/constrs_1/new/lab8.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/constrs_1/new/lab8.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb_led_r[0]'. [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/constrs_1/new/lab8.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/constrs_1/new/lab8.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb_led_b[1]'. [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/constrs_1/new/lab8.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/constrs_1/new/lab8.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb_led_g[1]'. [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/constrs_1/new/lab8.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/constrs_1/new/lab8.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb_led_r[1]'. [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/constrs_1/new/lab8.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/constrs_1/new/lab8.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb_led_b[2]'. [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/constrs_1/new/lab8.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/constrs_1/new/lab8.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb_led_g[2]'. [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/constrs_1/new/lab8.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/constrs_1/new/lab8.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb_led_r[2]'. [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/constrs_1/new/lab8.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/constrs_1/new/lab8.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb_led_b[3]'. [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/constrs_1/new/lab8.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/constrs_1/new/lab8.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb_led_g[3]'. [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/constrs_1/new/lab8.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/constrs_1/new/lab8.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgb_led_r[3]'. [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/constrs_1/new/lab8.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/constrs_1/new/lab8.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_miso'. [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/constrs_1/new/lab8.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/constrs_1/new/lab8.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_mosi'. [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/constrs_1/new/lab8.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/constrs_1/new/lab8.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_sck'. [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/constrs_1/new/lab8.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/constrs_1/new/lab8.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_ss'. [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/constrs_1/new/lab8.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/constrs_1/new/lab8.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/constrs_1/new/lab8.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.srcs/constrs_1/new/lab8.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab9_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab9_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1749.164 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1749.164 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1749.164 ; gain = 716.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1749.164 ; gain = 716.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1749.164 ; gain = 716.730
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'P_reg' in module 'lab9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             S_MAIN_INIT |                              001 |                               00
            S_MAIN_CRACK |                              100 |                               01
             S_MAIN_SHOW |                              010 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'P_reg' using encoding 'one-hot' in module 'lab9'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1749.164 ; gain = 716.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   32 Bit       Adders := 10    
	   5 Input   32 Bit       Adders := 10    
	   3 Input   32 Bit       Adders := 10    
	   2 Input   32 Bit       Adders := 90    
	   2 Input    8 Bit       Adders := 90    
	   2 Input    7 Bit       Adders := 10    
+---XORs : 
	   2 Input     32 Bit         XORs := 10    
	   3 Input     32 Bit         XORs := 50    
+---Registers : 
	             2048 Bit    Registers := 10    
	              512 Bit    Registers := 20    
	              128 Bit    Registers := 2     
	               72 Bit    Registers := 21    
	               32 Bit    Registers := 80    
	                7 Bit    Registers := 10    
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input  512 Bit        Muxes := 40    
	   3 Input  128 Bit        Muxes := 2     
	   2 Input  128 Bit        Muxes := 1     
	   2 Input   72 Bit        Muxes := 107   
	   2 Input   32 Bit        Muxes := 240   
	   2 Input    8 Bit        Muxes := 80    
	   2 Input    7 Bit        Muxes := 10    
	  13 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	  13 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 129   
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design lab9 has port usr_led[3] driven by constant 0
WARNING: [Synth 8-3917] design lab9 has port usr_led[2] driven by constant 0
WARNING: [Synth 8-3917] design lab9 has port usr_led[1] driven by constant 0
WARNING: [Synth 8-3917] design lab9 has port usr_led[0] driven by constant 0
WARNING: [Synth 8-7129] Port usr_btn[2] in module lab9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port usr_btn[1] in module lab9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port usr_btn[0] in module lab9 is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (W_registers_q_reg[439]_LDC) is unused and will be removed from module sha256_W_machine.
WARNING: [Synth 8-3332] Sequential element (W_registers_q_reg[439]_C) is unused and will be removed from module sha256_W_machine.
WARNING: [Synth 8-3332] Sequential element (W_registers_q_reg[6]_LDC) is unused and will be removed from module sha256_W_machine.
WARNING: [Synth 8-3332] Sequential element (W_registers_q_reg[6]_C) is unused and will be removed from module sha256_W_machine.
WARNING: [Synth 8-3332] Sequential element (W_registers_q_reg[3]_LDC) is unused and will be removed from module sha256_W_machine.
WARNING: [Synth 8-3332] Sequential element (W_registers_q_reg[3]_C) is unused and will be removed from module sha256_W_machine.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 1749.164 ; gain = 716.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 1749.164 ; gain = 716.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:35 . Memory (MB): peak = 1795.734 ; gain = 763.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[438]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[438]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[437]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[437]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[436]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[436]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[435]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[435]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[434]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[434]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[433]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[433]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[432]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[432]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[431]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[431]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[430]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[430]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[429]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[429]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[428]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[428]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[427]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[427]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[426]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[426]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[425]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[425]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[424]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[424]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[423]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[423]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[422]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[422]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[421]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[421]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[420]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[420]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[419]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[419]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[418]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[418]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[417]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[417]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[416]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[416]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[415]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[415]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[414]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[414]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[413]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[413]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[412]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[412]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[411]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[411]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[410]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[410]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[409]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[409]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[408]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[408]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[407]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[407]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[406]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[406]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[405]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[405]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[404]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[404]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[403]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[403]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[402]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[402]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[401]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[401]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[400]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[400]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[399]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[399]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[398]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[398]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[397]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[397]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[396]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[396]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[395]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[395]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[394]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[394]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[393]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[393]_P) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[392]_LDC) is unused and will be removed from module sha256.
WARNING: [Synth 8-3332] Sequential element (block_inst/W_machine_inst/W_registers_q_reg[392]_P) is unused and will be removed from module sha256.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:40 . Memory (MB): peak = 1858.844 ; gain = 826.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:44 . Memory (MB): peak = 1858.844 ; gain = 826.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:44 . Memory (MB): peak = 1858.844 ; gain = 826.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:46 . Memory (MB): peak = 1858.844 ; gain = 826.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:46 . Memory (MB): peak = 1858.844 ; gain = 826.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:47 . Memory (MB): peak = 1858.844 ; gain = 826.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:47 . Memory (MB): peak = 1858.844 ; gain = 826.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|lab9        | sha256_instances[0].sha_inst/block_inst/K_machine_inst/K_register_q_reg[2023] | 4      | 540   | YES          | NO                 | YES               | 540    | 0       | 
|lab9        | sha256_instances[0].sha_inst/block_inst/K_machine_inst/K_register_q_reg[2008] | 5      | 660   | YES          | NO                 | YES               | 660    | 0       | 
|lab9        | sha256_instances[0].sha_inst/block_inst/K_machine_inst/K_register_q_reg[1683] | 7      | 310   | YES          | NO                 | YES               | 310    | 0       | 
|lab9        | sha256_instances[0].sha_inst/block_inst/K_machine_inst/K_register_q_reg[1652] | 6      | 330   | YES          | NO                 | YES               | 330    | 0       | 
|lab9        | sha256_instances[0].sha_inst/block_inst/K_machine_inst/K_register_q_reg[1318] | 10     | 10    | YES          | NO                 | YES               | 10     | 0       | 
|lab9        | sha256_instances[0].sha_inst/block_inst/K_machine_inst/K_register_q_reg[1178] | 8      | 30    | YES          | NO                 | YES               | 30     | 0       | 
|lab9        | sha256_instances[0].sha_inst/block_inst/K_machine_inst/K_register_q_reg[831]  | 9      | 20    | YES          | NO                 | YES               | 20     | 0       | 
|lab9        | sha256_instances[0].sha_inst/block_inst/K_machine_inst/K_register_q_reg[543]  | 11     | 10    | YES          | NO                 | YES               | 10     | 0       | 
+------------+-------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |  1294|
|3     |LUT1   |  1297|
|4     |LUT2   |  6574|
|5     |LUT3   |  3630|
|6     |LUT4   |  1927|
|7     |LUT5   |  2333|
|8     |LUT6   |  1964|
|9     |MUXF7  |    11|
|10    |MUXF8  |     2|
|11    |SRL16E |  1910|
|12    |FDCE   | 12274|
|13    |FDPE   | 10766|
|14    |FDRE   |  2159|
|15    |FDSE   |    93|
|16    |LDC    |  2160|
|17    |IBUF   |     3|
|18    |OBUF   |    11|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:47 . Memory (MB): peak = 1858.844 ; gain = 826.410
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 888 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:43 . Memory (MB): peak = 1858.844 ; gain = 713.176
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:47 . Memory (MB): peak = 1858.844 ; gain = 826.410
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.379 . Memory (MB): peak = 1858.844 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3467 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1858.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2160 instances were transformed.
  LDC => LDCE: 2160 instances

Synth Design complete | Checksum: 7c22304b
INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 165 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:55 . Memory (MB): peak = 1858.844 ; gain = 1226.273
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1858.844 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Coding/vivado-projects/NYCU/DLab/lab09/lab8_112550013/lab8_112550013.runs/synth_1/lab9.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file lab9_utilization_synth.rpt -pb lab9_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 15 06:51:37 2024...
