$date
	Tue Jan 27 19:21:00 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb5 $end
$var wire 4 ! pout [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ sin $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ sin $end
$var reg 4 % pout [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
1$
1#
0"
bx !
$end
#5
b0 !
b0 %
0$
0#
1"
#10
0"
#15
b1 !
b1 %
1"
1$
1#
#20
0"
#25
b11 !
b11 %
1"
#30
0"
#35
b111 !
b111 %
1"
#40
0"
#45
b1110 !
b1110 %
1"
0$
#50
0"
#55
b1101 !
b1101 %
1"
1$
#60
0"
