Instruction       ROM Address       ROM Output       Output Hex       Microcode
xxxxx             xxxxxxx           xxxxx xxx        xx               xxxxxxxxx

FETCH             0000000           00110 001        31               MAR <- PC
                  0000001           01000 001        41               MBR <- RAM (operand)
                  0000010           00001 100        0C               PC <- PC + 1

NOOP              0000011           00000 010        02               None
                  0000100           00000 010        02               None
                  0000101           00000 010        02               None
                  0000110           00000 010        02               None

SET               0000111           11010 001        D1               Set Flag_Number
                  0001000           00000 010        02               None
                  0001001           00000 010        02               None
                  0001010           00000 010        02               None

CLR               0001011           11011 001        D9               Clear Flag_Number
                  0001100           00000 010        02               None
                  0001101           00000 010        02               None
                  0001110           00000 010        02               None

NOT               0001111           01110 001        71               RA <- ~RA
                  0010000           00000 010        02               None
                  0010001           00000 010        02               None
                  0010010           00000 010        02               None

NEG               0010011           01111 001        79               RA <- -RA
                  0010100           00000 010        02               None
                  0010101           00000 010        02               None
                  0010110           00000 010        02               None

AND               0010111           00111 001        39               MAR <- MBR (address of operand)
                  0011000           01000 001        41               MBR <- RAM (operand)
                  0011001           10000 001        81               RA <- RA and MBR
                  0011010           00000 010        02               None

OR                0011011           00111 001        39               MAR <- MBR (address of operand)
                  0011100           01000 001        41               MBR <- RAM (operand)
                  0011101           10001 001        89               RA <- RA or MBR
                  0011110           00000 010        02               None

XOR               0011111           00111 001        39               MAR <- MBR (address of operand)
                  0100000           01000 001        41               MBR <- RAM (operand)
                  0100001           10010 001        91               RA <- RA xor MBR
                  0100010           00000 010        02               None

ADD               0100011           00111 001        39               MAR <- MBR (address of operand)
                  0100100           01000 001        41               MBR <- RAM (operand)
                  0100101           10011 001        99               RA <- RA + MBR, Carry_Flag <- carry
                  0100110           00000 010        02               None

SUB               0100111           00111 001        39               MAR <- MBR (address of operand)
                  0101000           01000 001        41               MBR <- RAM (operand)
                  0101001           10100 001        A1               RA <- RA - MBR
                  0101010           00000 010        02               None

MUL               0101011           00111 001        39               MAR <- MBR (address of operand)
                  0101100           01000 001        41               MBR <- RAM (operand)
                  0101101           10101 001        A9               RX (high) : RA (low) <- RA * MBR
                  0101110           00000 010        02               None

DIV               0101111           00111 001        39               MAR <- MBR (address of operand)
                  0110000           01000 001        41               MBR <- RAM (operand)
                  0110001           10110 001        B1               RX (remainder) : RA (result) <- RA / MBR
                  0110010           00000 010        02               None

SHL               0110011           10111 001        B9               Left_Shift(RA), Set Carry Flag as required
                  0110100           00000 010        02               None
                  0110101           00000 010        02               None
                  0110110           00000 010        02               None

SHR               0110111           11000 001        C1               Right_Shift(RA), Set Carry Flag as required
                  0111000           00000 010        02               None
                  0111001           00000 010        02               None
                  0111010           00000 010        02               None

CMP               0111011           00111 001        39               MAR <- MBR (address of operand)
                  0111100           01000 001        41               MBR <- RAM (operand)
                  0111101           11001 001        C9               Compare(RA, MBR) and Set (Zero, Less, Greater) Flags as required
                  0111110           00000 010        02               None

JMP               0111111           00010 001        11               PC <- MBR (address of operand)
                  1000000           00000 010        02               None
                  1000001           00000 010        02               None
                  1000010           00000 010        02               None

JMPZ              1000011           00011 001        19               PC <- MBR (address of operand), if Zero_Flag is SET
                  1000100           00000 010        02               None
                  1000101           00000 010        02               None
                  1000110           00000 010        02               None

JMPL              1000111           00100 001        21               PC <- MBR (address of operand), if Less_Flag is SET
                  1001000           00000 010        02               None
                  1001001           00000 010        02               None
                  1001010           00000 010        02               None

JMPG              1001011           00101 001        29               PC <- MBR (address of operand), if Greater_Flag is SET
                  1001100           00000 010        02               None
                  1001101           00000 010        02               None
                  1001110           00000 010        02               None

INA               1001111           00111 001        39               MAR <- MBR (address of operand)
                  1010000           01000 001        41               MBR <- RAM (operand)
                  1010001           01101 001        69               RA <- MBR
                  1010010           00000 010        02               None

INX               1010011           00111 001        39               MAR <- MBR (address of operand)
                  1010100           01000 001        41               MBR <- RAM (operand)
                  1010101           01011 001        59               RX <- MBR
                  1010110           00000 010        02               None

OUTA              1010111           00111 001        39               MAR <- MBR (address of operand)
                  1011000           01001 001        49               MBR <- RA
                  1011001           01100 001        61               RAM <- MBR
                  1011010           00000 010        02               None

OUTX              1011011           00111 001        39               MAR <- MBR (address of operand)
                  1011100           01010 001        51               MBR <- RX
                  1011101           01100 001        61               RAM <- MBR
                  1011110           00000 010        02               None

SHOW_FLAGS        1011111           11100 001        E1               BIN_Display(Flags)
                  1100000           00000 010        02               None
                  1100001           00000 010        02               None
                  1100010           00000 010        02               None

SHOW              1100011           00111 001        39               MAR <- MBR (address of operand)
                  1100100           01000 001        41               MBR <- RAM (operand)
                  1100101           11101 001        E9               HEX_Display(MBR)
                  1100110           00000 010        02               None

HALT              1100111           11110 010        F2               None
