\hypertarget{group___a_d_c__interrupts__definition}{}\doxysection{ADC interrupts definition}
\label{group___a_d_c__interrupts__definition}\index{ADC interrupts definition@{ADC interrupts definition}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c__interrupts__definition_ga2f5c7f9900c24250a0c6ccaa7cbca946}{ADC\+\_\+\+IT\+\_\+\+AWD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5e3e81e48728060a8815256bb7e555d}{ADC\+\_\+\+IER\+\_\+\+AWDIE}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__interrupts__definition_gac3852b7789860e0ea79b82115ab877a0}{ADC\+\_\+\+IT\+\_\+\+OVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga150e154d48f6069e324aa642ec30f107}{ADC\+\_\+\+IER\+\_\+\+OVRIE}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__interrupts__definition_gaefebf69110054387451593d4d52ce197}{ADC\+\_\+\+IT\+\_\+\+EOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa35cb3b8d136e2f793e02ecf91f6fc05}{ADC\+\_\+\+IER\+\_\+\+EOSEQIE}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__interrupts__definition_ga0ad335d835f54415194d448019569e00}{ADC\+\_\+\+IT\+\_\+\+EOC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga367429f3a07068668ffefd84c7c60985}{ADC\+\_\+\+IER\+\_\+\+EOCIE}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__interrupts__definition_ga955e4c06483055cade95fc849ff3af29}{ADC\+\_\+\+IT\+\_\+\+EOSMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe38c621f1e8239fefbb8585911d2138}{ADC\+\_\+\+IER\+\_\+\+EOSMPIE}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__interrupts__definition_gad46aa18aeb55285ecda24956c9811936}{ADC\+\_\+\+IT\+\_\+\+RDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55d9fb25dbbbaa72791a52fedfecca7b}{ADC\+\_\+\+IER\+\_\+\+ADRDYIE}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___a_d_c__interrupts__definition_ga2f5c7f9900c24250a0c6ccaa7cbca946}\label{group___a_d_c__interrupts__definition_ga2f5c7f9900c24250a0c6ccaa7cbca946}} 
\index{ADC interrupts definition@{ADC interrupts definition}!ADC\_IT\_AWD@{ADC\_IT\_AWD}}
\index{ADC\_IT\_AWD@{ADC\_IT\_AWD}!ADC interrupts definition@{ADC interrupts definition}}
\doxysubsubsection{\texorpdfstring{ADC\_IT\_AWD}{ADC\_IT\_AWD}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+IT\+\_\+\+AWD~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5e3e81e48728060a8815256bb7e555d}{ADC\+\_\+\+IER\+\_\+\+AWDIE}}}

ADC Analog watchdog interrupt source 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__adc_8h_source_l00416}{416}} of file \mbox{\hyperlink{stm32f0xx__hal__adc_8h_source}{stm32f0xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__interrupts__definition_ga0ad335d835f54415194d448019569e00}\label{group___a_d_c__interrupts__definition_ga0ad335d835f54415194d448019569e00}} 
\index{ADC interrupts definition@{ADC interrupts definition}!ADC\_IT\_EOC@{ADC\_IT\_EOC}}
\index{ADC\_IT\_EOC@{ADC\_IT\_EOC}!ADC interrupts definition@{ADC interrupts definition}}
\doxysubsubsection{\texorpdfstring{ADC\_IT\_EOC}{ADC\_IT\_EOC}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+IT\+\_\+\+EOC~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga367429f3a07068668ffefd84c7c60985}{ADC\+\_\+\+IER\+\_\+\+EOCIE}}}

ADC End of Regular Conversion interrupt source 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__adc_8h_source_l00419}{419}} of file \mbox{\hyperlink{stm32f0xx__hal__adc_8h_source}{stm32f0xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__interrupts__definition_gaefebf69110054387451593d4d52ce197}\label{group___a_d_c__interrupts__definition_gaefebf69110054387451593d4d52ce197}} 
\index{ADC interrupts definition@{ADC interrupts definition}!ADC\_IT\_EOS@{ADC\_IT\_EOS}}
\index{ADC\_IT\_EOS@{ADC\_IT\_EOS}!ADC interrupts definition@{ADC interrupts definition}}
\doxysubsubsection{\texorpdfstring{ADC\_IT\_EOS}{ADC\_IT\_EOS}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+IT\+\_\+\+EOS~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa35cb3b8d136e2f793e02ecf91f6fc05}{ADC\+\_\+\+IER\+\_\+\+EOSEQIE}}}

ADC End of Regular sequence of Conversions interrupt source 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__adc_8h_source_l00418}{418}} of file \mbox{\hyperlink{stm32f0xx__hal__adc_8h_source}{stm32f0xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__interrupts__definition_ga955e4c06483055cade95fc849ff3af29}\label{group___a_d_c__interrupts__definition_ga955e4c06483055cade95fc849ff3af29}} 
\index{ADC interrupts definition@{ADC interrupts definition}!ADC\_IT\_EOSMP@{ADC\_IT\_EOSMP}}
\index{ADC\_IT\_EOSMP@{ADC\_IT\_EOSMP}!ADC interrupts definition@{ADC interrupts definition}}
\doxysubsubsection{\texorpdfstring{ADC\_IT\_EOSMP}{ADC\_IT\_EOSMP}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+IT\+\_\+\+EOSMP~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe38c621f1e8239fefbb8585911d2138}{ADC\+\_\+\+IER\+\_\+\+EOSMPIE}}}

ADC End of Sampling interrupt source 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__adc_8h_source_l00420}{420}} of file \mbox{\hyperlink{stm32f0xx__hal__adc_8h_source}{stm32f0xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__interrupts__definition_gac3852b7789860e0ea79b82115ab877a0}\label{group___a_d_c__interrupts__definition_gac3852b7789860e0ea79b82115ab877a0}} 
\index{ADC interrupts definition@{ADC interrupts definition}!ADC\_IT\_OVR@{ADC\_IT\_OVR}}
\index{ADC\_IT\_OVR@{ADC\_IT\_OVR}!ADC interrupts definition@{ADC interrupts definition}}
\doxysubsubsection{\texorpdfstring{ADC\_IT\_OVR}{ADC\_IT\_OVR}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+IT\+\_\+\+OVR~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga150e154d48f6069e324aa642ec30f107}{ADC\+\_\+\+IER\+\_\+\+OVRIE}}}

ADC overrun interrupt source 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__adc_8h_source_l00417}{417}} of file \mbox{\hyperlink{stm32f0xx__hal__adc_8h_source}{stm32f0xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c__interrupts__definition_gad46aa18aeb55285ecda24956c9811936}\label{group___a_d_c__interrupts__definition_gad46aa18aeb55285ecda24956c9811936}} 
\index{ADC interrupts definition@{ADC interrupts definition}!ADC\_IT\_RDY@{ADC\_IT\_RDY}}
\index{ADC\_IT\_RDY@{ADC\_IT\_RDY}!ADC interrupts definition@{ADC interrupts definition}}
\doxysubsubsection{\texorpdfstring{ADC\_IT\_RDY}{ADC\_IT\_RDY}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+IT\+\_\+\+RDY~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55d9fb25dbbbaa72791a52fedfecca7b}{ADC\+\_\+\+IER\+\_\+\+ADRDYIE}}}

ADC Ready interrupt source 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__adc_8h_source_l00421}{421}} of file \mbox{\hyperlink{stm32f0xx__hal__adc_8h_source}{stm32f0xx\+\_\+hal\+\_\+adc.\+h}}.

