
*** Running vivado
    with args -log num.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source num.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source num.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 294.820 ; gain = 83.563
INFO: [Synth 8-638] synthesizing module 'num' [d:/Document/Verilog/VGA/VGA.srcs/sources_1/ip/num/synth/num.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'num' (11#1) [d:/Document/Verilog/VGA/VGA.srcs/sources_1/ip/num/synth/num.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:01:22 ; elapsed = 00:01:47 . Memory (MB): peak = 494.008 ; gain = 282.750
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:23 ; elapsed = 00:01:48 . Memory (MB): peak = 494.008 ; gain = 282.750
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 563.285 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:37 ; elapsed = 00:02:03 . Memory (MB): peak = 563.285 ; gain = 352.027
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:37 ; elapsed = 00:02:03 . Memory (MB): peak = 563.285 ; gain = 352.027
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:37 ; elapsed = 00:02:03 . Memory (MB): peak = 563.285 ; gain = 352.027
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:37 ; elapsed = 00:02:04 . Memory (MB): peak = 563.285 ; gain = 352.027
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:02:05 . Memory (MB): peak = 563.285 ; gain = 352.027
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:52 ; elapsed = 00:02:21 . Memory (MB): peak = 585.512 ; gain = 374.254
Finished Timing Optimization : Time (s): cpu = 00:01:52 ; elapsed = 00:02:21 . Memory (MB): peak = 586.469 ; gain = 375.211
Finished Technology Mapping : Time (s): cpu = 00:01:52 ; elapsed = 00:02:21 . Memory (MB): peak = 605.934 ; gain = 394.676
Finished IO Insertion : Time (s): cpu = 00:01:53 ; elapsed = 00:02:22 . Memory (MB): peak = 605.934 ; gain = 394.676
Finished Renaming Generated Instances : Time (s): cpu = 00:01:53 ; elapsed = 00:02:22 . Memory (MB): peak = 605.934 ; gain = 394.676
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:53 ; elapsed = 00:02:22 . Memory (MB): peak = 605.934 ; gain = 394.676
Finished Renaming Generated Ports : Time (s): cpu = 00:01:53 ; elapsed = 00:02:22 . Memory (MB): peak = 605.934 ; gain = 394.676
Finished Handling Custom Attributes : Time (s): cpu = 00:01:53 ; elapsed = 00:02:22 . Memory (MB): peak = 605.934 ; gain = 394.676
Finished Renaming Generated Nets : Time (s): cpu = 00:01:53 ; elapsed = 00:02:22 . Memory (MB): peak = 605.934 ; gain = 394.676

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT1       |     1|
|2     |LUT2       |     1|
|3     |LUT4       |     9|
|4     |RAMB18E1   |     1|
|5     |RAMB36E1   |     1|
|6     |RAMB36E1_1 |     1|
|7     |FDRE       |     4|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:53 ; elapsed = 00:02:22 . Memory (MB): peak = 605.934 ; gain = 394.676
synth_design: Time (s): cpu = 00:01:51 ; elapsed = 00:02:16 . Memory (MB): peak = 623.441 ; gain = 406.063
