// Seed: 4079863669
module module_0 ();
  wire id_1;
  assign module_3.type_12 = 0;
  assign module_2.type_0 = 0;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output wand id_1,
    input supply0 id_2,
    output wor id_3,
    output tri0 id_4,
    input uwire id_5,
    input tri id_6
);
  assign id_3 = id_6;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  wire id_0,
    output wire id_1,
    input  wand id_2
);
  not primCall (id_1, id_2);
  module_0 modCall_1 ();
endmodule
module module_3 (
    output supply1 id_0,
    input supply1 id_1,
    output tri0 id_2,
    input wand id_3,
    input wire id_4,
    output uwire id_5,
    input wor id_6,
    input uwire id_7,
    output supply1 id_8
);
  assign id_0 = {1, 1} ? id_1 > id_6 : id_3;
  module_0 modCall_1 ();
endmodule
