read -sv run_verilog_mid/adder_32b_15_65_b0500b02d30eabfc763417437dad6bb7.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_15_65_b0500b02d30eabfc763417437dad6bb7_yosys.v
