Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon Nov 20 22:04:26 2023
| Host         : FranciscoLenovo running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     105         
TIMING-20  Warning           Non-clocked latch               3           
TIMING-23  Warning           Combinational loop found        64          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (123)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (288)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (64)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (123)
--------------------------
 There are 105 register/latch pins with no clock driven by root clock pin: i_Clk (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: _ControlUnit/_CurrentState_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: _ControlUnit/_CurrentState_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: _ControlUnit/_CurrentState_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: _ControlUnit/_CurrentState_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: _ControlUnit/_CurrentState_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: _ControlUnit/_CurrentState_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (288)
--------------------------------------------------
 There are 288 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (64)
----------------------
 There are 64 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  289          inf        0.000                      0                  289           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           289 Endpoints
Min Delay           289 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _Datapath/_IReg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            _Datapath/o_CCodes[-1111111111]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.546ns  (logic 1.984ns (14.646%)  route 11.562ns (85.354%))
  Logic Levels:           11  (FDRE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE                         0.000     0.000 r  _Datapath/_IReg_reg[1]/C
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  _Datapath/_IReg_reg[1]/Q
                         net (fo=35, routed)          2.125     2.643    _Datapath/_IReg_reg_n_0_[1]
    SLICE_X35Y21         LUT6 (Prop_lut6_I4_O)        0.124     2.767 f  _Datapath/o_CCodes[-1111111109]_i_8/O
                         net (fo=6, routed)           0.302     3.069    _Datapath/o_CCodes[-1111111109]_i_8_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I2_O)        0.124     3.193 f  _Datapath/o_CCodes[-1111111109]_i_7/O
                         net (fo=4, routed)           0.909     4.102    _Datapath/o_CCodes[-1111111109]_i_7_n_0
    SLICE_X35Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.226 r  _Datapath/o_CCodes[-1111111109]_i_6/O
                         net (fo=3, routed)           0.847     5.073    _Datapath/o_CCodes[-1111111109]_i_6_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I2_O)        0.124     5.197 f  _Datapath/o_CCodes[-1111111109]_i_4/O
                         net (fo=45, routed)          2.509     7.706    _ControlUnit/o_CCodes[-1111111109]_i_1
    SLICE_X33Y28         LUT6 (Prop_lut6_I4_O)        0.124     7.830 f  _ControlUnit/o_CCodes[-1111111111]_i_43/O
                         net (fo=3, routed)           0.683     8.513    _Datapath/o_CCodes[-1111111111]_i_42
    SLICE_X32Y28         LUT2 (Prop_lut2_I1_O)        0.146     8.659 f  _Datapath/o_CCodes[-1111111111]_i_85/O
                         net (fo=1, routed)           0.857     9.516    _ControlUnit/o_CCodes[-1111111110]_i_1_0[26]
    SLICE_X33Y28         LUT6 (Prop_lut6_I3_O)        0.328     9.844 f  _ControlUnit/o_CCodes[-1111111111]_i_42/O
                         net (fo=2, routed)           0.676    10.520    _ControlUnit/o_CCodes[-1111111111]_i_42_n_0
    SLICE_X33Y28         LUT5 (Prop_lut5_I0_O)        0.124    10.644 f  _ControlUnit/o_CCodes[-1111111111]_i_14/O
                         net (fo=1, routed)           0.810    11.454    _ControlUnit/o_CCodes[-1111111111]_i_14_n_0
    SLICE_X32Y29         LUT4 (Prop_lut4_I3_O)        0.124    11.578 f  _ControlUnit/o_CCodes[-1111111111]_i_3/O
                         net (fo=1, routed)           1.181    12.760    _ControlUnit/o_CCodes[-1111111111]_i_3_n_0
    SLICE_X36Y28         LUT5 (Prop_lut5_I1_O)        0.124    12.884 r  _ControlUnit/o_CCodes[-1111111111]_i_1/O
                         net (fo=1, routed)           0.662    13.546    _Datapath/D[0]
    SLICE_X38Y28         LDCE                                         r  _Datapath/o_CCodes[-1111111111]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _ControlUnit/_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            _Datapath/_Mem/_Memory_reg[20][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.586ns  (logic 2.912ns (27.508%)  route 7.674ns (72.492%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE                         0.000     0.000 r  _ControlUnit/_CurrentState_reg[2]/C
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  _ControlUnit/_CurrentState_reg[2]/Q
                         net (fo=86, routed)          1.090     1.509    _ControlUnit/_Operation[2]
    SLICE_X41Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.805 r  _ControlUnit/_PCounter[22]_i_5/O
                         net (fo=133, routed)         1.900     3.705    _Datapath/_Mem/o_Output_reg[24]_0
    SLICE_X36Y19         LUT3 (Prop_lut3_I1_O)        0.124     3.829 r  _Datapath/_Mem/o_Output[24]_i_4/O
                         net (fo=59, routed)          0.579     4.408    _Datapath/_Mem/o_Output[24]_i_4_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.988 r  _Datapath/_Mem/_Memory_reg[20][6]_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.988    _Datapath/_Mem/_Memory_reg[20][6]_i_33_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  _Datapath/_Mem/_Memory_reg[20][6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.102    _Datapath/_Mem/_Memory_reg[20][6]_i_32_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.216 r  _Datapath/_Mem/_Memory_reg[20][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     5.216    _Datapath/_Mem/_Memory_reg[20][6]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.330 r  _Datapath/_Mem/_Memory_reg[20][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.330    _ControlUnit/_Memory[20][6]_i_30_0[0]
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.444 r  _ControlUnit/_Memory_reg[20][6]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.444    _ControlUnit/_Memory_reg[20][6]_i_28_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.672 f  _ControlUnit/_Memory_reg[20][6]_i_26/CO[2]
                         net (fo=1, routed)           0.841     6.513    _ControlUnit/_Datapath/_Mem/p_0_in[23]
    SLICE_X38Y22         LUT4 (Prop_lut4_I0_O)        0.313     6.826 f  _ControlUnit/_Memory[20][6]_i_29/O
                         net (fo=1, routed)           0.680     7.506    _ControlUnit/_Memory[20][6]_i_29_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.630 r  _ControlUnit/_Memory[20][6]_i_12/O
                         net (fo=12, routed)          1.130     8.760    _Datapath/_Mem/_Memory_reg[20][6]_0
    SLICE_X39Y16         LUT4 (Prop_lut4_I3_O)        0.124     8.884 r  _Datapath/_Mem/_Memory[20][6]_i_19/O
                         net (fo=1, routed)           0.780     9.664    _Datapath/_Mem/_Memory[20][6]_i_19_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I0_O)        0.124     9.788 r  _Datapath/_Mem/_Memory[20][6]_i_5/O
                         net (fo=1, routed)           0.674    10.462    _Datapath/_Mem/_Memory[20][6]_i_5_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I3_O)        0.124    10.586 r  _Datapath/_Mem/_Memory[20][6]_i_1/O
                         net (fo=1, routed)           0.000    10.586    _Datapath/_Mem/_Memory[20][6]_i_1_n_0
    SLICE_X40Y16         FDRE                                         r  _Datapath/_Mem/_Memory_reg[20][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _ControlUnit/_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            _Datapath/_Mem/_Memory_reg[5][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.531ns  (logic 2.912ns (27.652%)  route 7.619ns (72.348%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE                         0.000     0.000 r  _ControlUnit/_CurrentState_reg[2]/C
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  _ControlUnit/_CurrentState_reg[2]/Q
                         net (fo=86, routed)          1.090     1.509    _ControlUnit/_Operation[2]
    SLICE_X41Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.805 r  _ControlUnit/_PCounter[22]_i_5/O
                         net (fo=133, routed)         1.900     3.705    _Datapath/_Mem/o_Output_reg[24]_0
    SLICE_X36Y19         LUT3 (Prop_lut3_I1_O)        0.124     3.829 r  _Datapath/_Mem/o_Output[24]_i_4/O
                         net (fo=59, routed)          0.579     4.408    _Datapath/_Mem/o_Output[24]_i_4_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.988 r  _Datapath/_Mem/_Memory_reg[20][6]_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.988    _Datapath/_Mem/_Memory_reg[20][6]_i_33_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  _Datapath/_Mem/_Memory_reg[20][6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.102    _Datapath/_Mem/_Memory_reg[20][6]_i_32_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.216 r  _Datapath/_Mem/_Memory_reg[20][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     5.216    _Datapath/_Mem/_Memory_reg[20][6]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.330 r  _Datapath/_Mem/_Memory_reg[20][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.330    _ControlUnit/_Memory[20][6]_i_30_0[0]
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.444 r  _ControlUnit/_Memory_reg[20][6]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.444    _ControlUnit/_Memory_reg[20][6]_i_28_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.672 r  _ControlUnit/_Memory_reg[20][6]_i_26/CO[2]
                         net (fo=1, routed)           0.841     6.513    _ControlUnit/_Datapath/_Mem/p_0_in[23]
    SLICE_X38Y22         LUT4 (Prop_lut4_I0_O)        0.313     6.826 r  _ControlUnit/_Memory[20][6]_i_29/O
                         net (fo=1, routed)           0.680     7.506    _ControlUnit/_Memory[20][6]_i_29_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.630 f  _ControlUnit/_Memory[20][6]_i_12/O
                         net (fo=12, routed)          1.127     8.757    _Datapath/_Mem/_Memory_reg[20][6]_0
    SLICE_X37Y17         LUT6 (Prop_lut6_I0_O)        0.124     8.881 f  _Datapath/_Mem/_Memory[5][6]_i_4/O
                         net (fo=1, routed)           0.433     9.314    _Datapath/_Mem/_Memory[5][6]_i_4_n_0
    SLICE_X37Y17         LUT6 (Prop_lut6_I3_O)        0.124     9.438 r  _Datapath/_Mem/_Memory[5][6]_i_2/O
                         net (fo=1, routed)           0.969    10.407    _ControlUnit/_Memory_reg[5][6]_0
    SLICE_X38Y18         LUT4 (Prop_lut4_I2_O)        0.124    10.531 r  _ControlUnit/_Memory[5][6]_i_1/O
                         net (fo=1, routed)           0.000    10.531    _Datapath/_Mem/_Memory_reg[5][6]_1
    SLICE_X38Y18         FDRE                                         r  _Datapath/_Mem/_Memory_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _ControlUnit/_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            _Datapath/_Mem/_Memory_reg[8][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.450ns  (logic 2.912ns (27.866%)  route 7.538ns (72.134%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE                         0.000     0.000 r  _ControlUnit/_CurrentState_reg[2]/C
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  _ControlUnit/_CurrentState_reg[2]/Q
                         net (fo=86, routed)          1.090     1.509    _ControlUnit/_Operation[2]
    SLICE_X41Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.805 r  _ControlUnit/_PCounter[22]_i_5/O
                         net (fo=133, routed)         1.900     3.705    _Datapath/_Mem/o_Output_reg[24]_0
    SLICE_X36Y19         LUT3 (Prop_lut3_I1_O)        0.124     3.829 r  _Datapath/_Mem/o_Output[24]_i_4/O
                         net (fo=59, routed)          0.579     4.408    _Datapath/_Mem/o_Output[24]_i_4_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.988 r  _Datapath/_Mem/_Memory_reg[20][6]_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.988    _Datapath/_Mem/_Memory_reg[20][6]_i_33_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  _Datapath/_Mem/_Memory_reg[20][6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.102    _Datapath/_Mem/_Memory_reg[20][6]_i_32_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.216 r  _Datapath/_Mem/_Memory_reg[20][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     5.216    _Datapath/_Mem/_Memory_reg[20][6]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.330 r  _Datapath/_Mem/_Memory_reg[20][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.330    _ControlUnit/_Memory[20][6]_i_30_0[0]
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.444 r  _ControlUnit/_Memory_reg[20][6]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.444    _ControlUnit/_Memory_reg[20][6]_i_28_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.672 r  _ControlUnit/_Memory_reg[20][6]_i_26/CO[2]
                         net (fo=1, routed)           0.841     6.513    _ControlUnit/_Datapath/_Mem/p_0_in[23]
    SLICE_X38Y22         LUT4 (Prop_lut4_I0_O)        0.313     6.826 r  _ControlUnit/_Memory[20][6]_i_29/O
                         net (fo=1, routed)           0.680     7.506    _ControlUnit/_Memory[20][6]_i_29_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.630 f  _ControlUnit/_Memory[20][6]_i_12/O
                         net (fo=12, routed)          0.984     8.614    _Datapath/_Mem/_Memory_reg[20][6]_0
    SLICE_X39Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.738 f  _Datapath/_Mem/_Memory[8][6]_i_4/O
                         net (fo=1, routed)           0.799     9.537    _Datapath/_Mem/_Memory[8][6]_i_4_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I4_O)        0.124     9.661 r  _Datapath/_Mem/_Memory[8][6]_i_2/O
                         net (fo=1, routed)           0.665    10.326    _ControlUnit/_Memory_reg[8][6]_0
    SLICE_X39Y17         LUT4 (Prop_lut4_I2_O)        0.124    10.450 r  _ControlUnit/_Memory[8][6]_i_1/O
                         net (fo=1, routed)           0.000    10.450    _Datapath/_Mem/_Memory_reg[8][6]_1
    SLICE_X39Y17         FDRE                                         r  _Datapath/_Mem/_Memory_reg[8][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _ControlUnit/_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            _Datapath/_Mem/_Memory_reg[16][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.445ns  (logic 2.233ns (21.378%)  route 8.212ns (78.622%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT4=2 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE                         0.000     0.000 r  _ControlUnit/_CurrentState_reg[2]/C
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  _ControlUnit/_CurrentState_reg[2]/Q
                         net (fo=86, routed)          1.090     1.509    _ControlUnit/_Operation[2]
    SLICE_X41Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.805 f  _ControlUnit/_PCounter[22]_i_5/O
                         net (fo=133, routed)         1.225     3.029    _ControlUnit/_CurrentState_reg[1]_1
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.124     3.153 r  _ControlUnit/_Memory[0][4]_i_19/O
                         net (fo=28, routed)          1.555     4.708    _ControlUnit/_Memory[0][4]_i_19_n_0
    SLICE_X34Y22         LUT5 (Prop_lut5_I4_O)        0.124     4.832 r  _ControlUnit/_Memory[20][6]_i_117/O
                         net (fo=1, routed)           0.000     4.832    _ControlUnit/_Memory[20][6]_i_117_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.365 r  _ControlUnit/_Memory_reg[20][6]_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.365    _ControlUnit/_Memory_reg[20][6]_i_107_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.482 r  _ControlUnit/_Memory_reg[20][6]_i_50/CO[3]
                         net (fo=1, routed)           0.599     6.081    _ControlUnit/_Memory_reg[20][6]_i_50_n_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.205 r  _ControlUnit/_Memory[20][6]_i_52/O
                         net (fo=1, routed)           0.808     7.013    _Datapath/_Mem/_Memory[20][6]_i_20_2
    SLICE_X35Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.137 f  _Datapath/_Mem/_Memory[20][6]_i_24/O
                         net (fo=11, routed)          1.546     8.683    _Datapath/_Mem/_Memory[20][6]_i_24_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I2_O)        0.124     8.807 f  _Datapath/_Mem/_Memory[16][3]_i_5/O
                         net (fo=1, routed)           0.946     9.753    _Datapath/_Mem/_Memory[16][3]_i_5_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I5_O)        0.124     9.877 r  _Datapath/_Mem/_Memory[16][3]_i_2/O
                         net (fo=1, routed)           0.444    10.321    _ControlUnit/_Memory_reg[16][3]_0
    SLICE_X40Y17         LUT4 (Prop_lut4_I2_O)        0.124    10.445 r  _ControlUnit/_Memory[16][3]_i_1/O
                         net (fo=1, routed)           0.000    10.445    _Datapath/_Mem/_Memory_reg[16][3]_1
    SLICE_X40Y17         FDRE                                         r  _Datapath/_Mem/_Memory_reg[16][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _ControlUnit/_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            _Datapath/_Mem/_Memory_reg[3][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.418ns  (logic 2.912ns (27.950%)  route 7.506ns (72.050%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE                         0.000     0.000 r  _ControlUnit/_CurrentState_reg[2]/C
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  _ControlUnit/_CurrentState_reg[2]/Q
                         net (fo=86, routed)          1.090     1.509    _ControlUnit/_Operation[2]
    SLICE_X41Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.805 r  _ControlUnit/_PCounter[22]_i_5/O
                         net (fo=133, routed)         1.900     3.705    _Datapath/_Mem/o_Output_reg[24]_0
    SLICE_X36Y19         LUT3 (Prop_lut3_I1_O)        0.124     3.829 r  _Datapath/_Mem/o_Output[24]_i_4/O
                         net (fo=59, routed)          0.579     4.408    _Datapath/_Mem/o_Output[24]_i_4_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.988 r  _Datapath/_Mem/_Memory_reg[20][6]_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.988    _Datapath/_Mem/_Memory_reg[20][6]_i_33_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  _Datapath/_Mem/_Memory_reg[20][6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.102    _Datapath/_Mem/_Memory_reg[20][6]_i_32_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.216 r  _Datapath/_Mem/_Memory_reg[20][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     5.216    _Datapath/_Mem/_Memory_reg[20][6]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.330 r  _Datapath/_Mem/_Memory_reg[20][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.330    _ControlUnit/_Memory[20][6]_i_30_0[0]
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.444 r  _ControlUnit/_Memory_reg[20][6]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.444    _ControlUnit/_Memory_reg[20][6]_i_28_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.672 r  _ControlUnit/_Memory_reg[20][6]_i_26/CO[2]
                         net (fo=1, routed)           0.841     6.513    _ControlUnit/_Datapath/_Mem/p_0_in[23]
    SLICE_X38Y22         LUT4 (Prop_lut4_I0_O)        0.313     6.826 r  _ControlUnit/_Memory[20][6]_i_29/O
                         net (fo=1, routed)           0.680     7.506    _ControlUnit/_Memory[20][6]_i_29_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.630 f  _ControlUnit/_Memory[20][6]_i_12/O
                         net (fo=12, routed)          1.456     9.086    _Datapath/_Mem/_Memory_reg[20][6]_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124     9.210 f  _Datapath/_Mem/_Memory[3][6]_i_4/O
                         net (fo=1, routed)           0.796    10.006    _Datapath/_Mem/_Memory[3][6]_i_4_n_0
    SLICE_X38Y16         LUT6 (Prop_lut6_I4_O)        0.124    10.130 r  _Datapath/_Mem/_Memory[3][6]_i_2/O
                         net (fo=1, routed)           0.165    10.294    _ControlUnit/_Memory_reg[3][6]_0
    SLICE_X38Y16         LUT4 (Prop_lut4_I2_O)        0.124    10.418 r  _ControlUnit/_Memory[3][6]_i_1/O
                         net (fo=1, routed)           0.000    10.418    _Datapath/_Mem/_Memory_reg[3][6]_1
    SLICE_X38Y16         FDRE                                         r  _Datapath/_Mem/_Memory_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _ControlUnit/_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            _Datapath/_Mem/_Memory_reg[12][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.334ns  (logic 2.912ns (28.179%)  route 7.422ns (71.821%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE                         0.000     0.000 r  _ControlUnit/_CurrentState_reg[2]/C
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  _ControlUnit/_CurrentState_reg[2]/Q
                         net (fo=86, routed)          1.090     1.509    _ControlUnit/_Operation[2]
    SLICE_X41Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.805 r  _ControlUnit/_PCounter[22]_i_5/O
                         net (fo=133, routed)         1.900     3.705    _Datapath/_Mem/o_Output_reg[24]_0
    SLICE_X36Y19         LUT3 (Prop_lut3_I1_O)        0.124     3.829 r  _Datapath/_Mem/o_Output[24]_i_4/O
                         net (fo=59, routed)          0.579     4.408    _Datapath/_Mem/o_Output[24]_i_4_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.988 r  _Datapath/_Mem/_Memory_reg[20][6]_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.988    _Datapath/_Mem/_Memory_reg[20][6]_i_33_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  _Datapath/_Mem/_Memory_reg[20][6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.102    _Datapath/_Mem/_Memory_reg[20][6]_i_32_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.216 r  _Datapath/_Mem/_Memory_reg[20][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     5.216    _Datapath/_Mem/_Memory_reg[20][6]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.330 r  _Datapath/_Mem/_Memory_reg[20][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.330    _ControlUnit/_Memory[20][6]_i_30_0[0]
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.444 r  _ControlUnit/_Memory_reg[20][6]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.444    _ControlUnit/_Memory_reg[20][6]_i_28_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.672 r  _ControlUnit/_Memory_reg[20][6]_i_26/CO[2]
                         net (fo=1, routed)           0.841     6.513    _ControlUnit/_Datapath/_Mem/p_0_in[23]
    SLICE_X38Y22         LUT4 (Prop_lut4_I0_O)        0.313     6.826 r  _ControlUnit/_Memory[20][6]_i_29/O
                         net (fo=1, routed)           0.680     7.506    _ControlUnit/_Memory[20][6]_i_29_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.630 f  _ControlUnit/_Memory[20][6]_i_12/O
                         net (fo=12, routed)          0.946     8.576    _ControlUnit/_Memory[20][6]_i_30
    SLICE_X37Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.700 f  _ControlUnit/_Memory[12][3]_i_5/O
                         net (fo=1, routed)           0.870     9.570    _Datapath/_Mem/_Memory_reg[12][3]_2
    SLICE_X36Y17         LUT6 (Prop_lut6_I3_O)        0.124     9.694 r  _Datapath/_Mem/_Memory[12][3]_i_2/O
                         net (fo=1, routed)           0.516    10.210    _ControlUnit/_Memory_reg[12][3]_0
    SLICE_X39Y18         LUT4 (Prop_lut4_I2_O)        0.124    10.334 r  _ControlUnit/_Memory[12][3]_i_1/O
                         net (fo=1, routed)           0.000    10.334    _Datapath/_Mem/_Memory_reg[12][3]_1
    SLICE_X39Y18         FDRE                                         r  _Datapath/_Mem/_Memory_reg[12][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _ControlUnit/_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            _Datapath/_Mem/_Memory_reg[6][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.300ns  (logic 2.876ns (27.923%)  route 7.424ns (72.077%))
  Logic Levels:           13  (CARRY4=5 FDRE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE                         0.000     0.000 r  _ControlUnit/_CurrentState_reg[2]/C
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  _ControlUnit/_CurrentState_reg[2]/Q
                         net (fo=86, routed)          1.090     1.509    _ControlUnit/_Operation[2]
    SLICE_X41Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.805 r  _ControlUnit/_PCounter[22]_i_5/O
                         net (fo=133, routed)         1.900     3.705    _Datapath/_Mem/o_Output_reg[24]_0
    SLICE_X36Y19         LUT3 (Prop_lut3_I1_O)        0.124     3.829 r  _Datapath/_Mem/o_Output[24]_i_4/O
                         net (fo=59, routed)          0.384     4.213    _Datapath/_Mem/o_Output[24]_i_4_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.793 r  _Datapath/_Mem/_Memory_reg[20][6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.793    _Datapath/_Mem/_Memory_reg[20][6]_i_36_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  _Datapath/_Mem/_Memory_reg[20][6]_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.907    _Datapath/_Mem/_Memory_reg[20][6]_i_35_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.021 r  _Datapath/_Mem/_Memory_reg[20][6]_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.021    _Datapath/_Mem/_Memory_reg[20][6]_i_34_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.135 r  _Datapath/_Mem/_Memory_reg[20][6]_i_37/CO[3]
                         net (fo=1, routed)           0.009     5.144    _ControlUnit/CO[0]
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.457 r  _ControlUnit/_Memory_reg[20][6]_i_96/O[3]
                         net (fo=1, routed)           0.662     6.118    _ControlUnit/_Memory_reg[20][6]_i_96_n_4
    SLICE_X37Y25         LUT4 (Prop_lut4_I0_O)        0.306     6.424 r  _ControlUnit/_Memory[20][6]_i_39/O
                         net (fo=1, routed)           0.433     6.857    _Datapath/_Mem/_Memory[20][6]_i_3_1
    SLICE_X37Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.981 f  _Datapath/_Mem/_Memory[20][6]_i_17/O
                         net (fo=11, routed)          1.434     8.415    _Datapath/_Mem/_Memory[20][6]_i_17_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I3_O)        0.124     8.539 r  _Datapath/_Mem/_Memory[6][5]_i_3/O
                         net (fo=1, routed)           0.843     9.382    _Datapath/_Mem/_Memory[6][5]_i_3_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.506 r  _Datapath/_Mem/_Memory[6][5]_i_2/O
                         net (fo=1, routed)           0.670    10.176    _ControlUnit/_Memory_reg[6][5]_0
    SLICE_X38Y19         LUT4 (Prop_lut4_I2_O)        0.124    10.300 r  _ControlUnit/_Memory[6][5]_i_1/O
                         net (fo=1, routed)           0.000    10.300    _Datapath/_Mem/_Memory_reg[6][5]_1
    SLICE_X38Y19         FDRE                                         r  _Datapath/_Mem/_Memory_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _ControlUnit/_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            _Datapath/_Mem/_Memory_reg[7][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.254ns  (logic 2.233ns (21.778%)  route 8.021ns (78.222%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT4=2 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE                         0.000     0.000 r  _ControlUnit/_CurrentState_reg[2]/C
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  _ControlUnit/_CurrentState_reg[2]/Q
                         net (fo=86, routed)          1.090     1.509    _ControlUnit/_Operation[2]
    SLICE_X41Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.805 f  _ControlUnit/_PCounter[22]_i_5/O
                         net (fo=133, routed)         1.225     3.029    _ControlUnit/_CurrentState_reg[1]_1
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.124     3.153 r  _ControlUnit/_Memory[0][4]_i_19/O
                         net (fo=28, routed)          1.555     4.708    _ControlUnit/_Memory[0][4]_i_19_n_0
    SLICE_X34Y22         LUT5 (Prop_lut5_I4_O)        0.124     4.832 r  _ControlUnit/_Memory[20][6]_i_117/O
                         net (fo=1, routed)           0.000     4.832    _ControlUnit/_Memory[20][6]_i_117_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.365 r  _ControlUnit/_Memory_reg[20][6]_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.365    _ControlUnit/_Memory_reg[20][6]_i_107_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.482 r  _ControlUnit/_Memory_reg[20][6]_i_50/CO[3]
                         net (fo=1, routed)           0.599     6.081    _ControlUnit/_Memory_reg[20][6]_i_50_n_0
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.205 r  _ControlUnit/_Memory[20][6]_i_52/O
                         net (fo=1, routed)           0.808     7.013    _Datapath/_Mem/_Memory[20][6]_i_20_2
    SLICE_X35Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.137 f  _Datapath/_Mem/_Memory[20][6]_i_24/O
                         net (fo=11, routed)          1.014     8.151    _Datapath/_Mem/_Memory[20][6]_i_24_n_0
    SLICE_X36Y17         LUT6 (Prop_lut6_I0_O)        0.124     8.275 f  _Datapath/_Mem/_Memory[7][6]_i_6/O
                         net (fo=1, routed)           1.278     9.553    _Datapath/_Mem/_Memory[7][6]_i_6_n_0
    SLICE_X37Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.677 r  _Datapath/_Mem/_Memory[7][6]_i_2/O
                         net (fo=1, routed)           0.453    10.130    _ControlUnit/_Memory_reg[7][6]_0
    SLICE_X38Y18         LUT4 (Prop_lut4_I2_O)        0.124    10.254 r  _ControlUnit/_Memory[7][6]_i_1/O
                         net (fo=1, routed)           0.000    10.254    _Datapath/_Mem/_Memory_reg[7][6]_1
    SLICE_X38Y18         FDRE                                         r  _Datapath/_Mem/_Memory_reg[7][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _ControlUnit/_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            _Datapath/_Mem/_Memory_reg[11][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.158ns  (logic 3.140ns (30.912%)  route 7.018ns (69.088%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE                         0.000     0.000 r  _ControlUnit/_CurrentState_reg[2]/C
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  _ControlUnit/_CurrentState_reg[2]/Q
                         net (fo=86, routed)          1.090     1.509    _ControlUnit/_Operation[2]
    SLICE_X41Y23         LUT5 (Prop_lut5_I1_O)        0.296     1.805 r  _ControlUnit/_PCounter[22]_i_5/O
                         net (fo=133, routed)         1.900     3.705    _Datapath/_Mem/o_Output_reg[24]_0
    SLICE_X36Y19         LUT3 (Prop_lut3_I1_O)        0.124     3.829 r  _Datapath/_Mem/o_Output[24]_i_4/O
                         net (fo=59, routed)          0.579     4.408    _Datapath/_Mem/o_Output[24]_i_4_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.988 r  _Datapath/_Mem/_Memory_reg[20][6]_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.988    _Datapath/_Mem/_Memory_reg[20][6]_i_33_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.102 r  _Datapath/_Mem/_Memory_reg[20][6]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.102    _Datapath/_Mem/_Memory_reg[20][6]_i_32_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.216 r  _Datapath/_Mem/_Memory_reg[20][6]_i_31/CO[3]
                         net (fo=1, routed)           0.000     5.216    _Datapath/_Mem/_Memory_reg[20][6]_i_31_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.330 r  _Datapath/_Mem/_Memory_reg[20][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.330    _ControlUnit/_Memory[20][6]_i_30_0[0]
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.444 r  _ControlUnit/_Memory_reg[20][6]_i_28/CO[3]
                         net (fo=1, routed)           0.000     5.444    _ControlUnit/_Memory_reg[20][6]_i_28_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.672 r  _ControlUnit/_Memory_reg[20][6]_i_26/CO[2]
                         net (fo=1, routed)           0.841     6.513    _ControlUnit/_Datapath/_Mem/p_0_in[23]
    SLICE_X38Y22         LUT4 (Prop_lut4_I0_O)        0.313     6.826 r  _ControlUnit/_Memory[20][6]_i_29/O
                         net (fo=1, routed)           0.680     7.506    _ControlUnit/_Memory[20][6]_i_29_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.630 f  _ControlUnit/_Memory[20][6]_i_12/O
                         net (fo=12, routed)          1.130     8.760    _Datapath/_Mem/_Memory_reg[20][6]_0
    SLICE_X39Y16         LUT4 (Prop_lut4_I3_O)        0.150     8.910 f  _Datapath/_Mem/_Memory[11][6]_i_4/O
                         net (fo=1, routed)           0.154     9.064    _Datapath/_Mem/_Memory[11][6]_i_4_n_0
    SLICE_X39Y16         LUT6 (Prop_lut6_I4_O)        0.326     9.390 r  _Datapath/_Mem/_Memory[11][6]_i_2/O
                         net (fo=1, routed)           0.644    10.034    _ControlUnit/_Memory_reg[11][6]_0
    SLICE_X40Y16         LUT4 (Prop_lut4_I2_O)        0.124    10.158 r  _ControlUnit/_Memory[11][6]_i_1/O
                         net (fo=1, routed)           0.000    10.158    _Datapath/_Mem/_Memory_reg[11][6]_1
    SLICE_X40Y16         FDRE                                         r  _Datapath/_Mem/_Memory_reg[11][6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _Datapath/_Mem/o_Output_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            _Datapath/_IReg_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.475%)  route 0.121ns (48.525%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE                         0.000     0.000 r  _Datapath/_Mem/o_Output_reg[31]/C
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  _Datapath/_Mem/o_Output_reg[31]/Q
                         net (fo=1, routed)           0.121     0.249    _Datapath/_MemOut[31]
    SLICE_X39Y23         FDRE                                         r  _Datapath/_IReg_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _Datapath/_Mem/o_Output_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            _Datapath/_IReg_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE                         0.000     0.000 r  _Datapath/_Mem/o_Output_reg[28]/C
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  _Datapath/_Mem/o_Output_reg[28]/Q
                         net (fo=1, routed)           0.112     0.253    _Datapath/_MemOut[28]
    SLICE_X43Y21         FDRE                                         r  _Datapath/_IReg_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _Datapath/_Mem/o_Output_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            _Datapath/_IReg_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE                         0.000     0.000 r  _Datapath/_Mem/o_Output_reg[22]/C
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  _Datapath/_Mem/o_Output_reg[22]/Q
                         net (fo=1, routed)           0.116     0.257    _Datapath/_MemOut[22]
    SLICE_X41Y18         FDRE                                         r  _Datapath/_IReg_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _Datapath/_Mem/o_Output_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            _Datapath/_IReg_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE                         0.000     0.000 r  _Datapath/_Mem/o_Output_reg[23]/C
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  _Datapath/_Mem/o_Output_reg[23]/Q
                         net (fo=1, routed)           0.116     0.257    _Datapath/_MemOut[23]
    SLICE_X43Y21         FDRE                                         r  _Datapath/_IReg_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _Datapath/_Mem/o_Output_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            _Datapath/_IReg_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE                         0.000     0.000 r  _Datapath/_Mem/o_Output_reg[29]/C
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  _Datapath/_Mem/o_Output_reg[29]/Q
                         net (fo=1, routed)           0.116     0.257    _Datapath/_MemOut[29]
    SLICE_X43Y21         FDRE                                         r  _Datapath/_IReg_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _Datapath/_Mem/o_Output_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            _Datapath/_IReg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE                         0.000     0.000 r  _Datapath/_Mem/o_Output_reg[11]/C
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  _Datapath/_Mem/o_Output_reg[11]/Q
                         net (fo=1, routed)           0.119     0.260    _Datapath/_MemOut[11]
    SLICE_X39Y19         FDRE                                         r  _Datapath/_IReg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _Datapath/_Mem/o_Output_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            _Datapath/_IReg_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE                         0.000     0.000 r  _Datapath/_Mem/o_Output_reg[13]/C
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  _Datapath/_Mem/o_Output_reg[13]/Q
                         net (fo=1, routed)           0.119     0.260    _Datapath/_MemOut[13]
    SLICE_X39Y21         FDRE                                         r  _Datapath/_IReg_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _Datapath/_Mem/o_Output_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            _Datapath/_IReg_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE                         0.000     0.000 r  _Datapath/_Mem/o_Output_reg[21]/C
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  _Datapath/_Mem/o_Output_reg[21]/Q
                         net (fo=1, routed)           0.119     0.260    _Datapath/_MemOut[21]
    SLICE_X39Y23         FDRE                                         r  _Datapath/_IReg_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _Datapath/_Mem/o_Output_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            _Datapath/_IReg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE                         0.000     0.000 r  _Datapath/_Mem/o_Output_reg[0]/C
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  _Datapath/_Mem/o_Output_reg[0]/Q
                         net (fo=1, routed)           0.110     0.274    _Datapath/_MemOut[0]
    SLICE_X42Y17         FDRE                                         r  _Datapath/_IReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _Datapath/_Mem/o_Output_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            _Datapath/_IReg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDRE                         0.000     0.000 r  _Datapath/_Mem/o_Output_reg[5]/C
    SLICE_X42Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  _Datapath/_Mem/o_Output_reg[5]/Q
                         net (fo=1, routed)           0.110     0.274    _Datapath/_MemOut[5]
    SLICE_X42Y20         FDRE                                         r  _Datapath/_IReg_reg[5]/D
  -------------------------------------------------------------------    -------------------





