{
    "version": "2.0.0",
    "tasks": [
        {
            "label": "Compile & Simulate Verilog",
            "type": "shell",
            "command": "iverilog -g2012 -o simv B.sv tb_B.sv karatsuba34.sv karatsuba64.sv   mult18.sv && vvp simv",
            "group": {
                "kind": "build",
                "isDefault": true
            },
            "presentation": {
                "echo": true,
                "reveal": "always",
                "focus": false,
                "panel": "shared"
            },
            "problemMatcher": []
        },
        {
            "label": "View Waveform",
            "type": "shell",
            "command": "gtkwave wave.vcd",
            "group": "test",
            "presentation": {
                "echo": true,
                "reveal": "always"
            },
            "problemMatcher": []
        }
    ]
}

