A method to reduce the area of the PLA's is presented. Two steps are considered : the permutation of the minterms (columns) and the compacting of the PLA. The method is illustrated on the NMOS technology.