// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in

// code your code here
assign out=in ;

// end of clab code 
endmodule
