Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Dec 28 16:41:24 2019
| Host         : Admin-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file blinking_leds_timing_summary_routed.rpt -pb blinking_leds_timing_summary_routed.pb -rpx blinking_leds_timing_summary_routed.rpx -warn_on_violation
| Design       : blinking_leds
| Device       : 7s50-csga324
| Speed File   : -2  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.318        0.000                      0                    4        0.273        0.000                      0                    4        5.750        0.000                       0                     5  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 6.250}      12.500          80.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                11.318        0.000                      0                    4        0.273        0.000                      0                    4        5.750        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       11.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.318ns  (required time - arrival time)
  Source:                 cycle_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            cycle_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.587ns (49.867%)  route 0.590ns (50.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 16.837 - 12.500 ) 
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.082    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.163 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.443     4.606    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  cycle_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.348     4.954 r  cycle_counter_reg[3]/Q
                         net (fo=5, routed)           0.590     5.544    leds_OBUF[0]
    SLICE_X0Y5           LUT4 (Prop_lut4_I1_O)        0.239     5.783 r  cycle_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     5.783    plusOp[0]
    SLICE_X0Y5           FDRE                                         r  cycle_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    F14                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.324    13.824 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    15.428    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.505 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.332    16.837    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  cycle_counter_reg[0]/C
                         clock pessimism              0.269    17.106    
                         clock uncertainty           -0.035    17.071    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)        0.030    17.101    cycle_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         17.101    
                         arrival time                          -5.783    
  -------------------------------------------------------------------
                         slack                                 11.318    

Slack (MET) :             11.327ns  (required time - arrival time)
  Source:                 cycle_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            cycle_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.587ns (50.201%)  route 0.582ns (49.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 16.837 - 12.500 ) 
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.082    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.163 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.443     4.606    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  cycle_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.348     4.954 r  cycle_counter_reg[3]/Q
                         net (fo=5, routed)           0.582     5.536    leds_OBUF[0]
    SLICE_X0Y5           LUT2 (Prop_lut2_I0_O)        0.239     5.775 r  cycle_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     5.775    plusOp[2]
    SLICE_X0Y5           FDRE                                         r  cycle_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    F14                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.324    13.824 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    15.428    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.505 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.332    16.837    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  cycle_counter_reg[2]/C
                         clock pessimism              0.269    17.106    
                         clock uncertainty           -0.035    17.071    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)        0.032    17.103    cycle_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         17.103    
                         arrival time                          -5.775    
  -------------------------------------------------------------------
                         slack                                 11.327    

Slack (MET) :             11.343ns  (required time - arrival time)
  Source:                 cycle_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            cycle_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.601ns (50.456%)  route 0.590ns (49.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 16.837 - 12.500 ) 
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.082    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.163 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.443     4.606    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  cycle_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.348     4.954 r  cycle_counter_reg[3]/Q
                         net (fo=5, routed)           0.590     5.544    leds_OBUF[0]
    SLICE_X0Y5           LUT3 (Prop_lut3_I0_O)        0.253     5.797 r  cycle_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     5.797    plusOp[1]
    SLICE_X0Y5           FDRE                                         r  cycle_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    F14                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.324    13.824 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    15.428    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.505 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.332    16.837    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  cycle_counter_reg[1]/C
                         clock pessimism              0.269    17.106    
                         clock uncertainty           -0.035    17.071    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)        0.069    17.140    cycle_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         17.140    
                         arrival time                          -5.797    
  -------------------------------------------------------------------
                         slack                                 11.343    

Slack (MET) :             11.350ns  (required time - arrival time)
  Source:                 cycle_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            cycle_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.601ns (50.790%)  route 0.582ns (49.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 16.837 - 12.500 ) 
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.082    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.163 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.443     4.606    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  cycle_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.348     4.954 f  cycle_counter_reg[3]/Q
                         net (fo=5, routed)           0.582     5.536    leds_OBUF[0]
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.253     5.789 r  cycle_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     5.789    plusOp[3]
    SLICE_X0Y5           FDRE                                         r  cycle_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    F14                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.324    13.824 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    15.428    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    15.505 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.332    16.837    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  cycle_counter_reg[3]/C
                         clock pessimism              0.269    17.106    
                         clock uncertainty           -0.035    17.071    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)        0.069    17.140    cycle_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         17.140    
                         arrival time                          -5.789    
  -------------------------------------------------------------------
                         slack                                 11.350    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 cycle_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            cycle_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.144%)  route 0.178ns (48.856%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.597     1.483    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  cycle_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     1.624 r  cycle_counter_reg[0]/Q
                         net (fo=2, routed)           0.178     1.802    leds_OBUF[3]
    SLICE_X0Y5           LUT4 (Prop_lut4_I3_O)        0.045     1.847 r  cycle_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.847    plusOp[0]
    SLICE_X0Y5           FDRE                                         r  cycle_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.868     1.999    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  cycle_counter_reg[0]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.091     1.574    cycle_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            cycle_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.230ns (57.595%)  route 0.169ns (42.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.597     1.483    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.128     1.611 r  cycle_counter_reg[1]/Q
                         net (fo=3, routed)           0.169     1.781    leds_OBUF[2]
    SLICE_X0Y5           LUT3 (Prop_lut3_I2_O)        0.102     1.883 r  cycle_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.883    plusOp[1]
    SLICE_X0Y5           FDRE                                         r  cycle_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.868     1.999    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  cycle_counter_reg[1]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.107     1.590    cycle_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 cycle_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            cycle_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.593%)  route 0.251ns (57.407%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.597     1.483    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  cycle_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     1.624 r  cycle_counter_reg[2]/Q
                         net (fo=4, routed)           0.251     1.875    leds_OBUF[1]
    SLICE_X0Y5           LUT2 (Prop_lut2_I1_O)        0.045     1.920 r  cycle_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.920    plusOp[2]
    SLICE_X0Y5           FDRE                                         r  cycle_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.868     1.999    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  cycle_counter_reg[2]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.092     1.575    cycle_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 cycle_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            cycle_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.226ns (47.054%)  route 0.254ns (52.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.597     1.483    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  cycle_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.128     1.611 f  cycle_counter_reg[3]/Q
                         net (fo=5, routed)           0.254     1.865    leds_OBUF[0]
    SLICE_X0Y5           LUT1 (Prop_lut1_I0_O)        0.098     1.963 r  cycle_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.963    plusOp[3]
    SLICE_X0Y5           FDRE                                         r  cycle_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.868     1.999    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  cycle_counter_reg[3]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.107     1.590    cycle_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.373    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         12.500      10.908     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         12.500      11.500     SLICE_X0Y5      cycle_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.500      11.500     SLICE_X0Y5      cycle_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.500      11.500     SLICE_X0Y5      cycle_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.500      11.500     SLICE_X0Y5      cycle_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.250       5.750      SLICE_X0Y5      cycle_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.250       5.750      SLICE_X0Y5      cycle_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.250       5.750      SLICE_X0Y5      cycle_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.250       5.750      SLICE_X0Y5      cycle_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.250       5.750      SLICE_X0Y5      cycle_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.250       5.750      SLICE_X0Y5      cycle_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.250       5.750      SLICE_X0Y5      cycle_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.250       5.750      SLICE_X0Y5      cycle_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.250       5.750      SLICE_X0Y5      cycle_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.250       5.750      SLICE_X0Y5      cycle_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.250       5.750      SLICE_X0Y5      cycle_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.250       5.750      SLICE_X0Y5      cycle_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.250       5.750      SLICE_X0Y5      cycle_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.250       5.750      SLICE_X0Y5      cycle_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.250       5.750      SLICE_X0Y5      cycle_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.250       5.750      SLICE_X0Y5      cycle_counter_reg[3]/C



