Date Wed Jan GMT Server NCSA Content type text html CSE Laboratory Assignment CSE Advanced Logic DesignTed Kehl Fall Lab Introduction Synario Schematic Capture and SimulationDistributed Oct Due Oct Objectives When you have completed this lab you should know how Login WindowsNT and start programs like NetScape and Synario Create new project open old project Synario Draw schematics for simple circuit Simulate combinational circuit Synario writing Verilog driver program Print schematics and programs from Synario For this lab and this lab only you can choose lab partner work with Make sure though that you both learn how use Synario you should each spend half the time the controls Part Logging You must have account the workstations before you can login will let you know what your initial password You must change this something only you know the first time you login Please use the usual password rules when choosing your password Also make sure you logout out before you leave the lab After you login take few minutes look around you have used Windows before everything should pretty familiar You will able everything from Program Manager Look the Accessories folder for common applications like NetScape Look the Main folder others The Synario tools use will the Hardware Design Lab Tools folder The File Manager allows you poke around through the directory structure You don really have know where everything but doesn hurt get feel for the lay the land Your home directory will the toplevel directory Part The Synario Tutorials The Getting Started tutorials provide excellent introduction Synario For this lab assignment you will Tutorials and Please read these noteson the tutorials first The first tutorial walks you around existing project you can see how projects are organized Make sure you copy the example project Prep your own directory before starting this tutorial Your first project will not this complicated don worry doesn all make sense Tutorial leads you through all the steps you will have follow complete the first assignment Project creation schematic capture and simulation Pay particular attention how the Verilog program used perform the simulation you will have write simple verilog program test the circuit you design Part Design Simple Circuit this part you will design and simulate the following simple combinational circuit which implements simple median filter The inputs this filter are the values black white one pixel and its NEWS neighbors The output the filter circuit white more these pixels are white and black otherwise Design circuit for this filter using schematic You may use any the symbols the generic library Hint This circuit not that complicated you can find structured way solve Turn Schematic your circuit Printout your Verilog driver function signed simulation log waveform which shows that your circuit works You must demo your simulation one the TAs who will sign the printout ted washington edu 