<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/tvl/Gowin/Projects/reciever/impl/gwsynthesis/reciever.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/tvl/Gowin/Projects/reciever/src/reciever.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/tvl/Gowin/Projects/reciever/src/reciever.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.09</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Apr 14 15:50:06 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>8011</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>7602</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>57</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>i2c_scl</td>
<td>Base</td>
<td>10000.000</td>
<td>0.100
<td>0.000</td>
<td>5000.000</td>
<td></td>
<td></td>
<td>i2c_scl </td>
</tr>
<tr>
<td>MCK</td>
<td>Base</td>
<td>12.000</td>
<td>83.333
<td>0.000</td>
<td>6.000</td>
<td></td>
<td></td>
<td>MCK </td>
</tr>
<tr>
<td>sck</td>
<td>Base</td>
<td>16.000</td>
<td>62.500
<td>0.000</td>
<td>8.000</td>
<td></td>
<td></td>
<td>sck </td>
</tr>
<tr>
<td>decim_avail</td>
<td>Base</td>
<td>20833.000</td>
<td>0.048
<td>1.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td>rx/decim_avail </td>
</tr>
<tr>
<td>i2c_strobe</td>
<td>Base</td>
<td>83333.000</td>
<td>0.012
<td>1.000</td>
<td>8000.000</td>
<td></td>
<td></td>
<td>i2c_strobe </td>
</tr>
<tr>
<td>BCK</td>
<td>Base</td>
<td>325.000</td>
<td>3.077
<td>0.000</td>
<td>162.000</td>
<td></td>
<td></td>
<td>BCK </td>
</tr>
<tr>
<td>div5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>80.000</td>
<td>12.500
<td>0.000</td>
<td>40.000</td>
<td>sck_ibuf/I</td>
<td>sck</td>
<td>div5/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>div4/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>320.000</td>
<td>3.125
<td>0.000</td>
<td>160.000</td>
<td>div5/clkdiv_inst/CLKOUT</td>
<td>div5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>div4/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sck</td>
<td>62.500(MHz)</td>
<td>66.002(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>i2c_strobe</td>
<td>0.012(MHz)</td>
<td>172.740(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>div4/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>3.125(MHz)</td>
<td>66.483(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of i2c_scl!</h4>
<h4>No timing paths to get frequency of MCK!</h4>
<h4>No timing paths to get frequency of decim_avail!</h4>
<h4>No timing paths to get frequency of BCK!</h4>
<h4>No timing paths to get frequency of div5/clkdiv_inst/CLKOUT.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>i2c_scl</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i2c_scl</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MCK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>MCK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sck</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sck</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>decim_avail</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>decim_avail</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i2c_strobe</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>i2c_strobe</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>BCK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>BCK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>div5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>div5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>div4/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>div4/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.849</td>
<td>rx/rx_cordic/Y[6]_4_s0/Q</td>
<td>rx/rx_cordic/Y[7]_17_s0/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>14.751</td>
</tr>
<tr>
<td>2</td>
<td>1.273</td>
<td>rx/fir/wstate_2_s1/Q</td>
<td>rx/fir/Racc_3_s0/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>14.327</td>
</tr>
<tr>
<td>3</td>
<td>1.284</td>
<td>rx/fir/wstate_2_s1/Q</td>
<td>rx/fir/Racc_5_s0/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>14.316</td>
</tr>
<tr>
<td>4</td>
<td>1.587</td>
<td>rx/fir/wstate_2_s1/Q</td>
<td>rx/fir/Iacc_10_s0/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>14.013</td>
</tr>
<tr>
<td>5</td>
<td>1.746</td>
<td>rx/fir/wstate_2_s1/Q</td>
<td>rx/fir/Racc_1_s0/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>13.854</td>
</tr>
<tr>
<td>6</td>
<td>1.751</td>
<td>rx/fir/wstate_2_s1/Q</td>
<td>rx/fir/Racc_2_s0/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>13.849</td>
</tr>
<tr>
<td>7</td>
<td>1.821</td>
<td>rx/fir/wstate_2_s1/Q</td>
<td>rx/fir/E/reg_coef_0_s0/CE</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>14.136</td>
</tr>
<tr>
<td>8</td>
<td>1.821</td>
<td>rx/fir/wstate_2_s1/Q</td>
<td>rx/fir/E/reg_coef_1_s0/CE</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>14.136</td>
</tr>
<tr>
<td>9</td>
<td>1.821</td>
<td>rx/fir/wstate_2_s1/Q</td>
<td>rx/fir/E/reg_coef_9_s0/CE</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>14.136</td>
</tr>
<tr>
<td>10</td>
<td>1.821</td>
<td>rx/fir/wstate_2_s1/Q</td>
<td>rx/fir/E/reg_coef_14_s0/CE</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>14.136</td>
</tr>
<tr>
<td>11</td>
<td>1.821</td>
<td>rx/fir/wstate_2_s1/Q</td>
<td>rx/fir/E/reg_coef_15_s0/CE</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>14.136</td>
</tr>
<tr>
<td>12</td>
<td>1.821</td>
<td>rx/fir/wstate_2_s1/Q</td>
<td>rx/fir/E/reg_coef_16_s0/CE</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>14.136</td>
</tr>
<tr>
<td>13</td>
<td>1.821</td>
<td>rx/fir/wstate_2_s1/Q</td>
<td>rx/fir/E/reg_coef_17_s0/CE</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>14.136</td>
</tr>
<tr>
<td>14</td>
<td>1.826</td>
<td>rx/fir/wstate_2_s1/Q</td>
<td>rx/fir/E/reg_coef_6_s0/CE</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>14.131</td>
</tr>
<tr>
<td>15</td>
<td>1.826</td>
<td>rx/fir/wstate_2_s1/Q</td>
<td>rx/fir/E/reg_coef_7_s0/CE</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>14.131</td>
</tr>
<tr>
<td>16</td>
<td>1.826</td>
<td>rx/fir/wstate_2_s1/Q</td>
<td>rx/fir/E/reg_coef_10_s0/CE</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>14.131</td>
</tr>
<tr>
<td>17</td>
<td>1.826</td>
<td>rx/fir/wstate_2_s1/Q</td>
<td>rx/fir/E/reg_coef_11_s0/CE</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>14.131</td>
</tr>
<tr>
<td>18</td>
<td>2.160</td>
<td>rx/fir/wstate_2_s1/Q</td>
<td>rx/fir/Racc_9_s0/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>13.440</td>
</tr>
<tr>
<td>19</td>
<td>2.174</td>
<td>rx/fir/wstate_2_s1/Q</td>
<td>rx/fir/Iacc_11_s0/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>13.426</td>
</tr>
<tr>
<td>20</td>
<td>2.200</td>
<td>rx/fir/wstate_2_s1/Q</td>
<td>rx/fir/Racc_17_s0/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>13.400</td>
</tr>
<tr>
<td>21</td>
<td>2.205</td>
<td>rx/fir/wstate_2_s1/Q</td>
<td>rx/fir/Racc_4_s0/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>13.395</td>
</tr>
<tr>
<td>22</td>
<td>2.208</td>
<td>rx/rx_cordic/Y[6]_4_s0/Q</td>
<td>rx/rx_cordic/Y[7]_16_s0/D</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>13.392</td>
</tr>
<tr>
<td>23</td>
<td>2.245</td>
<td>rx/fir/wstate_2_s1/Q</td>
<td>rx/fir/E/reg_coef_4_s0/CE</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>13.712</td>
</tr>
<tr>
<td>24</td>
<td>2.245</td>
<td>rx/fir/wstate_2_s1/Q</td>
<td>rx/fir/E/reg_coef_5_s0/CE</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>13.712</td>
</tr>
<tr>
<td>25</td>
<td>2.286</td>
<td>rx/fir/wstate_2_s1/Q</td>
<td>rx/fir/E/reg_coef_2_s0/CE</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>16.000</td>
<td>0.000</td>
<td>13.671</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.086</td>
<td>i2c/scl_edge_detector/d_reg_0_s0/D</td>
<td>i2c/scl_edge_detector/d_reg_0_s0/D</td>
<td>i2c_scl:[R]</td>
<td>div4/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.116</td>
<td>0.000</td>
</tr>
<tr>
<td>2</td>
<td>0.411</td>
<td>rx/fir/H/raddr_6_s1/Q</td>
<td>rx/fir/H/ram36/bram_bram_0_0_s/ADB[11]</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>3</td>
<td>0.441</td>
<td>rx/fir/H/raddr_5_s1/Q</td>
<td>rx/fir/H/ram36/bram_bram_0_0_s/ADB[10]</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.601</td>
</tr>
<tr>
<td>4</td>
<td>0.447</td>
<td>rx/fir/A/caddr_5_s0/Q</td>
<td>rx/fir/A/fir2048/promx9_inst_1/AD[8]</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.601</td>
</tr>
<tr>
<td>5</td>
<td>0.555</td>
<td>rx/fir/G/reg_coef_14_s0/Q</td>
<td>rx/fir/G/n182_s1/B[14]</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>6</td>
<td>0.555</td>
<td>rx/fir/F/reg_coef_17_s0/Q</td>
<td>rx/fir/F/n182_s1/B[17]</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>7</td>
<td>0.555</td>
<td>rx/fir/F/reg_coef_5_s0/Q</td>
<td>rx/fir/F/n182_s1/B[5]</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>8</td>
<td>0.555</td>
<td>rx/fir/F/reg_coef_17_s0/Q</td>
<td>rx/fir/F/n96_s1/B[17]</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>9</td>
<td>0.555</td>
<td>rx/fir/F/reg_coef_15_s0/Q</td>
<td>rx/fir/F/n96_s1/B[15]</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>10</td>
<td>0.555</td>
<td>rx/fir/A/reg_coef_7_s0/Q</td>
<td>rx/fir/A/n96_s1/B[7]</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>11</td>
<td>0.559</td>
<td>rx/fir/F/reg_coef_16_s0/Q</td>
<td>rx/fir/F/n182_s1/B[16]</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>12</td>
<td>0.559</td>
<td>rx/fir/F/reg_coef_9_s0/Q</td>
<td>rx/fir/F/n182_s1/B[9]</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>13</td>
<td>0.559</td>
<td>rx/fir/F/reg_coef_3_s0/Q</td>
<td>rx/fir/F/n182_s1/B[3]</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>14</td>
<td>0.559</td>
<td>rx/fir/F/reg_coef_0_s0/Q</td>
<td>rx/fir/F/n182_s1/B[0]</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>15</td>
<td>0.559</td>
<td>rx/fir/F/reg_coef_16_s0/Q</td>
<td>rx/fir/F/n96_s1/B[16]</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>16</td>
<td>0.559</td>
<td>rx/fir/F/reg_coef_9_s0/Q</td>
<td>rx/fir/F/n96_s1/B[9]</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>17</td>
<td>0.559</td>
<td>rx/fir/F/reg_coef_3_s0/Q</td>
<td>rx/fir/F/n96_s1/B[3]</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>18</td>
<td>0.559</td>
<td>rx/fir/F/reg_coef_0_s0/Q</td>
<td>rx/fir/F/n96_s1/B[0]</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>19</td>
<td>0.588</td>
<td>rx/fir/G/reg_coef_8_s0/Q</td>
<td>rx/fir/G/n96_s1/B[8]</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.599</td>
</tr>
<tr>
<td>20</td>
<td>0.588</td>
<td>rx/fir/F/reg_coef_14_s0/Q</td>
<td>rx/fir/F/n182_s1/B[14]</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.599</td>
</tr>
<tr>
<td>21</td>
<td>0.588</td>
<td>rx/fir/F/reg_coef_5_s0/Q</td>
<td>rx/fir/F/n96_s1/B[5]</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.599</td>
</tr>
<tr>
<td>22</td>
<td>0.590</td>
<td>rx/fir/F/reg_coef_12_s0/Q</td>
<td>rx/fir/F/n182_s1/B[12]</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.602</td>
</tr>
<tr>
<td>23</td>
<td>0.590</td>
<td>rx/fir/F/reg_coef_11_s0/Q</td>
<td>rx/fir/F/n182_s1/B[11]</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.602</td>
</tr>
<tr>
<td>24</td>
<td>0.590</td>
<td>rx/fir/F/reg_coef_10_s0/Q</td>
<td>rx/fir/F/n182_s1/B[10]</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.602</td>
</tr>
<tr>
<td>25</td>
<td>0.590</td>
<td>rx/fir/F/reg_coef_8_s0/Q</td>
<td>rx/fir/F/n182_s1/B[8]</td>
<td>sck:[R]</td>
<td>sck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.602</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.532</td>
<td>7.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sck</td>
<td>temp_ADC_10_s0</td>
</tr>
<tr>
<td>2</td>
<td>6.532</td>
<td>7.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sck</td>
<td>temp_ADC_8_s0</td>
</tr>
<tr>
<td>3</td>
<td>6.532</td>
<td>7.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sck</td>
<td>temp_ADC_4_s0</td>
</tr>
<tr>
<td>4</td>
<td>6.532</td>
<td>7.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sck</td>
<td>time_r_28_s0</td>
</tr>
<tr>
<td>5</td>
<td>6.532</td>
<td>7.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sck</td>
<td>time_r_12_s0</td>
</tr>
<tr>
<td>6</td>
<td>6.532</td>
<td>7.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sck</td>
<td>rx/rx_cordic/Y[0]_12_s0</td>
</tr>
<tr>
<td>7</td>
<td>6.532</td>
<td>7.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sck</td>
<td>rx/rx_cordic/X[1]_7_s0</td>
</tr>
<tr>
<td>8</td>
<td>6.532</td>
<td>7.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sck</td>
<td>rx/rx_cordic/X[4]_15_s0</td>
</tr>
<tr>
<td>9</td>
<td>6.532</td>
<td>7.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sck</td>
<td>rx/rx_cordic/Y[9]_7_s0</td>
</tr>
<tr>
<td>10</td>
<td>6.532</td>
<td>7.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sck</td>
<td>rx/cic_inst_Q1/cic_stages[0].cic_comb_inst/out_data_21_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/rx_cordic/Y[6]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/rx_cordic/Y[7]_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td>rx/rx_cordic/Y[6]_4_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C5[0][A]</td>
<td style=" font-weight:bold;">rx/rx_cordic/Y[6]_4_s0/Q</td>
</tr>
<tr>
<td>4.270</td>
<td>2.586</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C10[2][A]</td>
<td>rx/rx_cordic/n3801_s/I0</td>
</tr>
<tr>
<td>5.228</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][A]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n3801_s/COUT</td>
</tr>
<tr>
<td>5.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C10[2][B]</td>
<td>rx/rx_cordic/n3800_s/CIN</td>
</tr>
<tr>
<td>5.285</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n3800_s/COUT</td>
</tr>
<tr>
<td>5.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C11[0][A]</td>
<td>rx/rx_cordic/n3799_s/CIN</td>
</tr>
<tr>
<td>5.342</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n3799_s/COUT</td>
</tr>
<tr>
<td>5.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C11[0][B]</td>
<td>rx/rx_cordic/n3798_s/CIN</td>
</tr>
<tr>
<td>5.399</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C11[0][B]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n3798_s/COUT</td>
</tr>
<tr>
<td>5.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C11[1][A]</td>
<td>rx/rx_cordic/n3797_s/CIN</td>
</tr>
<tr>
<td>5.962</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C11[1][A]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n3797_s/SUM</td>
</tr>
<tr>
<td>7.746</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[3][A]</td>
<td>rx/rx_cordic/n3849_s3/I0</td>
</tr>
<tr>
<td>8.845</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C8[3][A]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n3849_s3/F</td>
</tr>
<tr>
<td>10.464</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[1][A]</td>
<td>rx/rx_cordic/n3849_s1/I3</td>
</tr>
<tr>
<td>11.563</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C7[1][A]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n3849_s1/F</td>
</tr>
<tr>
<td>12.557</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[3][A]</td>
<td>rx/rx_cordic/n3844_s1/I1</td>
</tr>
<tr>
<td>13.656</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C10[3][A]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n3844_s1/F</td>
</tr>
<tr>
<td>14.945</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[2][B]</td>
<td>rx/rx_cordic/n3844_s0/I1</td>
</tr>
<tr>
<td>15.977</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C8[2][B]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n3844_s0/F</td>
</tr>
<tr>
<td>15.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[2][B]</td>
<td style=" font-weight:bold;">rx/rx_cordic/Y[7]_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>16.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C8[2][B]</td>
<td>rx/rx_cordic/Y[7]_17_s0/CLK</td>
</tr>
<tr>
<td>16.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C8[2][B]</td>
<td>rx/rx_cordic/Y[7]_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.021, 40.817%; route: 8.272, 56.076%; tC2Q: 0.458, 3.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/wstate_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/Racc_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td>rx/fir/wstate_2_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C42[1][A]</td>
<td style=" font-weight:bold;">rx/fir/wstate_2_s1/Q</td>
</tr>
<tr>
<td>3.656</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[3][B]</td>
<td>rx/fir/weE_s2/I2</td>
</tr>
<tr>
<td>4.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C40[3][B]</td>
<td style=" background: #97FFFF;">rx/fir/weE_s2/F</td>
</tr>
<tr>
<td>6.831</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[3][A]</td>
<td>rx/fir/weH_s2/I2</td>
</tr>
<tr>
<td>7.863</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R11C37[3][A]</td>
<td style=" background: #97FFFF;">rx/fir/weH_s2/F</td>
</tr>
<tr>
<td>12.122</td>
<td>4.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C38[1][B]</td>
<td>rx/fir/n482_s21/I3</td>
</tr>
<tr>
<td>12.748</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C38[1][B]</td>
<td style=" background: #97FFFF;">rx/fir/n482_s21/F</td>
</tr>
<tr>
<td>14.521</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>rx/fir/n482_s17/I3</td>
</tr>
<tr>
<td>15.553</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td style=" background: #97FFFF;">rx/fir/n482_s17/F</td>
</tr>
<tr>
<td>15.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td style=" font-weight:bold;">rx/fir/Racc_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>16.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>rx/fir/Racc_3_s0/CLK</td>
</tr>
<tr>
<td>16.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>rx/fir/Racc_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.722, 25.978%; route: 10.147, 70.822%; tC2Q: 0.458, 3.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/wstate_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/Racc_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td>rx/fir/wstate_2_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C42[1][A]</td>
<td style=" font-weight:bold;">rx/fir/wstate_2_s1/Q</td>
</tr>
<tr>
<td>3.656</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[3][B]</td>
<td>rx/fir/weE_s2/I2</td>
</tr>
<tr>
<td>4.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C40[3][B]</td>
<td style=" background: #97FFFF;">rx/fir/weE_s2/F</td>
</tr>
<tr>
<td>6.831</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[3][A]</td>
<td>rx/fir/weH_s2/I2</td>
</tr>
<tr>
<td>7.863</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R11C37[3][A]</td>
<td style=" background: #97FFFF;">rx/fir/weH_s2/F</td>
</tr>
<tr>
<td>12.606</td>
<td>4.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C38[3][B]</td>
<td>rx/fir/n480_s21/I3</td>
</tr>
<tr>
<td>13.705</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C38[3][B]</td>
<td style=" background: #97FFFF;">rx/fir/n480_s21/F</td>
</tr>
<tr>
<td>14.509</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[1][A]</td>
<td>rx/fir/n480_s17/I3</td>
</tr>
<tr>
<td>15.541</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C37[1][A]</td>
<td style=" background: #97FFFF;">rx/fir/n480_s17/F</td>
</tr>
<tr>
<td>15.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[1][A]</td>
<td style=" font-weight:bold;">rx/fir/Racc_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>16.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[1][A]</td>
<td>rx/fir/Racc_5_s0/CLK</td>
</tr>
<tr>
<td>16.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C37[1][A]</td>
<td>rx/fir/Racc_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.195, 29.304%; route: 9.662, 67.495%; tC2Q: 0.458, 3.202%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/wstate_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/Iacc_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td>rx/fir/wstate_2_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C42[1][A]</td>
<td style=" font-weight:bold;">rx/fir/wstate_2_s1/Q</td>
</tr>
<tr>
<td>3.656</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[3][B]</td>
<td>rx/fir/weE_s2/I2</td>
</tr>
<tr>
<td>4.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C40[3][B]</td>
<td style=" background: #97FFFF;">rx/fir/weE_s2/F</td>
</tr>
<tr>
<td>6.184</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[0][A]</td>
<td>rx/fir/weG_s2/I2</td>
</tr>
<tr>
<td>7.216</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R13C39[0][A]</td>
<td style=" background: #97FFFF;">rx/fir/weG_s2/F</td>
</tr>
<tr>
<td>11.638</td>
<td>4.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[3][A]</td>
<td>rx/fir/n499_s21/I3</td>
</tr>
<tr>
<td>12.737</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C39[3][A]</td>
<td style=" background: #97FFFF;">rx/fir/n499_s21/F</td>
</tr>
<tr>
<td>14.207</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>rx/fir/n499_s17/I3</td>
</tr>
<tr>
<td>15.239</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">rx/fir/n499_s17/F</td>
</tr>
<tr>
<td>15.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td style=" font-weight:bold;">rx/fir/Iacc_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>16.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>rx/fir/Iacc_10_s0/CLK</td>
</tr>
<tr>
<td>16.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>rx/fir/Iacc_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.195, 29.937%; route: 9.359, 66.792%; tC2Q: 0.458, 3.271%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/wstate_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/Racc_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td>rx/fir/wstate_2_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C42[1][A]</td>
<td style=" font-weight:bold;">rx/fir/wstate_2_s1/Q</td>
</tr>
<tr>
<td>3.656</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[3][B]</td>
<td>rx/fir/weE_s2/I2</td>
</tr>
<tr>
<td>4.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C40[3][B]</td>
<td style=" background: #97FFFF;">rx/fir/weE_s2/F</td>
</tr>
<tr>
<td>6.831</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[3][A]</td>
<td>rx/fir/weH_s2/I2</td>
</tr>
<tr>
<td>7.863</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R11C37[3][A]</td>
<td style=" background: #97FFFF;">rx/fir/weH_s2/F</td>
</tr>
<tr>
<td>12.937</td>
<td>5.074</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C37[3][A]</td>
<td>rx/fir/n484_s21/I3</td>
</tr>
<tr>
<td>13.562</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C37[3][A]</td>
<td style=" background: #97FFFF;">rx/fir/n484_s21/F</td>
</tr>
<tr>
<td>13.981</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[0][B]</td>
<td>rx/fir/n484_s17/I3</td>
</tr>
<tr>
<td>15.080</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C37[0][B]</td>
<td style=" background: #97FFFF;">rx/fir/n484_s17/F</td>
</tr>
<tr>
<td>15.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][B]</td>
<td style=" font-weight:bold;">rx/fir/Racc_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>16.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[0][B]</td>
<td>rx/fir/Racc_1_s0/CLK</td>
</tr>
<tr>
<td>16.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C37[0][B]</td>
<td>rx/fir/Racc_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.788, 27.342%; route: 9.608, 69.349%; tC2Q: 0.458, 3.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/wstate_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/Racc_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td>rx/fir/wstate_2_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C42[1][A]</td>
<td style=" font-weight:bold;">rx/fir/wstate_2_s1/Q</td>
</tr>
<tr>
<td>3.656</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[3][B]</td>
<td>rx/fir/weE_s2/I2</td>
</tr>
<tr>
<td>4.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C40[3][B]</td>
<td style=" background: #97FFFF;">rx/fir/weE_s2/F</td>
</tr>
<tr>
<td>6.831</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[3][A]</td>
<td>rx/fir/weH_s2/I2</td>
</tr>
<tr>
<td>7.863</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R11C37[3][A]</td>
<td style=" background: #97FFFF;">rx/fir/weH_s2/F</td>
</tr>
<tr>
<td>12.140</td>
<td>4.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td>rx/fir/n483_s19/I3</td>
</tr>
<tr>
<td>13.239</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C35[1][B]</td>
<td style=" background: #97FFFF;">rx/fir/n483_s19/F</td>
</tr>
<tr>
<td>14.043</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td>rx/fir/n483_s17/I1</td>
</tr>
<tr>
<td>15.075</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td style=" background: #97FFFF;">rx/fir/n483_s17/F</td>
</tr>
<tr>
<td>15.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td style=" font-weight:bold;">rx/fir/Racc_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>16.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td>rx/fir/Racc_2_s0/CLK</td>
</tr>
<tr>
<td>16.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C34[0][A]</td>
<td>rx/fir/Racc_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.195, 30.290%; route: 9.196, 66.400%; tC2Q: 0.458, 3.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/wstate_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/E/reg_coef_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td>rx/fir/wstate_2_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C42[1][A]</td>
<td style=" font-weight:bold;">rx/fir/wstate_2_s1/Q</td>
</tr>
<tr>
<td>3.656</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[3][B]</td>
<td>rx/fir/weE_s2/I2</td>
</tr>
<tr>
<td>4.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C40[3][B]</td>
<td style=" background: #97FFFF;">rx/fir/weE_s2/F</td>
</tr>
<tr>
<td>6.654</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>rx/fir/weE_s4/I3</td>
</tr>
<tr>
<td>7.753</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">rx/fir/weE_s4/F</td>
</tr>
<tr>
<td>11.682</td>
<td>3.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[3][A]</td>
<td>rx/fir/E/n1094_s1/I0</td>
</tr>
<tr>
<td>12.484</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R4C42[3][A]</td>
<td style=" background: #97FFFF;">rx/fir/E/n1094_s1/F</td>
</tr>
<tr>
<td>15.361</td>
<td>2.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[0][A]</td>
<td style=" font-weight:bold;">rx/fir/E/reg_coef_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>16.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[0][A]</td>
<td>rx/fir/E/reg_coef_0_s0/CLK</td>
</tr>
<tr>
<td>17.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C17[0][A]</td>
<td>rx/fir/E/reg_coef_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.933, 20.749%; route: 10.744, 76.008%; tC2Q: 0.458, 3.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/wstate_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/E/reg_coef_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td>rx/fir/wstate_2_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C42[1][A]</td>
<td style=" font-weight:bold;">rx/fir/wstate_2_s1/Q</td>
</tr>
<tr>
<td>3.656</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[3][B]</td>
<td>rx/fir/weE_s2/I2</td>
</tr>
<tr>
<td>4.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C40[3][B]</td>
<td style=" background: #97FFFF;">rx/fir/weE_s2/F</td>
</tr>
<tr>
<td>6.654</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>rx/fir/weE_s4/I3</td>
</tr>
<tr>
<td>7.753</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">rx/fir/weE_s4/F</td>
</tr>
<tr>
<td>11.682</td>
<td>3.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[3][A]</td>
<td>rx/fir/E/n1094_s1/I0</td>
</tr>
<tr>
<td>12.484</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R4C42[3][A]</td>
<td style=" background: #97FFFF;">rx/fir/E/n1094_s1/F</td>
</tr>
<tr>
<td>15.361</td>
<td>2.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[0][B]</td>
<td style=" font-weight:bold;">rx/fir/E/reg_coef_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>16.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[0][B]</td>
<td>rx/fir/E/reg_coef_1_s0/CLK</td>
</tr>
<tr>
<td>17.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C17[0][B]</td>
<td>rx/fir/E/reg_coef_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.933, 20.749%; route: 10.744, 76.008%; tC2Q: 0.458, 3.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/wstate_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/E/reg_coef_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td>rx/fir/wstate_2_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C42[1][A]</td>
<td style=" font-weight:bold;">rx/fir/wstate_2_s1/Q</td>
</tr>
<tr>
<td>3.656</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[3][B]</td>
<td>rx/fir/weE_s2/I2</td>
</tr>
<tr>
<td>4.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C40[3][B]</td>
<td style=" background: #97FFFF;">rx/fir/weE_s2/F</td>
</tr>
<tr>
<td>6.654</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>rx/fir/weE_s4/I3</td>
</tr>
<tr>
<td>7.753</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">rx/fir/weE_s4/F</td>
</tr>
<tr>
<td>11.682</td>
<td>3.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[3][A]</td>
<td>rx/fir/E/n1094_s1/I0</td>
</tr>
<tr>
<td>12.484</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R4C42[3][A]</td>
<td style=" background: #97FFFF;">rx/fir/E/n1094_s1/F</td>
</tr>
<tr>
<td>15.361</td>
<td>2.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][A]</td>
<td style=" font-weight:bold;">rx/fir/E/reg_coef_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>16.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][A]</td>
<td>rx/fir/E/reg_coef_9_s0/CLK</td>
</tr>
<tr>
<td>17.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C17[2][A]</td>
<td>rx/fir/E/reg_coef_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.933, 20.749%; route: 10.744, 76.008%; tC2Q: 0.458, 3.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/wstate_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/E/reg_coef_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td>rx/fir/wstate_2_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C42[1][A]</td>
<td style=" font-weight:bold;">rx/fir/wstate_2_s1/Q</td>
</tr>
<tr>
<td>3.656</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[3][B]</td>
<td>rx/fir/weE_s2/I2</td>
</tr>
<tr>
<td>4.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C40[3][B]</td>
<td style=" background: #97FFFF;">rx/fir/weE_s2/F</td>
</tr>
<tr>
<td>6.654</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>rx/fir/weE_s4/I3</td>
</tr>
<tr>
<td>7.753</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">rx/fir/weE_s4/F</td>
</tr>
<tr>
<td>11.682</td>
<td>3.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[3][A]</td>
<td>rx/fir/E/n1094_s1/I0</td>
</tr>
<tr>
<td>12.484</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R4C42[3][A]</td>
<td style=" background: #97FFFF;">rx/fir/E/n1094_s1/F</td>
</tr>
<tr>
<td>15.361</td>
<td>2.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C16[1][A]</td>
<td style=" font-weight:bold;">rx/fir/E/reg_coef_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>16.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C16[1][A]</td>
<td>rx/fir/E/reg_coef_14_s0/CLK</td>
</tr>
<tr>
<td>17.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C16[1][A]</td>
<td>rx/fir/E/reg_coef_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.933, 20.749%; route: 10.744, 76.008%; tC2Q: 0.458, 3.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/wstate_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/E/reg_coef_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td>rx/fir/wstate_2_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C42[1][A]</td>
<td style=" font-weight:bold;">rx/fir/wstate_2_s1/Q</td>
</tr>
<tr>
<td>3.656</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[3][B]</td>
<td>rx/fir/weE_s2/I2</td>
</tr>
<tr>
<td>4.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C40[3][B]</td>
<td style=" background: #97FFFF;">rx/fir/weE_s2/F</td>
</tr>
<tr>
<td>6.654</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>rx/fir/weE_s4/I3</td>
</tr>
<tr>
<td>7.753</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">rx/fir/weE_s4/F</td>
</tr>
<tr>
<td>11.682</td>
<td>3.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[3][A]</td>
<td>rx/fir/E/n1094_s1/I0</td>
</tr>
<tr>
<td>12.484</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R4C42[3][A]</td>
<td style=" background: #97FFFF;">rx/fir/E/n1094_s1/F</td>
</tr>
<tr>
<td>15.361</td>
<td>2.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C16[1][B]</td>
<td style=" font-weight:bold;">rx/fir/E/reg_coef_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>16.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C16[1][B]</td>
<td>rx/fir/E/reg_coef_15_s0/CLK</td>
</tr>
<tr>
<td>17.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C16[1][B]</td>
<td>rx/fir/E/reg_coef_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.933, 20.749%; route: 10.744, 76.008%; tC2Q: 0.458, 3.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/wstate_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/E/reg_coef_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td>rx/fir/wstate_2_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C42[1][A]</td>
<td style=" font-weight:bold;">rx/fir/wstate_2_s1/Q</td>
</tr>
<tr>
<td>3.656</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[3][B]</td>
<td>rx/fir/weE_s2/I2</td>
</tr>
<tr>
<td>4.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C40[3][B]</td>
<td style=" background: #97FFFF;">rx/fir/weE_s2/F</td>
</tr>
<tr>
<td>6.654</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>rx/fir/weE_s4/I3</td>
</tr>
<tr>
<td>7.753</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">rx/fir/weE_s4/F</td>
</tr>
<tr>
<td>11.682</td>
<td>3.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[3][A]</td>
<td>rx/fir/E/n1094_s1/I0</td>
</tr>
<tr>
<td>12.484</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R4C42[3][A]</td>
<td style=" background: #97FFFF;">rx/fir/E/n1094_s1/F</td>
</tr>
<tr>
<td>15.361</td>
<td>2.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C16[2][A]</td>
<td style=" font-weight:bold;">rx/fir/E/reg_coef_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>16.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C16[2][A]</td>
<td>rx/fir/E/reg_coef_16_s0/CLK</td>
</tr>
<tr>
<td>17.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C16[2][A]</td>
<td>rx/fir/E/reg_coef_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.933, 20.749%; route: 10.744, 76.008%; tC2Q: 0.458, 3.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/wstate_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/E/reg_coef_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td>rx/fir/wstate_2_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C42[1][A]</td>
<td style=" font-weight:bold;">rx/fir/wstate_2_s1/Q</td>
</tr>
<tr>
<td>3.656</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[3][B]</td>
<td>rx/fir/weE_s2/I2</td>
</tr>
<tr>
<td>4.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C40[3][B]</td>
<td style=" background: #97FFFF;">rx/fir/weE_s2/F</td>
</tr>
<tr>
<td>6.654</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>rx/fir/weE_s4/I3</td>
</tr>
<tr>
<td>7.753</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">rx/fir/weE_s4/F</td>
</tr>
<tr>
<td>11.682</td>
<td>3.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[3][A]</td>
<td>rx/fir/E/n1094_s1/I0</td>
</tr>
<tr>
<td>12.484</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R4C42[3][A]</td>
<td style=" background: #97FFFF;">rx/fir/E/n1094_s1/F</td>
</tr>
<tr>
<td>15.361</td>
<td>2.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C16[2][B]</td>
<td style=" font-weight:bold;">rx/fir/E/reg_coef_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>16.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C16[2][B]</td>
<td>rx/fir/E/reg_coef_17_s0/CLK</td>
</tr>
<tr>
<td>17.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C16[2][B]</td>
<td>rx/fir/E/reg_coef_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.933, 20.749%; route: 10.744, 76.008%; tC2Q: 0.458, 3.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/wstate_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/E/reg_coef_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td>rx/fir/wstate_2_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C42[1][A]</td>
<td style=" font-weight:bold;">rx/fir/wstate_2_s1/Q</td>
</tr>
<tr>
<td>3.656</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[3][B]</td>
<td>rx/fir/weE_s2/I2</td>
</tr>
<tr>
<td>4.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C40[3][B]</td>
<td style=" background: #97FFFF;">rx/fir/weE_s2/F</td>
</tr>
<tr>
<td>6.654</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>rx/fir/weE_s4/I3</td>
</tr>
<tr>
<td>7.753</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">rx/fir/weE_s4/F</td>
</tr>
<tr>
<td>11.682</td>
<td>3.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[3][A]</td>
<td>rx/fir/E/n1094_s1/I0</td>
</tr>
<tr>
<td>12.484</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R4C42[3][A]</td>
<td style=" background: #97FFFF;">rx/fir/E/n1094_s1/F</td>
</tr>
<tr>
<td>15.357</td>
<td>2.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[0][A]</td>
<td style=" font-weight:bold;">rx/fir/E/reg_coef_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>16.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[0][A]</td>
<td>rx/fir/E/reg_coef_6_s0/CLK</td>
</tr>
<tr>
<td>17.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C20[0][A]</td>
<td>rx/fir/E/reg_coef_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.933, 20.756%; route: 10.740, 76.001%; tC2Q: 0.458, 3.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/wstate_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/E/reg_coef_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td>rx/fir/wstate_2_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C42[1][A]</td>
<td style=" font-weight:bold;">rx/fir/wstate_2_s1/Q</td>
</tr>
<tr>
<td>3.656</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[3][B]</td>
<td>rx/fir/weE_s2/I2</td>
</tr>
<tr>
<td>4.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C40[3][B]</td>
<td style=" background: #97FFFF;">rx/fir/weE_s2/F</td>
</tr>
<tr>
<td>6.654</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>rx/fir/weE_s4/I3</td>
</tr>
<tr>
<td>7.753</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">rx/fir/weE_s4/F</td>
</tr>
<tr>
<td>11.682</td>
<td>3.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[3][A]</td>
<td>rx/fir/E/n1094_s1/I0</td>
</tr>
<tr>
<td>12.484</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R4C42[3][A]</td>
<td style=" background: #97FFFF;">rx/fir/E/n1094_s1/F</td>
</tr>
<tr>
<td>15.357</td>
<td>2.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td style=" font-weight:bold;">rx/fir/E/reg_coef_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>16.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[0][B]</td>
<td>rx/fir/E/reg_coef_7_s0/CLK</td>
</tr>
<tr>
<td>17.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C20[0][B]</td>
<td>rx/fir/E/reg_coef_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.933, 20.756%; route: 10.740, 76.001%; tC2Q: 0.458, 3.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/wstate_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/E/reg_coef_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td>rx/fir/wstate_2_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C42[1][A]</td>
<td style=" font-weight:bold;">rx/fir/wstate_2_s1/Q</td>
</tr>
<tr>
<td>3.656</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[3][B]</td>
<td>rx/fir/weE_s2/I2</td>
</tr>
<tr>
<td>4.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C40[3][B]</td>
<td style=" background: #97FFFF;">rx/fir/weE_s2/F</td>
</tr>
<tr>
<td>6.654</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>rx/fir/weE_s4/I3</td>
</tr>
<tr>
<td>7.753</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">rx/fir/weE_s4/F</td>
</tr>
<tr>
<td>11.682</td>
<td>3.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[3][A]</td>
<td>rx/fir/E/n1094_s1/I0</td>
</tr>
<tr>
<td>12.484</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R4C42[3][A]</td>
<td style=" background: #97FFFF;">rx/fir/E/n1094_s1/F</td>
</tr>
<tr>
<td>15.357</td>
<td>2.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td style=" font-weight:bold;">rx/fir/E/reg_coef_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>16.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>rx/fir/E/reg_coef_10_s0/CLK</td>
</tr>
<tr>
<td>17.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>rx/fir/E/reg_coef_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.933, 20.756%; route: 10.740, 76.001%; tC2Q: 0.458, 3.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/wstate_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/E/reg_coef_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td>rx/fir/wstate_2_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C42[1][A]</td>
<td style=" font-weight:bold;">rx/fir/wstate_2_s1/Q</td>
</tr>
<tr>
<td>3.656</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[3][B]</td>
<td>rx/fir/weE_s2/I2</td>
</tr>
<tr>
<td>4.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C40[3][B]</td>
<td style=" background: #97FFFF;">rx/fir/weE_s2/F</td>
</tr>
<tr>
<td>6.654</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>rx/fir/weE_s4/I3</td>
</tr>
<tr>
<td>7.753</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">rx/fir/weE_s4/F</td>
</tr>
<tr>
<td>11.682</td>
<td>3.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[3][A]</td>
<td>rx/fir/E/n1094_s1/I0</td>
</tr>
<tr>
<td>12.484</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R4C42[3][A]</td>
<td style=" background: #97FFFF;">rx/fir/E/n1094_s1/F</td>
</tr>
<tr>
<td>15.357</td>
<td>2.873</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][B]</td>
<td style=" font-weight:bold;">rx/fir/E/reg_coef_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>16.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][B]</td>
<td>rx/fir/E/reg_coef_11_s0/CLK</td>
</tr>
<tr>
<td>17.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C19[0][B]</td>
<td>rx/fir/E/reg_coef_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.933, 20.756%; route: 10.740, 76.001%; tC2Q: 0.458, 3.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.160</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/wstate_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/Racc_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td>rx/fir/wstate_2_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C42[1][A]</td>
<td style=" font-weight:bold;">rx/fir/wstate_2_s1/Q</td>
</tr>
<tr>
<td>3.656</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[3][B]</td>
<td>rx/fir/weE_s2/I2</td>
</tr>
<tr>
<td>4.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C40[3][B]</td>
<td style=" background: #97FFFF;">rx/fir/weE_s2/F</td>
</tr>
<tr>
<td>6.831</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[3][A]</td>
<td>rx/fir/weH_s2/I2</td>
</tr>
<tr>
<td>7.863</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R11C37[3][A]</td>
<td style=" background: #97FFFF;">rx/fir/weH_s2/F</td>
</tr>
<tr>
<td>12.122</td>
<td>4.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[3][A]</td>
<td>rx/fir/n476_s21/I3</td>
</tr>
<tr>
<td>13.148</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C39[3][A]</td>
<td style=" background: #97FFFF;">rx/fir/n476_s21/F</td>
</tr>
<tr>
<td>13.566</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[1][B]</td>
<td>rx/fir/n476_s17/I3</td>
</tr>
<tr>
<td>14.665</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C38[1][B]</td>
<td style=" background: #97FFFF;">rx/fir/n476_s17/F</td>
</tr>
<tr>
<td>14.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][B]</td>
<td style=" font-weight:bold;">rx/fir/Racc_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>16.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[1][B]</td>
<td>rx/fir/Racc_9_s0/CLK</td>
</tr>
<tr>
<td>16.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C38[1][B]</td>
<td>rx/fir/Racc_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.189, 31.169%; route: 8.792, 65.421%; tC2Q: 0.458, 3.410%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/wstate_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/Iacc_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td>rx/fir/wstate_2_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C42[1][A]</td>
<td style=" font-weight:bold;">rx/fir/wstate_2_s1/Q</td>
</tr>
<tr>
<td>3.656</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[3][B]</td>
<td>rx/fir/weE_s2/I2</td>
</tr>
<tr>
<td>4.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C40[3][B]</td>
<td style=" background: #97FFFF;">rx/fir/weE_s2/F</td>
</tr>
<tr>
<td>6.184</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[0][A]</td>
<td>rx/fir/weG_s2/I2</td>
</tr>
<tr>
<td>7.216</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R13C39[0][A]</td>
<td style=" background: #97FFFF;">rx/fir/weG_s2/F</td>
</tr>
<tr>
<td>11.638</td>
<td>4.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[3][B]</td>
<td>rx/fir/n498_s18/I3</td>
</tr>
<tr>
<td>12.737</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C39[3][B]</td>
<td style=" background: #97FFFF;">rx/fir/n498_s18/F</td>
</tr>
<tr>
<td>14.026</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C42[1][B]</td>
<td>rx/fir/n498_s17/I0</td>
</tr>
<tr>
<td>14.652</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C42[1][B]</td>
<td style=" background: #97FFFF;">rx/fir/n498_s17/F</td>
</tr>
<tr>
<td>14.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C42[1][B]</td>
<td style=" font-weight:bold;">rx/fir/Iacc_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>16.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[1][B]</td>
<td>rx/fir/Iacc_11_s0/CLK</td>
</tr>
<tr>
<td>16.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C42[1][B]</td>
<td>rx/fir/Iacc_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.789, 28.222%; route: 9.178, 68.364%; tC2Q: 0.458, 3.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/wstate_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/Racc_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td>rx/fir/wstate_2_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C42[1][A]</td>
<td style=" font-weight:bold;">rx/fir/wstate_2_s1/Q</td>
</tr>
<tr>
<td>3.656</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[3][B]</td>
<td>rx/fir/weE_s2/I2</td>
</tr>
<tr>
<td>4.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C40[3][B]</td>
<td style=" background: #97FFFF;">rx/fir/weE_s2/F</td>
</tr>
<tr>
<td>6.831</td>
<td>2.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[3][A]</td>
<td>rx/fir/weH_s2/I2</td>
</tr>
<tr>
<td>7.863</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R11C37[3][A]</td>
<td style=" background: #97FFFF;">rx/fir/weH_s2/F</td>
</tr>
<tr>
<td>11.637</td>
<td>3.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C39[3][A]</td>
<td>rx/fir/n468_s21/I3</td>
</tr>
<tr>
<td>12.459</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C39[3][A]</td>
<td style=" background: #97FFFF;">rx/fir/n468_s21/F</td>
</tr>
<tr>
<td>13.594</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>rx/fir/n468_s17/I3</td>
</tr>
<tr>
<td>14.626</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">rx/fir/n468_s17/F</td>
</tr>
<tr>
<td>14.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td style=" font-weight:bold;">rx/fir/Racc_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>16.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>rx/fir/Racc_17_s0/CLK</td>
</tr>
<tr>
<td>16.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>rx/fir/Racc_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.918, 29.238%; route: 9.024, 67.342%; tC2Q: 0.458, 3.420%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/wstate_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/Racc_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td>rx/fir/wstate_2_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C42[1][A]</td>
<td style=" font-weight:bold;">rx/fir/wstate_2_s1/Q</td>
</tr>
<tr>
<td>3.165</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C43[3][A]</td>
<td>rx/fir/weA_s2/I0</td>
</tr>
<tr>
<td>3.987</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C43[3][A]</td>
<td style=" background: #97FFFF;">rx/fir/weA_s2/F</td>
</tr>
<tr>
<td>5.947</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[3][A]</td>
<td>rx/fir/weC_s3/I0</td>
</tr>
<tr>
<td>6.769</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R11C36[3][A]</td>
<td style=" background: #97FFFF;">rx/fir/weC_s3/F</td>
</tr>
<tr>
<td>12.515</td>
<td>5.746</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C37[3][B]</td>
<td>rx/fir/n481_s21/I0</td>
</tr>
<tr>
<td>13.576</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C37[3][B]</td>
<td style=" background: #97FFFF;">rx/fir/n481_s21/F</td>
</tr>
<tr>
<td>13.995</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td>rx/fir/n481_s17/I3</td>
</tr>
<tr>
<td>14.621</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td style=" background: #97FFFF;">rx/fir/n481_s17/F</td>
</tr>
<tr>
<td>14.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td style=" font-weight:bold;">rx/fir/Racc_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>16.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td>rx/fir/Racc_4_s0/CLK</td>
</tr>
<tr>
<td>16.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C37[0][A]</td>
<td>rx/fir/Racc_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.331, 24.867%; route: 9.606, 71.711%; tC2Q: 0.458, 3.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/rx_cordic/Y[6]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/rx_cordic/Y[7]_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td>rx/rx_cordic/Y[6]_4_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C5[0][A]</td>
<td style=" font-weight:bold;">rx/rx_cordic/Y[6]_4_s0/Q</td>
</tr>
<tr>
<td>4.270</td>
<td>2.586</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C10[2][A]</td>
<td>rx/rx_cordic/n3801_s/I0</td>
</tr>
<tr>
<td>5.228</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][A]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n3801_s/COUT</td>
</tr>
<tr>
<td>5.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C10[2][B]</td>
<td>rx/rx_cordic/n3800_s/CIN</td>
</tr>
<tr>
<td>5.285</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C10[2][B]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n3800_s/COUT</td>
</tr>
<tr>
<td>5.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C11[0][A]</td>
<td>rx/rx_cordic/n3799_s/CIN</td>
</tr>
<tr>
<td>5.342</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n3799_s/COUT</td>
</tr>
<tr>
<td>5.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C11[0][B]</td>
<td>rx/rx_cordic/n3798_s/CIN</td>
</tr>
<tr>
<td>5.399</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C11[0][B]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n3798_s/COUT</td>
</tr>
<tr>
<td>5.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C11[1][A]</td>
<td>rx/rx_cordic/n3797_s/CIN</td>
</tr>
<tr>
<td>5.962</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C11[1][A]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n3797_s/SUM</td>
</tr>
<tr>
<td>7.746</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[3][A]</td>
<td>rx/rx_cordic/n3849_s3/I0</td>
</tr>
<tr>
<td>8.845</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C8[3][A]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n3849_s3/F</td>
</tr>
<tr>
<td>10.464</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[1][A]</td>
<td>rx/rx_cordic/n3849_s1/I3</td>
</tr>
<tr>
<td>11.563</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C7[1][A]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n3849_s1/F</td>
</tr>
<tr>
<td>12.072</td>
<td>0.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][B]</td>
<td>rx/rx_cordic/n3845_s1/I0</td>
</tr>
<tr>
<td>12.698</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][B]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n3845_s1/F</td>
</tr>
<tr>
<td>13.519</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>rx/rx_cordic/n3845_s0/I1</td>
</tr>
<tr>
<td>14.618</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td style=" background: #97FFFF;">rx/rx_cordic/n3845_s0/F</td>
</tr>
<tr>
<td>14.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td style=" font-weight:bold;">rx/rx_cordic/Y[7]_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>16.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>rx/rx_cordic/Y[7]_16_s0/CLK</td>
</tr>
<tr>
<td>16.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>rx/rx_cordic/Y[7]_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.615, 41.927%; route: 7.319, 54.651%; tC2Q: 0.458, 3.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.245</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/wstate_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/E/reg_coef_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td>rx/fir/wstate_2_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C42[1][A]</td>
<td style=" font-weight:bold;">rx/fir/wstate_2_s1/Q</td>
</tr>
<tr>
<td>3.656</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[3][B]</td>
<td>rx/fir/weE_s2/I2</td>
</tr>
<tr>
<td>4.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C40[3][B]</td>
<td style=" background: #97FFFF;">rx/fir/weE_s2/F</td>
</tr>
<tr>
<td>6.654</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>rx/fir/weE_s4/I3</td>
</tr>
<tr>
<td>7.753</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">rx/fir/weE_s4/F</td>
</tr>
<tr>
<td>11.682</td>
<td>3.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[3][A]</td>
<td>rx/fir/E/n1094_s1/I0</td>
</tr>
<tr>
<td>12.484</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R4C42[3][A]</td>
<td style=" background: #97FFFF;">rx/fir/E/n1094_s1/F</td>
</tr>
<tr>
<td>14.938</td>
<td>2.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[2][B]</td>
<td style=" font-weight:bold;">rx/fir/E/reg_coef_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>16.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[2][B]</td>
<td>rx/fir/E/reg_coef_4_s0/CLK</td>
</tr>
<tr>
<td>17.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C28[2][B]</td>
<td>rx/fir/E/reg_coef_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.933, 21.390%; route: 10.321, 75.268%; tC2Q: 0.458, 3.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.245</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/wstate_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/E/reg_coef_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td>rx/fir/wstate_2_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C42[1][A]</td>
<td style=" font-weight:bold;">rx/fir/wstate_2_s1/Q</td>
</tr>
<tr>
<td>3.656</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[3][B]</td>
<td>rx/fir/weE_s2/I2</td>
</tr>
<tr>
<td>4.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C40[3][B]</td>
<td style=" background: #97FFFF;">rx/fir/weE_s2/F</td>
</tr>
<tr>
<td>6.654</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>rx/fir/weE_s4/I3</td>
</tr>
<tr>
<td>7.753</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">rx/fir/weE_s4/F</td>
</tr>
<tr>
<td>11.682</td>
<td>3.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[3][A]</td>
<td>rx/fir/E/n1094_s1/I0</td>
</tr>
<tr>
<td>12.484</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R4C42[3][A]</td>
<td style=" background: #97FFFF;">rx/fir/E/n1094_s1/F</td>
</tr>
<tr>
<td>14.938</td>
<td>2.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[2][A]</td>
<td style=" font-weight:bold;">rx/fir/E/reg_coef_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>16.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[2][A]</td>
<td>rx/fir/E/reg_coef_5_s0/CLK</td>
</tr>
<tr>
<td>17.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C28[2][A]</td>
<td>rx/fir/E/reg_coef_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.933, 21.390%; route: 10.321, 75.268%; tC2Q: 0.458, 3.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/wstate_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/E/reg_coef_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td>rx/fir/wstate_2_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C42[1][A]</td>
<td style=" font-weight:bold;">rx/fir/wstate_2_s1/Q</td>
</tr>
<tr>
<td>3.656</td>
<td>1.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[3][B]</td>
<td>rx/fir/weE_s2/I2</td>
</tr>
<tr>
<td>4.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C40[3][B]</td>
<td style=" background: #97FFFF;">rx/fir/weE_s2/F</td>
</tr>
<tr>
<td>6.654</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>rx/fir/weE_s4/I3</td>
</tr>
<tr>
<td>7.753</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>78</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">rx/fir/weE_s4/F</td>
</tr>
<tr>
<td>11.682</td>
<td>3.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C42[3][A]</td>
<td>rx/fir/E/n1094_s1/I0</td>
</tr>
<tr>
<td>12.484</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R4C42[3][A]</td>
<td style=" background: #97FFFF;">rx/fir/E/n1094_s1/F</td>
</tr>
<tr>
<td>14.897</td>
<td>2.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[2][B]</td>
<td style=" font-weight:bold;">rx/fir/E/reg_coef_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>16.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>16.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[2][B]</td>
<td>rx/fir/E/reg_coef_2_s0/CLK</td>
</tr>
<tr>
<td>17.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C28[2][B]</td>
<td>rx/fir/E/reg_coef_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.933, 21.455%; route: 10.279, 75.193%; tC2Q: 0.458, 3.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.086</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.758</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c/scl_edge_detector/d_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c/scl_edge_detector/d_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>i2c_scl:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>div4/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>i2c_scl</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR24[A]</td>
<td>i2c_scl_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>IOR24[A]</td>
<td>i2c_scl_ibuf/O</td>
</tr>
<tr>
<td>0.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR24[A]</td>
<td style=" font-weight:bold;">i2c/scl_edge_detector/d_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>div4/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>93</td>
<td>BOTTOMSIDE[0]</td>
<td>div4/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR24[A]</td>
<td>i2c/scl_edge_detector/d_reg_0_s0/CLK</td>
</tr>
<tr>
<td>0.758</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i2c/scl_edge_detector/d_reg_0_s0</td>
</tr>
<tr>
<td>0.758</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR24[A]</td>
<td>i2c/scl_edge_detector/d_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.116</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/H/raddr_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/H/ram36/bram_bram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td>rx/fir/H/raddr_6_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C41[1][A]</td>
<td style=" font-weight:bold;">rx/fir/H/raddr_6_s1/Q</td>
</tr>
<tr>
<td>1.600</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">rx/fir/H/ram36/bram_bram_0_0_s/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>rx/fir/H/ram36/bram_bram_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.189</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>rx/fir/H/ram36/bram_bram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.627%; tC2Q: 0.333, 58.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.441</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/H/raddr_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/H/ram36/bram_bram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[0][B]</td>
<td>rx/fir/H/raddr_5_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C41[0][B]</td>
<td style=" font-weight:bold;">rx/fir/H/raddr_5_s1/Q</td>
</tr>
<tr>
<td>1.630</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">rx/fir/H/ram36/bram_bram_0_0_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>rx/fir/H/ram36/bram_bram_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.189</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>rx/fir/H/ram36/bram_bram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.267, 44.502%; tC2Q: 0.333, 55.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/A/caddr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/A/fir2048/promx9_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[2][B]</td>
<td>rx/fir/A/caddr_5_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C14[2][B]</td>
<td style=" font-weight:bold;">rx/fir/A/caddr_5_s0/Q</td>
</tr>
<tr>
<td>1.630</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">rx/fir/A/fir2048/promx9_inst_1/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>rx/fir/A/fir2048/promx9_inst_1/CLK</td>
</tr>
<tr>
<td>1.183</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>rx/fir/A/fir2048/promx9_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.267, 44.502%; tC2Q: 0.333, 55.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/G/reg_coef_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/G/n182_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[1][B]</td>
<td>rx/fir/G/reg_coef_14_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C43[1][B]</td>
<td style=" font-weight:bold;">rx/fir/G/reg_coef_14_s0/Q</td>
</tr>
<tr>
<td>1.597</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" font-weight:bold;">rx/fir/G/n182_s1/B[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td>rx/fir/G/n182_s1/CLK</td>
</tr>
<tr>
<td>1.042</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td>rx/fir/G/n182_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/F/reg_coef_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/F/n182_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][B]</td>
<td>rx/fir/F/reg_coef_17_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C37[1][B]</td>
<td style=" font-weight:bold;">rx/fir/F/reg_coef_17_s0/Q</td>
</tr>
<tr>
<td>1.597</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">rx/fir/F/n182_s1/B[17]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>rx/fir/F/n182_s1/CLK</td>
</tr>
<tr>
<td>1.042</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>rx/fir/F/n182_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/F/reg_coef_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/F/n182_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td>rx/fir/F/reg_coef_5_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C35[1][B]</td>
<td style=" font-weight:bold;">rx/fir/F/reg_coef_5_s0/Q</td>
</tr>
<tr>
<td>1.597</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">rx/fir/F/n182_s1/B[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>rx/fir/F/n182_s1/CLK</td>
</tr>
<tr>
<td>1.042</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>rx/fir/F/n182_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/F/reg_coef_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/F/n96_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][B]</td>
<td>rx/fir/F/reg_coef_17_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C37[1][B]</td>
<td style=" font-weight:bold;">rx/fir/F/reg_coef_17_s0/Q</td>
</tr>
<tr>
<td>1.597</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">rx/fir/F/n96_s1/B[17]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>rx/fir/F/n96_s1/CLK</td>
</tr>
<tr>
<td>1.042</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>rx/fir/F/n96_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/F/reg_coef_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/F/n96_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[0][B]</td>
<td>rx/fir/F/reg_coef_15_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C37[0][B]</td>
<td style=" font-weight:bold;">rx/fir/F/reg_coef_15_s0/Q</td>
</tr>
<tr>
<td>1.597</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">rx/fir/F/n96_s1/B[15]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>rx/fir/F/n96_s1/CLK</td>
</tr>
<tr>
<td>1.042</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>rx/fir/F/n96_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/A/reg_coef_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/A/n96_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>rx/fir/A/reg_coef_7_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C12[2][B]</td>
<td style=" font-weight:bold;">rx/fir/A/reg_coef_7_s0/Q</td>
</tr>
<tr>
<td>1.597</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" font-weight:bold;">rx/fir/A/n96_s1/B[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>rx/fir/A/n96_s1/CLK</td>
</tr>
<tr>
<td>1.042</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>rx/fir/A/n96_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/F/reg_coef_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/F/n182_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>rx/fir/F/reg_coef_16_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">rx/fir/F/reg_coef_16_s0/Q</td>
</tr>
<tr>
<td>1.601</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">rx/fir/F/n182_s1/B[16]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>rx/fir/F/n182_s1/CLK</td>
</tr>
<tr>
<td>1.042</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>rx/fir/F/n182_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.685%; tC2Q: 0.333, 58.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/F/reg_coef_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/F/n182_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td>rx/fir/F/reg_coef_9_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C36[1][A]</td>
<td style=" font-weight:bold;">rx/fir/F/reg_coef_9_s0/Q</td>
</tr>
<tr>
<td>1.601</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">rx/fir/F/n182_s1/B[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>rx/fir/F/n182_s1/CLK</td>
</tr>
<tr>
<td>1.042</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>rx/fir/F/n182_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.685%; tC2Q: 0.333, 58.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/F/reg_coef_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/F/n182_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td>rx/fir/F/reg_coef_3_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C35[2][B]</td>
<td style=" font-weight:bold;">rx/fir/F/reg_coef_3_s0/Q</td>
</tr>
<tr>
<td>1.601</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">rx/fir/F/n182_s1/B[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>rx/fir/F/n182_s1/CLK</td>
</tr>
<tr>
<td>1.042</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>rx/fir/F/n182_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.685%; tC2Q: 0.333, 58.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/F/reg_coef_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/F/n182_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>rx/fir/F/reg_coef_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C35[0][A]</td>
<td style=" font-weight:bold;">rx/fir/F/reg_coef_0_s0/Q</td>
</tr>
<tr>
<td>1.601</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">rx/fir/F/n182_s1/B[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>rx/fir/F/n182_s1/CLK</td>
</tr>
<tr>
<td>1.042</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>rx/fir/F/n182_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.685%; tC2Q: 0.333, 58.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/F/reg_coef_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/F/n96_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>rx/fir/F/reg_coef_16_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">rx/fir/F/reg_coef_16_s0/Q</td>
</tr>
<tr>
<td>1.601</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">rx/fir/F/n96_s1/B[16]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>rx/fir/F/n96_s1/CLK</td>
</tr>
<tr>
<td>1.042</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>rx/fir/F/n96_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.685%; tC2Q: 0.333, 58.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/F/reg_coef_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/F/n96_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td>rx/fir/F/reg_coef_9_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C36[1][A]</td>
<td style=" font-weight:bold;">rx/fir/F/reg_coef_9_s0/Q</td>
</tr>
<tr>
<td>1.601</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">rx/fir/F/n96_s1/B[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>rx/fir/F/n96_s1/CLK</td>
</tr>
<tr>
<td>1.042</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>rx/fir/F/n96_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.685%; tC2Q: 0.333, 58.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/F/reg_coef_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/F/n96_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][B]</td>
<td>rx/fir/F/reg_coef_3_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C35[2][B]</td>
<td style=" font-weight:bold;">rx/fir/F/reg_coef_3_s0/Q</td>
</tr>
<tr>
<td>1.601</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">rx/fir/F/n96_s1/B[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>rx/fir/F/n96_s1/CLK</td>
</tr>
<tr>
<td>1.042</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>rx/fir/F/n96_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.685%; tC2Q: 0.333, 58.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/F/reg_coef_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/F/n96_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>rx/fir/F/reg_coef_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C35[0][A]</td>
<td style=" font-weight:bold;">rx/fir/F/reg_coef_0_s0/Q</td>
</tr>
<tr>
<td>1.601</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">rx/fir/F/n96_s1/B[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>rx/fir/F/n96_s1/CLK</td>
</tr>
<tr>
<td>1.042</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>rx/fir/F/n96_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.685%; tC2Q: 0.333, 58.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/G/reg_coef_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/G/n96_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][B]</td>
<td>rx/fir/G/reg_coef_8_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C39[1][B]</td>
<td style=" font-weight:bold;">rx/fir/G/reg_coef_8_s0/Q</td>
</tr>
<tr>
<td>1.628</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" font-weight:bold;">rx/fir/G/n96_s1/B[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td>rx/fir/G/n96_s1/CLK</td>
</tr>
<tr>
<td>1.041</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td>rx/fir/G/n96_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 44.393%; tC2Q: 0.333, 55.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/F/reg_coef_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/F/n182_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>rx/fir/F/reg_coef_14_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C37[0][A]</td>
<td style=" font-weight:bold;">rx/fir/F/reg_coef_14_s0/Q</td>
</tr>
<tr>
<td>1.628</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">rx/fir/F/n182_s1/B[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>rx/fir/F/n182_s1/CLK</td>
</tr>
<tr>
<td>1.041</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>rx/fir/F/n182_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 44.393%; tC2Q: 0.333, 55.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/F/reg_coef_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/F/n96_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[1][B]</td>
<td>rx/fir/F/reg_coef_5_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C35[1][B]</td>
<td style=" font-weight:bold;">rx/fir/F/reg_coef_5_s0/Q</td>
</tr>
<tr>
<td>1.628</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">rx/fir/F/n96_s1/B[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>rx/fir/F/n96_s1/CLK</td>
</tr>
<tr>
<td>1.041</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>rx/fir/F/n96_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 44.393%; tC2Q: 0.333, 55.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/F/reg_coef_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/F/n182_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[1][A]</td>
<td>rx/fir/F/reg_coef_12_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C37[1][A]</td>
<td style=" font-weight:bold;">rx/fir/F/reg_coef_12_s0/Q</td>
</tr>
<tr>
<td>1.631</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">rx/fir/F/n182_s1/B[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>rx/fir/F/n182_s1/CLK</td>
</tr>
<tr>
<td>1.041</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>rx/fir/F/n182_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 44.630%; tC2Q: 0.333, 55.370%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/F/reg_coef_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/F/n182_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[1][B]</td>
<td>rx/fir/F/reg_coef_11_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C36[1][B]</td>
<td style=" font-weight:bold;">rx/fir/F/reg_coef_11_s0/Q</td>
</tr>
<tr>
<td>1.631</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">rx/fir/F/n182_s1/B[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>rx/fir/F/n182_s1/CLK</td>
</tr>
<tr>
<td>1.041</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>rx/fir/F/n182_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 44.630%; tC2Q: 0.333, 55.370%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/F/reg_coef_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/F/n182_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>rx/fir/F/reg_coef_10_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C36[1][A]</td>
<td style=" font-weight:bold;">rx/fir/F/reg_coef_10_s0/Q</td>
</tr>
<tr>
<td>1.631</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">rx/fir/F/n182_s1/B[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>rx/fir/F/n182_s1/CLK</td>
</tr>
<tr>
<td>1.041</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>rx/fir/F/n182_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 44.630%; tC2Q: 0.333, 55.370%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/fir/F/reg_coef_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/fir/F/n182_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>rx/fir/F/reg_coef_8_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C36[2][B]</td>
<td style=" font-weight:bold;">rx/fir/F/reg_coef_8_s0/Q</td>
</tr>
<tr>
<td>1.631</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td style=" font-weight:bold;">rx/fir/F/n182_s1/B[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>3144</td>
<td>IOB29[A]</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>rx/fir/F/n182_s1/CLK</td>
</tr>
<tr>
<td>1.041</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>DSP_R19[3][B]</td>
<td>rx/fir/F/n182_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 44.630%; tC2Q: 0.333, 55.370%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sck</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>temp_ADC_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>8.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>9.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>temp_ADC_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>16.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>temp_ADC_10_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sck</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>temp_ADC_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>8.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>9.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>temp_ADC_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>16.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>temp_ADC_8_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sck</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>temp_ADC_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>8.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>9.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>temp_ADC_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>16.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>temp_ADC_4_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sck</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>time_r_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>8.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>9.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>time_r_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>16.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>time_r_28_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sck</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>time_r_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>8.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>9.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>time_r_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>16.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>time_r_12_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sck</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rx/rx_cordic/Y[0]_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>8.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>9.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>rx/rx_cordic/Y[0]_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>16.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>rx/rx_cordic/Y[0]_12_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sck</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rx/rx_cordic/X[1]_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>8.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>9.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>rx/rx_cordic/X[1]_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>16.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>rx/rx_cordic/X[1]_7_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sck</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rx/rx_cordic/X[4]_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>8.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>9.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>rx/rx_cordic/X[4]_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>16.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>rx/rx_cordic/X[4]_15_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sck</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rx/rx_cordic/Y[9]_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>8.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>9.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>rx/rx_cordic/Y[9]_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>16.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>rx/rx_cordic/Y[9]_7_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sck</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>rx/cic_inst_Q1/cic_stages[0].cic_comb_inst/out_data_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>8.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>9.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>rx/cic_inst_Q1/cic_stages[0].cic_comb_inst/out_data_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sck_ibuf/I</td>
</tr>
<tr>
<td>16.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>sck_ibuf/O</td>
</tr>
<tr>
<td>17.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>rx/cic_inst_Q1/cic_stages[0].cic_comb_inst/out_data_21_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3144</td>
<td>sck_d</td>
<td>0.849</td>
<td>0.376</td>
</tr>
<tr>
<td>540</td>
<td>cic_outstrobe_1</td>
<td>11.401</td>
<td>2.297</td>
</tr>
<tr>
<td>349</td>
<td>cic_outstrobe_2</td>
<td>4.483</td>
<td>3.116</td>
</tr>
<tr>
<td>334</td>
<td>out_strobe</td>
<td>13.026</td>
<td>2.962</td>
</tr>
<tr>
<td>154</td>
<td>out_strobe</td>
<td>13.359</td>
<td>2.297</td>
</tr>
<tr>
<td>96</td>
<td>n19_7</td>
<td>304.959</td>
<td>3.511</td>
</tr>
<tr>
<td>93</td>
<td>BCK_d</td>
<td>304.959</td>
<td>0.659</td>
</tr>
<tr>
<td>78</td>
<td>weC</td>
<td>5.428</td>
<td>3.588</td>
</tr>
<tr>
<td>78</td>
<td>weD</td>
<td>4.785</td>
<td>7.307</td>
</tr>
<tr>
<td>78</td>
<td>weA</td>
<td>5.149</td>
<td>5.224</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R17C41</td>
<td>93.06%</td>
</tr>
<tr>
<td>R21C19</td>
<td>91.67%</td>
</tr>
<tr>
<td>R24C25</td>
<td>91.67%</td>
</tr>
<tr>
<td>R20C18</td>
<td>90.28%</td>
</tr>
<tr>
<td>R25C5</td>
<td>90.28%</td>
</tr>
<tr>
<td>R12C39</td>
<td>88.89%</td>
</tr>
<tr>
<td>R12C40</td>
<td>88.89%</td>
</tr>
<tr>
<td>R12C42</td>
<td>88.89%</td>
</tr>
<tr>
<td>R24C12</td>
<td>88.89%</td>
</tr>
<tr>
<td>R11C21</td>
<td>88.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name i2c_scl -period 10000 -waveform {0 5000} [get_ports {i2c_scl}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name MCK -period 12 -waveform {0 6} [get_ports {MCK}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sck -period 16 -waveform {0 8} [get_ports {sck}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name decim_avail -period 20833 -waveform {1 200} [get_nets {rx/decim_avail}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name i2c_strobe -period 83333 -waveform {1 8000} [get_nets {i2c_strobe}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name BCK -period 325 -waveform {0 162} [get_ports {BCK}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
