

================================================================
== Vivado HLS Report for 'phasedetector'
================================================================
* Date:           Tue Oct 24 11:55:23 2017

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        phase_detector
* Solution:       solution4_optimized1
* Product family: kintex7
* Target device:  xc7k160tfbg484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.50|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  293|  293|  294|  294|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-----+-----+-----+-----+----------+
        |                           |                |  Latency  |  Interval | Pipeline |
        |          Instance         |     Module     | min | max | min | max |   Type   |
        +---------------------------+----------------+-----+-----+-----+-----+----------+
        |grp_cordiccart2pol_fu_302  |cordiccart2pol  |  161|  161|    1|    1| function |
        |grp_firI1_fu_308           |firI1           |  127|  127|    1|    1| function |
        |grp_firI2_fu_376           |firI2           |  127|  127|    1|    1| function |
        |grp_firQ1_fu_444           |firQ1           |  127|  127|    1|    1| function |
        |grp_firQ2_fu_512           |firQ2           |  127|  127|    1|    1| function |
        +---------------------------+----------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|    582|   80665|   67736|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|    1608|
|Register         |        -|      -|     486|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|    582|   81151|   69344|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|     97|      40|      68|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------+----------------------+---------+-------+-------+-------+
    |           Instance          |        Module        | BRAM_18K| DSP48E|   FF  |  LUT  |
    +-----------------------------+----------------------+---------+-------+-------+-------+
    |grp_cordiccart2pol_fu_302    |cordiccart2pol        |        0|    322|  30803|  27626|
    |grp_firI1_fu_308             |firI1                 |        0|     64|  12352|   9946|
    |grp_firI2_fu_376             |firI2                 |        0|     64|  12352|   9946|
    |grp_firQ1_fu_444             |firQ1                 |        0|     64|  12352|   9895|
    |grp_firQ2_fu_512             |firQ2                 |        0|     64|  12352|   9895|
    |phasedetector_fadbkb_x_U278  |phasedetector_fadbkb  |        0|      2|    227|    214|
    |phasedetector_fsucud_x_U279  |phasedetector_fsucud  |        0|      2|    227|    214|
    +-----------------------------+----------------------+---------+-------+-------+-------+
    |Total                        |                      |        0|    582|  80665|  67736|
    +-----------------------------+----------------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+------+-----------+-----+-----------+
    |    Name   |  LUT | Input Size| Bits| Total Bits|
    +-----------+------+-----------+-----+-----------+
    |ap_NS_fsm  |  1608|        295|    1|        295|
    +-----------+------+-----------+-----+-----------+
    |Total      |  1608|        295|    1|        295|
    +-----------+------+-----------+-----+-----------+

    * Register: 
    +-----------------+-----+----+-----+-----------+
    |       Name      |  FF | LUT| Bits| Const Bits|
    +-----------------+-----+----+-----+-----------+
    |IinIfir_reg_598  |   32|   0|   32|          0|
    |IinQfir_reg_613  |   32|   0|   32|          0|
    |QinIfir_reg_608  |   32|   0|   32|          0|
    |QinQfir_reg_603  |   32|   0|   32|          0|
    |X_reg_618        |   32|   0|   32|          0|
    |Y_reg_623        |   32|   0|   32|          0|
    |ap_CS_fsm        |  294|   0|  294|          0|
    +-----------------+-----+----+-----+-----------+
    |Total            |  486|   0|  486|          0|
    +-----------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------+-----+-----+------------+---------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | phasedetector | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | phasedetector | return value |
|ap_start      |  in |    1| ap_ctrl_hs | phasedetector | return value |
|ap_done       | out |    1| ap_ctrl_hs | phasedetector | return value |
|ap_idle       | out |    1| ap_ctrl_hs | phasedetector | return value |
|ap_ready      | out |    1| ap_ctrl_hs | phasedetector | return value |
|I             |  in |   32|   ap_none  |       I       |    scalar    |
|Q             |  in |   32|   ap_none  |       Q       |    scalar    |
|R             | out |   32|   ap_vld   |       R       |    pointer   |
|R_ap_vld      | out |    1|   ap_vld   |       R       |    pointer   |
|theta         | out |   32|   ap_vld   |     theta     |    pointer   |
|theta_ap_vld  | out |    1|   ap_vld   |     theta     |    pointer   |
+--------------+-----+-----+------------+---------------+--------------+

