INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/code/yeckle/Lab 5 DSD Manuel Sandoz/Lab 5 DSD Manuel Sandoz.srcs/sources_1/new/DFlipFLop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FF
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Q' is not allowed [D:/Downloads/code/yeckle/Lab 5 DSD Manuel Sandoz/Lab 5 DSD Manuel Sandoz.srcs/sources_1/new/DFlipFLop.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/code/yeckle/Lab 5 DSD Manuel Sandoz/Lab 5 DSD Manuel Sandoz.srcs/sources_1/new/ej1Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_4b_Top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [D:/Downloads/code/yeckle/Lab 5 DSD Manuel Sandoz/Lab 5 DSD Manuel Sandoz.srcs/sources_1/new/ej1Top.v:9]
INFO: [VRFC 10-2458] undeclared symbol w0, assumed default net type wire [D:/Downloads/code/yeckle/Lab 5 DSD Manuel Sandoz/Lab 5 DSD Manuel Sandoz.srcs/sources_1/new/ej1Top.v:11]
INFO: [VRFC 10-2458] undeclared symbol w1, assumed default net type wire [D:/Downloads/code/yeckle/Lab 5 DSD Manuel Sandoz/Lab 5 DSD Manuel Sandoz.srcs/sources_1/new/ej1Top.v:12]
INFO: [VRFC 10-2458] undeclared symbol w2, assumed default net type wire [D:/Downloads/code/yeckle/Lab 5 DSD Manuel Sandoz/Lab 5 DSD Manuel Sandoz.srcs/sources_1/new/ej1Top.v:13]
INFO: [VRFC 10-2458] undeclared symbol w3, assumed default net type wire [D:/Downloads/code/yeckle/Lab 5 DSD Manuel Sandoz/Lab 5 DSD Manuel Sandoz.srcs/sources_1/new/ej1Top.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/code/yeckle/Lab 5 DSD Manuel Sandoz/Lab 5 DSD Manuel Sandoz.srcs/sim_1/new/Register_4bTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_4b_Top_test
