library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity HalfAdder is
    Port ( A : in STD_LOGIC;
           B : in STD_LOGIC;
           Sum : out STD_LOGIC;
           Carry : out STD_LOGIC);
end HalfAdder;

architecture Structural of HalfAdder is

   
    component XOR_Gate is
        Port ( X : in STD_LOGIC;
               Y : in STD_LOGIC;
               Z : out STD_LOGIC);
    end component;

  
    component AND_Gate is
        Port ( X : in STD_LOGIC;
               Y : in STD_LOGIC;
               Z : out STD_LOGIC);
    end component;


begin
    
    XOR1: XOR_Gate port map(A, B, Sum);

    AND1: AND_Gate port map(A, B, Carry);

end Structural;
