module halfaddertb;
reg a,b;
wire sum,carry;
halfadder DUT(a,b,sum,carry);
initial
begin
$monitor($time,"a=%b,b=%b,sum=%b,carry=%b",a,b,sum,carry);
a=0;b=0;
#5 a=0;b=1;
#5 a=1;b=0;
#5 a=1;b=1;
#5 $finish;
end
endmodule