

================================================================
== Synthesis Summary Report of 'kp_502_15'
================================================================
+ General Information: 
    * Date:           Sat Feb 17 23:29:59 2024
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        kp_502_15
    * Solution:       sol1_2 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a200t-sbv484-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------+------+-------+---------+---------+----------+---------+------+----------+------+---------+----------+-----------+-----+
    |   Modules   | Issue|       | Latency | Latency | Iteration|         | Trip |          |      |         |          |           |     |
    |   & Loops   | Type | Slack | (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |    FF    |    LUT    | URAM|
    +-------------+------+-------+---------+---------+----------+---------+------+----------+------+---------+----------+-----------+-----+
    |+ kp_502_15  |     -|   2.18|       25|  350.000|         -|       26|     -|        no|     -|  6 (~0%)|  76 (~0%)|  172 (~0%)|    -|
    | o Loop      |     -|  13.00|       24|  336.000|         3|        -|     8|        no|     -|        -|         -|          -|    -|
    +-------------+------+-------+---------+---------+----------+---------+------+----------+------+---------+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+----------+
| Interface  | Bitwidth |
+------------+----------+
| a_address0 | 3        |
| a_q0       | 32       |
| b_address0 | 3        |
| b_q0       | 32       |
| c_address0 | 3        |
| c_q0       | 32       |
| r_address0 | 3        |
| r_d0       | 32       |
| x_address0 | 3        |
| x_q0       | 32       |
+------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| r        | out       | int*     |
| a        | in        | int*     |
| b        | in        | int*     |
| c        | in        | int*     |
| x        | in        | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| r        | r_address0   | port    | offset   |
| r        | r_ce0        | port    |          |
| r        | r_we0        | port    |          |
| r        | r_d0         | port    |          |
| a        | a_address0   | port    | offset   |
| a        | a_ce0        | port    |          |
| a        | a_q0         | port    |          |
| b        | b_address0   | port    | offset   |
| b        | b_ce0        | port    |          |
| b        | b_q0         | port    |          |
| c        | c_address0   | port    | offset   |
| c        | c_ce0        | port    |          |
| c        | c_q0         | port    |          |
| x        | x_address0   | port    | offset   |
| x        | x_ce0        | port    |          |
| x        | x_q0         | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+-----------+-----+--------+---------+
| Name                    | DSP | Pragma | Variable  | Op  | Impl   | Latency |
+-------------------------+-----+--------+-----------+-----+--------+---------+
| + kp_502_15             | 6   |        |           |     |        |         |
|   add_ln6_fu_134_p2     | -   |        | add_ln6   | add | fabric | 0       |
|   mul_32s_32s_32_1_1_U1 | 3   |        | mul_ln9   | mul | auto   | 0       |
|   add_ln9_fu_151_p2     | -   |        | add_ln9   | add | fabric | 0       |
|   mul_32s_32s_32_1_1_U2 | 3   |        | mul_ln9_1 | mul | auto   | 0       |
|   r_d0                  | -   |        | add_ln9_1 | add | fabric | 0       |
+-------------------------+-----+--------+-----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+------------------------+
| Type     | Options | Location               |
+----------+---------+------------------------+
| pipeline | off     | DIRECTIVE in kp_502_15 |
+----------+---------+------------------------+


