#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Oct 31 15:24:15 2018
# Process ID: 6896
# Current directory: C:/Users/Administrator/Downloads/audioFPGA/audio/audio.runs/impl_1
# Command line: vivado.exe -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: C:/Users/Administrator/Downloads/audioFPGA/audio/audio.runs/impl_1/top.vdi
# Journal file: C:/Users/Administrator/Downloads/audioFPGA/audio/audio.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: link_design -top top -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/Administrator/Downloads/audioFPGA/audio/audio.runs/impl_1/.Xil/Vivado-6896-DESKTOP-MPCNH61/xadc_wiz_0/xadc_wiz_0.dcp' for cell 'xadc/XLXI_7'
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Administrator/Downloads/audioFPGA/audio/audio.ip_user_files/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'xadc/XLXI_7/inst'
Finished Parsing XDC File [c:/Users/Administrator/Downloads/audioFPGA/audio/audio.ip_user_files/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'xadc/XLXI_7/inst'
Parsing XDC File [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED16_R'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17_G'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rstn'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTND'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC1'. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Administrator/Downloads/audioFPGA/audio/audio.srcs/constrs_1/new/NEXYS4DDR_MASTER.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 31 Warnings, 31 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 609.828 ; gain = 349.637
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.552 . Memory (MB): peak = 622.809 ; gain = 12.980
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ed91c38e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1160.094 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ed91c38e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1160.094 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: c1b70939

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1160.094 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: c1b70939

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1160.094 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: c1b70939

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1160.094 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1160.094 ; gain = 0.000
Ending Logic Optimization Task | Checksum: c1b70939

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1160.094 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 10a71be87

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1160.094 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 31 Warnings, 31 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1160.094 ; gain = 550.266
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1160.094 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Downloads/audioFPGA/audio/audio.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Administrator/Downloads/audioFPGA/audio/audio.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1160.094 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a20c8626

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1160.094 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1160.094 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1057db002

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.916 . Memory (MB): peak = 1160.094 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1bc24a1e4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1160.094 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1bc24a1e4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1160.094 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1bc24a1e4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1160.094 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 133943877

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1160.094 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 133943877

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1160.094 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 137a849e8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1160.094 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ad2db3e0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1160.094 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 109b236bd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1160.094 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: e12febec

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1160.094 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1570daa86

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1160.094 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1570daa86

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1160.094 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1570daa86

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1160.094 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14d5fa922

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 14d5fa922

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1172.770 ; gain = 12.676
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.902. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1ebbcb8e8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1172.770 ; gain = 12.676
Phase 4.1 Post Commit Optimization | Checksum: 1ebbcb8e8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1172.770 ; gain = 12.676

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ebbcb8e8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1172.770 ; gain = 12.676

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1ebbcb8e8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1172.770 ; gain = 12.676

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 272f8bc52

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1172.770 ; gain = 12.676
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 272f8bc52

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1172.770 ; gain = 12.676
Ending Placer Task | Checksum: 1756ed443

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1172.770 ; gain = 12.676
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 31 Warnings, 31 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1173.082 ; gain = 0.313
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Downloads/audioFPGA/audio/audio.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1173.082 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1173.082 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1173.082 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 8ce2607b ConstDB: 0 ShapeSum: e88c73c8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 128534294

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1331.961 ; gain = 158.195
Post Restoration Checksum: NetGraph: 7e6dc140 NumContArr: a9e58154 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 128534294

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1331.961 ; gain = 158.195

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 128534294

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1331.961 ; gain = 158.195

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 128534294

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1331.961 ; gain = 158.195
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 11f208de0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1332.660 ; gain = 158.895
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.805  | TNS=0.000  | WHS=-0.075 | THS=-0.463 |

Phase 2 Router Initialization | Checksum: 1217f2c50

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1332.660 ; gain = 158.895

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 186ded712

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1332.660 ; gain = 158.895

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.651  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 195a1266c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1332.660 ; gain = 158.895
Phase 4 Rip-up And Reroute | Checksum: 195a1266c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1332.660 ; gain = 158.895

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1ed9b4f3c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1332.660 ; gain = 158.895
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.747  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1ed9b4f3c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1332.660 ; gain = 158.895

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ed9b4f3c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1332.660 ; gain = 158.895
Phase 5 Delay and Skew Optimization | Checksum: 1ed9b4f3c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1332.660 ; gain = 158.895

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b4788691

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1332.660 ; gain = 158.895
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.747  | TNS=0.000  | WHS=0.174  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 12d218f90

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1332.660 ; gain = 158.895
Phase 6 Post Hold Fix | Checksum: 12d218f90

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1332.660 ; gain = 158.895

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00304652 %
  Global Horizontal Routing Utilization  = 0.0029838 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1dbd4a321

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1332.660 ; gain = 158.895

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1dbd4a321

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1332.660 ; gain = 158.895

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 210da5df0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1332.660 ; gain = 158.895

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.747  | TNS=0.000  | WHS=0.174  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 210da5df0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1332.660 ; gain = 158.895
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1332.660 ; gain = 158.895

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 31 Warnings, 31 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 1332.660 ; gain = 159.578
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1332.660 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Downloads/audioFPGA/audio/audio.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Administrator/Downloads/audioFPGA/audio/audio.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Administrator/Downloads/audioFPGA/audio/audio.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
74 Infos, 31 Warnings, 31 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Wed Oct 31 15:25:22 2018...
