{
  "courseInfo": {
    "courseCode": "4361102",
    "subcode": "4361102",
    "courseTitle": "VLSI",
    "subjectName": "VLSI",
    "semester": "6",
    "program": "Diploma",
    "branch": "Electronics & Communication",
    "level": "Diploma",
    "curriculum": "COGC-2021",
    "academicYear": "w.e.f. 2024-25",
    "effFrom": "2024-25",
    "category": "Core",
    "departmentId": "EC",
    "programId": "DIPLOMA_EC",
    "departmentName": "Electronics and Communication",
    "programName": "Diploma in Electronics and Communication"
  },
  "teachingExamScheme": {
    "teachingScheme": {
      "lecture": 3,
      "lectureHours": 3,
      "tutorial": 0,
      "tutorialHours": 0,
      "practical": 2,
      "practicalHours": 2,
      "credits": 4
    },
    "examinationScheme": {
      "theoryESE": 70,
      "theoryEseMarks": 70,
      "theoryCA": 30,
      "theoryPaMarks": 30,
      "practicalCA": 25,
      "practicalPaMarks": 25,
      "practicalESE": 25,
      "practicalEseMarks": 25,
      "oralPaMarks": 0,
      "totalMarks": 150
    },
    "courseFlags": {
      "isElective": false,
      "isTheory": true,
      "theoryExamDuration": "3 hours",
      "isPractical": true,
      "practicalExamDuration": "2 hours",
      "isFunctional": false,
      "isSemiPractical": false
    }
  },
  "rationale": "Digital integrated circuits are integral part of electronic equipment/gadgets starting from small toys to complex computer systems including personal digital assistants, mobile phones and Multimedia agents. This course will enable the students to acquire the basic skills to develop codes for VLSI circuits through Verilog programming and the fabrication process. This course will also enable them to use FPGA and ASIC chips for design and development of various applications. Thus this course is an advance but very useful course for electronic engineers.",
  "competency": "Develop Verilog programs for VLSI based electronic systems",
  "courseOutcomes": [
    {
      "id": "CO1",
      "description": "Describe working of MOSFET system"
    },
    {
      "id": "CO2",
      "description": "Maintain MOS inverters"
    },
    {
      "id": "CO3",
      "description": "Maintain MOS circuits"
    },
    {
      "id": "CO4",
      "description": "Describe fabrication process for MOS"
    },
    {
      "id": "CO5",
      "description": "Develop VERILOG Programs for combinational and sequential circuits"
    }
  ],
  "practicalExercises": [
    {
      "srNo": 1,
      "description": "Identify Verilog modules and coding styles",
      "unitNo": "V",
      "hours": 2,
      "isCompulsory": false
    },
    {
      "srNo": 2,
      "description": "Simulate the Basic logic gates using Verilog",
      "unitNo": "III, V",
      "hours": 2,
      "isCompulsory": false
    },
    {
      "srNo": 3,
      "description": "Simulate universal gates using Verilog",
      "unitNo": "III",
      "hours": 2,
      "isCompulsory": false
    },
    {
      "srNo": 4,
      "description": "Simulate XOR and XNOR using Verilog",
      "unitNo": "III",
      "hours": 2,
      "isCompulsory": false
    },
    {
      "srNo": 5,
      "description": "Simulate Half adder using Verilog",
      "unitNo": "III",
      "hours": 2,
      "isCompulsory": false
    },
    {
      "srNo": 6,
      "description": "Simulate full adder using half adder in Verilog",
      "unitNo": "III",
      "hours": 2,
      "isCompulsory": false
    },
    {
      "srNo": 7,
      "description": "Simulate four bit adder using Verilog",
      "unitNo": "III",
      "hours": 2,
      "isCompulsory": false
    },
    {
      "srNo": 8,
      "description": "Simulate 4 x1 multiplexer using Verilog",
      "unitNo": "III",
      "hours": 2,
      "isCompulsory": false
    },
    {
      "srNo": 9,
      "description": "Simulate 1 x 4 de-mux using Verilog",
      "unitNo": "III",
      "hours": 2,
      "isCompulsory": false
    },
    {
      "srNo": 10,
      "description": "Simulate 3:8 decoder using Verilog",
      "unitNo": "III",
      "hours": 2,
      "isCompulsory": false
    },
    {
      "srNo": 11,
      "description": "Simulate 8:3 encoder using Verilog",
      "unitNo": "III",
      "hours": 2,
      "isCompulsory": false
    },
    {
      "srNo": 12,
      "description": "Simulate Parity generator and checker using Verilog",
      "unitNo": "III",
      "hours": 2,
      "isCompulsory": false
    },
    {
      "srNo": 13,
      "description": "Simulate flip-flops (SR, D, T, JK) using Verilog",
      "unitNo": "III",
      "hours": 2,
      "isCompulsory": false
    },
    {
      "srNo": 14,
      "description": "Simulate 4 bit Up counter using Verilog",
      "unitNo": "III",
      "hours": 2,
      "isCompulsory": false
    },
    {
      "srNo": 15,
      "description": "Simulate 4 bit shift register using Verilog",
      "unitNo": "III",
      "hours": 2,
      "isCompulsory": false
    },
    {
      "srNo": 16,
      "description": "Verify digital circuits by implementing testbench for it in Verilog",
      "unitNo": "III, V",
      "hours": 2,
      "isCompulsory": false
    },
    {
      "srNo": 17,
      "description": "Hardware implementation of above programs",
      "unitNo": "III, IV, V",
      "hours": 2,
      "isCompulsory": false
    }
  ],
  "specificationTable": [
    {
      "unitNo": "1",
      "unitTitle": "MOS Transistor",
      "teachingHours": 8,
      "rememberLevel": 2,
      "understandLevel": 6,
      "applyLevel": 6,
      "analyzeLevel": 0,
      "evaluateLevel": 0,
      "createLevel": 0,
      "totalMarks": 14
    },
    {
      "unitNo": "2",
      "unitTitle": "MOS Inverters",
      "teachingHours": 6,
      "rememberLevel": 2,
      "understandLevel": 4,
      "applyLevel": 6,
      "analyzeLevel": 0,
      "evaluateLevel": 0,
      "createLevel": 0,
      "totalMarks": 12
    },
    {
      "unitNo": "3",
      "unitTitle": "MOS Circuit",
      "teachingHours": 10,
      "rememberLevel": 5,
      "understandLevel": 5,
      "applyLevel": 8,
      "analyzeLevel": 0,
      "evaluateLevel": 0,
      "createLevel": 0,
      "totalMarks": 18
    },
    {
      "unitNo": "4",
      "unitTitle": "Fabrication of MOSFET",
      "teachingHours": 6,
      "rememberLevel": 6,
      "understandLevel": 2,
      "applyLevel": 2,
      "analyzeLevel": 0,
      "evaluateLevel": 0,
      "createLevel": 0,
      "totalMarks": 10
    },
    {
      "unitNo": "5",
      "unitTitle": "Introduction to VERILOG",
      "teachingHours": 12,
      "rememberLevel": 3,
      "understandLevel": 5,
      "applyLevel": 8,
      "analyzeLevel": 0,
      "evaluateLevel": 0,
      "createLevel": 0,
      "totalMarks": 16
    }
  ],
  "performanceIndicators": [
    {
      "indicator": "Understand the basic concept, modules, and models of Verilog design",
      "weightage": 20
    },
    {
      "indicator": "Code in Verilog for digital circuits",
      "weightage": 30
    },
    {
      "indicator": "Use appropriate modeling style for a circuit",
      "weightage": 20
    },
    {
      "indicator": "Test device implementation",
      "weightage": 30
    }
  ],
  "equipment": {
    "hardware": [
      "Computer System",
      "VLSI Trainer Kits"
    ],
    "software": [
      "QUARTUS-II-ALTERA EVAL VERSION",
      "ModelSimÂ® HDL simulator for use by students in their academic coursework",
      "ISE Simulator",
      "Verilog Simulator Software"
    ]
  },
  "affectiveDomainOutcomes": [
    "Work as a leader/a team member.",
    "Follow ethical practices."
  ],
  "underpinningTheory": [
    {
      "unitNumber": "1",
      "unitTitle": "MOS Transistor",
      "unitOutcomes": [
        {
          "id": "1a",
          "description": "Explain Energy and Diagram and Structure of MOS"
        },
        {
          "id": "1b",
          "description": "Explain effect of external bias on two terminal MOS device with energy band diagram"
        },
        {
          "id": "1c",
          "description": "Explain Formation of channel with different symbols of MOSFET"
        },
        {
          "id": "1d",
          "description": "Explain gradual channel approximation"
        },
        {
          "id": "1e",
          "description": "Explain the needs of scaling"
        },
        {
          "id": "1f",
          "description": "Advance MOSFET technologies"
        }
      ],
      "topics": [
        {
          "topicNumber": "1.1",
          "title": "MOS structure",
          "subtopics": []
        },
        {
          "topicNumber": "1.2",
          "title": "MOS system under external bias",
          "subtopics": []
        },
        {
          "topicNumber": "1.3",
          "title": "Structure and operation of MOSFET transistor",
          "subtopics": []
        },
        {
          "topicNumber": "1.4",
          "title": "MOSFET current-voltage Characteristics",
          "subtopics": []
        },
        {
          "topicNumber": "1.5",
          "title": "Full-Voltage Scaling, Constant-Voltage Scaling",
          "subtopics": []
        },
        {
          "topicNumber": "1.6",
          "title": "Structure of High-K, FINFET, metal gate technology",
          "subtopics": []
        }
      ]
    },
    {
      "unitNumber": "2",
      "unitTitle": "MOS Inverters",
      "unitOutcomes": [
        {
          "id": "2a",
          "description": "Explain the working of MOS Inverter"
        },
        {
          "id": "2b",
          "description": "Explain operation of resistive load inverter without mathematical derivation"
        },
        {
          "id": "2c",
          "description": "Describe inverter circuit with saturated and Linear Enhancement type load"
        },
        {
          "id": "2d",
          "description": "Explain Depletion type load and compare enhancement load NMOS with Depletion Load NMOS"
        },
        {
          "id": "2e",
          "description": "Explain CMOS Inverter with different Operating Modes of nMOS and pMOS transistor"
        }
      ],
      "topics": [
        {
          "topicNumber": "2.1",
          "title": "MOS Inverter: concept and working",
          "subtopics": []
        },
        {
          "topicNumber": "2.2",
          "title": "Resistive load Inverter",
          "subtopics": []
        },
        {
          "topicNumber": "2.3",
          "title": "Inverter with n-type MOSFET Load, Enhancement load NMOS",
          "subtopics": []
        },
        {
          "topicNumber": "2.4",
          "title": "Depletion Load NMOS",
          "subtopics": []
        },
        {
          "topicNumber": "2.5",
          "title": "CMOS Inverter: Circuit operation and description",
          "subtopics": []
        }
      ]
    },
    {
      "unitNumber": "3",
      "unitTitle": "MOS Circuits",
      "unitOutcomes": [
        {
          "id": "3a",
          "description": "Explain two input NAND and NOR Gate with depletion NMOS load"
        },
        {
          "id": "3b",
          "description": "Explain Two input NAND and NOR Gate using CMOS logic"
        },
        {
          "id": "3c",
          "description": "Differentiate AOI and OAI Logic"
        },
        {
          "id": "3d",
          "description": "Design simple XOR function"
        },
        {
          "id": "3e",
          "description": "Describe the working of SR latch circuit"
        },
        {
          "id": "3f",
          "description": "Distinguish Clocked latch and Flip-Flop circuit"
        }
      ],
      "topics": [
        {
          "topicNumber": "3.1",
          "title": "Combinational Logic Circuits MOS",
          "subtopics": []
        },
        {
          "topicNumber": "3.2",
          "title": "CMOS logic circuits",
          "subtopics": []
        },
        {
          "topicNumber": "3.3",
          "title": "Complex logic circuit",
          "subtopics": []
        },
        {
          "topicNumber": "3.4",
          "title": "Sequential MOS circuit",
          "subtopics": []
        }
      ]
    },
    {
      "unitNumber": "4",
      "unitTitle": "Fabrication of MOSFET",
      "unitOutcomes": [
        {
          "id": "4a",
          "description": "Overview of VLSI design methodology and VLSI design flow"
        },
        {
          "id": "4b",
          "description": "Design hierarchy, Concept Modularity, and Locality of regularity"
        },
        {
          "id": "4c",
          "description": "Fabrication Process flow: Basic steps, CMOS n-Well Process"
        }
      ],
      "topics": [
        {
          "topicNumber": "4.1",
          "title": "VLSI design flow, Y chart",
          "subtopics": []
        },
        {
          "topicNumber": "4.2",
          "title": "Define terms: hierarchy, regularity, modularity, locality",
          "subtopics": []
        },
        {
          "topicNumber": "4.3",
          "title": "Lithography, Etching, Deposition, Oxidation, Ion implantation, Diffusion",
          "subtopics": []
        }
      ]
    },
    {
      "unitNumber": "5",
      "unitTitle": "Introduction to VERILOG",
      "unitOutcomes": [
        {
          "id": "5a",
          "description": "Verilog: HDL fundamentals, simulation, and test-bench design"
        },
        {
          "id": "5b",
          "description": "Develop Verilog Programs related to basic logic gates"
        },
        {
          "id": "5c",
          "description": "Develop Verilog Programs related to Fundamental Arithmetic operations"
        },
        {
          "id": "5d",
          "description": "Develop Verilog Programs related to Combinational circuits"
        },
        {
          "id": "5e",
          "description": "Develop Verilog Programs related to Sequential circuits"
        }
      ],
      "topics": [
        {
          "topicNumber": "5.1",
          "title": "Module definition and Stimulus generation",
          "subtopics": []
        },
        {
          "topicNumber": "5.2",
          "title": "Logic gate implementation in Verilog",
          "subtopics": []
        },
        {
          "topicNumber": "5.3",
          "title": "Verilog for adder and subtractor circuits",
          "subtopics": []
        },
        {
          "topicNumber": "5.4",
          "title": "Combinational circuits",
          "subtopics": [
            "Multiplexer, Demultiplexer, Decoder and Encoder"
          ]
        },
        {
          "topicNumber": "5.5",
          "title": "Parity Generator and parity checker",
          "subtopics": []
        },
        {
          "topicNumber": "5.6",
          "title": "Basic Sequential circuits",
          "subtopics": [
            "SR latch, D F/F, T F/F, JK F/F"
          ]
        },
        {
          "topicNumber": "5.7",
          "title": "Parallel input Parallel output Shift Register, Up Counter, Down Counter",
          "subtopics": []
        }
      ]
    }
  ],
  "studentActivities": [
    "Prepare chart to represent the CMOS design process",
    "Prepare chart to represent the technological advancements in CMOS technology starting from transistors to current technology",
    "Project - Build a small ASIC for your Home/Community",
    "Prepare chart showing the types of FPGA technology",
    "List out methods used in industries for each step used in CMOS design process"
  ],
  "instructionalStrategies": [
    "Show Video/Animation film explaining VLSI Design which are available on internet.",
    "Arrange expert lecture on VHDL programming for real life applications.",
    "Massive open online courses (MOOCs) may be used to teach various topics/sub topics.",
    "Guide students for using latest Technical Magazine",
    "Visit industries where equipment/gadgets using VLSI are being manufactured/assembled.",
    "Guide student(s) in undertaking micro-projects."
  ],
  "microProjects": [
    {
      "title": "Prepare graph showing relationship between feature size, number of transistors and year",
      "description": "Prepare a comprehensive graph showing the relationship between feature size, number of transistors and year to understand Moore's law progression."
    },
    {
      "title": "Design and Implement LED flasher circuit",
      "description": "Design and implement an LED flasher circuit using FPGA for basic digital system understanding."
    },
    {
      "title": "Design and Implement circuit for relay-based operation using switch",
      "description": "Design and implement a relay-based switching operation circuit using FPGA."
    },
    {
      "title": "Design and Implement Room Temperature Monitor/Controller System",
      "description": "Design and implement a room temperature monitoring and control system using FPGA."
    },
    {
      "title": "Design and Implement Water Level Indicator/controller circuit",
      "description": "Design and implement a water level indicator and controller circuit using FPGA."
    },
    {
      "title": "Prepare chart indicating the types of etching processes used with its application",
      "description": "Prepare a comprehensive chart showing different types of etching processes and their specific applications in VLSI fabrication."
    },
    {
      "title": "Prepare chart indicating the deposition processes with its application",
      "description": "Prepare a detailed chart showing various deposition processes and their applications in semiconductor manufacturing."
    },
    {
      "title": "Prepare a survey report on the types of transistors used in memory elements",
      "description": "Conduct a survey and prepare a report on different types of transistors used in various memory elements."
    },
    {
      "title": "Prepare a survey report on requirements of clean room and its classification",
      "description": "Prepare a comprehensive survey report on clean room requirements and their classification for semiconductor manufacturing."
    }
  ],
  "learningResources": {
    "books": [
      {
        "srNo": 1,
        "title": "CMOS DIGITAL INTEGRATED CIRCUITS",
        "author": "Sung Mo Kang",
        "publication": "TMH",
        "isbn": ""
      },
      {
        "srNo": 2,
        "title": "Introduction to VLSI Circuits and Systems",
        "author": "Uyemura J.P.",
        "publication": "WILEY INDIA PVT. LTD.",
        "isbn": ""
      },
      {
        "srNo": 3,
        "title": "VLSI DESIGN",
        "author": "Das Debaprasad",
        "publication": "OXFORD",
        "isbn": ""
      },
      {
        "srNo": 4,
        "title": "VLSI DESIGN Theory and Practice",
        "author": "Vij Vikrant, Er. Syal Nidhi",
        "publication": "LAXMI PUBLICATIONS PVT. LTD.",
        "isbn": ""
      },
      {
        "srNo": 5,
        "title": "CMOS Circuit Design, Layout, and Simulation",
        "author": "Baker, Li, Boyce",
        "publication": "Wiley",
        "isbn": ""
      },
      {
        "srNo": 6,
        "title": "Verilog HDL: A Guide to Digital design and Synthesis",
        "author": "Samir Palnitkar",
        "publication": "SunSoft Press",
        "isbn": ""
      },
      {
        "srNo": 7,
        "title": "A Verilog HDL Primer",
        "author": "Bhasker (J).",
        "publication": "Bsp Professional Books",
        "isbn": ""
      }
    ],
    "websites": [
      {
        "title": "Siemens EDA",
        "url": "https://eda.sw.siemens.com/en-US/",
        "type": "EDA Tools"
      },
      {
        "title": "NPTEL - VLSI Design",
        "url": "https://nptel.ac.in/courses/117106092",
        "type": "Educational Course"
      },
      {
        "title": "NPTEL - Digital Electronic Circuits",
        "url": "https://nptel.ac.in/courses/103106075",
        "type": "Educational Course"
      },
      {
        "title": "NPTEL - VLSI Circuits",
        "url": "https://archive.nptel.ac.in/courses/113/106/113106062/",
        "type": "Educational Course"
      },
      {
        "title": "EDA Playground",
        "url": "https://www.edaplayground.com/",
        "type": "Online Simulator"
      },
      {
        "title": "Amrita Virtual Lab",
        "url": "https://vlab.amrita.edu/?sub=3&brch=66&sim=532&cnt=867",
        "type": "Virtual Lab"
      }
    ],
    "openSourceSoftware": [
      {
        "name": "QUARTUS-II-ALTERA EVAL VERSION",
        "url": "",
        "description": "FPGA design and synthesis tool"
      },
      {
        "name": "ModelSim HDL simulator",
        "url": "",
        "description": "HDL simulator for academic coursework"
      },
      {
        "name": "ISE Simulator",
        "url": "",
        "description": "Integrated Synthesis Environment simulator"
      }
    ]
  },
  "competencyMapping": {
    "programOutcomes": [
      {
        "poNumber": "PO1",
        "description": "Basic & Discipline specific knowledge: An apply knowledge of basic mathematics, science and engineering fundamentals and engineering specialization to solve the engineering problems."
      },
      {
        "poNumber": "PO2",
        "description": "Problem Analysis: Identify and analyze well defined engineering problems using codified standard methods."
      },
      {
        "poNumber": "PO3",
        "description": "Design/ Development of Solution: Design solutions for well-defined technical problems and assist with the design of systems, components or processes to meet specified needs."
      },
      {
        "poNumber": "PO4",
        "description": "Engineering Tools, Experimentation and Testing: Apply modern engineering tools and relevant technique to conduct standard tests and measurements."
      },
      {
        "poNumber": "PO5",
        "description": "Engineering practices for Society, Environment and sustainability: Apply relevant technology in context of Society, sustainability, environment and ethical practices."
      },
      {
        "poNumber": "PO6",
        "description": "Project Management: Use engineering management principles individually, as a team member or a leader to manage projects and effectively communicate about welldefined engineering activities."
      },
      {
        "poNumber": "PO7",
        "description": "Life-long learning: Ability to analyze individual needs and engage in updating in the context of context of technological changes."
      }
    ],
    "mapping": [
      {
        "courseOutcome": "CO1",
        "poMappings": {
          "PO1": 3,
          "PO2": 1,
          "PO3": 1,
          "PO4": 1,
          "PO5": 0,
          "PO6": 0,
          "PO7": 2
        }
      },
      {
        "courseOutcome": "CO2",
        "poMappings": {
          "PO1": 2,
          "PO2": 3,
          "PO3": 1,
          "PO4": 2,
          "PO5": 0,
          "PO6": 0,
          "PO7": 2
        }
      },
      {
        "courseOutcome": "CO3",
        "poMappings": {
          "PO1": 3,
          "PO2": 3,
          "PO3": 3,
          "PO4": 2,
          "PO5": 2,
          "PO6": 2,
          "PO7": 2
        }
      },
      {
        "courseOutcome": "CO4",
        "poMappings": {
          "PO1": 3,
          "PO2": 2,
          "PO3": 2,
          "PO4": 3,
          "PO5": 3,
          "PO6": 2,
          "PO7": 3
        }
      },
      {
        "courseOutcome": "CO5",
        "poMappings": {
          "PO1": 2,
          "PO2": 3,
          "PO3": 3,
          "PO4": 3,
          "PO5": 3,
          "PO6": 3,
          "PO7": 2
        }
      }
    ]
  },
  "developmentCommittee": [
    {
      "name": "Prof. N M Rindani",
      "designation": "Professor",
      "institute": "AVPTI, Rajkot",
      "contact": "9898533198",
      "email": "nmrindani@gmail.com"
    },
    {
      "name": "Prof. M K Pedhadiya",
      "designation": "Lecturer",
      "institute": "G. P. Palanpur",
      "contact": "7600438523",
      "email": "mittal.pedhadiya@gmail.com"
    }
  ],
  "metadata": {
    "syllabusFormat": "old",
    "syllabusUrl": "",
    "remarks": "",
    "createdAt": "2024-09-09T00:00:00Z",
    "updatedAt": "2024-09-09T00:00:00Z",
    "version": "1.0",
    "gtuSyllabusUrl": "http://syllabus.gtu.ac.in/",
    "curriculumVersion": "COGC-2021",
    "id": "4361102",
    "subjectCode": "4361102"
  }
}