{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 24 08:51:58 2012 " "Info: Processing started: Wed Oct 24 08:51:58 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off eeprom_spi_bdf -c eeprom_spi_bdf " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off eeprom_spi_bdf -c eeprom_spi_bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "eeprom_spi_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi_bdf.bdf" { { 136 -112 56 152 "clk_in" "" } } } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock:inst\|clk_key_2ms " "Info: Detected ripple clock \"clock:inst\|clk_key_2ms\" as buffer" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst\|clk_key_2ms" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock:inst\|clk_key_20ms " "Info: Detected ripple clock \"clock:inst\|clk_key_20ms\" as buffer" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst\|clk_key_20ms" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock:inst\|clk_txd_sig " "Info: Detected ripple clock \"clock:inst\|clk_txd_sig\" as buffer" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst\|clk_txd_sig" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in register eeprom_spi:inst1\|st\[18\] register eeprom_spi:inst1\|data_in\[7\] 60.82 MHz 16.442 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 60.82 MHz between source register \"eeprom_spi:inst1\|st\[18\]\" and destination register \"eeprom_spi:inst1\|data_in\[7\]\" (period= 16.442 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.733 ns + Longest register register " "Info: + Longest register to register delay is 15.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns eeprom_spi:inst1\|st\[18\] 1 REG LC_X12_Y7_N0 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y7_N0; Fanout = 4; REG Node = 'eeprom_spi:inst1\|st\[18\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { eeprom_spi:inst1|st[18] } "NODE_NAME" } } { "eeprom_spi.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.157 ns) + CELL(0.914 ns) 3.071 ns eeprom_spi:inst1\|LessThan1~6 2 COMB LC_X12_Y10_N4 1 " "Info: 2: + IC(2.157 ns) + CELL(0.914 ns) = 3.071 ns; Loc. = LC_X12_Y10_N4; Fanout = 1; COMB Node = 'eeprom_spi:inst1\|LessThan1~6'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.071 ns" { eeprom_spi:inst1|st[18] eeprom_spi:inst1|LessThan1~6 } "NODE_NAME" } } { "eeprom_spi.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.914 ns) 4.687 ns eeprom_spi:inst1\|LessThan1~7 3 COMB LC_X12_Y10_N9 3 " "Info: 3: + IC(0.702 ns) + CELL(0.914 ns) = 4.687 ns; Loc. = LC_X12_Y10_N9; Fanout = 3; COMB Node = 'eeprom_spi:inst1\|LessThan1~7'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { eeprom_spi:inst1|LessThan1~6 eeprom_spi:inst1|LessThan1~7 } "NODE_NAME" } } { "eeprom_spi.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.584 ns) + CELL(0.200 ns) 7.471 ns eeprom_spi:inst1\|LessThan1~12 4 COMB LC_X10_Y7_N9 11 " "Info: 4: + IC(2.584 ns) + CELL(0.200 ns) = 7.471 ns; Loc. = LC_X10_Y7_N9; Fanout = 11; COMB Node = 'eeprom_spi:inst1\|LessThan1~12'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.784 ns" { eeprom_spi:inst1|LessThan1~7 eeprom_spi:inst1|LessThan1~12 } "NODE_NAME" } } { "eeprom_spi.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.439 ns) + CELL(0.200 ns) 10.110 ns eeprom_spi:inst1\|Mux64~3 5 COMB LC_X5_Y5_N5 36 " "Info: 5: + IC(2.439 ns) + CELL(0.200 ns) = 10.110 ns; Loc. = LC_X5_Y5_N5; Fanout = 36; COMB Node = 'eeprom_spi:inst1\|Mux64~3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { eeprom_spi:inst1|LessThan1~12 eeprom_spi:inst1|Mux64~3 } "NODE_NAME" } } { "eeprom_spi.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.151 ns) + CELL(0.200 ns) 13.461 ns eeprom_spi:inst1\|Decoder0~9 6 COMB LC_X14_Y4_N8 2 " "Info: 6: + IC(3.151 ns) + CELL(0.200 ns) = 13.461 ns; Loc. = LC_X14_Y4_N8; Fanout = 2; COMB Node = 'eeprom_spi:inst1\|Decoder0~9'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.351 ns" { eeprom_spi:inst1|Mux64~3 eeprom_spi:inst1|Decoder0~9 } "NODE_NAME" } } { "eeprom_spi.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.681 ns) + CELL(0.591 ns) 15.733 ns eeprom_spi:inst1\|data_in\[7\] 7 REG LC_X16_Y4_N8 2 " "Info: 7: + IC(1.681 ns) + CELL(0.591 ns) = 15.733 ns; Loc. = LC_X16_Y4_N8; Fanout = 2; REG Node = 'eeprom_spi:inst1\|data_in\[7\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.272 ns" { eeprom_spi:inst1|Decoder0~9 eeprom_spi:inst1|data_in[7] } "NODE_NAME" } } { "eeprom_spi.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.019 ns ( 19.19 % ) " "Info: Total cell delay = 3.019 ns ( 19.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.714 ns ( 80.81 % ) " "Info: Total interconnect delay = 12.714 ns ( 80.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.733 ns" { eeprom_spi:inst1|st[18] eeprom_spi:inst1|LessThan1~6 eeprom_spi:inst1|LessThan1~7 eeprom_spi:inst1|LessThan1~12 eeprom_spi:inst1|Mux64~3 eeprom_spi:inst1|Decoder0~9 eeprom_spi:inst1|data_in[7] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.733 ns" { eeprom_spi:inst1|st[18] {} eeprom_spi:inst1|LessThan1~6 {} eeprom_spi:inst1|LessThan1~7 {} eeprom_spi:inst1|LessThan1~12 {} eeprom_spi:inst1|Mux64~3 {} eeprom_spi:inst1|Decoder0~9 {} eeprom_spi:inst1|data_in[7] {} } { 0.000ns 2.157ns 0.702ns 2.584ns 2.439ns 3.151ns 1.681ns } { 0.000ns 0.914ns 0.914ns 0.200ns 0.200ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 8.918 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 8.918 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 52 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 52; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "eeprom_spi_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi_bdf.bdf" { { 136 -112 56 152 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clock:inst\|clk_txd_sig 2 REG LC_X12_Y4_N9 107 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y4_N9; Fanout = 107; REG Node = 'clock:inst\|clk_txd_sig'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in clock:inst|clk_txd_sig } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.805 ns) + CELL(0.918 ns) 8.918 ns eeprom_spi:inst1\|data_in\[7\] 3 REG LC_X16_Y4_N8 2 " "Info: 3: + IC(3.805 ns) + CELL(0.918 ns) = 8.918 ns; Loc. = LC_X16_Y4_N8; Fanout = 2; REG Node = 'eeprom_spi:inst1\|data_in\[7\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.723 ns" { clock:inst|clk_txd_sig eeprom_spi:inst1|data_in[7] } "NODE_NAME" } } { "eeprom_spi.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.84 % ) " "Info: Total cell delay = 3.375 ns ( 37.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.543 ns ( 62.16 % ) " "Info: Total interconnect delay = 5.543 ns ( 62.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.918 ns" { clk_in clock:inst|clk_txd_sig eeprom_spi:inst1|data_in[7] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.918 ns" { clk_in {} clk_in~combout {} clock:inst|clk_txd_sig {} eeprom_spi:inst1|data_in[7] {} } { 0.000ns 0.000ns 1.738ns 3.805ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 8.918 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 8.918 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 52 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 52; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "eeprom_spi_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi_bdf.bdf" { { 136 -112 56 152 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clock:inst\|clk_txd_sig 2 REG LC_X12_Y4_N9 107 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y4_N9; Fanout = 107; REG Node = 'clock:inst\|clk_txd_sig'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in clock:inst|clk_txd_sig } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.805 ns) + CELL(0.918 ns) 8.918 ns eeprom_spi:inst1\|st\[18\] 3 REG LC_X12_Y7_N0 4 " "Info: 3: + IC(3.805 ns) + CELL(0.918 ns) = 8.918 ns; Loc. = LC_X12_Y7_N0; Fanout = 4; REG Node = 'eeprom_spi:inst1\|st\[18\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.723 ns" { clock:inst|clk_txd_sig eeprom_spi:inst1|st[18] } "NODE_NAME" } } { "eeprom_spi.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.84 % ) " "Info: Total cell delay = 3.375 ns ( 37.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.543 ns ( 62.16 % ) " "Info: Total interconnect delay = 5.543 ns ( 62.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.918 ns" { clk_in clock:inst|clk_txd_sig eeprom_spi:inst1|st[18] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.918 ns" { clk_in {} clk_in~combout {} clock:inst|clk_txd_sig {} eeprom_spi:inst1|st[18] {} } { 0.000ns 0.000ns 1.738ns 3.805ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.918 ns" { clk_in clock:inst|clk_txd_sig eeprom_spi:inst1|data_in[7] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.918 ns" { clk_in {} clk_in~combout {} clock:inst|clk_txd_sig {} eeprom_spi:inst1|data_in[7] {} } { 0.000ns 0.000ns 1.738ns 3.805ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.918 ns" { clk_in clock:inst|clk_txd_sig eeprom_spi:inst1|st[18] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.918 ns" { clk_in {} clk_in~combout {} clock:inst|clk_txd_sig {} eeprom_spi:inst1|st[18] {} } { 0.000ns 0.000ns 1.738ns 3.805ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "eeprom_spi.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "eeprom_spi.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.733 ns" { eeprom_spi:inst1|st[18] eeprom_spi:inst1|LessThan1~6 eeprom_spi:inst1|LessThan1~7 eeprom_spi:inst1|LessThan1~12 eeprom_spi:inst1|Mux64~3 eeprom_spi:inst1|Decoder0~9 eeprom_spi:inst1|data_in[7] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.733 ns" { eeprom_spi:inst1|st[18] {} eeprom_spi:inst1|LessThan1~6 {} eeprom_spi:inst1|LessThan1~7 {} eeprom_spi:inst1|LessThan1~12 {} eeprom_spi:inst1|Mux64~3 {} eeprom_spi:inst1|Decoder0~9 {} eeprom_spi:inst1|data_in[7] {} } { 0.000ns 2.157ns 0.702ns 2.584ns 2.439ns 3.151ns 1.681ns } { 0.000ns 0.914ns 0.914ns 0.200ns 0.200ns 0.200ns 0.591ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.918 ns" { clk_in clock:inst|clk_txd_sig eeprom_spi:inst1|data_in[7] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.918 ns" { clk_in {} clk_in~combout {} clock:inst|clk_txd_sig {} eeprom_spi:inst1|data_in[7] {} } { 0.000ns 0.000ns 1.738ns 3.805ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.918 ns" { clk_in clock:inst|clk_txd_sig eeprom_spi:inst1|st[18] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.918 ns" { clk_in {} clk_in~combout {} clock:inst|clk_txd_sig {} eeprom_spi:inst1|st[18] {} } { 0.000ns 0.000ns 1.738ns 3.805ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "key:inst4\|eep_sig\[0\] col\[0\] clk_in 1.272 ns register " "Info: tsu for register \"key:inst4\|eep_sig\[0\]\" (data pin = \"col\[0\]\", clock pin = \"clk_in\") is 1.272 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.905 ns + Longest pin register " "Info: + Longest pin to register delay is 9.905 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns col\[0\] 1 PIN PIN_40 9 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_40; Fanout = 9; PIN Node = 'col\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { col[0] } "NODE_NAME" } } { "eeprom_spi_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi_bdf.bdf" { { 352 136 304 368 "col\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.884 ns) + CELL(0.200 ns) 5.216 ns key:inst4\|Mux14~3 2 COMB LC_X4_Y4_N0 1 " "Info: 2: + IC(3.884 ns) + CELL(0.200 ns) = 5.216 ns; Loc. = LC_X4_Y4_N0; Fanout = 1; COMB Node = 'key:inst4\|Mux14~3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.084 ns" { col[0] key:inst4|Mux14~3 } "NODE_NAME" } } { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.583 ns) + CELL(0.200 ns) 7.999 ns key:inst4\|Mux14~11 3 COMB LC_X9_Y6_N6 2 " "Info: 3: + IC(2.583 ns) + CELL(0.200 ns) = 7.999 ns; Loc. = LC_X9_Y6_N6; Fanout = 2; COMB Node = 'key:inst4\|Mux14~11'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.783 ns" { key:inst4|Mux14~3 key:inst4|Mux14~11 } "NODE_NAME" } } { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(1.243 ns) 9.905 ns key:inst4\|eep_sig\[0\] 4 REG LC_X9_Y6_N2 1 " "Info: 4: + IC(0.663 ns) + CELL(1.243 ns) = 9.905 ns; Loc. = LC_X9_Y6_N2; Fanout = 1; REG Node = 'key:inst4\|eep_sig\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.906 ns" { key:inst4|Mux14~11 key:inst4|eep_sig[0] } "NODE_NAME" } } { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.775 ns ( 28.02 % ) " "Info: Total cell delay = 2.775 ns ( 28.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.130 ns ( 71.98 % ) " "Info: Total interconnect delay = 7.130 ns ( 71.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.905 ns" { col[0] key:inst4|Mux14~3 key:inst4|Mux14~11 key:inst4|eep_sig[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.905 ns" { col[0] {} col[0]~combout {} key:inst4|Mux14~3 {} key:inst4|Mux14~11 {} key:inst4|eep_sig[0] {} } { 0.000ns 0.000ns 3.884ns 2.583ns 0.663ns } { 0.000ns 1.132ns 0.200ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 8.966 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 8.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 52 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 52; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "eeprom_spi_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi_bdf.bdf" { { 136 -112 56 152 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clock:inst\|clk_key_2ms 2 REG LC_X11_Y5_N0 17 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y5_N0; Fanout = 17; REG Node = 'clock:inst\|clk_key_2ms'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in clock:inst|clk_key_2ms } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.853 ns) + CELL(0.918 ns) 8.966 ns key:inst4\|eep_sig\[0\] 3 REG LC_X9_Y6_N2 1 " "Info: 3: + IC(3.853 ns) + CELL(0.918 ns) = 8.966 ns; Loc. = LC_X9_Y6_N2; Fanout = 1; REG Node = 'key:inst4\|eep_sig\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.771 ns" { clock:inst|clk_key_2ms key:inst4|eep_sig[0] } "NODE_NAME" } } { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.64 % ) " "Info: Total cell delay = 3.375 ns ( 37.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.591 ns ( 62.36 % ) " "Info: Total interconnect delay = 5.591 ns ( 62.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.966 ns" { clk_in clock:inst|clk_key_2ms key:inst4|eep_sig[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.966 ns" { clk_in {} clk_in~combout {} clock:inst|clk_key_2ms {} key:inst4|eep_sig[0] {} } { 0.000ns 0.000ns 1.738ns 3.853ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.905 ns" { col[0] key:inst4|Mux14~3 key:inst4|Mux14~11 key:inst4|eep_sig[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.905 ns" { col[0] {} col[0]~combout {} key:inst4|Mux14~3 {} key:inst4|Mux14~11 {} key:inst4|eep_sig[0] {} } { 0.000ns 0.000ns 3.884ns 2.583ns 0.663ns } { 0.000ns 1.132ns 0.200ns 0.200ns 1.243ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.966 ns" { clk_in clock:inst|clk_key_2ms key:inst4|eep_sig[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.966 ns" { clk_in {} clk_in~combout {} clock:inst|clk_key_2ms {} key:inst4|eep_sig[0] {} } { 0.000ns 0.000ns 1.738ns 3.853ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in cs eeprom_spi:inst1\|cs 15.408 ns register " "Info: tco from clock \"clk_in\" to destination pin \"cs\" through register \"eeprom_spi:inst1\|cs\" is 15.408 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 8.918 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 8.918 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 52 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 52; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "eeprom_spi_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi_bdf.bdf" { { 136 -112 56 152 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clock:inst\|clk_txd_sig 2 REG LC_X12_Y4_N9 107 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y4_N9; Fanout = 107; REG Node = 'clock:inst\|clk_txd_sig'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in clock:inst|clk_txd_sig } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.805 ns) + CELL(0.918 ns) 8.918 ns eeprom_spi:inst1\|cs 3 REG LC_X10_Y8_N3 1 " "Info: 3: + IC(3.805 ns) + CELL(0.918 ns) = 8.918 ns; Loc. = LC_X10_Y8_N3; Fanout = 1; REG Node = 'eeprom_spi:inst1\|cs'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.723 ns" { clock:inst|clk_txd_sig eeprom_spi:inst1|cs } "NODE_NAME" } } { "eeprom_spi.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.84 % ) " "Info: Total cell delay = 3.375 ns ( 37.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.543 ns ( 62.16 % ) " "Info: Total interconnect delay = 5.543 ns ( 62.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.918 ns" { clk_in clock:inst|clk_txd_sig eeprom_spi:inst1|cs } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.918 ns" { clk_in {} clk_in~combout {} clock:inst|clk_txd_sig {} eeprom_spi:inst1|cs {} } { 0.000ns 0.000ns 1.738ns 3.805ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "eeprom_spi.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.114 ns + Longest register pin " "Info: + Longest register to pin delay is 6.114 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns eeprom_spi:inst1\|cs 1 REG LC_X10_Y8_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y8_N3; Fanout = 1; REG Node = 'eeprom_spi:inst1\|cs'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { eeprom_spi:inst1|cs } "NODE_NAME" } } { "eeprom_spi.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.792 ns) + CELL(2.322 ns) 6.114 ns cs 2 PIN PIN_13 0 " "Info: 2: + IC(3.792 ns) + CELL(2.322 ns) = 6.114 ns; Loc. = PIN_13; Fanout = 0; PIN Node = 'cs'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.114 ns" { eeprom_spi:inst1|cs cs } "NODE_NAME" } } { "eeprom_spi_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi_bdf.bdf" { { 304 728 904 320 "cs" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 37.98 % ) " "Info: Total cell delay = 2.322 ns ( 37.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.792 ns ( 62.02 % ) " "Info: Total interconnect delay = 3.792 ns ( 62.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.114 ns" { eeprom_spi:inst1|cs cs } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.114 ns" { eeprom_spi:inst1|cs {} cs {} } { 0.000ns 3.792ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.918 ns" { clk_in clock:inst|clk_txd_sig eeprom_spi:inst1|cs } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.918 ns" { clk_in {} clk_in~combout {} clock:inst|clk_txd_sig {} eeprom_spi:inst1|cs {} } { 0.000ns 0.000ns 1.738ns 3.805ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.114 ns" { eeprom_spi:inst1|cs cs } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.114 ns" { eeprom_spi:inst1|cs {} cs {} } { 0.000ns 3.792ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "key:inst4\|col_tmp\[1\] col\[1\] clk_in 4.545 ns register " "Info: th for register \"key:inst4\|col_tmp\[1\]\" (data pin = \"col\[1\]\", clock pin = \"clk_in\") is 4.545 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 8.966 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 8.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 52 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 52; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "eeprom_spi_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi_bdf.bdf" { { 136 -112 56 152 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clock:inst\|clk_key_2ms 2 REG LC_X11_Y5_N0 17 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y5_N0; Fanout = 17; REG Node = 'clock:inst\|clk_key_2ms'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in clock:inst|clk_key_2ms } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.853 ns) + CELL(0.918 ns) 8.966 ns key:inst4\|col_tmp\[1\] 3 REG LC_X4_Y4_N3 1 " "Info: 3: + IC(3.853 ns) + CELL(0.918 ns) = 8.966 ns; Loc. = LC_X4_Y4_N3; Fanout = 1; REG Node = 'key:inst4\|col_tmp\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.771 ns" { clock:inst|clk_key_2ms key:inst4|col_tmp[1] } "NODE_NAME" } } { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.64 % ) " "Info: Total cell delay = 3.375 ns ( 37.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.591 ns ( 62.36 % ) " "Info: Total interconnect delay = 5.591 ns ( 62.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.966 ns" { clk_in clock:inst|clk_key_2ms key:inst4|col_tmp[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.966 ns" { clk_in {} clk_in~combout {} clock:inst|clk_key_2ms {} key:inst4|col_tmp[1] {} } { 0.000ns 0.000ns 1.738ns 3.853ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.642 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns col\[1\] 1 PIN PIN_38 9 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_38; Fanout = 9; PIN Node = 'col\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { col[1] } "NODE_NAME" } } { "eeprom_spi_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi_bdf.bdf" { { 352 136 304 368 "col\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.706 ns) + CELL(0.804 ns) 4.642 ns key:inst4\|col_tmp\[1\] 2 REG LC_X4_Y4_N3 1 " "Info: 2: + IC(2.706 ns) + CELL(0.804 ns) = 4.642 ns; Loc. = LC_X4_Y4_N3; Fanout = 1; REG Node = 'key:inst4\|col_tmp\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.510 ns" { col[1] key:inst4|col_tmp[1] } "NODE_NAME" } } { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 41.71 % ) " "Info: Total cell delay = 1.936 ns ( 41.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.706 ns ( 58.29 % ) " "Info: Total interconnect delay = 2.706 ns ( 58.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.642 ns" { col[1] key:inst4|col_tmp[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.642 ns" { col[1] {} col[1]~combout {} key:inst4|col_tmp[1] {} } { 0.000ns 0.000ns 2.706ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.966 ns" { clk_in clock:inst|clk_key_2ms key:inst4|col_tmp[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.966 ns" { clk_in {} clk_in~combout {} clock:inst|clk_key_2ms {} key:inst4|col_tmp[1] {} } { 0.000ns 0.000ns 1.738ns 3.853ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.642 ns" { col[1] key:inst4|col_tmp[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.642 ns" { col[1] {} col[1]~combout {} key:inst4|col_tmp[1] {} } { 0.000ns 0.000ns 2.706ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "166 " "Info: Peak virtual memory: 166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 24 08:51:58 2012 " "Info: Processing ended: Wed Oct 24 08:51:58 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
