#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x286df80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x286e110 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x28602d0 .functor NOT 1, L_0x28bfc20, C4<0>, C4<0>, C4<0>;
L_0x28bfa00 .functor XOR 2, L_0x28bf8c0, L_0x28bf960, C4<00>, C4<00>;
L_0x28bfb10 .functor XOR 2, L_0x28bfa00, L_0x28bfa70, C4<00>, C4<00>;
v0x28ba8b0_0 .net *"_ivl_10", 1 0, L_0x28bfa70;  1 drivers
v0x28ba9b0_0 .net *"_ivl_12", 1 0, L_0x28bfb10;  1 drivers
v0x28baa90_0 .net *"_ivl_2", 1 0, L_0x28bf820;  1 drivers
v0x28bab50_0 .net *"_ivl_4", 1 0, L_0x28bf8c0;  1 drivers
v0x28bac30_0 .net *"_ivl_6", 1 0, L_0x28bf960;  1 drivers
v0x28bad60_0 .net *"_ivl_8", 1 0, L_0x28bfa00;  1 drivers
v0x28bae40_0 .net "a", 0 0, v0x28b7100_0;  1 drivers
v0x28baee0_0 .net "b", 0 0, v0x28b71a0_0;  1 drivers
v0x28baf80_0 .net "c", 0 0, v0x28b7240_0;  1 drivers
v0x28bb020_0 .var "clk", 0 0;
v0x28bb0c0_0 .net "d", 0 0, v0x28b7380_0;  1 drivers
v0x28bb160_0 .net "out_pos_dut", 0 0, L_0x28bf5c0;  1 drivers
v0x28bb200_0 .net "out_pos_ref", 0 0, L_0x28bc730;  1 drivers
v0x28bb2a0_0 .net "out_sop_dut", 0 0, L_0x28bde70;  1 drivers
v0x28bb340_0 .net "out_sop_ref", 0 0, L_0x28918b0;  1 drivers
v0x28bb3e0_0 .var/2u "stats1", 223 0;
v0x28bb480_0 .var/2u "strobe", 0 0;
v0x28bb520_0 .net "tb_match", 0 0, L_0x28bfc20;  1 drivers
v0x28bb5f0_0 .net "tb_mismatch", 0 0, L_0x28602d0;  1 drivers
v0x28bb690_0 .net "wavedrom_enable", 0 0, v0x28b7650_0;  1 drivers
v0x28bb760_0 .net "wavedrom_title", 511 0, v0x28b76f0_0;  1 drivers
L_0x28bf820 .concat [ 1 1 0 0], L_0x28bc730, L_0x28918b0;
L_0x28bf8c0 .concat [ 1 1 0 0], L_0x28bc730, L_0x28918b0;
L_0x28bf960 .concat [ 1 1 0 0], L_0x28bf5c0, L_0x28bde70;
L_0x28bfa70 .concat [ 1 1 0 0], L_0x28bc730, L_0x28918b0;
L_0x28bfc20 .cmp/eeq 2, L_0x28bf820, L_0x28bfb10;
S_0x286e2a0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x286e110;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x28606b0 .functor AND 1, v0x28b7240_0, v0x28b7380_0, C4<1>, C4<1>;
L_0x2860a90 .functor NOT 1, v0x28b7100_0, C4<0>, C4<0>, C4<0>;
L_0x2860e70 .functor NOT 1, v0x28b71a0_0, C4<0>, C4<0>, C4<0>;
L_0x28610f0 .functor AND 1, L_0x2860a90, L_0x2860e70, C4<1>, C4<1>;
L_0x2878ba0 .functor AND 1, L_0x28610f0, v0x28b7240_0, C4<1>, C4<1>;
L_0x28918b0 .functor OR 1, L_0x28606b0, L_0x2878ba0, C4<0>, C4<0>;
L_0x28bbbb0 .functor NOT 1, v0x28b71a0_0, C4<0>, C4<0>, C4<0>;
L_0x28bbc20 .functor OR 1, L_0x28bbbb0, v0x28b7380_0, C4<0>, C4<0>;
L_0x28bbd30 .functor AND 1, v0x28b7240_0, L_0x28bbc20, C4<1>, C4<1>;
L_0x28bbdf0 .functor NOT 1, v0x28b7100_0, C4<0>, C4<0>, C4<0>;
L_0x28bbec0 .functor OR 1, L_0x28bbdf0, v0x28b71a0_0, C4<0>, C4<0>;
L_0x28bbf30 .functor AND 1, L_0x28bbd30, L_0x28bbec0, C4<1>, C4<1>;
L_0x28bc0b0 .functor NOT 1, v0x28b71a0_0, C4<0>, C4<0>, C4<0>;
L_0x28bc120 .functor OR 1, L_0x28bc0b0, v0x28b7380_0, C4<0>, C4<0>;
L_0x28bc040 .functor AND 1, v0x28b7240_0, L_0x28bc120, C4<1>, C4<1>;
L_0x28bc2b0 .functor NOT 1, v0x28b7100_0, C4<0>, C4<0>, C4<0>;
L_0x28bc3b0 .functor OR 1, L_0x28bc2b0, v0x28b7380_0, C4<0>, C4<0>;
L_0x28bc470 .functor AND 1, L_0x28bc040, L_0x28bc3b0, C4<1>, C4<1>;
L_0x28bc620 .functor XNOR 1, L_0x28bbf30, L_0x28bc470, C4<0>, C4<0>;
v0x285fc00_0 .net *"_ivl_0", 0 0, L_0x28606b0;  1 drivers
v0x2860000_0 .net *"_ivl_12", 0 0, L_0x28bbbb0;  1 drivers
v0x28603e0_0 .net *"_ivl_14", 0 0, L_0x28bbc20;  1 drivers
v0x28607c0_0 .net *"_ivl_16", 0 0, L_0x28bbd30;  1 drivers
v0x2860ba0_0 .net *"_ivl_18", 0 0, L_0x28bbdf0;  1 drivers
v0x2860f80_0 .net *"_ivl_2", 0 0, L_0x2860a90;  1 drivers
v0x2861200_0 .net *"_ivl_20", 0 0, L_0x28bbec0;  1 drivers
v0x28b5670_0 .net *"_ivl_24", 0 0, L_0x28bc0b0;  1 drivers
v0x28b5750_0 .net *"_ivl_26", 0 0, L_0x28bc120;  1 drivers
v0x28b5830_0 .net *"_ivl_28", 0 0, L_0x28bc040;  1 drivers
v0x28b5910_0 .net *"_ivl_30", 0 0, L_0x28bc2b0;  1 drivers
v0x28b59f0_0 .net *"_ivl_32", 0 0, L_0x28bc3b0;  1 drivers
v0x28b5ad0_0 .net *"_ivl_36", 0 0, L_0x28bc620;  1 drivers
L_0x7f646213b018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x28b5b90_0 .net *"_ivl_38", 0 0, L_0x7f646213b018;  1 drivers
v0x28b5c70_0 .net *"_ivl_4", 0 0, L_0x2860e70;  1 drivers
v0x28b5d50_0 .net *"_ivl_6", 0 0, L_0x28610f0;  1 drivers
v0x28b5e30_0 .net *"_ivl_8", 0 0, L_0x2878ba0;  1 drivers
v0x28b5f10_0 .net "a", 0 0, v0x28b7100_0;  alias, 1 drivers
v0x28b5fd0_0 .net "b", 0 0, v0x28b71a0_0;  alias, 1 drivers
v0x28b6090_0 .net "c", 0 0, v0x28b7240_0;  alias, 1 drivers
v0x28b6150_0 .net "d", 0 0, v0x28b7380_0;  alias, 1 drivers
v0x28b6210_0 .net "out_pos", 0 0, L_0x28bc730;  alias, 1 drivers
v0x28b62d0_0 .net "out_sop", 0 0, L_0x28918b0;  alias, 1 drivers
v0x28b6390_0 .net "pos0", 0 0, L_0x28bbf30;  1 drivers
v0x28b6450_0 .net "pos1", 0 0, L_0x28bc470;  1 drivers
L_0x28bc730 .functor MUXZ 1, L_0x7f646213b018, L_0x28bbf30, L_0x28bc620, C4<>;
S_0x28b65d0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x286e110;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x28b7100_0 .var "a", 0 0;
v0x28b71a0_0 .var "b", 0 0;
v0x28b7240_0 .var "c", 0 0;
v0x28b72e0_0 .net "clk", 0 0, v0x28bb020_0;  1 drivers
v0x28b7380_0 .var "d", 0 0;
v0x28b7470_0 .var/2u "fail", 0 0;
v0x28b7510_0 .var/2u "fail1", 0 0;
v0x28b75b0_0 .net "tb_match", 0 0, L_0x28bfc20;  alias, 1 drivers
v0x28b7650_0 .var "wavedrom_enable", 0 0;
v0x28b76f0_0 .var "wavedrom_title", 511 0;
E_0x286c8f0/0 .event negedge, v0x28b72e0_0;
E_0x286c8f0/1 .event posedge, v0x28b72e0_0;
E_0x286c8f0 .event/or E_0x286c8f0/0, E_0x286c8f0/1;
S_0x28b6900 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x28b65d0;
 .timescale -12 -12;
v0x28b6b40_0 .var/2s "i", 31 0;
E_0x286c790 .event posedge, v0x28b72e0_0;
S_0x28b6c40 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x28b65d0;
 .timescale -12 -12;
v0x28b6e40_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x28b6f20 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x28b65d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x28b78d0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x286e110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x28bca90 .functor AND 1, v0x28b7100_0, L_0x28bc8e0, C4<1>, C4<1>;
L_0x28bcd20 .functor AND 1, L_0x28bca90, L_0x28bcb70, C4<1>, C4<1>;
L_0x28bcfe0 .functor AND 1, L_0x28bcd20, L_0x28bce30, C4<1>, C4<1>;
L_0x28bd370 .functor AND 1, L_0x28bd0f0, L_0x28bd2d0, C4<1>, C4<1>;
L_0x28bd4b0 .functor AND 1, L_0x28bd370, v0x28b7240_0, C4<1>, C4<1>;
L_0x28bd650 .functor AND 1, L_0x28bd4b0, L_0x28bd570, C4<1>, C4<1>;
L_0x28bd7a0 .functor OR 1, L_0x28bcfe0, L_0x28bd650, C4<0>, C4<0>;
L_0x28bda40 .functor AND 1, L_0x28bd8b0, L_0x28bd950, C4<1>, C4<1>;
L_0x28bdc40 .functor AND 1, L_0x28bda40, L_0x28bdba0, C4<1>, C4<1>;
L_0x28bdd50 .functor AND 1, L_0x28bdc40, v0x28b7380_0, C4<1>, C4<1>;
L_0x28bde70 .functor OR 1, L_0x28bd7a0, L_0x28bdd50, C4<0>, C4<0>;
L_0x28bdf80 .functor OR 1, v0x28b7100_0, v0x28b71a0_0, C4<0>, C4<0>;
L_0x28be060 .functor OR 1, L_0x28bdf80, v0x28b7240_0, C4<0>, C4<0>;
L_0x28be120 .functor OR 1, L_0x28be060, v0x28b7380_0, C4<0>, C4<0>;
L_0x28bdff0 .functor OR 1, L_0x28be260, v0x28b71a0_0, C4<0>, C4<0>;
L_0x28be360 .functor OR 1, L_0x28bdff0, v0x28b7240_0, C4<0>, C4<0>;
L_0x28be4b0 .functor OR 1, L_0x28be360, v0x28b7380_0, C4<0>, C4<0>;
L_0x28be570 .functor AND 1, L_0x28be120, L_0x28be4b0, C4<1>, C4<1>;
L_0x28be7c0 .functor OR 1, v0x28b7100_0, L_0x28be720, C4<0>, C4<0>;
L_0x28be880 .functor OR 1, L_0x28be7c0, v0x28b7240_0, C4<0>, C4<0>;
L_0x28be9f0 .functor OR 1, L_0x28be880, v0x28b7380_0, C4<0>, C4<0>;
L_0x28beab0 .functor AND 1, L_0x28be570, L_0x28be9f0, C4<1>, C4<1>;
L_0x28bec80 .functor OR 1, v0x28b7100_0, v0x28b71a0_0, C4<0>, C4<0>;
L_0x28bed60 .functor OR 1, L_0x28bec80, L_0x28be680, C4<0>, C4<0>;
L_0x28bef40 .functor OR 1, L_0x28bed60, v0x28b7380_0, C4<0>, C4<0>;
L_0x28bf000 .functor AND 1, L_0x28beab0, L_0x28bef40, C4<1>, C4<1>;
L_0x28bf1f0 .functor OR 1, v0x28b7100_0, v0x28b71a0_0, C4<0>, C4<0>;
L_0x28bf260 .functor OR 1, L_0x28bf1f0, v0x28b7240_0, C4<0>, C4<0>;
L_0x28bf4b0 .functor OR 1, L_0x28bf260, L_0x28bf410, C4<0>, C4<0>;
L_0x28bf5c0 .functor AND 1, L_0x28bf000, L_0x28bf4b0, C4<1>, C4<1>;
v0x28b7a90_0 .net *"_ivl_1", 0 0, L_0x28bc8e0;  1 drivers
v0x28b7b50_0 .net *"_ivl_10", 0 0, L_0x28bcfe0;  1 drivers
v0x28b7c30_0 .net *"_ivl_13", 0 0, L_0x28bd0f0;  1 drivers
v0x28b7d00_0 .net *"_ivl_15", 0 0, L_0x28bd2d0;  1 drivers
v0x28b7dc0_0 .net *"_ivl_16", 0 0, L_0x28bd370;  1 drivers
v0x28b7ef0_0 .net *"_ivl_18", 0 0, L_0x28bd4b0;  1 drivers
v0x28b7fd0_0 .net *"_ivl_2", 0 0, L_0x28bca90;  1 drivers
v0x28b80b0_0 .net *"_ivl_21", 0 0, L_0x28bd570;  1 drivers
v0x28b8170_0 .net *"_ivl_22", 0 0, L_0x28bd650;  1 drivers
v0x28b82e0_0 .net *"_ivl_24", 0 0, L_0x28bd7a0;  1 drivers
v0x28b83c0_0 .net *"_ivl_27", 0 0, L_0x28bd8b0;  1 drivers
v0x28b8480_0 .net *"_ivl_29", 0 0, L_0x28bd950;  1 drivers
v0x28b8540_0 .net *"_ivl_30", 0 0, L_0x28bda40;  1 drivers
v0x28b8620_0 .net *"_ivl_33", 0 0, L_0x28bdba0;  1 drivers
v0x28b86e0_0 .net *"_ivl_34", 0 0, L_0x28bdc40;  1 drivers
v0x28b87c0_0 .net *"_ivl_36", 0 0, L_0x28bdd50;  1 drivers
v0x28b88a0_0 .net *"_ivl_40", 0 0, L_0x28bdf80;  1 drivers
v0x28b8a90_0 .net *"_ivl_42", 0 0, L_0x28be060;  1 drivers
v0x28b8b70_0 .net *"_ivl_44", 0 0, L_0x28be120;  1 drivers
v0x28b8c50_0 .net *"_ivl_47", 0 0, L_0x28be260;  1 drivers
v0x28b8d10_0 .net *"_ivl_48", 0 0, L_0x28bdff0;  1 drivers
v0x28b8df0_0 .net *"_ivl_5", 0 0, L_0x28bcb70;  1 drivers
v0x28b8eb0_0 .net *"_ivl_50", 0 0, L_0x28be360;  1 drivers
v0x28b8f90_0 .net *"_ivl_52", 0 0, L_0x28be4b0;  1 drivers
v0x28b9070_0 .net *"_ivl_54", 0 0, L_0x28be570;  1 drivers
v0x28b9150_0 .net *"_ivl_57", 0 0, L_0x28be720;  1 drivers
v0x28b9210_0 .net *"_ivl_58", 0 0, L_0x28be7c0;  1 drivers
v0x28b92f0_0 .net *"_ivl_6", 0 0, L_0x28bcd20;  1 drivers
v0x28b93d0_0 .net *"_ivl_60", 0 0, L_0x28be880;  1 drivers
v0x28b94b0_0 .net *"_ivl_62", 0 0, L_0x28be9f0;  1 drivers
v0x28b9590_0 .net *"_ivl_64", 0 0, L_0x28beab0;  1 drivers
v0x28b9670_0 .net *"_ivl_66", 0 0, L_0x28bec80;  1 drivers
v0x28b9750_0 .net *"_ivl_69", 0 0, L_0x28be680;  1 drivers
v0x28b9a20_0 .net *"_ivl_70", 0 0, L_0x28bed60;  1 drivers
v0x28b9b00_0 .net *"_ivl_72", 0 0, L_0x28bef40;  1 drivers
v0x28b9be0_0 .net *"_ivl_74", 0 0, L_0x28bf000;  1 drivers
v0x28b9cc0_0 .net *"_ivl_76", 0 0, L_0x28bf1f0;  1 drivers
v0x28b9da0_0 .net *"_ivl_78", 0 0, L_0x28bf260;  1 drivers
v0x28b9e80_0 .net *"_ivl_81", 0 0, L_0x28bf410;  1 drivers
v0x28b9f40_0 .net *"_ivl_82", 0 0, L_0x28bf4b0;  1 drivers
v0x28ba020_0 .net *"_ivl_9", 0 0, L_0x28bce30;  1 drivers
v0x28ba0e0_0 .net "a", 0 0, v0x28b7100_0;  alias, 1 drivers
v0x28ba180_0 .net "b", 0 0, v0x28b71a0_0;  alias, 1 drivers
v0x28ba270_0 .net "c", 0 0, v0x28b7240_0;  alias, 1 drivers
v0x28ba360_0 .net "d", 0 0, v0x28b7380_0;  alias, 1 drivers
v0x28ba450_0 .net "out_pos", 0 0, L_0x28bf5c0;  alias, 1 drivers
v0x28ba510_0 .net "out_sop", 0 0, L_0x28bde70;  alias, 1 drivers
L_0x28bc8e0 .reduce/nor v0x28b71a0_0;
L_0x28bcb70 .reduce/nor v0x28b7240_0;
L_0x28bce30 .reduce/nor v0x28b7380_0;
L_0x28bd0f0 .reduce/nor v0x28b7100_0;
L_0x28bd2d0 .reduce/nor v0x28b71a0_0;
L_0x28bd570 .reduce/nor v0x28b7380_0;
L_0x28bd8b0 .reduce/nor v0x28b7100_0;
L_0x28bd950 .reduce/nor v0x28b71a0_0;
L_0x28bdba0 .reduce/nor v0x28b7240_0;
L_0x28be260 .reduce/nor v0x28b7100_0;
L_0x28be720 .reduce/nor v0x28b71a0_0;
L_0x28be680 .reduce/nor v0x28b7240_0;
L_0x28bf410 .reduce/nor v0x28b7380_0;
S_0x28ba690 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x286e110;
 .timescale -12 -12;
E_0x28559f0 .event anyedge, v0x28bb480_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x28bb480_0;
    %nor/r;
    %assign/vec4 v0x28bb480_0, 0;
    %wait E_0x28559f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28b65d0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28b7470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28b7510_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x28b65d0;
T_4 ;
    %wait E_0x286c8f0;
    %load/vec4 v0x28b75b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x28b7470_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x28b65d0;
T_5 ;
    %wait E_0x286c790;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28b7380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28b7240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28b71a0_0, 0;
    %assign/vec4 v0x28b7100_0, 0;
    %wait E_0x286c790;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28b7380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28b7240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28b71a0_0, 0;
    %assign/vec4 v0x28b7100_0, 0;
    %wait E_0x286c790;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28b7380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28b7240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28b71a0_0, 0;
    %assign/vec4 v0x28b7100_0, 0;
    %wait E_0x286c790;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28b7380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28b7240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28b71a0_0, 0;
    %assign/vec4 v0x28b7100_0, 0;
    %wait E_0x286c790;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28b7380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28b7240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28b71a0_0, 0;
    %assign/vec4 v0x28b7100_0, 0;
    %wait E_0x286c790;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28b7380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28b7240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28b71a0_0, 0;
    %assign/vec4 v0x28b7100_0, 0;
    %wait E_0x286c790;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28b7380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28b7240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28b71a0_0, 0;
    %assign/vec4 v0x28b7100_0, 0;
    %wait E_0x286c790;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28b7380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28b7240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28b71a0_0, 0;
    %assign/vec4 v0x28b7100_0, 0;
    %wait E_0x286c790;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28b7380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28b7240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28b71a0_0, 0;
    %assign/vec4 v0x28b7100_0, 0;
    %wait E_0x286c790;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28b7380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28b7240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28b71a0_0, 0;
    %assign/vec4 v0x28b7100_0, 0;
    %wait E_0x286c790;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28b7380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28b7240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28b71a0_0, 0;
    %assign/vec4 v0x28b7100_0, 0;
    %wait E_0x286c790;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x28b7380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28b7240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28b71a0_0, 0;
    %assign/vec4 v0x28b7100_0, 0;
    %wait E_0x286c790;
    %load/vec4 v0x28b7470_0;
    %store/vec4 v0x28b7510_0, 0, 1;
    %fork t_1, S_0x28b6900;
    %jmp t_0;
    .scope S_0x28b6900;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28b6b40_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x28b6b40_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x286c790;
    %load/vec4 v0x28b6b40_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x28b7380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28b7240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28b71a0_0, 0;
    %assign/vec4 v0x28b7100_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28b6b40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x28b6b40_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x28b65d0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x286c8f0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x28b7380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28b7240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x28b71a0_0, 0;
    %assign/vec4 v0x28b7100_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x28b7470_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x28b7510_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x286e110;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28bb020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x28bb480_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x286e110;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x28bb020_0;
    %inv;
    %store/vec4 v0x28bb020_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x286e110;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x28b72e0_0, v0x28bb5f0_0, v0x28bae40_0, v0x28baee0_0, v0x28baf80_0, v0x28bb0c0_0, v0x28bb340_0, v0x28bb2a0_0, v0x28bb200_0, v0x28bb160_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x286e110;
T_9 ;
    %load/vec4 v0x28bb3e0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x28bb3e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x28bb3e0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x28bb3e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x28bb3e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x28bb3e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x28bb3e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28bb3e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x28bb3e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x28bb3e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x286e110;
T_10 ;
    %wait E_0x286c8f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28bb3e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28bb3e0_0, 4, 32;
    %load/vec4 v0x28bb520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x28bb3e0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28bb3e0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x28bb3e0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28bb3e0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x28bb340_0;
    %load/vec4 v0x28bb340_0;
    %load/vec4 v0x28bb2a0_0;
    %xor;
    %load/vec4 v0x28bb340_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x28bb3e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28bb3e0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x28bb3e0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28bb3e0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x28bb200_0;
    %load/vec4 v0x28bb200_0;
    %load/vec4 v0x28bb160_0;
    %xor;
    %load/vec4 v0x28bb200_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x28bb3e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28bb3e0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x28bb3e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x28bb3e0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/ece241_2013_q2/iter0/response14/top_module.sv";
