gpasm-2.0.0_beta2 (Nov  6 2017)_divulong.asm      2017-12-20  12:04:40         PAGE  1


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00001 ;--------------------------------------------------------
                      00002 ; File Created by SN-SDCC : SinoMCU ANSI-C Compiler
                      00003 ; Version 1.1.0 (Dec 19 2017) (MINGW32)
                      00004 ; This file was generated Wed Dec 20 12:04:40 2017
                      00005 ;--------------------------------------------------------
                      00006 ; MC35 port for the RISC core
                      00007 ;--------------------------------------------------------
                      00008 ;       .file   "../../libsdcc_mc35/_divulong.c"
                      00009         list    p=7030
                      00010         radix dec
                      00011         include "7030.inc"
                      00001                 LIST
                      00002 ;mc32p7030.inc    Standard Header File, Version 1.00 by Sinomcu
                      00396                 LIST
                      00012 ;--------------------------------------------------------
                      00013 ; external declarations
                      00014 ;--------------------------------------------------------
                      00015 
                      00016         extern STK06
                      00017         extern STK05
                      00018         extern STK04
                      00019         extern STK03
                      00020         extern STK02
                      00021         extern STK01
                      00022         extern STK00
                      00023 ;--------------------------------------------------------
                      00024 ; global declarations
                      00025 ;--------------------------------------------------------
                      00026         global  __divulong
                      00027 
                      00028 ;--------------------------------------------------------
                      00029 ; global definitions
                      00030 ;--------------------------------------------------------
                      00031 ;--------------------------------------------------------
                      00032 ; absolute symbol definitions
                      00033 ;--------------------------------------------------------
                      00034 ;--------------------------------------------------------
                      00035 ; compiler-defined variables
                      00036 ;--------------------------------------------------------
                      00037 UDL__divulong_0 udata
0000                  00038 r0x1003 res     1
0000                  00039 r0x1002 res     1
0001                  00040 r0x1001 res     1
0001                  00041 r0x1000 res     1
0002                  00042 r0x1007 res     1
0002                  00043 r0x1006 res     1
0003                  00044 r0x1005 res     1
0003                  00045 r0x1004 res     1
0004                  00046 r0x1008 res     1
0004                  00047 r0x1009 res     1
0005                  00048 r0x100A res     1
0005                  00049 r0x100B res     1
0006                  00050 r0x100C res     1
0006                  00051 r0x100D res     1
0007                  00052 r0x100E res     1
0007                  00053 r0x100F res     1
                      00054 ;--------------------------------------------------------
                      00055 ; initialized data
                      00056 ;--------------------------------------------------------
                      00057 
                      00058 ;@Allocation info for local variables in function '_divulong'
                      00059 ;@_divulong b                         Allocated to registers r0x1007 r0x1006 r0x1005 r0x1004 ;size:4
                      00060 ;@_divulong a                         Allocated to registers r0x1003 r0x1002 r0x1001 r0x1000 ;size:4
                      00061 ;@_divulong result                    Allocated to registers r0x1008 r0x1009 r0x100A r0x100B ;size:4
                      00062 ;@_divulong mask                      Allocated to registers r0x100C r0x100D r0x100E r0x100F ;size:4
                      00063 ;@end Allocation info for local variables in function '_divulong';
                      00064 
                      00065 ;--------------------------------------------------------
                      00066 ; overlayable items in internal ram 
                      00067 ;--------------------------------------------------------
                      00068 ;       udata_ovr
                      00069 ;--------------------------------------------------------
                      00070 ; code
                      00071 ;--------------------------------------------------------
                      00072 code__divulong  code
                      00073 ;***
                      00074 ;  pBlock Stats: dbName = C
                      00075 ;***
                      00076 ;entry:  __divulong     ;Function start
                      00077 ; 2 exit points
                      00078 ;has an exit
                      00079 ;23 compiler assigned registers:
                      00080 ;   r0x1000
                      00081 ;   STK00
                      00082 ;   r0x1001
                      00083 ;   STK01
                      00084 ;   r0x1002
                      00085 ;   STK02
                      00086 ;   r0x1003
                      00087 ;   STK03
                      00088 ;   r0x1004
                      00089 ;   STK04
                      00090 ;   r0x1005
                      00091 ;   STK05
                      00092 ;   r0x1006
                      00093 ;   STK06
                      00094 ;   r0x1007
                      00095 ;   r0x1008
                      00096 ;   r0x1009
                      00097 ;   r0x100A
                      00098 ;   r0x100B
                      00099 ;   r0x100C
                      00100 ;   r0x100D
                      00101 ;   r0x100E
                      00102 ;   r0x100F
                      00103 ;; Starting pCode block
                      00104 ;;[ICODE] ../../libsdcc_mc35/_divulong.c:30:  _entry($12) :
                      00105 ;;[ICODE] ../../libsdcc_mc35/_divulong.c:30:    proc __divulong [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int function ( unsigned-long-int fixed, unsigned-long-int fixed) fixed}
0000                  00106 __divulong      ;Function start
                      00107 ; 2 exit points
                      00108 ;;[ICODE] ../../libsdcc_mc35/_divulong.c:30: iTemp0 [k2 lr3:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_a_1_1}[r0x1000 r0x1001 r0x1002 r0x1003 ] = recv __divulong [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int function ( unsigned-long-int fixed, unsigned-long-int fixed) fixed}
                      00109 ;       .line   30; "../../libsdcc_mc35/_divulong.c"    _divulong (unsigned long a, unsigned long b)
0000   1F00           00110         MOVRA   r0x1000
0001   1E00           00111         MOVAR   STK00
0002   1F00           00112         MOVRA   r0x1001
0003   1E00           00113         MOVAR   STK01
0004   1F00           00114         MOVRA   r0x1002
0005   1E00           00115         MOVAR   STK02
0006   1F00           00116         MOVRA   r0x1003
                      00117 ;;[ICODE] ../../libsdcc_mc35/_divulong.c:30: iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] = recv __divulong [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int function ( unsigned-long-int fixed, unsigned-long-int fixed) fixed}
0007   1E00           00118         MOVAR   STK03
0008   1F00           00119         MOVRA   r0x1004
0009   1E00           00120         MOVAR   STK04
000A   1F00           00121         MOVRA   r0x1005
000B   1E00           00122         MOVAR   STK05
000C   1F00           00123         MOVRA   r0x1006
000D   1E00           00124         MOVAR   STK06
000E   1F00           00125         MOVRA   r0x1007
                      00126 ;;[ICODE] ../../libsdcc_mc35/_divulong.c:32:    iTemp2 [k6 lr5:34 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_result_1_2}[r0x1008 r0x1009 r0x100A r0x100B ] := 0x0 {unsigned-long-int literal}
                      00127 ;       .line   32; "../../libsdcc_mc35/_divulong.c"    unsigned long result = 0;
000F   2B00           00128         CLRR    r0x1008
0010   2B00           00129         CLRR    r0x1009
0011   2B00           00130         CLRR    r0x100A
0012   2B00           00131         CLRR    r0x100B
                      00132 ;;[ICODE] ../../libsdcc_mc35/_divulong.c:33:    iTemp3 [k8 lr6:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_mask_1_2}[r0x100C r0x100D r0x100E r0x100F ] := 0x1 {unsigned-long-int literal}
                      00133 ;       .line   33; "../../libsdcc_mc35/_divulong.c"    unsigned long mask = 0x01;
0013   2D01           00134         MOVAI   0x01
0014   1F00           00135         MOVRA   r0x100C
0015   2B00           00136         CLRR    r0x100D
0016   2B00           00137         CLRR    r0x100E
0017   2B00           00138         CLRR    r0x100F
                      00139 ;;[ICODE] ../../libsdcc_mc35/_divulong.c:36:    if iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] != 0 goto _whilecontinue_0($3)
                      00140 ;       .line   36; "../../libsdcc_mc35/_divulong.c"    if (!b) return (unsigned long)-1;
0018   1E00           00141         MOVAR   r0x1007
0019   1800           00142         ORAR    r0x1006
001A   1800           00143         ORAR    r0x1005
001B   1800           00144         ORAR    r0x1004
001C   5886           00145         JBSET   PFLAG,0
001D   8000           00146         GOTO    _00107_DS_
                      00147 ;;[ICODE] ../../libsdcc_mc35/_divulong.c:36:    ret 0xffffffff {unsigned-long-int literal}
001E   2DFF           00148         MOVAI   0xff
001F   1F00           00149         MOVRA   STK02
0020   2DFF           00150         MOVAI   0xff
0021   1F00           00151         MOVRA   STK01
0022   2DFF           00152         MOVAI   0xff
0023   1F00           00153         MOVRA   STK00
0024   2DFF           00154         MOVAI   0xff
0025   8000           00155         GOTO    _00115_DS_
                      00156 ;;[ICODE] ../../libsdcc_mc35/_divulong.c:40:  _whilecontinue_0($3) :
                      00157 ;;[ICODE] ../../libsdcc_mc35/_divulong.c:40:    iTemp4 [k10 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} = iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] & 0x80000000 {unsigned-long-int literal}
0026                  00158 _00107_DS_
                      00159 ;       .line   40; "../../libsdcc_mc35/_divulong.c"    while (!(b & (1UL << (8*sizeof(unsigned long)-1)))) {
0026   5700           00160         JBCLR   r0x1004,7
0027   8000           00161         GOTO    _00112_DS_
                      00162 ;;[ICODE] ../../libsdcc_mc35/_divulong.c:40:    if iTemp4 [k10 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} != 0 goto _whilecontinue_1($8)
                      00163 ;;[ICODE] ../../libsdcc_mc35/_divulong.c:41:    iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] = iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] << 0x1 {const-unsigned-char literal}
                      00164 ;       .line   41; "../../libsdcc_mc35/_divulong.c"    b <<= 1;
0028   4286           00165         BCLR    PFLAG,2
0029   0B00           00166         RLR     r0x1007
002A   0B00           00167         RLR     r0x1006
002B   0B00           00168         RLR     r0x1005
002C   0B00           00169         RLR     r0x1004
                      00170 ;;[ICODE] ../../libsdcc_mc35/_divulong.c:42:    iTemp3 [k8 lr6:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_mask_1_2}[r0x100C r0x100D r0x100E r0x100F ] = iTemp3 [k8 lr6:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_mask_1_2}[r0x100C r0x100D r0x100E r0x100F ] << 0x1 {const-unsigned-char literal}
                      00171 ;       .line   42; "../../libsdcc_mc35/_divulong.c"    mask <<= 1;
002D   4286           00172         BCLR    PFLAG,2
002E   0B00           00173         RLR     r0x100C
002F   0B00           00174         RLR     r0x100D
0030   0B00           00175         RLR     r0x100E
0031   0B00           00176         RLR     r0x100F
                      00177 ;;[ICODE] ../../libsdcc_mc35/_divulong.c:42:     goto _whilecontinue_0($3)
0032   8000           00178         GOTO    _00107_DS_
                      00179 ;;[ICODE] ../../libsdcc_mc35/_divulong.c:47:  _whilecontinue_1($8) :
                      00180 ;;[ICODE] ../../libsdcc_mc35/_divulong.c:47:    if iTemp3 [k8 lr6:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_mask_1_2}[r0x100C r0x100D r0x100E r0x100F ] == 0 goto _whilebreak_1($10)
0033                  00181 _00112_DS_
                      00182 ;       .line   47; "../../libsdcc_mc35/_divulong.c"    while (mask) {
0033   1E00           00183         MOVAR   r0x100C
0034   1800           00184         ORAR    r0x100D
0035   1800           00185         ORAR    r0x100E
0036   1800           00186         ORAR    r0x100F
0037   5086           00187         JBCLR   PFLAG,0
0038   8000           00188         GOTO    _00114_DS_
                      00189 ;;[ICODE] ../../libsdcc_mc35/_divulong.c:48:    iTemp7 [k13 lr21:22 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp0 [k2 lr3:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_a_1_1}[r0x1000 r0x1001 r0x1002 r0x1003 ] < iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ]
                      00190 ;       .line   48; "../../libsdcc_mc35/_divulong.c"    if (a >= b) {
0039   1E00           00191         MOVAR   r0x1004
003A   2C00           00192         XCH     r0x1000
003B   2300           00193         ASUBRA  r0x1000
003C   2C00           00194         XCH     r0x1000
003D   5886           00195         JBSET   PFLAG,0
003E   8000           00196         GOTO    _00129_DS_
003F   1E00           00197         MOVAR   r0x1005
0040   2C00           00198         XCH     r0x1001
0041   2300           00199         ASUBRA  r0x1001
0042   2C00           00200         XCH     r0x1001
0043   5886           00201         JBSET   PFLAG,0
0044   8000           00202         GOTO    _00129_DS_
0045   1E00           00203         MOVAR   r0x1006
0046   2C00           00204         XCH     r0x1002
0047   2300           00205         ASUBRA  r0x1002
0048   2C00           00206         XCH     r0x1002
0049   5886           00207         JBSET   PFLAG,0
004A   8000           00208         GOTO    _00129_DS_
004B   1E00           00209         MOVAR   r0x1007
004C   2C00           00210         XCH     r0x1003
004D   2300           00211         ASUBRA  r0x1003
004E   2C00           00212         XCH     r0x1003
004F                  00213 _00129_DS_
004F   5A86           00214         JBSET   PFLAG,2
0050   8000           00215         GOTO    _00111_DS_
                      00216 ;;genSkipc:3223: created from rifx:00DD608C
                      00217 ;;[ICODE] ../../libsdcc_mc35/_divulong.c:48:    if iTemp7 [k13 lr21:22 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} != 0 goto _iffalse_1($7)
                      00218 ;;[ICODE] ../../libsdcc_mc35/_divulong.c:49:    iTemp2 [k6 lr5:34 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_result_1_2}[r0x1008 r0x1009 r0x100A r0x100B ] = iTemp2 [k6 lr5:34 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_result_1_2}[r0x1008 r0x1009 r0x100A r0x100B ] + iTemp3 [k8 lr6:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_mask_1_2}[r0x100C r0x100D r0x100E r0x100F ]
                      00219 ;       .line   49; "../../libsdcc_mc35/_divulong.c"    result += mask;
0051   1E00           00220         MOVAR   r0x100C
0052   1300           00221         ADDRA   r0x1008
0053   1E00           00222         MOVAR   r0x100D
0054   5286           00223         JBCLR   PFLAG,2
0055   1500           00224         JZAR    r0x100D
0056   1300           00225         ADDRA   r0x1009
0057   1E00           00226         MOVAR   r0x100E
0058   5286           00227         JBCLR   PFLAG,2
0059   1500           00228         JZAR    r0x100E
005A   1300           00229         ADDRA   r0x100A
005B   1E00           00230         MOVAR   r0x100F
005C   5286           00231         JBCLR   PFLAG,2
005D   1500           00232         JZAR    r0x100F
005E   1300           00233         ADDRA   r0x100B
                      00234 ;;[ICODE] ../../libsdcc_mc35/_divulong.c:50:    iTemp0 [k2 lr3:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_a_1_1}[r0x1000 r0x1001 r0x1002 r0x1003 ] = iTemp0 [k2 lr3:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_a_1_1}[r0x1000 r0x1001 r0x1002 r0x1003 ] - iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ]
                      00235 ;       .line   50; "../../libsdcc_mc35/_divulong.c"    a -= b;
005F   1E00           00236         MOVAR   r0x1007
0060   2C00           00237         XCH     r0x1003
0061   2200           00238         ASUBAR  r0x1003
0062   2C00           00239         XCH     r0x1003
0063   1E00           00240         MOVAR   r0x1006
0064   2C00           00241         XCH     r0x1002
0065   5A86           00242         JBSET   PFLAG,2
0066   1600           00243         JZR     r0x1002
0067   2200           00244         ASUBAR  r0x1002
0068   2C00           00245         XCH     r0x1002
0069   1E00           00246         MOVAR   r0x1005
006A   2C00           00247         XCH     r0x1001
006B   5A86           00248         JBSET   PFLAG,2
006C   1600           00249         JZR     r0x1001
006D   2200           00250         ASUBAR  r0x1001
006E   2C00           00251         XCH     r0x1001
006F   1E00           00252         MOVAR   r0x1004
0070   2C00           00253         XCH     r0x1000
0071   5A86           00254         JBSET   PFLAG,2
0072   1600           00255         JZR     r0x1000
0073   2200           00256         ASUBAR  r0x1000
0074   2C00           00257         XCH     r0x1000
                      00258 ;;[ICODE] ../../libsdcc_mc35/_divulong.c:50:  _iffalse_1($7) :
                      00259 ;;[ICODE] ../../libsdcc_mc35/_divulong.c:52:    iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] = iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] >> 0x1 {const-unsigned-char literal}
                      00260 ;;shiftRight_Left2ResultLit:5270: shCount=1, size=4, sign=0, same=1, offr=0
0075                  00261 _00111_DS_
                      00262 ;       .line   52; "../../libsdcc_mc35/_divulong.c"    b >>= 1;
0075   4286           00263         BCLR    PFLAG,2
0076   0900           00264         RRR     r0x1004
0077   0900           00265         RRR     r0x1005
0078   0900           00266         RRR     r0x1006
0079   0900           00267         RRR     r0x1007
                      00268 ;;[ICODE] ../../libsdcc_mc35/_divulong.c:53:    iTemp3 [k8 lr6:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_mask_1_2}[r0x100C r0x100D r0x100E r0x100F ] = iTemp3 [k8 lr6:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_mask_1_2}[r0x100C r0x100D r0x100E r0x100F ] >> 0x1 {const-unsigned-char literal}
                      00269 ;;shiftRight_Left2ResultLit:5270: shCount=1, size=4, sign=0, same=1, offr=0
                      00270 ;       .line   53; "../../libsdcc_mc35/_divulong.c"    mask >>= 1;
007A   4286           00271         BCLR    PFLAG,2
007B   0900           00272         RRR     r0x100F
007C   0900           00273         RRR     r0x100E
007D   0900           00274         RRR     r0x100D
007E   0900           00275         RRR     r0x100C
                      00276 ;;[ICODE] ../../libsdcc_mc35/_divulong.c:53:     goto _whilecontinue_1($8)
007F   8000           00277         GOTO    _00112_DS_
                      00278 ;;[ICODE] ../../libsdcc_mc35/_divulong.c:53:  _whilebreak_1($10) :
                      00279 ;;[ICODE] ../../libsdcc_mc35/_divulong.c:56:    ret iTemp2 [k6 lr5:34 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_result_1_2}[r0x1008 r0x1009 r0x100A r0x100B ]
0080                  00280 _00114_DS_
                      00281 ;       .line   56; "../../libsdcc_mc35/_divulong.c"    return result;
0080   1E00           00282         MOVAR   r0x1008
0081   1F00           00283         MOVRA   STK02
0082   1E00           00284         MOVAR   r0x1009
0083   1F00           00285         MOVRA   STK01
0084   1E00           00286         MOVAR   r0x100A
0085   1F00           00287         MOVRA   STK00
0086   1E00           00288         MOVAR   r0x100B
                      00289 ;;[ICODE] ../../libsdcc_mc35/_divulong.c:56:  _return($11) :
                      00290 ;;[ICODE] ../../libsdcc_mc35/_divulong.c:56:    eproc __divulong [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int function ( unsigned-long-int fixed, unsigned-long-int fixed) fixed}
0087                  00291 _00115_DS_
0087   0E00           00292         RETURN  
                      00293 ; exit point of __divulong
                      00294 
                      00295 
                      00296 ;       code size estimation:
                      00297 ;         136+    0 =   136 instructions (  272 byte)
                      00298 
                      00299         end
gpasm-2.0.0_beta2 (Nov  6 2017)_divulong.asm      2017-12-20  12:04:40         PAGE  2


SYMBOL TABLE
  LABEL                             VALUE

ADCHS0                            00000000
ADCHS1                            00000001
ADCHS2                            00000002
ADCKS0                            00000004
ADCKS1                            00000006
ADCR                              000000B1
ADEOC                             00000005
ADIE                              00000007
ADIF                              00000007
ADON                              00000007
ADR0                              00000000
ADR1                              00000001
ADR10                             00000006
ADR11                             00000007
ADR2                              00000002
ADR3                              00000003
ADR4                              00000000
ADR5                              00000001
ADR6                              00000002
ADR7                              00000003
ADR8                              00000004
ADR9                              00000005
ADRH                              000000B2
ADRL                              000000B3
ADST                              00000006
ANSEL                             000000AE
BUZ0OE                            00000001
BUZ1OE                            00000001
C                                 00000002
CLKS                              00000002
CPUM0                             00000003
CPUM1                             00000004
DC                                00000001
FSR0                              00000083
FSR00                             00000000
FSR01                             00000001
FSR02                             00000002
FSR03                             00000003
FSR04                             00000004
FSR05                             00000005
FSR06                             00000006
FSR07                             00000007
FSR1                              00000084
FSR10                             00000000
FSR11                             00000001
FSR12                             00000002
FSR13                             00000003
FSR14                             00000004
FSR15                             00000005
FSR16                             00000006
FSR17                             00000007
GCHS                              00000004
GIE                               00000007
HIBYTE                            00000082
HIBYTE0                           00000000
HIBYTE1                           00000001
HIBYTE2                           00000002
HIBYTE3                           00000003
HIBYTE4                           00000004
HIBYTE5                           00000005
HIBYTE6                           00000006
HIBYTE7                           00000007
HOFF                              00000001
INDF                              000000E7
INDF0                             00000000
INDF1                             00000001
INDF2                             00000002
INDF3                             00000003
INDF4                             00000004
INDF5                             00000005
INDF6                             00000006
INDF7                             00000007
INT0IE                            00000000
INT0IF                            00000000
INT1IE                            00000001
INT1IF                            00000001
INTE                              000000C9
INTF                              000000C8
IOP0                              000000D0
IOP4                              000000D4
IOP5                              000000D5
LVD24                             00000004
LVD36                             00000005
MINT00                            00000003
MINT01                            00000004
NPD                               00000006
NT0                               00000007
OEP0                              000000B8
OEP4                              000000C4
OEP5                              000000C5
OSCM                              000000CA
P00D                              00000000
P00OE                             00000000
P00PU                             00000000
P01D                              00000001
P01OE                             00000001
P01PU                             00000001
P02D                              00000002
P02OE                             00000002
P02PU                             00000002
P03D                              00000003
P03OE                             00000003
P03PU                             00000003
P04D                              00000004
P40ANS                            00000000
P40D                              00000000
P40OE                             00000000
P40PU                             00000000
P41ANS                            00000001
P41D                              00000001
P41OE                             00000001
P41PU                             00000001
P42ANS                            00000002
P42D                              00000002
P42OE                             00000002
P42PU                             00000002
P43ANS                            00000003
P43D                              00000003
P43OE                             00000003
P43PU                             00000003
P44ANS                            00000004
P44D                              00000004
P44OE                             00000004
P44PU                             00000004
P53D                              00000003
P53OE                             00000003
P53PU                             00000003
P54D                              00000004
P54OE                             00000004
P54PU                             00000004
PC0                               00000000
PC1                               00000001
PC2                               00000002
PC3                               00000003
PC4                               00000004
PC5                               00000005
PC6                               00000006
PC7                               00000007
PC8                               00000000
PC9                               00000001
PCH                               000000CF
PCL                               000000CE
PEDGE                             000000BF
PFLAG                             00000086
PUP0                              000000E0
PUP4                              000000E4
PUP5                              000000E5
PWM0OE                            00000000
PWM1OE                            00000000
STK00                             00000000
STK01                             00000000
STK02                             00000000
STK03                             00000000
STK04                             00000000
STK05                             00000000
STK06                             00000000
STK0H                             000000FF
STK0L                             000000FE
STK1H                             000000FD
STK1L                             000000FC
STK2H                             000000FB
STK2L                             000000FA
STK3H                             000000F9
STK3L                             000000F8
STKP                              000000DF
STKP0                             00000000
STKP1                             00000001
STKP2                             00000002
T0ALOAD                           00000002
T0C                               000000DB
T0C0                              00000000
T0C1                              00000001
T0C2                              00000002
T0C3                              00000003
T0C4                              00000004
T0C5                              00000005
T0C6                              00000006
T0C7                              00000007
T0CR                              000000DA
T0D                               000000CD
T0D0                              00000000
T0D1                              00000001
T0D2                              00000002
T0D3                              00000003
T0D4                              00000004
T0D5                              00000005
T0D6                              00000006
T0D7                              00000007
T0GE                              00000001
T0IE                              00000005
T0IF                              00000005
T0PR0                             00000004
T0PR1                             00000005
T0PR2                             00000006
T0PTS                             00000003
T0PTSX                            00000002
T1ALOAD                           00000002
T1C                               000000DD
T1C0                              00000000
T1C1                              00000001
T1C2                              00000002
T1C3                              00000003
T1C4                              00000004
T1C5                              00000005
T1C6                              00000006
T1C7                              00000007
T1CR                              000000DC
T1D                               000000DE
T1D0                              00000000
T1D1                              00000001
T1D2                              00000002
T1D3                              00000003
T1D4                              00000004
T1D5                              00000005
T1D6                              00000006
T1D7                              00000007
T1IE                              00000006
T1IF                              00000006
T1PR0                             00000004
T1PR1                             00000005
T1PR2                             00000006
T1PTS                             00000003
T1PTSX                            00000003
TC0EN                             00000007
TC1EN                             00000007
TXCR                              000000D8
VREF                              000000AF
VREFS                             00000007
VRS0                              00000000
VRS1                              00000001
WDTR                              000000CC
WDTR0                             00000000
WDTR1                             00000001
WDTR2                             00000002
WDTR3                             00000003
WDTR4                             00000004
WDTR5                             00000005
WDTR6                             00000006
WDTR7                             00000007
Z                                 00000000
_00107_DS_                        00000026
_00111_DS_                        00000075
_00112_DS_                        00000033
_00114_DS_                        00000080
_00115_DS_                        00000087
_00129_DS_                        0000004F
_CONFIG0                          00008000
_CONFIG1                          00008001
__32P7030                         00000001
__divulong                        00000000
r0x1000                           00000003
r0x1001                           00000002
r0x1002                           00000001
r0x1003                           00000000
r0x1004                           00000007
r0x1005                           00000006
r0x1006                           00000005
r0x1007                           00000004
r0x1008                           00000008
r0x1009                           00000009
r0x100A                           0000000A
r0x100B                           0000000B
r0x100C                           0000000C
r0x100D                           0000000D
r0x100E                           0000000E
r0x100F                           0000000F

Errors   :     0
Warnings :     0 reported,     0 suppressed
Messages :     0 reported,     0 suppressed

