****************************************
Report : timing
        -path_type full_clock_expanded
        -delay_type max
        -max_paths 10000
        -slack_lesser_than 0.0000
        -report_by design
        -input_pins
        -nets
        -transition_time
        -capacitance
        -crosstalk_delta
        -derate
Design : fifo1_sram
Version: P-2019.03-SP1-VAL
Date   : Thu Jun  4 13:07:24 2020
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

  Startpoint: wdata_in[1] (input port clocked by wclk2x)
  Endpoint: wdata_reg_1_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          0.2523      0.2523
  input external delay                                                                                 0.1000      0.3523

  wdata_in[1] (in)                                                    13.2448      1.0000              6.5614      6.9137 f
  wdata_in[1] (net)                                 1     94.9409
  ZBUF_inst_2095/A (DELLN1X2_LVT)                                     13.2431      1.0000    --        0.1148      7.0285 f
  ZBUF_inst_2095/Y (DELLN1X2_LVT)                                      0.0425      1.0000              2.4461      9.4746 f
  ZBUF_88 (net)                                     1      3.6191
  ZBUF_inst_2118/A (NBUFFX32_LVT)                                      0.0425      1.0000    --        0.0000      9.4746 f
  ZBUF_inst_2118/Y (NBUFFX32_LVT)                                      0.0479      1.0000              0.0832      9.5578 f
  ZBUF_90 (net)                                     1     41.6993
  wdata_reg_1_/D (SDFFARX1_HVT)                                        0.0581      1.0000    --        0.0166      9.5743 f
  data arrival time                                                                                                9.5743

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    196.6546
  wdata_reg_1_/CLK (SDFFARX1_HVT)                                      0.3840      1.0000              0.2471      3.2471 r

  clock reconvergence pessimism                                                                        0.0000      3.2471
  clock uncertainty                                                                                   -0.0600      3.1871
  library setup time                                                               1.0000             -0.2945      2.8926
  data required time                                                                                               2.8926
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               2.8926
  data arrival time                                                                                               -9.5743
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -6.6817



  Startpoint: wdata_in[3] (input port clocked by wclk2x)
  Endpoint: wdata_reg_3_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          0.2523      0.2523
  input external delay                                                                                 0.1000      0.3523

  wdata_in[3] (in)                                                    12.9447      1.0000              6.4148      6.7671 f
  wdata_in[3] (net)                                 1     92.8128
  ZBUF_inst_515/A (DELLN1X2_LVT)                                      12.9449      1.0000    --        0.1084      6.8755 f
  ZBUF_inst_515/Y (DELLN1X2_LVT)                                       0.0836      1.0000              2.4286      9.3041 f
  ZBUF_220 (net)                                    1     13.3186
  ZBUF_inst_514/A (NBUFFX16_LVT)                                       0.0834      1.0000    --        0.0012      9.3053 f
  ZBUF_inst_514/Y (NBUFFX16_LVT)                                       0.0492      1.0000              0.1027      9.4080 f
  ZBUF_219 (net)                                    1     24.7429
  wdata_reg_3_/D (SDFFARX1_HVT)                                        0.0505      1.0000    --        0.0065      9.4145 f
  data arrival time                                                                                                9.4145

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    196.6546
  wdata_reg_3_/CLK (SDFFARX1_HVT)                                      0.3846      1.0000              0.2461      3.2461 r

  clock reconvergence pessimism                                                                        0.0000      3.2461
  clock uncertainty                                                                                   -0.0600      3.1861
  library setup time                                                               1.0000             -0.2907      2.8954
  data required time                                                                                               2.8954
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               2.8954
  data arrival time                                                                                               -9.4145
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -6.5192



  Startpoint: wdata_in[2] (input port clocked by wclk2x)
  Endpoint: wdata_reg_2_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          0.2523      0.2523
  input external delay                                                                                 0.1000      0.3523

  wdata_in[2] (in)                                                    12.5851      1.0000              6.2395      6.5918 f
  wdata_in[2] (net)                                 1     90.2495
  ZBUF_inst_523/A (DELLN1X2_LVT)                                      12.5861      1.0000    --        0.1012      6.6930 f
  ZBUF_inst_523/Y (DELLN1X2_LVT)                                       0.0816      1.0000              2.3701      9.0632 f
  ZBUF_224 (net)                                    1     13.0525
  ZBUF_inst_522/A (NBUFFX16_LVT)                                       0.0816      1.0000    --        0.0013      9.0645 f
  ZBUF_inst_522/Y (NBUFFX16_LVT)                                       0.0495      1.0000              0.1022      9.1667 f
  ZBUF_223 (net)                                    1     25.5210
  wdata_reg_2_/D (SDFFARX1_HVT)                                        0.0510      1.0000    --        0.0069      9.1737 f
  data arrival time                                                                                                9.1737

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    196.6546
  wdata_reg_2_/CLK (SDFFARX1_HVT)                                      0.3846      1.0000              0.2461      3.2461 r

  clock reconvergence pessimism                                                                        0.0000      3.2461
  clock uncertainty                                                                                   -0.0600      3.1861
  library setup time                                                               1.0000             -0.2909      2.8952
  data required time                                                                                               2.8951
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               2.8951
  data arrival time                                                                                               -9.1737
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -6.2785



  Startpoint: wdata_in[0] (input port clocked by wclk2x)
  Endpoint: wdata_reg_0_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          0.2523      0.2523
  input external delay                                                                                 0.1000      0.3523

  wdata_in[0] (in)                                                    12.6274      1.0000              6.2590      6.6112 f
  wdata_in[0] (net)                                 1     90.5489
  ZBUF_inst_334/A (NBUFFX2_LVT)                                       12.6284      1.0000    --        0.1031      6.7143 f
  ZBUF_inst_334/Y (NBUFFX2_LVT)                                        1.5264      1.0000              1.9710      8.6853 f
  ZBUF_61 (net)                                     1      2.1933
  SGI5_516/A (IBUFFX32_LVT)                                            1.5264      1.0000    --        0.0000      8.6854 f
  SGI5_516/Y (IBUFFX32_LVT)                                            0.1231      1.0000              0.4481      9.1334 r
  ZINV_186 (net)                                    1     34.6583
  ZINV_inst_471/A (INVX16_LVT)                                         0.1250      1.0000    --        0.0117      9.1451 r
  ZINV_inst_471/Y (INVX16_LVT)                                         0.0538      1.0000              0.0145      9.1596 f
  ZINV_185 (net)                                    1     13.6383
  wdata_reg_0_/D (SDFFARX1_HVT)                                        0.0539      1.0000    --        0.0014      9.1610 f
  data arrival time                                                                                                9.1610

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    196.6546
  wdata_reg_0_/CLK (SDFFARX1_HVT)                                      0.3846      1.0000              0.2461      3.2461 r

  clock reconvergence pessimism                                                                        0.0000      3.2461
  clock uncertainty                                                                                   -0.0600      3.1861
  library setup time                                                               1.0000             -0.2923      2.8938
  data required time                                                                                               2.8938
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               2.8938
  data arrival time                                                                                               -9.1610
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -6.2672



  Startpoint: wdata_in[14] (input port clocked by wclk2x)
  Endpoint: wdata_reg_14_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          0.2523      0.2523
  input external delay                                                                                 0.1000      0.3523

  wdata_in[14] (in)                                                   11.7255      1.0000              5.8150      6.1672 f
  wdata_in[14] (net)                                1     84.1117
  HFSBUF_27_1/A (DELLN1X2_LVT)                                        11.7264      1.0000    --        0.0919      6.2591 f
  HFSBUF_27_1/Y (DELLN1X2_LVT)                                         0.0402      1.0000              2.1972      8.4563 f
  HFSNET_1 (net)                                    1      2.6333
  ZBUF_inst_510/A (NBUFFX16_LVT)                                       0.0402      1.0000    --        0.0000      8.4563 f
  ZBUF_inst_510/Y (NBUFFX16_LVT)                                       0.0455      1.0000              0.0815      8.5378 f
  ZBUF_215 (net)                                    1     25.8863
  wdata_reg_14_/D (SDFFARX1_HVT)                                       0.0473      1.0000    --        0.0066      8.5444 f
  data arrival time                                                                                                8.5444

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    196.6546
  wdata_reg_14_/CLK (SDFFARX1_HVT)                                     0.3844      1.0000              0.2482      3.2482 r

  clock reconvergence pessimism                                                                        0.0000      3.2482
  clock uncertainty                                                                                   -0.0600      3.1882
  library setup time                                                               1.0000             -0.2893      2.8989
  data required time                                                                                               2.8989
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               2.8989
  data arrival time                                                                                               -8.5444
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -5.6455



  Startpoint: wdata_in[15] (input port clocked by wclk2x)
  Endpoint: wdata_reg_15_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          0.2523      0.2523
  input external delay                                                                                 0.1000      0.3523

  wdata_in[15] (in)                                                   11.6373      1.0000              5.7727      6.1249 f
  wdata_in[15] (net)                                1     83.4834
  HFSBUF_50_0/A (DELLN1X2_LVT)                                        11.6382      1.0000    --        0.0898      6.2147 f
  HFSBUF_50_0/Y (DELLN1X2_LVT)                                         0.0399      1.0000              2.1824      8.3971 f
  HFSNET_0 (net)                                    1      2.4884
  ZBUF_inst_511/A (NBUFFX16_LVT)                                       0.0399      1.0000    --        0.0000      8.3971 f
  ZBUF_inst_511/Y (NBUFFX16_LVT)                                       0.0461      1.0000              0.0817      8.4787 f
  ZBUF_216 (net)                                    1     26.7103
  wdata_reg_15_/D (SDFFARX1_HVT)                                       0.0480      1.0000    --        0.0073      8.4860 f
  data arrival time                                                                                                8.4860

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    196.6546
  wdata_reg_15_/CLK (SDFFARX1_HVT)                                     0.3844      1.0000              0.2482      3.2482 r

  clock reconvergence pessimism                                                                        0.0000      3.2482
  clock uncertainty                                                                                   -0.0600      3.1882
  library setup time                                                               1.0000             -0.2896      2.8986
  data required time                                                                                               2.8986
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               2.8986
  data arrival time                                                                                               -8.4860
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -5.5874



  Startpoint: wdata_in[5] (input port clocked by wclk2x)
  Endpoint: wdata_reg_5_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          0.2523      0.2523
  input external delay                                                                                 0.1000      0.3523

  wdata_in[5] (in)                                                    11.4529      1.0000              5.6856      6.0379 f
  wdata_in[5] (net)                                 1     82.2126
  HFSBUF_109_11/A (DELLN1X2_LVT)                                      11.4535      1.0000    --        0.0817      6.1196 f
  HFSBUF_109_11/Y (DELLN1X2_LVT)                                       0.0419      1.0000              2.1566      8.2762 f
  HFSNET_11 (net)                                   1      3.4624
  ZBUF_inst_504/A (NBUFFX32_LVT)                                       0.0419      1.0000    --        0.0000      8.2763 f
  ZBUF_inst_504/Y (NBUFFX32_LVT)                                       0.0473      1.0000              0.0824      8.3586 f
  ZBUF_209 (net)                                    1     39.0696
  wdata_reg_5_/D (SDFFARX1_HVT)                                        0.0543      1.0000    --        0.0136      8.3722 f
  data arrival time                                                                                                8.3722

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    196.6546
  wdata_reg_5_/CLK (SDFFARX1_HVT)                                      0.3840      1.0000              0.2461      3.2461 r

  clock reconvergence pessimism                                                                        0.0000      3.2461
  clock uncertainty                                                                                   -0.0600      3.1861
  library setup time                                                               1.0000             -0.2927      2.8934
  data required time                                                                                               2.8933
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               2.8933
  data arrival time                                                                                               -8.3722
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -5.4789



  Startpoint: wdata_in[4] (input port clocked by wclk2x)
  Endpoint: wdata_reg_4_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          0.2523      0.2523
  input external delay                                                                                 0.1000      0.3523

  wdata_in[4] (in)                                                    11.2801      1.0000              5.5984      5.9507 f
  wdata_in[4] (net)                                 1     80.9522
  ZBUF_inst_335/A (NBUFFX2_LVT)                                       11.2801      1.0000    --        0.0799      6.0305 f
  ZBUF_inst_335/Y (NBUFFX2_LVT)                                        1.3631      1.0000              1.7632      7.7938 f
  ZBUF_62 (net)                                     1      2.0006
  SGI5_2107/A (IBUFFX32_LVT)                                           1.3631      1.0000    --        0.0000      7.7938 f
  SGI5_2107/Y (IBUFFX32_LVT)                                           0.1053      1.0000              0.4184      8.2122 r
  ZINV_188 (net)                                    1     32.2376
  ZINV_inst_474/A (INVX32_LVT)                                         0.1053      1.0000    --        0.0047      8.2169 r
  ZINV_inst_474/Y (INVX32_LVT)                                         0.0525      1.0000              0.0165      8.2334 f
  ZINV_187 (net)                                    1     31.5004
  wdata_reg_4_/D (SDFFARX1_HVT)                                        0.0557      1.0000    --        0.0099      8.2433 f
  data arrival time                                                                                                8.2433

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    196.6546
  wdata_reg_4_/CLK (SDFFARX1_HVT)                                      0.3856      1.0000              0.2471      3.2471 r

  clock reconvergence pessimism                                                                        0.0000      3.2471
  clock uncertainty                                                                                   -0.0600      3.1871
  library setup time                                                               1.0000             -0.2927      2.8944
  data required time                                                                                               2.8944
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               2.8944
  data arrival time                                                                                               -8.2433
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -5.3489



  Startpoint: wdata_in[12] (input port clocked by wclk2x)
  Endpoint: wdata_reg_12_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          0.2523      0.2523
  input external delay                                                                                 0.1000      0.3523

  wdata_in[12] (in)                                                    9.6156      1.0000              4.7772      5.1295 f
  wdata_in[12] (net)                                1     69.0570
  HFSBUF_27_3/A (DELLN1X2_LVT)                                         9.6164      1.0000    --        0.0601      5.1896 f
  HFSBUF_27_3/Y (DELLN1X2_LVT)                                         0.0393      1.0000              1.8563      7.0459 f
  HFSNET_3 (net)                                    1      2.5392
  ZBUF_inst_507/A (NBUFFX16_LVT)                                       0.0393      1.0000    --        0.0000      7.0459 f
  ZBUF_inst_507/Y (NBUFFX16_LVT)                                       0.0456      1.0000              0.0812      7.1271 f
  ZBUF_212 (net)                                    1     26.0922
  wdata_reg_12_/D (SDFFARX1_HVT)                                       0.0473      1.0000    --        0.0068      7.1338 f
  data arrival time                                                                                                7.1338

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    196.6546
  wdata_reg_12_/CLK (SDFFARX1_HVT)                                     0.3844      1.0000              0.2482      3.2482 r

  clock reconvergence pessimism                                                                        0.0000      3.2482
  clock uncertainty                                                                                   -0.0600      3.1882
  library setup time                                                               1.0000             -0.2893      2.8989
  data required time                                                                                               2.8989
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               2.8989
  data arrival time                                                                                               -7.1338
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -4.2349



  Startpoint: wdata_in[6] (input port clocked by wclk2x)
  Endpoint: wdata_reg_6_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          0.2523      0.2523
  input external delay                                                                                 0.1000      0.3523

  wdata_in[6] (in)                                                     9.3405      1.0000              4.6423      4.9946 f
  wdata_in[6] (net)                                 1     67.1021
  ZBUF_inst_336/A (NBUFFX2_LVT)                                        9.3396      1.0000    --        0.0529      5.0475 f
  ZBUF_inst_336/Y (NBUFFX2_LVT)                                        1.1378      1.0000              1.4731      6.5206 f
  ZBUF_63 (net)                                     1      1.8706
  HFSBUF_79_10/A (NBUFFX8_LVT)                                         1.1378      1.0000    --        0.0000      6.5206 f
  HFSBUF_79_10/Y (NBUFFX8_LVT)                                         0.1893      1.0000              0.3018      6.8224 f
  HFSNET_10 (net)                                   1     10.6176
  ZINV_inst_478/A (INVX16_LVT)                                         0.1893      1.0000    --        0.0001      6.8225 f
  ZINV_inst_478/Y (INVX16_LVT)                                         0.0937      1.0000              0.0696      6.8921 r
  ZINV_190 (net)                                    1     22.4870
  ZINV_inst_477/A (INVX16_LVT)                                         0.0939      1.0000    --        0.0044      6.8965 r
  ZINV_inst_477/Y (INVX16_LVT)                                         0.0559      1.0000              0.0265      6.9230 f
  ZINV_189 (net)                                    1     27.8545
  wdata_reg_6_/D (SDFFARX1_HVT)                                        0.0576      1.0000    --        0.0076      6.9307 f
  data arrival time                                                                                                6.9307

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    196.6546
  wdata_reg_6_/CLK (SDFFARX1_HVT)                                      0.3840      1.0000              0.2461      3.2461 r

  clock reconvergence pessimism                                                                        0.0000      3.2461
  clock uncertainty                                                                                   -0.0600      3.1861
  library setup time                                                               1.0000             -0.2943      2.8918
  data required time                                                                                               2.8918
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               2.8918
  data arrival time                                                                                               -6.9307
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -4.0389



  Startpoint: wdata_in[13] (input port clocked by wclk2x)
  Endpoint: wdata_reg_13_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          0.2523      0.2523
  input external delay                                                                                 0.1000      0.3523

  wdata_in[13] (in)                                                    9.0292      1.0000              4.4875      4.8398 f
  wdata_in[13] (net)                                1     64.8577
  HFSBUF_15_2/A (DELLN1X2_LVT)                                         9.0294      1.0000    --        0.0527      4.8924 f
  HFSBUF_15_2/Y (DELLN1X2_LVT)                                         0.0390      1.0000              1.7613      6.6538 f
  HFSNET_2 (net)                                    1      2.4802
  ZBUF_inst_508/A (NBUFFX16_LVT)                                       0.0390      1.0000    --        0.0000      6.6538 f
  ZBUF_inst_508/Y (NBUFFX16_LVT)                                       0.0460      1.0000              0.0810      6.7348 f
  ZBUF_213 (net)                                    1     26.4357
  wdata_reg_13_/D (SDFFARX1_HVT)                                       0.0478      1.0000    --        0.0072      6.7419 f
  data arrival time                                                                                                6.7419

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    196.6546
  wdata_reg_13_/CLK (SDFFARX1_HVT)                                     0.3844      1.0000              0.2482      3.2482 r

  clock reconvergence pessimism                                                                        0.0000      3.2482
  clock uncertainty                                                                                   -0.0600      3.1882
  library setup time                                                               1.0000             -0.2895      2.8987
  data required time                                                                                               2.8987
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               2.8987
  data arrival time                                                                                               -6.7419
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.8433



  Startpoint: wdata_in[8] (input port clocked by wclk2x)
  Endpoint: wdata_reg_8_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          0.2523      0.2523
  input external delay                                                                                 0.1000      0.3523

  wdata_in[8] (in)                                                     8.3160      1.0000              4.1374      4.4896 f
  wdata_in[8] (net)                                 1     59.7842
  HFSBUF_58_7/A (NBUFFX2_LVT)                                          8.3166      1.0000    --        0.0416      4.5312 f
  HFSBUF_58_7/Y (NBUFFX2_LVT)                                          1.0193      1.0000              1.3191      5.8503 f
  HFSNET_7 (net)                                    1      1.7439
  ZBUF_inst_513/A (NBUFFX8_LVT)                                        1.0193      1.0000    --        0.0000      5.8503 f
  ZBUF_inst_513/Y (NBUFFX8_LVT)                                        0.1937      1.0000              0.3140      6.1643 f
  ZBUF_218 (net)                                    1     23.5020
  wdata_reg_8_/D (SDFFARX1_HVT)                                        0.1946      1.0000    --        0.0052      6.1696 f
  data arrival time                                                                                                6.1696

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    196.6546
  wdata_reg_8_/CLK (SDFFARX1_HVT)                                      0.3840      1.0000              0.2461      3.2461 r

  clock reconvergence pessimism                                                                        0.0000      3.2461
  clock uncertainty                                                                                   -0.0600      3.1861
  library setup time                                                               1.0000             -0.3523      2.8338
  data required time                                                                                               2.8338
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               2.8338
  data arrival time                                                                                               -6.1696
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.3358



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rempty_reg (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0603      1.0000    --        0.0157      6.3360 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0460      1.0000              0.0877      6.4237 r
  HFSNET_106 (net)                                 22     37.3212
  rptr_empty/rempty_reg/SETB (SDFFASX1_LVT)                            0.0461      1.0000    --        0.0006      6.4243 r
  data arrival time                                                                                                6.4243

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8501411/A (INVX32_RVT)                                       0.0621      1.0000              0.0007      3.0837 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0870      1.0000              0.0776      3.1613 r
  ctsbuf_net_311 (net)                             39    134.6755
  rptr_empty/rempty_reg/CLK (SDFFASX1_LVT)                             0.0888      1.0000              0.0131      3.1744 r

  clock reconvergence pessimism                                                                        0.0000      3.1744
  clock uncertainty                                                                                   -0.0600      3.1144
  library setup time                                                               1.0000              0.0658      3.1802
  data required time                                                                                               3.1802
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.1802
  data arrival time                                                                                               -6.4243
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2441



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_8_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0602      1.0000    --        0.0157      6.3360 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0540      1.0000              0.0898      6.4258 r
  HFSNET_107 (net)                                 30     47.7480
  sync_w2r/rq2_wptr_reg_8_/SETB (DFFASX1_RVT)                          0.0551      1.0000    --        0.0073      6.4332 r
  data arrival time                                                                                                6.4332

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8491410/A (INVX16_LVT)                                       0.0730      1.0000              0.0138      3.0967 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0774      1.0000              0.0715      3.1683 r
  ctsbuf_net_210 (net)                             29     77.1217
  sync_w2r/rq2_wptr_reg_8_/CLK (DFFASX1_RVT)                           0.0791      1.0000              0.0093      3.1776 r

  clock reconvergence pessimism                                                                        0.0000      3.1776
  clock uncertainty                                                                                   -0.0600      3.1176
  library setup time                                                               1.0000              0.0804      3.1979
  data required time                                                                                               3.1979
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.1979
  data arrival time                                                                                               -6.4332
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2353



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_8_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0602      1.0000    --        0.0157      6.3360 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0540      1.0000              0.0898      6.4258 r
  HFSNET_107 (net)                                 30     47.7480
  rptr_empty/rbin_reg_8_/SETB (SDFFASX1_HVT)                           0.0552      1.0000    --        0.0080      6.4338 r
  data arrival time                                                                                                6.4338

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8491410/A (INVX16_LVT)                                       0.0730      1.0000              0.0138      3.0967 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0774      1.0000              0.0715      3.1683 r
  ctsbuf_net_210 (net)                             29     77.1217
  rptr_empty/rbin_reg_8_/CLK (SDFFASX1_HVT)                            0.0788      1.0000              0.0081      3.1764 r

  clock reconvergence pessimism                                                                        0.0000      3.1764
  clock uncertainty                                                                                   -0.0600      3.1164
  library setup time                                                               1.0000              0.1015      3.2179
  data required time                                                                                               3.2179
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.2179
  data arrival time                                                                                               -6.4338
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2159



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_5_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0602      1.0000    --        0.0157      6.3360 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0540      1.0000              0.0898      6.4258 r
  HFSNET_107 (net)                                 30     47.7480
  rptr_empty/rbin_reg_5_/SETB (SDFFASX1_HVT)                           0.0548      1.0000    --        0.0038      6.4297 r
  data arrival time                                                                                                6.4297

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8501411/A (INVX32_RVT)                                       0.0621      1.0000              0.0007      3.0837 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0870      1.0000              0.0776      3.1613 r
  ctsbuf_net_311 (net)                             39    134.6755
  rptr_empty/rbin_reg_5_/CLK (SDFFASX1_HVT)                            0.0889      1.0000              0.0131      3.1744 r

  clock reconvergence pessimism                                                                        0.0000      3.1744
  clock uncertainty                                                                                   -0.0600      3.1144
  library setup time                                                               1.0000              0.1084      3.2228
  data required time                                                                                               3.2228
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.2228
  data arrival time                                                                                               -6.4297
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2069



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_2_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0603      1.0000    --        0.0157      6.3360 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0460      1.0000              0.0877      6.4237 r
  HFSNET_106 (net)                                 22     37.3212
  rptr_empty/rbin_reg_2_/SETB (SDFFASX1_HVT)                           0.0462      1.0000    --        0.0013      6.4251 r
  data arrival time                                                                                                6.4251

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8501411/A (INVX32_RVT)                                       0.0621      1.0000              0.0007      3.0837 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0870      1.0000              0.0776      3.1613 r
  ctsbuf_net_311 (net)                             39    134.6755
  rptr_empty/rbin_reg_2_/CLK (SDFFASX1_HVT)                            0.0890      1.0000              0.0127      3.1740 r

  clock reconvergence pessimism                                                                        0.0000      3.1740
  clock uncertainty                                                                                   -0.0600      3.1140
  library setup time                                                               1.0000              0.1107      3.2247
  data required time                                                                                               3.2247
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.2247
  data arrival time                                                                                               -6.4251
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2003



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_3_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0603      1.0000    --        0.0157      6.3360 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0460      1.0000              0.0877      6.4237 r
  HFSNET_106 (net)                                 22     37.3212
  rptr_empty/rbin_reg_3_/SETB (SDFFASX1_HVT)                           0.0460      1.0000    --        0.0010      6.4247 r
  data arrival time                                                                                                6.4247

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8501411/A (INVX32_RVT)                                       0.0621      1.0000              0.0007      3.0837 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0870      1.0000              0.0776      3.1613 r
  ctsbuf_net_311 (net)                             39    134.6755
  rptr_empty/rbin_reg_3_/CLK (SDFFASX1_HVT)                            0.0893      1.0000              0.0122      3.1735 r

  clock reconvergence pessimism                                                                        0.0000      3.1735
  clock uncertainty                                                                                   -0.0600      3.1135
  library setup time                                                               1.0000              0.1109      3.2244
  data required time                                                                                               3.2244
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.2244
  data arrival time                                                                                               -6.4247
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2003



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_4_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0603      1.0000    --        0.0157      6.3360 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0460      1.0000              0.0877      6.4237 r
  HFSNET_106 (net)                                 22     37.3212
  rptr_empty/rbin_reg_4_/SETB (SDFFASX1_HVT)                           0.0461      1.0000    --        0.0006      6.4243 r
  data arrival time                                                                                                6.4243

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8501411/A (INVX32_RVT)                                       0.0621      1.0000              0.0007      3.0837 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0870      1.0000              0.0776      3.1613 r
  ctsbuf_net_311 (net)                             39    134.6755
  rptr_empty/rbin_reg_4_/CLK (SDFFASX1_HVT)                            0.0888      1.0000              0.0131      3.1744 r

  clock reconvergence pessimism                                                                        0.0000      3.1744
  clock uncertainty                                                                                   -0.0600      3.1144
  library setup time                                                               1.0000              0.1105      3.2250
  data required time                                                                                               3.2250
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.2250
  data arrival time                                                                                               -6.4243
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.1993



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_9_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0602      1.0000    --        0.0157      6.3360 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0540      1.0000              0.0898      6.4258 r
  HFSNET_107 (net)                                 30     47.7480
  rptr_empty/rbin_reg_9_/SETB (SDFFASX2_HVT)                           0.0553      1.0000    --        0.0080      6.4338 r
  data arrival time                                                                                                6.4338

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8491410/A (INVX16_LVT)                                       0.0730      1.0000              0.0138      3.0967 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0774      1.0000              0.0715      3.1683 r
  ctsbuf_net_210 (net)                             29     77.1217
  rptr_empty/rbin_reg_9_/CLK (SDFFASX2_HVT)                            0.0788      1.0000              0.0081      3.1764 r

  clock reconvergence pessimism                                                                        0.0000      3.1764
  clock uncertainty                                                                                   -0.0600      3.1164
  library setup time                                                               1.0000              0.1259      3.2423
  data required time                                                                                               3.2423
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.2423
  data arrival time                                                                                               -6.4338
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.1915



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_7_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0602      1.0000    --        0.0157      6.3360 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0540      1.0000              0.0898      6.4258 r
  HFSNET_107 (net)                                 30     47.7480
  sync_w2r/rq2_wptr_reg_7_/SETB (DFFASX2_HVT)                          0.0550      1.0000    --        0.0053      6.4312 r
  data arrival time                                                                                                6.4312

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8491410/A (INVX16_LVT)                                       0.0730      1.0000              0.0138      3.0967 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0774      1.0000              0.0715      3.1683 r
  ctsbuf_net_210 (net)                             29     77.1217
  sync_w2r/rq2_wptr_reg_7_/CLK (DFFASX2_HVT)                           0.0792      1.0000              0.0093      3.1776 r

  clock reconvergence pessimism                                                                        0.0000      3.1776
  clock uncertainty                                                                                   -0.0600      3.1176
  library setup time                                                               1.0000              0.1301      3.2477
  data required time                                                                                               3.2476
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.2476
  data arrival time                                                                                               -6.4312
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.1835



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_9_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0602      1.0000    --        0.0157      6.3360 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0540      1.0000              0.0898      6.4258 r
  HFSNET_107 (net)                                 30     47.7480
  sync_w2r/rq2_wptr_reg_9_/RSTB (DFFARX1_LVT)                          0.0554      1.0000    --        0.0073      6.4332 r
  data arrival time                                                                                                6.4332

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8491410/A (INVX16_LVT)                                       0.0730      1.0000              0.0138      3.0967 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0774      1.0000              0.0715      3.1683 r
  ctsbuf_net_210 (net)                             29     77.1217
  sync_w2r/rq2_wptr_reg_9_/CLK (DFFARX1_LVT)                           0.0790      1.0000              0.0088      3.1771 r

  clock reconvergence pessimism                                                                        0.0000      3.1771
  clock uncertainty                                                                                   -0.0600      3.1171
  library setup time                                                               1.0000              0.1534      3.2704
  data required time                                                                                               3.2704
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.2704
  data arrival time                                                                                               -6.4332
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.1627



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_11_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0602      1.0000    --        0.0157      6.3360 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0540      1.0000              0.0898      6.4258 r
  HFSNET_107 (net)                                 30     47.7480
  sync_w2r/rq2_wptr_reg_11_/RSTB (DFFARX1_LVT)                         0.0551      1.0000    --        0.0072      6.4330 r
  data arrival time                                                                                                6.4330

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8491410/A (INVX16_LVT)                                       0.0730      1.0000              0.0138      3.0967 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0774      1.0000              0.0715      3.1683 r
  ctsbuf_net_210 (net)                             29     77.1217
  sync_w2r/rq2_wptr_reg_11_/CLK (DFFARX1_LVT)                          0.0792      1.0000              0.0092      3.1774 r

  clock reconvergence pessimism                                                                        0.0000      3.1774
  clock uncertainty                                                                                   -0.0600      3.1174
  library setup time                                                               1.0000              0.1533      3.2708
  data required time                                                                                               3.2707
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.2707
  data arrival time                                                                                               -6.4330
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.1622



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_10_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0602      1.0000    --        0.0157      6.3360 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0540      1.0000              0.0898      6.4258 r
  HFSNET_107 (net)                                 30     47.7480
  sync_w2r/rq2_wptr_reg_10_/RSTB (DFFARX1_LVT)                         0.0550      1.0000    --        0.0067      6.4325 r
  data arrival time                                                                                                6.4325

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8491410/A (INVX16_LVT)                                       0.0730      1.0000              0.0138      3.0967 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0774      1.0000              0.0715      3.1683 r
  ctsbuf_net_210 (net)                             29     77.1217
  sync_w2r/rq2_wptr_reg_10_/CLK (DFFARX1_LVT)                          0.0792      1.0000              0.0092      3.1774 r

  clock reconvergence pessimism                                                                        0.0000      3.1774
  clock uncertainty                                                                                   -0.0600      3.1174
  library setup time                                                               1.0000              0.1534      3.2708
  data required time                                                                                               3.2708
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.2708
  data arrival time                                                                                               -6.4325
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.1617



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_1_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0603      1.0000    --        0.0157      6.3360 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0460      1.0000              0.0877      6.4237 r
  HFSNET_106 (net)                                 22     37.3212
  sync_w2r/rq2_wptr_reg_1_/RSTB (DFFARX1_LVT)                          0.0461      1.0000    --        0.0015      6.4253 r
  data arrival time                                                                                                6.4253

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8501411/A (INVX32_RVT)                                       0.0621      1.0000              0.0007      3.0837 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0870      1.0000              0.0776      3.1613 r
  ctsbuf_net_311 (net)                             39    134.6755
  sync_w2r/rq2_wptr_reg_1_/CLK (DFFARX1_LVT)                           0.0891      1.0000              0.0121      3.1734 r

  clock reconvergence pessimism                                                                        0.0000      3.1734
  clock uncertainty                                                                                   -0.0600      3.1134
  library setup time                                                               1.0000              0.1532      3.2666
  data required time                                                                                               3.2666
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.2666
  data arrival time                                                                                               -6.4253
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.1586



  Startpoint: wdata_in[11] (input port clocked by wclk2x)
  Endpoint: wdata_reg_11_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          0.2523      0.2523
  input external delay                                                                                 0.1000      0.3523

  wdata_in[11] (in)                                                    8.0347      1.0000              3.9969      4.3491 f
  wdata_in[11] (net)                                1     57.7474
  ZBUF_inst_518/A (NBUFFX2_LVT)                                        8.0351      1.0000    --        0.0407      4.3898 f
  ZBUF_inst_518/Y (NBUFFX2_LVT)                                        0.9876      1.0000              1.2748      5.6646 f
  ZBUF_222 (net)                                    1      1.6282
  ZBUF_inst_517/A (NBUFFX8_LVT)                                        0.9876      1.0000    --        0.0000      5.6646 f
  ZBUF_inst_517/Y (NBUFFX8_LVT)                                        0.1959      1.0000              0.3160      5.9806 f
  ZBUF_221 (net)                                    1     27.0511
  wdata_reg_11_/D (SDFFARX1_HVT)                                       0.1965      1.0000    --        0.0078      5.9883 f
  data arrival time                                                                                                5.9883

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    196.6546
  wdata_reg_11_/CLK (SDFFARX1_HVT)                                     0.3844      1.0000              0.2482      3.2482 r

  clock reconvergence pessimism                                                                        0.0000      3.2482
  clock uncertainty                                                                                   -0.0600      3.1882
  library setup time                                                               1.0000             -0.3529      2.8353
  data required time                                                                                               2.8352
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               2.8352
  data arrival time                                                                                               -5.9883
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.1531



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_3_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0603      1.0000    --        0.0157      6.3360 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0460      1.0000              0.0877      6.4237 r
  HFSNET_106 (net)                                 22     37.3212
  sync_w2r/rq2_wptr_reg_3_/RSTB (DFFARX1_RVT)                          0.0460      1.0000    --        0.0023      6.4260 r
  data arrival time                                                                                                6.4260

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8501411/A (INVX32_RVT)                                       0.0621      1.0000              0.0007      3.0837 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0870      1.0000              0.0776      3.1613 r
  ctsbuf_net_311 (net)                             39    134.6755
  sync_w2r/rq2_wptr_reg_3_/CLK (DFFARX1_RVT)                           0.0887      1.0000              0.0101      3.1715 r

  clock reconvergence pessimism                                                                        0.0000      3.1715
  clock uncertainty                                                                                   -0.0600      3.1115
  library setup time                                                               1.0000              0.2278      3.3393
  data required time                                                                                               3.3392
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.3392
  data arrival time                                                                                               -6.4260
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.0867



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_12_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0602      1.0000    --        0.0157      6.3360 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0540      1.0000              0.0898      6.4258 r
  HFSNET_107 (net)                                 30     47.7480
  sync_w2r/rq2_wptr_reg_12_/RSTB (DFFARX1_RVT)                         0.0549      1.0000    --        0.0043      6.4302 r
  data arrival time                                                                                                6.4302

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8501411/A (INVX32_RVT)                                       0.0621      1.0000              0.0007      3.0837 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0870      1.0000              0.0776      3.1613 r
  ctsbuf_net_311 (net)                             39    134.6755
  sync_w2r/rq2_wptr_reg_12_/CLK (DFFARX1_RVT)                          0.0889      1.0000              0.0132      3.1746 r

  clock reconvergence pessimism                                                                        0.0000      3.1746
  clock uncertainty                                                                                   -0.0600      3.1146
  library setup time                                                               1.0000              0.2291      3.3436
  data required time                                                                                               3.3436
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.3436
  data arrival time                                                                                               -6.4302
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.0865



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_2_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0603      1.0000    --        0.0157      6.3360 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0460      1.0000              0.0877      6.4237 r
  HFSNET_106 (net)                                 22     37.3212
  sync_w2r/rq2_wptr_reg_2_/RSTB (DFFARX1_RVT)                          0.0463      1.0000    --        0.0019      6.4256 r
  data arrival time                                                                                                6.4256

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8501411/A (INVX32_RVT)                                       0.0621      1.0000              0.0007      3.0837 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0870      1.0000              0.0776      3.1613 r
  ctsbuf_net_311 (net)                             39    134.6755
  sync_w2r/rq2_wptr_reg_2_/CLK (DFFARX1_RVT)                           0.0890      1.0000              0.0118      3.1731 r

  clock reconvergence pessimism                                                                        0.0000      3.1731
  clock uncertainty                                                                                   -0.0600      3.1131
  library setup time                                                               1.0000              0.2279      3.3411
  data required time                                                                                               3.3410
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.3410
  data arrival time                                                                                               -6.4256
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.0846



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_4_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0603      1.0000    --        0.0157      6.3360 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0460      1.0000              0.0877      6.4237 r
  HFSNET_106 (net)                                 22     37.3212
  sync_w2r/rq2_wptr_reg_4_/RSTB (DFFARX1_RVT)                          0.0462      1.0000    --        0.0012      6.4249 r
  data arrival time                                                                                                6.4249

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8501411/A (INVX32_RVT)                                       0.0621      1.0000              0.0007      3.0837 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0870      1.0000              0.0776      3.1613 r
  ctsbuf_net_311 (net)                             39    134.6755
  sync_w2r/rq2_wptr_reg_4_/CLK (DFFARX1_RVT)                           0.0891      1.0000              0.0126      3.1739 r

  clock reconvergence pessimism                                                                        0.0000      3.1739
  clock uncertainty                                                                                   -0.0600      3.1139
  library setup time                                                               1.0000              0.2280      3.3419
  data required time                                                                                               3.3419
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.3419
  data arrival time                                                                                               -6.4249
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.0830



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_0_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0603      1.0000    --        0.0157      6.3360 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0460      1.0000              0.0877      6.4237 r
  HFSNET_106 (net)                                 22     37.3212
  sync_w2r/rq2_wptr_reg_0_/RSTB (DFFARX1_RVT)                          0.0461      1.0000    --        0.0006      6.4243 r
  data arrival time                                                                                                6.4243

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8501411/A (INVX32_RVT)                                       0.0621      1.0000              0.0007      3.0837 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0870      1.0000              0.0776      3.1613 r
  ctsbuf_net_311 (net)                             39    134.6755
  sync_w2r/rq2_wptr_reg_0_/CLK (DFFARX1_RVT)                           0.0888      1.0000              0.0131      3.1744 r

  clock reconvergence pessimism                                                                        0.0000      3.1744
  clock uncertainty                                                                                   -0.0600      3.1144
  library setup time                                                               1.0000              0.2278      3.3422
  data required time                                                                                               3.3422
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.3422
  data arrival time                                                                                               -6.4243
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.0821



  Startpoint: wdata_in[7] (input port clocked by wclk2x)
  Endpoint: wdata_reg_7_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          0.2523      0.2523
  input external delay                                                                                 0.1000      0.3523

  wdata_in[7] (in)                                                     7.8577      1.0000              3.9089      4.2611 f
  wdata_in[7] (net)                                 1     56.4870
  ZBUF_inst_526/A (NBUFFX2_LVT)                                        7.8572      1.0000    --        0.0384      4.2995 f
  ZBUF_inst_526/Y (NBUFFX2_LVT)                                        0.9678      1.0000              1.2678      5.5673 f
  ZBUF_225 (net)                                    1      2.3203
  ZBUF_inst_561/A (NBUFFX16_LVT)                                       0.9678      1.0000    --        0.0000      5.5673 f
  ZBUF_inst_561/Y (NBUFFX16_LVT)                                       0.1935      1.0000              0.3098      5.8771 f
  ZBUF_236 (net)                                    1     38.1500
  wdata_reg_7_/D (SDFFARX1_HVT)                                        0.1956      1.0000    --        0.0147      5.8918 f
  data arrival time                                                                                                5.8918

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    196.6546
  wdata_reg_7_/CLK (SDFFARX1_HVT)                                      0.3840      1.0000              0.2461      3.2461 r

  clock reconvergence pessimism                                                                        0.0000      3.2461
  clock uncertainty                                                                                   -0.0600      3.1861
  library setup time                                                               1.0000             -0.3526      2.8335
  data required time                                                                                               2.8335
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               2.8335
  data arrival time                                                                                               -5.8918
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.0583



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_7_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0602      1.0000    --        0.0157      6.3360 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0540      1.0000              0.0898      6.4258 r
  HFSNET_107 (net)                                 30     47.7480
  rptr_empty/rbin_reg_7_/RSTB (SDFFARX1_HVT)                           0.0553      1.0000    --        0.0080      6.4338 r
  data arrival time                                                                                                6.4338

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8491410/A (INVX16_LVT)                                       0.0730      1.0000              0.0138      3.0967 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0774      1.0000              0.0715      3.1683 r
  ctsbuf_net_210 (net)                             29     77.1217
  rptr_empty/rbin_reg_7_/CLK (SDFFARX1_HVT)                            0.0791      1.0000              0.0079      3.1761 r

  clock reconvergence pessimism                                                                        0.0000      3.1761
  clock uncertainty                                                                                   -0.0600      3.1161
  library setup time                                                               1.0000              0.3277      3.4438
  data required time                                                                                               3.4438
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4438
  data arrival time                                                                                               -6.4338
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.9900



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_12_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0602      1.0000    --        0.0157      6.3360 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0540      1.0000              0.0898      6.4258 r
  HFSNET_107 (net)                                 30     47.7480
  rptr_empty/rbin_reg_12_/RSTB (SDFFARX1_HVT)                          0.0553      1.0000    --        0.0080      6.4338 r
  data arrival time                                                                                                6.4338

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8491410/A (INVX16_LVT)                                       0.0730      1.0000              0.0138      3.0967 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0774      1.0000              0.0715      3.1683 r
  ctsbuf_net_210 (net)                             29     77.1217
  rptr_empty/rbin_reg_12_/CLK (SDFFARX1_HVT)                           0.0791      1.0000              0.0079      3.1761 r

  clock reconvergence pessimism                                                                        0.0000      3.1761
  clock uncertainty                                                                                   -0.0600      3.1161
  library setup time                                                               1.0000              0.3277      3.4438
  data required time                                                                                               3.4438
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4438
  data arrival time                                                                                               -6.4338
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.9900



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_11_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0602      1.0000    --        0.0157      6.3360 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0540      1.0000              0.0898      6.4258 r
  HFSNET_107 (net)                                 30     47.7480
  rptr_empty/rbin_reg_11_/RSTB (SDFFARX1_HVT)                          0.0553      1.0000    --        0.0081      6.4340 r
  data arrival time                                                                                                6.4340

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8491410/A (INVX16_LVT)                                       0.0730      1.0000              0.0138      3.0967 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0774      1.0000              0.0715      3.1683 r
  ctsbuf_net_210 (net)                             29     77.1217
  rptr_empty/rbin_reg_11_/CLK (SDFFARX1_HVT)                           0.0788      1.0000              0.0081      3.1764 r

  clock reconvergence pessimism                                                                        0.0000      3.1764
  clock uncertainty                                                                                   -0.0600      3.1164
  library setup time                                                               1.0000              0.3276      3.4440
  data required time                                                                                               3.4440
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4440
  data arrival time                                                                                               -6.4340
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.9900



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_10_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0602      1.0000    --        0.0157      6.3360 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0540      1.0000              0.0898      6.4258 r
  HFSNET_107 (net)                                 30     47.7480
  rptr_empty/rbin_reg_10_/RSTB (SDFFARX1_HVT)                          0.0553      1.0000    --        0.0081      6.4340 r
  data arrival time                                                                                                6.4340

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8491410/A (INVX16_LVT)                                       0.0730      1.0000              0.0138      3.0967 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0774      1.0000              0.0715      3.1683 r
  ctsbuf_net_210 (net)                             29     77.1217
  rptr_empty/rbin_reg_10_/CLK (SDFFARX1_HVT)                           0.0788      1.0000              0.0081      3.1764 r

  clock reconvergence pessimism                                                                        0.0000      3.1764
  clock uncertainty                                                                                   -0.0600      3.1164
  library setup time                                                               1.0000              0.3276      3.4440
  data required time                                                                                               3.4440
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4440
  data arrival time                                                                                               -6.4340
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.9900



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_8_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0602      1.0000    --        0.0157      6.3360 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0540      1.0000              0.0898      6.4258 r
  HFSNET_107 (net)                                 30     47.7480
  rptr_empty/rptr_reg_8_/RSTB (SDFFARX1_HVT)                           0.0551      1.0000    --        0.0078      6.4337 r
  data arrival time                                                                                                6.4337

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8491410/A (INVX16_LVT)                                       0.0730      1.0000              0.0138      3.0967 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0774      1.0000              0.0715      3.1683 r
  ctsbuf_net_210 (net)                             29     77.1217
  rptr_empty/rptr_reg_8_/CLK (SDFFARX1_HVT)                            0.0791      1.0000              0.0079      3.1761 r

  clock reconvergence pessimism                                                                        0.0000      3.1761
  clock uncertainty                                                                                   -0.0600      3.1161
  library setup time                                                               1.0000              0.3277      3.4438
  data required time                                                                                               3.4438
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4438
  data arrival time                                                                                               -6.4337
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.9899



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_10_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0602      1.0000    --        0.0157      6.3360 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0540      1.0000              0.0898      6.4258 r
  HFSNET_107 (net)                                 30     47.7480
  rptr_empty/rptr_reg_10_/RSTB (SDFFARX1_HVT)                          0.0552      1.0000    --        0.0077      6.4336 r
  data arrival time                                                                                                6.4336

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8491410/A (INVX16_LVT)                                       0.0730      1.0000              0.0138      3.0967 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0774      1.0000              0.0715      3.1683 r
  ctsbuf_net_210 (net)                             29     77.1217
  rptr_empty/rptr_reg_10_/CLK (SDFFARX1_HVT)                           0.0788      1.0000              0.0083      3.1766 r

  clock reconvergence pessimism                                                                        0.0000      3.1766
  clock uncertainty                                                                                   -0.0600      3.1166
  library setup time                                                               1.0000              0.3276      3.4442
  data required time                                                                                               3.4442
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4442
  data arrival time                                                                                               -6.4336
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.9894



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_11_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0602      1.0000    --        0.0157      6.3360 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0540      1.0000              0.0898      6.4258 r
  HFSNET_107 (net)                                 30     47.7480
  rptr_empty/rptr_reg_11_/RSTB (SDFFARX1_HVT)                          0.0553      1.0000    --        0.0076      6.4335 r
  data arrival time                                                                                                6.4335

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8491410/A (INVX16_LVT)                                       0.0730      1.0000              0.0138      3.0967 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0774      1.0000              0.0715      3.1683 r
  ctsbuf_net_210 (net)                             29     77.1217
  rptr_empty/rptr_reg_11_/CLK (SDFFARX1_HVT)                           0.0789      1.0000              0.0086      3.1768 r

  clock reconvergence pessimism                                                                        0.0000      3.1768
  clock uncertainty                                                                                   -0.0600      3.1168
  library setup time                                                               1.0000              0.3277      3.4445
  data required time                                                                                               3.4445
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4445
  data arrival time                                                                                               -6.4335
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.9890



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_9_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0602      1.0000    --        0.0157      6.3360 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0540      1.0000              0.0898      6.4258 r
  HFSNET_107 (net)                                 30     47.7480
  rptr_empty/rptr_reg_9_/RSTB (SDFFARX1_HVT)                           0.0553      1.0000    --        0.0074      6.4333 r
  data arrival time                                                                                                6.4333

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8491410/A (INVX16_LVT)                                       0.0730      1.0000              0.0138      3.0967 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0774      1.0000              0.0715      3.1683 r
  ctsbuf_net_210 (net)                             29     77.1217
  rptr_empty/rptr_reg_9_/CLK (SDFFARX1_HVT)                            0.0789      1.0000              0.0086      3.1768 r

  clock reconvergence pessimism                                                                        0.0000      3.1768
  clock uncertainty                                                                                   -0.0600      3.1168
  library setup time                                                               1.0000              0.3277      3.4445
  data required time                                                                                               3.4445
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4445
  data arrival time                                                                                               -6.4333
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.9888



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_9_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0602      1.0000    --        0.0157      6.3360 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0540      1.0000              0.0898      6.4258 r
  HFSNET_107 (net)                                 30     47.7480
  sync_w2r/rq1_wptr_reg_9_/RSTB (SDFFARX1_HVT)                         0.0552      1.0000    --        0.0071      6.4329 r
  data arrival time                                                                                                6.4329

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8491410/A (INVX16_LVT)                                       0.0730      1.0000              0.0138      3.0967 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0774      1.0000              0.0715      3.1683 r
  ctsbuf_net_210 (net)                             29     77.1217
  sync_w2r/rq1_wptr_reg_9_/CLK (SDFFARX1_HVT)                          0.0792      1.0000              0.0092      3.1774 r

  clock reconvergence pessimism                                                                        0.0000      3.1774
  clock uncertainty                                                                                   -0.0600      3.1174
  library setup time                                                               1.0000              0.3278      3.4452
  data required time                                                                                               3.4452
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4452
  data arrival time                                                                                               -6.4329
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.9877



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_8_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0602      1.0000    --        0.0157      6.3360 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0540      1.0000              0.0898      6.4258 r
  HFSNET_107 (net)                                 30     47.7480
  sync_w2r/rq1_wptr_reg_8_/RSTB (SDFFARX1_HVT)                         0.0551      1.0000    --        0.0068      6.4327 r
  data arrival time                                                                                                6.4327

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8491410/A (INVX16_LVT)                                       0.0730      1.0000              0.0138      3.0967 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0774      1.0000              0.0715      3.1683 r
  ctsbuf_net_210 (net)                             29     77.1217
  sync_w2r/rq1_wptr_reg_8_/CLK (SDFFARX1_HVT)                          0.0792      1.0000              0.0092      3.1774 r

  clock reconvergence pessimism                                                                        0.0000      3.1774
  clock uncertainty                                                                                   -0.0600      3.1174
  library setup time                                                               1.0000              0.3278      3.4452
  data required time                                                                                               3.4452
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4452
  data arrival time                                                                                               -6.4327
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.9875



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_11_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0602      1.0000    --        0.0157      6.3360 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0540      1.0000              0.0898      6.4258 r
  HFSNET_107 (net)                                 30     47.7480
  sync_w2r/rq1_wptr_reg_11_/RSTB (SDFFARX1_HVT)                        0.0550      1.0000    --        0.0065      6.4323 r
  data arrival time                                                                                                6.4323

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8491410/A (INVX16_LVT)                                       0.0730      1.0000              0.0138      3.0967 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0774      1.0000              0.0715      3.1683 r
  ctsbuf_net_210 (net)                             29     77.1217
  sync_w2r/rq1_wptr_reg_11_/CLK (SDFFARX1_HVT)                         0.0792      1.0000              0.0092      3.1774 r

  clock reconvergence pessimism                                                                        0.0000      3.1774
  clock uncertainty                                                                                   -0.0600      3.1174
  library setup time                                                               1.0000              0.3277      3.4451
  data required time                                                                                               3.4451
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4451
  data arrival time                                                                                               -6.4323
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.9872



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_10_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0602      1.0000    --        0.0157      6.3360 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0540      1.0000              0.0898      6.4258 r
  HFSNET_107 (net)                                 30     47.7480
  sync_w2r/rq1_wptr_reg_10_/RSTB (SDFFARX1_HVT)                        0.0554      1.0000    --        0.0063      6.4322 r
  data arrival time                                                                                                6.4322

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8491410/A (INVX16_LVT)                                       0.0730      1.0000              0.0138      3.0967 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0774      1.0000              0.0715      3.1683 r
  ctsbuf_net_210 (net)                             29     77.1217
  sync_w2r/rq1_wptr_reg_10_/CLK (SDFFARX1_HVT)                         0.0792      1.0000              0.0092      3.1774 r

  clock reconvergence pessimism                                                                        0.0000      3.1774
  clock uncertainty                                                                                   -0.0600      3.1174
  library setup time                                                               1.0000              0.3278      3.4452
  data required time                                                                                               3.4452
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4452
  data arrival time                                                                                               -6.4322
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.9870



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_7_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0602      1.0000    --        0.0157      6.3360 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0540      1.0000              0.0898      6.4258 r
  HFSNET_107 (net)                                 30     47.7480
  rptr_empty/rptr_reg_7_/RSTB (SDFFARX1_HVT)                           0.0552      1.0000    --        0.0060      6.4318 r
  data arrival time                                                                                                6.4318

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8491410/A (INVX16_LVT)                                       0.0730      1.0000              0.0138      3.0967 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0774      1.0000              0.0715      3.1683 r
  ctsbuf_net_210 (net)                             29     77.1217
  rptr_empty/rptr_reg_7_/CLK (SDFFARX1_HVT)                            0.0792      1.0000              0.0093      3.1776 r

  clock reconvergence pessimism                                                                        0.0000      3.1776
  clock uncertainty                                                                                   -0.0600      3.1176
  library setup time                                                               1.0000              0.3278      3.4453
  data required time                                                                                               3.4453
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4453
  data arrival time                                                                                               -6.4318
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.9865



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_6_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0602      1.0000    --        0.0157      6.3360 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0540      1.0000              0.0898      6.4258 r
  HFSNET_107 (net)                                 30     47.7480
  rptr_empty/rbin_reg_6_/RSTB (SDFFARX1_HVT)                           0.0550      1.0000    --        0.0058      6.4316 r
  data arrival time                                                                                                6.4316

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8491410/A (INVX16_LVT)                                       0.0730      1.0000              0.0138      3.0967 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0774      1.0000              0.0715      3.1683 r
  ctsbuf_net_210 (net)                             29     77.1217
  rptr_empty/rbin_reg_6_/CLK (SDFFARX1_HVT)                            0.0792      1.0000              0.0093      3.1776 r

  clock reconvergence pessimism                                                                        0.0000      3.1776
  clock uncertainty                                                                                   -0.0600      3.1176
  library setup time                                                               1.0000              0.3277      3.4453
  data required time                                                                                               3.4453
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4453
  data arrival time                                                                                               -6.4316
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.9864



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_7_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0602      1.0000    --        0.0157      6.3360 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0540      1.0000              0.0898      6.4258 r
  HFSNET_107 (net)                                 30     47.7480
  sync_w2r/rq1_wptr_reg_7_/RSTB (SDFFARX1_HVT)                         0.0549      1.0000    --        0.0050      6.4308 r
  data arrival time                                                                                                6.4308

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8491410/A (INVX16_LVT)                                       0.0730      1.0000              0.0138      3.0967 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0774      1.0000              0.0715      3.1683 r
  ctsbuf_net_210 (net)                             29     77.1217
  sync_w2r/rq1_wptr_reg_7_/CLK (SDFFARX1_HVT)                          0.0791      1.0000              0.0093      3.1776 r

  clock reconvergence pessimism                                                                        0.0000      3.1776
  clock uncertainty                                                                                   -0.0600      3.1176
  library setup time                                                               1.0000              0.3276      3.4452
  data required time                                                                                               3.4452
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4452
  data arrival time                                                                                               -6.4308
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.9857



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_12_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0602      1.0000    --        0.0157      6.3360 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0540      1.0000              0.0898      6.4258 r
  HFSNET_107 (net)                                 30     47.7480
  sync_w2r/rq1_wptr_reg_12_/RSTB (SDFFARX1_HVT)                        0.0552      1.0000    --        0.0050      6.4308 r
  data arrival time                                                                                                6.4308

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8491410/A (INVX16_LVT)                                       0.0730      1.0000              0.0138      3.0967 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0774      1.0000              0.0715      3.1683 r
  ctsbuf_net_210 (net)                             29     77.1217
  sync_w2r/rq1_wptr_reg_12_/CLK (SDFFARX1_HVT)                         0.0791      1.0000              0.0093      3.1776 r

  clock reconvergence pessimism                                                                        0.0000      3.1776
  clock uncertainty                                                                                   -0.0600      3.1176
  library setup time                                                               1.0000              0.3277      3.4453
  data required time                                                                                               3.4452
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4452
  data arrival time                                                                                               -6.4308
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.9856



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_3_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0603      1.0000    --        0.0157      6.3360 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0460      1.0000              0.0877      6.4237 r
  HFSNET_106 (net)                                 22     37.3212
  sync_w2r/rq1_wptr_reg_3_/RSTB (SDFFARX1_HVT)                         0.0462      1.0000    --        0.0023      6.4260 r
  data arrival time                                                                                                6.4260

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8501411/A (INVX32_RVT)                                       0.0621      1.0000              0.0007      3.0837 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0870      1.0000              0.0776      3.1613 r
  ctsbuf_net_311 (net)                             39    134.6755
  sync_w2r/rq1_wptr_reg_3_/CLK (SDFFARX1_HVT)                          0.0889      1.0000              0.0100      3.1713 r

  clock reconvergence pessimism                                                                        0.0000      3.1713
  clock uncertainty                                                                                   -0.0600      3.1113
  library setup time                                                               1.0000              0.3318      3.4431
  data required time                                                                                               3.4431
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4431
  data arrival time                                                                                               -6.4260
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.9829



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_2_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0603      1.0000    --        0.0157      6.3360 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0460      1.0000              0.0877      6.4237 r
  HFSNET_106 (net)                                 22     37.3212
  sync_w2r/rq1_wptr_reg_2_/RSTB (SDFFARX1_HVT)                         0.0462      1.0000    --        0.0023      6.4260 r
  data arrival time                                                                                                6.4260

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8501411/A (INVX32_RVT)                                       0.0621      1.0000              0.0007      3.0837 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0870      1.0000              0.0776      3.1613 r
  ctsbuf_net_311 (net)                             39    134.6755
  sync_w2r/rq1_wptr_reg_2_/CLK (SDFFARX1_HVT)                          0.0891      1.0000              0.0100      3.1713 r

  clock reconvergence pessimism                                                                        0.0000      3.1713
  clock uncertainty                                                                                   -0.0600      3.1113
  library setup time                                                               1.0000              0.3319      3.4432
  data required time                                                                                               3.4432
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4432
  data arrival time                                                                                               -6.4260
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.9828



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_1_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0603      1.0000    --        0.0157      6.3360 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0460      1.0000              0.0877      6.4237 r
  HFSNET_106 (net)                                 22     37.3212
  sync_w2r/rq1_wptr_reg_1_/RSTB (SDFFARX1_HVT)                         0.0461      1.0000    --        0.0021      6.4259 r
  data arrival time                                                                                                6.4259

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8501411/A (INVX32_RVT)                                       0.0621      1.0000              0.0007      3.0837 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0870      1.0000              0.0776      3.1613 r
  ctsbuf_net_311 (net)                             39    134.6755
  sync_w2r/rq1_wptr_reg_1_/CLK (SDFFARX1_HVT)                          0.0888      1.0000              0.0107      3.1721 r

  clock reconvergence pessimism                                                                        0.0000      3.1721
  clock uncertainty                                                                                   -0.0600      3.1121
  library setup time                                                               1.0000              0.3317      3.4438
  data required time                                                                                               3.4438
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4438
  data arrival time                                                                                               -6.4259
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.9821



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_6_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0602      1.0000    --        0.0157      6.3360 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0540      1.0000              0.0898      6.4258 r
  HFSNET_107 (net)                                 30     47.7480
  rptr_empty/rptr_reg_6_/RSTB (SDFFARX1_HVT)                           0.0550      1.0000    --        0.0047      6.4305 r
  data arrival time                                                                                                6.4305

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8501411/A (INVX32_RVT)                                       0.0621      1.0000              0.0007      3.0837 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0870      1.0000              0.0776      3.1613 r
  ctsbuf_net_311 (net)                             39    134.6755
  rptr_empty/rptr_reg_6_/CLK (SDFFARX1_HVT)                            0.0889      1.0000              0.0132      3.1746 r

  clock reconvergence pessimism                                                                        0.0000      3.1746
  clock uncertainty                                                                                   -0.0600      3.1146
  library setup time                                                               1.0000              0.3341      3.4486
  data required time                                                                                               3.4486
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4486
  data arrival time                                                                                               -6.4305
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.9819



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_0_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0603      1.0000    --        0.0157      6.3360 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0460      1.0000              0.0877      6.4237 r
  HFSNET_106 (net)                                 22     37.3212
  rptr_empty/rbin_reg_0_/RSTB (SDFFARX1_HVT)                           0.0463      1.0000    --        0.0020      6.4258 r
  data arrival time                                                                                                6.4258

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8501411/A (INVX32_RVT)                                       0.0621      1.0000              0.0007      3.0837 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0870      1.0000              0.0776      3.1613 r
  ctsbuf_net_311 (net)                             39    134.6755
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_HVT)                            0.0889      1.0000              0.0110      3.1723 r

  clock reconvergence pessimism                                                                        0.0000      3.1723
  clock uncertainty                                                                                   -0.0600      3.1123
  library setup time                                                               1.0000              0.3318      3.4442
  data required time                                                                                               3.4442
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4442
  data arrival time                                                                                               -6.4258
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.9816



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_4_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0603      1.0000    --        0.0157      6.3360 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0460      1.0000              0.0877      6.4237 r
  HFSNET_106 (net)                                 22     37.3212
  sync_w2r/rq1_wptr_reg_4_/RSTB (SDFFARX1_HVT)                         0.0463      1.0000    --        0.0020      6.4258 r
  data arrival time                                                                                                6.4258

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8501411/A (INVX32_RVT)                                       0.0621      1.0000              0.0007      3.0837 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0870      1.0000              0.0776      3.1613 r
  ctsbuf_net_311 (net)                             39    134.6755
  sync_w2r/rq1_wptr_reg_4_/CLK (SDFFARX1_HVT)                          0.0891      1.0000              0.0111      3.1725 r

  clock reconvergence pessimism                                                                        0.0000      3.1725
  clock uncertainty                                                                                   -0.0600      3.1125
  library setup time                                                               1.0000              0.3319      3.4443
  data required time                                                                                               3.4443
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4443
  data arrival time                                                                                               -6.4258
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.9815



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_6_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0602      1.0000    --        0.0157      6.3360 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0540      1.0000              0.0898      6.4258 r
  HFSNET_107 (net)                                 30     47.7480
  sync_w2r/rq1_wptr_reg_6_/RSTB (SDFFARX1_HVT)                         0.0551      1.0000    --        0.0040      6.4298 r
  data arrival time                                                                                                6.4298

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8501411/A (INVX32_RVT)                                       0.0621      1.0000              0.0007      3.0837 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0870      1.0000              0.0776      3.1613 r
  ctsbuf_net_311 (net)                             39    134.6755
  sync_w2r/rq1_wptr_reg_6_/CLK (SDFFARX1_HVT)                          0.0889      1.0000              0.0132      3.1746 r

  clock reconvergence pessimism                                                                        0.0000      3.1746
  clock uncertainty                                                                                   -0.0600      3.1146
  library setup time                                                               1.0000              0.3341      3.4486
  data required time                                                                                               3.4486
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4486
  data arrival time                                                                                               -6.4298
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.9812



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_1_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0603      1.0000    --        0.0157      6.3360 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0460      1.0000              0.0877      6.4237 r
  HFSNET_106 (net)                                 22     37.3212
  rptr_empty/rptr_reg_1_/RSTB (SDFFARX1_HVT)                           0.0463      1.0000    --        0.0020      6.4258 r
  data arrival time                                                                                                6.4258

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8501411/A (INVX32_RVT)                                       0.0621      1.0000              0.0007      3.0837 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0870      1.0000              0.0776      3.1613 r
  ctsbuf_net_311 (net)                             39    134.6755
  rptr_empty/rptr_reg_1_/CLK (SDFFARX1_HVT)                            0.0891      1.0000              0.0114      3.1727 r

  clock reconvergence pessimism                                                                        0.0000      3.1727
  clock uncertainty                                                                                   -0.0600      3.1127
  library setup time                                                               1.0000              0.3319      3.4446
  data required time                                                                                               3.4446
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4446
  data arrival time                                                                                               -6.4258
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.9811



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_5_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0602      1.0000    --        0.0157      6.3360 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0540      1.0000              0.0898      6.4258 r
  HFSNET_107 (net)                                 30     47.7480
  rptr_empty/rptr_reg_5_/RSTB (SDFFARX1_HVT)                           0.0550      1.0000    --        0.0035      6.4293 r
  data arrival time                                                                                                6.4293

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8501411/A (INVX32_RVT)                                       0.0621      1.0000              0.0007      3.0837 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0870      1.0000              0.0776      3.1613 r
  ctsbuf_net_311 (net)                             39    134.6755
  rptr_empty/rptr_reg_5_/CLK (SDFFARX1_HVT)                            0.0891      1.0000              0.0131      3.1744 r

  clock reconvergence pessimism                                                                        0.0000      3.1744
  clock uncertainty                                                                                   -0.0600      3.1144
  library setup time                                                               1.0000              0.3342      3.4486
  data required time                                                                                               3.4486
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4486
  data arrival time                                                                                               -6.4293
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.9807



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_2_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0603      1.0000    --        0.0157      6.3360 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0460      1.0000              0.0877      6.4237 r
  HFSNET_106 (net)                                 22     37.3212
  rptr_empty/rptr_reg_2_/RSTB (SDFFARX1_HVT)                           0.0462      1.0000    --        0.0017      6.4255 r
  data arrival time                                                                                                6.4255

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8501411/A (INVX32_RVT)                                       0.0621      1.0000              0.0007      3.0837 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0870      1.0000              0.0776      3.1613 r
  ctsbuf_net_311 (net)                             39    134.6755
  rptr_empty/rptr_reg_2_/CLK (SDFFARX1_HVT)                            0.0890      1.0000              0.0118      3.1731 r

  clock reconvergence pessimism                                                                        0.0000      3.1731
  clock uncertainty                                                                                   -0.0600      3.1131
  library setup time                                                               1.0000              0.3318      3.4449
  data required time                                                                                               3.4449
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4449
  data arrival time                                                                                               -6.4255
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.9806



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_3_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0603      1.0000    --        0.0157      6.3360 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0460      1.0000              0.0877      6.4237 r
  HFSNET_106 (net)                                 22     37.3212
  rptr_empty/rptr_reg_3_/RSTB (SDFFARX1_HVT)                           0.0461      1.0000    --        0.0014      6.4252 r
  data arrival time                                                                                                6.4252

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8501411/A (INVX32_RVT)                                       0.0621      1.0000              0.0007      3.0837 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0870      1.0000              0.0776      3.1613 r
  ctsbuf_net_311 (net)                             39    134.6755
  rptr_empty/rptr_reg_3_/CLK (SDFFARX1_HVT)                            0.0888      1.0000              0.0128      3.1742 r

  clock reconvergence pessimism                                                                        0.0000      3.1742
  clock uncertainty                                                                                   -0.0600      3.1142
  library setup time                                                               1.0000              0.3317      3.4459
  data required time                                                                                               3.4458
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4458
  data arrival time                                                                                               -6.4252
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.9793



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_4_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0603      1.0000    --        0.0157      6.3360 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0460      1.0000              0.0877      6.4237 r
  HFSNET_106 (net)                                 22     37.3212
  rptr_empty/rptr_reg_4_/RSTB (SDFFARX1_HVT)                           0.0461      1.0000    --        0.0014      6.4252 r
  data arrival time                                                                                                6.4252

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8501411/A (INVX32_RVT)                                       0.0621      1.0000              0.0007      3.0837 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0870      1.0000              0.0776      3.1613 r
  ctsbuf_net_311 (net)                             39    134.6755
  rptr_empty/rptr_reg_4_/CLK (SDFFARX1_HVT)                            0.0888      1.0000              0.0128      3.1742 r

  clock reconvergence pessimism                                                                        0.0000      3.1742
  clock uncertainty                                                                                   -0.0600      3.1142
  library setup time                                                               1.0000              0.3317      3.4459
  data required time                                                                                               3.4458
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4458
  data arrival time                                                                                               -6.4252
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.9793



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_1_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0603      1.0000    --        0.0157      6.3360 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0460      1.0000              0.0877      6.4237 r
  HFSNET_106 (net)                                 22     37.3212
  rptr_empty/rbin_reg_1_/RSTB (SDFFARX1_HVT)                           0.0462      1.0000    --        0.0013      6.4251 r
  data arrival time                                                                                                6.4251

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8501411/A (INVX32_RVT)                                       0.0621      1.0000              0.0007      3.0837 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0870      1.0000              0.0776      3.1613 r
  ctsbuf_net_311 (net)                             39    134.6755
  rptr_empty/rbin_reg_1_/CLK (SDFFARX1_HVT)                            0.0891      1.0000              0.0126      3.1739 r

  clock reconvergence pessimism                                                                        0.0000      3.1739
  clock uncertainty                                                                                   -0.0600      3.1139
  library setup time                                                               1.0000              0.3319      3.4458
  data required time                                                                                               3.4458
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4458
  data arrival time                                                                                               -6.4251
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.9793



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_5_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0603      1.0000    --        0.0157      6.3360 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0460      1.0000              0.0877      6.4237 r
  HFSNET_106 (net)                                 22     37.3212
  sync_w2r/rq1_wptr_reg_5_/RSTB (SDFFARX1_HVT)                         0.0461      1.0000    --        0.0014      6.4252 r
  data arrival time                                                                                                6.4252

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8501411/A (INVX32_RVT)                                       0.0621      1.0000              0.0007      3.0837 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0870      1.0000              0.0776      3.1613 r
  ctsbuf_net_311 (net)                             39    134.6755
  sync_w2r/rq1_wptr_reg_5_/CLK (SDFFARX1_HVT)                          0.0890      1.0000              0.0128      3.1742 r

  clock reconvergence pessimism                                                                        0.0000      3.1742
  clock uncertainty                                                                                   -0.0600      3.1142
  library setup time                                                               1.0000              0.3318      3.4460
  data required time                                                                                               3.4460
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4460
  data arrival time                                                                                               -6.4252
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.9792



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_0_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0603      1.0000    --        0.0157      6.3360 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0460      1.0000              0.0877      6.4237 r
  HFSNET_106 (net)                                 22     37.3212
  rptr_empty/rptr_reg_0_/RSTB (SDFFARX1_HVT)                           0.0462      1.0000    --        0.0013      6.4251 r
  data arrival time                                                                                                6.4251

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8501411/A (INVX32_RVT)                                       0.0621      1.0000              0.0007      3.0837 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0870      1.0000              0.0776      3.1613 r
  ctsbuf_net_311 (net)                             39    134.6755
  rptr_empty/rptr_reg_0_/CLK (SDFFARX1_HVT)                            0.0893      1.0000              0.0126      3.1739 r

  clock reconvergence pessimism                                                                        0.0000      3.1739
  clock uncertainty                                                                                   -0.0600      3.1139
  library setup time                                                               1.0000              0.3321      3.4460
  data required time                                                                                               3.4460
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4460
  data arrival time                                                                                               -6.4251
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.9791



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_0_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0603      1.0000    --        0.0157      6.3360 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0460      1.0000              0.0877      6.4237 r
  HFSNET_106 (net)                                 22     37.3212
  sync_w2r/rq1_wptr_reg_0_/RSTB (SDFFARX1_HVT)                         0.0461      1.0000    --        0.0006      6.4243 r
  data arrival time                                                                                                6.4243

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8501411/A (INVX32_RVT)                                       0.0621      1.0000              0.0007      3.0837 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0870      1.0000              0.0776      3.1613 r
  ctsbuf_net_311 (net)                             39    134.6755
  sync_w2r/rq1_wptr_reg_0_/CLK (SDFFARX1_HVT)                          0.0888      1.0000              0.0131      3.1744 r

  clock reconvergence pessimism                                                                        0.0000      3.1744
  clock uncertainty                                                                                   -0.0600      3.1144
  library setup time                                                               1.0000              0.3317      3.4461
  data required time                                                                                               3.4461
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4461
  data arrival time                                                                                               -6.4243
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.9782



  Startpoint: wdata_in[9] (input port clocked by wclk2x)
  Endpoint: wdata_reg_9_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          0.2523      0.2523
  input external delay                                                                                 0.1000      0.3523

  wdata_in[9] (in)                                                     7.2214      1.0000              3.5941      3.9464 f
  wdata_in[9] (net)                                 1     51.9297
  ZBUF_inst_266/A (DELLN1X2_LVT)                                       7.2219      1.0000    --        0.0323      3.9787 f
  ZBUF_inst_266/Y (DELLN1X2_LVT)                                       0.0875      1.0000              1.5090      5.4877 f
  ZBUF_8 (net)                                      1     14.7751
  wdata_reg_9_/D (SDFFARX1_HVT)                                        0.0877      1.0000    --        0.0022      5.4899 f
  data arrival time                                                                                                5.4899

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    196.6546
  wdata_reg_9_/CLK (SDFFARX1_HVT)                                      0.3844      1.0000              0.2482      3.2482 r

  clock reconvergence pessimism                                                                        0.0000      3.2482
  clock uncertainty                                                                                   -0.0600      3.1882
  library setup time                                                               1.0000             -0.3066      2.8815
  data required time                                                                                               2.8815
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               2.8815
  data arrival time                                                                                               -5.4899
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.6084



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_6_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0602      1.0000    --        0.0157      6.3360 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0540      1.0000              0.0898      6.4258 r
  HFSNET_107 (net)                                 30     47.7480
  sync_w2r/rq2_wptr_reg_6_/RSTB (DFFARX1_HVT)                          0.0549      1.0000    --        0.0043      6.4302 r
  data arrival time                                                                                                6.4302

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8501411/A (INVX32_RVT)                                       0.0621      1.0000              0.0007      3.0837 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0870      1.0000              0.0776      3.1613 r
  ctsbuf_net_311 (net)                             39    134.6755
  sync_w2r/rq2_wptr_reg_6_/CLK (DFFARX1_HVT)                           0.0889      1.0000              0.0132      3.1746 r

  clock reconvergence pessimism                                                                        0.0000      3.1746
  clock uncertainty                                                                                   -0.0600      3.1146
  library setup time                                                               1.0000              0.7990      3.9136
  data required time                                                                                               3.9136
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.9136
  data arrival time                                                                                               -6.4302
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.5166



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_5_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         13.5812      1.0000              6.7320      7.0544 r
  rrst_n (net)                                      1     97.3927
  ZBUF_inst_328/A (DELLN3X2_LVT)                                      13.5816      1.0000    --        0.1167      7.1712 r
  ZBUF_inst_328/Y (DELLN3X2_LVT)                                       0.0448      1.0000             -0.9319      6.2393 r
  ZBUF_56 (net)                                     1      3.6728
  ZBUF_inst_260/A (NBUFFX32_LVT)                                       0.0448      1.0000    --        0.0000      6.2394 r
  ZBUF_inst_260/Y (NBUFFX32_LVT)                                       0.0515      1.0000              0.0810      6.3203 r
  ZBUF_4 (net)                                      2     42.2253
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0602      1.0000    --        0.0157      6.3360 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0540      1.0000              0.0898      6.4258 r
  HFSNET_107 (net)                                 30     47.7480
  sync_w2r/rq2_wptr_reg_5_/RSTB (DFFARX1_HVT)                          0.0548      1.0000    --        0.0029      6.4288 r
  data arrival time                                                                                                6.4288

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     80.6107
  cts_inv_8541415/A (INVX32_LVT)                                       0.0834      1.0000              0.0538      3.0538 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0617      1.0000              0.0292      3.0830 f
  ctsbuf_net_412 (net)                              3     76.1513
  cts_inv_8501411/A (INVX32_RVT)                                       0.0621      1.0000              0.0007      3.0837 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0870      1.0000              0.0776      3.1613 r
  ctsbuf_net_311 (net)                             39    134.6755
  sync_w2r/rq2_wptr_reg_5_/CLK (DFFARX1_HVT)                           0.0888      1.0000              0.0131      3.1744 r

  clock reconvergence pessimism                                                                        0.0000      3.1744
  clock uncertainty                                                                                   -0.0600      3.1144
  library setup time                                                               1.0000              0.7989      3.9133
  data required time                                                                                               3.9133
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.9133
  data arrival time                                                                                               -6.4288
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.5155



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_4_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  wrst_n (in)                                                         12.4058      1.0000              6.1508      6.4732 r
  wrst_n (net)                                      1     88.9730
  ZBUF_inst_262/A (DELLN3X2_LVT)                                      12.4054      1.0000    --        0.0987      6.5719 r
  ZBUF_inst_262/Y (DELLN3X2_LVT)                                       0.0512      1.0000             -0.7960      5.7759 r
  ZBUF_6 (net)                                      1      5.1507
  ZBUF_inst_261/A (NBUFFX32_LVT)                                       0.0512      1.0000    --        0.0002      5.7761 r
  ZBUF_inst_261/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0827      5.8588 r
  ZBUF_5 (net)                                      2     37.5559
  HFSBUF_207_137/A (NBUFFX32_LVT)                                      0.0551      1.0000    --        0.0124      5.8712 r
  HFSBUF_207_137/Y (NBUFFX32_LVT)                                      0.0671      1.0000              0.0958      5.9670 r
  HFSNET_146 (net)                                 32     79.5376
  wdata_reg_4_/RSTB (SDFFARX1_HVT)                                     0.0726      1.0000    --        0.0151      5.9821 r
  data arrival time                                                                                                5.9821

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    196.6546
  wdata_reg_4_/CLK (SDFFARX1_HVT)                                      0.3856      1.0000              0.2471      3.2471 r

  clock reconvergence pessimism                                                                        0.0000      3.2471
  clock uncertainty                                                                                   -0.0600      3.1871
  library setup time                                                               1.0000              0.5234      3.7105
  data required time                                                                                               3.7105
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.7105
  data arrival time                                                                                               -5.9821
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.2716



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_5_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  wrst_n (in)                                                         12.4058      1.0000              6.1508      6.4732 r
  wrst_n (net)                                      1     88.9730
  ZBUF_inst_262/A (DELLN3X2_LVT)                                      12.4054      1.0000    --        0.0987      6.5719 r
  ZBUF_inst_262/Y (DELLN3X2_LVT)                                       0.0512      1.0000             -0.7960      5.7759 r
  ZBUF_6 (net)                                      1      5.1507
  ZBUF_inst_261/A (NBUFFX32_LVT)                                       0.0512      1.0000    --        0.0002      5.7761 r
  ZBUF_inst_261/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0827      5.8588 r
  ZBUF_5 (net)                                      2     37.5559
  HFSBUF_207_137/A (NBUFFX32_LVT)                                      0.0551      1.0000    --        0.0124      5.8712 r
  HFSBUF_207_137/Y (NBUFFX32_LVT)                                      0.0671      1.0000              0.0958      5.9670 r
  HFSNET_146 (net)                                 32     79.5376
  wdata_reg_5_/RSTB (SDFFARX1_HVT)                                     0.0722      1.0000    --        0.0128      5.9798 r
  data arrival time                                                                                                5.9798

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    196.6546
  wdata_reg_5_/CLK (SDFFARX1_HVT)                                      0.3840      1.0000              0.2461      3.2461 r

  clock reconvergence pessimism                                                                        0.0000      3.2461
  clock uncertainty                                                                                   -0.0600      3.1861
  library setup time                                                               1.0000              0.5223      3.7084
  data required time                                                                                               3.7084
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.7084
  data arrival time                                                                                               -5.9798
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.2714



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_8_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  wrst_n (in)                                                         12.4058      1.0000              6.1508      6.4732 r
  wrst_n (net)                                      1     88.9730
  ZBUF_inst_262/A (DELLN3X2_LVT)                                      12.4054      1.0000    --        0.0987      6.5719 r
  ZBUF_inst_262/Y (DELLN3X2_LVT)                                       0.0512      1.0000             -0.7960      5.7759 r
  ZBUF_6 (net)                                      1      5.1507
  ZBUF_inst_261/A (NBUFFX32_LVT)                                       0.0512      1.0000    --        0.0002      5.7761 r
  ZBUF_inst_261/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0827      5.8588 r
  ZBUF_5 (net)                                      2     37.5559
  HFSBUF_207_137/A (NBUFFX32_LVT)                                      0.0551      1.0000    --        0.0124      5.8712 r
  HFSBUF_207_137/Y (NBUFFX32_LVT)                                      0.0671      1.0000              0.0958      5.9670 r
  HFSNET_146 (net)                                 32     79.5376
  wdata_reg_8_/RSTB (SDFFARX1_HVT)                                     0.0722      1.0000    --        0.0128      5.9798 r
  data arrival time                                                                                                5.9798

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    196.6546
  wdata_reg_8_/CLK (SDFFARX1_HVT)                                      0.3840      1.0000              0.2461      3.2461 r

  clock reconvergence pessimism                                                                        0.0000      3.2461
  clock uncertainty                                                                                   -0.0600      3.1861
  library setup time                                                               1.0000              0.5223      3.7084
  data required time                                                                                               3.7084
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.7084
  data arrival time                                                                                               -5.9798
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.2714



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_6_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  wrst_n (in)                                                         12.4058      1.0000              6.1508      6.4732 r
  wrst_n (net)                                      1     88.9730
  ZBUF_inst_262/A (DELLN3X2_LVT)                                      12.4054      1.0000    --        0.0987      6.5719 r
  ZBUF_inst_262/Y (DELLN3X2_LVT)                                       0.0512      1.0000             -0.7960      5.7759 r
  ZBUF_6 (net)                                      1      5.1507
  ZBUF_inst_261/A (NBUFFX32_LVT)                                       0.0512      1.0000    --        0.0002      5.7761 r
  ZBUF_inst_261/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0827      5.8588 r
  ZBUF_5 (net)                                      2     37.5559
  HFSBUF_207_137/A (NBUFFX32_LVT)                                      0.0551      1.0000    --        0.0124      5.8712 r
  HFSBUF_207_137/Y (NBUFFX32_LVT)                                      0.0671      1.0000              0.0958      5.9670 r
  HFSNET_146 (net)                                 32     79.5376
  wdata_reg_6_/RSTB (SDFFARX1_HVT)                                     0.0723      1.0000    --        0.0128      5.9798 r
  data arrival time                                                                                                5.9798

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    196.6546
  wdata_reg_6_/CLK (SDFFARX1_HVT)                                      0.3840      1.0000              0.2461      3.2461 r

  clock reconvergence pessimism                                                                        0.0000      3.2461
  clock uncertainty                                                                                   -0.0600      3.1861
  library setup time                                                               1.0000              0.5224      3.7084
  data required time                                                                                               3.7084
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.7084
  data arrival time                                                                                               -5.9798
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.2714



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_1_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  wrst_n (in)                                                         12.4058      1.0000              6.1508      6.4732 r
  wrst_n (net)                                      1     88.9730
  ZBUF_inst_262/A (DELLN3X2_LVT)                                      12.4054      1.0000    --        0.0987      6.5719 r
  ZBUF_inst_262/Y (DELLN3X2_LVT)                                       0.0512      1.0000             -0.7960      5.7759 r
  ZBUF_6 (net)                                      1      5.1507
  ZBUF_inst_261/A (NBUFFX32_LVT)                                       0.0512      1.0000    --        0.0002      5.7761 r
  ZBUF_inst_261/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0827      5.8588 r
  ZBUF_5 (net)                                      2     37.5559
  HFSBUF_207_137/A (NBUFFX32_LVT)                                      0.0551      1.0000    --        0.0124      5.8712 r
  HFSBUF_207_137/Y (NBUFFX32_LVT)                                      0.0671      1.0000              0.0958      5.9670 r
  HFSNET_146 (net)                                 32     79.5376
  wdata_reg_1_/RSTB (SDFFARX1_HVT)                                     0.0723      1.0000    --        0.0122      5.9792 r
  data arrival time                                                                                                5.9792

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    196.6546
  wdata_reg_1_/CLK (SDFFARX1_HVT)                                      0.3840      1.0000              0.2471      3.2471 r

  clock reconvergence pessimism                                                                        0.0000      3.2471
  clock uncertainty                                                                                   -0.0600      3.1871
  library setup time                                                               1.0000              0.5223      3.7095
  data required time                                                                                               3.7094
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.7094
  data arrival time                                                                                               -5.9792
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.2697



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_7_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  wrst_n (in)                                                         12.4058      1.0000              6.1508      6.4732 r
  wrst_n (net)                                      1     88.9730
  ZBUF_inst_262/A (DELLN3X2_LVT)                                      12.4054      1.0000    --        0.0987      6.5719 r
  ZBUF_inst_262/Y (DELLN3X2_LVT)                                       0.0512      1.0000             -0.7960      5.7759 r
  ZBUF_6 (net)                                      1      5.1507
  ZBUF_inst_261/A (NBUFFX32_LVT)                                       0.0512      1.0000    --        0.0002      5.7761 r
  ZBUF_inst_261/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0827      5.8588 r
  ZBUF_5 (net)                                      2     37.5559
  HFSBUF_499_136/A (NBUFFX32_LVT)                                      0.0551      1.0000    --        0.0124      5.8712 r
  HFSBUF_499_136/Y (NBUFFX32_LVT)                                      0.0675      1.0000              0.0906      5.9617 r
  HFSNET_145 (net)                                 36     69.8663
  wdata_reg_7_/RSTB (SDFFARX1_HVT)                                     0.0773      1.0000    --        0.0150      5.9767 r
  data arrival time                                                                                                5.9767

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    196.6546
  wdata_reg_7_/CLK (SDFFARX1_HVT)                                      0.3840      1.0000              0.2461      3.2461 r

  clock reconvergence pessimism                                                                        0.0000      3.2461
  clock uncertainty                                                                                   -0.0600      3.1861
  library setup time                                                               1.0000              0.5235      3.7095
  data required time                                                                                               3.7095
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.7095
  data arrival time                                                                                               -5.9767
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.2672



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_0_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  wrst_n (in)                                                         12.4058      1.0000              6.1508      6.4732 r
  wrst_n (net)                                      1     88.9730
  ZBUF_inst_262/A (DELLN3X2_LVT)                                      12.4054      1.0000    --        0.0987      6.5719 r
  ZBUF_inst_262/Y (DELLN3X2_LVT)                                       0.0512      1.0000             -0.7960      5.7759 r
  ZBUF_6 (net)                                      1      5.1507
  ZBUF_inst_261/A (NBUFFX32_LVT)                                       0.0512      1.0000    --        0.0002      5.7761 r
  ZBUF_inst_261/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0827      5.8588 r
  ZBUF_5 (net)                                      2     37.5559
  HFSBUF_499_136/A (NBUFFX32_LVT)                                      0.0551      1.0000    --        0.0124      5.8712 r
  HFSBUF_499_136/Y (NBUFFX32_LVT)                                      0.0675      1.0000              0.0906      5.9617 r
  HFSNET_145 (net)                                 36     69.8663
  wdata_reg_0_/RSTB (SDFFARX1_HVT)                                     0.0770      1.0000    --        0.0141      5.9759 r
  data arrival time                                                                                                5.9759

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    196.6546
  wdata_reg_0_/CLK (SDFFARX1_HVT)                                      0.3846      1.0000              0.2461      3.2461 r

  clock reconvergence pessimism                                                                        0.0000      3.2461
  clock uncertainty                                                                                   -0.0600      3.1861
  library setup time                                                               1.0000              0.5238      3.7098
  data required time                                                                                               3.7098
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.7098
  data arrival time                                                                                               -5.9759
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.2660



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_2_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  wrst_n (in)                                                         12.4058      1.0000              6.1508      6.4732 r
  wrst_n (net)                                      1     88.9730
  ZBUF_inst_262/A (DELLN3X2_LVT)                                      12.4054      1.0000    --        0.0987      6.5719 r
  ZBUF_inst_262/Y (DELLN3X2_LVT)                                       0.0512      1.0000             -0.7960      5.7759 r
  ZBUF_6 (net)                                      1      5.1507
  ZBUF_inst_261/A (NBUFFX32_LVT)                                       0.0512      1.0000    --        0.0002      5.7761 r
  ZBUF_inst_261/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0827      5.8588 r
  ZBUF_5 (net)                                      2     37.5559
  HFSBUF_499_136/A (NBUFFX32_LVT)                                      0.0551      1.0000    --        0.0124      5.8712 r
  HFSBUF_499_136/Y (NBUFFX32_LVT)                                      0.0675      1.0000              0.0906      5.9617 r
  HFSNET_145 (net)                                 36     69.8663
  wdata_reg_2_/RSTB (SDFFARX1_HVT)                                     0.0770      1.0000    --        0.0141      5.9759 r
  data arrival time                                                                                                5.9759

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    196.6546
  wdata_reg_2_/CLK (SDFFARX1_HVT)                                      0.3846      1.0000              0.2461      3.2461 r

  clock reconvergence pessimism                                                                        0.0000      3.2461
  clock uncertainty                                                                                   -0.0600      3.1861
  library setup time                                                               1.0000              0.5238      3.7098
  data required time                                                                                               3.7098
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.7098
  data arrival time                                                                                               -5.9759
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.2660



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_3_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  wrst_n (in)                                                         12.4058      1.0000              6.1508      6.4732 r
  wrst_n (net)                                      1     88.9730
  ZBUF_inst_262/A (DELLN3X2_LVT)                                      12.4054      1.0000    --        0.0987      6.5719 r
  ZBUF_inst_262/Y (DELLN3X2_LVT)                                       0.0512      1.0000             -0.7960      5.7759 r
  ZBUF_6 (net)                                      1      5.1507
  ZBUF_inst_261/A (NBUFFX32_LVT)                                       0.0512      1.0000    --        0.0002      5.7761 r
  ZBUF_inst_261/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0827      5.8588 r
  ZBUF_5 (net)                                      2     37.5559
  HFSBUF_499_136/A (NBUFFX32_LVT)                                      0.0551      1.0000    --        0.0124      5.8712 r
  HFSBUF_499_136/Y (NBUFFX32_LVT)                                      0.0675      1.0000              0.0906      5.9617 r
  HFSNET_145 (net)                                 36     69.8663
  wdata_reg_3_/RSTB (SDFFARX1_HVT)                                     0.0770      1.0000    --        0.0141      5.9759 r
  data arrival time                                                                                                5.9759

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    196.6546
  wdata_reg_3_/CLK (SDFFARX1_HVT)                                      0.3846      1.0000              0.2461      3.2461 r

  clock reconvergence pessimism                                                                        0.0000      3.2461
  clock uncertainty                                                                                   -0.0600      3.1861
  library setup time                                                               1.0000              0.5238      3.7098
  data required time                                                                                               3.7098
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.7098
  data arrival time                                                                                               -5.9759
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.2660



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_10_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  wrst_n (in)                                                         12.4058      1.0000              6.1508      6.4732 r
  wrst_n (net)                                      1     88.9730
  ZBUF_inst_262/A (DELLN3X2_LVT)                                      12.4054      1.0000    --        0.0987      6.5719 r
  ZBUF_inst_262/Y (DELLN3X2_LVT)                                       0.0512      1.0000             -0.7960      5.7759 r
  ZBUF_6 (net)                                      1      5.1507
  ZBUF_inst_261/A (NBUFFX32_LVT)                                       0.0512      1.0000    --        0.0002      5.7761 r
  ZBUF_inst_261/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0827      5.8588 r
  ZBUF_5 (net)                                      2     37.5559
  HFSBUF_207_137/A (NBUFFX32_LVT)                                      0.0551      1.0000    --        0.0124      5.8712 r
  HFSBUF_207_137/Y (NBUFFX32_LVT)                                      0.0671      1.0000              0.0958      5.9670 r
  HFSNET_146 (net)                                 32     79.5376
  wdata_reg_10_/RSTB (SDFFARX1_HVT)                                    0.0679      1.0000    --        0.0056      5.9726 r
  data arrival time                                                                                                5.9726

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    196.6546
  wdata_reg_10_/CLK (SDFFARX1_HVT)                                     0.3844      1.0000              0.2482      3.2482 r

  clock reconvergence pessimism                                                                        0.0000      3.2482
  clock uncertainty                                                                                   -0.0600      3.1882
  library setup time                                                               1.0000              0.5216      3.7098
  data required time                                                                                               3.7098
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.7098
  data arrival time                                                                                               -5.9726
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.2628



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_13_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  wrst_n (in)                                                         12.4058      1.0000              6.1508      6.4732 r
  wrst_n (net)                                      1     88.9730
  ZBUF_inst_262/A (DELLN3X2_LVT)                                      12.4054      1.0000    --        0.0987      6.5719 r
  ZBUF_inst_262/Y (DELLN3X2_LVT)                                       0.0512      1.0000             -0.7960      5.7759 r
  ZBUF_6 (net)                                      1      5.1507
  ZBUF_inst_261/A (NBUFFX32_LVT)                                       0.0512      1.0000    --        0.0002      5.7761 r
  ZBUF_inst_261/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0827      5.8588 r
  ZBUF_5 (net)                                      2     37.5559
  HFSBUF_207_137/A (NBUFFX32_LVT)                                      0.0551      1.0000    --        0.0124      5.8712 r
  HFSBUF_207_137/Y (NBUFFX32_LVT)                                      0.0671      1.0000              0.0958      5.9670 r
  HFSNET_146 (net)                                 32     79.5376
  wdata_reg_13_/RSTB (SDFFARX1_HVT)                                    0.0679      1.0000    --        0.0056      5.9726 r
  data arrival time                                                                                                5.9726

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    196.6546
  wdata_reg_13_/CLK (SDFFARX1_HVT)                                     0.3844      1.0000              0.2482      3.2482 r

  clock reconvergence pessimism                                                                        0.0000      3.2482
  clock uncertainty                                                                                   -0.0600      3.1882
  library setup time                                                               1.0000              0.5216      3.7098
  data required time                                                                                               3.7098
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.7098
  data arrival time                                                                                               -5.9726
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.2628



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_15_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  wrst_n (in)                                                         12.4058      1.0000              6.1508      6.4732 r
  wrst_n (net)                                      1     88.9730
  ZBUF_inst_262/A (DELLN3X2_LVT)                                      12.4054      1.0000    --        0.0987      6.5719 r
  ZBUF_inst_262/Y (DELLN3X2_LVT)                                       0.0512      1.0000             -0.7960      5.7759 r
  ZBUF_6 (net)                                      1      5.1507
  ZBUF_inst_261/A (NBUFFX32_LVT)                                       0.0512      1.0000    --        0.0002      5.7761 r
  ZBUF_inst_261/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0827      5.8588 r
  ZBUF_5 (net)                                      2     37.5559
  HFSBUF_207_137/A (NBUFFX32_LVT)                                      0.0551      1.0000    --        0.0124      5.8712 r
  HFSBUF_207_137/Y (NBUFFX32_LVT)                                      0.0671      1.0000              0.0958      5.9670 r
  HFSNET_146 (net)                                 32     79.5376
  wdata_reg_15_/RSTB (SDFFARX1_HVT)                                    0.0679      1.0000    --        0.0056      5.9726 r
  data arrival time                                                                                                5.9726

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    196.6546
  wdata_reg_15_/CLK (SDFFARX1_HVT)                                     0.3844      1.0000              0.2482      3.2482 r

  clock reconvergence pessimism                                                                        0.0000      3.2482
  clock uncertainty                                                                                   -0.0600      3.1882
  library setup time                                                               1.0000              0.5216      3.7098
  data required time                                                                                               3.7098
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.7098
  data arrival time                                                                                               -5.9726
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.2628



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_14_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  wrst_n (in)                                                         12.4058      1.0000              6.1508      6.4732 r
  wrst_n (net)                                      1     88.9730
  ZBUF_inst_262/A (DELLN3X2_LVT)                                      12.4054      1.0000    --        0.0987      6.5719 r
  ZBUF_inst_262/Y (DELLN3X2_LVT)                                       0.0512      1.0000             -0.7960      5.7759 r
  ZBUF_6 (net)                                      1      5.1507
  ZBUF_inst_261/A (NBUFFX32_LVT)                                       0.0512      1.0000    --        0.0002      5.7761 r
  ZBUF_inst_261/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0827      5.8588 r
  ZBUF_5 (net)                                      2     37.5559
  HFSBUF_207_137/A (NBUFFX32_LVT)                                      0.0551      1.0000    --        0.0124      5.8712 r
  HFSBUF_207_137/Y (NBUFFX32_LVT)                                      0.0671      1.0000              0.0958      5.9670 r
  HFSNET_146 (net)                                 32     79.5376
  wdata_reg_14_/RSTB (SDFFARX1_HVT)                                    0.0679      1.0000    --        0.0055      5.9725 r
  data arrival time                                                                                                5.9725

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    196.6546
  wdata_reg_14_/CLK (SDFFARX1_HVT)                                     0.3844      1.0000              0.2482      3.2482 r

  clock reconvergence pessimism                                                                        0.0000      3.2482
  clock uncertainty                                                                                   -0.0600      3.1882
  library setup time                                                               1.0000              0.5216      3.7098
  data required time                                                                                               3.7098
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.7098
  data arrival time                                                                                               -5.9725
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.2627



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_12_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  wrst_n (in)                                                         12.4058      1.0000              6.1508      6.4732 r
  wrst_n (net)                                      1     88.9730
  ZBUF_inst_262/A (DELLN3X2_LVT)                                      12.4054      1.0000    --        0.0987      6.5719 r
  ZBUF_inst_262/Y (DELLN3X2_LVT)                                       0.0512      1.0000             -0.7960      5.7759 r
  ZBUF_6 (net)                                      1      5.1507
  ZBUF_inst_261/A (NBUFFX32_LVT)                                       0.0512      1.0000    --        0.0002      5.7761 r
  ZBUF_inst_261/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0827      5.8588 r
  ZBUF_5 (net)                                      2     37.5559
  HFSBUF_207_137/A (NBUFFX32_LVT)                                      0.0551      1.0000    --        0.0124      5.8712 r
  HFSBUF_207_137/Y (NBUFFX32_LVT)                                      0.0671      1.0000              0.0958      5.9670 r
  HFSNET_146 (net)                                 32     79.5376
  wdata_reg_12_/RSTB (SDFFARX1_HVT)                                    0.0681      1.0000    --        0.0055      5.9725 r
  data arrival time                                                                                                5.9725

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    196.6546
  wdata_reg_12_/CLK (SDFFARX1_HVT)                                     0.3844      1.0000              0.2482      3.2482 r

  clock reconvergence pessimism                                                                        0.0000      3.2482
  clock uncertainty                                                                                   -0.0600      3.1882
  library setup time                                                               1.0000              0.5216      3.7098
  data required time                                                                                               3.7098
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.7098
  data arrival time                                                                                               -5.9725
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.2627



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_9_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  wrst_n (in)                                                         12.4058      1.0000              6.1508      6.4732 r
  wrst_n (net)                                      1     88.9730
  ZBUF_inst_262/A (DELLN3X2_LVT)                                      12.4054      1.0000    --        0.0987      6.5719 r
  ZBUF_inst_262/Y (DELLN3X2_LVT)                                       0.0512      1.0000             -0.7960      5.7759 r
  ZBUF_6 (net)                                      1      5.1507
  ZBUF_inst_261/A (NBUFFX32_LVT)                                       0.0512      1.0000    --        0.0002      5.7761 r
  ZBUF_inst_261/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0827      5.8588 r
  ZBUF_5 (net)                                      2     37.5559
  HFSBUF_207_137/A (NBUFFX32_LVT)                                      0.0551      1.0000    --        0.0124      5.8712 r
  HFSBUF_207_137/Y (NBUFFX32_LVT)                                      0.0671      1.0000              0.0958      5.9670 r
  HFSNET_146 (net)                                 32     79.5376
  wdata_reg_9_/RSTB (SDFFARX1_HVT)                                     0.0679      1.0000    --        0.0053      5.9722 r
  data arrival time                                                                                                5.9722

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    196.6546
  wdata_reg_9_/CLK (SDFFARX1_HVT)                                      0.3844      1.0000              0.2482      3.2482 r

  clock reconvergence pessimism                                                                        0.0000      3.2482
  clock uncertainty                                                                                   -0.0600      3.1882
  library setup time                                                               1.0000              0.5216      3.7098
  data required time                                                                                               3.7098
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.7098
  data arrival time                                                                                               -5.9722
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.2625



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_11_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  wrst_n (in)                                                         12.4058      1.0000              6.1508      6.4732 r
  wrst_n (net)                                      1     88.9730
  ZBUF_inst_262/A (DELLN3X2_LVT)                                      12.4054      1.0000    --        0.0987      6.5719 r
  ZBUF_inst_262/Y (DELLN3X2_LVT)                                       0.0512      1.0000             -0.7960      5.7759 r
  ZBUF_6 (net)                                      1      5.1507
  ZBUF_inst_261/A (NBUFFX32_LVT)                                       0.0512      1.0000    --        0.0002      5.7761 r
  ZBUF_inst_261/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0827      5.8588 r
  ZBUF_5 (net)                                      2     37.5559
  HFSBUF_207_137/A (NBUFFX32_LVT)                                      0.0551      1.0000    --        0.0124      5.8712 r
  HFSBUF_207_137/Y (NBUFFX32_LVT)                                      0.0671      1.0000              0.0958      5.9670 r
  HFSNET_146 (net)                                 32     79.5376
  wdata_reg_11_/RSTB (SDFFARX1_HVT)                                    0.0676      1.0000    --        0.0053      5.9722 r
  data arrival time                                                                                                5.9722

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    196.6546
  wdata_reg_11_/CLK (SDFFARX1_HVT)                                     0.3844      1.0000              0.2482      3.2482 r

  clock reconvergence pessimism                                                                        0.0000      3.2482
  clock uncertainty                                                                                   -0.0600      3.1882
  library setup time                                                               1.0000              0.5216      3.7098
  data required time                                                                                               3.7098
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.7098
  data arrival time                                                                                               -5.9722
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.2625



  Startpoint: wdata_in[10] (input port clocked by wclk2x)
  Endpoint: wdata_reg_10_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          0.2523      0.2523
  input external delay                                                                                 0.1000      0.3523

  wdata_in[10] (in)                                                    6.5234      1.0000              3.2487      3.6010 f
  wdata_in[10] (net)                                1     46.9313
  HFSBUF_15_5/A (NBUFFX2_LVT)                                          6.5242      1.0000    --        0.0265      3.6274 f
  HFSBUF_15_5/Y (NBUFFX2_LVT)                                          0.8095      1.0000              1.0678      4.6952 f
  HFSNET_5 (net)                                    1      2.2470
  ZBUF_inst_512/A (NBUFFX8_LVT)                                        0.8095      1.0000    --        0.0000      4.6953 f
  ZBUF_inst_512/Y (NBUFFX8_LVT)                                        0.1701      1.0000              0.2841      4.9794 f
  ZBUF_217 (net)                                    1     25.6873
  wdata_reg_10_/D (SDFFARX1_HVT)                                       0.1701      1.0000    --        0.0067      4.9861 f
  data arrival time                                                                                                4.9861

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    196.6546
  wdata_reg_10_/CLK (SDFFARX1_HVT)                                     0.3844      1.0000              0.2482      3.2482 r

  clock reconvergence pessimism                                                                        0.0000      3.2482
  clock uncertainty                                                                                   -0.0600      3.1882
  library setup time                                                               1.0000             -0.3413      2.8469
  data required time                                                                                               2.8469
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               2.8469
  data arrival time                                                                                               -4.9861
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.1392



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  winc (in)                                                            8.3013      1.0000              4.1300      4.4525 f
  winc (net)                                        1     59.6790
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.3018      1.0000    --        0.0401      4.4926 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0256      1.0000              1.2914      5.7840 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0256      1.0000    --        0.0000      5.7840 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1699      1.0000              0.2645      6.0485 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1699      1.0000    --        0.0000      6.0485 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0702      1.0000              0.1474      6.1959 f
  HFSNET_196 (net)                                  8     59.1204
  ZBUF_inst_268/A (NBUFFX32_LVT)                                       0.0700      1.0000    --        0.0002      6.1961 f
  ZBUF_inst_268/Y (NBUFFX32_LVT)                                       0.0626      1.0000              0.1009      6.2970 f
  ZBUF_10 (net)                                     7     69.9274
  wptr_full/U31/A2 (NAND2X0_LVT)                                       0.0860      1.0000    --        0.0321      6.3291 f
  wptr_full/U31/Y (NAND2X0_LVT)                                        0.1002      1.0000              0.1073      6.4364 r
  wptr_full/n15 (net)                               1      1.8843
  wptr_full/SGI164_2110/A2 (OR2X2_LVT)                                 0.1002      1.0000    --        0.0000      6.4365 r
  wptr_full/SGI164_2110/Y (OR2X2_LVT)                                  0.0598      1.0000              0.0995      6.5360 r
  wptr_full/n65 (net)                               2      6.0732
  wptr_full/U89/A1 (XOR2X2_LVT)                                        0.0598      1.0000    --        0.0003      6.5362 r
  wptr_full/U89/Y (XOR2X2_LVT)                                         0.0533      1.0000              0.1246      6.6609 f
  wptr_full/n40 (net)                               1      2.8932
  wptr_full/ZINV_inst_2097/A (INVX4_LVT)                               0.0533      1.0000    --        0.0000      6.6609 f
  wptr_full/ZINV_inst_2097/Y (INVX4_LVT)                               0.0461      1.0000              0.0496      6.7105 r
  wptr_full/ZINV_89 (net)                           1      9.4497
  wptr_full/ZINV_inst_2096/A (INVX8_LVT)                               0.0461      1.0000    --        0.0006      6.7112 r
  wptr_full/ZINV_inst_2096/Y (INVX8_LVT)                               0.0295      1.0000              0.0202      6.7314 f
  wptr_full/ZINV_88 (net)                           3      8.5332
  wptr_full/HFSINV_209_173/A (INVX4_LVT)                               0.0295      1.0000    --        0.0004      6.7318 f
  wptr_full/HFSINV_209_173/Y (INVX4_LVT)                               0.0203      1.0000              0.0232      6.7550 r
  wptr_full/HFSNET_176 (net)                        1      1.7589
  wptr_full/U107/A3 (AO22X2_LVT)                                       0.0203      1.0000    --        0.0000      6.7550 r
  wptr_full/U107/Y (AO22X2_LVT)                                        0.0677      1.0000              0.0984      6.8534 r
  wptr_full/n134 (net)                              2      4.3726
  wptr_full/SGI57_2111/A1 (XOR2X2_LVT)                                 0.0677      1.0000    --        0.0001      6.8535 r
  wptr_full/SGI57_2111/Y (XOR2X2_LVT)                                  0.0919      1.0000              0.1272      6.9806 f
  wptr_full/copt_net_20 (net)                       1      3.1771
  wptr_full/ZINV_inst_2117/A (INVX4_LVT)                               0.0919      1.0000    --        0.0000      6.9806 f
  wptr_full/ZINV_inst_2117/Y (INVX4_LVT)                               0.0504      1.0000              0.0478      7.0284 r
  wptr_full/ZINV_90 (net)                           1      3.8703
  wptr_full/U11/A1 (NAND2X0_LVT)                                       0.0504      1.0000    --        0.0001      7.0285 r
  wptr_full/U11/Y (NAND2X0_LVT)                                        0.0525      1.0000              0.0418      7.0704 f
  wptr_full/n104 (net)                              1      1.0425
  wptr_full/U97/A4 (NOR4X1_LVT)                                        0.0525      1.0000    --        0.0000      7.0704 f
  wptr_full/U97/Y (NOR4X1_LVT)                                         0.0386      1.0000              0.1250      7.1954 r
  wptr_full/n13 (net)                               1      1.6007
  wptr_full/U96/A4 (NAND4X0_LVT)                                       0.0386      1.0000    --        0.0000      7.1954 r
  wptr_full/U96/Y (NAND4X0_LVT)                                        0.1000      1.0000              0.0830      7.2784 f
  wptr_full/n12 (net)                               1      1.6398
  wptr_full/SGI63_2116/A (NBUFFX8_LVT)                                 0.1000      1.0000    --        0.0000      7.2784 f
  wptr_full/SGI63_2116/Y (NBUFFX8_LVT)                                 0.0546      1.0000              0.1129      7.3913 f
  wptr_full/ZBUF_89 (net)                           1     18.9518
  wptr_full/SGI67_2115/A2 (NOR2X2_LVT)                                 0.0550      1.0000    --        0.0038      7.3951 f
  wptr_full/SGI67_2115/Y (NOR2X2_LVT)                                  0.0333      1.0000              0.1042      7.4993 r
  wptr_full/wfull_val (net)                         1      2.1842
  wptr_full/wfull_reg/D (SDFFARX1_LVT)                                 0.0333      1.0000    --        0.0000      7.4994 r
  data arrival time                                                                                                7.4994

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.0000      1.0000              0.0000      6.0000 r
  wclk (net)                                        1     77.7304
  cts_inv_8841445/A (INVX32_LVT)                                       0.0609      1.0000              0.0395      6.0395 r
  cts_inv_8841445/Y (INVX32_LVT)                                       0.0614      1.0000              0.0302      6.0697 f
  ctsbuf_net_816 (net)                              4    113.9284
  cts_inv_8791440/A (INVX32_RVT)                                       0.0874      1.0000              0.0208      6.0905 f
  cts_inv_8791440/Y (INVX32_RVT)                                       0.0939      1.0000              0.0836      6.1741 r
  ctsbuf_net_614 (net)                             58    119.0787
  wptr_full/wfull_reg/CLK (SDFFARX1_LVT)                               0.1015      1.0000              0.0164      6.1905 r

  clock reconvergence pessimism                                                                        0.0000      6.1905
  clock uncertainty                                                                                   -0.0600      6.1305
  library setup time                                                               1.0000             -0.1598      5.9707
  data required time                                                                                               5.9707
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               5.9707
  data arrival time                                                                                               -7.4994
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -1.5287



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_11_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  winc (in)                                                            8.3013      1.0000              4.1300      4.4525 f
  winc (net)                                        1     59.6790
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.3018      1.0000    --        0.0401      4.4926 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0256      1.0000              1.2914      5.7840 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0256      1.0000    --        0.0000      5.7840 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1699      1.0000              0.2645      6.0485 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1699      1.0000    --        0.0000      6.0485 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0702      1.0000              0.1474      6.1959 f
  HFSNET_196 (net)                                  8     59.1204
  ZBUF_inst_267/A (NBUFFX32_LVT)                                       0.0716      1.0000    --        0.0093      6.2052 f
  ZBUF_inst_267/Y (NBUFFX32_LVT)                                       0.0523      1.0000              0.1023      6.3075 f
  ZBUF_9 (net)                                      6     52.3481
  wptr_full/U95/A2 (NAND2X4_LVT)                                       0.0548      1.0000    --        0.0072      6.3147 f
  wptr_full/U95/Y (NAND2X4_LVT)                                        0.0470      1.0000              0.1299      6.4446 r
  wptr_full/n113 (net)                              4      8.7885
  wptr_full/SGI189_2105/A3 (OR4X4_LVT)                                 0.0470      1.0000    --        0.0004      6.4450 r
  wptr_full/SGI189_2105/Y (OR4X4_LVT)                                  0.0373      1.0000              0.1572      6.6022 r
  wptr_full/n88 (net)                               5      6.2547
  wptr_full/U22/A2 (OR2X2_LVT)                                         0.0373      1.0000    --        0.0001      6.6023 r
  wptr_full/U22/Y (OR2X2_LVT)                                          0.0496      1.0000              0.0752      6.6775 r
  wptr_full/n117 (net)                              2      4.0728
  wptr_full/U86/A1 (XOR2X2_LVT)                                        0.0496      1.0000    --        0.0000      6.6776 r
  wptr_full/U86/Y (XOR2X2_LVT)                                         0.0504      1.0000              0.1193      6.7969 f
  wptr_full/n159 (net)                              2      2.2396
  wptr_full/U93/A2 (MUX21X2_LVT)                                       0.0504      1.0000    --        0.0000      6.7969 f
  wptr_full/U93/Y (MUX21X2_LVT)                                        0.0557      1.0000              0.1046      6.9015 f
  wptr_full/wgraynext[11] (net)                     1      1.7820
  wptr_full/wptr_reg_11_/D (SDFFARX1_LVT)                              0.0557      1.0000    --        0.0000      6.9015 f
  data arrival time                                                                                                6.9015

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.0000      1.0000              0.0000      6.0000 r
  wclk (net)                                        1     77.7304
  cts_inv_8841445/A (INVX32_LVT)                                       0.0609      1.0000              0.0395      6.0395 r
  cts_inv_8841445/Y (INVX32_LVT)                                       0.0614      1.0000              0.0302      6.0697 f
  ctsbuf_net_816 (net)                              4    113.9284
  cts_inv_8791440/A (INVX32_RVT)                                       0.0874      1.0000              0.0208      6.0905 f
  cts_inv_8791440/Y (INVX32_RVT)                                       0.0939      1.0000              0.0836      6.1741 r
  ctsbuf_net_614 (net)                             58    119.0787
  wptr_full/wptr_reg_11_/CLK (SDFFARX1_LVT)                            0.1022      1.0000              0.0240      6.1981 r

  clock reconvergence pessimism                                                                        0.0000      6.1981
  clock uncertainty                                                                                   -0.0600      6.1381
  library setup time                                                               1.0000             -0.1887      5.9494
  data required time                                                                                               5.9494
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               5.9494
  data arrival time                                                                                               -6.9015
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -0.9522



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_10_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  winc (in)                                                            8.3013      1.0000              4.1300      4.4525 f
  winc (net)                                        1     59.6790
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.3018      1.0000    --        0.0401      4.4926 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0256      1.0000              1.2914      5.7840 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0256      1.0000    --        0.0000      5.7840 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1699      1.0000              0.2645      6.0485 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1699      1.0000    --        0.0000      6.0485 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0702      1.0000              0.1474      6.1959 f
  HFSNET_196 (net)                                  8     59.1204
  ZBUF_inst_267/A (NBUFFX32_LVT)                                       0.0716      1.0000    --        0.0093      6.2052 f
  ZBUF_inst_267/Y (NBUFFX32_LVT)                                       0.0523      1.0000              0.1023      6.3075 f
  ZBUF_9 (net)                                      6     52.3481
  wptr_full/U95/A2 (NAND2X4_LVT)                                       0.0548      1.0000    --        0.0072      6.3147 f
  wptr_full/U95/Y (NAND2X4_LVT)                                        0.0470      1.0000              0.1299      6.4446 r
  wptr_full/n113 (net)                              4      8.7885
  wptr_full/U112/A2 (OR2X2_LVT)                                        0.0470      1.0000    --        0.0004      6.4450 r
  wptr_full/U112/Y (OR2X2_LVT)                                         0.0325      1.0000              0.0657      6.5107 r
  wptr_full/n67 (net)                               1      1.3860
  wptr_full/U42/A2 (OR2X2_LVT)                                         0.0325      1.0000    --        0.0000      6.5107 r
  wptr_full/U42/Y (OR2X2_LVT)                                          0.0432      1.0000              0.0681      6.5789 r
  wptr_full/n70 (net)                               2      2.8504
  wptr_full/U110/A1 (NAND2X0_LVT)                                      0.0432      1.0000    --        0.0000      6.5789 r
  wptr_full/U110/Y (NAND2X0_LVT)                                       0.0838      1.0000              0.0562      6.6352 f
  wptr_full/n81 (net)                               2      2.0056
  wptr_full/U8/A2 (NAND2X2_LVT)                                        0.0838      1.0000    --        0.0000      6.6352 f
  wptr_full/U8/Y (NAND2X2_LVT)                                         0.0323      1.0000              0.1270      6.7622 r
  wptr_full/n25 (net)                               1      2.1744
  wptr_full/U14/S0 (MUX21X2_LVT)                                       0.0323      1.0000    --        0.0000      6.7622 r
  wptr_full/U14/Y (MUX21X2_LVT)                                        0.0671      1.0000              0.1258      6.8879 f
  wptr_full/wgraynext[10] (net)                     2      4.3415
  wptr_full/wptr_reg_10_/D (SDFFARX1_LVT)                              0.0671      1.0000    --        0.0001      6.8880 f
  data arrival time                                                                                                6.8880

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.0000      1.0000              0.0000      6.0000 r
  wclk (net)                                        1     77.7304
  cts_inv_8841445/A (INVX32_LVT)                                       0.0609      1.0000              0.0395      6.0395 r
  cts_inv_8841445/Y (INVX32_LVT)                                       0.0614      1.0000              0.0302      6.0697 f
  ctsbuf_net_816 (net)                              4    113.9284
  cts_inv_8791440/A (INVX32_RVT)                                       0.0874      1.0000              0.0208      6.0905 f
  cts_inv_8791440/Y (INVX32_RVT)                                       0.0939      1.0000              0.0836      6.1741 r
  ctsbuf_net_614 (net)                             58    119.0787
  wptr_full/wptr_reg_10_/CLK (SDFFARX1_LVT)                            0.1022      1.0000              0.0241      6.1982 r

  clock reconvergence pessimism                                                                        0.0000      6.1982
  clock uncertainty                                                                                   -0.0600      6.1382
  library setup time                                                               1.0000             -0.1928      5.9455
  data required time                                                                                               5.9455
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               5.9455
  data arrival time                                                                                               -6.8880
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -0.9426



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_9_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  winc (in)                                                            8.3013      1.0000              4.1300      4.4525 f
  winc (net)                                        1     59.6790
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.3018      1.0000    --        0.0401      4.4926 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0256      1.0000              1.2914      5.7840 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0256      1.0000    --        0.0000      5.7840 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1699      1.0000              0.2645      6.0485 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1699      1.0000    --        0.0000      6.0485 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0702      1.0000              0.1474      6.1959 f
  HFSNET_196 (net)                                  8     59.1204
  ZBUF_inst_267/A (NBUFFX32_LVT)                                       0.0716      1.0000    --        0.0093      6.2052 f
  ZBUF_inst_267/Y (NBUFFX32_LVT)                                       0.0523      1.0000              0.1023      6.3075 f
  ZBUF_9 (net)                                      6     52.3481
  wptr_full/U95/A2 (NAND2X4_LVT)                                       0.0548      1.0000    --        0.0072      6.3147 f
  wptr_full/U95/Y (NAND2X4_LVT)                                        0.0470      1.0000              0.1299      6.4446 r
  wptr_full/n113 (net)                              4      8.7885
  wptr_full/U112/A2 (OR2X2_LVT)                                        0.0470      1.0000    --        0.0004      6.4450 r
  wptr_full/U112/Y (OR2X2_LVT)                                         0.0325      1.0000              0.0657      6.5107 r
  wptr_full/n67 (net)                               1      1.3860
  wptr_full/U42/A2 (OR2X2_LVT)                                         0.0325      1.0000    --        0.0000      6.5107 r
  wptr_full/U42/Y (OR2X2_LVT)                                          0.0432      1.0000              0.0681      6.5789 r
  wptr_full/n70 (net)                               2      2.8504
  wptr_full/U110/A1 (NAND2X0_LVT)                                      0.0432      1.0000    --        0.0000      6.5789 r
  wptr_full/U110/Y (NAND2X0_LVT)                                       0.0838      1.0000              0.0562      6.6352 f
  wptr_full/n81 (net)                               2      2.0056
  wptr_full/U148/A2 (AND2X1_LVT)                                       0.0838      1.0000    --        0.0000      6.6352 f
  wptr_full/U148/Y (AND2X1_LVT)                                        0.0418      1.0000              0.0991      6.7343 f
  wptr_full/n156 (net)                              2      1.8791
  wptr_full/U84/A2 (MUX21X2_LVT)                                       0.0418      1.0000    --        0.0000      6.7343 f
  wptr_full/U84/Y (MUX21X2_LVT)                                        0.0699      1.0000              0.1178      6.8521 f
  wptr_full/n106 (net)                              2      4.5305
  wptr_full/wptr_reg_9_/D (SDFFARX1_LVT)                               0.0699      1.0000    --        0.0001      6.8522 f
  data arrival time                                                                                                6.8522

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.0000      1.0000              0.0000      6.0000 r
  wclk (net)                                        1     77.7304
  cts_inv_8841445/A (INVX32_LVT)                                       0.0609      1.0000              0.0395      6.0395 r
  cts_inv_8841445/Y (INVX32_LVT)                                       0.0614      1.0000              0.0302      6.0697 f
  ctsbuf_net_816 (net)                              4    113.9284
  cts_inv_8791440/A (INVX32_RVT)                                       0.0874      1.0000              0.0208      6.0905 f
  cts_inv_8791440/Y (INVX32_RVT)                                       0.0939      1.0000              0.0836      6.1741 r
  ctsbuf_net_614 (net)                             58    119.0787
  wptr_full/wptr_reg_9_/CLK (SDFFARX1_LVT)                             0.1022      1.0000              0.0241      6.1982 r

  clock reconvergence pessimism                                                                        0.0000      6.1982
  clock uncertainty                                                                                   -0.0600      6.1382
  library setup time                                                               1.0000             -0.1938      5.9444
  data required time                                                                                               5.9444
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               5.9444
  data arrival time                                                                                               -6.8522
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -0.9078



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_7_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  winc (in)                                                            8.3013      1.0000              4.1300      4.4525 f
  winc (net)                                        1     59.6790
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.3018      1.0000    --        0.0401      4.4926 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0256      1.0000              1.2914      5.7840 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0256      1.0000    --        0.0000      5.7840 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1699      1.0000              0.2645      6.0485 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1699      1.0000    --        0.0000      6.0485 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0702      1.0000              0.1474      6.1959 f
  HFSNET_196 (net)                                  8     59.1204
  ZBUF_inst_268/A (NBUFFX32_LVT)                                       0.0700      1.0000    --        0.0002      6.1961 f
  ZBUF_inst_268/Y (NBUFFX32_LVT)                                       0.0626      1.0000              0.1009      6.2970 f
  ZBUF_10 (net)                                     7     69.9274
  wptr_full/U31/A2 (NAND2X0_LVT)                                       0.0860      1.0000    --        0.0321      6.3291 f
  wptr_full/U31/Y (NAND2X0_LVT)                                        0.1002      1.0000              0.1073      6.4364 r
  wptr_full/n15 (net)                               1      1.8843
  wptr_full/SGI164_2110/A2 (OR2X2_LVT)                                 0.1002      1.0000    --        0.0000      6.4365 r
  wptr_full/SGI164_2110/Y (OR2X2_LVT)                                  0.0598      1.0000              0.0995      6.5360 r
  wptr_full/n65 (net)                               2      6.0732
  wptr_full/U89/A1 (XOR2X2_LVT)                                        0.0598      1.0000    --        0.0003      6.5362 r
  wptr_full/U89/Y (XOR2X2_LVT)                                         0.0533      1.0000              0.1246      6.6609 f
  wptr_full/n40 (net)                               1      2.8932
  wptr_full/ZINV_inst_2097/A (INVX4_LVT)                               0.0533      1.0000    --        0.0000      6.6609 f
  wptr_full/ZINV_inst_2097/Y (INVX4_LVT)                               0.0461      1.0000              0.0496      6.7105 r
  wptr_full/ZINV_89 (net)                           1      9.4497
  wptr_full/ZINV_inst_2096/A (INVX8_LVT)                               0.0461      1.0000    --        0.0006      6.7112 r
  wptr_full/ZINV_inst_2096/Y (INVX8_LVT)                               0.0295      1.0000              0.0202      6.7314 f
  wptr_full/ZINV_88 (net)                           3      8.5332
  wptr_full/U107/A2 (AO22X2_LVT)                                       0.0295      1.0000    --        0.0004      6.7318 f
  wptr_full/U107/Y (AO22X2_LVT)                                        0.0527      1.0000              0.1143      6.8461 f
  wptr_full/n134 (net)                              2      4.3292
  wptr_full/wptr_reg_7_/D (SDFFARX1_LVT)                               0.0527      1.0000    --        0.0001      6.8462 f
  data arrival time                                                                                                6.8462

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.0000      1.0000              0.0000      6.0000 r
  wclk (net)                                        1     77.7304
  cts_inv_8841445/A (INVX32_LVT)                                       0.0609      1.0000              0.0395      6.0395 r
  cts_inv_8841445/Y (INVX32_LVT)                                       0.0614      1.0000              0.0302      6.0697 f
  ctsbuf_net_816 (net)                              4    113.9284
  cts_inv_8791440/A (INVX32_RVT)                                       0.0874      1.0000              0.0208      6.0905 f
  cts_inv_8791440/Y (INVX32_RVT)                                       0.0939      1.0000              0.0836      6.1741 r
  ctsbuf_net_614 (net)                             58    119.0787
  wptr_full/wptr_reg_7_/CLK (SDFFARX1_LVT)                             0.1019      1.0000              0.0233      6.1974 r

  clock reconvergence pessimism                                                                        0.0000      6.1974
  clock uncertainty                                                                                   -0.0600      6.1374
  library setup time                                                               1.0000             -0.1877      5.9497
  data required time                                                                                               5.9497
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               5.9497
  data arrival time                                                                                               -6.8462
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -0.8965



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_3_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  winc (in)                                                            8.3013      1.0000              4.1300      4.4525 f
  winc (net)                                        1     59.6790
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.3018      1.0000    --        0.0401      4.4926 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0256      1.0000              1.2914      5.7840 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0256      1.0000    --        0.0000      5.7840 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1699      1.0000              0.2645      6.0485 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1699      1.0000    --        0.0000      6.0485 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0702      1.0000              0.1474      6.1959 f
  HFSNET_196 (net)                                  8     59.1204
  ZBUF_inst_268/A (NBUFFX32_LVT)                                       0.0700      1.0000    --        0.0002      6.1961 f
  ZBUF_inst_268/Y (NBUFFX32_LVT)                                       0.0626      1.0000              0.1009      6.2970 f
  ZBUF_10 (net)                                     7     69.9274
  wptr_full/U33/A1 (NAND2X0_LVT)                                       0.0860      1.0000    --        0.0321      6.3291 f
  wptr_full/U33/Y (NAND2X0_LVT)                                        0.0882      1.0000              0.0966      6.4257 r
  wptr_full/n50 (net)                               1      1.5523
  wptr_full/U135/A1 (OR3X2_LVT)                                        0.0882      1.0000    --        0.0000      6.4257 r
  wptr_full/U135/Y (OR3X2_LVT)                                         0.0635      1.0000              0.1309      6.5566 r
  wptr_full/n91 (net)                               3      5.0326
  wptr_full/U9/A2 (NAND2X2_LVT)                                        0.0635      1.0000    --        0.0001      6.5567 r
  wptr_full/U9/Y (NAND2X2_LVT)                                         0.0311      1.0000              0.0895      6.6461 f
  wptr_full/n14 (net)                               2      2.0224
  wptr_full/U68/A1 (AND2X1_LVT)                                        0.0311      1.0000    --        0.0000      6.6462 f
  wptr_full/U68/Y (AND2X1_LVT)                                         0.0442      1.0000              0.0736      6.7198 f
  wptr_full/n162 (net)                              2      2.6567
  wptr_full/U98/A2 (AO22X1_LVT)                                        0.0442      1.0000    --        0.0001      6.7198 f
  wptr_full/U98/Y (AO22X1_LVT)                                         0.0548      1.0000              0.1147      6.8345 f
  wptr_full/wgraynext[3] (net)                      2      3.1070
  wptr_full/wptr_reg_3_/D (SDFFARX1_LVT)                               0.0548      1.0000    --        0.0000      6.8346 f
  data arrival time                                                                                                6.8346

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.0000      1.0000              0.0000      6.0000 r
  wclk (net)                                        1     77.7304
  cts_inv_8841445/A (INVX32_LVT)                                       0.0609      1.0000              0.0395      6.0395 r
  cts_inv_8841445/Y (INVX32_LVT)                                       0.0614      1.0000              0.0302      6.0697 f
  ctsbuf_net_816 (net)                              4    113.9284
  cts_inv_8791440/A (INVX32_RVT)                                       0.0874      1.0000              0.0208      6.0905 f
  cts_inv_8791440/Y (INVX32_RVT)                                       0.0939      1.0000              0.0836      6.1741 r
  ctsbuf_net_614 (net)                             58    119.0787
  wptr_full/wptr_reg_3_/CLK (SDFFARX1_LVT)                             0.1012      1.0000              0.0154      6.1895 r

  clock reconvergence pessimism                                                                        0.0000      6.1895
  clock uncertainty                                                                                   -0.0600      6.1295
  library setup time                                                               1.0000             -0.1884      5.9410
  data required time                                                                                               5.9410
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               5.9410
  data arrival time                                                                                               -6.8346
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -0.8936



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_12_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  winc (in)                                                            8.3013      1.0000              4.1300      4.4525 f
  winc (net)                                        1     59.6790
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.3018      1.0000    --        0.0401      4.4926 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0256      1.0000              1.2914      5.7840 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0256      1.0000    --        0.0000      5.7840 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1699      1.0000              0.2645      6.0485 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1699      1.0000    --        0.0000      6.0485 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0702      1.0000              0.1474      6.1959 f
  HFSNET_196 (net)                                  8     59.1204
  ZBUF_inst_267/A (NBUFFX32_LVT)                                       0.0716      1.0000    --        0.0093      6.2052 f
  ZBUF_inst_267/Y (NBUFFX32_LVT)                                       0.0523      1.0000              0.1023      6.3075 f
  ZBUF_9 (net)                                      6     52.3481
  wptr_full/U95/A2 (NAND2X4_LVT)                                       0.0548      1.0000    --        0.0072      6.3147 f
  wptr_full/U95/Y (NAND2X4_LVT)                                        0.0470      1.0000              0.1299      6.4446 r
  wptr_full/n113 (net)                              4      8.7885
  wptr_full/SGI189_2105/A3 (OR4X4_LVT)                                 0.0470      1.0000    --        0.0004      6.4450 r
  wptr_full/SGI189_2105/Y (OR4X4_LVT)                                  0.0373      1.0000              0.1572      6.6022 r
  wptr_full/n88 (net)                               5      6.2547
  wptr_full/U22/A2 (OR2X2_LVT)                                         0.0373      1.0000    --        0.0001      6.6023 r
  wptr_full/U22/Y (OR2X2_LVT)                                          0.0496      1.0000              0.0752      6.6775 r
  wptr_full/n117 (net)                              2      4.0728
  wptr_full/U86/A1 (XOR2X2_LVT)                                        0.0496      1.0000    --        0.0000      6.6776 r
  wptr_full/U86/Y (XOR2X2_LVT)                                         0.0504      1.0000              0.1193      6.7969 f
  wptr_full/n159 (net)                              2      2.2396
  wptr_full/wbin_reg_12_/D (SDFFARX2_LVT)                              0.0504      1.0000    --        0.0000      6.7969 f
  data arrival time                                                                                                6.7969

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.0000      1.0000              0.0000      6.0000 r
  wclk (net)                                        1     77.7304
  cts_inv_8841445/A (INVX32_LVT)                                       0.0609      1.0000              0.0395      6.0395 r
  cts_inv_8841445/Y (INVX32_LVT)                                       0.0614      1.0000              0.0302      6.0697 f
  ctsbuf_net_816 (net)                              4    113.9284
  cts_inv_8791440/A (INVX32_RVT)                                       0.0874      1.0000              0.0208      6.0905 f
  cts_inv_8791440/Y (INVX32_RVT)                                       0.0939      1.0000              0.0836      6.1741 r
  ctsbuf_net_614 (net)                             58    119.0787
  wptr_full/wbin_reg_12_/CLK (SDFFARX2_LVT)                            0.1022      1.0000              0.0240      6.1981 r

  clock reconvergence pessimism                                                                        0.0000      6.1981
  clock uncertainty                                                                                   -0.0600      6.1381
  library setup time                                                               1.0000             -0.1955      5.9426
  data required time                                                                                               5.9426
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               5.9426
  data arrival time                                                                                               -6.7969
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -0.8543



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_2_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  winc (in)                                                            8.3013      1.0000              4.1300      4.4525 f
  winc (net)                                        1     59.6790
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.3018      1.0000    --        0.0401      4.4926 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0256      1.0000              1.2914      5.7840 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0256      1.0000    --        0.0000      5.7840 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1699      1.0000              0.2645      6.0485 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1699      1.0000    --        0.0000      6.0485 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0702      1.0000              0.1474      6.1959 f
  HFSNET_196 (net)                                  8     59.1204
  ZBUF_inst_268/A (NBUFFX32_LVT)                                       0.0700      1.0000    --        0.0002      6.1961 f
  ZBUF_inst_268/Y (NBUFFX32_LVT)                                       0.0626      1.0000              0.1009      6.2970 f
  ZBUF_10 (net)                                     7     69.9274
  wptr_full/U33/A1 (NAND2X0_LVT)                                       0.0860      1.0000    --        0.0321      6.3291 f
  wptr_full/U33/Y (NAND2X0_LVT)                                        0.0882      1.0000              0.0966      6.4257 r
  wptr_full/n50 (net)                               1      1.5523
  wptr_full/U135/A1 (OR3X2_LVT)                                        0.0882      1.0000    --        0.0000      6.4257 r
  wptr_full/U135/Y (OR3X2_LVT)                                         0.0635      1.0000              0.1309      6.5566 r
  wptr_full/n91 (net)                               3      5.0326
  wptr_full/HFSINV_229_183/A (INVX1_LVT)                               0.0635      1.0000    --        0.0000      6.5566 r
  wptr_full/HFSINV_229_183/Y (INVX1_LVT)                               0.0386      1.0000              0.0246      6.5812 f
  wptr_full/HFSNET_184 (net)                        1      1.1408
  wptr_full/U136/A2 (OR2X2_LVT)                                        0.0386      1.0000    --        0.0000      6.5812 f
  wptr_full/U136/Y (OR2X2_LVT)                                         0.0444      1.0000              0.0821      6.6633 f
  wptr_full/n135 (net)                              3      4.7318
  wptr_full/HFSINV_301_158/A (INVX2_LVT)                               0.0444      1.0000    --        0.0001      6.6634 f
  wptr_full/HFSINV_301_158/Y (INVX2_LVT)                               0.0323      1.0000              0.0361      6.6995 r
  wptr_full/HFSNET_165 (net)                        2      2.0433
  wptr_full/U57/A2 (MUX21X2_LVT)                                       0.0323      1.0000    --        0.0000      6.6995 r
  wptr_full/U57/Y (MUX21X2_LVT)                                        0.0611      1.0000              0.1108      6.8103 r
  wptr_full/wgraynext[2] (net)                      2      4.2174
  wptr_full/wptr_reg_2_/D (SDFFARX1_LVT)                               0.0611      1.0000    --        0.0001      6.8104 r
  data arrival time                                                                                                6.8104

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.0000      1.0000              0.0000      6.0000 r
  wclk (net)                                        1     77.7304
  cts_inv_8841445/A (INVX32_LVT)                                       0.0609      1.0000              0.0395      6.0395 r
  cts_inv_8841445/Y (INVX32_LVT)                                       0.0614      1.0000              0.0302      6.0697 f
  ctsbuf_net_816 (net)                              4    113.9284
  cts_inv_8791440/A (INVX32_RVT)                                       0.0874      1.0000              0.0208      6.0905 f
  cts_inv_8791440/Y (INVX32_RVT)                                       0.0939      1.0000              0.0836      6.1741 r
  ctsbuf_net_614 (net)                             58    119.0787
  wptr_full/wptr_reg_2_/CLK (SDFFARX1_LVT)                             0.1015      1.0000              0.0161      6.1902 r

  clock reconvergence pessimism                                                                        0.0000      6.1902
  clock uncertainty                                                                                   -0.0600      6.1302
  library setup time                                                               1.0000             -0.1695      5.9607
  data required time                                                                                               5.9607
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               5.9607
  data arrival time                                                                                               -6.8104
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -0.8497



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_4_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  winc (in)                                                            8.3013      1.0000              4.1300      4.4525 f
  winc (net)                                        1     59.6790
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.3018      1.0000    --        0.0401      4.4926 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0256      1.0000              1.2914      5.7840 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0256      1.0000    --        0.0000      5.7840 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1699      1.0000              0.2645      6.0485 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1699      1.0000    --        0.0000      6.0485 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0702      1.0000              0.1474      6.1959 f
  HFSNET_196 (net)                                  8     59.1204
  ZBUF_inst_268/A (NBUFFX32_LVT)                                       0.0700      1.0000    --        0.0002      6.1961 f
  ZBUF_inst_268/Y (NBUFFX32_LVT)                                       0.0626      1.0000              0.1009      6.2970 f
  ZBUF_10 (net)                                     7     69.9274
  wptr_full/U33/A1 (NAND2X0_LVT)                                       0.0860      1.0000    --        0.0321      6.3291 f
  wptr_full/U33/Y (NAND2X0_LVT)                                        0.0882      1.0000              0.0966      6.4257 r
  wptr_full/n50 (net)                               1      1.5523
  wptr_full/U135/A1 (OR3X2_LVT)                                        0.0882      1.0000    --        0.0000      6.4257 r
  wptr_full/U135/Y (OR3X2_LVT)                                         0.0635      1.0000              0.1309      6.5566 r
  wptr_full/n91 (net)                               3      5.0326
  wptr_full/U9/A2 (NAND2X2_LVT)                                        0.0635      1.0000    --        0.0001      6.5567 r
  wptr_full/U9/Y (NAND2X2_LVT)                                         0.0311      1.0000              0.0895      6.6461 f
  wptr_full/n14 (net)                               2      2.0224
  wptr_full/U17/A1 (NAND2X0_LVT)                                       0.0311      1.0000    --        0.0000      6.6462 f
  wptr_full/U17/Y (NAND2X0_LVT)                                        0.0747      1.0000              0.0574      6.7036 r
  wptr_full/n95 (net)                               1      1.0924
  wptr_full/U79/A1 (NAND2X4_LVT)                                       0.0747      1.0000    --        0.0000      6.7036 r
  wptr_full/U79/Y (NAND2X4_LVT)                                        0.0342      1.0000              0.0937      6.7973 f
  wptr_full/n96 (net)                               2      4.3671
  wptr_full/wptr_reg_4_/D (SDFFARX1_LVT)                               0.0342      1.0000    --        0.0001      6.7973 f
  data arrival time                                                                                                6.7973

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.0000      1.0000              0.0000      6.0000 r
  wclk (net)                                        1     77.7304
  cts_inv_8841445/A (INVX32_LVT)                                       0.0609      1.0000              0.0395      6.0395 r
  cts_inv_8841445/Y (INVX32_LVT)                                       0.0614      1.0000              0.0302      6.0697 f
  ctsbuf_net_816 (net)                              4    113.9284
  cts_inv_8791440/A (INVX32_RVT)                                       0.0874      1.0000              0.0208      6.0905 f
  cts_inv_8791440/Y (INVX32_RVT)                                       0.0939      1.0000              0.0836      6.1741 r
  ctsbuf_net_614 (net)                             58    119.0787
  wptr_full/wptr_reg_4_/CLK (SDFFARX1_LVT)                             0.1016      1.0000              0.0168      6.1909 r

  clock reconvergence pessimism                                                                        0.0000      6.1909
  clock uncertainty                                                                                   -0.0600      6.1309
  library setup time                                                               1.0000             -0.1811      5.9498
  data required time                                                                                               5.9498
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               5.9498
  data arrival time                                                                                               -6.7973
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -0.8475



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_5_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  winc (in)                                                            8.3013      1.0000              4.1300      4.4525 f
  winc (net)                                        1     59.6790
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.3018      1.0000    --        0.0401      4.4926 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0256      1.0000              1.2914      5.7840 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0256      1.0000    --        0.0000      5.7840 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1699      1.0000              0.2645      6.0485 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1699      1.0000    --        0.0000      6.0485 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0702      1.0000              0.1474      6.1959 f
  HFSNET_196 (net)                                  8     59.1204
  ZBUF_inst_268/A (NBUFFX32_LVT)                                       0.0700      1.0000    --        0.0002      6.1961 f
  ZBUF_inst_268/Y (NBUFFX32_LVT)                                       0.0626      1.0000              0.1009      6.2970 f
  ZBUF_10 (net)                                     7     69.9274
  wptr_full/U31/A2 (NAND2X0_LVT)                                       0.0860      1.0000    --        0.0321      6.3291 f
  wptr_full/U31/Y (NAND2X0_LVT)                                        0.1002      1.0000              0.1073      6.4364 r
  wptr_full/n15 (net)                               1      1.8843
  wptr_full/SGI164_2110/A2 (OR2X2_LVT)                                 0.1002      1.0000    --        0.0000      6.4365 r
  wptr_full/SGI164_2110/Y (OR2X2_LVT)                                  0.0598      1.0000              0.0995      6.5360 r
  wptr_full/n65 (net)                               2      6.0732
  wptr_full/U140/A2 (AND2X2_LVT)                                       0.0598      1.0000    --        0.0000      6.5360 r
  wptr_full/U140/Y (AND2X2_LVT)                                        0.0586      1.0000              0.0942      6.6302 r
  wptr_full/n161 (net)                              2      5.1722
  wptr_full/U64/A1 (MUX21X2_LVT)                                       0.0586      1.0000    --        0.0000      6.6303 r
  wptr_full/U64/Y (MUX21X2_LVT)                                        0.0717      1.0000              0.1269      6.7572 r
  wptr_full/wgraynext[5] (net)                      1      5.9429
  wptr_full/ZINV_inst_558/A (INVX8_LVT)                                0.0717      1.0000    --        0.0001      6.7573 r
  wptr_full/ZINV_inst_558/Y (INVX8_LVT)                                0.0437      1.0000              0.0271      6.7844 f
  wptr_full/ZINV_234 (net)                          1     13.2102
  wptr_full/ZINV_inst_557/A (INVX8_LVT)                                0.0437      1.0000    --        0.0015      6.7859 f
  wptr_full/ZINV_inst_557/Y (INVX8_LVT)                                0.0263      1.0000              0.0270      6.8129 r
  wptr_full/ZINV_233 (net)                          2      4.1063
  wptr_full/wptr_reg_5_/D (SDFFARX1_LVT)                               0.0263      1.0000    --        0.0000      6.8129 r
  data arrival time                                                                                                6.8129

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.0000      1.0000              0.0000      6.0000 r
  wclk (net)                                        1     77.7304
  cts_inv_8841445/A (INVX32_LVT)                                       0.0609      1.0000              0.0395      6.0395 r
  cts_inv_8841445/Y (INVX32_LVT)                                       0.0614      1.0000              0.0302      6.0697 f
  ctsbuf_net_816 (net)                              4    113.9284
  cts_inv_8791440/A (INVX32_RVT)                                       0.0874      1.0000              0.0208      6.0905 f
  cts_inv_8791440/Y (INVX32_RVT)                                       0.0939      1.0000              0.0836      6.1741 r
  ctsbuf_net_614 (net)                             58    119.0787
  wptr_full/wptr_reg_5_/CLK (SDFFARX1_LVT)                             0.1016      1.0000              0.0217      6.1958 r

  clock reconvergence pessimism                                                                        0.0000      6.1958
  clock uncertainty                                                                                   -0.0600      6.1358
  library setup time                                                               1.0000             -0.1572      5.9786
  data required time                                                                                               5.9786
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               5.9786
  data arrival time                                                                                               -6.8129
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -0.8343



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_8_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  winc (in)                                                            8.3013      1.0000              4.1300      4.4525 f
  winc (net)                                        1     59.6790
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.3018      1.0000    --        0.0401      4.4926 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0256      1.0000              1.2914      5.7840 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0256      1.0000    --        0.0000      5.7840 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1699      1.0000              0.2645      6.0485 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1699      1.0000    --        0.0000      6.0485 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0702      1.0000              0.1474      6.1959 f
  HFSNET_196 (net)                                  8     59.1204
  wptr_full/HFSINV_1105_199/A (INVX32_LVT)                             0.0705      1.0000    --        0.0007      6.1965 f
  wptr_full/HFSINV_1105_199/Y (INVX32_LVT)                             0.0497      1.0000              0.0395      6.2360 r
  wptr_full/HFSNET_196 (net)                        6     41.5634
  wptr_full/U39/A2 (OR2X2_LVT)                                         0.0583      1.0000    --        0.0156      6.2517 r
  wptr_full/U39/Y (OR2X2_LVT)                                          0.0634      1.0000              0.0938      6.3454 r
  wptr_full/n57 (net)                               5      7.0043
  wptr_full/SGI177_2099/A2 (OR2X4_LVT)                                 0.0634      1.0000    --        0.0000      6.3454 r
  wptr_full/SGI177_2099/Y (OR2X4_LVT)                                  0.0779      1.0000              0.1177      6.4631 r
  wptr_full/n30 (net)                               1     15.5828
  wptr_full/U49/A1 (NAND2X0_LVT)                                       0.0780      1.0000    --        0.0025      6.4655 r
  wptr_full/U49/Y (NAND2X0_LVT)                                        0.0655      1.0000              0.0475      6.5131 f
  wptr_full/n38 (net)                               1      1.2042
  wptr_full/U78/A2 (AND2X2_LVT)                                        0.0655      1.0000    --        0.0000      6.5131 f
  wptr_full/U78/Y (AND2X2_LVT)                                         0.0534      1.0000              0.1116      6.6247 f
  wptr_full/n160 (net)                              3      5.1196
  wptr_full/U58/S0 (MUX21X2_LVT)                                       0.0534      1.0000    --        0.0001      6.6248 f
  wptr_full/U58/Y (MUX21X2_LVT)                                        0.0745      1.0000              0.1459      6.7706 f
  wptr_full/wgraynext[8] (net)                      2      6.2732
  wptr_full/wptr_reg_8_/D (SDFFARX1_LVT)                               0.0745      1.0000    --        0.0002      6.7709 f
  data arrival time                                                                                                6.7709

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.0000      1.0000              0.0000      6.0000 r
  wclk (net)                                        1     77.7304
  cts_inv_8841445/A (INVX32_LVT)                                       0.0609      1.0000              0.0395      6.0395 r
  cts_inv_8841445/Y (INVX32_LVT)                                       0.0614      1.0000              0.0302      6.0697 f
  ctsbuf_net_816 (net)                              4    113.9284
  cts_inv_8791440/A (INVX32_RVT)                                       0.0874      1.0000              0.0208      6.0905 f
  cts_inv_8791440/Y (INVX32_RVT)                                       0.0939      1.0000              0.0836      6.1741 r
  ctsbuf_net_614 (net)                             58    119.0787
  wptr_full/wptr_reg_8_/CLK (SDFFARX1_LVT)                             0.1022      1.0000              0.0241      6.1982 r

  clock reconvergence pessimism                                                                        0.0000      6.1982
  clock uncertainty                                                                                   -0.0600      6.1382
  library setup time                                                               1.0000             -0.1955      5.9427
  data required time                                                                                               5.9427
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               5.9427
  data arrival time                                                                                               -6.7709
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -0.8281



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_10_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  winc (in)                                                            8.3013      1.0000              4.1300      4.4525 f
  winc (net)                                        1     59.6790
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.3018      1.0000    --        0.0401      4.4926 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0256      1.0000              1.2914      5.7840 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0256      1.0000    --        0.0000      5.7840 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1699      1.0000              0.2645      6.0485 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1699      1.0000    --        0.0000      6.0485 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0702      1.0000              0.1474      6.1959 f
  HFSNET_196 (net)                                  8     59.1204
  ZBUF_inst_267/A (NBUFFX32_LVT)                                       0.0716      1.0000    --        0.0093      6.2052 f
  ZBUF_inst_267/Y (NBUFFX32_LVT)                                       0.0523      1.0000              0.1023      6.3075 f
  ZBUF_9 (net)                                      6     52.3481
  wptr_full/U95/A2 (NAND2X4_LVT)                                       0.0548      1.0000    --        0.0072      6.3147 f
  wptr_full/U95/Y (NAND2X4_LVT)                                        0.0470      1.0000              0.1299      6.4446 r
  wptr_full/n113 (net)                              4      8.7885
  wptr_full/U112/A2 (OR2X2_LVT)                                        0.0470      1.0000    --        0.0004      6.4450 r
  wptr_full/U112/Y (OR2X2_LVT)                                         0.0325      1.0000              0.0657      6.5107 r
  wptr_full/n67 (net)                               1      1.3860
  wptr_full/U42/A2 (OR2X2_LVT)                                         0.0325      1.0000    --        0.0000      6.5107 r
  wptr_full/U42/Y (OR2X2_LVT)                                          0.0432      1.0000              0.0681      6.5789 r
  wptr_full/n70 (net)                               2      2.8504
  wptr_full/U110/A1 (NAND2X0_LVT)                                      0.0432      1.0000    --        0.0000      6.5789 r
  wptr_full/U110/Y (NAND2X0_LVT)                                       0.0838      1.0000              0.0562      6.6352 f
  wptr_full/n81 (net)                               2      2.0056
  wptr_full/U148/A2 (AND2X1_LVT)                                       0.0838      1.0000    --        0.0000      6.6352 f
  wptr_full/U148/Y (AND2X1_LVT)                                        0.0418      1.0000              0.0991      6.7343 f
  wptr_full/n156 (net)                              2      1.8791
  wptr_full/wbin_reg_10_/D (SDFFARX1_LVT)                              0.0418      1.0000    --        0.0000      6.7343 f
  data arrival time                                                                                                6.7343

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.0000      1.0000              0.0000      6.0000 r
  wclk (net)                                        1     77.7304
  cts_inv_8841445/A (INVX32_LVT)                                       0.0609      1.0000              0.0395      6.0395 r
  cts_inv_8841445/Y (INVX32_LVT)                                       0.0614      1.0000              0.0302      6.0697 f
  ctsbuf_net_816 (net)                              4    113.9284
  cts_inv_8791440/A (INVX32_RVT)                                       0.0874      1.0000              0.0208      6.0905 f
  cts_inv_8791440/Y (INVX32_RVT)                                       0.0939      1.0000              0.0836      6.1741 r
  ctsbuf_net_614 (net)                             58    119.0787
  wptr_full/wbin_reg_10_/CLK (SDFFARX1_LVT)                            0.1024      1.0000              0.0240      6.1981 r

  clock reconvergence pessimism                                                                        0.0000      6.1981
  clock uncertainty                                                                                   -0.0600      6.1381
  library setup time                                                               1.0000             -0.1837      5.9544
  data required time                                                                                               5.9544
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               5.9544
  data arrival time                                                                                               -6.7343
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -0.7799



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_4_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  winc (in)                                                            8.3013      1.0000              4.1300      4.4525 f
  winc (net)                                        1     59.6790
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.3018      1.0000    --        0.0401      4.4926 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0256      1.0000              1.2914      5.7840 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0256      1.0000    --        0.0000      5.7840 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1699      1.0000              0.2645      6.0485 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1699      1.0000    --        0.0000      6.0485 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0702      1.0000              0.1474      6.1959 f
  HFSNET_196 (net)                                  8     59.1204
  ZBUF_inst_268/A (NBUFFX32_LVT)                                       0.0700      1.0000    --        0.0002      6.1961 f
  ZBUF_inst_268/Y (NBUFFX32_LVT)                                       0.0626      1.0000              0.1009      6.2970 f
  ZBUF_10 (net)                                     7     69.9274
  wptr_full/U33/A1 (NAND2X0_LVT)                                       0.0860      1.0000    --        0.0321      6.3291 f
  wptr_full/U33/Y (NAND2X0_LVT)                                        0.0882      1.0000              0.0966      6.4257 r
  wptr_full/n50 (net)                               1      1.5523
  wptr_full/U135/A1 (OR3X2_LVT)                                        0.0882      1.0000    --        0.0000      6.4257 r
  wptr_full/U135/Y (OR3X2_LVT)                                         0.0635      1.0000              0.1309      6.5566 r
  wptr_full/n91 (net)                               3      5.0326
  wptr_full/U9/A2 (NAND2X2_LVT)                                        0.0635      1.0000    --        0.0001      6.5567 r
  wptr_full/U9/Y (NAND2X2_LVT)                                         0.0311      1.0000              0.0895      6.6461 f
  wptr_full/n14 (net)                               2      2.0224
  wptr_full/U68/A1 (AND2X1_LVT)                                        0.0311      1.0000    --        0.0000      6.6462 f
  wptr_full/U68/Y (AND2X1_LVT)                                         0.0442      1.0000              0.0736      6.7198 f
  wptr_full/n162 (net)                              2      2.6567
  wptr_full/wbin_reg_4_/D (SDFFARX1_LVT)                               0.0442      1.0000    --        0.0000      6.7198 f
  data arrival time                                                                                                6.7198

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.0000      1.0000              0.0000      6.0000 r
  wclk (net)                                        1     77.7304
  cts_inv_8841445/A (INVX32_LVT)                                       0.0609      1.0000              0.0395      6.0395 r
  cts_inv_8841445/Y (INVX32_LVT)                                       0.0614      1.0000              0.0302      6.0697 f
  ctsbuf_net_816 (net)                              4    113.9284
  cts_inv_8791440/A (INVX32_RVT)                                       0.0874      1.0000              0.0208      6.0905 f
  cts_inv_8791440/Y (INVX32_RVT)                                       0.0939      1.0000              0.0836      6.1741 r
  ctsbuf_net_614 (net)                             58    119.0787
  wptr_full/wbin_reg_4_/CLK (SDFFARX1_LVT)                             0.1011      1.0000              0.0158      6.1899 r

  clock reconvergence pessimism                                                                        0.0000      6.1899
  clock uncertainty                                                                                   -0.0600      6.1299
  library setup time                                                               1.0000             -0.1847      5.9452
  data required time                                                                                               5.9452
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               5.9452
  data arrival time                                                                                               -6.7198
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -0.7746



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_7_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  winc (in)                                                            8.3013      1.0000              4.1300      4.4525 f
  winc (net)                                        1     59.6790
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.3018      1.0000    --        0.0401      4.4926 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0256      1.0000              1.2914      5.7840 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0256      1.0000    --        0.0000      5.7840 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1699      1.0000              0.2645      6.0485 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1699      1.0000    --        0.0000      6.0485 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0702      1.0000              0.1474      6.1959 f
  HFSNET_196 (net)                                  8     59.1204
  ZBUF_inst_268/A (NBUFFX32_LVT)                                       0.0700      1.0000    --        0.0002      6.1961 f
  ZBUF_inst_268/Y (NBUFFX32_LVT)                                       0.0626      1.0000              0.1009      6.2970 f
  ZBUF_10 (net)                                     7     69.9274
  wptr_full/U31/A2 (NAND2X0_LVT)                                       0.0860      1.0000    --        0.0321      6.3291 f
  wptr_full/U31/Y (NAND2X0_LVT)                                        0.1002      1.0000              0.1073      6.4364 r
  wptr_full/n15 (net)                               1      1.8843
  wptr_full/SGI164_2110/A2 (OR2X2_LVT)                                 0.1002      1.0000    --        0.0000      6.4365 r
  wptr_full/SGI164_2110/Y (OR2X2_LVT)                                  0.0598      1.0000              0.0995      6.5360 r
  wptr_full/n65 (net)                               2      6.0732
  wptr_full/U89/A1 (XOR2X2_LVT)                                        0.0598      1.0000    --        0.0003      6.5362 r
  wptr_full/U89/Y (XOR2X2_LVT)                                         0.0533      1.0000              0.1246      6.6609 f
  wptr_full/n40 (net)                               1      2.8932
  wptr_full/ZINV_inst_2097/A (INVX4_LVT)                               0.0533      1.0000    --        0.0000      6.6609 f
  wptr_full/ZINV_inst_2097/Y (INVX4_LVT)                               0.0461      1.0000              0.0496      6.7105 r
  wptr_full/ZINV_89 (net)                           1      9.4497
  wptr_full/ZINV_inst_2096/A (INVX8_LVT)                               0.0461      1.0000    --        0.0006      6.7112 r
  wptr_full/ZINV_inst_2096/Y (INVX8_LVT)                               0.0295      1.0000              0.0202      6.7314 f
  wptr_full/ZINV_88 (net)                           3      8.5332
  wptr_full/wbin_reg_7_/D (SDFFARX1_LVT)                               0.0295      1.0000    --        0.0003      6.7317 f
  data arrival time                                                                                                6.7317

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.0000      1.0000              0.0000      6.0000 r
  wclk (net)                                        1     77.7304
  cts_inv_8841445/A (INVX32_LVT)                                       0.0609      1.0000              0.0395      6.0395 r
  cts_inv_8841445/Y (INVX32_LVT)                                       0.0614      1.0000              0.0302      6.0697 f
  ctsbuf_net_816 (net)                              4    113.9284
  cts_inv_8791440/A (INVX32_RVT)                                       0.0874      1.0000              0.0208      6.0905 f
  cts_inv_8791440/Y (INVX32_RVT)                                       0.0939      1.0000              0.0836      6.1741 r
  ctsbuf_net_614 (net)                             58    119.0787
  wptr_full/wbin_reg_7_/CLK (SDFFARX1_LVT)                             0.1022      1.0000              0.0225      6.1966 r

  clock reconvergence pessimism                                                                        0.0000      6.1966
  clock uncertainty                                                                                   -0.0600      6.1366
  library setup time                                                               1.0000             -0.1793      5.9573
  data required time                                                                                               5.9573
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               5.9573
  data arrival time                                                                                               -6.7317
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -0.7744



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_11_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  winc (in)                                                            8.3013      1.0000              4.1300      4.4525 f
  winc (net)                                        1     59.6790
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.3018      1.0000    --        0.0401      4.4926 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0256      1.0000              1.2914      5.7840 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0256      1.0000    --        0.0000      5.7840 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1699      1.0000              0.2645      6.0485 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1699      1.0000    --        0.0000      6.0485 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0702      1.0000              0.1474      6.1959 f
  HFSNET_196 (net)                                  8     59.1204
  ZBUF_inst_267/A (NBUFFX32_LVT)                                       0.0716      1.0000    --        0.0093      6.2052 f
  ZBUF_inst_267/Y (NBUFFX32_LVT)                                       0.0523      1.0000              0.1023      6.3075 f
  ZBUF_9 (net)                                      6     52.3481
  wptr_full/U95/A2 (NAND2X4_LVT)                                       0.0548      1.0000    --        0.0072      6.3147 f
  wptr_full/U95/Y (NAND2X4_LVT)                                        0.0470      1.0000              0.1299      6.4446 r
  wptr_full/n113 (net)                              4      8.7885
  wptr_full/U101/A1 (OR3X1_LVT)                                        0.0470      1.0000    --        0.0004      6.4450 r
  wptr_full/U101/Y (OR3X1_LVT)                                         0.0489      1.0000              0.0980      6.5430 r
  wptr_full/n18 (net)                               1      1.7944
  wptr_full/U100/A2 (OA22X1_LVT)                                       0.0489      1.0000    --        0.0000      6.5430 r
  wptr_full/U100/Y (OA22X1_LVT)                                        0.0566      1.0000              0.0875      6.6305 r
  wptr_full/n115 (net)                              1      1.2551
  wptr_full/U18/A2 (NAND2X4_LVT)                                       0.0566      1.0000    --        0.0000      6.6306 r
  wptr_full/U18/Y (NAND2X4_LVT)                                        0.0311      1.0000              0.0927      6.7233 f
  wptr_full/n158 (net)                              2      3.1173
  wptr_full/wbin_reg_11_/D (SDFFASX1_LVT)                              0.0311      1.0000    --        0.0000      6.7233 f
  data arrival time                                                                                                6.7233

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.0000      1.0000              0.0000      6.0000 r
  wclk (net)                                        1     77.7304
  cts_inv_8841445/A (INVX32_LVT)                                       0.0609      1.0000              0.0395      6.0395 r
  cts_inv_8841445/Y (INVX32_LVT)                                       0.0614      1.0000              0.0302      6.0697 f
  ctsbuf_net_816 (net)                              4    113.9284
  cts_inv_8791440/A (INVX32_RVT)                                       0.0874      1.0000              0.0208      6.0905 f
  cts_inv_8791440/Y (INVX32_RVT)                                       0.0939      1.0000              0.0836      6.1741 r
  ctsbuf_net_614 (net)                             58    119.0787
  wptr_full/wbin_reg_11_/CLK (SDFFASX1_LVT)                            0.1022      1.0000              0.0240      6.1981 r

  clock reconvergence pessimism                                                                        0.0000      6.1981
  clock uncertainty                                                                                   -0.0600      6.1381
  library setup time                                                               1.0000             -0.1811      5.9570
  data required time                                                                                               5.9570
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               5.9570
  data arrival time                                                                                               -6.7233
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -0.7664



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_1_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  winc (in)                                                            8.3013      1.0000              4.1300      4.4525 f
  winc (net)                                        1     59.6790
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.3018      1.0000    --        0.0401      4.4926 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0256      1.0000              1.2914      5.7840 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0256      1.0000    --        0.0000      5.7840 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1699      1.0000              0.2645      6.0485 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1699      1.0000    --        0.0000      6.0485 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0702      1.0000              0.1474      6.1959 f
  HFSNET_196 (net)                                  8     59.1204
  wptr_full/HFSINV_1105_199/A (INVX32_LVT)                             0.0705      1.0000    --        0.0007      6.1965 f
  wptr_full/HFSINV_1105_199/Y (INVX32_LVT)                             0.0497      1.0000              0.0395      6.2360 r
  wptr_full/HFSNET_196 (net)                        6     41.5634
  wptr_full/U39/A2 (OR2X2_LVT)                                         0.0583      1.0000    --        0.0156      6.2517 r
  wptr_full/U39/Y (OR2X2_LVT)                                          0.0634      1.0000              0.0938      6.3454 r
  wptr_full/n57 (net)                               5      7.0043
  wptr_full/U28/A2 (OR2X2_LVT)                                         0.0634      1.0000    --        0.0002      6.3456 r
  wptr_full/U28/Y (OR2X2_LVT)                                          0.0411      1.0000              0.0742      6.4198 r
  wptr_full/n43 (net)                               2      1.9980
  wptr_full/U45/A2 (NAND2X0_LVT)                                       0.0411      1.0000    --        0.0000      6.4198 r
  wptr_full/U45/Y (NAND2X0_LVT)                                        0.0683      1.0000              0.0416      6.4614 f
  wptr_full/n44 (net)                               1      0.9832
  wptr_full/U20/A2 (NAND2X4_LVT)                                       0.0683      1.0000    --        0.0000      6.4614 f
  wptr_full/U20/Y (NAND2X4_LVT)                                        0.0424      1.0000              0.1330      6.5944 r
  wptr_full/n22 (net)                               2      6.9149
  wptr_full/HFSINV_159_171/A (INVX4_LVT)                               0.0424      1.0000    --        0.0001      6.5944 r
  wptr_full/HFSINV_159_171/Y (INVX4_LVT)                               0.0250      1.0000              0.0161      6.6105 f
  wptr_full/HFSNET_174 (net)                        2      2.4948
  wptr_full/U92/A4 (AO22X2_LVT)                                        0.0250      1.0000    --        0.0000      6.6106 f
  wptr_full/U92/Y (AO22X2_LVT)                                         0.0601      1.0000              0.0948      6.7054 f
  wptr_full/n97 (net)                               2      6.2558
  wptr_full/wptr_reg_1_/D (SDFFARX1_LVT)                               0.0601      1.0000    --        0.0002      6.7056 f
  data arrival time                                                                                                6.7056

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.0000      1.0000              0.0000      6.0000 r
  wclk (net)                                        1     77.7304
  cts_inv_8841445/A (INVX32_LVT)                                       0.0609      1.0000              0.0395      6.0395 r
  cts_inv_8841445/Y (INVX32_LVT)                                       0.0614      1.0000              0.0302      6.0697 f
  ctsbuf_net_816 (net)                              4    113.9284
  cts_inv_8791440/A (INVX32_RVT)                                       0.0874      1.0000              0.0208      6.0905 f
  cts_inv_8791440/Y (INVX32_RVT)                                       0.0939      1.0000              0.0836      6.1741 r
  ctsbuf_net_614 (net)                             58    119.0787
  wptr_full/wptr_reg_1_/CLK (SDFFARX1_LVT)                             0.1015      1.0000              0.0159      6.1900 r

  clock reconvergence pessimism                                                                        0.0000      6.1900
  clock uncertainty                                                                                   -0.0600      6.1300
  library setup time                                                               1.0000             -0.1903      5.9397
  data required time                                                                                               5.9397
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               5.9397
  data arrival time                                                                                               -6.7056
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -0.7659



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_0_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  winc (in)                                                            8.3013      1.0000              4.1300      4.4525 f
  winc (net)                                        1     59.6790
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.3018      1.0000    --        0.0401      4.4926 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0256      1.0000              1.2914      5.7840 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0256      1.0000    --        0.0000      5.7840 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1699      1.0000              0.2645      6.0485 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1699      1.0000    --        0.0000      6.0485 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0702      1.0000              0.1474      6.1959 f
  HFSNET_196 (net)                                  8     59.1204
  wptr_full/HFSINV_1105_199/A (INVX32_LVT)                             0.0705      1.0000    --        0.0007      6.1965 f
  wptr_full/HFSINV_1105_199/Y (INVX32_LVT)                             0.0497      1.0000              0.0395      6.2360 r
  wptr_full/HFSNET_196 (net)                        6     41.5634
  wptr_full/U39/A2 (OR2X2_LVT)                                         0.0583      1.0000    --        0.0156      6.2517 r
  wptr_full/U39/Y (OR2X2_LVT)                                          0.0634      1.0000              0.0938      6.3454 r
  wptr_full/n57 (net)                               5      7.0043
  wptr_full/U48/A2 (NAND2X0_LVT)                                       0.0634      1.0000    --        0.0002      6.3456 r
  wptr_full/U48/Y (NAND2X0_LVT)                                        0.0499      1.0000              0.0421      6.3876 f
  wptr_full/n59 (net)                               1      0.7961
  wptr_full/U138/A1 (AND2X1_LVT)                                       0.0499      1.0000    --        0.0000      6.3876 f
  wptr_full/U138/Y (AND2X1_LVT)                                        0.0428      1.0000              0.0827      6.4703 f
  wptr_full/n61 (net)                               2      2.5679
  wptr_full/U23/A (INVX2_LVT)                                          0.0428      1.0000    --        0.0000      6.4703 f
  wptr_full/U23/Y (INVX2_LVT)                                          0.0329      1.0000              0.0368      6.5071 r
  wptr_full/n157 (net)                              2      2.3391
  wptr_full/U152/A2 (NAND2X0_LVT)                                      0.0329      1.0000    --        0.0000      6.5071 r
  wptr_full/U152/Y (NAND2X0_LVT)                                       0.0503      1.0000              0.0385      6.5456 f
  wptr_full/n99 (net)                               1      0.8860
  wptr_full/U103/A2 (NAND2X4_LVT)                                      0.0503      1.0000    --        0.0000      6.5456 f
  wptr_full/U103/Y (NAND2X4_LVT)                                       0.0757      1.0000              0.1461      6.6917 r
  wptr_full/n107 (net)                              2     19.1236
  wptr_full/wptr_reg_0_/D (SDFFARX1_LVT)                               0.0761      1.0000    --        0.0036      6.6953 r
  data arrival time                                                                                                6.6953

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.0000      1.0000              0.0000      6.0000 r
  wclk (net)                                        1     77.7304
  cts_inv_8841445/A (INVX32_LVT)                                       0.0609      1.0000              0.0395      6.0395 r
  cts_inv_8841445/Y (INVX32_LVT)                                       0.0614      1.0000              0.0302      6.0697 f
  ctsbuf_net_816 (net)                              4    113.9284
  cts_inv_8791440/A (INVX32_RVT)                                       0.0874      1.0000              0.0208      6.0905 f
  cts_inv_8791440/Y (INVX32_RVT)                                       0.0939      1.0000              0.0836      6.1741 r
  ctsbuf_net_614 (net)                             58    119.0787
  wptr_full/wptr_reg_0_/CLK (SDFFARX1_LVT)                             0.1020      1.0000              0.0221      6.1962 r

  clock reconvergence pessimism                                                                        0.0000      6.1962
  clock uncertainty                                                                                   -0.0600      6.1362
  library setup time                                                               1.0000             -0.1738      5.9624
  data required time                                                                                               5.9624
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               5.9624
  data arrival time                                                                                               -6.6953
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -0.7329



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_9_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  winc (in)                                                            8.3013      1.0000              4.1300      4.4525 f
  winc (net)                                        1     59.6790
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.3018      1.0000    --        0.0401      4.4926 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0256      1.0000              1.2914      5.7840 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0256      1.0000    --        0.0000      5.7840 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1699      1.0000              0.2645      6.0485 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1699      1.0000    --        0.0000      6.0485 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0702      1.0000              0.1474      6.1959 f
  HFSNET_196 (net)                                  8     59.1204
  ZBUF_inst_267/A (NBUFFX32_LVT)                                       0.0716      1.0000    --        0.0093      6.2052 f
  ZBUF_inst_267/Y (NBUFFX32_LVT)                                       0.0523      1.0000              0.1023      6.3075 f
  ZBUF_9 (net)                                      6     52.3481
  wptr_full/U95/A2 (NAND2X4_LVT)                                       0.0548      1.0000    --        0.0072      6.3147 f
  wptr_full/U95/Y (NAND2X4_LVT)                                        0.0470      1.0000              0.1299      6.4446 r
  wptr_full/n113 (net)                              4      8.7885
  wptr_full/U112/A2 (OR2X2_LVT)                                        0.0470      1.0000    --        0.0004      6.4450 r
  wptr_full/U112/Y (OR2X2_LVT)                                         0.0325      1.0000              0.0657      6.5107 r
  wptr_full/n67 (net)                               1      1.3860
  wptr_full/U42/A2 (OR2X2_LVT)                                         0.0325      1.0000    --        0.0000      6.5107 r
  wptr_full/U42/Y (OR2X2_LVT)                                          0.0432      1.0000              0.0681      6.5789 r
  wptr_full/n70 (net)                               2      2.8504
  wptr_full/U60/A1 (AND2X1_LVT)                                        0.0432      1.0000    --        0.0000      6.5789 r
  wptr_full/U60/Y (AND2X1_LVT)                                         0.0563      1.0000              0.0768      6.6557 r
  wptr_full/n101 (net)                              2      3.1901
  wptr_full/HFSINV_248_166/A (INVX2_LVT)                               0.0563      1.0000    --        0.0000      6.6557 r
  wptr_full/HFSINV_248_166/Y (INVX2_LVT)                               0.0380      1.0000              0.0267      6.6825 f
  wptr_full/HFSNET_170 (net)                        2      2.9712
  wptr_full/wbin_reg_9_/D (SDFFASX1_LVT)                               0.0380      1.0000    --        0.0000      6.6825 f
  data arrival time                                                                                                6.6825

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.0000      1.0000              0.0000      6.0000 r
  wclk (net)                                        1     77.7304
  cts_inv_8841445/A (INVX32_LVT)                                       0.0609      1.0000              0.0395      6.0395 r
  cts_inv_8841445/Y (INVX32_LVT)                                       0.0614      1.0000              0.0302      6.0697 f
  ctsbuf_net_816 (net)                              4    113.9284
  cts_inv_8791440/A (INVX32_RVT)                                       0.0874      1.0000              0.0208      6.0905 f
  cts_inv_8791440/Y (INVX32_RVT)                                       0.0939      1.0000              0.0836      6.1741 r
  ctsbuf_net_614 (net)                             58    119.0787
  wptr_full/wbin_reg_9_/CLK (SDFFASX1_LVT)                             0.1019      1.0000              0.0233      6.1974 r

  clock reconvergence pessimism                                                                        0.0000      6.1974
  clock uncertainty                                                                                   -0.0600      6.1374
  library setup time                                                               1.0000             -0.1838      5.9536
  data required time                                                                                               5.9536
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               5.9536
  data arrival time                                                                                               -6.6825
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -0.7289



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_3_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  winc (in)                                                            8.3013      1.0000              4.1300      4.4525 f
  winc (net)                                        1     59.6790
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.3018      1.0000    --        0.0401      4.4926 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0256      1.0000              1.2914      5.7840 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0256      1.0000    --        0.0000      5.7840 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1699      1.0000              0.2645      6.0485 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1699      1.0000    --        0.0000      6.0485 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0702      1.0000              0.1474      6.1959 f
  HFSNET_196 (net)                                  8     59.1204
  ZBUF_inst_268/A (NBUFFX32_LVT)                                       0.0700      1.0000    --        0.0002      6.1961 f
  ZBUF_inst_268/Y (NBUFFX32_LVT)                                       0.0626      1.0000              0.1009      6.2970 f
  ZBUF_10 (net)                                     7     69.9274
  wptr_full/U33/A1 (NAND2X0_LVT)                                       0.0860      1.0000    --        0.0321      6.3291 f
  wptr_full/U33/Y (NAND2X0_LVT)                                        0.0882      1.0000              0.0966      6.4257 r
  wptr_full/n50 (net)                               1      1.5523
  wptr_full/U135/A1 (OR3X2_LVT)                                        0.0882      1.0000    --        0.0000      6.4257 r
  wptr_full/U135/Y (OR3X2_LVT)                                         0.0635      1.0000              0.1309      6.5566 r
  wptr_full/n91 (net)                               3      5.0326
  wptr_full/HFSINV_229_183/A (INVX1_LVT)                               0.0635      1.0000    --        0.0000      6.5566 r
  wptr_full/HFSINV_229_183/Y (INVX1_LVT)                               0.0386      1.0000              0.0246      6.5812 f
  wptr_full/HFSNET_184 (net)                        1      1.1408
  wptr_full/U136/A2 (OR2X2_LVT)                                        0.0386      1.0000    --        0.0000      6.5812 f
  wptr_full/U136/Y (OR2X2_LVT)                                         0.0444      1.0000              0.0821      6.6633 f
  wptr_full/n135 (net)                              3      4.7318
  wptr_full/wbin_reg_3_/D (SDFFASX1_LVT)                               0.0444      1.0000    --        0.0001      6.6634 f
  data arrival time                                                                                                6.6634

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.0000      1.0000              0.0000      6.0000 r
  wclk (net)                                        1     77.7304
  cts_inv_8841445/A (INVX32_LVT)                                       0.0609      1.0000              0.0395      6.0395 r
  cts_inv_8841445/Y (INVX32_LVT)                                       0.0614      1.0000              0.0302      6.0697 f
  ctsbuf_net_816 (net)                              4    113.9284
  cts_inv_8791440/A (INVX32_RVT)                                       0.0874      1.0000              0.0208      6.0905 f
  cts_inv_8791440/Y (INVX32_RVT)                                       0.0939      1.0000              0.0836      6.1741 r
  ctsbuf_net_614 (net)                             58    119.0787
  wptr_full/wbin_reg_3_/CLK (SDFFASX1_LVT)                             0.1012      1.0000              0.0168      6.1909 r

  clock reconvergence pessimism                                                                        0.0000      6.1909
  clock uncertainty                                                                                   -0.0600      6.1309
  library setup time                                                               1.0000             -0.1862      5.9448
  data required time                                                                                               5.9448
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               5.9448
  data arrival time                                                                                               -6.6634
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -0.7186



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_8_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  winc (in)                                                            8.3013      1.0000              4.1300      4.4525 f
  winc (net)                                        1     59.6790
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.3018      1.0000    --        0.0401      4.4926 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0256      1.0000              1.2914      5.7840 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0256      1.0000    --        0.0000      5.7840 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1699      1.0000              0.2645      6.0485 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1699      1.0000    --        0.0000      6.0485 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0702      1.0000              0.1474      6.1959 f
  HFSNET_196 (net)                                  8     59.1204
  wptr_full/HFSINV_1105_199/A (INVX32_LVT)                             0.0705      1.0000    --        0.0007      6.1965 f
  wptr_full/HFSINV_1105_199/Y (INVX32_LVT)                             0.0497      1.0000              0.0395      6.2360 r
  wptr_full/HFSNET_196 (net)                        6     41.5634
  wptr_full/U39/A2 (OR2X2_LVT)                                         0.0583      1.0000    --        0.0156      6.2517 r
  wptr_full/U39/Y (OR2X2_LVT)                                          0.0634      1.0000              0.0938      6.3454 r
  wptr_full/n57 (net)                               5      7.0043
  wptr_full/SGI177_2099/A2 (OR2X4_LVT)                                 0.0634      1.0000    --        0.0000      6.3454 r
  wptr_full/SGI177_2099/Y (OR2X4_LVT)                                  0.0779      1.0000              0.1177      6.4631 r
  wptr_full/n30 (net)                               1     15.5828
  wptr_full/U49/A1 (NAND2X0_LVT)                                       0.0780      1.0000    --        0.0025      6.4655 r
  wptr_full/U49/Y (NAND2X0_LVT)                                        0.0655      1.0000              0.0475      6.5131 f
  wptr_full/n38 (net)                               1      1.2042
  wptr_full/U78/A2 (AND2X2_LVT)                                        0.0655      1.0000    --        0.0000      6.5131 f
  wptr_full/U78/Y (AND2X2_LVT)                                         0.0534      1.0000              0.1116      6.6247 f
  wptr_full/n160 (net)                              3      5.1196
  wptr_full/wbin_reg_8_/D (SDFFARX1_LVT)                               0.0534      1.0000    --        0.0001      6.6247 f
  data arrival time                                                                                                6.6247

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.0000      1.0000              0.0000      6.0000 r
  wclk (net)                                        1     77.7304
  cts_inv_8841445/A (INVX32_LVT)                                       0.0609      1.0000              0.0395      6.0395 r
  cts_inv_8841445/Y (INVX32_LVT)                                       0.0614      1.0000              0.0302      6.0697 f
  ctsbuf_net_816 (net)                              4    113.9284
  cts_inv_8791440/A (INVX32_RVT)                                       0.0874      1.0000              0.0208      6.0905 f
  cts_inv_8791440/Y (INVX32_RVT)                                       0.0939      1.0000              0.0836      6.1741 r
  ctsbuf_net_614 (net)                             58    119.0787
  wptr_full/wbin_reg_8_/CLK (SDFFARX1_LVT)                             0.1019      1.0000              0.0230      6.1971 r

  clock reconvergence pessimism                                                                        0.0000      6.1971
  clock uncertainty                                                                                   -0.0600      6.1371
  library setup time                                                               1.0000             -0.1879      5.9492
  data required time                                                                                               5.9492
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               5.9492
  data arrival time                                                                                               -6.6247
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -0.6756



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_6_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  winc (in)                                                            8.3013      1.0000              4.1300      4.4525 f
  winc (net)                                        1     59.6790
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.3018      1.0000    --        0.0401      4.4926 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0256      1.0000              1.2914      5.7840 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0256      1.0000    --        0.0000      5.7840 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1699      1.0000              0.2645      6.0485 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1699      1.0000    --        0.0000      6.0485 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0702      1.0000              0.1474      6.1959 f
  HFSNET_196 (net)                                  8     59.1204
  ZBUF_inst_268/A (NBUFFX32_LVT)                                       0.0700      1.0000    --        0.0002      6.1961 f
  ZBUF_inst_268/Y (NBUFFX32_LVT)                                       0.0626      1.0000              0.1009      6.2970 f
  ZBUF_10 (net)                                     7     69.9274
  wptr_full/U31/A2 (NAND2X0_LVT)                                       0.0860      1.0000    --        0.0321      6.3291 f
  wptr_full/U31/Y (NAND2X0_LVT)                                        0.1002      1.0000              0.1073      6.4364 r
  wptr_full/n15 (net)                               1      1.8843
  wptr_full/SGI164_2110/A2 (OR2X2_LVT)                                 0.1002      1.0000    --        0.0000      6.4365 r
  wptr_full/SGI164_2110/Y (OR2X2_LVT)                                  0.0598      1.0000              0.0995      6.5360 r
  wptr_full/n65 (net)                               2      6.0732
  wptr_full/U140/A2 (AND2X2_LVT)                                       0.0598      1.0000    --        0.0000      6.5360 r
  wptr_full/U140/Y (AND2X2_LVT)                                        0.0586      1.0000              0.0942      6.6302 r
  wptr_full/n161 (net)                              2      5.1722
  wptr_full/wbin_reg_6_/D (SDFFARX1_LVT)                               0.0586      1.0000    --        0.0002      6.6304 r
  data arrival time                                                                                                6.6304

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.0000      1.0000              0.0000      6.0000 r
  wclk (net)                                        1     77.7304
  cts_inv_8841445/A (INVX32_LVT)                                       0.0609      1.0000              0.0395      6.0395 r
  cts_inv_8841445/Y (INVX32_LVT)                                       0.0614      1.0000              0.0302      6.0697 f
  ctsbuf_net_816 (net)                              4    113.9284
  cts_inv_8791440/A (INVX32_RVT)                                       0.0874      1.0000              0.0208      6.0905 f
  cts_inv_8791440/Y (INVX32_RVT)                                       0.0939      1.0000              0.0836      6.1741 r
  ctsbuf_net_614 (net)                             58    119.0787
  wptr_full/wbin_reg_6_/CLK (SDFFARX1_LVT)                             0.1015      1.0000              0.0175      6.1916 r

  clock reconvergence pessimism                                                                        0.0000      6.1916
  clock uncertainty                                                                                   -0.0600      6.1316
  library setup time                                                               1.0000             -0.1686      5.9630
  data required time                                                                                               5.9630
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               5.9630
  data arrival time                                                                                               -6.6304
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -0.6675



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_2_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  winc (in)                                                            8.3013      1.0000              4.1300      4.4525 f
  winc (net)                                        1     59.6790
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.3018      1.0000    --        0.0401      4.4926 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0256      1.0000              1.2914      5.7840 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0256      1.0000    --        0.0000      5.7840 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1699      1.0000              0.2645      6.0485 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1699      1.0000    --        0.0000      6.0485 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0702      1.0000              0.1474      6.1959 f
  HFSNET_196 (net)                                  8     59.1204
  wptr_full/HFSINV_1105_199/A (INVX32_LVT)                             0.0705      1.0000    --        0.0007      6.1965 f
  wptr_full/HFSINV_1105_199/Y (INVX32_LVT)                             0.0497      1.0000              0.0395      6.2360 r
  wptr_full/HFSNET_196 (net)                        6     41.5634
  wptr_full/U39/A2 (OR2X2_LVT)                                         0.0583      1.0000    --        0.0156      6.2517 r
  wptr_full/U39/Y (OR2X2_LVT)                                          0.0634      1.0000              0.0938      6.3454 r
  wptr_full/n57 (net)                               5      7.0043
  wptr_full/U28/A2 (OR2X2_LVT)                                         0.0634      1.0000    --        0.0002      6.3456 r
  wptr_full/U28/Y (OR2X2_LVT)                                          0.0411      1.0000              0.0742      6.4198 r
  wptr_full/n43 (net)                               2      1.9980
  wptr_full/U45/A2 (NAND2X0_LVT)                                       0.0411      1.0000    --        0.0000      6.4198 r
  wptr_full/U45/Y (NAND2X0_LVT)                                        0.0683      1.0000              0.0416      6.4614 f
  wptr_full/n44 (net)                               1      0.9832
  wptr_full/U20/A2 (NAND2X4_LVT)                                       0.0683      1.0000    --        0.0000      6.4614 f
  wptr_full/U20/Y (NAND2X4_LVT)                                        0.0424      1.0000              0.1330      6.5944 r
  wptr_full/n22 (net)                               2      6.9149
  wptr_full/HFSINV_159_171/A (INVX4_LVT)                               0.0424      1.0000    --        0.0001      6.5944 r
  wptr_full/HFSINV_159_171/Y (INVX4_LVT)                               0.0250      1.0000              0.0161      6.6105 f
  wptr_full/HFSNET_174 (net)                        2      2.4948
  wptr_full/wbin_reg_2_/D (SDFFARX1_LVT)                               0.0250      1.0000    --        0.0000      6.6106 f
  data arrival time                                                                                                6.6106

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.0000      1.0000              0.0000      6.0000 r
  wclk (net)                                        1     77.7304
  cts_inv_8841445/A (INVX32_LVT)                                       0.0609      1.0000              0.0395      6.0395 r
  cts_inv_8841445/Y (INVX32_LVT)                                       0.0614      1.0000              0.0302      6.0697 f
  ctsbuf_net_816 (net)                              4    113.9284
  cts_inv_8791440/A (INVX32_RVT)                                       0.0874      1.0000              0.0208      6.0905 f
  cts_inv_8791440/Y (INVX32_RVT)                                       0.0939      1.0000              0.0836      6.1741 r
  ctsbuf_net_614 (net)                             58    119.0787
  wptr_full/wbin_reg_2_/CLK (SDFFARX1_LVT)                             0.1015      1.0000              0.0175      6.1916 r

  clock reconvergence pessimism                                                                        0.0000      6.1916
  clock uncertainty                                                                                   -0.0600      6.1316
  library setup time                                                               1.0000             -0.1777      5.9538
  data required time                                                                                               5.9538
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               5.9538
  data arrival time                                                                                               -6.6106
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -0.6568



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_5_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  winc (in)                                                            8.3013      1.0000              4.1300      4.4525 f
  winc (net)                                        1     59.6790
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.3018      1.0000    --        0.0401      4.4926 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0256      1.0000              1.2914      5.7840 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0256      1.0000    --        0.0000      5.7840 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1699      1.0000              0.2645      6.0485 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1699      1.0000    --        0.0000      6.0485 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0702      1.0000              0.1474      6.1959 f
  HFSNET_196 (net)                                  8     59.1204
  wptr_full/HFSINV_1105_199/A (INVX32_LVT)                             0.0705      1.0000    --        0.0007      6.1965 f
  wptr_full/HFSINV_1105_199/Y (INVX32_LVT)                             0.0497      1.0000              0.0395      6.2360 r
  wptr_full/HFSNET_196 (net)                        6     41.5634
  wptr_full/U39/A2 (OR2X2_LVT)                                         0.0583      1.0000    --        0.0156      6.2517 r
  wptr_full/U39/Y (OR2X2_LVT)                                          0.0634      1.0000              0.0938      6.3454 r
  wptr_full/n57 (net)                               5      7.0043
  wptr_full/U75/A2 (OR2X2_LVT)                                         0.0634      1.0000    --        0.0001      6.3455 r
  wptr_full/U75/Y (OR2X2_LVT)                                          0.0793      1.0000              0.0751      6.4206 r
  wptr_full/n62 (net)                               2      2.1963
  wptr_full/U25/A1 (NAND2X0_LVT)                                       0.0793      1.0000    --        0.0000      6.4206 r
  wptr_full/U25/Y (NAND2X0_LVT)                                        0.0665      1.0000              0.0480      6.4687 f
  wptr_full/n63 (net)                               1      1.2270
  wptr_full/U139/A1 (AND2X1_LVT)                                       0.0665      1.0000    --        0.0000      6.4687 f
  wptr_full/U139/Y (AND2X1_LVT)                                        0.0535      1.0000              0.1004      6.5691 f
  wptr_full/n93 (net)                               3      3.9673
  wptr_full/wbin_reg_5_/D (SDFFARX1_LVT)                               0.0535      1.0000    --        0.0000      6.5691 f
  data arrival time                                                                                                6.5691

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.0000      1.0000              0.0000      6.0000 r
  wclk (net)                                        1     77.7304
  cts_inv_8841445/A (INVX32_LVT)                                       0.0609      1.0000              0.0395      6.0395 r
  cts_inv_8841445/Y (INVX32_LVT)                                       0.0614      1.0000              0.0302      6.0697 f
  ctsbuf_net_816 (net)                              4    113.9284
  cts_inv_8791440/A (INVX32_RVT)                                       0.0874      1.0000              0.0208      6.0905 f
  cts_inv_8791440/Y (INVX32_RVT)                                       0.0939      1.0000              0.0836      6.1741 r
  ctsbuf_net_614 (net)                             58    119.0787
  wptr_full/wbin_reg_5_/CLK (SDFFARX1_LVT)                             0.1015      1.0000              0.0159      6.1900 r

  clock reconvergence pessimism                                                                        0.0000      6.1900
  clock uncertainty                                                                                   -0.0600      6.1300
  library setup time                                                               1.0000             -0.1880      5.9421
  data required time                                                                                               5.9421
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               5.9421
  data arrival time                                                                                               -6.5691
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -0.6270



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_6_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  winc (in)                                                            8.3013      1.0000              4.1300      4.4525 f
  winc (net)                                        1     59.6790
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.3018      1.0000    --        0.0401      4.4926 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0256      1.0000              1.2914      5.7840 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0256      1.0000    --        0.0000      5.7840 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1699      1.0000              0.2645      6.0485 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1699      1.0000    --        0.0000      6.0485 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0702      1.0000              0.1474      6.1959 f
  HFSNET_196 (net)                                  8     59.1204
  wptr_full/HFSINV_1105_199/A (INVX32_LVT)                             0.0705      1.0000    --        0.0007      6.1965 f
  wptr_full/HFSINV_1105_199/Y (INVX32_LVT)                             0.0497      1.0000              0.0395      6.2360 r
  wptr_full/HFSNET_196 (net)                        6     41.5634
  wptr_full/U147/A1 (OR3X1_LVT)                                        0.0582      1.0000    --        0.0153      6.2513 r
  wptr_full/U147/Y (OR3X1_LVT)                                         0.0417      1.0000              0.0952      6.3465 r
  wptr_full/n76 (net)                               1      1.1279
  wptr_full/U27/A2 (NAND2X0_LVT)                                       0.0417      1.0000    --        0.0000      6.3465 r
  wptr_full/U27/Y (NAND2X0_LVT)                                        0.0781      1.0000              0.0558      6.4023 f
  wptr_full/n23 (net)                               1      1.8522
  wptr_full/U104/A3 (NAND3X2_LVT)                                      0.0781      1.0000    --        0.0000      6.4023 f
  wptr_full/U104/Y (NAND3X2_LVT)                                       0.0548      1.0000              0.1727      6.5750 r
  wptr_full/wgraynext[6] (net)                      2      5.8116
  wptr_full/wptr_reg_6_/D (SDFFARX1_LVT)                               0.0548      1.0000    --        0.0002      6.5752 r
  data arrival time                                                                                                6.5752

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.0000      1.0000              0.0000      6.0000 r
  wclk (net)                                        1     77.7304
  cts_inv_8841445/A (INVX32_LVT)                                       0.0609      1.0000              0.0395      6.0395 r
  cts_inv_8841445/Y (INVX32_LVT)                                       0.0614      1.0000              0.0302      6.0697 f
  ctsbuf_net_816 (net)                              4    113.9284
  cts_inv_8791440/A (INVX32_RVT)                                       0.0874      1.0000              0.0208      6.0905 f
  cts_inv_8791440/Y (INVX32_RVT)                                       0.0939      1.0000              0.0836      6.1741 r
  ctsbuf_net_614 (net)                             58    119.0787
  wptr_full/wptr_reg_6_/CLK (SDFFARX1_LVT)                             0.1017      1.0000              0.0228      6.1969 r

  clock reconvergence pessimism                                                                        0.0000      6.1969
  clock uncertainty                                                                                   -0.0600      6.1369
  library setup time                                                               1.0000             -0.1672      5.9697
  data required time                                                                                               5.9697
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               5.9697
  data arrival time                                                                                               -6.5752
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -0.6055



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_1_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  winc (in)                                                            8.3013      1.0000              4.1300      4.4525 f
  winc (net)                                        1     59.6790
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.3018      1.0000    --        0.0401      4.4926 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0256      1.0000              1.2914      5.7840 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0256      1.0000    --        0.0000      5.7840 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1699      1.0000              0.2645      6.0485 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1699      1.0000    --        0.0000      6.0485 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0702      1.0000              0.1474      6.1959 f
  HFSNET_196 (net)                                  8     59.1204
  wptr_full/HFSINV_1105_199/A (INVX32_LVT)                             0.0705      1.0000    --        0.0007      6.1965 f
  wptr_full/HFSINV_1105_199/Y (INVX32_LVT)                             0.0497      1.0000              0.0395      6.2360 r
  wptr_full/HFSNET_196 (net)                        6     41.5634
  wptr_full/U39/A2 (OR2X2_LVT)                                         0.0583      1.0000    --        0.0156      6.2517 r
  wptr_full/U39/Y (OR2X2_LVT)                                          0.0634      1.0000              0.0938      6.3454 r
  wptr_full/n57 (net)                               5      7.0043
  wptr_full/U28/A2 (OR2X2_LVT)                                         0.0634      1.0000    --        0.0002      6.3456 r
  wptr_full/U28/Y (OR2X2_LVT)                                          0.0411      1.0000              0.0742      6.4198 r
  wptr_full/n43 (net)                               2      1.9980
  wptr_full/U46/A1 (AND2X2_LVT)                                        0.0411      1.0000    --        0.0000      6.4198 r
  wptr_full/U46/Y (AND2X2_LVT)                                         0.0528      1.0000              0.0830      6.5028 r
  wptr_full/n98 (net)                               3      4.2305
  wptr_full/HFSINV_384_172/A (INVX2_LVT)                               0.0528      1.0000    --        0.0000      6.5028 r
  wptr_full/HFSINV_384_172/Y (INVX2_LVT)                               0.0336      1.0000              0.0226      6.5255 f
  wptr_full/HFSNET_175 (net)                        2      2.1751
  wptr_full/wbin_reg_1_/D (SDFFASX1_LVT)                               0.0336      1.0000    --        0.0000      6.5255 f
  data arrival time                                                                                                6.5255

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.0000      1.0000              0.0000      6.0000 r
  wclk (net)                                        1     77.7304
  cts_inv_8841445/A (INVX32_LVT)                                       0.0609      1.0000              0.0395      6.0395 r
  cts_inv_8841445/Y (INVX32_LVT)                                       0.0614      1.0000              0.0302      6.0697 f
  ctsbuf_net_816 (net)                              4    113.9284
  cts_inv_8791440/A (INVX32_RVT)                                       0.0874      1.0000              0.0208      6.0905 f
  cts_inv_8791440/Y (INVX32_RVT)                                       0.0939      1.0000              0.0836      6.1741 r
  ctsbuf_net_614 (net)                             58    119.0787
  wptr_full/wbin_reg_1_/CLK (SDFFASX1_LVT)                             0.1012      1.0000              0.0168      6.1909 r

  clock reconvergence pessimism                                                                        0.0000      6.1909
  clock uncertainty                                                                                   -0.0600      6.1309
  library setup time                                                               1.0000             -0.1823      5.9486
  data required time                                                                                               5.9486
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               5.9486
  data arrival time                                                                                               -6.5255
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -0.5769



  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_0_ (rising edge-triggered flip-flop clocked by wclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  winc (in)                                                            8.3013      1.0000              4.1300      4.4525 f
  winc (net)                                        1     59.6790
  ZBUF_inst_279/A (NBUFFX2_LVT)                                        8.3018      1.0000    --        0.0401      4.4926 f
  ZBUF_inst_279/Y (NBUFFX2_LVT)                                        1.0256      1.0000              1.2914      5.7840 f
  ZBUF_16 (net)                                     1      0.8241
  ZBUF_inst_415/A (NBUFFX2_LVT)                                        1.0256      1.0000    --        0.0000      5.7840 f
  ZBUF_inst_415/Y (NBUFFX2_LVT)                                        0.1699      1.0000              0.2645      6.0485 f
  ZBUF_131 (net)                                    1      3.6928
  HFSBUF_3031_201/A (NBUFFX32_LVT)                                     0.1699      1.0000    --        0.0000      6.0485 f
  HFSBUF_3031_201/Y (NBUFFX32_LVT)                                     0.0702      1.0000              0.1474      6.1959 f
  HFSNET_196 (net)                                  8     59.1204
  wptr_full/HFSINV_1105_199/A (INVX32_LVT)                             0.0705      1.0000    --        0.0007      6.1965 f
  wptr_full/HFSINV_1105_199/Y (INVX32_LVT)                             0.0497      1.0000              0.0395      6.2360 r
  wptr_full/HFSNET_196 (net)                        6     41.5634
  wptr_full/U39/A2 (OR2X2_LVT)                                         0.0583      1.0000    --        0.0156      6.2517 r
  wptr_full/U39/Y (OR2X2_LVT)                                          0.0634      1.0000              0.0938      6.3454 r
  wptr_full/n57 (net)                               5      7.0043
  wptr_full/U48/A2 (NAND2X0_LVT)                                       0.0634      1.0000    --        0.0002      6.3456 r
  wptr_full/U48/Y (NAND2X0_LVT)                                        0.0499      1.0000              0.0421      6.3876 f
  wptr_full/n59 (net)                               1      0.7961
  wptr_full/U138/A1 (AND2X1_LVT)                                       0.0499      1.0000    --        0.0000      6.3876 f
  wptr_full/U138/Y (AND2X1_LVT)                                        0.0428      1.0000              0.0827      6.4703 f
  wptr_full/n61 (net)                               2      2.5679
  wptr_full/U23/A (INVX2_LVT)                                          0.0428      1.0000    --        0.0000      6.4703 f
  wptr_full/U23/Y (INVX2_LVT)                                          0.0329      1.0000              0.0368      6.5071 r
  wptr_full/n157 (net)                              2      2.3391
  wptr_full/wbin_reg_0_/D (SDFFASX1_LVT)                               0.0329      1.0000    --        0.0000      6.5071 r
  data arrival time                                                                                                6.5071

  clock wclk (rise edge)                                                                               6.0000      6.0000
  source latency                                                                                       0.0000      6.0000
  wclk (in)                                                            0.0000      1.0000              0.0000      6.0000 r
  wclk (net)                                        1     77.7304
  cts_inv_8841445/A (INVX32_LVT)                                       0.0609      1.0000              0.0395      6.0395 r
  cts_inv_8841445/Y (INVX32_LVT)                                       0.0614      1.0000              0.0302      6.0697 f
  ctsbuf_net_816 (net)                              4    113.9284
  cts_inv_8791440/A (INVX32_RVT)                                       0.0874      1.0000              0.0208      6.0905 f
  cts_inv_8791440/Y (INVX32_RVT)                                       0.0939      1.0000              0.0836      6.1741 r
  ctsbuf_net_614 (net)                             58    119.0787
  wptr_full/wbin_reg_0_/CLK (SDFFASX1_LVT)                             0.1011      1.0000              0.0168      6.1909 r

  clock reconvergence pessimism                                                                        0.0000      6.1909
  clock uncertainty                                                                                   -0.0600      6.1309
  library setup time                                                               1.0000             -0.1536      5.9773
  data required time                                                                                               5.9773
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               5.9773
  data arrival time                                                                                               -6.5071
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -0.5298


1
