[2025-09-16 17:36:00] START suite=gap trace=pr-10
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/pr-10.trace.gz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2943794 heartbeat IPC: 3.397 cumulative IPC: 3.397 (Simulation time: 00 hr 00 min 26 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5937262 heartbeat IPC: 3.341 cumulative IPC: 3.369 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5937262 cumulative IPC: 3.369 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5937262 cumulative IPC: 3.369 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 114799948 heartbeat IPC: 0.09186 cumulative IPC: 0.09186 (Simulation time: 00 hr 12 min 35 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 224198154 heartbeat IPC: 0.09141 cumulative IPC: 0.09163 (Simulation time: 00 hr 23 min 48 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 335399366 heartbeat IPC: 0.08993 cumulative IPC: 0.09106 (Simulation time: 00 hr 35 min 24 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 443525588 heartbeat IPC: 0.09248 cumulative IPC: 0.09141 (Simulation time: 00 hr 46 min 55 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 552070964 heartbeat IPC: 0.09213 cumulative IPC: 0.09155 (Simulation time: 00 hr 58 min 26 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 660713725 heartbeat IPC: 0.09204 cumulative IPC: 0.09163 (Simulation time: 01 hr 09 min 46 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 767819890 heartbeat IPC: 0.09337 cumulative IPC: 0.09188 (Simulation time: 01 hr 20 min 58 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 876475903 heartbeat IPC: 0.09203 cumulative IPC: 0.0919 (Simulation time: 01 hr 32 min 35 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 983437811 heartbeat IPC: 0.09349 cumulative IPC: 0.09207 (Simulation time: 01 hr 43 min 55 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 1085445381 cumulative IPC: 0.09213 (Simulation time: 01 hr 55 min 25 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 1085445381 cumulative IPC: 0.09213 (Simulation time: 01 hr 55 min 25 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/pr-10.trace.gz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.09213 instructions: 100000002 cycles: 1085445381
CPU 0 Branch Prediction Accuracy: 96.32% MPKI: 7.028 Average ROB Occupancy at Mispredict: 253.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 7.028
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 825435700
LQ_STALL: 383
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 56.471558

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 825435700

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 14616840

cpu0->cpu0_STLB TOTAL        ACCESS:   12166408 HIT:   12147182 MISS:      19226 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:   12166408 HIT:   12147182 MISS:      19226 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 506.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   18266462 HIT:    5221388 MISS:   13045074 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:   18184461 HIT:    5162891 MISS:   13021570 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      44985 HIT:      44474 MISS:        511 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      37016 HIT:      14023 MISS:      22993 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 65.78 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   13485992 HIT:   13485992 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   13485992 HIT:   13485992 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   39655636 HIT:   18761831 MISS:   20893805 MSHR_MERGE:    2672330
cpu0->cpu0_L1D LOAD         ACCESS:   38419962 HIT:   17563173 MISS:   20856789 MSHR_MERGE:    2672330
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    1197186 HIT:    1197186 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D TRANSLATION  ACCESS:      38488 HIT:       1472 MISS:      37016 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 56.13 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13485991 HIT:   13485991 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   13485991 HIT:   13485991 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   39312743 HIT:   26982020 MISS:   12330723 MSHR_MERGE:     164315
cpu0->cpu0_DTLB LOAD         ACCESS:   39312743 HIT:   26982020 MISS:   12330723 MSHR_MERGE:     164315
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.798 cycles
cpu0->LLC TOTAL        ACCESS:   13083019 HIT:    7155048 MISS:    5927971 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:   13021570 HIT:    7115440 MISS:    5906130 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      38456 HIT:      38326 MISS:        130 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      22993 HIT:       1282 MISS:      21711 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 91.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      32703
  ROW_BUFFER_MISS:    5895138
  AVG DBUS CONGESTED CYCLE: 4.575
Channel 0 WQ ROW_BUFFER_HIT:       7820
  ROW_BUFFER_MISS:      29899
  FULL:          0
Channel 0 REFRESHES ISSUED:      90454

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       727560      3740788      4671416      3006244
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0         2902
  STLB miss resolved @ L2C                0            0            0            0        27650
  STLB miss resolved @ LLC                0            0            0            0         2559
  STLB miss resolved @ MEM                0            0            0            0        21198

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-16 19:31:25] END   suite=gap trace=pr-10 (rc=0)
