{"vcs1":{"timestamp_begin":1747303441.554320577, "rt":8.05, "ut":8.12, "st":0.64}}
{"vcselab":{"timestamp_begin":1747303449.684055685, "rt":0.38, "ut":0.26, "st":0.11}}
{"link":{"timestamp_begin":1747303450.123403127, "rt":0.43, "ut":0.19, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747303440.928394597}
{"VCS_COMP_START_TIME": 1747303440.928394597}
{"VCS_COMP_END_TIME": 1747303450.705537755}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 483568}}
{"vcselab": {"peak_mem": 183888}}
