add r0, r1, r2, lsl #11 
mov r3, r0 
add r0, r3, r3, asr #8 
mvn r2, r0 
