VERILOG_SOURCES += $(SPINALROOT)/CommonTester.v
TOPLEVEL=CommonTester
MODULE=CommonTester

include ../common/Makefile.sim