// Seed: 150239455
module module_0 (
    output supply1 id_0,
    input wand id_1,
    input wand id_2
);
  supply1 module_0 = id_2;
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    output wor id_2,
    input supply0 id_3,
    output wand id_4
);
  reg id_6;
  module_0(
      id_2, id_1, id_3
  );
  always
  fork : id_7
    id_6 <= 1;
  join : id_8
endmodule
module module_2 (
    output supply0 id_0,
    output logic id_1,
    input uwire id_2,
    input tri0 id_3,
    input tri0 id_4,
    input wor id_5,
    input uwire id_6,
    output wand id_7,
    input supply1 id_8,
    input wor id_9,
    input tri id_10,
    input supply1 id_11,
    input wor id_12,
    input tri1 id_13,
    input supply1 id_14
);
  initial begin
    id_1 <= 1;
  end
  and (id_7, id_3, id_5, id_10, id_8, id_13, id_2, id_6);
  initial id_7 = id_10;
  module_0(
      id_0, id_11, id_4
  );
endmodule
