// Seed: 3730690671
module module_0 #(
    parameter id_0 = 32'd8
) (
    input wire _id_0
);
  wire [-1 'h0 &  id_0 : id_0] id_2;
endmodule
module module_1 #(
    parameter id_27 = 32'd42,
    parameter id_7  = 32'd90
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    _id_27,
    id_28,
    id_29,
    id_30,
    id_31
);
  output wire id_31;
  output wire id_30;
  inout wire id_29;
  input wire id_28;
  inout wire _id_27;
  output wire id_26;
  output wire id_25;
  inout wire id_24;
  input wire id_23;
  output wire id_22;
  input wire id_21;
  output wire id_20;
  inout reg id_19;
  inout tri id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire _id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  assign id_18 = -1 - 1 == id_3;
  localparam id_32 = 1, id_33 = 1'b0 & id_11, id_34 = id_3;
  assign id_19 = id_7;
  module_0 modCall_1 (id_34);
  wire id_35;
  wire id_36;
  assign id_16 = -1;
  always id_19 <= id_27;
  logic [id_7 : 1] id_37;
  parameter id_38 = 1;
  wire id_39;
  assign id_36 = id_32[-1];
  wire ["" : id_27] id_40;
endmodule
