---
id: IEC6301122018
type: standard
schema_version: v1.4.1
title:
- language: en
  script: Latn
  content: Integrated circuits
  type: title-intro
- language: en
  script: Latn
  content: Three dimensional integrated circuits
  type: title-main
- language: en
  script: Latn
  content: 'Part 2: Alignment of stacked dies having fine pitch interconnect'
  type: title-part
- language: en
  script: Latn
  content: 'Integrated circuits - Three dimensional integrated circuits - Part 2:
    Alignment of stacked dies having fine pitch interconnect'
  type: main
- language: fr
  script: Latn
  content: Circuits intégrés
  type: title-intro
- language: fr
  script: Latn
  content: Circuits intégrés tridimensionnels
  type: title-main
- language: fr
  script: Latn
  content: 'Partie 2: Alignement de puces empilées à petits pas d''interconnexion'
  type: title-part
- language: fr
  script: Latn
  content: 'Circuits intégrés - Circuits intégrés tridimensionnels - Partie 2: Alignement
    de puces empilées à petits pas d''interconnexion'
  type: main
source:
- type: src
  content: https://webstore.iec.ch/publication/33759
- type: obp
  content: https://webstore.iec.ch/preview/info_iec63011-2{ed1.0}b.pdf
docidentifier:
- content: IEC 63011-2:2018
  type: IEC
  primary: true
- content: 'urn:iec:std:iec:63011-2:2018-11:::'
  type: URN
date:
- type: published
  at: '2018-11-28'
- type: stable-until
  at: '2029-12-31'
contributor:
- role:
  - type: publisher
  organization:
    uri:
    - type: org
      content: www.iec.ch
    name:
    - language: en
      script: Latn
      content: International Electrotechnical Commission
    abbreviation:
      language: en
      script: Latn
      content: IEC
- role:
  - type: author
    description:
    - content: committee
  organization:
    name:
    - language: en
      script: Latn
      content: International Electrotechnical Commission
    subdivision:
    - name:
      - language: en
        script: Latn
        content: TC 47/SC 47A
      identifier:
      - content: '47'
      type: technical-committee
    abbreviation:
      language: en
      script: Latn
      content: IEC
edition:
  content: '1'
language:
- en
- fr
script:
- Latn
abstract:
- language: en
  script: Latn
  content: IEC 63011-2:2018 provides specifications of initial alignment and alignment
    maintenance between multiple stacked integrated circuits during the die bonding
    process. These specifications define the alignment keys and operating procedures
    of the keys. These specifications apply only if electrical coupling method of
    die-to-die alignment is used in the die stacking.
- language: fr
  script: Latn
  content: L'IEC 63011-2:2018 donne des spécifications d'alignement initial et de
    maintien d'alignement entre plusieurs circuits intégrés empilés pendant le processus
    de liaison de puces. Ces spécifications définissent les clés d'alignement et les
    procédures de fonctionnement de ces clés. Ces spécifications s'appliquent uniquement
    si une méthode de couplage électrique d'alignement de puces les unes sur les autres
    est utilisée dans l'empilement des puces.
status:
  stage:
    content: PUBLISHED
copyright:
- from: '2018'
  owner:
  - organization:
      uri:
      - type: org
        content: www.iec.ch
      name:
      - language: en
        script: Latn
        content: International Electrotechnical Commission
      abbreviation:
        language: en
        script: Latn
        content: IEC
place:
- city: Geneva
ext:
  schema_version: v1.0.0
  doctype:
    content: international-standard
  flavor: iec
  ics:
  - code: '31.200'
    text: Integrated circuits. Microelectronics
  structuredidentifier:
    type: IEC
    project_number:
      content: '22648'
  price_code: iec:D
