#! /opt/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/local/lib/ivl/system.vpi";
:vpi_module "/opt/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/local/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/local/lib/ivl/va_math.vpi";
S_0x7fa60142c020 .scope module, "TESTBENCH" "TESTBENCH" 2 119;
 .timescale 0 0;
v0x7fa60143df20_0 .var "address", 2 0;
v0x7fa60143dff0_0 .var "clear", 0 0;
v0x7fa60143e0c0_0 .var "clock", 0 0;
v0x7fa60143e190_0 .net "out", 0 0, L_0x7fa601441440;  1 drivers
S_0x7fa60142a640 .scope module, "DP" "TOP_MODULE" 2 123, 2 97 0, S_0x7fa60142c020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clear";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 3 "address";
    .port_info 3 /OUTPUT 1 "out";
v0x7fa60143d970_0 .net "address", 2 0, v0x7fa60143df20_0;  1 drivers
v0x7fa60143da20_0 .net "clear", 0 0, v0x7fa60143dff0_0;  1 drivers
v0x7fa60143dad0_0 .net "clock", 0 0, v0x7fa60143e0c0_0;  1 drivers
v0x7fa60143dba0_0 .net "counterOut", 2 0, v0x7fa6014373f0_0;  1 drivers
v0x7fa60143dcb0_0 .net "dataOut", 7 0, L_0x7fa60143e400;  1 drivers
v0x7fa60143dd80_0 .net "decoderOut", 7 0, v0x7fa601437830_0;  1 drivers
v0x7fa60143de50_0 .net "out", 0 0, L_0x7fa601441440;  alias, 1 drivers
S_0x7fa601428c60 .scope module, "COUNTER" "COUNTER_3BIT" 2 104, 2 39 0, S_0x7fa60142a640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clear";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /OUTPUT 3 "counterOut";
v0x7fa60141d480_0 .net "clear", 0 0, v0x7fa60143dff0_0;  alias, 1 drivers
v0x7fa601437350_0 .net "clock", 0 0, v0x7fa60143e0c0_0;  alias, 1 drivers
v0x7fa6014373f0_0 .var "counterOut", 2 0;
E_0x7fa60141d650 .event posedge, v0x7fa60141d480_0, v0x7fa601437350_0;
S_0x7fa601437500 .scope module, "DEC" "DECODER" 2 108, 2 53 0, S_0x7fa60142a640;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "decoderIn";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 8 "decoderOut";
v0x7fa601437760_0 .net "decoderIn", 2 0, v0x7fa6014373f0_0;  alias, 1 drivers
v0x7fa601437830_0 .var "decoderOut", 7 0;
L_0x7fa601263008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fa6014378d0_0 .net "enable", 0 0, L_0x7fa601263008;  1 drivers
E_0x7fa601437720 .event edge, v0x7fa6014378d0_0, v0x7fa6014373f0_0;
S_0x7fa6014379d0 .scope module, "MEM" "MEMORY" 2 112, 2 77 0, S_0x7fa60142a640;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "address";
    .port_info 1 /OUTPUT 8 "dataOut";
L_0x7fa60143e400 .functor BUFZ 8, L_0x7fa60143e220, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa601437bc0_0 .net *"_ivl_0", 7 0, L_0x7fa60143e220;  1 drivers
v0x7fa601437c80_0 .net *"_ivl_2", 4 0, L_0x7fa60143e2c0;  1 drivers
L_0x7fa601263050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa601437d30_0 .net *"_ivl_5", 1 0, L_0x7fa601263050;  1 drivers
v0x7fa601437df0_0 .net "address", 2 0, v0x7fa60143df20_0;  alias, 1 drivers
v0x7fa601437ea0_0 .net "dataOut", 7 0, L_0x7fa60143e400;  alias, 1 drivers
v0x7fa601437f90 .array "memory", 0 7, 7 0;
L_0x7fa60143e220 .array/port v0x7fa601437f90, L_0x7fa60143e2c0;
L_0x7fa60143e2c0 .concat [ 3 2 0 0], v0x7fa60143df20_0, L_0x7fa601263050;
S_0x7fa601438060 .scope module, "MUXES" "MUX_ARRAY" 2 115, 2 19 0, S_0x7fa60142a640;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "muxInput1";
    .port_info 1 /INPUT 8 "mux1Sel";
    .port_info 2 /INPUT 3 "mux2Sel";
    .port_info 3 /OUTPUT 1 "mux2Out";
v0x7fa60143d5a0_0 .net "mux1Sel", 7 0, L_0x7fa60143e400;  alias, 1 drivers
v0x7fa60143d650_0 .net "mux2Out", 0 0, L_0x7fa601441440;  alias, 1 drivers
v0x7fa60143d700_0 .net "mux2Sel", 2 0, v0x7fa6014373f0_0;  alias, 1 drivers
v0x7fa60143d7b0_0 .net "muxInput1", 7 0, v0x7fa601437830_0;  alias, 1 drivers
v0x7fa60143d860_0 .net "muxOut1", 7 0, L_0x7fa601441110;  1 drivers
L_0x7fa60143e850 .part v0x7fa601437830_0, 0, 1;
L_0x7fa60143e970 .part L_0x7fa60143e400, 0, 1;
L_0x7fa60143edd0 .part v0x7fa601437830_0, 1, 1;
L_0x7fa60143ef30 .part L_0x7fa60143e400, 1, 1;
L_0x7fa60143f350 .part v0x7fa601437830_0, 2, 1;
L_0x7fa60143f4a0 .part L_0x7fa60143e400, 2, 1;
L_0x7fa60143f8a0 .part v0x7fa601437830_0, 3, 1;
L_0x7fa60143fa00 .part L_0x7fa60143e400, 3, 1;
L_0x7fa60143fde0 .part v0x7fa601437830_0, 4, 1;
L_0x7fa60143ff10 .part L_0x7fa60143e400, 4, 1;
L_0x7fa6014403a0 .part v0x7fa601437830_0, 5, 1;
L_0x7fa6014405e0 .part L_0x7fa60143e400, 5, 1;
L_0x7fa601440960 .part v0x7fa601437830_0, 6, 1;
L_0x7fa601440b30 .part L_0x7fa60143e400, 6, 1;
L_0x7fa601440ed0 .part v0x7fa601437830_0, 7, 1;
L_0x7fa601441070 .part L_0x7fa60143e400, 7, 1;
LS_0x7fa601441110_0_0 .concat8 [ 1 1 1 1], L_0x7fa60143e720, L_0x7fa60143eca0, L_0x7fa60143f220, L_0x7fa60143f770;
LS_0x7fa601441110_0_4 .concat8 [ 1 1 1 1], L_0x7fa60143fcb0, L_0x7fa601440270, L_0x7fa601440830, L_0x7fa601440da0;
L_0x7fa601441110 .concat8 [ 4 4 0 0], LS_0x7fa601441110_0_0, LS_0x7fa601441110_0_4;
S_0x7fa601438280 .scope module, "MUX2" "MUX8TO1" 2 35, 2 10 0, S_0x7fa601438060;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /INPUT 3 "sel";
    .port_info 2 /OUTPUT 1 "out";
v0x7fa6014384b0_0 .net "in", 7 0, L_0x7fa601441110;  alias, 1 drivers
v0x7fa601438570_0 .net "out", 0 0, L_0x7fa601441440;  alias, 1 drivers
v0x7fa601438610_0 .net "sel", 2 0, v0x7fa6014373f0_0;  alias, 1 drivers
L_0x7fa601441440 .part/v L_0x7fa601441110, v0x7fa6014373f0_0, 1;
S_0x7fa601438730 .scope generate, "MUX_LOOP[0]" "MUX_LOOP[0]" 2 29, 2 29 0, S_0x7fa601438060;
 .timescale 0 0;
P_0x7fa601438910 .param/l "j" 0 2 29, +C4<00>;
S_0x7fa601438990 .scope module, "MUXj" "MUX2TO1" 2 30, 2 2 0, S_0x7fa601438730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x7fa60143e4b0 .functor NOT 1, L_0x7fa60143e970, C4<0>, C4<0>, C4<0>;
L_0x7fa60143e520 .functor AND 1, L_0x7fa60143e850, L_0x7fa60143e4b0, C4<1>, C4<1>;
L_0x7fa601263098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa60143e630 .functor AND 1, L_0x7fa601263098, L_0x7fa60143e970, C4<1>, C4<1>;
L_0x7fa60143e720 .functor OR 1, L_0x7fa60143e520, L_0x7fa60143e630, C4<0>, C4<0>;
v0x7fa601438bd0_0 .net *"_ivl_0", 0 0, L_0x7fa60143e4b0;  1 drivers
v0x7fa601438c80_0 .net *"_ivl_2", 0 0, L_0x7fa60143e520;  1 drivers
v0x7fa601438d30_0 .net *"_ivl_4", 0 0, L_0x7fa60143e630;  1 drivers
v0x7fa601438df0_0 .net "in1", 0 0, L_0x7fa60143e850;  1 drivers
v0x7fa601438e90_0 .net "in2", 0 0, L_0x7fa601263098;  1 drivers
v0x7fa601438f70_0 .net "out", 0 0, L_0x7fa60143e720;  1 drivers
v0x7fa601439010_0 .net "sel", 0 0, L_0x7fa60143e970;  1 drivers
S_0x7fa6014390f0 .scope generate, "MUX_LOOP[1]" "MUX_LOOP[1]" 2 29, 2 29 0, S_0x7fa601438060;
 .timescale 0 0;
P_0x7fa6014392c0 .param/l "j" 0 2 29, +C4<01>;
S_0x7fa601439350 .scope module, "MUXj" "MUX2TO1" 2 30, 2 2 0, S_0x7fa6014390f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x7fa60143ea90 .functor NOT 1, L_0x7fa60143ef30, C4<0>, C4<0>, C4<0>;
L_0x7fa60143eb00 .functor AND 1, L_0x7fa60143edd0, L_0x7fa60143ea90, C4<1>, C4<1>;
L_0x7fa6012630e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa60143ebb0 .functor AND 1, L_0x7fa6012630e0, L_0x7fa60143ef30, C4<1>, C4<1>;
L_0x7fa60143eca0 .functor OR 1, L_0x7fa60143eb00, L_0x7fa60143ebb0, C4<0>, C4<0>;
v0x7fa601439590_0 .net *"_ivl_0", 0 0, L_0x7fa60143ea90;  1 drivers
v0x7fa601439650_0 .net *"_ivl_2", 0 0, L_0x7fa60143eb00;  1 drivers
v0x7fa601439700_0 .net *"_ivl_4", 0 0, L_0x7fa60143ebb0;  1 drivers
v0x7fa6014397c0_0 .net "in1", 0 0, L_0x7fa60143edd0;  1 drivers
v0x7fa601439860_0 .net "in2", 0 0, L_0x7fa6012630e0;  1 drivers
v0x7fa601439940_0 .net "out", 0 0, L_0x7fa60143eca0;  1 drivers
v0x7fa6014399e0_0 .net "sel", 0 0, L_0x7fa60143ef30;  1 drivers
S_0x7fa601439ac0 .scope generate, "MUX_LOOP[2]" "MUX_LOOP[2]" 2 29, 2 29 0, S_0x7fa601438060;
 .timescale 0 0;
P_0x7fa601439c90 .param/l "j" 0 2 29, +C4<010>;
S_0x7fa601439d30 .scope module, "MUXj" "MUX2TO1" 2 30, 2 2 0, S_0x7fa601439ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x7fa60143efd0 .functor NOT 1, L_0x7fa60143f4a0, C4<0>, C4<0>, C4<0>;
L_0x7fa60143f040 .functor AND 1, L_0x7fa60143f350, L_0x7fa60143efd0, C4<1>, C4<1>;
L_0x7fa601263128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa60143f130 .functor AND 1, L_0x7fa601263128, L_0x7fa60143f4a0, C4<1>, C4<1>;
L_0x7fa60143f220 .functor OR 1, L_0x7fa60143f040, L_0x7fa60143f130, C4<0>, C4<0>;
v0x7fa601439f50_0 .net *"_ivl_0", 0 0, L_0x7fa60143efd0;  1 drivers
v0x7fa60143a010_0 .net *"_ivl_2", 0 0, L_0x7fa60143f040;  1 drivers
v0x7fa60143a0c0_0 .net *"_ivl_4", 0 0, L_0x7fa60143f130;  1 drivers
v0x7fa60143a180_0 .net "in1", 0 0, L_0x7fa60143f350;  1 drivers
v0x7fa60143a220_0 .net "in2", 0 0, L_0x7fa601263128;  1 drivers
v0x7fa60143a300_0 .net "out", 0 0, L_0x7fa60143f220;  1 drivers
v0x7fa60143a3a0_0 .net "sel", 0 0, L_0x7fa60143f4a0;  1 drivers
S_0x7fa60143a480 .scope generate, "MUX_LOOP[3]" "MUX_LOOP[3]" 2 29, 2 29 0, S_0x7fa601438060;
 .timescale 0 0;
P_0x7fa60143a690 .param/l "j" 0 2 29, +C4<011>;
S_0x7fa60143a710 .scope module, "MUXj" "MUX2TO1" 2 30, 2 2 0, S_0x7fa60143a480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x7fa60143f540 .functor NOT 1, L_0x7fa60143fa00, C4<0>, C4<0>, C4<0>;
L_0x7fa60143f5b0 .functor AND 1, L_0x7fa60143f8a0, L_0x7fa60143f540, C4<1>, C4<1>;
L_0x7fa601263170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa60143f680 .functor AND 1, L_0x7fa601263170, L_0x7fa60143fa00, C4<1>, C4<1>;
L_0x7fa60143f770 .functor OR 1, L_0x7fa60143f5b0, L_0x7fa60143f680, C4<0>, C4<0>;
v0x7fa60143a930_0 .net *"_ivl_0", 0 0, L_0x7fa60143f540;  1 drivers
v0x7fa60143a9f0_0 .net *"_ivl_2", 0 0, L_0x7fa60143f5b0;  1 drivers
v0x7fa60143aaa0_0 .net *"_ivl_4", 0 0, L_0x7fa60143f680;  1 drivers
v0x7fa60143ab60_0 .net "in1", 0 0, L_0x7fa60143f8a0;  1 drivers
v0x7fa60143ac00_0 .net "in2", 0 0, L_0x7fa601263170;  1 drivers
v0x7fa60143ace0_0 .net "out", 0 0, L_0x7fa60143f770;  1 drivers
v0x7fa60143ad80_0 .net "sel", 0 0, L_0x7fa60143fa00;  1 drivers
S_0x7fa60143ae60 .scope generate, "MUX_LOOP[4]" "MUX_LOOP[4]" 2 29, 2 29 0, S_0x7fa601438060;
 .timescale 0 0;
P_0x7fa60143b030 .param/l "j" 0 2 29, +C4<0100>;
S_0x7fa60143b0d0 .scope module, "MUXj" "MUX2TO1" 2 30, 2 2 0, S_0x7fa60143ae60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x7fa60143faa0 .functor NOT 1, L_0x7fa60143ff10, C4<0>, C4<0>, C4<0>;
L_0x7fa60143fb10 .functor AND 1, L_0x7fa60143fde0, L_0x7fa60143faa0, C4<1>, C4<1>;
L_0x7fa6012631b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa60143fbc0 .functor AND 1, L_0x7fa6012631b8, L_0x7fa60143ff10, C4<1>, C4<1>;
L_0x7fa60143fcb0 .functor OR 1, L_0x7fa60143fb10, L_0x7fa60143fbc0, C4<0>, C4<0>;
v0x7fa60143b2f0_0 .net *"_ivl_0", 0 0, L_0x7fa60143faa0;  1 drivers
v0x7fa60143b3b0_0 .net *"_ivl_2", 0 0, L_0x7fa60143fb10;  1 drivers
v0x7fa60143b460_0 .net *"_ivl_4", 0 0, L_0x7fa60143fbc0;  1 drivers
v0x7fa60143b520_0 .net "in1", 0 0, L_0x7fa60143fde0;  1 drivers
v0x7fa60143b5c0_0 .net "in2", 0 0, L_0x7fa6012631b8;  1 drivers
v0x7fa60143b6a0_0 .net "out", 0 0, L_0x7fa60143fcb0;  1 drivers
v0x7fa60143b740_0 .net "sel", 0 0, L_0x7fa60143ff10;  1 drivers
S_0x7fa60143b820 .scope generate, "MUX_LOOP[5]" "MUX_LOOP[5]" 2 29, 2 29 0, S_0x7fa601438060;
 .timescale 0 0;
P_0x7fa60143b9f0 .param/l "j" 0 2 29, +C4<0101>;
S_0x7fa60143ba90 .scope module, "MUXj" "MUX2TO1" 2 30, 2 2 0, S_0x7fa60143b820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x7fa6014400b0 .functor NOT 1, L_0x7fa6014405e0, C4<0>, C4<0>, C4<0>;
L_0x7fa60143ea10 .functor AND 1, L_0x7fa6014403a0, L_0x7fa6014400b0, C4<1>, C4<1>;
L_0x7fa601263200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa601440180 .functor AND 1, L_0x7fa601263200, L_0x7fa6014405e0, C4<1>, C4<1>;
L_0x7fa601440270 .functor OR 1, L_0x7fa60143ea10, L_0x7fa601440180, C4<0>, C4<0>;
v0x7fa60143bcb0_0 .net *"_ivl_0", 0 0, L_0x7fa6014400b0;  1 drivers
v0x7fa60143bd70_0 .net *"_ivl_2", 0 0, L_0x7fa60143ea10;  1 drivers
v0x7fa60143be20_0 .net *"_ivl_4", 0 0, L_0x7fa601440180;  1 drivers
v0x7fa60143bee0_0 .net "in1", 0 0, L_0x7fa6014403a0;  1 drivers
v0x7fa60143bf80_0 .net "in2", 0 0, L_0x7fa601263200;  1 drivers
v0x7fa60143c060_0 .net "out", 0 0, L_0x7fa601440270;  1 drivers
v0x7fa60143c100_0 .net "sel", 0 0, L_0x7fa6014405e0;  1 drivers
S_0x7fa60143c1e0 .scope generate, "MUX_LOOP[6]" "MUX_LOOP[6]" 2 29, 2 29 0, S_0x7fa601438060;
 .timescale 0 0;
P_0x7fa60143c3b0 .param/l "j" 0 2 29, +C4<0110>;
S_0x7fa60143c450 .scope module, "MUXj" "MUX2TO1" 2 30, 2 2 0, S_0x7fa60143c1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x7fa601440680 .functor NOT 1, L_0x7fa601440b30, C4<0>, C4<0>, C4<0>;
L_0x7fa6014406f0 .functor AND 1, L_0x7fa601440960, L_0x7fa601440680, C4<1>, C4<1>;
L_0x7fa601263248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa601440760 .functor AND 1, L_0x7fa601263248, L_0x7fa601440b30, C4<1>, C4<1>;
L_0x7fa601440830 .functor OR 1, L_0x7fa6014406f0, L_0x7fa601440760, C4<0>, C4<0>;
v0x7fa60143c670_0 .net *"_ivl_0", 0 0, L_0x7fa601440680;  1 drivers
v0x7fa60143c730_0 .net *"_ivl_2", 0 0, L_0x7fa6014406f0;  1 drivers
v0x7fa60143c7e0_0 .net *"_ivl_4", 0 0, L_0x7fa601440760;  1 drivers
v0x7fa60143c8a0_0 .net "in1", 0 0, L_0x7fa601440960;  1 drivers
v0x7fa60143c940_0 .net "in2", 0 0, L_0x7fa601263248;  1 drivers
v0x7fa60143ca20_0 .net "out", 0 0, L_0x7fa601440830;  1 drivers
v0x7fa60143cac0_0 .net "sel", 0 0, L_0x7fa601440b30;  1 drivers
S_0x7fa60143cba0 .scope generate, "MUX_LOOP[7]" "MUX_LOOP[7]" 2 29, 2 29 0, S_0x7fa601438060;
 .timescale 0 0;
P_0x7fa60143a650 .param/l "j" 0 2 29, +C4<0111>;
S_0x7fa60143ce30 .scope module, "MUXj" "MUX2TO1" 2 30, 2 2 0, S_0x7fa60143cba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x7fa601440bd0 .functor NOT 1, L_0x7fa601441070, C4<0>, C4<0>, C4<0>;
L_0x7fa601440c40 .functor AND 1, L_0x7fa601440ed0, L_0x7fa601440bd0, C4<1>, C4<1>;
L_0x7fa601263290 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fa601440cb0 .functor AND 1, L_0x7fa601263290, L_0x7fa601441070, C4<1>, C4<1>;
L_0x7fa601440da0 .functor OR 1, L_0x7fa601440c40, L_0x7fa601440cb0, C4<0>, C4<0>;
v0x7fa60143d070_0 .net *"_ivl_0", 0 0, L_0x7fa601440bd0;  1 drivers
v0x7fa60143d130_0 .net *"_ivl_2", 0 0, L_0x7fa601440c40;  1 drivers
v0x7fa60143d1e0_0 .net *"_ivl_4", 0 0, L_0x7fa601440cb0;  1 drivers
v0x7fa60143d2a0_0 .net "in1", 0 0, L_0x7fa601440ed0;  1 drivers
v0x7fa60143d340_0 .net "in2", 0 0, L_0x7fa601263290;  1 drivers
v0x7fa60143d420_0 .net "out", 0 0, L_0x7fa601440da0;  1 drivers
v0x7fa60143d4c0_0 .net "sel", 0 0, L_0x7fa601441070;  1 drivers
    .scope S_0x7fa601428c60;
T_0 ;
    %wait E_0x7fa60141d650;
    %load/vec4 v0x7fa60141d480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fa6014373f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fa6014373f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fa6014373f0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fa601437500;
T_1 ;
    %wait E_0x7fa601437720;
    %load/vec4 v0x7fa6014378d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fa601437760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %jmp T_1.10;
T_1.2 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7fa601437830_0, 0;
    %jmp T_1.10;
T_1.3 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7fa601437830_0, 0;
    %jmp T_1.10;
T_1.4 ;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x7fa601437830_0, 0;
    %jmp T_1.10;
T_1.5 ;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x7fa601437830_0, 0;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0x7fa601437830_0, 0;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v0x7fa601437830_0, 0;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0x7fa601437830_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x7fa601437830_0, 0;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fa6014379d0;
T_2 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa601437f90, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa601437f90, 4, 0;
    %pushi/vec4 7, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa601437f90, 4, 0;
    %pushi/vec4 15, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa601437f90, 4, 0;
    %pushi/vec4 31, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa601437f90, 4, 0;
    %pushi/vec4 63, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa601437f90, 4, 0;
    %pushi/vec4 127, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa601437f90, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa601437f90, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x7fa60142c020;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa60143dff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa60143e0c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fa60143df20_0, 0, 3;
    %end;
    .thread T_3;
    .scope S_0x7fa60142c020;
T_4 ;
    %delay 500000, 0;
    %load/vec4 v0x7fa60143e0c0_0;
    %inv;
    %store/vec4 v0x7fa60143e0c0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fa60142c020;
T_5 ;
    %delay 8000000, 0;
    %load/vec4 v0x7fa60143df20_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7fa60143df20_0, 0, 3;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fa60142c020;
T_6 ;
    %vpi_call 2 134 "$monitor", $time, " ADDRESS = %b COUNTER_OUT = %b OUT = %b", v0x7fa60143df20_0, v0x7fa60143dba0_0, v0x7fa60143e190_0 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa60143dff0_0, 0, 1;
    %delay 1000000000, 0;
    %vpi_call 2 136 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "2019.v";
