<profile>

<section name = "Vivado HLS Report for 'avgpool'" level="0">
<item name = "Date">Sun Dec 16 05:17:32 2018
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">acceleartor_hls_padding</item>
<item name = "Solution">add_adding_engine</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.05, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">30209, 30209, 30209, 30209, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">30208, 30208, 59, -, -, 512, no</column>
<column name=" + Loop 1.1">56, 56, 14, -, -, 4, no</column>
<column name="  ++ Loop 1.1.1">12, 12, 3, -, -, 4, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 255, 168</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 150, 45</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 90</column>
<column name="Register">-, -, 100, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="ShuffleNetV2_mux_jbC_x_U371">ShuffleNetV2_mux_jbC, 0, 0, 150, 45</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="co_35_fu_249_p2">+, 0, 35, 15, 10, 1</column>
<column name="h_32_fu_291_p2">+, 0, 14, 9, 3, 1</column>
<column name="p_Val2_75_fu_396_p2">+, 0, 32, 14, 9, 9</column>
<column name="p_Val2_76_fu_410_p2">+, 0, 29, 13, 8, 8</column>
<column name="tmp_598_fu_301_p2">+, 0, 35, 15, 10, 10</column>
<column name="tmp_599_fu_350_p2">+, 0, 41, 17, 12, 12</column>
<column name="w_36_fu_340_p2">+, 0, 14, 9, 3, 1</column>
<column name="p_neg_fu_318_p2">-, 0, 32, 14, 1, 9</column>
<column name="p_neg_t_fu_481_p2">-, 0, 23, 11, 1, 6</column>
<column name="underflow_fu_429_p2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond34_fu_285_p2">icmp, 0, 0, 2, 3, 4</column>
<column name="exitcond35_fu_243_p2">icmp, 0, 0, 6, 10, 11</column>
<column name="exitcond_fu_334_p2">icmp, 0, 0, 2, 3, 4</column>
<column name="brmerge_fu_443_p2">or, 0, 0, 2, 1, 1</column>
<column name="p_Val2_100_mux_fu_448_p3">select, 0, 0, 8, 1, 7</column>
<column name="p_Val2_1_fu_455_p3">select, 0, 0, 9, 1, 9</column>
<column name="sum_V_fu_462_p3">select, 0, 0, 8, 1, 8</column>
<column name="tmp_91_fu_505_p3">select, 0, 0, 6, 1, 6</column>
<column name="brmerge_i_i_i_fu_434_p2">xor, 0, 0, 2, 1, 1</column>
<column name="isneg_not_fu_438_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_296_fu_424_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">45, 8, 1, 8</column>
<column name="co_reg_186">9, 2, 10, 20</column>
<column name="h_reg_209">9, 2, 3, 6</column>
<column name="p_Val2_73_reg_220">9, 2, 8, 16</column>
<column name="p_Val2_s_reg_197">9, 2, 8, 16</column>
<column name="w_reg_232">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="co_35_reg_521">10, 0, 10, 0</column>
<column name="co_reg_186">10, 0, 10, 0</column>
<column name="h_32_reg_544">3, 0, 3, 0</column>
<column name="h_reg_209">3, 0, 3, 0</column>
<column name="isneg_reg_607">1, 0, 1, 0</column>
<column name="newsignbit_reg_620">1, 0, 1, 0</column>
<column name="p_Val2_73_reg_220">8, 0, 8, 0</column>
<column name="p_Val2_76_reg_614">8, 0, 8, 0</column>
<column name="p_Val2_s_reg_197">8, 0, 8, 0</column>
<column name="tmp_597_reg_554">5, 0, 5, 0</column>
<column name="tmp_660_reg_531">3, 0, 3, 0</column>
<column name="tmp_755_cast_reg_536">7, 0, 10, 3</column>
<column name="tmp_759_cast_reg_549">10, 0, 12, 2</column>
<column name="tmp_reg_526">10, 0, 64, 54</column>
<column name="w_36_reg_562">3, 0, 3, 0</column>
<column name="w_reg_232">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, avgpool, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, avgpool, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, avgpool, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, avgpool, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, avgpool, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, avgpool, return value</column>
<column name="output_V_address0">out, 9, ap_memory, output_V, array</column>
<column name="output_V_ce0">out, 1, ap_memory, output_V, array</column>
<column name="output_V_we0">out, 1, ap_memory, output_V, array</column>
<column name="output_V_d0">out, 8, ap_memory, output_V, array</column>
<column name="conv_last_output_V_0_address0">out, 10, ap_memory, conv_last_output_V_0, array</column>
<column name="conv_last_output_V_0_ce0">out, 1, ap_memory, conv_last_output_V_0, array</column>
<column name="conv_last_output_V_0_q0">in, 8, ap_memory, conv_last_output_V_0, array</column>
<column name="conv_last_output_V_1_address0">out, 10, ap_memory, conv_last_output_V_1, array</column>
<column name="conv_last_output_V_1_ce0">out, 1, ap_memory, conv_last_output_V_1, array</column>
<column name="conv_last_output_V_1_q0">in, 8, ap_memory, conv_last_output_V_1, array</column>
<column name="conv_last_output_V_2_address0">out, 10, ap_memory, conv_last_output_V_2, array</column>
<column name="conv_last_output_V_2_ce0">out, 1, ap_memory, conv_last_output_V_2, array</column>
<column name="conv_last_output_V_2_q0">in, 8, ap_memory, conv_last_output_V_2, array</column>
<column name="conv_last_output_V_3_address0">out, 10, ap_memory, conv_last_output_V_3, array</column>
<column name="conv_last_output_V_3_ce0">out, 1, ap_memory, conv_last_output_V_3, array</column>
<column name="conv_last_output_V_3_q0">in, 8, ap_memory, conv_last_output_V_3, array</column>
<column name="conv_last_output_V_4_address0">out, 10, ap_memory, conv_last_output_V_4, array</column>
<column name="conv_last_output_V_4_ce0">out, 1, ap_memory, conv_last_output_V_4, array</column>
<column name="conv_last_output_V_4_q0">in, 8, ap_memory, conv_last_output_V_4, array</column>
<column name="conv_last_output_V_5_address0">out, 10, ap_memory, conv_last_output_V_5, array</column>
<column name="conv_last_output_V_5_ce0">out, 1, ap_memory, conv_last_output_V_5, array</column>
<column name="conv_last_output_V_5_q0">in, 8, ap_memory, conv_last_output_V_5, array</column>
<column name="conv_last_output_V_6_address0">out, 10, ap_memory, conv_last_output_V_6, array</column>
<column name="conv_last_output_V_6_ce0">out, 1, ap_memory, conv_last_output_V_6, array</column>
<column name="conv_last_output_V_6_q0">in, 8, ap_memory, conv_last_output_V_6, array</column>
<column name="conv_last_output_V_7_address0">out, 10, ap_memory, conv_last_output_V_7, array</column>
<column name="conv_last_output_V_7_ce0">out, 1, ap_memory, conv_last_output_V_7, array</column>
<column name="conv_last_output_V_7_q0">in, 8, ap_memory, conv_last_output_V_7, array</column>
</table>
</item>
</section>
</profile>
