{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1462223295753 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1462223295759 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 18:08:15 2016 " "Processing started: Mon May 02 18:08:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1462223295759 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1462223295759 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FFD_sr -c FFD_sr " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FFD_sr -c FFD_sr" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1462223295759 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FFD_sr_8l_1000mv_85c_slow.vho F:/facultad/9 semestre/fpga/proyectos/FFD/simulation/modelsim/ simulation " "Generated file FFD_sr_8l_1000mv_85c_slow.vho in folder \"F:/facultad/9 semestre/fpga/proyectos/FFD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1462223297354 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FFD_sr_8l_1000mv_0c_slow.vho F:/facultad/9 semestre/fpga/proyectos/FFD/simulation/modelsim/ simulation " "Generated file FFD_sr_8l_1000mv_0c_slow.vho in folder \"F:/facultad/9 semestre/fpga/proyectos/FFD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1462223297512 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FFD_sr_min_1000mv_0c_fast.vho F:/facultad/9 semestre/fpga/proyectos/FFD/simulation/modelsim/ simulation " "Generated file FFD_sr_min_1000mv_0c_fast.vho in folder \"F:/facultad/9 semestre/fpga/proyectos/FFD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1462223297674 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FFD_sr.vho F:/facultad/9 semestre/fpga/proyectos/FFD/simulation/modelsim/ simulation " "Generated file FFD_sr.vho in folder \"F:/facultad/9 semestre/fpga/proyectos/FFD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1462223297841 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FFD_sr_8l_1000mv_85c_vhd_slow.sdo F:/facultad/9 semestre/fpga/proyectos/FFD/simulation/modelsim/ simulation " "Generated file FFD_sr_8l_1000mv_85c_vhd_slow.sdo in folder \"F:/facultad/9 semestre/fpga/proyectos/FFD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1462223298126 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FFD_sr_8l_1000mv_0c_vhd_slow.sdo F:/facultad/9 semestre/fpga/proyectos/FFD/simulation/modelsim/ simulation " "Generated file FFD_sr_8l_1000mv_0c_vhd_slow.sdo in folder \"F:/facultad/9 semestre/fpga/proyectos/FFD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1462223298210 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FFD_sr_min_1000mv_0c_vhd_fast.sdo F:/facultad/9 semestre/fpga/proyectos/FFD/simulation/modelsim/ simulation " "Generated file FFD_sr_min_1000mv_0c_vhd_fast.sdo in folder \"F:/facultad/9 semestre/fpga/proyectos/FFD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1462223298322 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FFD_sr_vhd.sdo F:/facultad/9 semestre/fpga/proyectos/FFD/simulation/modelsim/ simulation " "Generated file FFD_sr_vhd.sdo in folder \"F:/facultad/9 semestre/fpga/proyectos/FFD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1462223298423 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "706 " "Peak virtual memory: 706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1462223298923 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 02 18:08:18 2016 " "Processing ended: Mon May 02 18:08:18 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1462223298923 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1462223298923 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1462223298923 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1462223298923 ""}
