<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8"/>
<title>Bibliography</title>
</head>
<body>
<div class="csl-bib-body" style="line-height: 1.35; ">
  <div class="csl-entry" style="clear: left; ">
    <div class="csl-left-margin" style="float: left; padding-right: 0.5em;text-align: right; width: 1em;">[1]</div><div class="csl-right-inline" style="margin: 0 .4em 0 1.5em;">D. Alpert and D. Avnon, “Architecture of the Pentium microprocessor,” <i>IEEE Micro</i>, vol. 13, no. 3, pp. 11–21, Jun. 1993, doi: <a href="https://doi.org/10.1109/40.216745">10.1109/40.216745</a>.</div>
  </div>
  <span class="Z3988" title="url_ver=Z39.88-2004&amp;ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fzotero.org%3A2&amp;rft_id=info%3Adoi%2F10.1109%2F40.216745&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=Architecture%20of%20the%20Pentium%20microprocessor&amp;rft.jtitle=IEEE%20Micro&amp;rft.volume=13&amp;rft.issue=3&amp;rft.aufirst=D.&amp;rft.aulast=Alpert&amp;rft.au=D.%20Alpert&amp;rft.au=D.%20Avnon&amp;rft.date=1993-06&amp;rft.pages=11-21&amp;rft.spage=11&amp;rft.epage=21&amp;rft.issn=1937-4143"></span>
  <div class="csl-entry" style="clear: left; ">
    <div class="csl-left-margin" style="float: left; padding-right: 0.5em;text-align: right; width: 1em;">[2]</div><div class="csl-right-inline" style="margin: 0 .4em 0 1.5em;">S. Gochman, A. Mendelson, A. Naveh, and E. Rotem, “Introduction to Intel® CoreTM Duo Processor Architecture,” <i>Intel Technology Journal</i>, vol. 10, no. 2, p. 8, 2006.</div>
  </div>
  <span class="Z3988" title="url_ver=Z39.88-2004&amp;ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fzotero.org%3A2&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=Introduction%20to%20Intel%C2%AE%20CoreTM%20Duo%20Processor%20Architecture&amp;rft.jtitle=Intel%20Technology%20Journal&amp;rft.volume=10&amp;rft.issue=2&amp;rft.aufirst=Simcha&amp;rft.aulast=Gochman&amp;rft.au=Simcha%20Gochman&amp;rft.au=Avi%20Mendelson&amp;rft.au=Alon%20Naveh&amp;rft.au=Efraim%20Rotem&amp;rft.date=2006&amp;rft.pages=8&amp;rft.language=en"></span>
  <div class="csl-entry" style="clear: left; ">
    <div class="csl-left-margin" style="float: left; padding-right: 0.5em;text-align: right; width: 1em;">[3]</div><div class="csl-right-inline" style="margin: 0 .4em 0 1.5em;">D. Molka, D. Hackenberg, R. Schone, and M. S. Muller, “Memory Performance and Cache Coherency Effects on an Intel Nehalem Multiprocessor System,” in <i>2009 18th International Conference on Parallel Architectures and Compilation Techniques</i>, Sep. 2009, pp. 261–270. doi: <a href="https://doi.org/10.1109/PACT.2009.22">10.1109/PACT.2009.22</a>.</div>
  </div>
  <span class="Z3988" title="url_ver=Z39.88-2004&amp;ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fzotero.org%3A2&amp;rft_id=info%3Adoi%2F10.1109%2FPACT.2009.22&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=proceeding&amp;rft.atitle=Memory%20Performance%20and%20Cache%20Coherency%20Effects%20on%20an%20Intel%20Nehalem%20Multiprocessor%20System&amp;rft.btitle=2009%2018th%20International%20Conference%20on%20Parallel%20Architectures%20and%20Compilation%20Techniques&amp;rft.aufirst=Daniel&amp;rft.aulast=Molka&amp;rft.au=Daniel%20Molka&amp;rft.au=Daniel%20Hackenberg&amp;rft.au=Robert%20Schone&amp;rft.au=Matthias%20S.%20Muller&amp;rft.date=2009-09&amp;rft.pages=261-270&amp;rft.spage=261&amp;rft.epage=270"></span>
  <div class="csl-entry" style="clear: left; ">
    <div class="csl-left-margin" style="float: left; padding-right: 0.5em;text-align: right; width: 1em;">[4]</div><div class="csl-right-inline" style="margin: 0 .4em 0 1.5em;">H. A. Maruf <i>et al.</i>, “TPP: Transparent Page Placement for CXL-Enabled Tiered Memory.” arXiv, Jun. 06, 2022. Accessed: Oct. 31, 2022. [Online]. Available: <a href="http://arxiv.org/abs/2206.02878">http://arxiv.org/abs/2206.02878</a></div>
  </div>
  <span class="Z3988" title="url_ver=Z39.88-2004&amp;ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fzotero.org%3A2&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Adc&amp;rft.type=preprint&amp;rft.title=TPP%3A%20Transparent%20Page%20Placement%20for%20CXL-Enabled%20Tiered%20Memory&amp;rft.description=With%20increasing%20memory%20demands%20for%20datacenter%20applications%20and%20the%20emergence%20of%20coherent%20interfaces%20like%20CXL%20that%20enable%20main%20memory%20expansion%2C%20we%20are%20about%20to%20observe%20a%20wide%20adoption%20of%20tiered-memory%20subsystems%20in%20hyperscalers.%20In%20such%20systems%2C%20main%20memory%20can%20constitute%20different%20memory%20technologies%20with%20varied%20performance%20characteristics.%20In%20this%20paper%2C%20we%20characterize%20the%20memory%20usage%20of%20a%20wide%20range%20of%20datacenter%20applications%20across%20the%20server%20fleet%20of%20a%20hyperscaler%20(Meta)%20to%20get%20insights%20into%20an%20application's%20memory%20access%20patterns%20and%20performance%20on%20a%20tiered%20memory%20system.%20Our%20characterizations%20show%20that%20datacenter%20applications%20can%20benefit%20from%20tiered%20memory%20systems%20as%20there%20exist%20opportunities%20for%20offloading%20colder%20pages%20to%20slower%20memory%20tiers.%20Without%20efficient%20memory%20management%2C%20however%2C%20such%20systems%20can%20significantly%20degrade%20performance.%20We%20propose%20a%20novel%20OS-level%20application-transparent%20page%20placement%20mechanism%20(TPP)%20for%20efficient%20memory%20management.%20TPP%20employs%20a%20lightweight%20mechanism%20to%20identify%20and%20place%20hot%20and%20cold%20pages%20to%20appropriate%20memory%20tiers.%20It%20enables%20page%20allocation%20to%20work%20independently%20from%20page%20reclamation%20logic%20that%20is%2C%20otherwise%2C%20tightly%20coupled%20in%20today's%20Linux%20kernel.%20As%20a%20result%2C%20the%20local%20memory%20tier%20has%20memory%20headroom%20for%20new%20allocations.%20At%20the%20same%20time%2C%20TPP%20can%20promptly%20promote%20performance-critical%20hot%20pages%20trapped%20in%20the%20slow%20memory%20tiers%20to%20the%20fast%20tier%20node.%20Both%20promotion%20and%20demotion%20mechanisms%20work%20transparently%20without%20any%20prior%20knowledge%20of%20an%20application's%20memory%20access%20behavior.%20We%20evaluate%20TPP%20with%20diverse%20workloads%20that%20consume%20significant%20portions%20of%20DRAM%20on%20Meta's%20server%20fleet%20and%20are%20sensitive%20to%20memory%20subsystem%20performance.%20TPP's%20efficient%20page%20placement%20improves%20Linux's%20performance%20by%20up%20to%2018%25.%20TPP%20outperforms%20NUMA%20balancing%20and%20AutoTiering%2C%20state-of-the-art%20solutions%20for%20tiered%20memory%2C%20by%2010-17%25.&amp;rft.identifier=http%3A%2F%2Farxiv.org%2Fabs%2F2206.02878&amp;rft.aufirst=Hasan%20Al&amp;rft.aulast=Maruf&amp;rft.au=Hasan%20Al%20Maruf&amp;rft.au=Hao%20Wang&amp;rft.au=Abhishek%20Dhanotia&amp;rft.au=Johannes%20Weiner&amp;rft.au=Niket%20Agarwal&amp;rft.au=Pallab%20Bhattacharya&amp;rft.au=Chris%20Petersen&amp;rft.au=Mosharaf%20Chowdhury&amp;rft.au=Shobhit%20Kanaujia&amp;rft.au=Prakash%20Chauhan&amp;rft.date=2022-06-06"></span>
  <div class="csl-entry" style="clear: left; ">
    <div class="csl-left-margin" style="float: left; padding-right: 0.5em;text-align: right; width: 1em;">[5]</div><div class="csl-right-inline" style="margin: 0 .4em 0 1.5em;">H. A. Maruf <i>et al.</i>, “TPP: Transparent Page Placement for CXL-Enabled Tiered Memory.” arXiv, Jun. 06, 2022. doi: <a href="https://doi.org/10.48550/arXiv.2206.02878">10.48550/arXiv.2206.02878</a>.</div>
  </div>
  <span class="Z3988" title="url_ver=Z39.88-2004&amp;ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fzotero.org%3A2&amp;rft_id=info%3Adoi%2F10.48550%2FarXiv.2206.02878&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Adc&amp;rft.type=preprint&amp;rft.title=TPP%3A%20Transparent%20Page%20Placement%20for%20CXL-Enabled%20Tiered%20Memory&amp;rft.description=With%20increasing%20memory%20demands%20for%20datacenter%20applications%20and%20the%20emergence%20of%20coherent%20interfaces%20like%20CXL%20that%20enable%20main%20memory%20expansion%2C%20we%20are%20about%20to%20observe%20a%20wide%20adoption%20of%20tiered-memory%20subsystems%20in%20hyperscalers.%20In%20such%20systems%2C%20main%20memory%20can%20constitute%20different%20memory%20technologies%20with%20varied%20performance%20characteristics.%20In%20this%20paper%2C%20we%20characterize%20the%20memory%20usage%20of%20a%20wide%20range%20of%20datacenter%20applications%20across%20the%20server%20fleet%20of%20a%20hyperscaler%20(Meta)%20to%20get%20insights%20into%20an%20application's%20memory%20access%20patterns%20and%20performance%20on%20a%20tiered%20memory%20system.%20Our%20characterizations%20show%20that%20datacenter%20applications%20can%20benefit%20from%20tiered%20memory%20systems%20as%20there%20exist%20opportunities%20for%20offloading%20colder%20pages%20to%20slower%20memory%20tiers.%20Without%20efficient%20memory%20management%2C%20however%2C%20such%20systems%20can%20significantly%20degrade%20performance.%20We%20propose%20a%20novel%20OS-level%20application-transparent%20page%20placement%20mechanism%20(TPP)%20for%20efficient%20memory%20management.%20TPP%20employs%20a%20lightweight%20mechanism%20to%20identify%20and%20place%20hot%20and%20cold%20pages%20to%20appropriate%20memory%20tiers.%20It%20enables%20page%20allocation%20to%20work%20independently%20from%20page%20reclamation%20logic%20that%20is%2C%20otherwise%2C%20tightly%20coupled%20in%20today's%20Linux%20kernel.%20As%20a%20result%2C%20the%20local%20memory%20tier%20has%20memory%20headroom%20for%20new%20allocations.%20At%20the%20same%20time%2C%20TPP%20can%20promptly%20promote%20performance-critical%20hot%20pages%20trapped%20in%20the%20slow%20memory%20tiers%20to%20the%20fast%20tier%20node.%20Both%20promotion%20and%20demotion%20mechanisms%20work%20transparently%20without%20any%20prior%20knowledge%20of%20an%20application's%20memory%20access%20behavior.%20We%20evaluate%20TPP%20with%20diverse%20workloads%20that%20consume%20significant%20portions%20of%20DRAM%20on%20Meta's%20server%20fleet%20and%20are%20sensitive%20to%20memory%20subsystem%20performance.%20TPP's%20efficient%20page%20placement%20improves%20Linux's%20performance%20by%20up%20to%2018%25.%20TPP%20outperforms%20NUMA%20balancing%20and%20AutoTiering%2C%20state-of-the-art%20solutions%20for%20tiered%20memory%2C%20by%2010-17%25.&amp;rft.identifier=urn%3Adoi%3A10.48550%2FarXiv.2206.02878&amp;rft.aufirst=Hasan%20Al&amp;rft.aulast=Maruf&amp;rft.au=Hasan%20Al%20Maruf&amp;rft.au=Hao%20Wang&amp;rft.au=Abhishek%20Dhanotia&amp;rft.au=Johannes%20Weiner&amp;rft.au=Niket%20Agarwal&amp;rft.au=Pallab%20Bhattacharya&amp;rft.au=Chris%20Petersen&amp;rft.au=Mosharaf%20Chowdhury&amp;rft.au=Shobhit%20Kanaujia&amp;rft.au=Prakash%20Chauhan&amp;rft.date=2022-06-06"></span>
</div></body>
</html>
