xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../../../src/common_ip/axi4_32_to_axilite/hdl"
xpm_fifo.sv,systemverilog,xpm,../../../../../../../../../opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,incdir="../../../../../../src/common_ip/axi4_32_to_axilite/hdl"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../../../src/common_ip/axi4_32_to_axilite/hdl"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../../../src/common_ip/axi4_32_to_axilite/hdl"
axi4_32_to_axilite_sim_netlist.v,verilog,xil_defaultlib,../../../../../../src/common_ip/axi4_32_to_axilite/axi4_32_to_axilite_sim_netlist.v,incdir="../../../../../../src/common_ip/axi4_32_to_axilite/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
