
*** Running vivado
    with args -log vp_switch_final_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vp_switch_final_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source vp_switch_final_0.tcl -notrace
Command: synth_design -top vp_switch_final_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6040 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 359.766 ; gain = 103.582
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vp_switch_final_0' [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/synth/vp_switch_final_0.v:57]
INFO: [Synth 8-638] synthesizing module 'vp_switch_final' [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:23]
INFO: [Synth 8-638] synthesizing module 'rgb2ycbcr_0' [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/synth/rgb2ycbcr_0.v:57]
INFO: [Synth 8-638] synthesizing module 'rgb2ycbcr' [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/rgb2ycbcr.v:23]
INFO: [Synth 8-638] synthesizing module 'MUL' [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/MUL/synth/MUL.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/MUL/synth/MUL.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/MUL/synth/MUL.vhd:71]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_A_WIDTH bound to: 18 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 8 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_OUT_HIGH bound to: 25 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_13' declared at 'c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/MUL/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_13' [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/MUL/synth/MUL.vhd:120]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'MUL' (6#1) [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/MUL/synth/MUL.vhd:68]
INFO: [Synth 8-638] synthesizing module 'ADD' [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/ADD/synth/ADD.vhd:68]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 9 - type: integer 
	Parameter C_B_WIDTH bound to: 9 - type: integer 
	Parameter C_OUT_WIDTH bound to: 9 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_11' declared at 'c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/ADD/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_11' [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/ADD/synth/ADD.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'ADD' (14#1) [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/ADD/synth/ADD.vhd:68]
INFO: [Synth 8-638] synthesizing module 'delay_line' [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/register.v:41]
	Parameter N bound to: 3 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'register' [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/register.v:22]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register' (15#1) [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/register.v:22]
INFO: [Synth 8-256] done synthesizing module 'delay_line' (16#1) [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/register.v:41]
INFO: [Synth 8-256] done synthesizing module 'rgb2ycbcr' (17#1) [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/rgb2ycbcr.v:23]
INFO: [Synth 8-256] done synthesizing module 'rgb2ycbcr_0' (18#1) [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/synth/rgb2ycbcr_0.v:57]
INFO: [Synth 8-638] synthesizing module 'tresholding_0' [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/tresholding_0/synth/tresholding_0.v:57]
INFO: [Synth 8-638] synthesizing module 'tresholding' [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/tresholding_0/src/tresholding.v:23]
	Parameter Ta bound to: 80 - type: integer 
	Parameter Tb bound to: 130 - type: integer 
	Parameter Tc bound to: 133 - type: integer 
	Parameter Td bound to: 177 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tresholding' (19#1) [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/tresholding_0/src/tresholding.v:23]
INFO: [Synth 8-256] done synthesizing module 'tresholding_0' (20#1) [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/tresholding_0/synth/tresholding_0.v:57]
INFO: [Synth 8-638] synthesizing module 'centroid_0' [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/synth/centroid_0.v:57]
INFO: [Synth 8-638] synthesizing module 'centroid' [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/centroid.v:23]
	Parameter IMG_H bound to: 1280 - type: integer 
	Parameter IMG_W bound to: 720 - type: integer 
INFO: [Synth 8-638] synthesizing module 'accum' [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/accum/synth/accum.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 1 - type: integer 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 11 - type: integer 
	Parameter C_OUT_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_SCALE bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_accum_v12_0_11' declared at 'c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/accum/hdl/c_accum_v12_0_vh_rfs.vhd:2296' bound to instance 'U0' of component 'c_accum_v12_0_11' [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/accum/synth/accum.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'accum' (27#1) [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/accum/synth/accum.vhd:69]
INFO: [Synth 8-638] synthesizing module 'divider_32_20_0' [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/divider_32_20_0/synth/divider_32_20_0.v:56]
INFO: [Synth 8-638] synthesizing module 'divider_32_20' [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/divider_32_20_0/src/divider_32_20.v:8]
	Parameter LATENCY bound to: 4 - type: integer 
	Parameter DIVIDEND_W bound to: 32 - type: integer 
	Parameter DIVISOR_W bound to: 20 - type: integer 
	Parameter QUOTIENT_W bound to: 32 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter DIV bound to: 2'b01 
	Parameter NOP bound to: 2'b10 
	Parameter END bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'mult_32_20_lm' [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/divider_32_20_0/src/mult_32_20_lm/synth/mult_32_20_lm.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/divider_32_20_0/src/mult_32_20_lm/synth/mult_32_20_lm.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/divider_32_20_0/src/mult_32_20_lm/synth/mult_32_20_lm.vhd:71]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_WIDTH bound to: 20 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_OUT_HIGH bound to: 51 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_13' declared at 'c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/rgb2ycbcr_0/src/MUL/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_13' [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/divider_32_20_0/src/mult_32_20_lm/synth/mult_32_20_lm.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'mult_32_20_lm' (28#1) [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/divider_32_20_0/src/mult_32_20_lm/synth/mult_32_20_lm.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'divider_32_20' (29#1) [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/divider_32_20_0/src/divider_32_20.v:8]
INFO: [Synth 8-256] done synthesizing module 'divider_32_20_0' (30#1) [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/divider_32_20_0/synth/divider_32_20_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'centroid' (31#1) [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/centroid.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'mask' does not match port width (1) of module 'centroid' [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/synth/centroid_0.v:85]
INFO: [Synth 8-256] done synthesizing module 'centroid_0' (32#1) [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/synth/centroid_0.v:57]
WARNING: [Synth 8-689] width (24) of port connection 'mask' does not match port width (8) of module 'centroid_0' [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:87]
INFO: [Synth 8-638] synthesizing module 'x_centroid_0' [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/x_centroid_0/synth/x_centroid_0.v:57]
INFO: [Synth 8-638] synthesizing module 'x_centroid' [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/x_centroid_0/src/x_centroid.v:23]
	Parameter IMG_H bound to: 1280 - type: integer 
	Parameter IMG_W bound to: 720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'x_centroid' (33#1) [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/x_centroid_0/src/x_centroid.v:23]
INFO: [Synth 8-256] done synthesizing module 'x_centroid_0' (34#1) [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/x_centroid_0/synth/x_centroid_0.v:57]
WARNING: [Synth 8-350] instance 'centroid_x' of module 'x_centroid_0' requires 12 connections, but only 11 given [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:93]
WARNING: [Synth 8-3848] Net pixel_mux[7] in module/entity vp_switch_final does not have driver. [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:36]
WARNING: [Synth 8-3848] Net pixel_mux[6] in module/entity vp_switch_final does not have driver. [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:36]
WARNING: [Synth 8-3848] Net pixel_mux[5] in module/entity vp_switch_final does not have driver. [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:36]
WARNING: [Synth 8-3848] Net pixel_mux[4] in module/entity vp_switch_final does not have driver. [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:36]
WARNING: [Synth 8-3848] Net v_sync_mux[7] in module/entity vp_switch_final does not have driver. [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:39]
WARNING: [Synth 8-3848] Net v_sync_mux[6] in module/entity vp_switch_final does not have driver. [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:39]
WARNING: [Synth 8-3848] Net v_sync_mux[5] in module/entity vp_switch_final does not have driver. [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:39]
WARNING: [Synth 8-3848] Net v_sync_mux[4] in module/entity vp_switch_final does not have driver. [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:39]
WARNING: [Synth 8-3848] Net h_sync_mux[7] in module/entity vp_switch_final does not have driver. [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:38]
WARNING: [Synth 8-3848] Net h_sync_mux[6] in module/entity vp_switch_final does not have driver. [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:38]
WARNING: [Synth 8-3848] Net h_sync_mux[5] in module/entity vp_switch_final does not have driver. [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:38]
WARNING: [Synth 8-3848] Net h_sync_mux[4] in module/entity vp_switch_final does not have driver. [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:38]
WARNING: [Synth 8-3848] Net de_mux[7] in module/entity vp_switch_final does not have driver. [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:37]
WARNING: [Synth 8-3848] Net de_mux[6] in module/entity vp_switch_final does not have driver. [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:37]
WARNING: [Synth 8-3848] Net de_mux[5] in module/entity vp_switch_final does not have driver. [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:37]
WARNING: [Synth 8-3848] Net de_mux[4] in module/entity vp_switch_final does not have driver. [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:37]
INFO: [Synth 8-256] done synthesizing module 'vp_switch_final' (35#1) [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:23]
INFO: [Synth 8-256] done synthesizing module 'vp_switch_final_0' (36#1) [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/synth/vp_switch_final_0.v:57]
WARNING: [Synth 8-3331] design x_centroid has unconnected port mask
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line has unconnected port CLK
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line has unconnected port CE
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line has unconnected port SCLR
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line__parameterized4 has unconnected port CE
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line__parameterized4 has unconnected port SCLR
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line__parameterized2 has unconnected port CLK
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line__parameterized2 has unconnected port CE
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line__parameterized2 has unconnected port SCLR
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line__parameterized0 has unconnected port CLK
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line__parameterized0 has unconnected port CE
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_delay_line__parameterized0 has unconnected port SCLR
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[24]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[23]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[22]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[21]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[20]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[19]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[18]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[17]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[16]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[15]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[14]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[13]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[12]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[11]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[10]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[9]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[8]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[7]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[6]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[5]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[4]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[3]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[2]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[1]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[0]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port CARRY_IN
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design mult_gen_v12_0_13_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_dsp48e_wrapper_v3_0 has unconnected port CEA1
WARNING: [Synth 8-3331] design xbip_dsp48e_wrapper_v3_0 has unconnected port CEA2
WARNING: [Synth 8-3331] design xbip_dsp48e_wrapper_v3_0 has unconnected port CEB1
WARNING: [Synth 8-3331] design xbip_dsp48e_wrapper_v3_0 has unconnected port CEB2
WARNING: [Synth 8-3331] design xbip_dsp48e_wrapper_v3_0 has unconnected port CEC
WARNING: [Synth 8-3331] design xbip_dsp48e_wrapper_v3_0 has unconnected port CECARRYIN
WARNING: [Synth 8-3331] design xbip_dsp48e_wrapper_v3_0 has unconnected port CECTRL
WARNING: [Synth 8-3331] design xbip_dsp48e_wrapper_v3_0 has unconnected port CEALUMODE
WARNING: [Synth 8-3331] design xbip_dsp48e_wrapper_v3_0 has unconnected port CEMULTCARRYIN
WARNING: [Synth 8-3331] design xbip_dsp48e_wrapper_v3_0 has unconnected port CEM
WARNING: [Synth 8-3331] design xbip_dsp48e_wrapper_v3_0 has unconnected port CEP
WARNING: [Synth 8-3331] design xbip_dsp48e_wrapper_v3_0 has unconnected port SCLRA
WARNING: [Synth 8-3331] design xbip_dsp48e_wrapper_v3_0 has unconnected port SCLRB
WARNING: [Synth 8-3331] design xbip_dsp48e_wrapper_v3_0 has unconnected port SCLRC
WARNING: [Synth 8-3331] design xbip_dsp48e_wrapper_v3_0 has unconnected port SCLRALLCARRYIN
WARNING: [Synth 8-3331] design xbip_dsp48e_wrapper_v3_0 has unconnected port SCLRCTRL
WARNING: [Synth 8-3331] design xbip_dsp48e_wrapper_v3_0 has unconnected port SCLRALUMODE
WARNING: [Synth 8-3331] design xbip_dsp48e_wrapper_v3_0 has unconnected port SCLRM
WARNING: [Synth 8-3331] design xbip_dsp48e_wrapper_v3_0 has unconnected port SCLRP
WARNING: [Synth 8-3331] design c_accum_v12_0_11_viv has unconnected port ADD
WARNING: [Synth 8-3331] design c_accum_v12_0_11_viv has unconnected port C_IN
WARNING: [Synth 8-3331] design c_accum_v12_0_11_viv has unconnected port BYPASS
WARNING: [Synth 8-3331] design c_accum_v12_0_11_viv has unconnected port SSET
WARNING: [Synth 8-3331] design c_accum_v12_0_11_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design centroid has unconnected port h_sync
WARNING: [Synth 8-3331] design centroid_0 has unconnected port mask[7]
WARNING: [Synth 8-3331] design centroid_0 has unconnected port mask[6]
WARNING: [Synth 8-3331] design centroid_0 has unconnected port mask[5]
WARNING: [Synth 8-3331] design centroid_0 has unconnected port mask[4]
WARNING: [Synth 8-3331] design centroid_0 has unconnected port mask[3]
WARNING: [Synth 8-3331] design centroid_0 has unconnected port mask[2]
WARNING: [Synth 8-3331] design centroid_0 has unconnected port mask[1]
WARNING: [Synth 8-3331] design tresholding has unconnected port pixel_in[23]
WARNING: [Synth 8-3331] design tresholding has unconnected port pixel_in[22]
WARNING: [Synth 8-3331] design tresholding has unconnected port pixel_in[21]
WARNING: [Synth 8-3331] design tresholding has unconnected port pixel_in[20]
WARNING: [Synth 8-3331] design tresholding has unconnected port pixel_in[19]
WARNING: [Synth 8-3331] design tresholding has unconnected port pixel_in[18]
WARNING: [Synth 8-3331] design tresholding has unconnected port pixel_in[17]
WARNING: [Synth 8-3331] design tresholding has unconnected port pixel_in[16]
WARNING: [Synth 8-3331] design tresholding has unconnected port clk
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEA1
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEA2
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEB1
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEB2
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEAD
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CED
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEC
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CECARRYIN
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CECTRL
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEALUMODE
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEINMODE
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEM
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0 has unconnected port CEP
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 494.063 ; gain = 237.879
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin centroid_x:mask to constant 0 [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/vp_switch.v:93]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 494.063 ; gain = 237.879
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.runs/vp_switch_final_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.runs/vp_switch_final_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  DSP48E => DSP48E1: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 757.156 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 757.156 ; gain = 500.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 757.156 ; gain = 500.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/RGB_TO_YCbCR. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RGB_TO_YCbCR/inst/CB_sum. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RGB_TO_YCbCR/inst/CR_sum. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RGB_TO_YCbCR/inst/M1_res. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RGB_TO_YCbCR/inst/M2_res. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RGB_TO_YCbCR/inst/M3_res. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RGB_TO_YCbCR/inst/M4_res. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RGB_TO_YCbCR/inst/M5_res. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RGB_TO_YCbCR/inst/M6_res. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RGB_TO_YCbCR/inst/M7_res. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RGB_TO_YCbCR/inst/M8_res. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RGB_TO_YCbCR/inst/M9_res. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RGB_TO_YCbCR/inst/S1_res. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RGB_TO_YCbCR/inst/S2_res. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RGB_TO_YCbCR/inst/S3_res. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RGB_TO_YCbCR/inst/S4_res. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RGB_TO_YCbCR/inst/S5_res. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RGB_TO_YCbCR/inst/S6_res. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/RGB_TO_YCbCR/inst/Y_sum. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/Treshold. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/centroid. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/centroid/inst/m01_calc_module. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/centroid/inst/m10_calc_module. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/centroid/inst/x_center_calc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/centroid/inst/x_center_calc/inst/instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/centroid/inst/y_center_calc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/centroid/inst/y_center_calc/inst/instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/centroid_x. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 757.156 ; gain = 500.973
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'r_y_reg' and it is trimmed from '32' to '11' bits. [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/centroid.v:157]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_x_reg' and it is trimmed from '32' to '11' bits. [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/centroid.v:154]
INFO: [Synth 8-5546] ROM "y_pos" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element m00_reg was removed.  [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/centroid.v:102]
INFO: [Synth 8-5546] ROM "y_pos" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 757.156 ; gain = 500.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "inst/i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/y_pos" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element inst/m00_reg was removed.  [c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/src/centroid_0_1/src/centroid.v:102]
INFO: [Synth 8-5546] ROM "inst/y_pos" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 757.156 ; gain = 500.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 811.270 ; gain = 555.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 811.566 ; gain = 555.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 831.641 ; gain = 575.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 831.641 ; gain = 575.457
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 831.641 ; gain = 575.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 831.641 ; gain = 575.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 831.641 ; gain = 575.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 831.641 ; gain = 575.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 831.641 ; gain = 575.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DSP48E        |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |DSP48E_bbox_0    |     1|
|2     |DSP48E_bbox_0__1 |     1|
|3     |CARRY4           |    21|
|4     |DSP48E1          |     9|
|5     |DSP48E1_1        |     9|
|6     |DSP48E1_2        |     2|
|7     |DSP48E1_3        |     2|
|8     |LUT1             |     8|
|9     |LUT2             |    87|
|10    |LUT3             |    42|
|11    |LUT4             |    99|
|12    |LUT5             |    26|
|13    |LUT6             |   135|
|14    |SRL16E           |     3|
|15    |FDRE             |   397|
|16    |FDSE             |    10|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 831.641 ; gain = 575.457
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:01:12 . Memory (MB): peak = 831.641 ; gain = 312.363
Synthesis Optimization Complete : Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 831.641 ; gain = 575.457
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  DSP48E => DSP48E1: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 129 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:25 . Memory (MB): peak = 831.641 ; gain = 586.930
INFO: [Common 17-1381] The checkpoint 'C:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.runs/vp_switch_final_0_synth_1/vp_switch_final_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.srcs/sources_1/ip/vp_switch_final_0/vp_switch_final_0.xci
INFO: [Coretcl 2-1174] Renamed 149 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/GaliTingus/Documents/SR_Project/tor_test_new/tor_test_new.runs/vp_switch_final_0_synth_1/vp_switch_final_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vp_switch_final_0_utilization_synth.rpt -pb vp_switch_final_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 831.641 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 13 17:42:41 2018...
