Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Dec 15 12:22:03 2021
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xcku040ffva1156-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 22189 |     0 |    242400 |  9.15 |
|   LUT as Logic             | 20876 |     0 |    242400 |  8.61 |
|   LUT as Memory            |  1313 |     0 |    112800 |  1.16 |
|     LUT as Distributed RAM |   880 |     0 |           |       |
|     LUT as Shift Register  |   433 |     0 |           |       |
| CLB Registers              | 28725 |     0 |    484800 |  5.93 |
|   Register as Flip Flop    | 28660 |     0 |    484800 |  5.91 |
|   Register as Latch        |    65 |     0 |    484800 |  0.01 |
| CARRY8                     |  1046 |     0 |     30300 |  3.45 |
| F7 Muxes                   |   547 |     0 |    121200 |  0.45 |
| F8 Muxes                   |   117 |     0 |     60600 |  0.19 |
| F9 Muxes                   |     0 |     0 |     30300 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 8     |          Yes |           - |          Set |
| 7331  |          Yes |           - |        Reset |
| 712   |          Yes |         Set |            - |
| 20674 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  5113 |     0 |     30300 | 16.87 |
|   CLBL                                     |  3318 |     0 |           |       |
|   CLBM                                     |  1795 |     0 |           |       |
| LUT as Logic                               | 20876 |     0 |    242400 |  8.61 |
|   using O5 output only                     |   689 |       |           |       |
|   using O6 output only                     | 14734 |       |           |       |
|   using O5 and O6                          |  5453 |       |           |       |
| LUT as Memory                              |  1313 |     0 |    112800 |  1.16 |
|   LUT as Distributed RAM                   |   880 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   424 |       |           |       |
|     using O5 and O6                        |   456 |       |           |       |
|   LUT as Shift Register                    |   433 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   336 |       |           |       |
|     using O5 and O6                        |    97 |       |           |       |
| CLB Registers                              | 28725 |     0 |    484800 |  5.93 |
|   Register driven from within the CLB      | 19632 |       |           |       |
|   Register driven from outside the CLB     |  9093 |       |           |       |
|     LUT in front of the register is unused |  6048 |       |           |       |
|     LUT in front of the register is used   |  3045 |       |           |       |
| Unique Control Sets                        |  1136 |       |     60600 |  1.87 |
+--------------------------------------------+-------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 55.5 |     0 |       600 |  9.25 |
|   RAMB36/FIFO*    |   50 |     0 |       600 |  8.33 |
|     RAMB36E2 only |   50 |       |           |       |
|   RAMB18          |   11 |     0 |      1200 |  0.92 |
|     RAMB18E2 only |   11 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    1 |     0 |      1920 |  0.05 |
|   DSP48E2 only |    1 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   11 |    11 |       520 |  2.12 |
| HPIOB            |    2 |     2 |       416 |  0.48 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HRIO             |    9 |     9 |       104 |  8.65 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    7 |       |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |       192 |  0.52 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        80 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       520 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        80 |  0.00 |
| RIU_OR           |    0 |     0 |        40 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    6 |     0 |       480 |  1.25 |
|   BUFGCE             |    6 |     0 |       240 |  2.50 |
|   BUFGCE_DIV         |    0 |     0 |        40 |  0.00 |
|   BUFG_GT            |    0 |     0 |       120 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        80 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        20 |  0.00 |
| MMCME3_ADV           |    1 |     0 |        10 | 10.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE3_CHANNEL   |    0 |     0 |        20 |   0.00 |
| GTHE3_COMMON    |    0 |     0 |         5 |   0.00 |
| IBUFDS_GTE3     |    0 |     0 |        10 |   0.00 |
| OBUFDS_GTE3     |    0 |     0 |        10 |   0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        10 |   0.00 |
| PCIE_3_1        |    0 |     0 |         3 |   0.00 |
| SYSMONE1        |    1 |     1 |         1 | 100.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+--------+
|  Site Type  | Used | Fixed | Available |  Util% |
+-------------+------+-------+-----------+--------+
| BSCANE2     |    0 |     0 |         4 |   0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |   0.00 |
| EFUSE_USR   |    0 |     0 |         1 |   0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |   0.00 |
| ICAPE3      |    0 |     0 |         2 |   0.00 |
| MASTER_JTAG |    0 |     0 |         1 |   0.00 |
| STARTUPE3   |    1 |     0 |         1 | 100.00 |
+-------------+------+-------+-----------+--------+


9. Primitives
-------------

+------------+-------+---------------------+
|  Ref Name  |  Used | Functional Category |
+------------+-------+---------------------+
| FDRE       | 20674 |            Register |
| LUT6       |  7686 |                 CLB |
| FDCE       |  7266 |            Register |
| LUT4       |  6686 |                 CLB |
| LUT3       |  3978 |                 CLB |
| LUT2       |  3873 |                 CLB |
| LUT5       |  3296 |                 CLB |
| CARRY8     |  1046 |                 CLB |
| LUT1       |   810 |                 CLB |
| RAMD32     |   798 |                 CLB |
| FDSE       |   712 |            Register |
| MUXF7      |   547 |                 CLB |
| RAMD64E    |   424 |                 CLB |
| SRL16E     |   353 |                 CLB |
| SRLC32E    |   177 |                 CLB |
| MUXF8      |   117 |                 CLB |
| RAMS32     |   114 |                 CLB |
| LDCE       |    65 |            Register |
| RAMB36E2   |    50 |            BLOCKRAM |
| RAMB18E2   |    11 |            BLOCKRAM |
| IBUFCTRL   |     9 |              Others |
| INBUF      |     8 |                 I/O |
| FDPE       |     8 |            Register |
| OBUFT      |     7 |                 I/O |
| BUFGCE     |     6 |               Clock |
| SYSMONE1   |     1 |            Advanced |
| STARTUPE3  |     1 |       Configuration |
| OBUF       |     1 |                 I/O |
| MMCME3_ADV |     1 |               Clock |
| DSP48E2    |     1 |          Arithmetic |
| DIFFINBUF  |     1 |                 I/O |
+------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+--------------------------------------+------+
|               Ref Name               | Used |
+--------------------------------------+------+
| design_1_xbar_3                      |    1 |
| design_1_xbar_2                      |    1 |
| design_1_util_vector_logic_0_0       |    1 |
| design_1_system_management_wiz_0_0   |    1 |
| design_1_proc_sys_reset_1_0          |    1 |
| design_1_clk_wiz_0_1                 |    1 |
| design_1_blk_mem_gen_0_0             |    1 |
| design_1_axis_broadcaster_1_0        |    1 |
| design_1_axis_broadcaster_0_1        |    1 |
| design_1_axis_broadcaster_0_0        |    1 |
| design_1_axi_quad_spi_0_0            |    1 |
| design_1_axi_iic_0_0                 |    1 |
| design_1_axi_bram_ctrl_0_0           |    1 |
| design_1_auto_ss_slidr_0             |    1 |
| design_1_auto_pc_3                   |    1 |
| design_1_auto_pc_2                   |    1 |
| design_1_auto_pc_1                   |    1 |
| design_1_auto_pc_0                   |    1 |
| design_1_TDCChannelSlice_2_0         |    1 |
| design_1_TDCChannelSlice_1_0         |    1 |
| design_1_TDCChannelSlice_0_0         |    1 |
| design_1_StartStopGenerator_0_0      |    1 |
| design_1_MME_0_0                     |    1 |
| design_1_CoarseTreeDistributor_0_0   |    1 |
| design_1_BeltBus_TTM_0_0             |    1 |
| design_1_BeltBus_TDCHistogrammer_1_0 |    1 |
| design_1_BeltBus_TDCHistogrammer_0_0 |    1 |
| design_1_BeltBus_TDCCounter_0_0      |    1 |
| design_1_BeltBus_NodeInserter_0_5    |    1 |
| design_1_BeltBus_NodeInserter_0_4    |    1 |
| design_1_BeltBus_NodeInserter_0_3    |    1 |
| design_1_AXI4_TDC_Wrapper_0_0        |    1 |
| design_1_AXI4_BitstreamUpdater_0_0   |    1 |
| design_1_AXI4_AXIToIIC_0_0           |    1 |
| design_1_AXI4Stream_XUS_Virtu_0_2    |    1 |
| design_1_AXI4Stream_XUS_Virtu_0_1    |    1 |
| design_1_AXI4Stream_XUS_Virtu_0_0    |    1 |
| design_1_AXI4Stream_UART_1_0         |    1 |
| design_1_AXI4Stream_Synchroni_0_2    |    1 |
| design_1_AXI4Stream_Synchroni_0_1    |    1 |
| design_1_AXI4Stream_Synchroni_0_0    |    1 |
| design_1_AXI4Stream_QSPI_Prog_0_0    |    1 |
| design_1_AXI4Stream_PeriodMet_0_0    |    1 |
| design_1_AXI4Stream_OverflowC_0_2    |    1 |
| design_1_AXI4Stream_OverflowC_0_1    |    1 |
| design_1_AXI4Stream_OverflowC_0_0    |    1 |
| design_1_AXI4Stream_MuxDebugg_0_0    |    1 |
| design_1_AXI4Stream_MagicCali_0_2    |    1 |
| design_1_AXI4Stream_MagicCali_0_1    |    1 |
| design_1_AXI4Stream_MagicCali_0_0    |    1 |
| design_1_AXI4Stream_IperDecod_0_2    |    1 |
| design_1_AXI4Stream_IperDecod_0_1    |    1 |
| design_1_AXI4Stream_IperDecod_0_0    |    1 |
| design_1_AXI4Stream_CoarseExt_0_2    |    1 |
| design_1_AXI4Stream_CoarseExt_0_1    |    1 |
| design_1_AXI4Stream_CoarseExt_0_0    |    1 |
+--------------------------------------+------+


