{C:/Users/Alessandro/Desktop/POLITO/1 Semestre/Integrated systems architecture/Labs/Lab1/hw1/vhdl_fir/fir_3_unfolding_pipelined2/src/add_mult1.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Alessandro/Desktop/POLITO/1 Semestre/Integrated systems architecture/Labs/Lab1/hw1/vhdl_fir/fir_3_unfolding_pipelined2/src/add_mult1.vhd}
Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package param
-- Compiling entity add_mult1
-- Compiling architecture behavior of add_mult1

} {} {}} {C:/Users/Alessandro/Desktop/POLITO/1 Semestre/Integrated systems architecture/Labs/Lab1/hw1/vhdl_fir/fir_3_unfolding_pipelined2/src/reg_n.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Alessandro/Desktop/POLITO/1 Semestre/Integrated systems architecture/Labs/Lab1/hw1/vhdl_fir/fir_3_unfolding_pipelined2/src/reg_n.vhd}
Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity reg_n
-- Compiling architecture beh of reg_n

} {} {}} {C:/Users/Alessandro/Desktop/POLITO/1 Semestre/Integrated systems architecture/Labs/Lab1/hw1/vhdl_fir/fir_3_unfolding_pipelined2/tb/fir_tb.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Alessandro/Desktop/POLITO/1 Semestre/Integrated systems architecture/Labs/Lab1/hw1/vhdl_fir/fir_3_unfolding_pipelined2/tb/fir_tb.vhd}
Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_textio
-- Loading package param
-- Compiling entity fir_tb
-- Compiling architecture test of fir_tb

} {} {}} {C:/Users/Alessandro/Desktop/POLITO/1 Semestre/Integrated systems architecture/Labs/Lab1/hw1/vhdl_fir/fir_3_unfolding_pipelined2/src/add_mult2.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Alessandro/Desktop/POLITO/1 Semestre/Integrated systems architecture/Labs/Lab1/hw1/vhdl_fir/fir_3_unfolding_pipelined2/src/add_mult2.vhd}
Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package param
-- Compiling entity add_mult2
-- Compiling architecture behavior of add_mult2

} {} {}} {C:/Users/Alessandro/Desktop/POLITO/1 Semestre/Integrated systems architecture/Labs/Lab1/hw1/vhdl_fir/fir_3_unfolding_pipelined2/src/add_mult3.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Alessandro/Desktop/POLITO/1 Semestre/Integrated systems architecture/Labs/Lab1/hw1/vhdl_fir/fir_3_unfolding_pipelined2/src/add_mult3.vhd}
Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package param
-- Compiling entity add_mult3
-- Compiling architecture behavior of add_mult3

} {} {}} {C:/Users/Alessandro/Desktop/POLITO/1 Semestre/Integrated systems architecture/Labs/Lab1/hw1/vhdl_fir/fir_3_unfolding_pipelined2/src/fir_block_3.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Alessandro/Desktop/POLITO/1 Semestre/Integrated systems architecture/Labs/Lab1/hw1/vhdl_fir/fir_3_unfolding_pipelined2/src/fir_block_3.vhd}
Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package param
-- Compiling entity fir_block_3
-- Compiling architecture beh of fir_block_3

} {} {}} {C:/Users/Alessandro/Desktop/POLITO/1 Semestre/Integrated systems architecture/Labs/Lab1/hw1/vhdl_fir/fir_3_unfolding_pipelined2/src/param.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Alessandro/Desktop/POLITO/1 Semestre/Integrated systems architecture/Labs/Lab1/hw1/vhdl_fir/fir_3_unfolding_pipelined2/src/param.vhd}
Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package param

} {} {}} {C:/Users/Alessandro/Desktop/POLITO/1 Semestre/Integrated systems architecture/Labs/Lab1/hw1/vhdl_fir/fir_3_unfolding_pipelined2/src/mult.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Alessandro/Desktop/POLITO/1 Semestre/Integrated systems architecture/Labs/Lab1/hw1/vhdl_fir/fir_3_unfolding_pipelined2/src/mult.vhd}
Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity mult
-- Compiling architecture beh of mult

} {} {}} {C:/Users/Alessandro/Desktop/POLITO/1 Semestre/Integrated systems architecture/Labs/Lab1/hw1/vhdl_fir/fir_3_unfolding_pipelined2/src/ff.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Alessandro/Desktop/POLITO/1 Semestre/Integrated systems architecture/Labs/Lab1/hw1/vhdl_fir/fir_3_unfolding_pipelined2/src/ff.vhd}
Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity ff
-- Compiling architecture behavior of ff

} {} {}} {C:/Users/Alessandro/Desktop/POLITO/1 Semestre/Integrated systems architecture/Labs/Lab1/hw1/vhdl_fir/fir_3_unfolding_pipelined2/src/fir_block_1_2.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Alessandro/Desktop/POLITO/1 Semestre/Integrated systems architecture/Labs/Lab1/hw1/vhdl_fir/fir_3_unfolding_pipelined2/src/fir_block_1_2.vhd}
Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package param
-- Compiling entity fir_block_1_2
-- Compiling architecture beh of fir_block_1_2

} {} {}} {C:/Users/Alessandro/Desktop/POLITO/1 Semestre/Integrated systems architecture/Labs/Lab1/hw1/vhdl_fir/fir_3_unfolding_pipelined2/src/fir_filter.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Alessandro/Desktop/POLITO/1 Semestre/Integrated systems architecture/Labs/Lab1/hw1/vhdl_fir/fir_3_unfolding_pipelined2/src/fir_filter.vhd}
Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package param
-- Compiling entity fir_filter
-- Compiling architecture beh of fir_filter

} {} {}} {C:/Users/Alessandro/Desktop/POLITO/1 Semestre/Integrated systems architecture/Labs/Lab1/hw1/vhdl_fir/fir_3_unfolding_pipelined2/src/adder.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Alessandro/Desktop/POLITO/1 Semestre/Integrated systems architecture/Labs/Lab1/hw1/vhdl_fir/fir_3_unfolding_pipelined2/src/adder.vhd}
Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity adder
-- Compiling architecture behavior of adder

} {} {}} {C:/Users/Alessandro/Desktop/POLITO/1 Semestre/Integrated systems architecture/Labs/Lab1/hw1/vhdl_fir/fir_3_unfolding_pipelined2/src/reg_coeff.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Alessandro/Desktop/POLITO/1 Semestre/Integrated systems architecture/Labs/Lab1/hw1/vhdl_fir/fir_3_unfolding_pipelined2/src/reg_coeff.vhd}
Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package param
-- Compiling entity reg_coeff
-- Compiling architecture beh of reg_coeff

} {} {}}
