{"vcs1":{"timestamp_begin":1762810648.198199637, "rt":1.78, "ut":1.38, "st":0.12}}
{"vcselab":{"timestamp_begin":1762810650.051424023, "rt":0.39, "ut":0.23, "st":0.07}}
{"link":{"timestamp_begin":1762810650.503365143, "rt":0.31, "ut":0.09, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1762810647.677244060}
{"VCS_COMP_START_TIME": 1762810647.677244060}
{"VCS_COMP_END_TIME": 1762810778.334861197}
{"VCS_USER_OPTIONS": "-full64 -R -gui -debug_pp -sverilog +v2k +define+DDR4_2G_X8 arch_package.sv proj_package.sv interface.sv StateTable.svp MemoryArray.svp ddr4_model.svp tb.sv"}
{"vcs1": {"peak_mem": 3641729}}
{"stitch_vcselab": {"peak_mem": 3643352}}
