
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version L-2016.03-SP1 for linux64 - Apr 18, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
set TOP_MODULE cal_phase
cal_phase
set compile_enable_register_merging    true
true
set compile_seqmap_propagate_constants true
true
set verilogout_no_tri   "true"
true
set verilogout_equation "false"
false
set mv_default_level_shifter_voltage_range_infinity true
true
source -e -v "dc_setup.tcl"
#define_design_lib work -path ./elab
history keep 500
500
set enable_page_mode false
false
set sh_enable_page_mode false
false
set compile_seqmap_identify_shift_registers false
false
set compile_seqmap_identify_shift_registers_with_synchronous_logic false
false
set timing_enable_multiple_clocks_per_reg true
true
set lib_path          "/mnt/mydata/spinal_works/18um/Technology/TSMC/core/synopsys/db/nopower"
/mnt/mydata/spinal_works/18um/Technology/TSMC/core/synopsys/db/nopower
set search_path       ". $lib_path"
. /mnt/mydata/spinal_works/18um/Technology/TSMC/core/synopsys/db/nopower
set target_library    "core_slow.db                             "
core_slow.db                             
set synthetic_library "dw_foundation.sldb"
dw_foundation.sldb
set link_library      " *                            $target_library                            $synthetic_library"
 *                            core_slow.db                                                         dw_foundation.sldb
 *                            core_slow.db                                                         dw_foundation.sldb
set change_names_dont_change_bus_members      true
true
set compile_disable_hierarchical_inverter_opt true
true
set auto_insert_level_shifters_on_clocks      all
all
set auto_insert_level_shifters true
true
analyze -format verilog "/mnt/mydata/spinal_works/cardiff-b0/syn/booth2_method/cal_phase.v"  -define DC_SYN
Running PRESTO HDLC
Compiling source file /mnt/mydata/spinal_works/cardiff-b0/syn/booth2_method/cal_phase.v
Presto compilation completed successfully.
Loading db file '/mnt/mydata/spinal_works/18um/Technology/TSMC/core/synopsys/db/nopower/core_slow.db'
Loading db file '/usr/synopsys/dc-L-2016.03-SP1/libraries/syn/dw_foundation.sldb'
1
elaborate       $TOP_MODULE
Loading db file '/usr/synopsys/dc-L-2016.03-SP1/libraries/syn/gtech.db'
Loading db file '/usr/synopsys/dc-L-2016.03-SP1/libraries/syn/standard.sldb'
  Loading link library 'ssc_core_slow'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'cal_phase'.
Information: Building the design 'cal_vn'. (HDL-193)
Warning:  /mnt/mydata/spinal_works/cardiff-b0/syn/booth2_method/cal_phase.v:785: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/mydata/spinal_works/cardiff-b0/syn/booth2_method/cal_phase.v:786: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/mydata/spinal_works/cardiff-b0/syn/booth2_method/cal_phase.v:787: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/mydata/spinal_works/cardiff-b0/syn/booth2_method/cal_phase.v:809: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/mydata/spinal_works/cardiff-b0/syn/booth2_method/cal_phase.v:828: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 723 in file
	'/mnt/mydata/spinal_works/cardiff-b0/syn/booth2_method/cal_phase.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           724            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 752 in file
	'/mnt/mydata/spinal_works/cardiff-b0/syn/booth2_method/cal_phase.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           753            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cal_vn line 853 in file
		'/mnt/mydata/spinal_works/cardiff-b0/syn/booth2_method/cal_phase.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|       Vins_1_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| mean_finish_regNext_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        min_v_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|        max_v_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Vins_7_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Vins_6_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Vins_3_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Vins_5_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Vins_4_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Vins_2_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|        v_cnt_reg        | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Vins_0_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully.
Information: Building the design 'dotVn_2'. (HDL-193)
Warning:  /mnt/mydata/spinal_works/cardiff-b0/syn/booth2_method/cal_phase.v:536: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/mydata/spinal_works/cardiff-b0/syn/booth2_method/cal_phase.v:603: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/mydata/spinal_works/cardiff-b0/syn/booth2_method/cal_phase.v:604: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 486 in file
	'/mnt/mydata/spinal_works/cardiff-b0/syn/booth2_method/cal_phase.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           487            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine dotVn_2 line 577 in file
		'/mnt/mydata/spinal_works/cardiff-b0/syn/booth2_method/cal_phase.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     finish_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     mac_en_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      psum2_reg      | Flip-flop |  19   |  Y  | N  | Y  | N  | N  | N  | N  |
|     mac_cnt_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|      psum1_reg      | Flip-flop |  19   |  Y  | N  | Y  | N  | N  | N  | N  |
|   booth_start_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'cordic_int'. (HDL-193)
Warning:  /mnt/mydata/spinal_works/cardiff-b0/syn/booth2_method/cal_phase.v:292: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/mydata/spinal_works/cardiff-b0/syn/booth2_method/cal_phase.v:293: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/mydata/spinal_works/cardiff-b0/syn/booth2_method/cal_phase.v:366: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/mydata/spinal_works/cardiff-b0/syn/booth2_method/cal_phase.v:367: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/mydata/spinal_works/cardiff-b0/syn/booth2_method/cal_phase.v:368: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/mydata/spinal_works/cardiff-b0/syn/booth2_method/cal_phase.v:370: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/mydata/spinal_works/cardiff-b0/syn/booth2_method/cal_phase.v:371: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/mydata/spinal_works/cardiff-b0/syn/booth2_method/cal_phase.v:372: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 239 in file
	'/mnt/mydata/spinal_works/cardiff-b0/syn/booth2_method/cal_phase.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           240            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cordic_int line 313 in file
		'/mnt/mydata/spinal_works/cardiff-b0/syn/booth2_method/cal_phase.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|        yn_reg        | Flip-flop |  19   |  Y  | N  | Y  | N  | N  | N  | N  |
|      cal_en_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        xn_reg        | Flip-flop |  19   |  Y  | N  | Y  | N  | N  | N  | N  |
|      res_rg_reg      | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|      finish_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| cal_finish_delay_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  cal_en_regNext_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    nozero_flg_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     res_out_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|     cal_cnt_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully.
Information: Building the design 'booth2'. (HDL-193)
Warning:  /mnt/mydata/spinal_works/cardiff-b0/syn/booth2_method/cal_phase.v:970: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 980 in file
	'/mnt/mydata/spinal_works/cardiff-b0/syn/booth2_method/cal_phase.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1004           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine booth2 line 980 in file
		'/mnt/mydata/spinal_works/cardiff-b0/syn/booth2_method/cal_phase.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     cal_en_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    shiftReg_reg     | Flip-flop |  17   |  Y  | N  | Y  | N  | N  | N  | N  |
|     cal_cnt_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine booth2 line 1017 in file
		'/mnt/mydata/spinal_works/cardiff-b0/syn/booth2_method/cal_phase.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| cal_en_regNext_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
current_design  $TOP_MODULE
Current design is 'cal_phase'.
{cal_phase}
link

  Linking design 'cal_phase'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (5 designs)               /mnt/mydata/spinal_works/cardiff-b0/syn/booth2_method/cal_phase.db, etc
  ssc_core_slow (library)     /mnt/mydata/spinal_works/18um/Technology/TSMC/core/synopsys/db/nopower/core_slow.db
  dw_foundation.sldb (library) /usr/synopsys/dc-L-2016.03-SP1/libraries/syn/dw_foundation.sldb

1
source -e -v "constraint.tcl"
set     CLK_SOURCE_LATENCY  		        1
1
set     CLK_SOURCE_LATENCY  		        1
1
set     CLK_NETWORK_LATENCY 		        1
1
set     OUT_LOAD                        0.05
0.05
set     MAX_FANOUT                      20
20
set     MAX_CAP                         0.4
0.4
set     MAX_TRAN                        2.0
2.0
set     PERIOD                          10
10
set ALL_IN_EX_CLK       [remove_from_collection [all_inputs] [get_ports clk]]
{rg_calphase_en rg_bypass_mean rg_cordic_iternum[2] rg_cordic_iternum[1] rg_cordic_iternum[0] rg_leakage_table_0[7] rg_leakage_table_0[6] rg_leakage_table_0[5] rg_leakage_table_0[4] rg_leakage_table_0[3] rg_leakage_table_0[2] rg_leakage_table_0[1] rg_leakage_table_0[0] rg_leakage_table_1[7] rg_leakage_table_1[6] rg_leakage_table_1[5] rg_leakage_table_1[4] rg_leakage_table_1[3] rg_leakage_table_1[2] rg_leakage_table_1[1] rg_leakage_table_1[0] rg_leakage_table_2[7] rg_leakage_table_2[6] rg_leakage_table_2[5] rg_leakage_table_2[4] rg_leakage_table_2[3] rg_leakage_table_2[2] rg_leakage_table_2[1] rg_leakage_table_2[0] rg_leakage_table_3[7] rg_leakage_table_3[6] rg_leakage_table_3[5] rg_leakage_table_3[4] rg_leakage_table_3[3] rg_leakage_table_3[2] rg_leakage_table_3[1] rg_leakage_table_3[0] rg_leakage_table_4[7] rg_leakage_table_4[6] rg_leakage_table_4[5] rg_leakage_table_4[4] rg_leakage_table_4[3] rg_leakage_table_4[2] rg_leakage_table_4[1] rg_leakage_table_4[0] rg_leakage_table_5[7] rg_leakage_table_5[6] rg_leakage_table_5[5] rg_leakage_table_5[4] rg_leakage_table_5[3] rg_leakage_table_5[2] rg_leakage_table_5[1] rg_leakage_table_5[0] rg_leakage_table_6[7] rg_leakage_table_6[6] rg_leakage_table_6[5] rg_leakage_table_6[4] rg_leakage_table_6[3] rg_leakage_table_6[2] rg_leakage_table_6[1] rg_leakage_table_6[0] rg_leakage_table_7[7] rg_leakage_table_7[6] rg_leakage_table_7[5] rg_leakage_table_7[4] rg_leakage_table_7[3] rg_leakage_table_7[2] rg_leakage_table_7[1] rg_leakage_table_7[0] rg_sin_table_0[7] rg_sin_table_0[6] rg_sin_table_0[5] rg_sin_table_0[4] rg_sin_table_0[3] rg_sin_table_0[2] rg_sin_table_0[1] rg_sin_table_0[0] rg_sin_table_1[7] rg_sin_table_1[6] rg_sin_table_1[5] rg_sin_table_1[4] rg_sin_table_1[3] rg_sin_table_1[2] rg_sin_table_1[1] rg_sin_table_1[0] rg_sin_table_2[7] rg_sin_table_2[6] rg_sin_table_2[5] rg_sin_table_2[4] rg_sin_table_2[3] rg_sin_table_2[2] rg_sin_table_2[1] rg_sin_table_2[0] rg_sin_table_3[7] rg_sin_table_3[6] rg_sin_table_3[5] rg_sin_table_3[4] rg_sin_table_3[3] rg_sin_table_3[2] rg_sin_table_3[1] ...}
set ALL_EX_OUT          [remove_from_collection [current_design] [all_outputs]]
Current design is 'cal_phase'.
{cal_phase}
set ALL_EX_OUT_IN       [remove_from_collection $ALL_EX_OUT [all_inputs]]
{cal_phase}
create_clock [get_ports clk] -name clk -period $PERIOD -waveform [list 0 [expr $PERIOD * 0.5]]
1
set_clock_uncertainty  -setup   1       [get_clocks clk]
1
set_clock_uncertainty  -hold    1        [get_clocks clk]
1
set_clock_transition            1          [get_clocks clk]
1
set_clock_latency      -source 	$CLK_SOURCE_LATENCY 	   [get_clocks clk]
1
set_clock_latency            	  $CLK_NETWORK_LATENCY 	   [get_clocks clk]
1
set_input_delay   [expr $PERIOD * 0.4]    -clock   clk   $ALL_IN_EX_CLK  -add_delay
1
set_output_delay  [expr $PERIOD * 0.6]    -clock   clk   [all_outputs]   -add_delay
1
set_input_transition   1.0   $ALL_IN_EX_CLK
1
set_load                        $OUT_LOAD [all_outputs]
1
set_max_transition              $MAX_TRAN                $ALL_EX_OUT_IN
1
set_max_fanout                  $MAX_FANOUT              $ALL_EX_OUT_IN
1
set_max_capacitance             $MAX_CAP                 $ALL_EX_OUT_IN
1
1
report_clock
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Changed wire load model for 'cordic_int' from '(none)' to '5KGATES'. (OPT-170)
Information: Changed wire load model for 'booth2' from '(none)' to '5KGATES'. (OPT-170)
Information: Changed wire load model for 'booth2' from '(none)' to '5KGATES'. (OPT-170)
Information: Changed wire load model for 'dotVn_2' from '(none)' to '5KGATES'. (OPT-170)
Information: Changed wire load model for 'cal_vn' from '(none)' to '5KGATES'. (OPT-170)
Information: Updating graph... (UID-83)
 
****************************************
Report : clocks
Design : cal_phase
Version: L-2016.03-SP1
Date   : Tue Dec 21 17:45:54 2021
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
clk             10.00   {0 5}                         {clk}
--------------------------------------------------------------------------------
1
check_design > ./rpt/check_deisgn.rpt
check_timing  > ./rpt/check_timing.rpt
set_clock_gating_style -setup 0.3 -hold 0 -pos integrated -neg integrated -max_fanout 32 -control_point before -control_signal scan_enable
Warning: The setup and hold values overrides the library values for the integrated cells. (PWR-206)
Error: The library cell required for use as an integrated clock-gating cell does not exist in the libraries specified.  The required attribute is latch_posedge_precontrol.  (PWR-191)
Error: The library cell required for use as an integrated clock-gating cell does not exist in the libraries specified.  The required attribute is latch_negedge_precontrol.  (PWR-191)
Warning: The clock-gating style was not changed. (PWR-132)

Current clock gating style....
Sequential cell: latch
Minimum bank bitwidth: 3
Minimum bank bitwidth for enhanced clock gating: 6
Maximum fanout: unlimited
Setup time for clock gate: 0.0
Hold time for clock gate: 0.0
Clock gating circuitry (positive edge): and
Clock gating circuitry (negative edge): or
 Note: inverter between clock gating circuitry 
       and (negative edge) register clock pin.
Control point insertion: none
Control signal for control point: scan_enable
Observation point insertion: false
Observation logic depth: 5
0
check_timing

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
group_path -name INPUT_GROUP -from [all_inputs ]
1
group_path -name OUTPUT_GROUP -to  [all_outputs]
1
set upf_create_implicit_supply_sets false
false
set_fix_multiple_port_nets -all -buffer_constants
1
set_fix_multiple_port_nets -all -buffer_constants [all_designs]
1
compile_ultra -no_autoungroup  -no_boundary_optimization  -gate_clock
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing power optimization. (PWR-850)
Analyzing: "/mnt/mydata/spinal_works/18um/Technology/TSMC/core/synopsys/db/nopower/core_slow.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | L-2016.03-DWBB_201603.1 |     *     |
| Licensed DW Building Blocks        | L-2016.03-DWBB_201603.1 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 19 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 2 instances of design 'booth2'. (OPT-1056)
  Simplifying Design 'cal_phase'

Loaded alib file './alib-52/core_slow.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'cordic_int'
Information: Added key list 'DesignWare' to design 'cordic_int'. (DDB-72)
 Implement Synthetic for 'cordic_int'.
  Processing 'cal_vn'
Information: Added key list 'DesignWare' to design 'cal_vn'. (DDB-72)
 Implement Synthetic for 'cal_vn'.
  Processing 'dotVn_2'
Information: Added key list 'DesignWare' to design 'dotVn_2'. (DDB-72)
 Implement Synthetic for 'dotVn_2'.
  Processing 'cal_phase'
Information: Added key list 'DesignWare' to design 'cal_phase'. (DDB-72)
  Processing 'booth2_0'
Information: Added key list 'DesignWare' to design 'booth2_0'. (DDB-72)
 Implement Synthetic for 'booth2_0'.
  Processing 'SNPS_CLOCK_GATE_HIGH_cordic_int_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_dotVn_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_booth2_0_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_cal_vn_0'
Memory usage for J1 task 147 Mbytes -- main task 143 Mbytes.

  Updating timing information
Information: Updating design information... (UID-85)
Warning: Main library 'ssc_core_slow' does not specify the following unit required for power: 'Leakage Power'. (PWR-424)
Warning: Target library(s) are not characterized for internal power.  Compile with power constraints is NOT recommended. (PWR-13)
Information: Skipping clock gating on design cal_phase, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cal_vn_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cal_vn_DW01_sub_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cal_vn_DW01_sub_J1_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cal_vn_DW01_add_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dotVn_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design dotVn_2_DW01_add_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design dotVn_2_DW01_add_J1_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design dotVn_2_DW01_sub_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cordic_int_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cordic_int_RSOP_70, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cordic_int_RSOP_71, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cordic_int_RSOP_72, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_booth2_0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design booth2_0_DP_OP_14J1_133_8660_J1_0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cordic_int_DP_OP_39J1_122_1632_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cordic_int_DP_OP_67J1_125_1913_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cordic_int_DP_OP_79J1_129_8036_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cordic_int_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cordic_int_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_booth2_0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cal_vn_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cal_vn_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cal_vn_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cal_vn_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cal_vn_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cal_vn_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cal_vn_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cal_vn_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cal_vn_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cal_vn_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design booth2_0_DP_OP_14J1_133_8660_J1_0_0, since there are no registers. (PWR-806)
Information: Performing clock-gating on design cordic_int. (PWR-730)
Information: Performing clock-gating on design dotVn_2. (PWR-730)
Information: Performing clock-gating on design booth2_1. (PWR-730)
Information: Performing clock-gating on design booth2_0. (PWR-730)
Information: Performing clock-gating on design cal_vn. (PWR-730)
Memory usage for J2 task 143 Mbytes -- main task 143 Mbytes.
Memory usage for J3 task 143 Mbytes -- main task 143 Mbytes.
Memory usage for J4 task 143 Mbytes -- main task 143 Mbytes.
Memory usage for J5 task 143 Mbytes -- main task 143 Mbytes.
Memory usage for J6 task 143 Mbytes -- main task 143 Mbytes.

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'cordic_int_DP_OP_67J1_125_1913_0'
  Mapping 'booth2_1_DP_OP_14J1_133_8660_0'
  Mapping 'booth2_0_DP_OP_14J1_133_8660_0'
  Mapping 'cordic_int_DP_OP_67J1_125_1913_1'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:14   38934.3      1.05       5.1      37.8                              0.0000
    0:00:14   39820.0      0.00       0.0      36.9                              0.0000
    0:00:14   39820.0      0.00       0.0      36.9                              0.0000
    0:00:15   39847.6      0.00       0.0      36.9                              0.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:16   39463.7      0.00       0.0      32.6                              0.0000
    0:00:16   38831.7      0.00       0.0      24.6                              0.0000
    0:00:16   38831.7      0.00       0.0      24.6                              0.0000
    0:00:16   38831.7      0.00       0.0      24.6                              0.0000
    0:00:16   38831.7      0.00       0.0      24.6                              0.0000
    0:00:16   38831.7      0.00       0.0      24.6                              0.0000
    0:00:16   38831.7      0.00       0.0      24.6                              0.0000
    0:00:16   38831.7      0.00       0.0      24.6                              0.0000
    0:00:16   38831.7      0.00       0.0      24.6                              0.0000
    0:00:16   38831.7      0.00       0.0      24.6                              0.0000
    0:00:16   38831.7      0.00       0.0      24.6                              0.0000
    0:00:16   38831.7      0.00       0.0      24.6                              0.0000
    0:00:16   38831.7      0.00       0.0      24.6                              0.0000
    0:00:16   38831.7      0.00       0.0      24.6                              0.0000
    0:00:16   38831.7      0.00       0.0      24.6                              0.0000
    0:00:16   38831.7      0.00       0.0      24.6                              0.0000
    0:00:16   38831.7      0.00       0.0      24.6                              0.0000
    0:00:16   38831.7      0.00       0.0      24.6                              0.0000
    0:00:16   38831.7      0.00       0.0      24.6                              0.0000
    0:00:16   38831.7      0.00       0.0      24.6                              0.0000


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:16   38831.7      0.00       0.0      24.6                              0.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:00:17   39626.9      0.00       0.0       5.0 cordic/net10785              0.0000
    0:00:18   39636.9      0.00       0.0       4.8                              0.0000
    0:00:18   39636.9      0.00       0.0       4.8                              0.0000
    0:00:18   39636.9      0.00       0.0       4.8                              0.0000
    0:00:18   39636.9      0.00       0.0       4.8                              0.0000
    0:00:18   39636.9      0.00       0.0       4.8                              0.0000
    0:00:18   39403.6      0.00       0.0       4.8                              0.0000
    0:00:19   39403.6      0.00       0.0       4.8                              0.0000
    0:00:19   39403.6      0.00       0.0       4.8                              0.0000
    0:00:19   39403.6      0.00       0.0       4.8                              0.0000
    0:00:19   39403.6      0.00       0.0       4.8                              0.0000
    0:00:19   39403.6      0.00       0.0       4.8                              0.0000
    0:00:19   39403.6      0.00       0.0       4.8                              0.0000
    0:00:19   39403.6      0.00       0.0       4.8                              0.0000
    0:00:19   39403.6      0.00       0.0       4.8                              0.0000
    0:00:19   39403.6      0.00       0.0       4.8                              0.0000
    0:00:19   39403.6      0.00       0.0       4.8                              0.0000
    0:00:19   39403.6      0.00       0.0       4.8                              0.0000
    0:00:19   39403.6      0.00       0.0       4.8                              0.0000
    0:00:19   39403.6      0.00       0.0       4.8                              0.0000
    0:00:19   39403.6      0.00       0.0       4.8                              0.0000
    0:00:19   39403.6      0.00       0.0       4.8                              0.0000
    0:00:19   39403.6      0.00       0.0       4.8                              0.0000
    0:00:19   39403.6      0.00       0.0       4.8                              0.0000
    0:00:19   39403.6      0.00       0.0       4.8                              0.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:19   39403.6      0.00       0.0       4.8                              0.0000
    0:00:19   37323.2      0.00       0.0       4.8                              0.0000
    0:00:19   37323.2      0.00       0.0       4.8                              0.0000
    0:00:19   37323.2      0.00       0.0       4.8                              0.0000
    0:00:19   37335.8      0.00       0.0       4.8                              0.0000
    0:00:21   37132.5      0.00       0.0       4.8                              0.0000
    0:00:21   37132.5      0.00       0.0       4.8                              0.0000
    0:00:21   37132.5      0.00       0.0       4.8                              0.0000
    0:00:21   37132.5      0.00       0.0       4.8                              0.0000
    0:00:22   36881.7      0.00       0.0       4.9                              0.0000
Loading db file '/mnt/mydata/spinal_works/18um/Technology/TSMC/core/synopsys/db/nopower/core_slow.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Warning: Main library 'ssc_core_slow' does not specify the following unit required for power: 'Leakage Power'. (PWR-424)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#compile_ultra -timing_high_effort_script -no_autoungroup  -no_boundary_optimization
#compile_ultra -timing_high_effort_script -no_autoungroup  -no_boundary_optimization -incremental
set verilogout_no_tri   "true"
true
set verilogout_equation "false"
false
change_names -hier -rules verilog
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
1
write_sdc                                ./outputs/$date/${TOP_MODULE}.sdc
1
write -format ddc     -hierarchy -output ./outputs/$date/${TOP_MODULE}.ddc
Writing ddc file './outputs/test/cal_phase.ddc'.
1
write -format verilog -hierarchy -output ./outputs/$date/${TOP_MODULE}.v
Writing verilog file '/mnt/mydata/spinal_works/cardiff-b0/syn/booth2_method/outputs/test/cal_phase.v'.
1
write_link_library -out                  ./outputs/$date/link_library.txt
1
report_constraint -all_vio > ./rpt/$date/constrant.rpt
report_area   -hier        > ./rpt/$date/area.rpt
report_constraint  -all_violators                         > ./rpt/$date/${TOP_MODULE}_constraint_all_violators.rpt
check_timing                                              > ./rpt/$date/${TOP_MODULE}_check_timing_final.rpt
report_timing_requirements                                > ./rpt/$date/${TOP_MODULE}_report_timing_requirements.rpt
report_timing -transition_time -nets -attributes -nosplit > ./rpt/$date/${TOP_MODULE}_mapped_timing.rpt
report_area -physical -nosplit -hierarchy                 > ./rpt/$date/${TOP_MODULE}_mapped_area.rpt
report_power                                              > ./rpt/$date/${TOP_MODULE}_power.rpt
report_cell                                               > ./rpt/$date/${TOP_MODULE}_cell.rpt
#report_timing  -delay max -max_paths 50                   > ./rpt/$date/${TOP_MODULE}_timing_max_path.rpt
report_timing  -delay max -path_type full_clock_expanded -sort_by slack -max_paths 50 -nosplit                   > ./rpt/$date/${TOP_MODULE}_timing_max_path.rpt
report_timing  -delay min -path_type full_clock_expanded -sort_by slack -max_paths 50 -nosplit                   > ./rpt/$date/${TOP_MODULE}_timing_min_path.rpt
report_reference                                          > ./rpt/$date/${TOP_MODULE}_ref.rpt
report_power -hierarchy -levels 3                         > ./rpt/$date/${TOP_MODULE}_hie_power.rpt
report_power -verbose                                     > ./rpt/$date/${TOP_MODULE}_total_power.rpt
report_clock_gating -gated -verbose                       > ./rpt/$date/${TOP_MODULE}_clock_gating_gated.rpt
report_clock_gating -ungated -verbose                     > ./rpt/$date/${TOP_MODULE}_clock_gating_ungated.rpt
dc_shell> 
Memory usage for main task 158 Mbytes.
Memory usage for this session 158 Mbytes.
CPU usage for this session 138 seconds ( 0.04 hours ).

Thank you...
