
PDoA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000df88  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000644  0800e168  0800e168  0000f168  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e7ac  0800e7ac  000102e8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e7ac  0800e7ac  0000f7ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e7b4  0800e7b4  000102e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e7b4  0800e7b4  0000f7b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e7b8  0800e7b8  0000f7b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002e8  20000000  0800e7bc  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c44  200002e8  0800eaa4  000102e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001f2c  0800eaa4  00010f2c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000102e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015813  00000000  00000000  00010318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003ed2  00000000  00000000  00025b2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001350  00000000  00000000  00029a00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e5b  00000000  00000000  0002ad50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ac67  00000000  00000000  0002bbab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b202  00000000  00000000  00056812  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ea802  00000000  00000000  00071a14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015c216  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d84  00000000  00000000  0015c25c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  00161fe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200002e8 	.word	0x200002e8
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800e150 	.word	0x0800e150

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200002ec 	.word	0x200002ec
 800021c:	0800e150 	.word	0x0800e150

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b988 	b.w	8000fc0 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	468e      	mov	lr, r1
 8000cd0:	4604      	mov	r4, r0
 8000cd2:	4688      	mov	r8, r1
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d14a      	bne.n	8000d6e <__udivmoddi4+0xa6>
 8000cd8:	428a      	cmp	r2, r1
 8000cda:	4617      	mov	r7, r2
 8000cdc:	d962      	bls.n	8000da4 <__udivmoddi4+0xdc>
 8000cde:	fab2 f682 	clz	r6, r2
 8000ce2:	b14e      	cbz	r6, 8000cf8 <__udivmoddi4+0x30>
 8000ce4:	f1c6 0320 	rsb	r3, r6, #32
 8000ce8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cec:	fa20 f303 	lsr.w	r3, r0, r3
 8000cf0:	40b7      	lsls	r7, r6
 8000cf2:	ea43 0808 	orr.w	r8, r3, r8
 8000cf6:	40b4      	lsls	r4, r6
 8000cf8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cfc:	fa1f fc87 	uxth.w	ip, r7
 8000d00:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d04:	0c23      	lsrs	r3, r4, #16
 8000d06:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d0a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d0e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d12:	429a      	cmp	r2, r3
 8000d14:	d909      	bls.n	8000d2a <__udivmoddi4+0x62>
 8000d16:	18fb      	adds	r3, r7, r3
 8000d18:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d1c:	f080 80ea 	bcs.w	8000ef4 <__udivmoddi4+0x22c>
 8000d20:	429a      	cmp	r2, r3
 8000d22:	f240 80e7 	bls.w	8000ef4 <__udivmoddi4+0x22c>
 8000d26:	3902      	subs	r1, #2
 8000d28:	443b      	add	r3, r7
 8000d2a:	1a9a      	subs	r2, r3, r2
 8000d2c:	b2a3      	uxth	r3, r4
 8000d2e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d32:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d3a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d3e:	459c      	cmp	ip, r3
 8000d40:	d909      	bls.n	8000d56 <__udivmoddi4+0x8e>
 8000d42:	18fb      	adds	r3, r7, r3
 8000d44:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d48:	f080 80d6 	bcs.w	8000ef8 <__udivmoddi4+0x230>
 8000d4c:	459c      	cmp	ip, r3
 8000d4e:	f240 80d3 	bls.w	8000ef8 <__udivmoddi4+0x230>
 8000d52:	443b      	add	r3, r7
 8000d54:	3802      	subs	r0, #2
 8000d56:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d5a:	eba3 030c 	sub.w	r3, r3, ip
 8000d5e:	2100      	movs	r1, #0
 8000d60:	b11d      	cbz	r5, 8000d6a <__udivmoddi4+0xa2>
 8000d62:	40f3      	lsrs	r3, r6
 8000d64:	2200      	movs	r2, #0
 8000d66:	e9c5 3200 	strd	r3, r2, [r5]
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d905      	bls.n	8000d7e <__udivmoddi4+0xb6>
 8000d72:	b10d      	cbz	r5, 8000d78 <__udivmoddi4+0xb0>
 8000d74:	e9c5 0100 	strd	r0, r1, [r5]
 8000d78:	2100      	movs	r1, #0
 8000d7a:	4608      	mov	r0, r1
 8000d7c:	e7f5      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000d7e:	fab3 f183 	clz	r1, r3
 8000d82:	2900      	cmp	r1, #0
 8000d84:	d146      	bne.n	8000e14 <__udivmoddi4+0x14c>
 8000d86:	4573      	cmp	r3, lr
 8000d88:	d302      	bcc.n	8000d90 <__udivmoddi4+0xc8>
 8000d8a:	4282      	cmp	r2, r0
 8000d8c:	f200 8105 	bhi.w	8000f9a <__udivmoddi4+0x2d2>
 8000d90:	1a84      	subs	r4, r0, r2
 8000d92:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d96:	2001      	movs	r0, #1
 8000d98:	4690      	mov	r8, r2
 8000d9a:	2d00      	cmp	r5, #0
 8000d9c:	d0e5      	beq.n	8000d6a <__udivmoddi4+0xa2>
 8000d9e:	e9c5 4800 	strd	r4, r8, [r5]
 8000da2:	e7e2      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f000 8090 	beq.w	8000eca <__udivmoddi4+0x202>
 8000daa:	fab2 f682 	clz	r6, r2
 8000dae:	2e00      	cmp	r6, #0
 8000db0:	f040 80a4 	bne.w	8000efc <__udivmoddi4+0x234>
 8000db4:	1a8a      	subs	r2, r1, r2
 8000db6:	0c03      	lsrs	r3, r0, #16
 8000db8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dbc:	b280      	uxth	r0, r0
 8000dbe:	b2bc      	uxth	r4, r7
 8000dc0:	2101      	movs	r1, #1
 8000dc2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000dc6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dce:	fb04 f20c 	mul.w	r2, r4, ip
 8000dd2:	429a      	cmp	r2, r3
 8000dd4:	d907      	bls.n	8000de6 <__udivmoddi4+0x11e>
 8000dd6:	18fb      	adds	r3, r7, r3
 8000dd8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ddc:	d202      	bcs.n	8000de4 <__udivmoddi4+0x11c>
 8000dde:	429a      	cmp	r2, r3
 8000de0:	f200 80e0 	bhi.w	8000fa4 <__udivmoddi4+0x2dc>
 8000de4:	46c4      	mov	ip, r8
 8000de6:	1a9b      	subs	r3, r3, r2
 8000de8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dec:	fb0e 3312 	mls	r3, lr, r2, r3
 8000df0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000df4:	fb02 f404 	mul.w	r4, r2, r4
 8000df8:	429c      	cmp	r4, r3
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x144>
 8000dfc:	18fb      	adds	r3, r7, r3
 8000dfe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x142>
 8000e04:	429c      	cmp	r4, r3
 8000e06:	f200 80ca 	bhi.w	8000f9e <__udivmoddi4+0x2d6>
 8000e0a:	4602      	mov	r2, r0
 8000e0c:	1b1b      	subs	r3, r3, r4
 8000e0e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e12:	e7a5      	b.n	8000d60 <__udivmoddi4+0x98>
 8000e14:	f1c1 0620 	rsb	r6, r1, #32
 8000e18:	408b      	lsls	r3, r1
 8000e1a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e1e:	431f      	orrs	r7, r3
 8000e20:	fa0e f401 	lsl.w	r4, lr, r1
 8000e24:	fa20 f306 	lsr.w	r3, r0, r6
 8000e28:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e2c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e30:	4323      	orrs	r3, r4
 8000e32:	fa00 f801 	lsl.w	r8, r0, r1
 8000e36:	fa1f fc87 	uxth.w	ip, r7
 8000e3a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e3e:	0c1c      	lsrs	r4, r3, #16
 8000e40:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e44:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e48:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e52:	d909      	bls.n	8000e68 <__udivmoddi4+0x1a0>
 8000e54:	193c      	adds	r4, r7, r4
 8000e56:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e5a:	f080 809c 	bcs.w	8000f96 <__udivmoddi4+0x2ce>
 8000e5e:	45a6      	cmp	lr, r4
 8000e60:	f240 8099 	bls.w	8000f96 <__udivmoddi4+0x2ce>
 8000e64:	3802      	subs	r0, #2
 8000e66:	443c      	add	r4, r7
 8000e68:	eba4 040e 	sub.w	r4, r4, lr
 8000e6c:	fa1f fe83 	uxth.w	lr, r3
 8000e70:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e74:	fb09 4413 	mls	r4, r9, r3, r4
 8000e78:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e7c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e80:	45a4      	cmp	ip, r4
 8000e82:	d908      	bls.n	8000e96 <__udivmoddi4+0x1ce>
 8000e84:	193c      	adds	r4, r7, r4
 8000e86:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e8a:	f080 8082 	bcs.w	8000f92 <__udivmoddi4+0x2ca>
 8000e8e:	45a4      	cmp	ip, r4
 8000e90:	d97f      	bls.n	8000f92 <__udivmoddi4+0x2ca>
 8000e92:	3b02      	subs	r3, #2
 8000e94:	443c      	add	r4, r7
 8000e96:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e9a:	eba4 040c 	sub.w	r4, r4, ip
 8000e9e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ea2:	4564      	cmp	r4, ip
 8000ea4:	4673      	mov	r3, lr
 8000ea6:	46e1      	mov	r9, ip
 8000ea8:	d362      	bcc.n	8000f70 <__udivmoddi4+0x2a8>
 8000eaa:	d05f      	beq.n	8000f6c <__udivmoddi4+0x2a4>
 8000eac:	b15d      	cbz	r5, 8000ec6 <__udivmoddi4+0x1fe>
 8000eae:	ebb8 0203 	subs.w	r2, r8, r3
 8000eb2:	eb64 0409 	sbc.w	r4, r4, r9
 8000eb6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eba:	fa22 f301 	lsr.w	r3, r2, r1
 8000ebe:	431e      	orrs	r6, r3
 8000ec0:	40cc      	lsrs	r4, r1
 8000ec2:	e9c5 6400 	strd	r6, r4, [r5]
 8000ec6:	2100      	movs	r1, #0
 8000ec8:	e74f      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000eca:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ece:	0c01      	lsrs	r1, r0, #16
 8000ed0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ed4:	b280      	uxth	r0, r0
 8000ed6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eda:	463b      	mov	r3, r7
 8000edc:	4638      	mov	r0, r7
 8000ede:	463c      	mov	r4, r7
 8000ee0:	46b8      	mov	r8, r7
 8000ee2:	46be      	mov	lr, r7
 8000ee4:	2620      	movs	r6, #32
 8000ee6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eea:	eba2 0208 	sub.w	r2, r2, r8
 8000eee:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ef2:	e766      	b.n	8000dc2 <__udivmoddi4+0xfa>
 8000ef4:	4601      	mov	r1, r0
 8000ef6:	e718      	b.n	8000d2a <__udivmoddi4+0x62>
 8000ef8:	4610      	mov	r0, r2
 8000efa:	e72c      	b.n	8000d56 <__udivmoddi4+0x8e>
 8000efc:	f1c6 0220 	rsb	r2, r6, #32
 8000f00:	fa2e f302 	lsr.w	r3, lr, r2
 8000f04:	40b7      	lsls	r7, r6
 8000f06:	40b1      	lsls	r1, r6
 8000f08:	fa20 f202 	lsr.w	r2, r0, r2
 8000f0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f10:	430a      	orrs	r2, r1
 8000f12:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f16:	b2bc      	uxth	r4, r7
 8000f18:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f1c:	0c11      	lsrs	r1, r2, #16
 8000f1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f22:	fb08 f904 	mul.w	r9, r8, r4
 8000f26:	40b0      	lsls	r0, r6
 8000f28:	4589      	cmp	r9, r1
 8000f2a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f2e:	b280      	uxth	r0, r0
 8000f30:	d93e      	bls.n	8000fb0 <__udivmoddi4+0x2e8>
 8000f32:	1879      	adds	r1, r7, r1
 8000f34:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f38:	d201      	bcs.n	8000f3e <__udivmoddi4+0x276>
 8000f3a:	4589      	cmp	r9, r1
 8000f3c:	d81f      	bhi.n	8000f7e <__udivmoddi4+0x2b6>
 8000f3e:	eba1 0109 	sub.w	r1, r1, r9
 8000f42:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f46:	fb09 f804 	mul.w	r8, r9, r4
 8000f4a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f4e:	b292      	uxth	r2, r2
 8000f50:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f54:	4542      	cmp	r2, r8
 8000f56:	d229      	bcs.n	8000fac <__udivmoddi4+0x2e4>
 8000f58:	18ba      	adds	r2, r7, r2
 8000f5a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f5e:	d2c4      	bcs.n	8000eea <__udivmoddi4+0x222>
 8000f60:	4542      	cmp	r2, r8
 8000f62:	d2c2      	bcs.n	8000eea <__udivmoddi4+0x222>
 8000f64:	f1a9 0102 	sub.w	r1, r9, #2
 8000f68:	443a      	add	r2, r7
 8000f6a:	e7be      	b.n	8000eea <__udivmoddi4+0x222>
 8000f6c:	45f0      	cmp	r8, lr
 8000f6e:	d29d      	bcs.n	8000eac <__udivmoddi4+0x1e4>
 8000f70:	ebbe 0302 	subs.w	r3, lr, r2
 8000f74:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f78:	3801      	subs	r0, #1
 8000f7a:	46e1      	mov	r9, ip
 8000f7c:	e796      	b.n	8000eac <__udivmoddi4+0x1e4>
 8000f7e:	eba7 0909 	sub.w	r9, r7, r9
 8000f82:	4449      	add	r1, r9
 8000f84:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f88:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f8c:	fb09 f804 	mul.w	r8, r9, r4
 8000f90:	e7db      	b.n	8000f4a <__udivmoddi4+0x282>
 8000f92:	4673      	mov	r3, lr
 8000f94:	e77f      	b.n	8000e96 <__udivmoddi4+0x1ce>
 8000f96:	4650      	mov	r0, sl
 8000f98:	e766      	b.n	8000e68 <__udivmoddi4+0x1a0>
 8000f9a:	4608      	mov	r0, r1
 8000f9c:	e6fd      	b.n	8000d9a <__udivmoddi4+0xd2>
 8000f9e:	443b      	add	r3, r7
 8000fa0:	3a02      	subs	r2, #2
 8000fa2:	e733      	b.n	8000e0c <__udivmoddi4+0x144>
 8000fa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa8:	443b      	add	r3, r7
 8000faa:	e71c      	b.n	8000de6 <__udivmoddi4+0x11e>
 8000fac:	4649      	mov	r1, r9
 8000fae:	e79c      	b.n	8000eea <__udivmoddi4+0x222>
 8000fb0:	eba1 0109 	sub.w	r1, r1, r9
 8000fb4:	46c4      	mov	ip, r8
 8000fb6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fba:	fb09 f804 	mul.w	r8, r9, r4
 8000fbe:	e7c4      	b.n	8000f4a <__udivmoddi4+0x282>

08000fc0 <__aeabi_idiv0>:
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop

08000fc4 <sendBytes>:
    number >>= 1; // Right shift the number by 1 bit
  }
  return count;
}

HAL_StatusTypeDef sendBytes(uint8_t *sendb, uint16_t sendLen) {
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b084      	sub	sp, #16
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
 8000fcc:	460b      	mov	r3, r1
 8000fce:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&UWB_SPI_HANDLE, sendb, sendLen, 1);
 8000fd4:	887a      	ldrh	r2, [r7, #2]
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	6879      	ldr	r1, [r7, #4]
 8000fda:	4805      	ldr	r0, [pc, #20]	@ (8000ff0 <sendBytes+0x2c>)
 8000fdc:	f005 fba9 	bl	8006732 <HAL_SPI_Transmit>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	73fb      	strb	r3, [r7, #15]

  return status;
 8000fe4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	3710      	adds	r7, #16
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	2000034c 	.word	0x2000034c

08000ff4 <readBytes>:

HAL_StatusTypeDef readBytes(uint8_t *recvb, uint16_t recLen) {
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b084      	sub	sp, #16
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
 8000ffc:	460b      	mov	r3, r1
 8000ffe:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8001000:	2300      	movs	r3, #0
 8001002:	73fb      	strb	r3, [r7, #15]

  HAL_SPI_Receive(&UWB_SPI_HANDLE, recvb, recLen, 1);
 8001004:	887a      	ldrh	r2, [r7, #2]
 8001006:	2301      	movs	r3, #1
 8001008:	6879      	ldr	r1, [r7, #4]
 800100a:	4804      	ldr	r0, [pc, #16]	@ (800101c <readBytes+0x28>)
 800100c:	f005 fd07 	bl	8006a1e <HAL_SPI_Receive>

  return status;
 8001010:	7bfb      	ldrb	r3, [r7, #15]
}
 8001012:	4618      	mov	r0, r3
 8001014:	3710      	adds	r7, #16
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	2000034c 	.word	0x2000034c

08001020 <DW3000pack_fast_command>:

uint8_t DW3000pack_fast_command(uint8_t cmd) {
 8001020:	b480      	push	{r7}
 8001022:	b085      	sub	sp, #20
 8001024:	af00      	add	r7, sp, #0
 8001026:	4603      	mov	r3, r0
 8001028:	71fb      	strb	r3, [r7, #7]
  uint8_t b = 0x81;
 800102a:	2381      	movs	r3, #129	@ 0x81
 800102c:	73fb      	strb	r3, [r7, #15]
  b |= ((cmd & 0x1F) << 1);
 800102e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001032:	005b      	lsls	r3, r3, #1
 8001034:	b25b      	sxtb	r3, r3
 8001036:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 800103a:	b25a      	sxtb	r2, r3
 800103c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001040:	4313      	orrs	r3, r2
 8001042:	b25b      	sxtb	r3, r3
 8001044:	73fb      	strb	r3, [r7, #15]

  return b;
 8001046:	7bfb      	ldrb	r3, [r7, #15]
}
 8001048:	4618      	mov	r0, r3
 800104a:	3714      	adds	r7, #20
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr

08001054 <DW3000pack_full_address>:
  b |= ((address & 0x1F) << 1);

  return b;
}

uint16_t DW3000pack_full_address(uint8_t base, uint8_t sub, uint8_t rw) {
 8001054:	b480      	push	{r7}
 8001056:	b085      	sub	sp, #20
 8001058:	af00      	add	r7, sp, #0
 800105a:	4603      	mov	r3, r0
 800105c:	71fb      	strb	r3, [r7, #7]
 800105e:	460b      	mov	r3, r1
 8001060:	71bb      	strb	r3, [r7, #6]
 8001062:	4613      	mov	r3, r2
 8001064:	717b      	strb	r3, [r7, #5]
  uint16_t header = 0x4000;
 8001066:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800106a:	81fb      	strh	r3, [r7, #14]

  header |= (rw << 15);
 800106c:	797b      	ldrb	r3, [r7, #5]
 800106e:	b21b      	sxth	r3, r3
 8001070:	03db      	lsls	r3, r3, #15
 8001072:	b21a      	sxth	r2, r3
 8001074:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001078:	4313      	orrs	r3, r2
 800107a:	b21b      	sxth	r3, r3
 800107c:	81fb      	strh	r3, [r7, #14]
  header |= ((base & 0x1F) << 9);
 800107e:	79fb      	ldrb	r3, [r7, #7]
 8001080:	b21b      	sxth	r3, r3
 8001082:	025b      	lsls	r3, r3, #9
 8001084:	b21b      	sxth	r3, r3
 8001086:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 800108a:	b21a      	sxth	r2, r3
 800108c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001090:	4313      	orrs	r3, r2
 8001092:	b21b      	sxth	r3, r3
 8001094:	81fb      	strh	r3, [r7, #14]
  header |= ((sub & 0x7F) << 2);
 8001096:	79bb      	ldrb	r3, [r7, #6]
 8001098:	b21b      	sxth	r3, r3
 800109a:	009b      	lsls	r3, r3, #2
 800109c:	b21b      	sxth	r3, r3
 800109e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80010a2:	b21a      	sxth	r2, r3
 80010a4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80010a8:	4313      	orrs	r3, r2
 80010aa:	b21b      	sxth	r3, r3
 80010ac:	81fb      	strh	r3, [r7, #14]

  return header;
 80010ae:	89fb      	ldrh	r3, [r7, #14]
}
 80010b0:	4618      	mov	r0, r3
 80010b2:	3714      	adds	r7, #20
 80010b4:	46bd      	mov	sp, r7
 80010b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ba:	4770      	bx	lr

080010bc <DW3000pack_mask_cmd_1octet>:

void DW3000pack_mask_cmd_1octet(uint32_t reg, uint8_t andmask, uint8_t ormask, uint8_t* cmd) {
 80010bc:	b480      	push	{r7}
 80010be:	b087      	sub	sp, #28
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	60f8      	str	r0, [r7, #12]
 80010c4:	607b      	str	r3, [r7, #4]
 80010c6:	460b      	mov	r3, r1
 80010c8:	72fb      	strb	r3, [r7, #11]
 80010ca:	4613      	mov	r3, r2
 80010cc:	72bb      	strb	r3, [r7, #10]
  uint8_t base = reg >> 16;
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	0c1b      	lsrs	r3, r3, #16
 80010d2:	75fb      	strb	r3, [r7, #23]
  uint8_t sub  = reg & 0xFF;
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	75bb      	strb	r3, [r7, #22]

  uint16_t header = 0xC001;
 80010d8:	f24c 0301 	movw	r3, #49153	@ 0xc001
 80010dc:	82bb      	strh	r3, [r7, #20]

  header |= ((base & 0x1F) << 9);
 80010de:	7dfb      	ldrb	r3, [r7, #23]
 80010e0:	b21b      	sxth	r3, r3
 80010e2:	025b      	lsls	r3, r3, #9
 80010e4:	b21b      	sxth	r3, r3
 80010e6:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 80010ea:	b21a      	sxth	r2, r3
 80010ec:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80010f0:	4313      	orrs	r3, r2
 80010f2:	b21b      	sxth	r3, r3
 80010f4:	82bb      	strh	r3, [r7, #20]
  header |= ((sub & 0x7F) << 2);
 80010f6:	7dbb      	ldrb	r3, [r7, #22]
 80010f8:	b21b      	sxth	r3, r3
 80010fa:	009b      	lsls	r3, r3, #2
 80010fc:	b21b      	sxth	r3, r3
 80010fe:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8001102:	b21a      	sxth	r2, r3
 8001104:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001108:	4313      	orrs	r3, r2
 800110a:	b21b      	sxth	r3, r3
 800110c:	82bb      	strh	r3, [r7, #20]

  cmd[0] = header >> 8;
 800110e:	8abb      	ldrh	r3, [r7, #20]
 8001110:	0a1b      	lsrs	r3, r3, #8
 8001112:	b29b      	uxth	r3, r3
 8001114:	b2da      	uxtb	r2, r3
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	701a      	strb	r2, [r3, #0]
  cmd[1] = header & 0xFF;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	3301      	adds	r3, #1
 800111e:	8aba      	ldrh	r2, [r7, #20]
 8001120:	b2d2      	uxtb	r2, r2
 8001122:	701a      	strb	r2, [r3, #0]
  cmd[2] = andmask;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	3302      	adds	r3, #2
 8001128:	7afa      	ldrb	r2, [r7, #11]
 800112a:	701a      	strb	r2, [r3, #0]
  cmd[3] = ormask;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	3303      	adds	r3, #3
 8001130:	7aba      	ldrb	r2, [r7, #10]
 8001132:	701a      	strb	r2, [r3, #0]
}
 8001134:	bf00      	nop
 8001136:	371c      	adds	r7, #28
 8001138:	46bd      	mov	sp, r7
 800113a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113e:	4770      	bx	lr

08001140 <DW3000pack_mask_cmd_2octet>:

void DW3000pack_mask_cmd_2octet(uint32_t reg, uint16_t andmask, uint16_t ormask, uint8_t* cmd) {
 8001140:	b480      	push	{r7}
 8001142:	b087      	sub	sp, #28
 8001144:	af00      	add	r7, sp, #0
 8001146:	60f8      	str	r0, [r7, #12]
 8001148:	607b      	str	r3, [r7, #4]
 800114a:	460b      	mov	r3, r1
 800114c:	817b      	strh	r3, [r7, #10]
 800114e:	4613      	mov	r3, r2
 8001150:	813b      	strh	r3, [r7, #8]
  uint8_t base = reg >> 16;
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	0c1b      	lsrs	r3, r3, #16
 8001156:	75fb      	strb	r3, [r7, #23]
  uint8_t sub  = reg & 0xFF;
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	75bb      	strb	r3, [r7, #22]

  uint16_t header = 0xC002;
 800115c:	f24c 0302 	movw	r3, #49154	@ 0xc002
 8001160:	82bb      	strh	r3, [r7, #20]

  header |= ((base & 0x1F) << 9);
 8001162:	7dfb      	ldrb	r3, [r7, #23]
 8001164:	b21b      	sxth	r3, r3
 8001166:	025b      	lsls	r3, r3, #9
 8001168:	b21b      	sxth	r3, r3
 800116a:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 800116e:	b21a      	sxth	r2, r3
 8001170:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001174:	4313      	orrs	r3, r2
 8001176:	b21b      	sxth	r3, r3
 8001178:	82bb      	strh	r3, [r7, #20]
  header |= ((sub & 0x7F) << 2);
 800117a:	7dbb      	ldrb	r3, [r7, #22]
 800117c:	b21b      	sxth	r3, r3
 800117e:	009b      	lsls	r3, r3, #2
 8001180:	b21b      	sxth	r3, r3
 8001182:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8001186:	b21a      	sxth	r2, r3
 8001188:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800118c:	4313      	orrs	r3, r2
 800118e:	b21b      	sxth	r3, r3
 8001190:	82bb      	strh	r3, [r7, #20]

  cmd[0] = header >> 8;
 8001192:	8abb      	ldrh	r3, [r7, #20]
 8001194:	0a1b      	lsrs	r3, r3, #8
 8001196:	b29b      	uxth	r3, r3
 8001198:	b2da      	uxtb	r2, r3
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	701a      	strb	r2, [r3, #0]
  cmd[1] = header & 0xFF;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	3301      	adds	r3, #1
 80011a2:	8aba      	ldrh	r2, [r7, #20]
 80011a4:	b2d2      	uxtb	r2, r2
 80011a6:	701a      	strb	r2, [r3, #0]
  cmd[2] = andmask & 0xFF;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	3302      	adds	r3, #2
 80011ac:	897a      	ldrh	r2, [r7, #10]
 80011ae:	b2d2      	uxtb	r2, r2
 80011b0:	701a      	strb	r2, [r3, #0]
  cmd[3] = andmask >> 8;
 80011b2:	897b      	ldrh	r3, [r7, #10]
 80011b4:	0a1b      	lsrs	r3, r3, #8
 80011b6:	b29a      	uxth	r2, r3
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	3303      	adds	r3, #3
 80011bc:	b2d2      	uxtb	r2, r2
 80011be:	701a      	strb	r2, [r3, #0]
  cmd[4] = ormask & 0xFF;
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	3304      	adds	r3, #4
 80011c4:	893a      	ldrh	r2, [r7, #8]
 80011c6:	b2d2      	uxtb	r2, r2
 80011c8:	701a      	strb	r2, [r3, #0]
  cmd[5] = ormask >> 8;
 80011ca:	893b      	ldrh	r3, [r7, #8]
 80011cc:	0a1b      	lsrs	r3, r3, #8
 80011ce:	b29a      	uxth	r2, r3
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	3305      	adds	r3, #5
 80011d4:	b2d2      	uxtb	r2, r2
 80011d6:	701a      	strb	r2, [r3, #0]
}
 80011d8:	bf00      	nop
 80011da:	371c      	adds	r7, #28
 80011dc:	46bd      	mov	sp, r7
 80011de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e2:	4770      	bx	lr

080011e4 <DW3000pack_mask_cmd_4octet>:

void DW3000pack_mask_cmd_4octet(uint32_t reg, uint32_t andmask, uint32_t ormask, uint8_t* cmd) {
 80011e4:	b480      	push	{r7}
 80011e6:	b087      	sub	sp, #28
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	60f8      	str	r0, [r7, #12]
 80011ec:	60b9      	str	r1, [r7, #8]
 80011ee:	607a      	str	r2, [r7, #4]
 80011f0:	603b      	str	r3, [r7, #0]
  uint8_t base = reg >> 16;
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	0c1b      	lsrs	r3, r3, #16
 80011f6:	75fb      	strb	r3, [r7, #23]
  uint8_t sub  = reg & 0xFF;
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	75bb      	strb	r3, [r7, #22]

  uint16_t header = 0xC003;
 80011fc:	f24c 0303 	movw	r3, #49155	@ 0xc003
 8001200:	82bb      	strh	r3, [r7, #20]

  header |= ((base & 0x1F) << 9);
 8001202:	7dfb      	ldrb	r3, [r7, #23]
 8001204:	b21b      	sxth	r3, r3
 8001206:	025b      	lsls	r3, r3, #9
 8001208:	b21b      	sxth	r3, r3
 800120a:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 800120e:	b21a      	sxth	r2, r3
 8001210:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001214:	4313      	orrs	r3, r2
 8001216:	b21b      	sxth	r3, r3
 8001218:	82bb      	strh	r3, [r7, #20]
  header |= ((sub & 0x7F) << 2);
 800121a:	7dbb      	ldrb	r3, [r7, #22]
 800121c:	b21b      	sxth	r3, r3
 800121e:	009b      	lsls	r3, r3, #2
 8001220:	b21b      	sxth	r3, r3
 8001222:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8001226:	b21a      	sxth	r2, r3
 8001228:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800122c:	4313      	orrs	r3, r2
 800122e:	b21b      	sxth	r3, r3
 8001230:	82bb      	strh	r3, [r7, #20]

  cmd[0] = header >> 8;
 8001232:	8abb      	ldrh	r3, [r7, #20]
 8001234:	0a1b      	lsrs	r3, r3, #8
 8001236:	b29b      	uxth	r3, r3
 8001238:	b2da      	uxtb	r2, r3
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	701a      	strb	r2, [r3, #0]
  cmd[1] = header & 0xFF;
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	3301      	adds	r3, #1
 8001242:	8aba      	ldrh	r2, [r7, #20]
 8001244:	b2d2      	uxtb	r2, r2
 8001246:	701a      	strb	r2, [r3, #0]
  cmd[2] = andmask & 0xFF;
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	3302      	adds	r3, #2
 800124c:	68ba      	ldr	r2, [r7, #8]
 800124e:	b2d2      	uxtb	r2, r2
 8001250:	701a      	strb	r2, [r3, #0]
  cmd[3] = andmask >> 8;
 8001252:	68bb      	ldr	r3, [r7, #8]
 8001254:	0a1a      	lsrs	r2, r3, #8
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	3303      	adds	r3, #3
 800125a:	b2d2      	uxtb	r2, r2
 800125c:	701a      	strb	r2, [r3, #0]
  cmd[4] = andmask >> 16;
 800125e:	68bb      	ldr	r3, [r7, #8]
 8001260:	0c1a      	lsrs	r2, r3, #16
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	3304      	adds	r3, #4
 8001266:	b2d2      	uxtb	r2, r2
 8001268:	701a      	strb	r2, [r3, #0]
  cmd[5] = andmask >> 24;
 800126a:	68bb      	ldr	r3, [r7, #8]
 800126c:	0e1a      	lsrs	r2, r3, #24
 800126e:	683b      	ldr	r3, [r7, #0]
 8001270:	3305      	adds	r3, #5
 8001272:	b2d2      	uxtb	r2, r2
 8001274:	701a      	strb	r2, [r3, #0]
  cmd[6] = ormask & 0xFF;
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	3306      	adds	r3, #6
 800127a:	687a      	ldr	r2, [r7, #4]
 800127c:	b2d2      	uxtb	r2, r2
 800127e:	701a      	strb	r2, [r3, #0]
  cmd[7] = ormask >> 8;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	0a1a      	lsrs	r2, r3, #8
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	3307      	adds	r3, #7
 8001288:	b2d2      	uxtb	r2, r2
 800128a:	701a      	strb	r2, [r3, #0]
  cmd[8] = ormask >> 16;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	0c1a      	lsrs	r2, r3, #16
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	3308      	adds	r3, #8
 8001294:	b2d2      	uxtb	r2, r2
 8001296:	701a      	strb	r2, [r3, #0]
  cmd[9] = ormask >> 24;
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	0e1a      	lsrs	r2, r3, #24
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	3309      	adds	r3, #9
 80012a0:	b2d2      	uxtb	r2, r2
 80012a2:	701a      	strb	r2, [r3, #0]
}
 80012a4:	bf00      	nop
 80012a6:	371c      	adds	r7, #28
 80012a8:	46bd      	mov	sp, r7
 80012aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ae:	4770      	bx	lr

080012b0 <set_bits>:

void set_bits(uint32_t reg, uint32_t mask, uint8_t reg_width) {
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b08a      	sub	sp, #40	@ 0x28
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	60f8      	str	r0, [r7, #12]
 80012b8:	60b9      	str	r1, [r7, #8]
 80012ba:	4613      	mov	r3, r2
 80012bc:	71fb      	strb	r3, [r7, #7]
  // longest command is 10 bytes, so allocate 10 bytes
  uint8_t cmd[10] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
 80012be:	f107 0314 	add.w	r3, r7, #20
 80012c2:	2200      	movs	r2, #0
 80012c4:	601a      	str	r2, [r3, #0]
 80012c6:	605a      	str	r2, [r3, #4]
 80012c8:	811a      	strh	r2, [r3, #8]
  uint32_t andmask = 0xFFFFFFFFUL;
 80012ca:	f04f 33ff 	mov.w	r3, #4294967295
 80012ce:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ormask  = mask;
 80012d0:	68bb      	ldr	r3, [r7, #8]
 80012d2:	623b      	str	r3, [r7, #32]

  if (reg_width == 1)      DW3000pack_mask_cmd_1octet(reg, andmask, ormask, cmd);
 80012d4:	79fb      	ldrb	r3, [r7, #7]
 80012d6:	2b01      	cmp	r3, #1
 80012d8:	d109      	bne.n	80012ee <set_bits+0x3e>
 80012da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012dc:	b2d9      	uxtb	r1, r3
 80012de:	6a3b      	ldr	r3, [r7, #32]
 80012e0:	b2da      	uxtb	r2, r3
 80012e2:	f107 0314 	add.w	r3, r7, #20
 80012e6:	68f8      	ldr	r0, [r7, #12]
 80012e8:	f7ff fee8 	bl	80010bc <DW3000pack_mask_cmd_1octet>
 80012ec:	e016      	b.n	800131c <set_bits+0x6c>
  else if (reg_width == 2) DW3000pack_mask_cmd_2octet(reg, andmask, ormask, cmd);
 80012ee:	79fb      	ldrb	r3, [r7, #7]
 80012f0:	2b02      	cmp	r3, #2
 80012f2:	d109      	bne.n	8001308 <set_bits+0x58>
 80012f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012f6:	b299      	uxth	r1, r3
 80012f8:	6a3b      	ldr	r3, [r7, #32]
 80012fa:	b29a      	uxth	r2, r3
 80012fc:	f107 0314 	add.w	r3, r7, #20
 8001300:	68f8      	ldr	r0, [r7, #12]
 8001302:	f7ff ff1d 	bl	8001140 <DW3000pack_mask_cmd_2octet>
 8001306:	e009      	b.n	800131c <set_bits+0x6c>
  else if (reg_width == 4) DW3000pack_mask_cmd_4octet(reg, andmask, ormask, cmd);
 8001308:	79fb      	ldrb	r3, [r7, #7]
 800130a:	2b04      	cmp	r3, #4
 800130c:	d106      	bne.n	800131c <set_bits+0x6c>
 800130e:	f107 0314 	add.w	r3, r7, #20
 8001312:	6a3a      	ldr	r2, [r7, #32]
 8001314:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001316:	68f8      	ldr	r0, [r7, #12]
 8001318:	f7ff ff64 	bl	80011e4 <DW3000pack_mask_cmd_4octet>

  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 800131c:	2200      	movs	r2, #0
 800131e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001322:	4809      	ldr	r0, [pc, #36]	@ (8001348 <set_bits+0x98>)
 8001324:	f002 fe52 	bl	8003fcc <HAL_GPIO_WritePin>
  sendBytes(cmd, 10);
 8001328:	f107 0314 	add.w	r3, r7, #20
 800132c:	210a      	movs	r1, #10
 800132e:	4618      	mov	r0, r3
 8001330:	f7ff fe48 	bl	8000fc4 <sendBytes>
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 8001334:	2201      	movs	r2, #1
 8001336:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800133a:	4803      	ldr	r0, [pc, #12]	@ (8001348 <set_bits+0x98>)
 800133c:	f002 fe46 	bl	8003fcc <HAL_GPIO_WritePin>
}
 8001340:	bf00      	nop
 8001342:	3728      	adds	r7, #40	@ 0x28
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}
 8001348:	40020800 	.word	0x40020800

0800134c <set_SPI2lowspeed>:
/**
 * @brief Set the SPI speed to low speed (5 MHz)
 *
 * @param hspi
 */
void set_SPI2lowspeed(SPI_HandleTypeDef *hspi) {
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  // set SPI speed to 3 MHz
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	2218      	movs	r2, #24
 8001358:	61da      	str	r2, [r3, #28]

  if (HAL_SPI_Init(hspi) != HAL_OK) {
 800135a:	6878      	ldr	r0, [r7, #4]
 800135c:	f005 f93e 	bl	80065dc <HAL_SPI_Init>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d001      	beq.n	800136a <set_SPI2lowspeed+0x1e>
    Error_Handler();
 8001366:	f002 f8fb 	bl	8003560 <Error_Handler>
  }
}
 800136a:	bf00      	nop
 800136c:	3708      	adds	r7, #8
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}

08001372 <set_SPI2highspeed>:
/**
 * @brief set the SPI speed to high speed (20 MHz)
 *
 * @param hspi
 */
void set_SPI2highspeed(SPI_HandleTypeDef *hspi) {
 8001372:	b580      	push	{r7, lr}
 8001374:	b082      	sub	sp, #8
 8001376:	af00      	add	r7, sp, #0
 8001378:	6078      	str	r0, [r7, #4]
  // set SPI speed to 24 MHz
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	2200      	movs	r2, #0
 800137e:	61da      	str	r2, [r3, #28]

  if (HAL_SPI_Init(hspi) != HAL_OK) {
 8001380:	6878      	ldr	r0, [r7, #4]
 8001382:	f005 f92b 	bl	80065dc <HAL_SPI_Init>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <set_SPI2highspeed+0x1e>
    Error_Handler();
 800138c:	f002 f8e8 	bl	8003560 <Error_Handler>
  }
}
 8001390:	bf00      	nop
 8001392:	3708      	adds	r7, #8
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}

08001398 <DW3000poweron>:

/**
 * @brief Enable on the DW3000 3.3V LDO
 *
 */
void DW3000poweron(void) {
 8001398:	b580      	push	{r7, lr}
 800139a:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(UWB_PWR_EN_GPIO_Port, UWB_PWR_EN_Pin, GPIO_PIN_SET);
 800139c:	2201      	movs	r2, #1
 800139e:	2102      	movs	r1, #2
 80013a0:	4802      	ldr	r0, [pc, #8]	@ (80013ac <DW3000poweron+0x14>)
 80013a2:	f002 fe13 	bl	8003fcc <HAL_GPIO_WritePin>
}
 80013a6:	bf00      	nop
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	40020000 	.word	0x40020000

080013b0 <DW3000hardReset>:
 * Host microprocessor can use this pin to reset the device instead of calling dwt_softreset() function.
 * The pin should be driven low (for 10 ns) and then left in open-drain mode.
 * RSTn pin should never be driven high.
 *
 */
void DW3000hardReset(void) {
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(UWB_RST_GPIO_Port, UWB_RST_Pin, GPIO_PIN_RESET);
 80013b4:	2200      	movs	r2, #0
 80013b6:	2108      	movs	r1, #8
 80013b8:	4806      	ldr	r0, [pc, #24]	@ (80013d4 <DW3000hardReset+0x24>)
 80013ba:	f002 fe07 	bl	8003fcc <HAL_GPIO_WritePin>
  HAL_Delay(10);
 80013be:	200a      	movs	r0, #10
 80013c0:	f002 fb32 	bl	8003a28 <HAL_Delay>
  HAL_GPIO_WritePin(UWB_RST_GPIO_Port, UWB_RST_Pin, GPIO_PIN_SET);
 80013c4:	2201      	movs	r2, #1
 80013c6:	2108      	movs	r1, #8
 80013c8:	4802      	ldr	r0, [pc, #8]	@ (80013d4 <DW3000hardReset+0x24>)
 80013ca:	f002 fdff 	bl	8003fcc <HAL_GPIO_WritePin>
}
 80013ce:	bf00      	nop
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	40020000 	.word	0x40020000

080013d8 <DW3000writereg>:
 *
 * @param reg register full address (base + sub)
 * @param data data to write
 * @param len length of data to write (1, 2, 4 bytes)
 */
void DW3000writereg(uint32_t reg, uint8_t* data, uint8_t len) {
 80013d8:	b580      	push	{r7, lr}
 80013da:	b086      	sub	sp, #24
 80013dc:	af00      	add	r7, sp, #0
 80013de:	60f8      	str	r0, [r7, #12]
 80013e0:	60b9      	str	r1, [r7, #8]
 80013e2:	4613      	mov	r3, r2
 80013e4:	71fb      	strb	r3, [r7, #7]
  uint8_t base = reg >> 16;
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	0c1b      	lsrs	r3, r3, #16
 80013ea:	75fb      	strb	r3, [r7, #23]
  uint8_t sub  = reg & 0xFF;
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	75bb      	strb	r3, [r7, #22]

  uint16_t header = DW3000pack_full_address(base, sub, 1);
 80013f0:	7db9      	ldrb	r1, [r7, #22]
 80013f2:	7dfb      	ldrb	r3, [r7, #23]
 80013f4:	2201      	movs	r2, #1
 80013f6:	4618      	mov	r0, r3
 80013f8:	f7ff fe2c 	bl	8001054 <DW3000pack_full_address>
 80013fc:	4603      	mov	r3, r0
 80013fe:	82bb      	strh	r3, [r7, #20]

  // uint8_t* regBytes = data;
  uint8_t headerBytes[2];
  headerBytes[0] = (header >> 8) & 0xFF;
 8001400:	8abb      	ldrh	r3, [r7, #20]
 8001402:	0a1b      	lsrs	r3, r3, #8
 8001404:	b29b      	uxth	r3, r3
 8001406:	b2db      	uxtb	r3, r3
 8001408:	743b      	strb	r3, [r7, #16]
  headerBytes[1] = header & 0xFF;
 800140a:	8abb      	ldrh	r3, [r7, #20]
 800140c:	b2db      	uxtb	r3, r3
 800140e:	747b      	strb	r3, [r7, #17]

  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 8001410:	2200      	movs	r2, #0
 8001412:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001416:	480c      	ldr	r0, [pc, #48]	@ (8001448 <DW3000writereg+0x70>)
 8001418:	f002 fdd8 	bl	8003fcc <HAL_GPIO_WritePin>
  sendBytes(headerBytes, 2);
 800141c:	f107 0310 	add.w	r3, r7, #16
 8001420:	2102      	movs	r1, #2
 8001422:	4618      	mov	r0, r3
 8001424:	f7ff fdce 	bl	8000fc4 <sendBytes>
  sendBytes(data, len);
 8001428:	79fb      	ldrb	r3, [r7, #7]
 800142a:	b29b      	uxth	r3, r3
 800142c:	4619      	mov	r1, r3
 800142e:	68b8      	ldr	r0, [r7, #8]
 8001430:	f7ff fdc8 	bl	8000fc4 <sendBytes>
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 8001434:	2201      	movs	r2, #1
 8001436:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800143a:	4803      	ldr	r0, [pc, #12]	@ (8001448 <DW3000writereg+0x70>)
 800143c:	f002 fdc6 	bl	8003fcc <HAL_GPIO_WritePin>
}
 8001440:	bf00      	nop
 8001442:	3718      	adds	r7, #24
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	40020800 	.word	0x40020800

0800144c <DW3000readreg>:
 *
 * @param reg register full address (base + sub)
 * @param len length of data to read (1, 2, 4 bytes)
 * @return uint32_t data read from the register
 */
uint32_t DW3000readreg(uint32_t reg, uint8_t len) {
 800144c:	b580      	push	{r7, lr}
 800144e:	b086      	sub	sp, #24
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
 8001454:	460b      	mov	r3, r1
 8001456:	70fb      	strb	r3, [r7, #3]
  uint8_t base = reg >> 16;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	0c1b      	lsrs	r3, r3, #16
 800145c:	75fb      	strb	r3, [r7, #23]
  uint8_t sub  = reg & 0xFF;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	75bb      	strb	r3, [r7, #22]

  uint16_t header = DW3000pack_full_address(base, sub, 0);
 8001462:	7db9      	ldrb	r1, [r7, #22]
 8001464:	7dfb      	ldrb	r3, [r7, #23]
 8001466:	2200      	movs	r2, #0
 8001468:	4618      	mov	r0, r3
 800146a:	f7ff fdf3 	bl	8001054 <DW3000pack_full_address>
 800146e:	4603      	mov	r3, r0
 8001470:	82bb      	strh	r3, [r7, #20]

  uint8_t regBytes[4] = {0, 0, 0, 0};
 8001472:	2300      	movs	r3, #0
 8001474:	60fb      	str	r3, [r7, #12]
  uint8_t headerBytes[2];
  headerBytes[0] = (header >> 8) & 0xFF;
 8001476:	8abb      	ldrh	r3, [r7, #20]
 8001478:	0a1b      	lsrs	r3, r3, #8
 800147a:	b29b      	uxth	r3, r3
 800147c:	b2db      	uxtb	r3, r3
 800147e:	723b      	strb	r3, [r7, #8]
  headerBytes[1] = header & 0xFF;
 8001480:	8abb      	ldrh	r3, [r7, #20]
 8001482:	b2db      	uxtb	r3, r3
 8001484:	727b      	strb	r3, [r7, #9]

  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 8001486:	2200      	movs	r2, #0
 8001488:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800148c:	4813      	ldr	r0, [pc, #76]	@ (80014dc <DW3000readreg+0x90>)
 800148e:	f002 fd9d 	bl	8003fcc <HAL_GPIO_WritePin>
  sendBytes(headerBytes, 2);
 8001492:	f107 0308 	add.w	r3, r7, #8
 8001496:	2102      	movs	r1, #2
 8001498:	4618      	mov	r0, r3
 800149a:	f7ff fd93 	bl	8000fc4 <sendBytes>
  readBytes(regBytes, len);
 800149e:	78fb      	ldrb	r3, [r7, #3]
 80014a0:	b29a      	uxth	r2, r3
 80014a2:	f107 030c 	add.w	r3, r7, #12
 80014a6:	4611      	mov	r1, r2
 80014a8:	4618      	mov	r0, r3
 80014aa:	f7ff fda3 	bl	8000ff4 <readBytes>
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 80014ae:	2201      	movs	r2, #1
 80014b0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80014b4:	4809      	ldr	r0, [pc, #36]	@ (80014dc <DW3000readreg+0x90>)
 80014b6:	f002 fd89 	bl	8003fcc <HAL_GPIO_WritePin>

  // Combine the 4 bytes into a single 32-bit integer
  uint32_t regValue =
  ((uint32_t)regBytes[3] << 24) |
 80014ba:	7bfb      	ldrb	r3, [r7, #15]
 80014bc:	061a      	lsls	r2, r3, #24
  ((uint32_t)regBytes[2] << 16) |
 80014be:	7bbb      	ldrb	r3, [r7, #14]
 80014c0:	041b      	lsls	r3, r3, #16
  ((uint32_t)regBytes[3] << 24) |
 80014c2:	431a      	orrs	r2, r3
  ((uint32_t)regBytes[1] << 8)  |
 80014c4:	7b7b      	ldrb	r3, [r7, #13]
 80014c6:	021b      	lsls	r3, r3, #8
  ((uint32_t)regBytes[2] << 16) |
 80014c8:	4313      	orrs	r3, r2
  ((uint32_t)regBytes[0]);
 80014ca:	7b3a      	ldrb	r2, [r7, #12]
  uint32_t regValue =
 80014cc:	4313      	orrs	r3, r2
 80014ce:	613b      	str	r3, [r7, #16]

  return regValue;
 80014d0:	693b      	ldr	r3, [r7, #16]
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	3718      	adds	r7, #24
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	40020800 	.word	0x40020800

080014e0 <DW3000enter_IDLE_PLL>:

/**
 * @brief set the AINIT2IDLE bit in the SEQ_CTRL register to automatically enter the IDLE_PLL state
 *
 */
void DW3000enter_IDLE_PLL(void) {
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
  set_bits(SEQ_CTRL_ID, SEQ_CTRL_AINIT2IDLE_BIT_MASK, 4); // set the AINIT2IDLE bit
 80014e4:	2204      	movs	r2, #4
 80014e6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80014ea:	4804      	ldr	r0, [pc, #16]	@ (80014fc <DW3000enter_IDLE_PLL+0x1c>)
 80014ec:	f7ff fee0 	bl	80012b0 <set_bits>
  Delay_us(10);
 80014f0:	200a      	movs	r0, #10
 80014f2:	f001 fb00 	bl	8002af6 <Delay_us>
}
 80014f6:	bf00      	nop
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	00110008 	.word	0x00110008

08001500 <DW3000check_IDLE_RC>:
/**
 * @brief FZ stole from DecaWave API, check if the DW3000 is in the IDLE_RC state
 *
 * @return uint8_t
 */
uint8_t DW3000check_IDLE_RC(void) {
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
  uint32_t reg = dwt_read32bitoffsetreg(SYS_STATUS_ID, 0);
 8001506:	2100      	movs	r1, #0
 8001508:	2044      	movs	r0, #68	@ 0x44
 800150a:	f000 f9e0 	bl	80018ce <dwt_read32bitoffsetreg>
 800150e:	6078      	str	r0, [r7, #4]
  return ((reg & (SYS_STATUS_RCINIT_BIT_MASK)) == (SYS_STATUS_RCINIT_BIT_MASK));
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001516:	2b00      	cmp	r3, #0
 8001518:	bf14      	ite	ne
 800151a:	2301      	movne	r3, #1
 800151c:	2300      	moveq	r3, #0
 800151e:	b2db      	uxtb	r3, r3
}
 8001520:	4618      	mov	r0, r3
 8001522:	3708      	adds	r7, #8
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}

08001528 <DW3000check_IDLE_PLL>:
/**
 * @brief check if the DW3000 PLL locked, which shows the DW3000 is in the IDLE_PLL state
 *
 * @return uint8_t
 */
uint8_t DW3000check_IDLE_PLL(void) {
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0
  uint32_t reg = DW3000readreg(SYS_STATUS_ID, 4);
 800152e:	2104      	movs	r1, #4
 8001530:	2044      	movs	r0, #68	@ 0x44
 8001532:	f7ff ff8b 	bl	800144c <DW3000readreg>
 8001536:	6078      	str	r0, [r7, #4]
  return ((reg & (SYS_STATUS_CP_LOCK_BIT_MASK)) == (SYS_STATUS_CP_LOCK_BIT_MASK)) ? 1U : 0U;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	085b      	lsrs	r3, r3, #1
 800153c:	b2db      	uxtb	r3, r3
 800153e:	f003 0301 	and.w	r3, r3, #1
 8001542:	b2db      	uxtb	r3, r3
}
 8001544:	4618      	mov	r0, r3
 8001546:	3708      	adds	r7, #8
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}

0800154c <DW3000check_IDLE>:
/**
 * @brief check if the DW3000 is in the IDLE_PLL state
 *
 * @return uint8_t
 */
uint8_t DW3000check_IDLE(void) {
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
  uint32_t reg = DW3000readreg(SYS_STATE_LO_ID, 4);
 8001552:	2104      	movs	r1, #4
 8001554:	4808      	ldr	r0, [pc, #32]	@ (8001578 <DW3000check_IDLE+0x2c>)
 8001556:	f7ff ff79 	bl	800144c <DW3000readreg>
 800155a:	6078      	str	r0, [r7, #4]
  return (reg >> 16 & DW_SYS_STATE_IDLE) == DW_SYS_STATE_IDLE ? 1 : 0;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	0c1b      	lsrs	r3, r3, #16
 8001560:	f003 0303 	and.w	r3, r3, #3
 8001564:	2b03      	cmp	r3, #3
 8001566:	bf0c      	ite	eq
 8001568:	2301      	moveq	r3, #1
 800156a:	2300      	movne	r3, #0
 800156c:	b2db      	uxtb	r3, r3
}
 800156e:	4618      	mov	r0, r3
 8001570:	3708      	adds	r7, #8
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	000f0030 	.word	0x000f0030

0800157c <DW3000_writefastCMD_FZ>:
/**
 * @brief write a fast command to the DW3000
 *
 * @param cmd
 */
void DW3000_writefastCMD_FZ(uint8_t cmd) {
 800157c:	b580      	push	{r7, lr}
 800157e:	b084      	sub	sp, #16
 8001580:	af00      	add	r7, sp, #0
 8001582:	4603      	mov	r3, r0
 8001584:	71fb      	strb	r3, [r7, #7]
  uint8_t cmd2send = DW3000pack_fast_command(cmd);
 8001586:	79fb      	ldrb	r3, [r7, #7]
 8001588:	4618      	mov	r0, r3
 800158a:	f7ff fd49 	bl	8001020 <DW3000pack_fast_command>
 800158e:	4603      	mov	r3, r0
 8001590:	73fb      	strb	r3, [r7, #15]

  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 8001592:	2200      	movs	r2, #0
 8001594:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001598:	4809      	ldr	r0, [pc, #36]	@ (80015c0 <DW3000_writefastCMD_FZ+0x44>)
 800159a:	f002 fd17 	bl	8003fcc <HAL_GPIO_WritePin>
  sendBytes(&cmd2send, 1);
 800159e:	f107 030f 	add.w	r3, r7, #15
 80015a2:	2101      	movs	r1, #1
 80015a4:	4618      	mov	r0, r3
 80015a6:	f7ff fd0d 	bl	8000fc4 <sendBytes>
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 80015aa:	2201      	movs	r2, #1
 80015ac:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80015b0:	4803      	ldr	r0, [pc, #12]	@ (80015c0 <DW3000_writefastCMD_FZ+0x44>)
 80015b2:	f002 fd0b 	bl	8003fcc <HAL_GPIO_WritePin>
}
 80015b6:	bf00      	nop
 80015b8:	3710      	adds	r7, #16
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	40020800 	.word	0x40020800

080015c4 <DW3000_clear_IRQ>:

// clear the IRQ flags
void DW3000_clear_IRQ(void) {
 80015c4:	b580      	push	{r7, lr}
 80015c6:	af00      	add	r7, sp, #0
  // FZ: Clear the interrupt flags
  dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_MASK);
 80015c8:	f04f 32ff 	mov.w	r2, #4294967295
 80015cc:	2100      	movs	r1, #0
 80015ce:	2044      	movs	r0, #68	@ 0x44
 80015d0:	f000 f9d1 	bl	8001976 <dwt_write32bitoffsetreg>
  DW3000_IRQ_flag = false;
 80015d4:	4b02      	ldr	r3, [pc, #8]	@ (80015e0 <DW3000_clear_IRQ+0x1c>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	701a      	strb	r2, [r3, #0]
}
 80015da:	bf00      	nop
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	20000304 	.word	0x20000304

080015e4 <DW3000_irq_for_txrx_done>:
  //                (1 << SYS_ENABLE_LO_RXPHD_ENABLE_BIT_OFFSET)); // Enable RX done interrupt
  uint32_t sys_enable = SYS_STATUS_RXFCG_BIT_MASK;
  DW3000writereg(SYS_ENABLE_LO_ID, (uint8_t*)&sys_enable, SYS_ENABLE_LO_LEN);
}

void DW3000_irq_for_txrx_done(void) {
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b082      	sub	sp, #8
 80015e8:	af00      	add	r7, sp, #0
  uint32_t sys_enable = DW3000readreg(SYS_ENABLE_LO_ID, 4);
 80015ea:	2104      	movs	r1, #4
 80015ec:	203c      	movs	r0, #60	@ 0x3c
 80015ee:	f7ff ff2d 	bl	800144c <DW3000readreg>
 80015f2:	4603      	mov	r3, r0
 80015f4:	607b      	str	r3, [r7, #4]
  sys_enable |= ((1 << SYS_ENABLE_LO_TXFRS_ENABLE_BIT_OFFSET)  |
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	f443 5302 	orr.w	r3, r3, #8320	@ 0x2080
 80015fc:	607b      	str	r3, [r7, #4]
                 (1 << SYS_ENABLE_LO_RXFR_ENABLE_BIT_OFFSET)); // Enable TX and RX done interrupt
  DW3000writereg(SYS_ENABLE_LO_ID, (uint8_t*)&sys_enable, SYS_ENABLE_LO_LEN);
 80015fe:	1d3b      	adds	r3, r7, #4
 8001600:	2204      	movs	r2, #4
 8001602:	4619      	mov	r1, r3
 8001604:	203c      	movs	r0, #60	@ 0x3c
 8001606:	f7ff fee7 	bl	80013d8 <DW3000writereg>
}
 800160a:	bf00      	nop
 800160c:	3708      	adds	r7, #8
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
	...

08001614 <HAL_GPIO_EXTI_Callback>:
}

// FZ: the IRQ will be triggered at the very beginning because
// the SPI ready will cause an interrupt
// so we need to clear the interrupt
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001614:	b480      	push	{r7}
 8001616:	b083      	sub	sp, #12
 8001618:	af00      	add	r7, sp, #0
 800161a:	4603      	mov	r3, r0
 800161c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin); // Prevent unused variable warning

  if (GPIO_Pin == UWB_IRQ_Pin) {
 800161e:	88fb      	ldrh	r3, [r7, #6]
 8001620:	2b04      	cmp	r3, #4
 8001622:	d102      	bne.n	800162a <HAL_GPIO_EXTI_Callback+0x16>
    DW3000_IRQ_flag = true;
 8001624:	4b04      	ldr	r3, [pc, #16]	@ (8001638 <HAL_GPIO_EXTI_Callback+0x24>)
 8001626:	2201      	movs	r2, #1
 8001628:	701a      	strb	r2, [r3, #0]
  }
}
 800162a:	bf00      	nop
 800162c:	370c      	adds	r7, #12
 800162e:	46bd      	mov	sp, r7
 8001630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001634:	4770      	bx	lr
 8001636:	bf00      	nop
 8001638:	20000304 	.word	0x20000304

0800163c <writetospi>:
} localdata;

static localdata _ptr;
static localdata *pdw3000local = &_ptr;

int writetospi(uint16_t headerLength, uint8_t *headerBuffer, uint16_t bodyLength, uint8_t *bodyBuffer) {
 800163c:	b580      	push	{r7, lr}
 800163e:	b084      	sub	sp, #16
 8001640:	af00      	add	r7, sp, #0
 8001642:	60b9      	str	r1, [r7, #8]
 8001644:	607b      	str	r3, [r7, #4]
 8001646:	4603      	mov	r3, r0
 8001648:	81fb      	strh	r3, [r7, #14]
 800164a:	4613      	mov	r3, r2
 800164c:	81bb      	strh	r3, [r7, #12]
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 800164e:	2200      	movs	r2, #0
 8001650:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001654:	480b      	ldr	r0, [pc, #44]	@ (8001684 <writetospi+0x48>)
 8001656:	f002 fcb9 	bl	8003fcc <HAL_GPIO_WritePin>
  sendBytes(headerBuffer, headerLength);
 800165a:	89fb      	ldrh	r3, [r7, #14]
 800165c:	4619      	mov	r1, r3
 800165e:	68b8      	ldr	r0, [r7, #8]
 8001660:	f7ff fcb0 	bl	8000fc4 <sendBytes>
  sendBytes(bodyBuffer, bodyLength);
 8001664:	89bb      	ldrh	r3, [r7, #12]
 8001666:	4619      	mov	r1, r3
 8001668:	6878      	ldr	r0, [r7, #4]
 800166a:	f7ff fcab 	bl	8000fc4 <sendBytes>
  // }
  // for(int i = 0; i < bodyLength; i++) {
  //   SPI.transfer(bodyBuffer[i]); // write values
  // }
  // delayMicroseconds(5);
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 800166e:	2201      	movs	r2, #1
 8001670:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001674:	4803      	ldr	r0, [pc, #12]	@ (8001684 <writetospi+0x48>)
 8001676:	f002 fca9 	bl	8003fcc <HAL_GPIO_WritePin>

  return 0;
 800167a:	2300      	movs	r3, #0
}
 800167c:	4618      	mov	r0, r3
 800167e:	3710      	adds	r7, #16
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	40020800 	.word	0x40020800

08001688 <readfromspi>:

int readfromspi(uint16_t headerLength, uint8_t *headerBuffer, uint16_t readLength, uint8_t *readBuffer)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b084      	sub	sp, #16
 800168c:	af00      	add	r7, sp, #0
 800168e:	60b9      	str	r1, [r7, #8]
 8001690:	607b      	str	r3, [r7, #4]
 8001692:	4603      	mov	r3, r0
 8001694:	81fb      	strh	r3, [r7, #14]
 8001696:	4613      	mov	r3, r2
 8001698:	81bb      	strh	r3, [r7, #12]
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 800169a:	2200      	movs	r2, #0
 800169c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80016a0:	480b      	ldr	r0, [pc, #44]	@ (80016d0 <readfromspi+0x48>)
 80016a2:	f002 fc93 	bl	8003fcc <HAL_GPIO_WritePin>
  sendBytes(headerBuffer, headerLength);
 80016a6:	89fb      	ldrh	r3, [r7, #14]
 80016a8:	4619      	mov	r1, r3
 80016aa:	68b8      	ldr	r0, [r7, #8]
 80016ac:	f7ff fc8a 	bl	8000fc4 <sendBytes>
  readBytes(readBuffer, readLength);
 80016b0:	89bb      	ldrh	r3, [r7, #12]
 80016b2:	4619      	mov	r1, r3
 80016b4:	6878      	ldr	r0, [r7, #4]
 80016b6:	f7ff fc9d 	bl	8000ff4 <readBytes>
  // }
  // for(int i = 0; i < readLength; i++) {
  //   readBuffer[i] = SPI.transfer(JUNK); // read values
  // }
  // delayMicroseconds(5);
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 80016ba:	2201      	movs	r2, #1
 80016bc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80016c0:	4803      	ldr	r0, [pc, #12]	@ (80016d0 <readfromspi+0x48>)
 80016c2:	f002 fc83 	bl	8003fcc <HAL_GPIO_WritePin>

  return 0;
 80016c6:	2300      	movs	r3, #0
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	3710      	adds	r7, #16
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	40020800 	.word	0x40020800

080016d4 <dwt_xfer3000>:
  uint16_t    indx,       //sub-index, calculated from regFileID 0..0x7F,
  uint16_t    length,
  uint8_t     *buffer,
  spi_modes_e mode
)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b088      	sub	sp, #32
 80016d8:	af00      	add	r7, sp, #0
 80016da:	60f8      	str	r0, [r7, #12]
 80016dc:	607b      	str	r3, [r7, #4]
 80016de:	460b      	mov	r3, r1
 80016e0:	817b      	strh	r3, [r7, #10]
 80016e2:	4613      	mov	r3, r2
 80016e4:	813b      	strh	r3, [r7, #8]
  uint8_t  header[2];           // Buffer to compose header in
  uint16_t cnt = 0;             // Counter for length of a header
 80016e6:	2300      	movs	r3, #0
 80016e8:	83fb      	strh	r3, [r7, #30]

  uint16_t reg_file     = 0x1F & ((regFileID + indx) >> 16);
 80016ea:	897a      	ldrh	r2, [r7, #10]
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	4413      	add	r3, r2
 80016f0:	0c1b      	lsrs	r3, r3, #16
 80016f2:	b29b      	uxth	r3, r3
 80016f4:	f003 031f 	and.w	r3, r3, #31
 80016f8:	83bb      	strh	r3, [r7, #28]
  uint16_t reg_offset   = 0x7F &  (regFileID + indx);
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	b29a      	uxth	r2, r3
 80016fe:	897b      	ldrh	r3, [r7, #10]
 8001700:	4413      	add	r3, r2
 8001702:	b29b      	uxth	r3, r3
 8001704:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001708:	837b      	strh	r3, [r7, #26]

  assert(reg_file     <= 0x1F);
 800170a:	8bbb      	ldrh	r3, [r7, #28]
 800170c:	2b1f      	cmp	r3, #31
 800170e:	d906      	bls.n	800171e <dwt_xfer3000+0x4a>
 8001710:	4b52      	ldr	r3, [pc, #328]	@ (800185c <dwt_xfer3000+0x188>)
 8001712:	4a53      	ldr	r2, [pc, #332]	@ (8001860 <dwt_xfer3000+0x18c>)
 8001714:	f44f 7125 	mov.w	r1, #660	@ 0x294
 8001718:	4852      	ldr	r0, [pc, #328]	@ (8001864 <dwt_xfer3000+0x190>)
 800171a:	f00a f821 	bl	800b760 <__assert_func>
  assert(reg_offset   <= 0x7F);
 800171e:	8b7b      	ldrh	r3, [r7, #26]
 8001720:	2b7f      	cmp	r3, #127	@ 0x7f
 8001722:	d906      	bls.n	8001732 <dwt_xfer3000+0x5e>
 8001724:	4b50      	ldr	r3, [pc, #320]	@ (8001868 <dwt_xfer3000+0x194>)
 8001726:	4a4e      	ldr	r2, [pc, #312]	@ (8001860 <dwt_xfer3000+0x18c>)
 8001728:	f240 2195 	movw	r1, #661	@ 0x295
 800172c:	484d      	ldr	r0, [pc, #308]	@ (8001864 <dwt_xfer3000+0x190>)
 800172e:	f00a f817 	bl	800b760 <__assert_func>
  assert(length       < 0x3100);
 8001732:	893b      	ldrh	r3, [r7, #8]
 8001734:	f5b3 5f44 	cmp.w	r3, #12544	@ 0x3100
 8001738:	d306      	bcc.n	8001748 <dwt_xfer3000+0x74>
 800173a:	4b4c      	ldr	r3, [pc, #304]	@ (800186c <dwt_xfer3000+0x198>)
 800173c:	4a48      	ldr	r2, [pc, #288]	@ (8001860 <dwt_xfer3000+0x18c>)
 800173e:	f240 2196 	movw	r1, #662	@ 0x296
 8001742:	4848      	ldr	r0, [pc, #288]	@ (8001864 <dwt_xfer3000+0x190>)
 8001744:	f00a f80c 	bl	800b760 <__assert_func>
  assert(mode == DW3000_SPI_WR_BIT ||\
 8001748:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800174a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800174e:	d018      	beq.n	8001782 <dwt_xfer3000+0xae>
 8001750:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001752:	2b00      	cmp	r3, #0
 8001754:	d015      	beq.n	8001782 <dwt_xfer3000+0xae>
 8001756:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001758:	f248 0201 	movw	r2, #32769	@ 0x8001
 800175c:	4293      	cmp	r3, r2
 800175e:	d010      	beq.n	8001782 <dwt_xfer3000+0xae>
 8001760:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001762:	f248 0202 	movw	r2, #32770	@ 0x8002
 8001766:	4293      	cmp	r3, r2
 8001768:	d00b      	beq.n	8001782 <dwt_xfer3000+0xae>
 800176a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800176c:	f248 0203 	movw	r2, #32771	@ 0x8003
 8001770:	4293      	cmp	r3, r2
 8001772:	d006      	beq.n	8001782 <dwt_xfer3000+0xae>
 8001774:	4b3e      	ldr	r3, [pc, #248]	@ (8001870 <dwt_xfer3000+0x19c>)
 8001776:	4a3a      	ldr	r2, [pc, #232]	@ (8001860 <dwt_xfer3000+0x18c>)
 8001778:	f240 2197 	movw	r1, #663	@ 0x297
 800177c:	4839      	ldr	r0, [pc, #228]	@ (8001864 <dwt_xfer3000+0x190>)
 800177e:	f009 ffef 	bl	800b760 <__assert_func>
         mode == DW3000_SPI_AND_OR_16 ||\
         mode == DW3000_SPI_AND_OR_32);

  // Write message header selecting WRITE operation and addresses as appropriate
  uint16_t  addr;
  addr = (reg_file << 9) | (reg_offset << 2);
 8001782:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001786:	025b      	lsls	r3, r3, #9
 8001788:	b21a      	sxth	r2, r3
 800178a:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800178e:	009b      	lsls	r3, r3, #2
 8001790:	b21b      	sxth	r3, r3
 8001792:	4313      	orrs	r3, r2
 8001794:	b21b      	sxth	r3, r3
 8001796:	833b      	strh	r3, [r7, #24]

  header[0] = (uint8_t)((mode | addr) >> 8);   //  & 0xFF; //bit7 + addr[4:0] + sub_addr[6:6]
 8001798:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800179a:	8b3b      	ldrh	r3, [r7, #24]
 800179c:	4313      	orrs	r3, r2
 800179e:	b29b      	uxth	r3, r3
 80017a0:	0a1b      	lsrs	r3, r3, #8
 80017a2:	b29b      	uxth	r3, r3
 80017a4:	b2db      	uxtb	r3, r3
 80017a6:	753b      	strb	r3, [r7, #20]
  header[1] = (uint8_t)(addr | (mode & 0x03)); // & 0xFF; //EAM: subaddr[5:0]+ R/W/AND_OR
 80017a8:	8b3b      	ldrh	r3, [r7, #24]
 80017aa:	b25a      	sxtb	r2, r3
 80017ac:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80017ae:	b25b      	sxtb	r3, r3
 80017b0:	f003 0303 	and.w	r3, r3, #3
 80017b4:	b25b      	sxtb	r3, r3
 80017b6:	4313      	orrs	r3, r2
 80017b8:	b25b      	sxtb	r3, r3
 80017ba:	b2db      	uxtb	r3, r3
 80017bc:	757b      	strb	r3, [r7, #21]

  if (/*reg_offset == 0 && */length == 0) {   /* Fast Access Commands (FAC)
 80017be:	893b      	ldrh	r3, [r7, #8]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d115      	bne.n	80017f0 <dwt_xfer3000+0x11c>
        * only write operation is possible for this mode
        * bit_7=one is W operation, bit_6=zero: FastAccess command, bit_[5..1] addr, bits_0=one: MODE of FastAccess
        */
      assert(mode == DW3000_SPI_WR_BIT);
 80017c4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80017c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80017ca:	d006      	beq.n	80017da <dwt_xfer3000+0x106>
 80017cc:	4b29      	ldr	r3, [pc, #164]	@ (8001874 <dwt_xfer3000+0x1a0>)
 80017ce:	4a24      	ldr	r2, [pc, #144]	@ (8001860 <dwt_xfer3000+0x18c>)
 80017d0:	f44f 712a 	mov.w	r1, #680	@ 0x2a8
 80017d4:	4823      	ldr	r0, [pc, #140]	@ (8001864 <dwt_xfer3000+0x190>)
 80017d6:	f009 ffc3 	bl	800b760 <__assert_func>

      header[0] = (uint8_t)((DW3000_SPI_WR_BIT>>8) | (regFileID<<1) | DW3000_SPI_FAC);
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	b2db      	uxtb	r3, r3
 80017de:	005b      	lsls	r3, r3, #1
 80017e0:	b2db      	uxtb	r3, r3
 80017e2:	f063 037e 	orn	r3, r3, #126	@ 0x7e
 80017e6:	b2db      	uxtb	r3, r3
 80017e8:	753b      	strb	r3, [r7, #20]
      cnt = 1;
 80017ea:	2301      	movs	r3, #1
 80017ec:	83fb      	strh	r3, [r7, #30]
 80017ee:	e015      	b.n	800181c <dwt_xfer3000+0x148>
  }
  else if (reg_offset == 0 /*&& length > 0*/ && (mode == DW3000_SPI_WR_BIT || mode == DW3000_SPI_RD_BIT))
 80017f0:	8b7b      	ldrh	r3, [r7, #26]
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d10b      	bne.n	800180e <dwt_xfer3000+0x13a>
 80017f6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80017f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80017fc:	d002      	beq.n	8001804 <dwt_xfer3000+0x130>
 80017fe:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001800:	2b00      	cmp	r3, #0
 8001802:	d104      	bne.n	800180e <dwt_xfer3000+0x13a>
  {   /* Fast Access Commands with Read/Write support (FACRW)
        * bit_7 is R/W operation, bit_6=zero: FastAccess command, bit_[5..1] addr, bits_0=zero: MODE of FastAccess
        */
      header[0] |= DW3000_SPI_FARW;
 8001804:	7d3b      	ldrb	r3, [r7, #20]
 8001806:	753b      	strb	r3, [r7, #20]
      cnt = 1;
 8001808:	2301      	movs	r3, #1
 800180a:	83fb      	strh	r3, [r7, #30]
 800180c:	e006      	b.n	800181c <dwt_xfer3000+0x148>
  else
  {  /* Extended Address Mode with Read/Write support (EAMRW)
      * b[0] = bit_7 is R/W operation, bit_6 one = ExtendedAddressMode;
      * b[1] = addr<<2 | (mode&0x3)
      */
    header[0] |= DW3000_SPI_EAMRW;
 800180e:	7d3b      	ldrb	r3, [r7, #20]
 8001810:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001814:	b2db      	uxtb	r3, r3
 8001816:	753b      	strb	r3, [r7, #20]
    cnt = 2;
 8001818:	2302      	movs	r3, #2
 800181a:	83fb      	strh	r3, [r7, #30]
  }

  switch (mode)
 800181c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800181e:	2b00      	cmp	r3, #0
 8001820:	d00d      	beq.n	800183e <dwt_xfer3000+0x16a>
 8001822:	2b00      	cmp	r3, #0
 8001824:	db14      	blt.n	8001850 <dwt_xfer3000+0x17c>
 8001826:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 800182a:	2b03      	cmp	r3, #3
 800182c:	d810      	bhi.n	8001850 <dwt_xfer3000+0x17c>
    case    DW3000_SPI_AND_OR_16:
    case    DW3000_SPI_AND_OR_32:
    case    DW3000_SPI_WR_BIT:
    {
      {
        writetospi(cnt, header, length, buffer);
 800182e:	893a      	ldrh	r2, [r7, #8]
 8001830:	f107 0114 	add.w	r1, r7, #20
 8001834:	8bf8      	ldrh	r0, [r7, #30]
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	f7ff ff00 	bl	800163c <writetospi>
      }
      break;
 800183c:	e009      	b.n	8001852 <dwt_xfer3000+0x17e>
    }

    case DW3000_SPI_RD_BIT:
    {
      readfromspi(cnt, header, length, buffer);
 800183e:	893a      	ldrh	r2, [r7, #8]
 8001840:	f107 0114 	add.w	r1, r7, #20
 8001844:	8bf8      	ldrh	r0, [r7, #30]
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	f7ff ff1e 	bl	8001688 <readfromspi>
      break;
 800184c:	e001      	b.n	8001852 <dwt_xfer3000+0x17e>
 800184e:	e7ff      	b.n	8001850 <dwt_xfer3000+0x17c>
    }

    default:
      while(1);
 8001850:	e7fd      	b.n	800184e <dwt_xfer3000+0x17a>
      break;
  }
} // end dwt_xfer3000()
 8001852:	bf00      	nop
 8001854:	3720      	adds	r7, #32
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	0800e18c 	.word	0x0800e18c
 8001860:	0800e414 	.word	0x0800e414
 8001864:	0800e1a0 	.word	0x0800e1a0
 8001868:	0800e1b8 	.word	0x0800e1b8
 800186c:	0800e1cc 	.word	0x0800e1cc
 8001870:	0800e1dc 	.word	0x0800e1dc
 8001874:	0800e274 	.word	0x0800e274

08001878 <dwt_writetodevice>:
 * output parameters
 *
 * no return value
 */
//static
void dwt_writetodevice(uint32_t regFileID, uint16_t index, uint16_t length, uint8_t *buffer) {
 8001878:	b580      	push	{r7, lr}
 800187a:	b086      	sub	sp, #24
 800187c:	af02      	add	r7, sp, #8
 800187e:	60f8      	str	r0, [r7, #12]
 8001880:	607b      	str	r3, [r7, #4]
 8001882:	460b      	mov	r3, r1
 8001884:	817b      	strh	r3, [r7, #10]
 8001886:	4613      	mov	r3, r2
 8001888:	813b      	strh	r3, [r7, #8]
  dwt_xfer3000(regFileID, index, length, buffer, DW3000_SPI_WR_BIT);
 800188a:	893a      	ldrh	r2, [r7, #8]
 800188c:	8979      	ldrh	r1, [r7, #10]
 800188e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001892:	9300      	str	r3, [sp, #0]
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	68f8      	ldr	r0, [r7, #12]
 8001898:	f7ff ff1c 	bl	80016d4 <dwt_xfer3000>
}
 800189c:	bf00      	nop
 800189e:	3710      	adds	r7, #16
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}

080018a4 <dwt_readfromdevice>:
  uint32_t  regFileID,
  uint16_t  index,
  uint16_t  length,
  uint8_t   *buffer
)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b086      	sub	sp, #24
 80018a8:	af02      	add	r7, sp, #8
 80018aa:	60f8      	str	r0, [r7, #12]
 80018ac:	607b      	str	r3, [r7, #4]
 80018ae:	460b      	mov	r3, r1
 80018b0:	817b      	strh	r3, [r7, #10]
 80018b2:	4613      	mov	r3, r2
 80018b4:	813b      	strh	r3, [r7, #8]
  dwt_xfer3000(regFileID, index, length, buffer, DW3000_SPI_RD_BIT);
 80018b6:	893a      	ldrh	r2, [r7, #8]
 80018b8:	8979      	ldrh	r1, [r7, #10]
 80018ba:	2300      	movs	r3, #0
 80018bc:	9300      	str	r3, [sp, #0]
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	68f8      	ldr	r0, [r7, #12]
 80018c2:	f7ff ff07 	bl	80016d4 <dwt_xfer3000>
}
 80018c6:	bf00      	nop
 80018c8:	3710      	adds	r7, #16
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}

080018ce <dwt_read32bitoffsetreg>:
 *
 * output parameters
 *
 * returns 32 bit register value
 */
uint32_t dwt_read32bitoffsetreg(uint32_t regFileID, uint16_t regOffset) {
 80018ce:	b580      	push	{r7, lr}
 80018d0:	b086      	sub	sp, #24
 80018d2:	af00      	add	r7, sp, #0
 80018d4:	6078      	str	r0, [r7, #4]
 80018d6:	460b      	mov	r3, r1
 80018d8:	807b      	strh	r3, [r7, #2]
  int     j ;
  uint32_t  regval = 0 ;
 80018da:	2300      	movs	r3, #0
 80018dc:	613b      	str	r3, [r7, #16]
  uint8_t   buffer[4] ;

  dwt_readfromdevice(regFileID,regOffset,4,buffer); // Read 4 bytes (32-bits) register into buffer
 80018de:	f107 030c 	add.w	r3, r7, #12
 80018e2:	8879      	ldrh	r1, [r7, #2]
 80018e4:	2204      	movs	r2, #4
 80018e6:	6878      	ldr	r0, [r7, #4]
 80018e8:	f7ff ffdc 	bl	80018a4 <dwt_readfromdevice>

  for (j = 3 ; j >= 0 ; j --) {
 80018ec:	2303      	movs	r3, #3
 80018ee:	617b      	str	r3, [r7, #20]
 80018f0:	e00b      	b.n	800190a <dwt_read32bitoffsetreg+0x3c>
    regval = (regval << 8) + buffer[j] ;
 80018f2:	693b      	ldr	r3, [r7, #16]
 80018f4:	021b      	lsls	r3, r3, #8
 80018f6:	f107 010c 	add.w	r1, r7, #12
 80018fa:	697a      	ldr	r2, [r7, #20]
 80018fc:	440a      	add	r2, r1
 80018fe:	7812      	ldrb	r2, [r2, #0]
 8001900:	4413      	add	r3, r2
 8001902:	613b      	str	r3, [r7, #16]
  for (j = 3 ; j >= 0 ; j --) {
 8001904:	697b      	ldr	r3, [r7, #20]
 8001906:	3b01      	subs	r3, #1
 8001908:	617b      	str	r3, [r7, #20]
 800190a:	697b      	ldr	r3, [r7, #20]
 800190c:	2b00      	cmp	r3, #0
 800190e:	daf0      	bge.n	80018f2 <dwt_read32bitoffsetreg+0x24>
  }

  return (regval);
 8001910:	693b      	ldr	r3, [r7, #16]

} // end dwt_read32bitoffsetreg()
 8001912:	4618      	mov	r0, r3
 8001914:	3718      	adds	r7, #24
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}

0800191a <dwt_read16bitoffsetreg>:
 * output parameters
 *
 * returns 16 bit register value
 */
uint16_t dwt_read16bitoffsetreg(uint32_t regFileID, uint16_t regOffset)
{
 800191a:	b580      	push	{r7, lr}
 800191c:	b084      	sub	sp, #16
 800191e:	af00      	add	r7, sp, #0
 8001920:	6078      	str	r0, [r7, #4]
 8001922:	460b      	mov	r3, r1
 8001924:	807b      	strh	r3, [r7, #2]
    uint16_t  regval = 0 ;
 8001926:	2300      	movs	r3, #0
 8001928:	81fb      	strh	r3, [r7, #14]
    uint8_t   buffer[2] ;

    dwt_readfromdevice(regFileID,regOffset,2,buffer); // Read 2 bytes (16-bits) register into buffer
 800192a:	f107 030c 	add.w	r3, r7, #12
 800192e:	8879      	ldrh	r1, [r7, #2]
 8001930:	2202      	movs	r2, #2
 8001932:	6878      	ldr	r0, [r7, #4]
 8001934:	f7ff ffb6 	bl	80018a4 <dwt_readfromdevice>

    regval = ((uint16_t)buffer[1] << 8) + buffer[0] ;
 8001938:	7b7b      	ldrb	r3, [r7, #13]
 800193a:	021b      	lsls	r3, r3, #8
 800193c:	b29b      	uxth	r3, r3
 800193e:	7b3a      	ldrb	r2, [r7, #12]
 8001940:	4413      	add	r3, r2
 8001942:	81fb      	strh	r3, [r7, #14]
    return regval ;
 8001944:	89fb      	ldrh	r3, [r7, #14]

} // end dwt_read16bitoffsetreg()
 8001946:	4618      	mov	r0, r3
 8001948:	3710      	adds	r7, #16
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}

0800194e <dwt_read8bitoffsetreg>:
 * output parameters
 *
 * returns 8-bit register value
 */
uint8_t dwt_read8bitoffsetreg(uint32_t regFileID, uint16_t regOffset)
{
 800194e:	b580      	push	{r7, lr}
 8001950:	b084      	sub	sp, #16
 8001952:	af00      	add	r7, sp, #0
 8001954:	6078      	str	r0, [r7, #4]
 8001956:	460b      	mov	r3, r1
 8001958:	807b      	strh	r3, [r7, #2]
  uint8_t regval;
  uint8_t buffer[1];

  dwt_readfromdevice(regFileID, regOffset, 1, buffer);
 800195a:	f107 030c 	add.w	r3, r7, #12
 800195e:	8879      	ldrh	r1, [r7, #2]
 8001960:	2201      	movs	r2, #1
 8001962:	6878      	ldr	r0, [r7, #4]
 8001964:	f7ff ff9e 	bl	80018a4 <dwt_readfromdevice>
  regval = buffer[0] ;
 8001968:	7b3b      	ldrb	r3, [r7, #12]
 800196a:	73fb      	strb	r3, [r7, #15]

  return regval ;
 800196c:	7bfb      	ldrb	r3, [r7, #15]
}
 800196e:	4618      	mov	r0, r3
 8001970:	3710      	adds	r7, #16
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}

08001976 <dwt_write32bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write32bitoffsetreg(uint32_t regFileID, uint16_t regOffset, uint32_t regval)
{
 8001976:	b580      	push	{r7, lr}
 8001978:	b086      	sub	sp, #24
 800197a:	af00      	add	r7, sp, #0
 800197c:	60f8      	str	r0, [r7, #12]
 800197e:	460b      	mov	r3, r1
 8001980:	607a      	str	r2, [r7, #4]
 8001982:	817b      	strh	r3, [r7, #10]
    int     j ;
    uint8_t   buffer[4] ;

    for ( j = 0 ; j < 4 ; j++ )
 8001984:	2300      	movs	r3, #0
 8001986:	617b      	str	r3, [r7, #20]
 8001988:	e00d      	b.n	80019a6 <dwt_write32bitoffsetreg+0x30>
    {
        buffer[j] = (uint8_t)regval;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	b2d9      	uxtb	r1, r3
 800198e:	f107 0210 	add.w	r2, r7, #16
 8001992:	697b      	ldr	r3, [r7, #20]
 8001994:	4413      	add	r3, r2
 8001996:	460a      	mov	r2, r1
 8001998:	701a      	strb	r2, [r3, #0]
        regval >>= 8 ;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	0a1b      	lsrs	r3, r3, #8
 800199e:	607b      	str	r3, [r7, #4]
    for ( j = 0 ; j < 4 ; j++ )
 80019a0:	697b      	ldr	r3, [r7, #20]
 80019a2:	3301      	adds	r3, #1
 80019a4:	617b      	str	r3, [r7, #20]
 80019a6:	697b      	ldr	r3, [r7, #20]
 80019a8:	2b03      	cmp	r3, #3
 80019aa:	ddee      	ble.n	800198a <dwt_write32bitoffsetreg+0x14>
    }

    dwt_writetodevice(regFileID,regOffset,4,buffer);
 80019ac:	f107 0310 	add.w	r3, r7, #16
 80019b0:	8979      	ldrh	r1, [r7, #10]
 80019b2:	2204      	movs	r2, #4
 80019b4:	68f8      	ldr	r0, [r7, #12]
 80019b6:	f7ff ff5f 	bl	8001878 <dwt_writetodevice>
} // end dwt_write32bitoffsetreg()
 80019ba:	bf00      	nop
 80019bc:	3718      	adds	r7, #24
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}

080019c2 <dwt_write16bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write16bitoffsetreg(uint32_t regFileID, uint16_t regOffset, uint16_t regval)
{
 80019c2:	b580      	push	{r7, lr}
 80019c4:	b084      	sub	sp, #16
 80019c6:	af00      	add	r7, sp, #0
 80019c8:	6078      	str	r0, [r7, #4]
 80019ca:	460b      	mov	r3, r1
 80019cc:	807b      	strh	r3, [r7, #2]
 80019ce:	4613      	mov	r3, r2
 80019d0:	803b      	strh	r3, [r7, #0]
    uint8_t   buffer[2] ;

    buffer[0] = (uint8_t)regval;
 80019d2:	883b      	ldrh	r3, [r7, #0]
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	733b      	strb	r3, [r7, #12]
    buffer[1] = regval >> 8 ;
 80019d8:	883b      	ldrh	r3, [r7, #0]
 80019da:	0a1b      	lsrs	r3, r3, #8
 80019dc:	b29b      	uxth	r3, r3
 80019de:	b2db      	uxtb	r3, r3
 80019e0:	737b      	strb	r3, [r7, #13]

    dwt_writetodevice(regFileID,regOffset,2,buffer);
 80019e2:	f107 030c 	add.w	r3, r7, #12
 80019e6:	8879      	ldrh	r1, [r7, #2]
 80019e8:	2202      	movs	r2, #2
 80019ea:	6878      	ldr	r0, [r7, #4]
 80019ec:	f7ff ff44 	bl	8001878 <dwt_writetodevice>
} // end dwt_write16bitoffsetreg()
 80019f0:	bf00      	nop
 80019f2:	3710      	adds	r7, #16
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}

080019f8 <dwt_write8bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write8bitoffsetreg(uint32_t regFileID, uint16_t regOffset, uint8_t regval)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b084      	sub	sp, #16
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
 8001a00:	460b      	mov	r3, r1
 8001a02:	807b      	strh	r3, [r7, #2]
 8001a04:	4613      	mov	r3, r2
 8001a06:	707b      	strb	r3, [r7, #1]
    uint8_t   buffer[1];
    buffer[0] = regval;
 8001a08:	787b      	ldrb	r3, [r7, #1]
 8001a0a:	733b      	strb	r3, [r7, #12]
    dwt_writetodevice(regFileID, regOffset, 1, buffer);
 8001a0c:	f107 030c 	add.w	r3, r7, #12
 8001a10:	8879      	ldrh	r1, [r7, #2]
 8001a12:	2201      	movs	r2, #1
 8001a14:	6878      	ldr	r0, [r7, #4]
 8001a16:	f7ff ff2f 	bl	8001878 <dwt_writetodevice>
}
 8001a1a:	bf00      	nop
 8001a1c:	3710      	adds	r7, #16
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}

08001a22 <dwt_modify32bitoffsetreg>:
 * @param regval_and:   the value to AND to register
 * @param regval_or :   the value to OR to register
 * @output          :   no return value
 */
void dwt_modify32bitoffsetreg(const uint32_t regFileID, const uint16_t regOffset, const uint32_t _and, const uint32_t _or)
{
 8001a22:	b580      	push	{r7, lr}
 8001a24:	b088      	sub	sp, #32
 8001a26:	af02      	add	r7, sp, #8
 8001a28:	60f8      	str	r0, [r7, #12]
 8001a2a:	607a      	str	r2, [r7, #4]
 8001a2c:	603b      	str	r3, [r7, #0]
 8001a2e:	460b      	mov	r3, r1
 8001a30:	817b      	strh	r3, [r7, #10]
    uint8_t buf[8];
    buf[0] = (uint8_t)_and;//       &0xFF;
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	b2db      	uxtb	r3, r3
 8001a36:	743b      	strb	r3, [r7, #16]
    buf[1] = (uint8_t)(_and>>8);//  &0xFF;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	0a1b      	lsrs	r3, r3, #8
 8001a3c:	b2db      	uxtb	r3, r3
 8001a3e:	747b      	strb	r3, [r7, #17]
    buf[2] = (uint8_t)(_and>>16);// &0xFF;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	0c1b      	lsrs	r3, r3, #16
 8001a44:	b2db      	uxtb	r3, r3
 8001a46:	74bb      	strb	r3, [r7, #18]
    buf[3] = (uint8_t)(_and>>24);// &0xFF;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	0e1b      	lsrs	r3, r3, #24
 8001a4c:	b2db      	uxtb	r3, r3
 8001a4e:	74fb      	strb	r3, [r7, #19]
    buf[4] = (uint8_t)_or;//        &0xFF;
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	b2db      	uxtb	r3, r3
 8001a54:	753b      	strb	r3, [r7, #20]
    buf[5] = (uint8_t)(_or>>8);//   &0xFF;
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	0a1b      	lsrs	r3, r3, #8
 8001a5a:	b2db      	uxtb	r3, r3
 8001a5c:	757b      	strb	r3, [r7, #21]
    buf[6] = (uint8_t)(_or>>16);//  &0xFF;
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	0c1b      	lsrs	r3, r3, #16
 8001a62:	b2db      	uxtb	r3, r3
 8001a64:	75bb      	strb	r3, [r7, #22]
    buf[7] = (uint8_t)(_or>>24);//  &0xFF;
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	0e1b      	lsrs	r3, r3, #24
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	75fb      	strb	r3, [r7, #23]
    dwt_xfer3000(regFileID, regOffset, sizeof(buf), buf, DW3000_SPI_AND_OR_32);
 8001a6e:	f107 0310 	add.w	r3, r7, #16
 8001a72:	8979      	ldrh	r1, [r7, #10]
 8001a74:	f248 0203 	movw	r2, #32771	@ 0x8003
 8001a78:	9200      	str	r2, [sp, #0]
 8001a7a:	2208      	movs	r2, #8
 8001a7c:	68f8      	ldr	r0, [r7, #12]
 8001a7e:	f7ff fe29 	bl	80016d4 <dwt_xfer3000>
}
 8001a82:	bf00      	nop
 8001a84:	3718      	adds	r7, #24
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}

08001a8a <dwt_modify16bitoffsetreg>:
 * @param regval_and:   the value to AND to register
 * @param regval_or :   the value to OR to register
 * @output          :   no return value
 */
void dwt_modify16bitoffsetreg(const uint32_t regFileID, const uint16_t regOffset, const uint16_t _and, const uint16_t _or)
{
 8001a8a:	b580      	push	{r7, lr}
 8001a8c:	b088      	sub	sp, #32
 8001a8e:	af02      	add	r7, sp, #8
 8001a90:	60f8      	str	r0, [r7, #12]
 8001a92:	4608      	mov	r0, r1
 8001a94:	4611      	mov	r1, r2
 8001a96:	461a      	mov	r2, r3
 8001a98:	4603      	mov	r3, r0
 8001a9a:	817b      	strh	r3, [r7, #10]
 8001a9c:	460b      	mov	r3, r1
 8001a9e:	813b      	strh	r3, [r7, #8]
 8001aa0:	4613      	mov	r3, r2
 8001aa2:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[4];
    buf[0] = (uint8_t)_and;//       &0xFF;
 8001aa4:	893b      	ldrh	r3, [r7, #8]
 8001aa6:	b2db      	uxtb	r3, r3
 8001aa8:	753b      	strb	r3, [r7, #20]
    buf[1] = (uint8_t)(_and>>8);//  &0xFF;
 8001aaa:	893b      	ldrh	r3, [r7, #8]
 8001aac:	0a1b      	lsrs	r3, r3, #8
 8001aae:	b29b      	uxth	r3, r3
 8001ab0:	b2db      	uxtb	r3, r3
 8001ab2:	757b      	strb	r3, [r7, #21]
    buf[2] = (uint8_t)_or;//        &0xFF;
 8001ab4:	88fb      	ldrh	r3, [r7, #6]
 8001ab6:	b2db      	uxtb	r3, r3
 8001ab8:	75bb      	strb	r3, [r7, #22]
    buf[3] = (uint8_t)(_or>>8);//   &0xFF;
 8001aba:	88fb      	ldrh	r3, [r7, #6]
 8001abc:	0a1b      	lsrs	r3, r3, #8
 8001abe:	b29b      	uxth	r3, r3
 8001ac0:	b2db      	uxtb	r3, r3
 8001ac2:	75fb      	strb	r3, [r7, #23]
    dwt_xfer3000(regFileID, regOffset, sizeof(buf), buf, DW3000_SPI_AND_OR_16);
 8001ac4:	f107 0314 	add.w	r3, r7, #20
 8001ac8:	8979      	ldrh	r1, [r7, #10]
 8001aca:	f248 0202 	movw	r2, #32770	@ 0x8002
 8001ace:	9200      	str	r2, [sp, #0]
 8001ad0:	2204      	movs	r2, #4
 8001ad2:	68f8      	ldr	r0, [r7, #12]
 8001ad4:	f7ff fdfe 	bl	80016d4 <dwt_xfer3000>
}
 8001ad8:	bf00      	nop
 8001ada:	3718      	adds	r7, #24
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}

08001ae0 <dwt_modify8bitoffsetreg>:
 * @param regval_and:   the value to AND to register
 * @param regval_or :   the value to OR to register
 * @output          :   no return value
 */
void dwt_modify8bitoffsetreg(const uint32_t regFileID, const uint16_t regOffset, const uint8_t _and, const uint8_t _or)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b086      	sub	sp, #24
 8001ae4:	af02      	add	r7, sp, #8
 8001ae6:	6078      	str	r0, [r7, #4]
 8001ae8:	4608      	mov	r0, r1
 8001aea:	4611      	mov	r1, r2
 8001aec:	461a      	mov	r2, r3
 8001aee:	4603      	mov	r3, r0
 8001af0:	807b      	strh	r3, [r7, #2]
 8001af2:	460b      	mov	r3, r1
 8001af4:	707b      	strb	r3, [r7, #1]
 8001af6:	4613      	mov	r3, r2
 8001af8:	703b      	strb	r3, [r7, #0]
    uint8_t buf[2];
    buf[0] = _and;
 8001afa:	787b      	ldrb	r3, [r7, #1]
 8001afc:	733b      	strb	r3, [r7, #12]
    buf[1] = _or;
 8001afe:	783b      	ldrb	r3, [r7, #0]
 8001b00:	737b      	strb	r3, [r7, #13]
    dwt_xfer3000(regFileID, regOffset, sizeof(buf),buf, DW3000_SPI_AND_OR_8);
 8001b02:	f107 030c 	add.w	r3, r7, #12
 8001b06:	8879      	ldrh	r1, [r7, #2]
 8001b08:	f248 0201 	movw	r2, #32769	@ 0x8001
 8001b0c:	9200      	str	r2, [sp, #0]
 8001b0e:	2202      	movs	r2, #2
 8001b10:	6878      	ldr	r0, [r7, #4]
 8001b12:	f7ff fddf 	bl	80016d4 <dwt_xfer3000>
}
 8001b16:	bf00      	nop
 8001b18:	3710      	adds	r7, #16
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}
	...

08001b20 <_dwt_otpread>:
 * output parameters
 *
 * returns the 32bit of read data
 */
uint32_t _dwt_otpread(uint16_t address)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b084      	sub	sp, #16
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	4603      	mov	r3, r0
 8001b28:	80fb      	strh	r3, [r7, #6]
  uint32_t ret_data;

  // Set manual access mode
  dwt_write16bitoffsetreg(OTP_CFG_ID, 0, 0x0001);
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	2100      	movs	r1, #0
 8001b2e:	480c      	ldr	r0, [pc, #48]	@ (8001b60 <_dwt_otpread+0x40>)
 8001b30:	f7ff ff47 	bl	80019c2 <dwt_write16bitoffsetreg>
  // set the address
  dwt_write16bitoffsetreg(OTP_ADDR_ID, 0, address);
 8001b34:	88fb      	ldrh	r3, [r7, #6]
 8001b36:	461a      	mov	r2, r3
 8001b38:	2100      	movs	r1, #0
 8001b3a:	480a      	ldr	r0, [pc, #40]	@ (8001b64 <_dwt_otpread+0x44>)
 8001b3c:	f7ff ff41 	bl	80019c2 <dwt_write16bitoffsetreg>
  // Assert the read strobe
  dwt_write16bitoffsetreg(OTP_CFG_ID, 0, 0x0002);
 8001b40:	2202      	movs	r2, #2
 8001b42:	2100      	movs	r1, #0
 8001b44:	4806      	ldr	r0, [pc, #24]	@ (8001b60 <_dwt_otpread+0x40>)
 8001b46:	f7ff ff3c 	bl	80019c2 <dwt_write16bitoffsetreg>
  // attempt a read from OTP address
  ret_data = dwt_read32bitoffsetreg(OTP_RDATA_ID, 0);
 8001b4a:	2100      	movs	r1, #0
 8001b4c:	4806      	ldr	r0, [pc, #24]	@ (8001b68 <_dwt_otpread+0x48>)
 8001b4e:	f7ff febe 	bl	80018ce <dwt_read32bitoffsetreg>
 8001b52:	60f8      	str	r0, [r7, #12]

  // Return the 32bit of read data
  return ret_data;
 8001b54:	68fb      	ldr	r3, [r7, #12]
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	3710      	adds	r7, #16
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	000b0008 	.word	0x000b0008
 8001b64:	000b0004 	.word	0x000b0004
 8001b68:	000b0010 	.word	0x000b0010

08001b6c <_dwt_prog_ldo_and_bias_tune>:

void _dwt_prog_ldo_and_bias_tune(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	af00      	add	r7, sp, #0
  dwt_or16bitoffsetreg(OTP_CFG_ID, 0, LDO_BIAS_KICK);
 8001b70:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001b74:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b78:	2100      	movs	r1, #0
 8001b7a:	4807      	ldr	r0, [pc, #28]	@ (8001b98 <_dwt_prog_ldo_and_bias_tune+0x2c>)
 8001b7c:	f7ff ff85 	bl	8001a8a <dwt_modify16bitoffsetreg>
  dwt_and_or16bitoffsetreg(BIAS_CTRL_ID, 0, (uint16_t)~BIAS_CTRL_BIAS_BIT_MASK, pdw3000local->bias_tune);
 8001b80:	4b06      	ldr	r3, [pc, #24]	@ (8001b9c <_dwt_prog_ldo_and_bias_tune+0x30>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	7a1b      	ldrb	r3, [r3, #8]
 8001b86:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8001b8a:	2100      	movs	r1, #0
 8001b8c:	4804      	ldr	r0, [pc, #16]	@ (8001ba0 <_dwt_prog_ldo_and_bias_tune+0x34>)
 8001b8e:	f7ff ff7c 	bl	8001a8a <dwt_modify16bitoffsetreg>
}
 8001b92:	bf00      	nop
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	000b0008 	.word	0x000b0008
 8001b9c:	20000000 	.word	0x20000000
 8001ba0:	0011001f 	.word	0x0011001f

08001ba4 <dwt_readdevid>:
 * output parameters
 *
 * returns the read value which for DW3000 is 0xDECA0312/0xDECA0302
 */
uint32_t dwt_readdevid(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	af00      	add	r7, sp, #0
  return dwt_read32bitoffsetreg(DEV_ID_ID, 0);
 8001ba8:	2100      	movs	r1, #0
 8001baa:	2000      	movs	r0, #0
 8001bac:	f7ff fe8f 	bl	80018ce <dwt_read32bitoffsetreg>
 8001bb0:	4603      	mov	r3, r0
}
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	bd80      	pop	{r7, pc}
	...

08001bb8 <dwt_check_dev_id>:
 * output parameters
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error
 */
int dwt_check_dev_id(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b082      	sub	sp, #8
 8001bbc:	af00      	add	r7, sp, #0
  uint32_t  dev_id;

  dev_id = dwt_readdevid();
 8001bbe:	f7ff fff1 	bl	8001ba4 <dwt_readdevid>
 8001bc2:	6078      	str	r0, [r7, #4]

  printf("DEVICE ID: %lX\r\n", dev_id);
 8001bc4:	6879      	ldr	r1, [r7, #4]
 8001bc6:	4809      	ldr	r0, [pc, #36]	@ (8001bec <dwt_check_dev_id+0x34>)
 8001bc8:	f00a fbd0 	bl	800c36c <iprintf>

  if (!((DWT_DW3000_PDOA_DEV_ID == dev_id) || (DWT_DW3000_DEV_ID == dev_id)))
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	4a08      	ldr	r2, [pc, #32]	@ (8001bf0 <dwt_check_dev_id+0x38>)
 8001bd0:	4293      	cmp	r3, r2
 8001bd2:	d006      	beq.n	8001be2 <dwt_check_dev_id+0x2a>
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	4a07      	ldr	r2, [pc, #28]	@ (8001bf4 <dwt_check_dev_id+0x3c>)
 8001bd8:	4293      	cmp	r3, r2
 8001bda:	d002      	beq.n	8001be2 <dwt_check_dev_id+0x2a>
  {
    return DWT_ERROR;
 8001bdc:	f04f 33ff 	mov.w	r3, #4294967295
 8001be0:	e000      	b.n	8001be4 <dwt_check_dev_id+0x2c>
  }

  return DWT_SUCCESS;
 8001be2:	2300      	movs	r3, #0
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	3708      	adds	r7, #8
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}
 8001bec:	0800e290 	.word	0x0800e290
 8001bf0:	deca0312 	.word	0xdeca0312
 8001bf4:	deca0302 	.word	0xdeca0302

08001bf8 <dwt_initialise>:
 * output parameters
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error
 */
int dwt_initialise(uint8_t mode)
{
 8001bf8:	b590      	push	{r4, r7, lr}
 8001bfa:	b085      	sub	sp, #20
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	4603      	mov	r3, r0
 8001c00:	71fb      	strb	r3, [r7, #7]
//  uint16_t otp_addr;
//  uint32_t devid;
  uint32_t ldo_tune_lo;
  uint32_t ldo_tune_hi;

  pdw3000local->dblbuffon = DBL_BUFF_OFF; // Double buffer mode off by default / clear the flag
 8001c02:	4b6c      	ldr	r3, [pc, #432]	@ (8001db4 <dwt_initialise+0x1bc>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	2200      	movs	r2, #0
 8001c08:	73da      	strb	r2, [r3, #15]
  pdw3000local->sleep_mode = DWT_RUNSAR;  // Configure RUN_SAR on wake by default as it is needed when running PGF_CAL
 8001c0a:	4b6a      	ldr	r3, [pc, #424]	@ (8001db4 <dwt_initialise+0x1bc>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	2202      	movs	r2, #2
 8001c10:	821a      	strh	r2, [r3, #16]
  pdw3000local->spicrc = DWT_SPI_CRC_MODE_NO;
 8001c12:	4b68      	ldr	r3, [pc, #416]	@ (8001db4 <dwt_initialise+0x1bc>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	2200      	movs	r2, #0
 8001c18:	751a      	strb	r2, [r3, #20]
  pdw3000local->stsconfig = 0; //STS off
 8001c1a:	4b66      	ldr	r3, [pc, #408]	@ (8001db4 <dwt_initialise+0x1bc>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	2200      	movs	r2, #0
 8001c20:	755a      	strb	r2, [r3, #21]
  pdw3000local->vBatP = 0;
 8001c22:	4b64      	ldr	r3, [pc, #400]	@ (8001db4 <dwt_initialise+0x1bc>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	2200      	movs	r2, #0
 8001c28:	729a      	strb	r2, [r3, #10]
  pdw3000local->tempP = 0;
 8001c2a:	4b62      	ldr	r3, [pc, #392]	@ (8001db4 <dwt_initialise+0x1bc>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	2200      	movs	r2, #0
 8001c30:	72da      	strb	r2, [r3, #11]

  pdw3000local->cbTxDone = NULL;
 8001c32:	4b60      	ldr	r3, [pc, #384]	@ (8001db4 <dwt_initialise+0x1bc>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	2200      	movs	r2, #0
 8001c38:	629a      	str	r2, [r3, #40]	@ 0x28
  pdw3000local->cbRxOk = NULL;
 8001c3a:	4b5e      	ldr	r3, [pc, #376]	@ (8001db4 <dwt_initialise+0x1bc>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	2200      	movs	r2, #0
 8001c40:	62da      	str	r2, [r3, #44]	@ 0x2c
  pdw3000local->cbRxTo = NULL;
 8001c42:	4b5c      	ldr	r3, [pc, #368]	@ (8001db4 <dwt_initialise+0x1bc>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	2200      	movs	r2, #0
 8001c48:	631a      	str	r2, [r3, #48]	@ 0x30
  pdw3000local->cbRxErr = NULL;
 8001c4a:	4b5a      	ldr	r3, [pc, #360]	@ (8001db4 <dwt_initialise+0x1bc>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	2200      	movs	r2, #0
 8001c50:	635a      	str	r2, [r3, #52]	@ 0x34
  pdw3000local->cbSPIRdy = NULL;
 8001c52:	4b58      	ldr	r3, [pc, #352]	@ (8001db4 <dwt_initialise+0x1bc>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	2200      	movs	r2, #0
 8001c58:	63da      	str	r2, [r3, #60]	@ 0x3c
  pdw3000local->cbSPIErr = NULL;
 8001c5a:	4b56      	ldr	r3, [pc, #344]	@ (8001db4 <dwt_initialise+0x1bc>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	2200      	movs	r2, #0
 8001c60:	639a      	str	r2, [r3, #56]	@ 0x38

  // Read and validate device ID return -1 if not recognised
  if (dwt_check_dev_id() != DWT_SUCCESS) {
 8001c62:	f7ff ffa9 	bl	8001bb8 <dwt_check_dev_id>
 8001c66:	4603      	mov	r3, r0
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d002      	beq.n	8001c72 <dwt_initialise+0x7a>
    return DWT_ERROR;
 8001c6c:	f04f 33ff 	mov.w	r3, #4294967295
 8001c70:	e09b      	b.n	8001daa <dwt_initialise+0x1b2>
  // } else {
  //   return DWT_ERROR;
  // }

  //Read LDO_TUNE and BIAS_TUNE from OTP
  ldo_tune_lo = _dwt_otpread(LDOTUNELO_ADDRESS);
 8001c72:	2004      	movs	r0, #4
 8001c74:	f7ff ff54 	bl	8001b20 <_dwt_otpread>
 8001c78:	60f8      	str	r0, [r7, #12]
  ldo_tune_hi = _dwt_otpread(LDOTUNEHI_ADDRESS);
 8001c7a:	2005      	movs	r0, #5
 8001c7c:	f7ff ff50 	bl	8001b20 <_dwt_otpread>
 8001c80:	60b8      	str	r0, [r7, #8]
  pdw3000local->bias_tune = (_dwt_otpread(BIAS_TUNE_ADDRESS) >> 16) & BIAS_CTRL_BIAS_BIT_MASK;
 8001c82:	200a      	movs	r0, #10
 8001c84:	f7ff ff4c 	bl	8001b20 <_dwt_otpread>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	0c1b      	lsrs	r3, r3, #16
 8001c8c:	b2da      	uxtb	r2, r3
 8001c8e:	4b49      	ldr	r3, [pc, #292]	@ (8001db4 <dwt_initialise+0x1bc>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f002 021f 	and.w	r2, r2, #31
 8001c96:	b2d2      	uxtb	r2, r2
 8001c98:	721a      	strb	r2, [r3, #8]

  if ((ldo_tune_lo != 0) && (ldo_tune_hi != 0) && (pdw3000local->bias_tune != 0)) {
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d009      	beq.n	8001cb4 <dwt_initialise+0xbc>
 8001ca0:	68bb      	ldr	r3, [r7, #8]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d006      	beq.n	8001cb4 <dwt_initialise+0xbc>
 8001ca6:	4b43      	ldr	r3, [pc, #268]	@ (8001db4 <dwt_initialise+0x1bc>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	7a1b      	ldrb	r3, [r3, #8]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d001      	beq.n	8001cb4 <dwt_initialise+0xbc>
    _dwt_prog_ldo_and_bias_tune();
 8001cb0:	f7ff ff5c 	bl	8001b6c <_dwt_prog_ldo_and_bias_tune>
  }

  // Read DGC_CFG from OTP
  if (_dwt_otpread(DGC_TUNE_ADDRESS) == DWT_DGC_CFG0) {
 8001cb4:	2020      	movs	r0, #32
 8001cb6:	f7ff ff33 	bl	8001b20 <_dwt_otpread>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	4a3e      	ldr	r2, [pc, #248]	@ (8001db8 <dwt_initialise+0x1c0>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d104      	bne.n	8001ccc <dwt_initialise+0xd4>
    pdw3000local->dgc_otp_set = DWT_DGC_LOAD_FROM_OTP;
 8001cc2:	4b3c      	ldr	r3, [pc, #240]	@ (8001db4 <dwt_initialise+0x1bc>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	725a      	strb	r2, [r3, #9]
 8001cca:	e003      	b.n	8001cd4 <dwt_initialise+0xdc>
  } else {
    pdw3000local->dgc_otp_set = DWT_DGC_LOAD_FROM_SW;
 8001ccc:	4b39      	ldr	r3, [pc, #228]	@ (8001db4 <dwt_initialise+0x1bc>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	725a      	strb	r2, [r3, #9]
  }

  // Load Part and Lot ID from OTP
  if(!(mode & DWT_READ_OTP_PID)) {
 8001cd4:	79fb      	ldrb	r3, [r7, #7]
 8001cd6:	f003 0310 	and.w	r3, r3, #16
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d106      	bne.n	8001cec <dwt_initialise+0xf4>
    pdw3000local->partID = _dwt_otpread(PARTID_ADDRESS);
 8001cde:	4b35      	ldr	r3, [pc, #212]	@ (8001db4 <dwt_initialise+0x1bc>)
 8001ce0:	681c      	ldr	r4, [r3, #0]
 8001ce2:	2006      	movs	r0, #6
 8001ce4:	f7ff ff1c 	bl	8001b20 <_dwt_otpread>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	6023      	str	r3, [r4, #0]
  }
  if (!(mode & DWT_READ_OTP_LID)) {
 8001cec:	79fb      	ldrb	r3, [r7, #7]
 8001cee:	f003 0320 	and.w	r3, r3, #32
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d106      	bne.n	8001d04 <dwt_initialise+0x10c>
    pdw3000local->lotID = _dwt_otpread(LOTID_ADDRESS);
 8001cf6:	4b2f      	ldr	r3, [pc, #188]	@ (8001db4 <dwt_initialise+0x1bc>)
 8001cf8:	681c      	ldr	r4, [r3, #0]
 8001cfa:	2007      	movs	r0, #7
 8001cfc:	f7ff ff10 	bl	8001b20 <_dwt_otpread>
 8001d00:	4603      	mov	r3, r0
 8001d02:	6063      	str	r3, [r4, #4]
  }
  if (!(mode & DWT_READ_OTP_BAT)) {
 8001d04:	79fb      	ldrb	r3, [r7, #7]
 8001d06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d107      	bne.n	8001d1e <dwt_initialise+0x126>
    pdw3000local->vBatP = (uint8_t)_dwt_otpread(VBAT_ADDRESS);
 8001d0e:	2008      	movs	r0, #8
 8001d10:	f7ff ff06 	bl	8001b20 <_dwt_otpread>
 8001d14:	4602      	mov	r2, r0
 8001d16:	4b27      	ldr	r3, [pc, #156]	@ (8001db4 <dwt_initialise+0x1bc>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	b2d2      	uxtb	r2, r2
 8001d1c:	729a      	strb	r2, [r3, #10]
  }
  if (!(mode & DWT_READ_OTP_TMP)) {
 8001d1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	db07      	blt.n	8001d36 <dwt_initialise+0x13e>
    pdw3000local->tempP = (uint8_t)_dwt_otpread(VTEMP_ADDRESS);
 8001d26:	2009      	movs	r0, #9
 8001d28:	f7ff fefa 	bl	8001b20 <_dwt_otpread>
 8001d2c:	4602      	mov	r2, r0
 8001d2e:	4b21      	ldr	r3, [pc, #132]	@ (8001db4 <dwt_initialise+0x1bc>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	b2d2      	uxtb	r2, r2
 8001d34:	72da      	strb	r2, [r3, #11]
  }

  if(pdw3000local->tempP == 0) {  //if the reference temperature has not been programmed in OTP (early eng samples) set to default value
 8001d36:	4b1f      	ldr	r3, [pc, #124]	@ (8001db4 <dwt_initialise+0x1bc>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	7adb      	ldrb	r3, [r3, #11]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d103      	bne.n	8001d48 <dwt_initialise+0x150>
      pdw3000local->tempP = 0x85 ; //@temp of 20 deg
 8001d40:	4b1c      	ldr	r3, [pc, #112]	@ (8001db4 <dwt_initialise+0x1bc>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	2285      	movs	r2, #133	@ 0x85
 8001d46:	72da      	strb	r2, [r3, #11]
  }

  if(pdw3000local->vBatP == 0) {//if the reference voltage has not been programmed in OTP (early eng samples) set to default value
 8001d48:	4b1a      	ldr	r3, [pc, #104]	@ (8001db4 <dwt_initialise+0x1bc>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	7a9b      	ldrb	r3, [r3, #10]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d103      	bne.n	8001d5a <dwt_initialise+0x162>
    pdw3000local->vBatP = 0x74 ;  //@Vref of 3.0V
 8001d52:	4b18      	ldr	r3, [pc, #96]	@ (8001db4 <dwt_initialise+0x1bc>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	2274      	movs	r2, #116	@ 0x74
 8001d58:	729a      	strb	r2, [r3, #10]
  }

  pdw3000local->otprev = (uint8_t) _dwt_otpread(OTPREV_ADDRESS);
 8001d5a:	201f      	movs	r0, #31
 8001d5c:	f7ff fee0 	bl	8001b20 <_dwt_otpread>
 8001d60:	4602      	mov	r2, r0
 8001d62:	4b14      	ldr	r3, [pc, #80]	@ (8001db4 <dwt_initialise+0x1bc>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	b2d2      	uxtb	r2, r2
 8001d68:	735a      	strb	r2, [r3, #13]

  pdw3000local->init_xtrim = _dwt_otpread(XTRIM_ADDRESS) & 0x7f;
 8001d6a:	201e      	movs	r0, #30
 8001d6c:	f7ff fed8 	bl	8001b20 <_dwt_otpread>
 8001d70:	4603      	mov	r3, r0
 8001d72:	b2da      	uxtb	r2, r3
 8001d74:	4b0f      	ldr	r3, [pc, #60]	@ (8001db4 <dwt_initialise+0x1bc>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001d7c:	b2d2      	uxtb	r2, r2
 8001d7e:	739a      	strb	r2, [r3, #14]

  if(pdw3000local->init_xtrim == 0) {
 8001d80:	4b0c      	ldr	r3, [pc, #48]	@ (8001db4 <dwt_initialise+0x1bc>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	7b9b      	ldrb	r3, [r3, #14]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d106      	bne.n	8001d98 <dwt_initialise+0x1a0>
    pdw3000local->init_xtrim = 0x2E ; //set default value
 8001d8a:	4b0a      	ldr	r3, [pc, #40]	@ (8001db4 <dwt_initialise+0x1bc>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	222e      	movs	r2, #46	@ 0x2e
 8001d90:	739a      	strb	r2, [r3, #14]
    printf("XTRIM OTP READ FAIL\r\n");
 8001d92:	480a      	ldr	r0, [pc, #40]	@ (8001dbc <dwt_initialise+0x1c4>)
 8001d94:	f00a fb52 	bl	800c43c <puts>
  }

  dwt_write8bitoffsetreg(XTAL_ID, 0, pdw3000local->init_xtrim);
 8001d98:	4b06      	ldr	r3, [pc, #24]	@ (8001db4 <dwt_initialise+0x1bc>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	7b9b      	ldrb	r3, [r3, #14]
 8001d9e:	461a      	mov	r2, r3
 8001da0:	2100      	movs	r1, #0
 8001da2:	4807      	ldr	r0, [pc, #28]	@ (8001dc0 <dwt_initialise+0x1c8>)
 8001da4:	f7ff fe28 	bl	80019f8 <dwt_write8bitoffsetreg>

  return DWT_SUCCESS ;
 8001da8:	2300      	movs	r3, #0

} // end dwt_initialise()
 8001daa:	4618      	mov	r0, r3
 8001dac:	3714      	adds	r7, #20
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd90      	pop	{r4, r7, pc}
 8001db2:	bf00      	nop
 8001db4:	20000000 	.word	0x20000000
 8001db8:	10000240 	.word	0x10000240
 8001dbc:	0800e2a4 	.word	0x0800e2a4
 8001dc0:	00090014 	.word	0x00090014

08001dc4 <dwt_setleds>:
 *
 * output parameters none
 *
 * no return value
 */
void dwt_setleds(uint8_t mode) {
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b084      	sub	sp, #16
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	4603      	mov	r3, r0
 8001dcc:	71fb      	strb	r3, [r7, #7]
  uint32_t reg;
  if (mode & DWT_LEDS_ENABLE) {
 8001dce:	79fb      	ldrb	r3, [r7, #7]
 8001dd0:	f003 0301 	and.w	r3, r3, #1
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d030      	beq.n	8001e3a <dwt_setleds+0x76>
    // Set up MFIO for LED output.
    dwt_modify32bitoffsetreg(GPIO_MODE_ID, 0, ~(GPIO_MODE_MSGP3_MODE_BIT_MASK | GPIO_MODE_MSGP2_MODE_BIT_MASK), (GPIO_PIN2_RXLED | GPIO_PIN3_TXLED));
 8001dd8:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001ddc:	f46f 627c 	mvn.w	r2, #4032	@ 0xfc0
 8001de0:	2100      	movs	r1, #0
 8001de2:	f44f 20a0 	mov.w	r0, #327680	@ 0x50000
 8001de6:	f7ff fe1c 	bl	8001a22 <dwt_modify32bitoffsetreg>

    // Enable LP Oscillator to run from counter and turn on de-bounce clock.
    dwt_or32bitoffsetreg(CLK_CTRL_ID, 0, (CLK_CTRL_GPIO_DCLK_EN_BIT_MASK | CLK_CTRL_LP_CLK_EN_BIT_MASK));
 8001dea:	f44f 0304 	mov.w	r3, #8650752	@ 0x840000
 8001dee:	f04f 32ff 	mov.w	r2, #4294967295
 8001df2:	2100      	movs	r1, #0
 8001df4:	481a      	ldr	r0, [pc, #104]	@ (8001e60 <dwt_setleds+0x9c>)
 8001df6:	f7ff fe14 	bl	8001a22 <dwt_modify32bitoffsetreg>

    // Enable LEDs to blink and set default blink time.
    reg = LED_CTRL_BLINK_EN_BIT_MASK | DWT_LEDS_BLINK_TIME_DEF;
 8001dfa:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8001dfe:	60fb      	str	r3, [r7, #12]
    // Make LEDs blink once if requested.
    if (mode & DWT_LEDS_INIT_BLINK) {
 8001e00:	79fb      	ldrb	r3, [r7, #7]
 8001e02:	f003 0302 	and.w	r3, r3, #2
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d003      	beq.n	8001e12 <dwt_setleds+0x4e>
        reg |= LED_CTRL_FORCE_TRIGGER_BIT_MASK;
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	f443 2370 	orr.w	r3, r3, #983040	@ 0xf0000
 8001e10:	60fb      	str	r3, [r7, #12]
    }
    dwt_write32bitreg(LED_CTRL_ID, reg);
 8001e12:	68fa      	ldr	r2, [r7, #12]
 8001e14:	2100      	movs	r1, #0
 8001e16:	4813      	ldr	r0, [pc, #76]	@ (8001e64 <dwt_setleds+0xa0>)
 8001e18:	f7ff fdad 	bl	8001976 <dwt_write32bitoffsetreg>
    // Clear force blink bits if needed.
    if(mode & DWT_LEDS_INIT_BLINK) {
 8001e1c:	79fb      	ldrb	r3, [r7, #7]
 8001e1e:	f003 0302 	and.w	r3, r3, #2
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d018      	beq.n	8001e58 <dwt_setleds+0x94>
      reg &= (~LED_CTRL_FORCE_TRIGGER_BIT_MASK);
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 8001e2c:	60fb      	str	r3, [r7, #12]
      dwt_write32bitreg(LED_CTRL_ID, reg);
 8001e2e:	68fa      	ldr	r2, [r7, #12]
 8001e30:	2100      	movs	r1, #0
 8001e32:	480c      	ldr	r0, [pc, #48]	@ (8001e64 <dwt_setleds+0xa0>)
 8001e34:	f7ff fd9f 	bl	8001976 <dwt_write32bitoffsetreg>
  } else {
    // Clear the GPIO bits that are used for LED control.
    dwt_and32bitoffsetreg(GPIO_MODE_ID, 0, ~(GPIO_MODE_MSGP2_MODE_BIT_MASK | GPIO_MODE_MSGP3_MODE_BIT_MASK));
    dwt_and16bitoffsetreg(LED_CTRL_ID, 0, (uint16_t) ~LED_CTRL_BLINK_EN_BIT_MASK);
  }
}
 8001e38:	e00e      	b.n	8001e58 <dwt_setleds+0x94>
    dwt_and32bitoffsetreg(GPIO_MODE_ID, 0, ~(GPIO_MODE_MSGP2_MODE_BIT_MASK | GPIO_MODE_MSGP3_MODE_BIT_MASK));
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	f46f 627c 	mvn.w	r2, #4032	@ 0xfc0
 8001e40:	2100      	movs	r1, #0
 8001e42:	f44f 20a0 	mov.w	r0, #327680	@ 0x50000
 8001e46:	f7ff fdec 	bl	8001a22 <dwt_modify32bitoffsetreg>
    dwt_and16bitoffsetreg(LED_CTRL_ID, 0, (uint16_t) ~LED_CTRL_BLINK_EN_BIT_MASK);
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	f64f 62ff 	movw	r2, #65279	@ 0xfeff
 8001e50:	2100      	movs	r1, #0
 8001e52:	4804      	ldr	r0, [pc, #16]	@ (8001e64 <dwt_setleds+0xa0>)
 8001e54:	f7ff fe19 	bl	8001a8a <dwt_modify16bitoffsetreg>
}
 8001e58:	bf00      	nop
 8001e5a:	3710      	adds	r7, #16
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	00110004 	.word	0x00110004
 8001e64:	00110016 	.word	0x00110016

08001e68 <dwt_readrxdata>:
 * output parameters
 *
 * no return value
 */
void dwt_readrxdata(uint8_t *buffer, uint16_t length, uint16_t rxBufferOffset)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b084      	sub	sp, #16
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
 8001e70:	460b      	mov	r3, r1
 8001e72:	807b      	strh	r3, [r7, #2]
 8001e74:	4613      	mov	r3, r2
 8001e76:	803b      	strh	r3, [r7, #0]
  uint32_t  rx_buff_addr;

  if (pdw3000local->dblbuffon == DBL_BUFF_ACCESS_BUFFER_1)  //if the flag is 0x3 we are reading from RX_BUFFER_1
 8001e78:	4b19      	ldr	r3, [pc, #100]	@ (8001ee0 <dwt_readrxdata+0x78>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	7bdb      	ldrb	r3, [r3, #15]
 8001e7e:	2b03      	cmp	r3, #3
 8001e80:	d103      	bne.n	8001e8a <dwt_readrxdata+0x22>
  {
    rx_buff_addr=RX_BUFFER_1_ID;
 8001e82:	f44f 1398 	mov.w	r3, #1245184	@ 0x130000
 8001e86:	60fb      	str	r3, [r7, #12]
 8001e88:	e002      	b.n	8001e90 <dwt_readrxdata+0x28>
  }
  else //reading from RX_BUFFER_0 - also when non-double buffer mode
  {
    rx_buff_addr=RX_BUFFER_0_ID;
 8001e8a:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001e8e:	60fb      	str	r3, [r7, #12]
  }

  if ((rxBufferOffset + length) <= RX_BUFFER_MAX_LEN)
 8001e90:	883a      	ldrh	r2, [r7, #0]
 8001e92:	887b      	ldrh	r3, [r7, #2]
 8001e94:	4413      	add	r3, r2
 8001e96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001e9a:	da1d      	bge.n	8001ed8 <dwt_readrxdata+0x70>
  {
    if(rxBufferOffset <= REG_DIRECT_OFFSET_MAX_LEN)
 8001e9c:	883b      	ldrh	r3, [r7, #0]
 8001e9e:	2b7f      	cmp	r3, #127	@ 0x7f
 8001ea0:	d806      	bhi.n	8001eb0 <dwt_readrxdata+0x48>
    {
      /* Directly read data from the IC to the buffer */
      dwt_readfromdevice(rx_buff_addr,rxBufferOffset,length,buffer);
 8001ea2:	887a      	ldrh	r2, [r7, #2]
 8001ea4:	8839      	ldrh	r1, [r7, #0]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	68f8      	ldr	r0, [r7, #12]
 8001eaa:	f7ff fcfb 	bl	80018a4 <dwt_readfromdevice>

      /* Indirectly read data from the IC to the buffer */
      dwt_readfromdevice(INDIRECT_POINTER_A_ID, 0, length, buffer);
    }
  }
}
 8001eae:	e013      	b.n	8001ed8 <dwt_readrxdata+0x70>
      dwt_write32bitreg(INDIRECT_ADDR_A_ID, (rx_buff_addr >> 16) );
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	0c1b      	lsrs	r3, r3, #16
 8001eb4:	461a      	mov	r2, r3
 8001eb6:	2100      	movs	r1, #0
 8001eb8:	480a      	ldr	r0, [pc, #40]	@ (8001ee4 <dwt_readrxdata+0x7c>)
 8001eba:	f7ff fd5c 	bl	8001976 <dwt_write32bitoffsetreg>
      dwt_write32bitreg(ADDR_OFFSET_A_ID,   rxBufferOffset);
 8001ebe:	883b      	ldrh	r3, [r7, #0]
 8001ec0:	461a      	mov	r2, r3
 8001ec2:	2100      	movs	r1, #0
 8001ec4:	4808      	ldr	r0, [pc, #32]	@ (8001ee8 <dwt_readrxdata+0x80>)
 8001ec6:	f7ff fd56 	bl	8001976 <dwt_write32bitoffsetreg>
      dwt_readfromdevice(INDIRECT_POINTER_A_ID, 0, length, buffer);
 8001eca:	887a      	ldrh	r2, [r7, #2]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2100      	movs	r1, #0
 8001ed0:	f44f 10e8 	mov.w	r0, #1900544	@ 0x1d0000
 8001ed4:	f7ff fce6 	bl	80018a4 <dwt_readfromdevice>
}
 8001ed8:	bf00      	nop
 8001eda:	3710      	adds	r7, #16
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	20000000 	.word	0x20000000
 8001ee4:	001f0004 	.word	0x001f0004
 8001ee8:	001f0008 	.word	0x001f0008

08001eec <get_sts_mnth>:

static uint16_t get_sts_mnth (uint16_t cipher, uint8_t threshold, uint8_t shift_val)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b085      	sub	sp, #20
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	80fb      	strh	r3, [r7, #6]
 8001ef6:	460b      	mov	r3, r1
 8001ef8:	717b      	strb	r3, [r7, #5]
 8001efa:	4613      	mov	r3, r2
 8001efc:	713b      	strb	r3, [r7, #4]
    uint32_t  value;
    uint16_t  mod_val;

    value = cipher* (uint32_t)threshold;
 8001efe:	88fb      	ldrh	r3, [r7, #6]
 8001f00:	797a      	ldrb	r2, [r7, #5]
 8001f02:	fb02 f303 	mul.w	r3, r2, r3
 8001f06:	60fb      	str	r3, [r7, #12]
    if (shift_val == 3)
 8001f08:	793b      	ldrb	r3, [r7, #4]
 8001f0a:	2b03      	cmp	r3, #3
 8001f0c:	d107      	bne.n	8001f1e <get_sts_mnth+0x32>
    {
        value *= SQRT_FACTOR;//Factor to sqrt(2)
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	22b5      	movs	r2, #181	@ 0xb5
 8001f12:	fb02 f303 	mul.w	r3, r2, r3
 8001f16:	60fb      	str	r3, [r7, #12]
        value >>= SQRT_SHIFT_VAL;
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	09db      	lsrs	r3, r3, #7
 8001f1c:	60fb      	str	r3, [r7, #12]
    }

    mod_val = value % MOD_VALUE+ HALF_MOD;
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	b29b      	uxth	r3, r3
 8001f22:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001f26:	b29b      	uxth	r3, r3
 8001f28:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001f2c:	817b      	strh	r3, [r7, #10]
    value >>= SHIFT_VALUE;
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	0adb      	lsrs	r3, r3, #11
 8001f32:	60fb      	str	r3, [r7, #12]
    /* Check if modulo greater than MOD_VALUE, if yes add 1 */
    if (mod_val >= MOD_VALUE)
 8001f34:	897b      	ldrh	r3, [r7, #10]
 8001f36:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001f3a:	d302      	bcc.n	8001f42 <get_sts_mnth+0x56>
  {
        value += 1;
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	3301      	adds	r3, #1
 8001f40:	60fb      	str	r3, [r7, #12]
  }

    return (uint16_t)value;
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	b29b      	uxth	r3, r3
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	3714      	adds	r7, #20
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr

08001f52 <dwt_setplenfine>:
* output parameters
*
* no return value
*/
void dwt_setplenfine(uint8_t preambleLength)
{
 8001f52:	b580      	push	{r7, lr}
 8001f54:	b082      	sub	sp, #8
 8001f56:	af00      	add	r7, sp, #0
 8001f58:	4603      	mov	r3, r0
 8001f5a:	71fb      	strb	r3, [r7, #7]
    dwt_write8bitoffsetreg(TX_FCTRL_HI_ID, 1, preambleLength);
 8001f5c:	79fb      	ldrb	r3, [r7, #7]
 8001f5e:	461a      	mov	r2, r3
 8001f60:	2101      	movs	r1, #1
 8001f62:	2028      	movs	r0, #40	@ 0x28
 8001f64:	f7ff fd48 	bl	80019f8 <dwt_write8bitoffsetreg>
}
 8001f68:	bf00      	nop
 8001f6a:	3708      	adds	r7, #8
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	bd80      	pop	{r7, pc}

08001f70 <dwt_setdwstate>:
 * output parameters none
 *
 * no return value
 */
void dwt_setdwstate(uint8_t state)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b082      	sub	sp, #8
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	4603      	mov	r3, r0
 8001f78:	71fb      	strb	r3, [r7, #7]
    if (state == DWT_DW_IDLE) // Set the auto INIT2IDLE bit so that DW3000 enters IDLE mode before switching clocks to system_PLL
 8001f7a:	79fb      	ldrb	r3, [r7, #7]
 8001f7c:	2b01      	cmp	r3, #1
 8001f7e:	d109      	bne.n	8001f94 <dwt_setdwstate+0x24>
    //NOTE: PLL should be configured prior to this, and the device should be in IDLE_RC (if the PLL does not lock device will remain in IDLE_RC)
    {
        //switch clock to auto - if coming here from INIT_RC the clock will be FOSC/4, need to switch to auto prior to setting auto INIT2IDLE bit
        dwt_force_clocks(FORCE_CLK_AUTO);
 8001f80:	2005      	movs	r0, #5
 8001f82:	f000 f83f 	bl	8002004 <dwt_force_clocks>
        dwt_or8bitoffsetreg(SEQ_CTRL_ID, 0x01, SEQ_CTRL_AINIT2IDLE_BIT_MASK>>8);
 8001f86:	2301      	movs	r3, #1
 8001f88:	22ff      	movs	r2, #255	@ 0xff
 8001f8a:	2101      	movs	r1, #1
 8001f8c:	481b      	ldr	r0, [pc, #108]	@ (8001ffc <dwt_setdwstate+0x8c>)
 8001f8e:	f7ff fda7 	bl	8001ae0 <dwt_modify8bitoffsetreg>
        dwt_or8bitoffsetreg(CLK_CTRL_ID, 0, FORCE_SYSCLK_FOSCDIV4);
        //clear the auto INIT2IDLE bit and set FORCE2INIT
        dwt_modify32bitoffsetreg(SEQ_CTRL_ID, 0x0, (uint32_t) ~SEQ_CTRL_AINIT2IDLE_BIT_MASK, SEQ_CTRL_FORCE2INIT_BIT_MASK);
        dwt_and8bitoffsetreg(SEQ_CTRL_ID, 0x2, (uint8_t) ~(SEQ_CTRL_FORCE2INIT_BIT_MASK>>16));
  }
}
 8001f92:	e02e      	b.n	8001ff2 <dwt_setdwstate+0x82>
    else if(state == DWT_DW_IDLE_RC)  //Change state to IDLE_RC and clear auto INIT2IDLE bit
 8001f94:	79fb      	ldrb	r3, [r7, #7]
 8001f96:	2b02      	cmp	r3, #2
 8001f98:	d117      	bne.n	8001fca <dwt_setdwstate+0x5a>
        dwt_or8bitoffsetreg(CLK_CTRL_ID, 0, FORCE_SYSCLK_FOSC);
 8001f9a:	2303      	movs	r3, #3
 8001f9c:	22ff      	movs	r2, #255	@ 0xff
 8001f9e:	2100      	movs	r1, #0
 8001fa0:	4817      	ldr	r0, [pc, #92]	@ (8002000 <dwt_setdwstate+0x90>)
 8001fa2:	f7ff fd9d 	bl	8001ae0 <dwt_modify8bitoffsetreg>
        dwt_modify32bitoffsetreg(SEQ_CTRL_ID, 0x0, (uint32_t) ~SEQ_CTRL_AINIT2IDLE_BIT_MASK, SEQ_CTRL_FORCE2INIT_BIT_MASK);
 8001fa6:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8001faa:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8001fae:	2100      	movs	r1, #0
 8001fb0:	4812      	ldr	r0, [pc, #72]	@ (8001ffc <dwt_setdwstate+0x8c>)
 8001fb2:	f7ff fd36 	bl	8001a22 <dwt_modify32bitoffsetreg>
        dwt_and8bitoffsetreg(SEQ_CTRL_ID, 0x2, (uint8_t) ~(SEQ_CTRL_FORCE2INIT_BIT_MASK>>16));
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	227f      	movs	r2, #127	@ 0x7f
 8001fba:	2102      	movs	r1, #2
 8001fbc:	480f      	ldr	r0, [pc, #60]	@ (8001ffc <dwt_setdwstate+0x8c>)
 8001fbe:	f7ff fd8f 	bl	8001ae0 <dwt_modify8bitoffsetreg>
        dwt_force_clocks(FORCE_CLK_AUTO);
 8001fc2:	2005      	movs	r0, #5
 8001fc4:	f000 f81e 	bl	8002004 <dwt_force_clocks>
}
 8001fc8:	e013      	b.n	8001ff2 <dwt_setdwstate+0x82>
        dwt_or8bitoffsetreg(CLK_CTRL_ID, 0, FORCE_SYSCLK_FOSCDIV4);
 8001fca:	2301      	movs	r3, #1
 8001fcc:	22ff      	movs	r2, #255	@ 0xff
 8001fce:	2100      	movs	r1, #0
 8001fd0:	480b      	ldr	r0, [pc, #44]	@ (8002000 <dwt_setdwstate+0x90>)
 8001fd2:	f7ff fd85 	bl	8001ae0 <dwt_modify8bitoffsetreg>
        dwt_modify32bitoffsetreg(SEQ_CTRL_ID, 0x0, (uint32_t) ~SEQ_CTRL_AINIT2IDLE_BIT_MASK, SEQ_CTRL_FORCE2INIT_BIT_MASK);
 8001fd6:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8001fda:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8001fde:	2100      	movs	r1, #0
 8001fe0:	4806      	ldr	r0, [pc, #24]	@ (8001ffc <dwt_setdwstate+0x8c>)
 8001fe2:	f7ff fd1e 	bl	8001a22 <dwt_modify32bitoffsetreg>
        dwt_and8bitoffsetreg(SEQ_CTRL_ID, 0x2, (uint8_t) ~(SEQ_CTRL_FORCE2INIT_BIT_MASK>>16));
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	227f      	movs	r2, #127	@ 0x7f
 8001fea:	2102      	movs	r1, #2
 8001fec:	4803      	ldr	r0, [pc, #12]	@ (8001ffc <dwt_setdwstate+0x8c>)
 8001fee:	f7ff fd77 	bl	8001ae0 <dwt_modify8bitoffsetreg>
}
 8001ff2:	bf00      	nop
 8001ff4:	3708      	adds	r7, #8
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	00110008 	.word	0x00110008
 8002000:	00110004 	.word	0x00110004

08002004 <dwt_force_clocks>:
 * output parameters none
 *
 * no return value
 */
void dwt_force_clocks(int clocks)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b084      	sub	sp, #16
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]

    if (clocks == FORCE_CLK_SYS_TX)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2b01      	cmp	r3, #1
 8002010:	d110      	bne.n	8002034 <dwt_force_clocks+0x30>
    {
        uint16_t regvalue0 = CLK_CTRL_TX_BUF_CLK_ON_BIT_MASK | CLK_CTRL_RX_BUF_CLK_ON_BIT_MASK;
 8002012:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002016:	81fb      	strh	r3, [r7, #14]

        //SYS_CLK_SEL = PLL
        regvalue0 |= ((uint16_t) FORCE_SYSCLK_PLL) << CLK_CTRL_SYS_CLK_SEL_BIT_OFFSET;
 8002018:	89fb      	ldrh	r3, [r7, #14]
 800201a:	f043 0302 	orr.w	r3, r3, #2
 800201e:	81fb      	strh	r3, [r7, #14]

        //TX_CLK_SEL = ON
        regvalue0 |= ((uint16_t) FORCE_CLK_PLL) << CLK_CTRL_TX_CLK_SEL_BIT_OFFSET;
 8002020:	89fb      	ldrh	r3, [r7, #14]
 8002022:	f043 0320 	orr.w	r3, r3, #32
 8002026:	81fb      	strh	r3, [r7, #14]

        dwt_write16bitoffsetreg(CLK_CTRL_ID, 0x0, regvalue0);
 8002028:	89fb      	ldrh	r3, [r7, #14]
 800202a:	461a      	mov	r2, r3
 800202c:	2100      	movs	r1, #0
 800202e:	4808      	ldr	r0, [pc, #32]	@ (8002050 <dwt_force_clocks+0x4c>)
 8002030:	f7ff fcc7 	bl	80019c2 <dwt_write16bitoffsetreg>

    }

    if (clocks == FORCE_CLK_AUTO)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2b05      	cmp	r3, #5
 8002038:	d105      	bne.n	8002046 <dwt_force_clocks+0x42>
    {
        //Restore auto clock mode
        dwt_write16bitoffsetreg(CLK_CTRL_ID, 0x0, (uint16_t) DWT_AUTO_CLKS);  //we only need to restore the low 16 bits as they are the only ones to change as a result of  FORCE_CLK_SYS_TX
 800203a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800203e:	2100      	movs	r1, #0
 8002040:	4803      	ldr	r0, [pc, #12]	@ (8002050 <dwt_force_clocks+0x4c>)
 8002042:	f7ff fcbe 	bl	80019c2 <dwt_write16bitoffsetreg>
    }

} // end dwt_force_clocks()
 8002046:	bf00      	nop
 8002048:	3710      	adds	r7, #16
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	00110004 	.word	0x00110004

08002054 <_dwt_kick_dgc_on_wakeup>:
*
* no return value
*/
static
void _dwt_kick_dgc_on_wakeup(int8_t channel)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b082      	sub	sp, #8
 8002058:	af00      	add	r7, sp, #0
 800205a:	4603      	mov	r3, r0
 800205c:	71fb      	strb	r3, [r7, #7]
    /* The DGC_SEL bit must be set to '0' for channel 5 and '1' for channel 9 */
    if (channel == 5)
 800205e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002062:	2b05      	cmp	r3, #5
 8002064:	d107      	bne.n	8002076 <_dwt_kick_dgc_on_wakeup+0x22>
    {
        dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_DGC_SEL_BIT_MASK),
 8002066:	2340      	movs	r3, #64	@ 0x40
 8002068:	f46f 5200 	mvn.w	r2, #8192	@ 0x2000
 800206c:	2100      	movs	r1, #0
 800206e:	480a      	ldr	r0, [pc, #40]	@ (8002098 <_dwt_kick_dgc_on_wakeup+0x44>)
 8002070:	f7ff fcd7 	bl	8001a22 <dwt_modify32bitoffsetreg>
    else if (channel == 9)
    {
        dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_DGC_SEL_BIT_MASK),
                (DWT_DGC_SEL_CH9 << OTP_CFG_DGC_SEL_BIT_OFFSET) | OTP_CFG_DGC_KICK_BIT_MASK);
    }
}
 8002074:	e00b      	b.n	800208e <_dwt_kick_dgc_on_wakeup+0x3a>
    else if (channel == 9)
 8002076:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800207a:	2b09      	cmp	r3, #9
 800207c:	d107      	bne.n	800208e <_dwt_kick_dgc_on_wakeup+0x3a>
        dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_DGC_SEL_BIT_MASK),
 800207e:	f44f 5301 	mov.w	r3, #8256	@ 0x2040
 8002082:	f46f 5200 	mvn.w	r2, #8192	@ 0x2000
 8002086:	2100      	movs	r1, #0
 8002088:	4803      	ldr	r0, [pc, #12]	@ (8002098 <_dwt_kick_dgc_on_wakeup+0x44>)
 800208a:	f7ff fcca 	bl	8001a22 <dwt_modify32bitoffsetreg>
}
 800208e:	bf00      	nop
 8002090:	3708      	adds	r7, #8
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	000b0008 	.word	0x000b0008

0800209c <dwt_configmrxlut>:
 * @param[in] channel - Channel that the device will be transmitting/receiving on.
 *
 * no return value
 */
void dwt_configmrxlut(uint8_t channel)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b08a      	sub	sp, #40	@ 0x28
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	4603      	mov	r3, r0
 80020a4:	71fb      	strb	r3, [r7, #7]
  uint32_t lut0, lut1, lut2, lut3, lut4, lut5, lut6 = 0;
 80020a6:	2300      	movs	r3, #0
 80020a8:	60fb      	str	r3, [r7, #12]

    if (channel == 5)
 80020aa:	79fb      	ldrb	r3, [r7, #7]
 80020ac:	2b05      	cmp	r3, #5
 80020ae:	d10e      	bne.n	80020ce <dwt_configmrxlut+0x32>
    {
        lut0 = (uint32_t)CH5_DGC_LUT_0;
 80020b0:	4b26      	ldr	r3, [pc, #152]	@ (800214c <dwt_configmrxlut+0xb0>)
 80020b2:	627b      	str	r3, [r7, #36]	@ 0x24
        lut1 = (uint32_t)CH5_DGC_LUT_1;
 80020b4:	4b26      	ldr	r3, [pc, #152]	@ (8002150 <dwt_configmrxlut+0xb4>)
 80020b6:	623b      	str	r3, [r7, #32]
        lut2 = (uint32_t)CH5_DGC_LUT_2;
 80020b8:	4b26      	ldr	r3, [pc, #152]	@ (8002154 <dwt_configmrxlut+0xb8>)
 80020ba:	61fb      	str	r3, [r7, #28]
        lut3 = (uint32_t)CH5_DGC_LUT_3;
 80020bc:	4b26      	ldr	r3, [pc, #152]	@ (8002158 <dwt_configmrxlut+0xbc>)
 80020be:	61bb      	str	r3, [r7, #24]
        lut4 = (uint32_t)CH5_DGC_LUT_4;
 80020c0:	4b26      	ldr	r3, [pc, #152]	@ (800215c <dwt_configmrxlut+0xc0>)
 80020c2:	617b      	str	r3, [r7, #20]
        lut5 = (uint32_t)CH5_DGC_LUT_5;
 80020c4:	4b26      	ldr	r3, [pc, #152]	@ (8002160 <dwt_configmrxlut+0xc4>)
 80020c6:	613b      	str	r3, [r7, #16]
        lut6 = (uint32_t)CH5_DGC_LUT_6;
 80020c8:	4b26      	ldr	r3, [pc, #152]	@ (8002164 <dwt_configmrxlut+0xc8>)
 80020ca:	60fb      	str	r3, [r7, #12]
 80020cc:	e00d      	b.n	80020ea <dwt_configmrxlut+0x4e>
    }
    else
    {
        lut0 = (uint32_t)CH9_DGC_LUT_0;
 80020ce:	4b26      	ldr	r3, [pc, #152]	@ (8002168 <dwt_configmrxlut+0xcc>)
 80020d0:	627b      	str	r3, [r7, #36]	@ 0x24
        lut1 = (uint32_t)CH9_DGC_LUT_1;
 80020d2:	4b26      	ldr	r3, [pc, #152]	@ (800216c <dwt_configmrxlut+0xd0>)
 80020d4:	623b      	str	r3, [r7, #32]
        lut2 = (uint32_t)CH9_DGC_LUT_2;
 80020d6:	4b26      	ldr	r3, [pc, #152]	@ (8002170 <dwt_configmrxlut+0xd4>)
 80020d8:	61fb      	str	r3, [r7, #28]
        lut3 = (uint32_t)CH9_DGC_LUT_3;
 80020da:	4b26      	ldr	r3, [pc, #152]	@ (8002174 <dwt_configmrxlut+0xd8>)
 80020dc:	61bb      	str	r3, [r7, #24]
        lut4 = (uint32_t)CH9_DGC_LUT_4;
 80020de:	4b26      	ldr	r3, [pc, #152]	@ (8002178 <dwt_configmrxlut+0xdc>)
 80020e0:	617b      	str	r3, [r7, #20]
        lut5 = (uint32_t)CH9_DGC_LUT_5;
 80020e2:	4b26      	ldr	r3, [pc, #152]	@ (800217c <dwt_configmrxlut+0xe0>)
 80020e4:	613b      	str	r3, [r7, #16]
        lut6 = (uint32_t)CH9_DGC_LUT_6;
 80020e6:	4b25      	ldr	r3, [pc, #148]	@ (800217c <dwt_configmrxlut+0xe0>)
 80020e8:	60fb      	str	r3, [r7, #12]
    }
    dwt_write32bitoffsetreg(DGC_LUT_0_CFG_ID, 0x0, lut0);
 80020ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020ec:	2100      	movs	r1, #0
 80020ee:	4824      	ldr	r0, [pc, #144]	@ (8002180 <dwt_configmrxlut+0xe4>)
 80020f0:	f7ff fc41 	bl	8001976 <dwt_write32bitoffsetreg>
    dwt_write32bitoffsetreg(DGC_LUT_1_CFG_ID, 0x0, lut1);
 80020f4:	6a3a      	ldr	r2, [r7, #32]
 80020f6:	2100      	movs	r1, #0
 80020f8:	4822      	ldr	r0, [pc, #136]	@ (8002184 <dwt_configmrxlut+0xe8>)
 80020fa:	f7ff fc3c 	bl	8001976 <dwt_write32bitoffsetreg>
    dwt_write32bitoffsetreg(DGC_LUT_2_CFG_ID, 0x0, lut2);
 80020fe:	69fa      	ldr	r2, [r7, #28]
 8002100:	2100      	movs	r1, #0
 8002102:	4821      	ldr	r0, [pc, #132]	@ (8002188 <dwt_configmrxlut+0xec>)
 8002104:	f7ff fc37 	bl	8001976 <dwt_write32bitoffsetreg>
    dwt_write32bitoffsetreg(DGC_LUT_3_CFG_ID, 0x0, lut3);
 8002108:	69ba      	ldr	r2, [r7, #24]
 800210a:	2100      	movs	r1, #0
 800210c:	481f      	ldr	r0, [pc, #124]	@ (800218c <dwt_configmrxlut+0xf0>)
 800210e:	f7ff fc32 	bl	8001976 <dwt_write32bitoffsetreg>
    dwt_write32bitoffsetreg(DGC_LUT_4_CFG_ID, 0x0, lut4);
 8002112:	697a      	ldr	r2, [r7, #20]
 8002114:	2100      	movs	r1, #0
 8002116:	481e      	ldr	r0, [pc, #120]	@ (8002190 <dwt_configmrxlut+0xf4>)
 8002118:	f7ff fc2d 	bl	8001976 <dwt_write32bitoffsetreg>
    dwt_write32bitoffsetreg(DGC_LUT_5_CFG_ID, 0x0, lut5);
 800211c:	693a      	ldr	r2, [r7, #16]
 800211e:	2100      	movs	r1, #0
 8002120:	481c      	ldr	r0, [pc, #112]	@ (8002194 <dwt_configmrxlut+0xf8>)
 8002122:	f7ff fc28 	bl	8001976 <dwt_write32bitoffsetreg>
    dwt_write32bitoffsetreg(DGC_LUT_6_CFG_ID, 0x0, lut6);
 8002126:	68fa      	ldr	r2, [r7, #12]
 8002128:	2100      	movs	r1, #0
 800212a:	481b      	ldr	r0, [pc, #108]	@ (8002198 <dwt_configmrxlut+0xfc>)
 800212c:	f7ff fc23 	bl	8001976 <dwt_write32bitoffsetreg>
    dwt_write32bitoffsetreg(DGC_CFG0_ID, 0x0, DWT_DGC_CFG0);
 8002130:	4a1a      	ldr	r2, [pc, #104]	@ (800219c <dwt_configmrxlut+0x100>)
 8002132:	2100      	movs	r1, #0
 8002134:	481a      	ldr	r0, [pc, #104]	@ (80021a0 <dwt_configmrxlut+0x104>)
 8002136:	f7ff fc1e 	bl	8001976 <dwt_write32bitoffsetreg>
    dwt_write32bitoffsetreg(DGC_CFG1_ID, 0x0, DWT_DGC_CFG1);
 800213a:	4a1a      	ldr	r2, [pc, #104]	@ (80021a4 <dwt_configmrxlut+0x108>)
 800213c:	2100      	movs	r1, #0
 800213e:	481a      	ldr	r0, [pc, #104]	@ (80021a8 <dwt_configmrxlut+0x10c>)
 8002140:	f7ff fc19 	bl	8001976 <dwt_write32bitoffsetreg>
}
 8002144:	bf00      	nop
 8002146:	3728      	adds	r7, #40	@ 0x28
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}
 800214c:	0001c0fd 	.word	0x0001c0fd
 8002150:	0001c43e 	.word	0x0001c43e
 8002154:	0001c6be 	.word	0x0001c6be
 8002158:	0001c77e 	.word	0x0001c77e
 800215c:	0001cf36 	.word	0x0001cf36
 8002160:	0001cfb5 	.word	0x0001cfb5
 8002164:	0001cff5 	.word	0x0001cff5
 8002168:	0002a8fe 	.word	0x0002a8fe
 800216c:	0002ac36 	.word	0x0002ac36
 8002170:	0002a5fe 	.word	0x0002a5fe
 8002174:	0002af3e 	.word	0x0002af3e
 8002178:	0002af7d 	.word	0x0002af7d
 800217c:	0002afb5 	.word	0x0002afb5
 8002180:	00030038 	.word	0x00030038
 8002184:	0003003c 	.word	0x0003003c
 8002188:	00030040 	.word	0x00030040
 800218c:	00030044 	.word	0x00030044
 8002190:	00030048 	.word	0x00030048
 8002194:	0003004c 	.word	0x0003004c
 8002198:	00030050 	.word	0x00030050
 800219c:	10000240 	.word	0x10000240
 80021a0:	0003001c 	.word	0x0003001c
 80021a4:	1b6da489 	.word	0x1b6da489
 80021a8:	00030020 	.word	0x00030020

080021ac <dwt_pgf_cal>:
 *
 * return result of PGF calibration (DWT_ERROR/-1 = error)
 *
 */
int dwt_pgf_cal(uint8_t ldoen)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b084      	sub	sp, #16
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	4603      	mov	r3, r0
 80021b4:	71fb      	strb	r3, [r7, #7]
    uint8_t temp;
    uint16_t val;

    //PGF needs LDOs turned on - ensure PGF LDOs are enabled
    if (ldoen == 1)
 80021b6:	79fb      	ldrb	r3, [r7, #7]
 80021b8:	2b01      	cmp	r3, #1
 80021ba:	d10d      	bne.n	80021d8 <dwt_pgf_cal+0x2c>
    {
        val = dwt_read16bitoffsetreg(LDO_CTRL_ID, 0);
 80021bc:	2100      	movs	r1, #0
 80021be:	480f      	ldr	r0, [pc, #60]	@ (80021fc <dwt_pgf_cal+0x50>)
 80021c0:	f7ff fbab 	bl	800191a <dwt_read16bitoffsetreg>
 80021c4:	4603      	mov	r3, r0
 80021c6:	81fb      	strh	r3, [r7, #14]

        dwt_or16bitoffsetreg(LDO_CTRL_ID, 0, (
 80021c8:	f240 1305 	movw	r3, #261	@ 0x105
 80021cc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80021d0:	2100      	movs	r1, #0
 80021d2:	480a      	ldr	r0, [pc, #40]	@ (80021fc <dwt_pgf_cal+0x50>)
 80021d4:	f7ff fc59 	bl	8001a8a <dwt_modify16bitoffsetreg>
            LDO_CTRL_LDO_VDDMS3_EN_BIT_MASK |
            LDO_CTRL_LDO_VDDMS1_EN_BIT_MASK));
    }

    //Run PGF Cal
    temp = dwt_run_pgfcal();
 80021d8:	f000 f812 	bl	8002200 <dwt_run_pgfcal>
 80021dc:	4603      	mov	r3, r0
 80021de:	737b      	strb	r3, [r7, #13]

    //Turn off RX LDOs if previously off
    if (ldoen == 1)
 80021e0:	79fb      	ldrb	r3, [r7, #7]
 80021e2:	2b01      	cmp	r3, #1
 80021e4:	d105      	bne.n	80021f2 <dwt_pgf_cal+0x46>
    {
        dwt_and16bitoffsetreg(LDO_CTRL_ID, 0, val); // restore LDO values
 80021e6:	89fa      	ldrh	r2, [r7, #14]
 80021e8:	2300      	movs	r3, #0
 80021ea:	2100      	movs	r1, #0
 80021ec:	4803      	ldr	r0, [pc, #12]	@ (80021fc <dwt_pgf_cal+0x50>)
 80021ee:	f7ff fc4c 	bl	8001a8a <dwt_modify16bitoffsetreg>
    }
    return temp;
 80021f2:	7b7b      	ldrb	r3, [r7, #13]
}
 80021f4:	4618      	mov	r0, r3
 80021f6:	3710      	adds	r7, #16
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}
 80021fc:	00070048 	.word	0x00070048

08002200 <dwt_run_pgfcal>:
 *
 * return result of PGF calibration (DWT_ERROR/-1 = error)
 *
 */
int dwt_run_pgfcal(void)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b084      	sub	sp, #16
 8002204:	af00      	add	r7, sp, #0
    int result = DWT_SUCCESS;
 8002206:	2300      	movs	r3, #0
 8002208:	60fb      	str	r3, [r7, #12]
    uint32_t    data;
    uint32_t    val = 0;
 800220a:	2300      	movs	r3, #0
 800220c:	607b      	str	r3, [r7, #4]
    uint8_t     cnt,flag;
    //put into cal mode
    //Turn on delay mode
    data = (((uint32_t)0x02) << RX_CAL_CFG_COMP_DLY_BIT_OFFSET) | (RX_CAL_CFG_CAL_MODE_BIT_MASK & 0x1);
 800220e:	4b33      	ldr	r3, [pc, #204]	@ (80022dc <dwt_run_pgfcal+0xdc>)
 8002210:	603b      	str	r3, [r7, #0]
    dwt_write32bitoffsetreg(RX_CAL_CFG_ID, 0x0, data);
 8002212:	683a      	ldr	r2, [r7, #0]
 8002214:	2100      	movs	r1, #0
 8002216:	4832      	ldr	r0, [pc, #200]	@ (80022e0 <dwt_run_pgfcal+0xe0>)
 8002218:	f7ff fbad 	bl	8001976 <dwt_write32bitoffsetreg>
    // Trigger PGF Cal
    dwt_or8bitoffsetreg(RX_CAL_CFG_ID, 0x0, RX_CAL_CFG_CAL_EN_BIT_MASK);
 800221c:	2310      	movs	r3, #16
 800221e:	22ff      	movs	r2, #255	@ 0xff
 8002220:	2100      	movs	r1, #0
 8002222:	482f      	ldr	r0, [pc, #188]	@ (80022e0 <dwt_run_pgfcal+0xe0>)
 8002224:	f7ff fc5c 	bl	8001ae0 <dwt_modify8bitoffsetreg>

    for (flag=1,cnt=0;cnt<MAX_RETRIES_FOR_PGF;cnt++)
 8002228:	2301      	movs	r3, #1
 800222a:	72bb      	strb	r3, [r7, #10]
 800222c:	2300      	movs	r3, #0
 800222e:	72fb      	strb	r3, [r7, #11]
 8002230:	e012      	b.n	8002258 <dwt_run_pgfcal+0x58>
    {
        HAL_Delay(1);
 8002232:	2001      	movs	r0, #1
 8002234:	f001 fbf8 	bl	8003a28 <HAL_Delay>
        if(dwt_read8bitoffsetreg(RX_CAL_STS_ID, 0x0) == 1)
 8002238:	2100      	movs	r1, #0
 800223a:	482a      	ldr	r0, [pc, #168]	@ (80022e4 <dwt_run_pgfcal+0xe4>)
 800223c:	f7ff fb87 	bl	800194e <dwt_read8bitoffsetreg>
 8002240:	4603      	mov	r3, r0
 8002242:	2b01      	cmp	r3, #1
 8002244:	d105      	bne.n	8002252 <dwt_run_pgfcal+0x52>
        {//PGF cal is complete
      printf("PGF cal complete..\r\n");
 8002246:	4828      	ldr	r0, [pc, #160]	@ (80022e8 <dwt_run_pgfcal+0xe8>)
 8002248:	f00a f8f8 	bl	800c43c <puts>
            flag=0;
 800224c:	2300      	movs	r3, #0
 800224e:	72bb      	strb	r3, [r7, #10]
            break;
 8002250:	e005      	b.n	800225e <dwt_run_pgfcal+0x5e>
    for (flag=1,cnt=0;cnt<MAX_RETRIES_FOR_PGF;cnt++)
 8002252:	7afb      	ldrb	r3, [r7, #11]
 8002254:	3301      	adds	r3, #1
 8002256:	72fb      	strb	r3, [r7, #11]
 8002258:	7afb      	ldrb	r3, [r7, #11]
 800225a:	2b02      	cmp	r3, #2
 800225c:	d9e9      	bls.n	8002232 <dwt_run_pgfcal+0x32>
        }
    }
    if (flag)
 800225e:	7abb      	ldrb	r3, [r7, #10]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d005      	beq.n	8002270 <dwt_run_pgfcal+0x70>
    {
    	printf("PGF CAL ERROR\r\n");
 8002264:	4821      	ldr	r0, [pc, #132]	@ (80022ec <dwt_run_pgfcal+0xec>)
 8002266:	f00a f8e9 	bl	800c43c <puts>
        result = DWT_ERROR;
 800226a:	f04f 33ff 	mov.w	r3, #4294967295
 800226e:	60fb      	str	r3, [r7, #12]
    }

    // Put into normal mode
    dwt_write8bitoffsetreg(RX_CAL_CFG_ID, 0x0, 0);
 8002270:	2200      	movs	r2, #0
 8002272:	2100      	movs	r1, #0
 8002274:	481a      	ldr	r0, [pc, #104]	@ (80022e0 <dwt_run_pgfcal+0xe0>)
 8002276:	f7ff fbbf 	bl	80019f8 <dwt_write8bitoffsetreg>
    dwt_write8bitoffsetreg(RX_CAL_STS_ID, 0x0, 1); //clear the status
 800227a:	2201      	movs	r2, #1
 800227c:	2100      	movs	r1, #0
 800227e:	4819      	ldr	r0, [pc, #100]	@ (80022e4 <dwt_run_pgfcal+0xe4>)
 8002280:	f7ff fbba 	bl	80019f8 <dwt_write8bitoffsetreg>
    dwt_or8bitoffsetreg(RX_CAL_CFG_ID, 0x2, 0x1); //enable reading
 8002284:	2301      	movs	r3, #1
 8002286:	22ff      	movs	r2, #255	@ 0xff
 8002288:	2102      	movs	r1, #2
 800228a:	4815      	ldr	r0, [pc, #84]	@ (80022e0 <dwt_run_pgfcal+0xe0>)
 800228c:	f7ff fc28 	bl	8001ae0 <dwt_modify8bitoffsetreg>
    val = dwt_read32bitoffsetreg(RX_CAL_RESI_ID, 0x0);
 8002290:	2100      	movs	r1, #0
 8002292:	4817      	ldr	r0, [pc, #92]	@ (80022f0 <dwt_run_pgfcal+0xf0>)
 8002294:	f7ff fb1b 	bl	80018ce <dwt_read32bitoffsetreg>
 8002298:	6078      	str	r0, [r7, #4]
    if (val == ERR_RX_CAL_FAIL)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d105      	bne.n	80022b0 <dwt_run_pgfcal+0xb0>
    {
        //PGF I Cal Fail
    	printf("PGF I CAL ERROR\r\n");
 80022a4:	4813      	ldr	r0, [pc, #76]	@ (80022f4 <dwt_run_pgfcal+0xf4>)
 80022a6:	f00a f8c9 	bl	800c43c <puts>
        result = DWT_ERROR;
 80022aa:	f04f 33ff 	mov.w	r3, #4294967295
 80022ae:	60fb      	str	r3, [r7, #12]
    }
    val = dwt_read32bitoffsetreg(RX_CAL_RESQ_ID, 0x0);
 80022b0:	2100      	movs	r1, #0
 80022b2:	4811      	ldr	r0, [pc, #68]	@ (80022f8 <dwt_run_pgfcal+0xf8>)
 80022b4:	f7ff fb0b 	bl	80018ce <dwt_read32bitoffsetreg>
 80022b8:	6078      	str	r0, [r7, #4]
    if (val == ERR_RX_CAL_FAIL)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d105      	bne.n	80022d0 <dwt_run_pgfcal+0xd0>
    {
        //PGF Q Cal Fail
    	printf("PGF Q CAL ERROR\r\n");
 80022c4:	480d      	ldr	r0, [pc, #52]	@ (80022fc <dwt_run_pgfcal+0xfc>)
 80022c6:	f00a f8b9 	bl	800c43c <puts>
        result = DWT_ERROR;
 80022ca:	f04f 33ff 	mov.w	r3, #4294967295
 80022ce:	60fb      	str	r3, [r7, #12]
    }

    return result;
 80022d0:	68fb      	ldr	r3, [r7, #12]
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	3710      	adds	r7, #16
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	00020001 	.word	0x00020001
 80022e0:	0004000c 	.word	0x0004000c
 80022e4:	00040020 	.word	0x00040020
 80022e8:	0800e2bc 	.word	0x0800e2bc
 80022ec:	0800e2d0 	.word	0x0800e2d0
 80022f0:	00040014 	.word	0x00040014
 80022f4:	0800e2e0 	.word	0x0800e2e0
 80022f8:	0004001c 	.word	0x0004001c
 80022fc:	0800e2f4 	.word	0x0800e2f4

08002300 <dwt_configure>:
 * Note: If the RX calibration routine fails the device receiver performance will be severely affected,
 * the application should reset device and try again
 *
 */
int dwt_configure(dwt_config_t *config)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b08a      	sub	sp, #40	@ 0x28
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
    uint8_t chan = config->chan,cnt,flag;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	781b      	ldrb	r3, [r3, #0]
 800230c:	767b      	strb	r3, [r7, #25]
    uint32_t temp;
    uint8_t scp = ((config->rxCode > 24) || (config->txCode > 24)) ? 1 : 0;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	791b      	ldrb	r3, [r3, #4]
 8002312:	2b18      	cmp	r3, #24
 8002314:	d803      	bhi.n	800231e <dwt_configure+0x1e>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	78db      	ldrb	r3, [r3, #3]
 800231a:	2b18      	cmp	r3, #24
 800231c:	d901      	bls.n	8002322 <dwt_configure+0x22>
 800231e:	2301      	movs	r3, #1
 8002320:	e000      	b.n	8002324 <dwt_configure+0x24>
 8002322:	2300      	movs	r3, #0
 8002324:	763b      	strb	r3, [r7, #24]
    uint8_t mode = (config->phrMode == DWT_PHRMODE_EXT) ? SYS_CFG_PHR_MODE_BIT_MASK : 0;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	79db      	ldrb	r3, [r3, #7]
 800232a:	2b01      	cmp	r3, #1
 800232c:	d101      	bne.n	8002332 <dwt_configure+0x32>
 800232e:	2310      	movs	r3, #16
 8002330:	e000      	b.n	8002334 <dwt_configure+0x34>
 8002332:	2300      	movs	r3, #0
 8002334:	75fb      	strb	r3, [r7, #23]
    uint16_t sts_len;
    int error = DWT_SUCCESS;
 8002336:	2300      	movs	r3, #0
 8002338:	613b      	str	r3, [r7, #16]
        || ((config->stsMode & DWT_STS_CONFIG_MASK) == (DWT_STS_MODE_ND | DWT_STS_MODE_SDC))
        || ((config->stsMode & DWT_STS_CONFIG_MASK) == DWT_STS_CONFIG_MASK));
#endif
    int preamble_len;

    switch (config->txPreambLength)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	785b      	ldrb	r3, [r3, #1]
 800233e:	3b01      	subs	r3, #1
 8002340:	2b06      	cmp	r3, #6
 8002342:	d81d      	bhi.n	8002380 <dwt_configure+0x80>
 8002344:	a201      	add	r2, pc, #4	@ (adr r2, 800234c <dwt_configure+0x4c>)
 8002346:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800234a:	bf00      	nop
 800234c:	0800236f 	.word	0x0800236f
 8002350:	08002381 	.word	0x08002381
 8002354:	08002381 	.word	0x08002381
 8002358:	08002369 	.word	0x08002369
 800235c:	0800237b 	.word	0x0800237b
 8002360:	08002381 	.word	0x08002381
 8002364:	08002375 	.word	0x08002375
    {
    case DWT_PLEN_32:
        preamble_len = 32;
 8002368:	2320      	movs	r3, #32
 800236a:	61fb      	str	r3, [r7, #28]
        break;
 800236c:	e00c      	b.n	8002388 <dwt_configure+0x88>
    case DWT_PLEN_64:
        preamble_len = 64;
 800236e:	2340      	movs	r3, #64	@ 0x40
 8002370:	61fb      	str	r3, [r7, #28]
        break;
 8002372:	e009      	b.n	8002388 <dwt_configure+0x88>
    case DWT_PLEN_72:
        preamble_len = 72;
 8002374:	2348      	movs	r3, #72	@ 0x48
 8002376:	61fb      	str	r3, [r7, #28]
        break;
 8002378:	e006      	b.n	8002388 <dwt_configure+0x88>
    case DWT_PLEN_128:
        preamble_len = 128;
 800237a:	2380      	movs	r3, #128	@ 0x80
 800237c:	61fb      	str	r3, [r7, #28]
        break;
 800237e:	e003      	b.n	8002388 <dwt_configure+0x88>
    default:
        preamble_len = 256;
 8002380:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002384:	61fb      	str	r3, [r7, #28]
        break;
 8002386:	bf00      	nop
    }

    pdw3000local->sleep_mode &= (~(DWT_ALT_OPS | DWT_SEL_OPS3));  //clear the sleep mode ALT_OPS bit
 8002388:	4ba5      	ldr	r3, [pc, #660]	@ (8002620 <dwt_configure+0x320>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	8a1a      	ldrh	r2, [r3, #16]
 800238e:	4ba4      	ldr	r3, [pc, #656]	@ (8002620 <dwt_configure+0x320>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002396:	b292      	uxth	r2, r2
 8002398:	821a      	strh	r2, [r3, #16]
    pdw3000local->longFrames = config->phrMode ;
 800239a:	4ba1      	ldr	r3, [pc, #644]	@ (8002620 <dwt_configure+0x320>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	687a      	ldr	r2, [r7, #4]
 80023a0:	79d2      	ldrb	r2, [r2, #7]
 80023a2:	731a      	strb	r2, [r3, #12]
    sts_len=GET_STS_REG_SET_VALUE((uint16_t)(config->stsLength));
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	7b5b      	ldrb	r3, [r3, #13]
 80023a8:	3302      	adds	r3, #2
 80023aa:	2201      	movs	r2, #1
 80023ac:	fa02 f303 	lsl.w	r3, r2, r3
 80023b0:	81fb      	strh	r3, [r7, #14]
    pdw3000local->ststhreshold = (int16_t)((((uint32_t)sts_len) * 8) * STSQUAL_THRESH_64);
 80023b2:	89fb      	ldrh	r3, [r7, #14]
 80023b4:	00db      	lsls	r3, r3, #3
 80023b6:	ee07 3a90 	vmov	s15, r3
 80023ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80023be:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 8002624 <dwt_configure+0x324>
 80023c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023c6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80023ca:	ee17 3a90 	vmov	r3, s15
 80023ce:	b21a      	sxth	r2, r3
 80023d0:	4b93      	ldr	r3, [pc, #588]	@ (8002620 <dwt_configure+0x320>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	b292      	uxth	r2, r2
 80023d6:	825a      	strh	r2, [r3, #18]
    pdw3000local->stsconfig = config->stsMode;
 80023d8:	4b91      	ldr	r3, [pc, #580]	@ (8002620 <dwt_configure+0x320>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	687a      	ldr	r2, [r7, #4]
 80023de:	7b12      	ldrb	r2, [r2, #12]
 80023e0:	755a      	strb	r2, [r3, #21]
    /////////////////////////////////////////////////////////////////////////
    //SYS_CFG
    //clear the PHR Mode, PHR Rate, STS Protocol, SDC, PDOA Mode,
    //then set the relevant bits according to configuration of the PHR Mode, PHR Rate, STS Protocol, SDC, PDOA Mode,
    dwt_modify32bitoffsetreg(SYS_CFG_ID, 0, ~(SYS_CFG_PHR_MODE_BIT_MASK | SYS_CFG_PHR_6M8_BIT_MASK | SYS_CFG_CP_SPC_BIT_MASK | SYS_CFG_PDOA_MODE_BIT_MASK | SYS_CFG_CP_SDC_BIT_MASK),
        ((uint32_t)config->pdoaMode) << SYS_CFG_PDOA_MODE_BIT_OFFSET
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	7b9b      	ldrb	r3, [r3, #14]
 80023e6:	041a      	lsls	r2, r3, #16
        | ((uint16_t)config->stsMode & DWT_STS_CONFIG_MASK) << SYS_CFG_CP_SPC_BIT_OFFSET
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	7b1b      	ldrb	r3, [r3, #12]
 80023ec:	031b      	lsls	r3, r3, #12
 80023ee:	f403 4330 	and.w	r3, r3, #45056	@ 0xb000
 80023f2:	431a      	orrs	r2, r3
        | (SYS_CFG_PHR_6M8_BIT_MASK & ((uint32_t)config->phrRate << SYS_CFG_PHR_6M8_BIT_OFFSET))
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	7a1b      	ldrb	r3, [r3, #8]
 80023f8:	015b      	lsls	r3, r3, #5
 80023fa:	f003 0320 	and.w	r3, r3, #32
 80023fe:	431a      	orrs	r2, r3
    dwt_modify32bitoffsetreg(SYS_CFG_ID, 0, ~(SYS_CFG_PHR_MODE_BIT_MASK | SYS_CFG_PHR_6M8_BIT_MASK | SYS_CFG_CP_SPC_BIT_MASK | SYS_CFG_PDOA_MODE_BIT_MASK | SYS_CFG_CP_SDC_BIT_MASK),
 8002400:	7dfb      	ldrb	r3, [r7, #23]
 8002402:	4313      	orrs	r3, r2
 8002404:	4a88      	ldr	r2, [pc, #544]	@ (8002628 <dwt_configure+0x328>)
 8002406:	2100      	movs	r1, #0
 8002408:	2010      	movs	r0, #16
 800240a:	f7ff fb0a 	bl	8001a22 <dwt_modify32bitoffsetreg>
        | mode);

    if (scp)
 800240e:	7e3b      	ldrb	r3, [r7, #24]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d027      	beq.n	8002464 <dwt_configure+0x164>
    {
        //configure OPS tables for SCP mode
        pdw3000local->sleep_mode |= DWT_ALT_OPS | DWT_SEL_OPS1;  //configure correct OPS table is kicked on wakeup
 8002414:	4b82      	ldr	r3, [pc, #520]	@ (8002620 <dwt_configure+0x320>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	8a1a      	ldrh	r2, [r3, #16]
 800241a:	4b81      	ldr	r3, [pc, #516]	@ (8002620 <dwt_configure+0x320>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8002422:	b292      	uxth	r2, r2
 8002424:	821a      	strh	r2, [r3, #16]
        dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_OPS_ID_BIT_MASK), DWT_OPSET_SCP | OTP_CFG_OPS_KICK_BIT_MASK);
 8002426:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800242a:	f46f 52c0 	mvn.w	r2, #6144	@ 0x1800
 800242e:	2100      	movs	r1, #0
 8002430:	487e      	ldr	r0, [pc, #504]	@ (800262c <dwt_configure+0x32c>)
 8002432:	f7ff faf6 	bl	8001a22 <dwt_modify32bitoffsetreg>

        dwt_write32bitoffsetreg(IP_CONFIG_LO_ID, 0, IP_CONFIG_LO_SCP);       //Set this if Ipatov analysis is used in SCP mode
 8002436:	f240 3206 	movw	r2, #774	@ 0x306
 800243a:	2100      	movs	r1, #0
 800243c:	487c      	ldr	r0, [pc, #496]	@ (8002630 <dwt_configure+0x330>)
 800243e:	f7ff fa9a 	bl	8001976 <dwt_write32bitoffsetreg>
        dwt_write32bitoffsetreg(IP_CONFIG_HI_ID, 0, IP_CONFIG_HI_SCP);
 8002442:	2200      	movs	r2, #0
 8002444:	2100      	movs	r1, #0
 8002446:	f04f 100e 	mov.w	r0, #917518	@ 0xe000e
 800244a:	f7ff fa94 	bl	8001976 <dwt_write32bitoffsetreg>

        dwt_write32bitoffsetreg(STS_CONFIG_LO_ID, 0, STS_CONFIG_LO_SCP);
 800244e:	4a79      	ldr	r2, [pc, #484]	@ (8002634 <dwt_configure+0x334>)
 8002450:	2100      	movs	r1, #0
 8002452:	4879      	ldr	r0, [pc, #484]	@ (8002638 <dwt_configure+0x338>)
 8002454:	f7ff fa8f 	bl	8001976 <dwt_write32bitoffsetreg>
        dwt_write8bitoffsetreg(STS_CONFIG_HI_ID, 0, STS_CONFIG_HI_SCP);
 8002458:	229d      	movs	r2, #157	@ 0x9d
 800245a:	2100      	movs	r1, #0
 800245c:	4877      	ldr	r0, [pc, #476]	@ (800263c <dwt_configure+0x33c>)
 800245e:	f7ff facb 	bl	80019f8 <dwt_write8bitoffsetreg>
 8002462:	e052      	b.n	800250a <dwt_configure+0x20a>
    }
    else
    {
        uint16_t sts_mnth;
        if (config->stsMode != DWT_STS_MODE_OFF)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	7b1b      	ldrb	r3, [r3, #12]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d031      	beq.n	80024d0 <dwt_configure+0x1d0>
        {
            //configure CIA STS lower bound
            if ((config->pdoaMode == DWT_PDOA_M1) || (config->pdoaMode == DWT_PDOA_M0))
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	7b9b      	ldrb	r3, [r3, #14]
 8002470:	2b01      	cmp	r3, #1
 8002472:	d003      	beq.n	800247c <dwt_configure+0x17c>
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	7b9b      	ldrb	r3, [r3, #14]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d10d      	bne.n	8002498 <dwt_configure+0x198>
            {
                //In PDOA mode 1, number of accumulated symbols is the whole length of the STS
                sts_mnth=get_sts_mnth(sts_length_factors[(uint8_t)(config->stsLength)], CIA_MANUALLOWERBOUND_TH_64, 3);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	7b5b      	ldrb	r3, [r3, #13]
 8002480:	461a      	mov	r2, r3
 8002482:	4b6f      	ldr	r3, [pc, #444]	@ (8002640 <dwt_configure+0x340>)
 8002484:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002488:	2203      	movs	r2, #3
 800248a:	2110      	movs	r1, #16
 800248c:	4618      	mov	r0, r3
 800248e:	f7ff fd2d 	bl	8001eec <get_sts_mnth>
 8002492:	4603      	mov	r3, r0
 8002494:	837b      	strh	r3, [r7, #26]
 8002496:	e00c      	b.n	80024b2 <dwt_configure+0x1b2>
            }
            else
            {
                //In PDOA mode 3 number of accumulated symbols is half of the length of STS symbols
                sts_mnth=get_sts_mnth(sts_length_factors[(uint8_t)(config->stsLength)], CIA_MANUALLOWERBOUND_TH_64, 4);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	7b5b      	ldrb	r3, [r3, #13]
 800249c:	461a      	mov	r2, r3
 800249e:	4b68      	ldr	r3, [pc, #416]	@ (8002640 <dwt_configure+0x340>)
 80024a0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80024a4:	2204      	movs	r2, #4
 80024a6:	2110      	movs	r1, #16
 80024a8:	4618      	mov	r0, r3
 80024aa:	f7ff fd1f 	bl	8001eec <get_sts_mnth>
 80024ae:	4603      	mov	r3, r0
 80024b0:	837b      	strh	r3, [r7, #26]
            }

            preamble_len += (sts_len) * 8;
 80024b2:	89fb      	ldrh	r3, [r7, #14]
 80024b4:	00db      	lsls	r3, r3, #3
 80024b6:	69fa      	ldr	r2, [r7, #28]
 80024b8:	4413      	add	r3, r2
 80024ba:	61fb      	str	r3, [r7, #28]
            dwt_modify16bitoffsetreg(STS_CONFIG_LO_ID, 2, (uint16_t)~(STS_CONFIG_LO_STS_MAN_TH_BIT_MASK >> 16), sts_mnth & 0x7F);
 80024bc:	8b7b      	ldrh	r3, [r7, #26]
 80024be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80024c2:	b29b      	uxth	r3, r3
 80024c4:	f64f 7280 	movw	r2, #65408	@ 0xff80
 80024c8:	2102      	movs	r1, #2
 80024ca:	485b      	ldr	r0, [pc, #364]	@ (8002638 <dwt_configure+0x338>)
 80024cc:	f7ff fadd 	bl	8001a8a <dwt_modify16bitoffsetreg>

        }

        //configure OPS tables for non-SCP mode
        if (preamble_len >= 256)
 80024d0:	69fb      	ldr	r3, [r7, #28]
 80024d2:	2bff      	cmp	r3, #255	@ 0xff
 80024d4:	dd11      	ble.n	80024fa <dwt_configure+0x1fa>
        {
            pdw3000local->sleep_mode |= DWT_ALT_OPS | DWT_SEL_OPS0;
 80024d6:	4b52      	ldr	r3, [pc, #328]	@ (8002620 <dwt_configure+0x320>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	8a1a      	ldrh	r2, [r3, #16]
 80024dc:	4b50      	ldr	r3, [pc, #320]	@ (8002620 <dwt_configure+0x320>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f042 0220 	orr.w	r2, r2, #32
 80024e4:	b292      	uxth	r2, r2
 80024e6:	821a      	strh	r2, [r3, #16]
            dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_OPS_ID_BIT_MASK), DWT_OPSET_LONG | OTP_CFG_OPS_KICK_BIT_MASK);
 80024e8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80024ec:	f46f 52c0 	mvn.w	r2, #6144	@ 0x1800
 80024f0:	2100      	movs	r1, #0
 80024f2:	484e      	ldr	r0, [pc, #312]	@ (800262c <dwt_configure+0x32c>)
 80024f4:	f7ff fa95 	bl	8001a22 <dwt_modify32bitoffsetreg>
 80024f8:	e007      	b.n	800250a <dwt_configure+0x20a>
        }
        else
        {
            dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_OPS_ID_BIT_MASK), DWT_OPSET_SHORT | OTP_CFG_OPS_KICK_BIT_MASK);
 80024fa:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80024fe:	f46f 52c0 	mvn.w	r2, #6144	@ 0x1800
 8002502:	2100      	movs	r1, #0
 8002504:	4849      	ldr	r0, [pc, #292]	@ (800262c <dwt_configure+0x32c>)
 8002506:	f7ff fa8c 	bl	8001a22 <dwt_modify32bitoffsetreg>
    }

    }

    dwt_modify8bitoffsetreg(DTUNE0_ID, 0, (uint8_t) ~DTUNE0_PRE_PAC_SYM_BIT_MASK, config->rxPAC);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	789b      	ldrb	r3, [r3, #2]
 800250e:	22fc      	movs	r2, #252	@ 0xfc
 8002510:	2100      	movs	r1, #0
 8002512:	f44f 20c0 	mov.w	r0, #393216	@ 0x60000
 8002516:	f7ff fae3 	bl	8001ae0 <dwt_modify8bitoffsetreg>

    dwt_write8bitoffsetreg(STS_CFG0_ID, 0, sts_len-1);    /*Starts from 0 that is why -1*/
 800251a:	89fb      	ldrh	r3, [r7, #14]
 800251c:	b2db      	uxtb	r3, r3
 800251e:	3b01      	subs	r3, #1
 8002520:	b2db      	uxtb	r3, r3
 8002522:	461a      	mov	r2, r3
 8002524:	2100      	movs	r1, #0
 8002526:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800252a:	f7ff fa65 	bl	80019f8 <dwt_write8bitoffsetreg>

    if (config->txPreambLength == DWT_PLEN_72)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	785b      	ldrb	r3, [r3, #1]
 8002532:	2b07      	cmp	r3, #7
 8002534:	d103      	bne.n	800253e <dwt_configure+0x23e>
    {
        dwt_setplenfine(8); //value 8 sets fine preamble length to 72 symbols - this is needed to set 72 length.
 8002536:	2008      	movs	r0, #8
 8002538:	f7ff fd0b 	bl	8001f52 <dwt_setplenfine>
 800253c:	e002      	b.n	8002544 <dwt_configure+0x244>
    }
    else
    {
        dwt_setplenfine(0); //clear the setting in the FINE_PLEN register.
 800253e:	2000      	movs	r0, #0
 8002540:	f7ff fd07 	bl	8001f52 <dwt_setplenfine>
    }

    if((config->stsMode & DWT_STS_MODE_ND) == DWT_STS_MODE_ND)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	7b1b      	ldrb	r3, [r3, #12]
 8002548:	f003 0303 	and.w	r3, r3, #3
 800254c:	2b03      	cmp	r3, #3
 800254e:	d105      	bne.n	800255c <dwt_configure+0x25c>
    {
        //configure lower preamble detection threshold for no data STS mode
        dwt_write32bitoffsetreg(DTUNE3_ID, 0, PD_THRESH_NO_DATA);
 8002550:	4a3c      	ldr	r2, [pc, #240]	@ (8002644 <dwt_configure+0x344>)
 8002552:	2100      	movs	r1, #0
 8002554:	483c      	ldr	r0, [pc, #240]	@ (8002648 <dwt_configure+0x348>)
 8002556:	f7ff fa0e 	bl	8001976 <dwt_write32bitoffsetreg>
 800255a:	e004      	b.n	8002566 <dwt_configure+0x266>
    }
    else
    {
        //configure default preamble detection threshold for other modes
        dwt_write32bitoffsetreg(DTUNE3_ID, 0, PD_THRESH_DEFAULT);
 800255c:	4a3b      	ldr	r2, [pc, #236]	@ (800264c <dwt_configure+0x34c>)
 800255e:	2100      	movs	r1, #0
 8002560:	4839      	ldr	r0, [pc, #228]	@ (8002648 <dwt_configure+0x348>)
 8002562:	f7ff fa08 	bl	8001976 <dwt_write32bitoffsetreg>
    }

    /////////////////////////////////////////////////////////////////////////
    //CHAN_CTRL
    temp = dwt_read32bitoffsetreg(CHAN_CTRL_ID, 0);
 8002566:	2100      	movs	r1, #0
 8002568:	4839      	ldr	r0, [pc, #228]	@ (8002650 <dwt_configure+0x350>)
 800256a:	f7ff f9b0 	bl	80018ce <dwt_read32bitoffsetreg>
 800256e:	6238      	str	r0, [r7, #32]

    temp &= (~(CHAN_CTRL_RX_PCODE_BIT_MASK | CHAN_CTRL_TX_PCODE_BIT_MASK | CHAN_CTRL_SFD_TYPE_BIT_MASK | CHAN_CTRL_RF_CHAN_BIT_MASK));
 8002570:	6a3a      	ldr	r2, [r7, #32]
 8002572:	4b38      	ldr	r3, [pc, #224]	@ (8002654 <dwt_configure+0x354>)
 8002574:	4013      	ands	r3, r2
 8002576:	623b      	str	r3, [r7, #32]

    if (chan == 9) temp |= CHAN_CTRL_RF_CHAN_BIT_MASK;
 8002578:	7e7b      	ldrb	r3, [r7, #25]
 800257a:	2b09      	cmp	r3, #9
 800257c:	d103      	bne.n	8002586 <dwt_configure+0x286>
 800257e:	6a3b      	ldr	r3, [r7, #32]
 8002580:	f043 0301 	orr.w	r3, r3, #1
 8002584:	623b      	str	r3, [r7, #32]

    temp |= (CHAN_CTRL_RX_PCODE_BIT_MASK & ((uint32_t)config->rxCode << CHAN_CTRL_RX_PCODE_BIT_OFFSET));
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	791b      	ldrb	r3, [r3, #4]
 800258a:	021b      	lsls	r3, r3, #8
 800258c:	f403 53f8 	and.w	r3, r3, #7936	@ 0x1f00
 8002590:	6a3a      	ldr	r2, [r7, #32]
 8002592:	4313      	orrs	r3, r2
 8002594:	623b      	str	r3, [r7, #32]
    temp |= (CHAN_CTRL_TX_PCODE_BIT_MASK & ((uint32_t)config->txCode << CHAN_CTRL_TX_PCODE_BIT_OFFSET));
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	78db      	ldrb	r3, [r3, #3]
 800259a:	00db      	lsls	r3, r3, #3
 800259c:	b2db      	uxtb	r3, r3
 800259e:	6a3a      	ldr	r2, [r7, #32]
 80025a0:	4313      	orrs	r3, r2
 80025a2:	623b      	str	r3, [r7, #32]
    temp |= (CHAN_CTRL_SFD_TYPE_BIT_MASK & ((uint32_t)config->sfdType << CHAN_CTRL_SFD_TYPE_BIT_OFFSET));
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	795b      	ldrb	r3, [r3, #5]
 80025a8:	005b      	lsls	r3, r3, #1
 80025aa:	f003 0306 	and.w	r3, r3, #6
 80025ae:	6a3a      	ldr	r2, [r7, #32]
 80025b0:	4313      	orrs	r3, r2
 80025b2:	623b      	str	r3, [r7, #32]

    dwt_write32bitoffsetreg(CHAN_CTRL_ID, 0, temp);
 80025b4:	6a3a      	ldr	r2, [r7, #32]
 80025b6:	2100      	movs	r1, #0
 80025b8:	4825      	ldr	r0, [pc, #148]	@ (8002650 <dwt_configure+0x350>)
 80025ba:	f7ff f9dc 	bl	8001976 <dwt_write32bitoffsetreg>

    /////////////////////////////////////////////////////////////////////////
    //TX_FCTRL
    // Set up TX Preamble Size, PRF and Data Rate
    dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0, ~(TX_FCTRL_TXBR_BIT_MASK | TX_FCTRL_TXPSR_BIT_MASK),
                                              ((uint32_t)config->dataRate << TX_FCTRL_TXBR_BIT_OFFSET)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	799b      	ldrb	r3, [r3, #6]
 80025c2:	029a      	lsls	r2, r3, #10
                                              | ((uint32_t) config->txPreambLength) << TX_FCTRL_TXPSR_BIT_OFFSET);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	785b      	ldrb	r3, [r3, #1]
 80025c8:	031b      	lsls	r3, r3, #12
    dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0, ~(TX_FCTRL_TXBR_BIT_MASK | TX_FCTRL_TXPSR_BIT_MASK),
 80025ca:	4313      	orrs	r3, r2
 80025cc:	f46f 4274 	mvn.w	r2, #62464	@ 0xf400
 80025d0:	2100      	movs	r1, #0
 80025d2:	2024      	movs	r0, #36	@ 0x24
 80025d4:	f7ff fa25 	bl	8001a22 <dwt_modify32bitoffsetreg>


    //DTUNE (SFD timeout)
    // Don't allow 0 - SFD timeout will always be enabled
    if (config->sfdTO == 0)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	895b      	ldrh	r3, [r3, #10]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d102      	bne.n	80025e6 <dwt_configure+0x2e6>
    {
        config->sfdTO = DWT_SFDTOC_DEF;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2281      	movs	r2, #129	@ 0x81
 80025e4:	815a      	strh	r2, [r3, #10]
    }
    dwt_write16bitoffsetreg(DTUNE0_ID, 2, config->sfdTO);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	895b      	ldrh	r3, [r3, #10]
 80025ea:	461a      	mov	r2, r3
 80025ec:	2102      	movs	r1, #2
 80025ee:	f44f 20c0 	mov.w	r0, #393216	@ 0x60000
 80025f2:	f7ff f9e6 	bl	80019c2 <dwt_write16bitoffsetreg>


    ///////////////////////
    // RF
    if (chan == 9)
 80025f6:	7e7b      	ldrb	r3, [r7, #25]
 80025f8:	2b09      	cmp	r3, #9
 80025fa:	d135      	bne.n	8002668 <dwt_configure+0x368>
    {
        // Setup TX analog for ch9
        dwt_write32bitoffsetreg(TX_CTRL_HI_ID, 0, RF_TXCTRL_CH9);
 80025fc:	4a16      	ldr	r2, [pc, #88]	@ (8002658 <dwt_configure+0x358>)
 80025fe:	2100      	movs	r1, #0
 8002600:	4816      	ldr	r0, [pc, #88]	@ (800265c <dwt_configure+0x35c>)
 8002602:	f7ff f9b8 	bl	8001976 <dwt_write32bitoffsetreg>
        dwt_write16bitoffsetreg(PLL_CFG_ID, 0, RF_PLL_CFG_CH9);
 8002606:	f640 723c 	movw	r2, #3900	@ 0xf3c
 800260a:	2100      	movs	r1, #0
 800260c:	f44f 2010 	mov.w	r0, #589824	@ 0x90000
 8002610:	f7ff f9d7 	bl	80019c2 <dwt_write16bitoffsetreg>
        // Setup RX analog for ch9
        dwt_write32bitoffsetreg(RX_CTRL_HI_ID, 0, RF_RXCTRL_CH9);
 8002614:	4a12      	ldr	r2, [pc, #72]	@ (8002660 <dwt_configure+0x360>)
 8002616:	2100      	movs	r1, #0
 8002618:	4812      	ldr	r0, [pc, #72]	@ (8002664 <dwt_configure+0x364>)
 800261a:	f7ff f9ac 	bl	8001976 <dwt_write32bitoffsetreg>
 800261e:	e02f      	b.n	8002680 <dwt_configure+0x380>
 8002620:	20000000 	.word	0x20000000
 8002624:	3f666666 	.word	0x3f666666
 8002628:	fffc4fcf 	.word	0xfffc4fcf
 800262c:	000b0008 	.word	0x000b0008
 8002630:	000e000c 	.word	0x000e000c
 8002634:	000c5a0a 	.word	0x000c5a0a
 8002638:	000e0012 	.word	0x000e0012
 800263c:	000e0016 	.word	0x000e0016
 8002640:	0800e404 	.word	0x0800e404
 8002644:	af5f35cc 	.word	0xaf5f35cc
 8002648:	0006000c 	.word	0x0006000c
 800264c:	af5f584c 	.word	0xaf5f584c
 8002650:	00010014 	.word	0x00010014
 8002654:	ffffe000 	.word	0xffffe000
 8002658:	1c010034 	.word	0x1c010034
 800265c:	0007001c 	.word	0x0007001c
 8002660:	08b5a833 	.word	0x08b5a833
 8002664:	00070010 	.word	0x00070010
    }
    else
    {
        // Setup TX analog for ch5
        dwt_write32bitoffsetreg(TX_CTRL_HI_ID, 0, RF_TXCTRL_CH5);
 8002668:	4a3f      	ldr	r2, [pc, #252]	@ (8002768 <dwt_configure+0x468>)
 800266a:	2100      	movs	r1, #0
 800266c:	483f      	ldr	r0, [pc, #252]	@ (800276c <dwt_configure+0x46c>)
 800266e:	f7ff f982 	bl	8001976 <dwt_write32bitoffsetreg>



        dwt_write16bitoffsetreg(PLL_CFG_ID, 0, RF_PLL_CFG_CH5);
 8002672:	f641 723c 	movw	r2, #7996	@ 0x1f3c
 8002676:	2100      	movs	r1, #0
 8002678:	f44f 2010 	mov.w	r0, #589824	@ 0x90000
 800267c:	f7ff f9a1 	bl	80019c2 <dwt_write16bitoffsetreg>


    }

    dwt_write8bitoffsetreg(LDO_RLOAD_ID, 1, LDO_RLOAD_VAL_B1);
 8002680:	2214      	movs	r2, #20
 8002682:	2101      	movs	r1, #1
 8002684:	483a      	ldr	r0, [pc, #232]	@ (8002770 <dwt_configure+0x470>)
 8002686:	f7ff f9b7 	bl	80019f8 <dwt_write8bitoffsetreg>
    dwt_write8bitoffsetreg(TX_CTRL_LO_ID, 2, RF_TXCTRL_LO_B2);
 800268a:	220e      	movs	r2, #14
 800268c:	2102      	movs	r1, #2
 800268e:	4839      	ldr	r0, [pc, #228]	@ (8002774 <dwt_configure+0x474>)
 8002690:	f7ff f9b2 	bl	80019f8 <dwt_write8bitoffsetreg>

    dwt_write8bitoffsetreg(PLL_CAL_ID, 0, RF_PLL_CFG_LD);        // Extend the lock delay
 8002694:	2281      	movs	r2, #129	@ 0x81
 8002696:	2100      	movs	r1, #0
 8002698:	4837      	ldr	r0, [pc, #220]	@ (8002778 <dwt_configure+0x478>)
 800269a:	f7ff f9ad 	bl	80019f8 <dwt_write8bitoffsetreg>

    //Verify PLL lock bit is cleared
    dwt_write32bitoffsetreg(SYS_STATUS_ID, 0, SYS_STATUS_CP_LOCK_BIT_MASK);
 800269e:	2202      	movs	r2, #2
 80026a0:	2100      	movs	r1, #0
 80026a2:	2044      	movs	r0, #68	@ 0x44
 80026a4:	f7ff f967 	bl	8001976 <dwt_write32bitoffsetreg>

    ///////////////////////
    // auto cal the PLL and change to IDLE_PLL state
    dwt_setdwstate(DWT_DW_IDLE);
 80026a8:	2001      	movs	r0, #1
 80026aa:	f7ff fc61 	bl	8001f70 <dwt_setdwstate>

    for (flag=1,cnt=0;cnt<MAX_RETRIES_FOR_PLL;cnt++)
 80026ae:	2301      	movs	r3, #1
 80026b0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80026b4:	2300      	movs	r3, #0
 80026b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80026ba:	e017      	b.n	80026ec <dwt_configure+0x3ec>
    {
        HAL_Delay(1);
 80026bc:	2001      	movs	r0, #1
 80026be:	f001 f9b3 	bl	8003a28 <HAL_Delay>
        if ((dwt_read8bitoffsetreg(SYS_STATUS_ID, 0) & SYS_STATUS_CP_LOCK_BIT_MASK))
 80026c2:	2100      	movs	r1, #0
 80026c4:	2044      	movs	r0, #68	@ 0x44
 80026c6:	f7ff f942 	bl	800194e <dwt_read8bitoffsetreg>
 80026ca:	4603      	mov	r3, r0
 80026cc:	f003 0302 	and.w	r3, r3, #2
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d006      	beq.n	80026e2 <dwt_configure+0x3e2>
        {//PLL is locked
      printf("PLL is locked..\r\n");
 80026d4:	4829      	ldr	r0, [pc, #164]	@ (800277c <dwt_configure+0x47c>)
 80026d6:	f009 feb1 	bl	800c43c <puts>
            flag=0;
 80026da:	2300      	movs	r3, #0
 80026dc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
            break;
 80026e0:	e008      	b.n	80026f4 <dwt_configure+0x3f4>
    for (flag=1,cnt=0;cnt<MAX_RETRIES_FOR_PLL;cnt++)
 80026e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80026e6:	3301      	adds	r3, #1
 80026e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80026ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80026f0:	2b05      	cmp	r3, #5
 80026f2:	d9e3      	bls.n	80026bc <dwt_configure+0x3bc>
        }
    }
    if (flag)
 80026f4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d005      	beq.n	8002708 <dwt_configure+0x408>
    {
    	printf("PLL LOCKING ERROR\r\n");
 80026fc:	4820      	ldr	r0, [pc, #128]	@ (8002780 <dwt_configure+0x480>)
 80026fe:	f009 fe9d 	bl	800c43c <puts>
        return  DWT_ERROR;
 8002702:	f04f 33ff 	mov.w	r3, #4294967295
 8002706:	e02a      	b.n	800275e <dwt_configure+0x45e>
    }

    if ((config->rxCode >= 9) && (config->rxCode <= 24)) //only enable DGC for PRF 64
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	791b      	ldrb	r3, [r3, #4]
 800270c:	2b08      	cmp	r3, #8
 800270e:	d91b      	bls.n	8002748 <dwt_configure+0x448>
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	791b      	ldrb	r3, [r3, #4]
 8002714:	2b18      	cmp	r3, #24
 8002716:	d817      	bhi.n	8002748 <dwt_configure+0x448>
    {
        //load RX LUTs
        /* If the OTP has DGC info programmed into it, do a manual kick from OTP. */
        if (pdw3000local->dgc_otp_set == DWT_DGC_LOAD_FROM_OTP)
 8002718:	4b1a      	ldr	r3, [pc, #104]	@ (8002784 <dwt_configure+0x484>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	7a5b      	ldrb	r3, [r3, #9]
 800271e:	2b01      	cmp	r3, #1
 8002720:	d105      	bne.n	800272e <dwt_configure+0x42e>
        {
            _dwt_kick_dgc_on_wakeup(chan);
 8002722:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8002726:	4618      	mov	r0, r3
 8002728:	f7ff fc94 	bl	8002054 <_dwt_kick_dgc_on_wakeup>
 800272c:	e003      	b.n	8002736 <dwt_configure+0x436>
        }
        /* Else we manually program hard-coded values into the DGC registers. */
        else
        {
            dwt_configmrxlut(chan);
 800272e:	7e7b      	ldrb	r3, [r7, #25]
 8002730:	4618      	mov	r0, r3
 8002732:	f7ff fcb3 	bl	800209c <dwt_configmrxlut>
        }
        dwt_modify16bitoffsetreg(DGC_CFG_ID, 0x0, (uint16_t)~DGC_CFG_THR_64_BIT_MASK, DWT_DGC_CFG << DGC_CFG_THR_64_BIT_OFFSET);
 8002736:	f44f 43c8 	mov.w	r3, #25600	@ 0x6400
 800273a:	f248 12ff 	movw	r2, #33279	@ 0x81ff
 800273e:	2100      	movs	r1, #0
 8002740:	4811      	ldr	r0, [pc, #68]	@ (8002788 <dwt_configure+0x488>)
 8002742:	f7ff f9a2 	bl	8001a8a <dwt_modify16bitoffsetreg>
 8002746:	e005      	b.n	8002754 <dwt_configure+0x454>
    }
    else
    {
        dwt_and8bitoffsetreg(DGC_CFG_ID, 0x0, (uint8_t)~DGC_CFG_RX_TUNE_EN_BIT_MASK);
 8002748:	2300      	movs	r3, #0
 800274a:	22fe      	movs	r2, #254	@ 0xfe
 800274c:	2100      	movs	r1, #0
 800274e:	480e      	ldr	r0, [pc, #56]	@ (8002788 <dwt_configure+0x488>)
 8002750:	f7ff f9c6 	bl	8001ae0 <dwt_modify8bitoffsetreg>
    }

    ///////////////////////
    // PGF
    error = dwt_pgf_cal(1);  //if the RX calibration routine fails the device receiver performance will be severely affected, the application should reset and try again
 8002754:	2001      	movs	r0, #1
 8002756:	f7ff fd29 	bl	80021ac <dwt_pgf_cal>
 800275a:	6138      	str	r0, [r7, #16]

    return error;
 800275c:	693b      	ldr	r3, [r7, #16]
} // end dwt_configure()
 800275e:	4618      	mov	r0, r3
 8002760:	3728      	adds	r7, #40	@ 0x28
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}
 8002766:	bf00      	nop
 8002768:	1c071134 	.word	0x1c071134
 800276c:	0007001c 	.word	0x0007001c
 8002770:	00070051 	.word	0x00070051
 8002774:	00070018 	.word	0x00070018
 8002778:	00090008 	.word	0x00090008
 800277c:	0800e308 	.word	0x0800e308
 8002780:	0800e31c 	.word	0x0800e31c
 8002784:	20000000 	.word	0x20000000
 8002788:	00030018 	.word	0x00030018

0800278c <dwt_enable_rftx_blocks>:
 * None
 *
 * No return value
 */
static void dwt_enable_rftx_blocks(uint32_t channel)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b082      	sub	sp, #8
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
    if (channel == SEL_CHANNEL5)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2b05      	cmp	r3, #5
 8002798:	d107      	bne.n	80027aa <dwt_enable_rftx_blocks+0x1e>
    {
        dwt_or32bitoffsetreg(RF_CTRL_MASK_ID, 0, (RF_ENABLE_TX_SW_EN_BIT_MASK
 800279a:	4b0b      	ldr	r3, [pc, #44]	@ (80027c8 <dwt_enable_rftx_blocks+0x3c>)
 800279c:	f04f 32ff 	mov.w	r2, #4294967295
 80027a0:	2100      	movs	r1, #0
 80027a2:	480a      	ldr	r0, [pc, #40]	@ (80027cc <dwt_enable_rftx_blocks+0x40>)
 80027a4:	f7ff f93d 	bl	8001a22 <dwt_modify32bitoffsetreg>
    {
        dwt_or32bitoffsetreg(RF_CTRL_MASK_ID, 0, (RF_ENABLE_TX_SW_EN_BIT_MASK
                | RF_ENABLE_TX_EN_BIT_MASK
                | RF_ENABLE_TX_EN_BUF_BIT_MASK | RF_ENABLE_TX_BIAS_EN_BIT_MASK));
    }
}
 80027a8:	e009      	b.n	80027be <dwt_enable_rftx_blocks+0x32>
    else if (channel == SEL_CHANNEL9)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2b09      	cmp	r3, #9
 80027ae:	d106      	bne.n	80027be <dwt_enable_rftx_blocks+0x32>
        dwt_or32bitoffsetreg(RF_CTRL_MASK_ID, 0, (RF_ENABLE_TX_SW_EN_BIT_MASK
 80027b0:	4b07      	ldr	r3, [pc, #28]	@ (80027d0 <dwt_enable_rftx_blocks+0x44>)
 80027b2:	f04f 32ff 	mov.w	r2, #4294967295
 80027b6:	2100      	movs	r1, #0
 80027b8:	4804      	ldr	r0, [pc, #16]	@ (80027cc <dwt_enable_rftx_blocks+0x40>)
 80027ba:	f7ff f932 	bl	8001a22 <dwt_modify32bitoffsetreg>
}
 80027be:	bf00      	nop
 80027c0:	3708      	adds	r7, #8
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}
 80027c6:	bf00      	nop
 80027c8:	02003c00 	.word	0x02003c00
 80027cc:	00070004 	.word	0x00070004
 80027d0:	02001c00 	.word	0x02001c00

080027d4 <dwt_enable_rf_tx>:
 * @param[in] switch_config - specifies whether the switch needs to be configured for TX
 *
 * output parameters
 *
 */
static void dwt_enable_rf_tx(uint32_t channel, uint8_t switch_control) {
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b082      	sub	sp, #8
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
 80027dc:	460b      	mov	r3, r1
 80027de:	70fb      	strb	r3, [r7, #3]
  //Turn on TX LDOs
  dwt_or32bitoffsetreg(LDO_CTRL_ID, 0, (LDO_CTRL_LDO_VDDHVTX_VREF_BIT_MASK |
 80027e0:	f04f 2308 	mov.w	r3, #134219776	@ 0x8000800
 80027e4:	f04f 32ff 	mov.w	r2, #4294967295
 80027e8:	2100      	movs	r1, #0
 80027ea:	4815      	ldr	r0, [pc, #84]	@ (8002840 <dwt_enable_rf_tx+0x6c>)
 80027ec:	f7ff f919 	bl	8001a22 <dwt_modify32bitoffsetreg>
          LDO_CTRL_LDO_VDDHVTX_EN_BIT_MASK));
  dwt_or32bitoffsetreg(LDO_CTRL_ID, 0, (LDO_CTRL_LDO_VDDTX2_VREF_BIT_MASK |
 80027f0:	f04f 1360 	mov.w	r3, #6291552	@ 0x600060
 80027f4:	f04f 32ff 	mov.w	r2, #4294967295
 80027f8:	2100      	movs	r1, #0
 80027fa:	4811      	ldr	r0, [pc, #68]	@ (8002840 <dwt_enable_rf_tx+0x6c>)
 80027fc:	f7ff f911 	bl	8001a22 <dwt_modify32bitoffsetreg>
          LDO_CTRL_LDO_VDDTX1_VREF_BIT_MASK |
          LDO_CTRL_LDO_VDDTX2_EN_BIT_MASK |
          LDO_CTRL_LDO_VDDTX1_EN_BIT_MASK));

  //Enable RF blocks for TX (configure RF_ENABLE_ID reg)
  if (channel == SEL_CHANNEL5) {
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2b05      	cmp	r3, #5
 8002804:	d108      	bne.n	8002818 <dwt_enable_rf_tx+0x44>
    dwt_or32bitoffsetreg(RF_ENABLE_ID, 0, (RF_ENABLE_TX_SW_EN_BIT_MASK
 8002806:	4b0f      	ldr	r3, [pc, #60]	@ (8002844 <dwt_enable_rf_tx+0x70>)
 8002808:	f04f 32ff 	mov.w	r2, #4294967295
 800280c:	2100      	movs	r1, #0
 800280e:	f44f 20e0 	mov.w	r0, #458752	@ 0x70000
 8002812:	f7ff f906 	bl	8001a22 <dwt_modify32bitoffsetreg>
 8002816:	e007      	b.n	8002828 <dwt_enable_rf_tx+0x54>
        | RF_ENABLE_TX_CH5_BIT_MASK | RF_ENABLE_TX_EN_BIT_MASK
        | RF_ENABLE_TX_EN_BUF_BIT_MASK | RF_ENABLE_TX_BIAS_EN_BIT_MASK));
  } else {
    dwt_or32bitoffsetreg(RF_ENABLE_ID, 0, (RF_ENABLE_TX_SW_EN_BIT_MASK
 8002818:	4b0b      	ldr	r3, [pc, #44]	@ (8002848 <dwt_enable_rf_tx+0x74>)
 800281a:	f04f 32ff 	mov.w	r2, #4294967295
 800281e:	2100      	movs	r1, #0
 8002820:	f44f 20e0 	mov.w	r0, #458752	@ 0x70000
 8002824:	f7ff f8fd 	bl	8001a22 <dwt_modify32bitoffsetreg>
        | RF_ENABLE_TX_EN_BIT_MASK
        | RF_ENABLE_TX_EN_BUF_BIT_MASK | RF_ENABLE_TX_BIAS_EN_BIT_MASK));
  }

  if (switch_control) {
 8002828:	78fb      	ldrb	r3, [r7, #3]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d004      	beq.n	8002838 <dwt_enable_rf_tx+0x64>
    //configure the TXRX switch for TX mode
    dwt_write32bitoffsetreg(RF_SWITCH_CTRL_ID, 0x0, TXRXSWITCH_TX);
 800282e:	4a07      	ldr	r2, [pc, #28]	@ (800284c <dwt_enable_rf_tx+0x78>)
 8002830:	2100      	movs	r1, #0
 8002832:	4807      	ldr	r0, [pc, #28]	@ (8002850 <dwt_enable_rf_tx+0x7c>)
 8002834:	f7ff f89f 	bl	8001976 <dwt_write32bitoffsetreg>
  }
}
 8002838:	bf00      	nop
 800283a:	3708      	adds	r7, #8
 800283c:	46bd      	mov	sp, r7
 800283e:	bd80      	pop	{r7, pc}
 8002840:	00070048 	.word	0x00070048
 8002844:	02003c00 	.word	0x02003c00
 8002848:	02001c00 	.word	0x02001c00
 800284c:	01011100 	.word	0x01011100
 8002850:	00070014 	.word	0x00070014

08002854 <dwt_disable_rf_tx>:
 *
 * output parameters
 * None
 *
 */
static void dwt_disable_rf_tx(uint8_t switch_config) {
 8002854:	b580      	push	{r7, lr}
 8002856:	b082      	sub	sp, #8
 8002858:	af00      	add	r7, sp, #0
 800285a:	4603      	mov	r3, r0
 800285c:	71fb      	strb	r3, [r7, #7]
  //Turn off TX LDOs
  dwt_write32bitoffsetreg(LDO_CTRL_ID, 0, 0x00000000);
 800285e:	2200      	movs	r2, #0
 8002860:	2100      	movs	r1, #0
 8002862:	480b      	ldr	r0, [pc, #44]	@ (8002890 <dwt_disable_rf_tx+0x3c>)
 8002864:	f7ff f887 	bl	8001976 <dwt_write32bitoffsetreg>

  //Disable RF blocks for TX (configure RF_ENABLE_ID reg)
  dwt_write32bitoffsetreg(RF_ENABLE_ID, 0, 0x00000000);
 8002868:	2200      	movs	r2, #0
 800286a:	2100      	movs	r1, #0
 800286c:	f44f 20e0 	mov.w	r0, #458752	@ 0x70000
 8002870:	f7ff f881 	bl	8001976 <dwt_write32bitoffsetreg>

  if (switch_config) {
 8002874:	79fb      	ldrb	r3, [r7, #7]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d005      	beq.n	8002886 <dwt_disable_rf_tx+0x32>
    //Restore the TXRX switch to auto
    dwt_write32bitoffsetreg(RF_SWITCH_CTRL_ID, 0x0, TXRXSWITCH_AUTO);
 800287a:	f04f 52e0 	mov.w	r2, #469762048	@ 0x1c000000
 800287e:	2100      	movs	r1, #0
 8002880:	4804      	ldr	r0, [pc, #16]	@ (8002894 <dwt_disable_rf_tx+0x40>)
 8002882:	f7ff f878 	bl	8001976 <dwt_write32bitoffsetreg>
  }
}
 8002886:	bf00      	nop
 8002888:	3708      	adds	r7, #8
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}
 800288e:	bf00      	nop
 8002890:	00070048 	.word	0x00070048
 8002894:	00070014 	.word	0x00070014

08002898 <dwt_disable_rftx_blocks>:
 * output parameters:
 * None
 *
 * No return value
 */
static void dwt_disable_rftx_blocks(void) {
 8002898:	b580      	push	{r7, lr}
 800289a:	af00      	add	r7, sp, #0
  dwt_write32bitoffsetreg(RF_CTRL_MASK_ID, 0, 0x00000000);
 800289c:	2200      	movs	r2, #0
 800289e:	2100      	movs	r1, #0
 80028a0:	4802      	ldr	r0, [pc, #8]	@ (80028ac <dwt_disable_rftx_blocks+0x14>)
 80028a2:	f7ff f868 	bl	8001976 <dwt_write32bitoffsetreg>
}
 80028a6:	bf00      	nop
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	00070004 	.word	0x00070004

080028b0 <dwt_calcbandwidthadj>:
 * @param channel - int - The channel to configure for the corrected bandwidth (5 or 9)
 *
 * output parameters:
 * returns: (uint8_t) The setting that was written to the PG_DELAY register (when calibration completed)
 */
uint8_t dwt_calcbandwidthadj(uint16_t target_count, uint8_t channel) {
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b082      	sub	sp, #8
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	4603      	mov	r3, r0
 80028b8:	460a      	mov	r2, r1
 80028ba:	80fb      	strh	r3, [r7, #6]
 80028bc:	4613      	mov	r3, r2
 80028be:	717b      	strb	r3, [r7, #5]
  // Force system clock to FOSC/4 and TX clocks on and enable RF blocks
  dwt_force_clocks(FORCE_CLK_SYS_TX);
 80028c0:	2001      	movs	r0, #1
 80028c2:	f7ff fb9f 	bl	8002004 <dwt_force_clocks>
  dwt_enable_rf_tx(channel, 0);
 80028c6:	797b      	ldrb	r3, [r7, #5]
 80028c8:	2100      	movs	r1, #0
 80028ca:	4618      	mov	r0, r3
 80028cc:	f7ff ff82 	bl	80027d4 <dwt_enable_rf_tx>
  dwt_enable_rftx_blocks(channel);
 80028d0:	797b      	ldrb	r3, [r7, #5]
 80028d2:	4618      	mov	r0, r3
 80028d4:	f7ff ff5a 	bl	800278c <dwt_enable_rftx_blocks>

  // Write to the PG target before kicking off PG auto-cal with given target value
  dwt_write16bitoffsetreg(PG_CAL_TARGET_ID, 0x0, target_count & PG_CAL_TARGET_TARGET_BIT_MASK);
 80028d8:	88fb      	ldrh	r3, [r7, #6]
 80028da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028de:	b29b      	uxth	r3, r3
 80028e0:	461a      	mov	r2, r3
 80028e2:	2100      	movs	r1, #0
 80028e4:	4813      	ldr	r0, [pc, #76]	@ (8002934 <dwt_calcbandwidthadj+0x84>)
 80028e6:	f7ff f86c 	bl	80019c2 <dwt_write16bitoffsetreg>
  // Run PG count cal
  dwt_or8bitoffsetreg(PGC_CTRL_ID, 0x0, (uint8_t)(PGC_CTRL_PGC_START_BIT_MASK | PGC_CTRL_PGC_AUTO_CAL_BIT_MASK));
 80028ea:	2303      	movs	r3, #3
 80028ec:	22ff      	movs	r2, #255	@ 0xff
 80028ee:	2100      	movs	r1, #0
 80028f0:	4811      	ldr	r0, [pc, #68]	@ (8002938 <dwt_calcbandwidthadj+0x88>)
 80028f2:	f7ff f8f5 	bl	8001ae0 <dwt_modify8bitoffsetreg>
  // Wait for calibration to complete
  while (dwt_read8bitoffsetreg(PGC_CTRL_ID, 0) & PGC_CTRL_PGC_START_BIT_MASK);
 80028f6:	bf00      	nop
 80028f8:	2100      	movs	r1, #0
 80028fa:	480f      	ldr	r0, [pc, #60]	@ (8002938 <dwt_calcbandwidthadj+0x88>)
 80028fc:	f7ff f827 	bl	800194e <dwt_read8bitoffsetreg>
 8002900:	4603      	mov	r3, r0
 8002902:	f003 0301 	and.w	r3, r3, #1
 8002906:	2b00      	cmp	r3, #0
 8002908:	d1f6      	bne.n	80028f8 <dwt_calcbandwidthadj+0x48>

  //Restore clocks to AUTO and turn off TX blocks
  dwt_disable_rftx_blocks();
 800290a:	f7ff ffc5 	bl	8002898 <dwt_disable_rftx_blocks>
  dwt_disable_rf_tx(0);
 800290e:	2000      	movs	r0, #0
 8002910:	f7ff ffa0 	bl	8002854 <dwt_disable_rf_tx>
  dwt_force_clocks(FORCE_CLK_AUTO);
 8002914:	2005      	movs	r0, #5
 8002916:	f7ff fb75 	bl	8002004 <dwt_force_clocks>

  return  (dwt_read8bitoffsetreg(TX_CTRL_HI_ID, 0) & TX_CTRL_HI_TX_PG_DELAY_BIT_MASK);
 800291a:	2100      	movs	r1, #0
 800291c:	4807      	ldr	r0, [pc, #28]	@ (800293c <dwt_calcbandwidthadj+0x8c>)
 800291e:	f7ff f816 	bl	800194e <dwt_read8bitoffsetreg>
 8002922:	4603      	mov	r3, r0
 8002924:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002928:	b2db      	uxtb	r3, r3
}
 800292a:	4618      	mov	r0, r3
 800292c:	3708      	adds	r7, #8
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}
 8002932:	bf00      	nop
 8002934:	0008001c 	.word	0x0008001c
 8002938:	00080010 	.word	0x00080010
 800293c:	0007001c 	.word	0x0007001c

08002940 <dwt_configuretxrf>:
  //23:16     TX_SHR_PWR
  //15:8      TX_PHR_PWR
  //7:0       TX_DATA_PWR
  uint32_t  power,
  uint16_t  PGcount)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b084      	sub	sp, #16
 8002944:	af00      	add	r7, sp, #0
 8002946:	4603      	mov	r3, r0
 8002948:	6039      	str	r1, [r7, #0]
 800294a:	71fb      	strb	r3, [r7, #7]
 800294c:	4613      	mov	r3, r2
 800294e:	80bb      	strh	r3, [r7, #4]
  if (PGcount == 0) {
 8002950:	88bb      	ldrh	r3, [r7, #4]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d106      	bne.n	8002964 <dwt_configuretxrf+0x24>
    // Configure RF TX PG_DELAY
    dwt_write8bitoffsetreg(TX_CTRL_HI_ID, 0, PGdly);
 8002956:	79fb      	ldrb	r3, [r7, #7]
 8002958:	461a      	mov	r2, r3
 800295a:	2100      	movs	r1, #0
 800295c:	480f      	ldr	r0, [pc, #60]	@ (800299c <dwt_configuretxrf+0x5c>)
 800295e:	f7ff f84b 	bl	80019f8 <dwt_write8bitoffsetreg>
 8002962:	e012      	b.n	800298a <dwt_configuretxrf+0x4a>
  }
  else {
    uint8_t channel = 5;
 8002964:	2305      	movs	r3, #5
 8002966:	73fb      	strb	r3, [r7, #15]
    if (dwt_read8bitoffsetreg(CHAN_CTRL_ID, 0) & 0x1) {
 8002968:	2100      	movs	r1, #0
 800296a:	480d      	ldr	r0, [pc, #52]	@ (80029a0 <dwt_configuretxrf+0x60>)
 800296c:	f7fe ffef 	bl	800194e <dwt_read8bitoffsetreg>
 8002970:	4603      	mov	r3, r0
 8002972:	f003 0301 	and.w	r3, r3, #1
 8002976:	2b00      	cmp	r3, #0
 8002978:	d001      	beq.n	800297e <dwt_configuretxrf+0x3e>
        channel = 9;
 800297a:	2309      	movs	r3, #9
 800297c:	73fb      	strb	r3, [r7, #15]
    }
    dwt_calcbandwidthadj(PGcount, channel);
 800297e:	7bfa      	ldrb	r2, [r7, #15]
 8002980:	88bb      	ldrh	r3, [r7, #4]
 8002982:	4611      	mov	r1, r2
 8002984:	4618      	mov	r0, r3
 8002986:	f7ff ff93 	bl	80028b0 <dwt_calcbandwidthadj>
  }

  // Configure TX power
  dwt_write32bitreg(TX_POWER_ID, power);
 800298a:	683a      	ldr	r2, [r7, #0]
 800298c:	2100      	movs	r1, #0
 800298e:	4805      	ldr	r0, [pc, #20]	@ (80029a4 <dwt_configuretxrf+0x64>)
 8002990:	f7fe fff1 	bl	8001976 <dwt_write32bitoffsetreg>
}
 8002994:	bf00      	nop
 8002996:	3710      	adds	r7, #16
 8002998:	46bd      	mov	sp, r7
 800299a:	bd80      	pop	{r7, pc}
 800299c:	0007001c 	.word	0x0007001c
 80029a0:	00010014 	.word	0x00010014
 80029a4:	0001000c 	.word	0x0001000c

080029a8 <dwt_writetxdata>:
 * output parameters
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error
 */
int dwt_writetxdata(uint16_t txDataLength, uint8_t *txDataBytes, uint16_t txBufferOffset)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b082      	sub	sp, #8
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	4603      	mov	r3, r0
 80029b0:	6039      	str	r1, [r7, #0]
 80029b2:	80fb      	strh	r3, [r7, #6]
 80029b4:	4613      	mov	r3, r2
 80029b6:	80bb      	strh	r3, [r7, #4]
    assert((pdw3000local->longFrames && (txDataLength <= EXT_FRAME_LEN)) ||\
           (txDataLength <= STD_FRAME_LEN));
    assert((txBufferOffset + txDataLength) < TX_BUFFER_MAX_LEN);
#endif

    if ((txBufferOffset + txDataLength) < TX_BUFFER_MAX_LEN)
 80029b8:	88ba      	ldrh	r2, [r7, #4]
 80029ba:	88fb      	ldrh	r3, [r7, #6]
 80029bc:	4413      	add	r3, r2
 80029be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029c2:	da1e      	bge.n	8002a02 <dwt_writetxdata+0x5a>
    {
        if(txBufferOffset <= REG_DIRECT_OFFSET_MAX_LEN)
 80029c4:	88bb      	ldrh	r3, [r7, #4]
 80029c6:	2b7f      	cmp	r3, #127	@ 0x7f
 80029c8:	d807      	bhi.n	80029da <dwt_writetxdata+0x32>
        {
            /* Directly write the data to the IC TX buffer */
            dwt_writetodevice(TX_BUFFER_ID, txBufferOffset, txDataLength, txDataBytes);
 80029ca:	88fa      	ldrh	r2, [r7, #6]
 80029cc:	88b9      	ldrh	r1, [r7, #4]
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	f44f 10a0 	mov.w	r0, #1310720	@ 0x140000
 80029d4:	f7fe ff50 	bl	8001878 <dwt_writetodevice>
 80029d8:	e011      	b.n	80029fe <dwt_writetxdata+0x56>
        }
        else
        {
            /* Program the indirect offset register A for specified offset to TX buffer */
            dwt_write32bitreg(INDIRECT_ADDR_A_ID, (TX_BUFFER_ID >> 16) );
 80029da:	2214      	movs	r2, #20
 80029dc:	2100      	movs	r1, #0
 80029de:	480c      	ldr	r0, [pc, #48]	@ (8002a10 <dwt_writetxdata+0x68>)
 80029e0:	f7fe ffc9 	bl	8001976 <dwt_write32bitoffsetreg>
            dwt_write32bitreg(ADDR_OFFSET_A_ID,   txBufferOffset);
 80029e4:	88bb      	ldrh	r3, [r7, #4]
 80029e6:	461a      	mov	r2, r3
 80029e8:	2100      	movs	r1, #0
 80029ea:	480a      	ldr	r0, [pc, #40]	@ (8002a14 <dwt_writetxdata+0x6c>)
 80029ec:	f7fe ffc3 	bl	8001976 <dwt_write32bitoffsetreg>

            /* Indirectly write the data to the IC TX buffer */
            dwt_writetodevice(INDIRECT_POINTER_A_ID, 0, txDataLength, txDataBytes);
 80029f0:	88fa      	ldrh	r2, [r7, #6]
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	2100      	movs	r1, #0
 80029f6:	f44f 10e8 	mov.w	r0, #1900544	@ 0x1d0000
 80029fa:	f7fe ff3d 	bl	8001878 <dwt_writetodevice>
        }
        return DWT_SUCCESS;
 80029fe:	2300      	movs	r3, #0
 8002a00:	e001      	b.n	8002a06 <dwt_writetxdata+0x5e>
    }
    else
        return DWT_ERROR;
 8002a02:	f04f 33ff 	mov.w	r3, #4294967295
} // end dwt_writetxdata()
 8002a06:	4618      	mov	r0, r3
 8002a08:	3708      	adds	r7, #8
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}
 8002a0e:	bf00      	nop
 8002a10:	001f0004 	.word	0x001f0004
 8002a14:	001f0008 	.word	0x001f0008

08002a18 <dwt_writetxfctrl>:
 * output parameters
 *
 * no return value
 */
void dwt_writetxfctrl(uint16_t txFrameLength, uint16_t txBufferOffset, uint8_t ranging)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b084      	sub	sp, #16
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	4603      	mov	r3, r0
 8002a20:	80fb      	strh	r3, [r7, #6]
 8002a22:	460b      	mov	r3, r1
 8002a24:	80bb      	strh	r3, [r7, #4]
 8002a26:	4613      	mov	r3, r2
 8002a28:	70fb      	strb	r3, [r7, #3]
           (txFrameLength <= STD_FRAME_LEN));
#endif

    //DW3000/3700 - if offset is > 127, 128 needs to be added before data is written, this will be subtracted internally
    //prior to writing the data
    if(txBufferOffset <= 127)
 8002a2a:	88bb      	ldrh	r3, [r7, #4]
 8002a2c:	2b7f      	cmp	r3, #127	@ 0x7f
 8002a2e:	d80e      	bhi.n	8002a4e <dwt_writetxfctrl+0x36>
    {
        // Write the frame length to the TX frame control register
        reg32 = txFrameLength | ((uint32_t)(txBufferOffset) << TX_FCTRL_TXB_OFFSET_BIT_OFFSET) | ((uint32_t)ranging << TX_FCTRL_TR_BIT_OFFSET);
 8002a30:	88fa      	ldrh	r2, [r7, #6]
 8002a32:	88bb      	ldrh	r3, [r7, #4]
 8002a34:	041b      	lsls	r3, r3, #16
 8002a36:	431a      	orrs	r2, r3
 8002a38:	78fb      	ldrb	r3, [r7, #3]
 8002a3a:	02db      	lsls	r3, r3, #11
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	60fb      	str	r3, [r7, #12]
        dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0, ~(TX_FCTRL_TXB_OFFSET_BIT_MASK | TX_FCTRL_TR_BIT_MASK | TX_FCTRL_TXFLEN_BIT_MASK), reg32);
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	4a10      	ldr	r2, [pc, #64]	@ (8002a84 <dwt_writetxfctrl+0x6c>)
 8002a44:	2100      	movs	r1, #0
 8002a46:	2024      	movs	r0, #36	@ 0x24
 8002a48:	f7fe ffeb 	bl	8001a22 <dwt_modify32bitoffsetreg>
        reg32 = txFrameLength | ((uint32_t)(txBufferOffset + DWT_TX_BUFF_OFFSET_ADJUST) << TX_FCTRL_TXB_OFFSET_BIT_OFFSET) | ((uint32_t)ranging << TX_FCTRL_TR_BIT_OFFSET);
        dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0, ~(TX_FCTRL_TXB_OFFSET_BIT_MASK | TX_FCTRL_TR_BIT_MASK | TX_FCTRL_TXFLEN_BIT_MASK), reg32);
        reg32 = dwt_read8bitoffsetreg(SAR_CTRL_ID, 0); //DW3000/3700 - need to read this to load the correct TX buffer offset value
    }

} // end dwt_writetxfctrl()
 8002a4c:	e015      	b.n	8002a7a <dwt_writetxfctrl+0x62>
        reg32 = txFrameLength | ((uint32_t)(txBufferOffset + DWT_TX_BUFF_OFFSET_ADJUST) << TX_FCTRL_TXB_OFFSET_BIT_OFFSET) | ((uint32_t)ranging << TX_FCTRL_TR_BIT_OFFSET);
 8002a4e:	88fa      	ldrh	r2, [r7, #6]
 8002a50:	88bb      	ldrh	r3, [r7, #4]
 8002a52:	3380      	adds	r3, #128	@ 0x80
 8002a54:	041b      	lsls	r3, r3, #16
 8002a56:	431a      	orrs	r2, r3
 8002a58:	78fb      	ldrb	r3, [r7, #3]
 8002a5a:	02db      	lsls	r3, r3, #11
 8002a5c:	4313      	orrs	r3, r2
 8002a5e:	60fb      	str	r3, [r7, #12]
        dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0, ~(TX_FCTRL_TXB_OFFSET_BIT_MASK | TX_FCTRL_TR_BIT_MASK | TX_FCTRL_TXFLEN_BIT_MASK), reg32);
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	4a08      	ldr	r2, [pc, #32]	@ (8002a84 <dwt_writetxfctrl+0x6c>)
 8002a64:	2100      	movs	r1, #0
 8002a66:	2024      	movs	r0, #36	@ 0x24
 8002a68:	f7fe ffdb 	bl	8001a22 <dwt_modify32bitoffsetreg>
        reg32 = dwt_read8bitoffsetreg(SAR_CTRL_ID, 0); //DW3000/3700 - need to read this to load the correct TX buffer offset value
 8002a6c:	2100      	movs	r1, #0
 8002a6e:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002a72:	f7fe ff6c 	bl	800194e <dwt_read8bitoffsetreg>
 8002a76:	4603      	mov	r3, r0
 8002a78:	60fb      	str	r3, [r7, #12]
} // end dwt_writetxfctrl()
 8002a7a:	bf00      	nop
 8002a7c:	3710      	adds	r7, #16
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	fc00f400 	.word	0xfc00f400

08002a88 <DW3000_start_receiver_FZ>:

/**
 * @brief write a RX fast command
 * 
 */
void DW3000_start_receiver_FZ(void) {
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	af00      	add	r7, sp, #0
  DW3000_writefastCMD_FZ(CMD_RX);
 8002a8c:	2002      	movs	r0, #2
 8002a8e:	f7fe fd75 	bl	800157c <DW3000_writefastCMD_FZ>
}
 8002a92:	bf00      	nop
 8002a94:	bd80      	pop	{r7, pc}

08002a96 <DW3000_txcmd_FZ>:
/**
 * @brief write a TX fast command
 * 
 * @param delay 
 */
void DW3000_txcmd_FZ(uint32_t delay) {
 8002a96:	b580      	push	{r7, lr}
 8002a98:	b082      	sub	sp, #8
 8002a9a:	af00      	add	r7, sp, #0
 8002a9c:	6078      	str	r0, [r7, #4]
  DW3000_writefastCMD_FZ(CMD_TX);
 8002a9e:	2001      	movs	r0, #1
 8002aa0:	f7fe fd6c 	bl	800157c <DW3000_writefastCMD_FZ>
}
 8002aa4:	bf00      	nop
 8002aa6:	3708      	adds	r7, #8
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}

08002aac <blink_led>:
 * 
 * @param GPIOx GPIO port
 * @param GPIO_Pin GPIO pin
 * @param interval LED on duration in ms. If 0, always on.
 */
void blink_led(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, int interval) {
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b084      	sub	sp, #16
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	60f8      	str	r0, [r7, #12]
 8002ab4:	460b      	mov	r3, r1
 8002ab6:	607a      	str	r2, [r7, #4]
 8002ab8:	817b      	strh	r3, [r7, #10]
    // if interval > 0, blink
	if (interval) {
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d010      	beq.n	8002ae2 <blink_led+0x36>
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
 8002ac0:	897b      	ldrh	r3, [r7, #10]
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	4619      	mov	r1, r3
 8002ac6:	68f8      	ldr	r0, [r7, #12]
 8002ac8:	f001 fa80 	bl	8003fcc <HAL_GPIO_WritePin>
		HAL_Delay(interval);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	4618      	mov	r0, r3
 8002ad0:	f000 ffaa 	bl	8003a28 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_RESET);
 8002ad4:	897b      	ldrh	r3, [r7, #10]
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	4619      	mov	r1, r3
 8002ada:	68f8      	ldr	r0, [r7, #12]
 8002adc:	f001 fa76 	bl	8003fcc <HAL_GPIO_WritePin>
	}
	// if interval == 0, always on
	else {
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
	}
}
 8002ae0:	e005      	b.n	8002aee <blink_led+0x42>
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
 8002ae2:	897b      	ldrh	r3, [r7, #10]
 8002ae4:	2201      	movs	r2, #1
 8002ae6:	4619      	mov	r1, r3
 8002ae8:	68f8      	ldr	r0, [r7, #12]
 8002aea:	f001 fa6f 	bl	8003fcc <HAL_GPIO_WritePin>
}
 8002aee:	bf00      	nop
 8002af0:	3710      	adds	r7, #16
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}

08002af6 <Delay_us>:

void Delay_us(uint32_t us)
{
 8002af6:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8002afa:	b087      	sub	sp, #28
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  uint64_t delayus;
	unsigned int i;

  delayus = us * 10;
 8002b00:	687a      	ldr	r2, [r7, #4]
 8002b02:	4613      	mov	r3, r2
 8002b04:	009b      	lsls	r3, r3, #2
 8002b06:	4413      	add	r3, r2
 8002b08:	005b      	lsls	r3, r3, #1
 8002b0a:	461a      	mov	r2, r3
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	4690      	mov	r8, r2
 8002b10:	4699      	mov	r9, r3
 8002b12:	e9c7 8902 	strd	r8, r9, [r7, #8]
  for (i = 0; i < delayus; i++)
 8002b16:	2300      	movs	r3, #0
 8002b18:	617b      	str	r3, [r7, #20]
 8002b1a:	e003      	b.n	8002b24 <Delay_us+0x2e>
  {
    __NOP();
 8002b1c:	bf00      	nop
  for (i = 0; i < delayus; i++)
 8002b1e:	697b      	ldr	r3, [r7, #20]
 8002b20:	3301      	adds	r3, #1
 8002b22:	617b      	str	r3, [r7, #20]
 8002b24:	697b      	ldr	r3, [r7, #20]
 8002b26:	2200      	movs	r2, #0
 8002b28:	461c      	mov	r4, r3
 8002b2a:	4615      	mov	r5, r2
 8002b2c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002b30:	4294      	cmp	r4, r2
 8002b32:	eb75 0303 	sbcs.w	r3, r5, r3
 8002b36:	d3f1      	bcc.n	8002b1c <Delay_us+0x26>
  }
}
 8002b38:	bf00      	nop
 8002b3a:	bf00      	nop
 8002b3c:	371c      	adds	r7, #28
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8002b44:	4770      	bx	lr

08002b46 <read_tx_ts>:
#define SPEED_OF_LIGHT   (299702547.0f)

static dswr_role_t dswr_role = DSWR_ROLE_ANCHOR;
static uint8_t dswr_seq = 0;

static uint32_t read_tx_ts(void) {
 8002b46:	b580      	push	{r7, lr}
 8002b48:	af00      	add	r7, sp, #0
  return dwt_read32bitoffsetreg(TX_TIME_LO_ID, 0);
 8002b4a:	2100      	movs	r1, #0
 8002b4c:	2074      	movs	r0, #116	@ 0x74
 8002b4e:	f7fe febe 	bl	80018ce <dwt_read32bitoffsetreg>
 8002b52:	4603      	mov	r3, r0
}
 8002b54:	4618      	mov	r0, r3
 8002b56:	bd80      	pop	{r7, pc}

08002b58 <read_rx_ts>:

static uint32_t read_rx_ts(void) {
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	af00      	add	r7, sp, #0
  return dwt_read32bitoffsetreg(RX_TIME_0_ID, 0);
 8002b5c:	2100      	movs	r1, #0
 8002b5e:	2064      	movs	r0, #100	@ 0x64
 8002b60:	f7fe feb5 	bl	80018ce <dwt_read32bitoffsetreg>
 8002b64:	4603      	mov	r3, r0
}
 8002b66:	4618      	mov	r0, r3
 8002b68:	bd80      	pop	{r7, pc}

08002b6a <get_frame_len>:

static uint16_t get_frame_len(void) {
 8002b6a:	b580      	push	{r7, lr}
 8002b6c:	af00      	add	r7, sp, #0
  return dwt_read32bitreg(RX_FINFO_ID) & RX_FINFO_RXFLEN_BIT_MASK;
 8002b6e:	2100      	movs	r1, #0
 8002b70:	204c      	movs	r0, #76	@ 0x4c
 8002b72:	f7fe feac 	bl	80018ce <dwt_read32bitoffsetreg>
 8002b76:	4603      	mov	r3, r0
 8002b78:	b29b      	uxth	r3, r3
 8002b7a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002b7e:	b29b      	uxth	r3, r3
}
 8002b80:	4618      	mov	r0, r3
 8002b82:	bd80      	pop	{r7, pc}

08002b84 <pack_u32le>:

static void pack_u32le(uint8_t *dst, uint32_t v) {
 8002b84:	b480      	push	{r7}
 8002b86:	b083      	sub	sp, #12
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
 8002b8c:	6039      	str	r1, [r7, #0]
  dst[0] = (uint8_t)(v);
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	b2da      	uxtb	r2, r3
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	701a      	strb	r2, [r3, #0]
  dst[1] = (uint8_t)(v >> 8);
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	0a1a      	lsrs	r2, r3, #8
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	3301      	adds	r3, #1
 8002b9e:	b2d2      	uxtb	r2, r2
 8002ba0:	701a      	strb	r2, [r3, #0]
  dst[2] = (uint8_t)(v >> 16);
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	0c1a      	lsrs	r2, r3, #16
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	3302      	adds	r3, #2
 8002baa:	b2d2      	uxtb	r2, r2
 8002bac:	701a      	strb	r2, [r3, #0]
  dst[3] = (uint8_t)(v >> 24);
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	0e1a      	lsrs	r2, r3, #24
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	3303      	adds	r3, #3
 8002bb6:	b2d2      	uxtb	r2, r2
 8002bb8:	701a      	strb	r2, [r3, #0]
}
 8002bba:	bf00      	nop
 8002bbc:	370c      	adds	r7, #12
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc4:	4770      	bx	lr

08002bc6 <unpack_u32le>:

static uint32_t unpack_u32le(const uint8_t *src) {
 8002bc6:	b480      	push	{r7}
 8002bc8:	b083      	sub	sp, #12
 8002bca:	af00      	add	r7, sp, #0
 8002bcc:	6078      	str	r0, [r7, #4]
  return ((uint32_t)src[0]) |
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	781b      	ldrb	r3, [r3, #0]
 8002bd2:	461a      	mov	r2, r3
         ((uint32_t)src[1] << 8) |
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	3301      	adds	r3, #1
 8002bd8:	781b      	ldrb	r3, [r3, #0]
 8002bda:	021b      	lsls	r3, r3, #8
  return ((uint32_t)src[0]) |
 8002bdc:	431a      	orrs	r2, r3
         ((uint32_t)src[2] << 16) |
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	3302      	adds	r3, #2
 8002be2:	781b      	ldrb	r3, [r3, #0]
 8002be4:	041b      	lsls	r3, r3, #16
         ((uint32_t)src[1] << 8) |
 8002be6:	431a      	orrs	r2, r3
         ((uint32_t)src[3] << 24);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	3303      	adds	r3, #3
 8002bec:	781b      	ldrb	r3, [r3, #0]
 8002bee:	061b      	lsls	r3, r3, #24
         ((uint32_t)src[2] << 16) |
 8002bf0:	4313      	orrs	r3, r2
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	370c      	adds	r7, #12
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfc:	4770      	bx	lr
	...

08002c00 <wait_tx_done>:

static int wait_tx_done(uint32_t timeout_ms) {
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b084      	sub	sp, #16
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  uint32_t start = HAL_GetTick();
 8002c08:	f000 ff02 	bl	8003a10 <HAL_GetTick>
 8002c0c:	60f8      	str	r0, [r7, #12]
  while (1) {
    if (DW3000_IRQ_flag) {
 8002c0e:	4b12      	ldr	r3, [pc, #72]	@ (8002c58 <wait_tx_done+0x58>)
 8002c10:	781b      	ldrb	r3, [r3, #0]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d012      	beq.n	8002c3c <wait_tx_done+0x3c>
      DW3000_IRQ_flag = false;
 8002c16:	4b10      	ldr	r3, [pc, #64]	@ (8002c58 <wait_tx_done+0x58>)
 8002c18:	2200      	movs	r2, #0
 8002c1a:	701a      	strb	r2, [r3, #0]
      uint32_t status = DW3000readreg(SYS_STATUS_ID, 4);
 8002c1c:	2104      	movs	r1, #4
 8002c1e:	2044      	movs	r0, #68	@ 0x44
 8002c20:	f7fe fc14 	bl	800144c <DW3000readreg>
 8002c24:	60b8      	str	r0, [r7, #8]
      if (status & SYS_STATUS_TXFRS_BIT_MASK) {
 8002c26:	68bb      	ldr	r3, [r7, #8]
 8002c28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d003      	beq.n	8002c38 <wait_tx_done+0x38>
        DW3000_clear_IRQ();
 8002c30:	f7fe fcc8 	bl	80015c4 <DW3000_clear_IRQ>
        return 0;
 8002c34:	2300      	movs	r3, #0
 8002c36:	e00a      	b.n	8002c4e <wait_tx_done+0x4e>
      }
      DW3000_clear_IRQ();
 8002c38:	f7fe fcc4 	bl	80015c4 <DW3000_clear_IRQ>
    }
    if ((HAL_GetTick() - start) > timeout_ms) {
 8002c3c:	f000 fee8 	bl	8003a10 <HAL_GetTick>
 8002c40:	4602      	mov	r2, r0
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	1ad3      	subs	r3, r2, r3
 8002c46:	687a      	ldr	r2, [r7, #4]
 8002c48:	429a      	cmp	r2, r3
 8002c4a:	d2e0      	bcs.n	8002c0e <wait_tx_done+0xe>
      return ETIMEDOUT;
 8002c4c:	2374      	movs	r3, #116	@ 0x74
    }
  }
}
 8002c4e:	4618      	mov	r0, r3
 8002c50:	3710      	adds	r7, #16
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}
 8002c56:	bf00      	nop
 8002c58:	20000304 	.word	0x20000304

08002c5c <send_frame>:

static int send_frame(uint8_t *buf, uint16_t len) {
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b082      	sub	sp, #8
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
 8002c64:	460b      	mov	r3, r1
 8002c66:	807b      	strh	r3, [r7, #2]
  DW3000_clear_IRQ();
 8002c68:	f7fe fcac 	bl	80015c4 <DW3000_clear_IRQ>
  dwt_writetxdata(len, buf, 0);
 8002c6c:	887b      	ldrh	r3, [r7, #2]
 8002c6e:	2200      	movs	r2, #0
 8002c70:	6879      	ldr	r1, [r7, #4]
 8002c72:	4618      	mov	r0, r3
 8002c74:	f7ff fe98 	bl	80029a8 <dwt_writetxdata>
  dwt_writetxfctrl(len + 2, 0, 1); // +2 for FCS
 8002c78:	887b      	ldrh	r3, [r7, #2]
 8002c7a:	3302      	adds	r3, #2
 8002c7c:	b29b      	uxth	r3, r3
 8002c7e:	2201      	movs	r2, #1
 8002c80:	2100      	movs	r1, #0
 8002c82:	4618      	mov	r0, r3
 8002c84:	f7ff fec8 	bl	8002a18 <dwt_writetxfctrl>
  DW3000_txcmd_FZ(0);
 8002c88:	2000      	movs	r0, #0
 8002c8a:	f7ff ff04 	bl	8002a96 <DW3000_txcmd_FZ>
  return wait_tx_done(50);
 8002c8e:	2032      	movs	r0, #50	@ 0x32
 8002c90:	f7ff ffb6 	bl	8002c00 <wait_tx_done>
 8002c94:	4603      	mov	r3, r0
}
 8002c96:	4618      	mov	r0, r3
 8002c98:	3708      	adds	r7, #8
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}
	...

08002ca0 <wait_for_rx>:
static int wait_for_rx(uint8_t *rx_buf,
                       uint16_t rx_buf_len,
                       uint16_t *out_len,
                       uint32_t *rx_ts,
                       uint32_t timeout_ms)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b088      	sub	sp, #32
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	60f8      	str	r0, [r7, #12]
 8002ca8:	607a      	str	r2, [r7, #4]
 8002caa:	603b      	str	r3, [r7, #0]
 8002cac:	460b      	mov	r3, r1
 8002cae:	817b      	strh	r3, [r7, #10]
  DW3000_clear_IRQ();
 8002cb0:	f7fe fc88 	bl	80015c4 <DW3000_clear_IRQ>
  DW3000_start_receiver_FZ();
 8002cb4:	f7ff fee8 	bl	8002a88 <DW3000_start_receiver_FZ>

  uint32_t start = HAL_GetTick();
 8002cb8:	f000 feaa 	bl	8003a10 <HAL_GetTick>
 8002cbc:	61f8      	str	r0, [r7, #28]
  while (1) {
    if (DW3000_IRQ_flag) {
 8002cbe:	4b29      	ldr	r3, [pc, #164]	@ (8002d64 <wait_for_rx+0xc4>)
 8002cc0:	781b      	ldrb	r3, [r3, #0]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d03d      	beq.n	8002d42 <wait_for_rx+0xa2>
      DW3000_IRQ_flag = false;
 8002cc6:	4b27      	ldr	r3, [pc, #156]	@ (8002d64 <wait_for_rx+0xc4>)
 8002cc8:	2200      	movs	r2, #0
 8002cca:	701a      	strb	r2, [r3, #0]
      uint32_t status = DW3000readreg(SYS_STATUS_ID, 4);
 8002ccc:	2104      	movs	r1, #4
 8002cce:	2044      	movs	r0, #68	@ 0x44
 8002cd0:	f7fe fbbc 	bl	800144c <DW3000readreg>
 8002cd4:	61b8      	str	r0, [r7, #24]
      if (status & SYS_STATUS_RXFCG_BIT_MASK) {
 8002cd6:	69bb      	ldr	r3, [r7, #24]
 8002cd8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d02c      	beq.n	8002d3a <wait_for_rx+0x9a>
        uint16_t frame_len = get_frame_len();
 8002ce0:	f7ff ff43 	bl	8002b6a <get_frame_len>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	82fb      	strh	r3, [r7, #22]
        if (frame_len < 2 || frame_len > rx_buf_len + 2) {
 8002ce8:	8afb      	ldrh	r3, [r7, #22]
 8002cea:	2b01      	cmp	r3, #1
 8002cec:	d904      	bls.n	8002cf8 <wait_for_rx+0x58>
 8002cee:	8afa      	ldrh	r2, [r7, #22]
 8002cf0:	897b      	ldrh	r3, [r7, #10]
 8002cf2:	3302      	adds	r3, #2
 8002cf4:	429a      	cmp	r2, r3
 8002cf6:	dd04      	ble.n	8002d02 <wait_for_rx+0x62>
          DW3000_clear_IRQ();
 8002cf8:	f7fe fc64 	bl	80015c4 <DW3000_clear_IRQ>
          return -EMSGSIZE;
 8002cfc:	f06f 0379 	mvn.w	r3, #121	@ 0x79
 8002d00:	e02c      	b.n	8002d5c <wait_for_rx+0xbc>
        }
        dwt_readrxdata(rx_buf, frame_len - 2, 0);
 8002d02:	8afb      	ldrh	r3, [r7, #22]
 8002d04:	3b02      	subs	r3, #2
 8002d06:	b29b      	uxth	r3, r3
 8002d08:	2200      	movs	r2, #0
 8002d0a:	4619      	mov	r1, r3
 8002d0c:	68f8      	ldr	r0, [r7, #12]
 8002d0e:	f7ff f8ab 	bl	8001e68 <dwt_readrxdata>
        if (out_len) *out_len = frame_len - 2;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d004      	beq.n	8002d22 <wait_for_rx+0x82>
 8002d18:	8afb      	ldrh	r3, [r7, #22]
 8002d1a:	3b02      	subs	r3, #2
 8002d1c:	b29a      	uxth	r2, r3
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	801a      	strh	r2, [r3, #0]
        if (rx_ts) *rx_ts = read_rx_ts();
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d004      	beq.n	8002d32 <wait_for_rx+0x92>
 8002d28:	f7ff ff16 	bl	8002b58 <read_rx_ts>
 8002d2c:	4602      	mov	r2, r0
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	601a      	str	r2, [r3, #0]
        DW3000_clear_IRQ();
 8002d32:	f7fe fc47 	bl	80015c4 <DW3000_clear_IRQ>
        return 0;
 8002d36:	2300      	movs	r3, #0
 8002d38:	e010      	b.n	8002d5c <wait_for_rx+0xbc>
      }
      // RX error of some kind
      DW3000_clear_IRQ();
 8002d3a:	f7fe fc43 	bl	80015c4 <DW3000_clear_IRQ>
      return EIO;
 8002d3e:	2305      	movs	r3, #5
 8002d40:	e00c      	b.n	8002d5c <wait_for_rx+0xbc>
    }
    if (timeout_ms > 0 && (HAL_GetTick() - start) > timeout_ms) {
 8002d42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d0ba      	beq.n	8002cbe <wait_for_rx+0x1e>
 8002d48:	f000 fe62 	bl	8003a10 <HAL_GetTick>
 8002d4c:	4602      	mov	r2, r0
 8002d4e:	69fb      	ldr	r3, [r7, #28]
 8002d50:	1ad3      	subs	r3, r2, r3
 8002d52:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002d54:	429a      	cmp	r2, r3
 8002d56:	d2b2      	bcs.n	8002cbe <wait_for_rx+0x1e>
      return -ETIMEDOUT;
 8002d58:	f06f 0373 	mvn.w	r3, #115	@ 0x73
    }
  }
}
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	3720      	adds	r7, #32
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bd80      	pop	{r7, pc}
 8002d64:	20000304 	.word	0x20000304

08002d68 <dswr_set_role>:

void dswr_set_role(dswr_role_t role) {
 8002d68:	b480      	push	{r7}
 8002d6a:	b083      	sub	sp, #12
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	4603      	mov	r3, r0
 8002d70:	71fb      	strb	r3, [r7, #7]
  dswr_role = role;
 8002d72:	4a04      	ldr	r2, [pc, #16]	@ (8002d84 <dswr_set_role+0x1c>)
 8002d74:	79fb      	ldrb	r3, [r7, #7]
 8002d76:	7013      	strb	r3, [r2, #0]
}
 8002d78:	bf00      	nop
 8002d7a:	370c      	adds	r7, #12
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d82:	4770      	bx	lr
 8002d84:	20000348 	.word	0x20000348

08002d88 <anchor_exchange>:

dswr_role_t dswr_get_role(void) {
  return dswr_role;
}

static int anchor_exchange(dswr_result_t *result) {
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b092      	sub	sp, #72	@ 0x48
 8002d8c:	af02      	add	r7, sp, #8
 8002d8e:	6078      	str	r0, [r7, #4]
  uint8_t poll[DSWR_POLL_LEN] = {DSWR_FRAME_POLL, dswr_seq};
 8002d90:	23e1      	movs	r3, #225	@ 0xe1
 8002d92:	f887 3020 	strb.w	r3, [r7, #32]
 8002d96:	4b5e      	ldr	r3, [pc, #376]	@ (8002f10 <anchor_exchange+0x188>)
 8002d98:	781b      	ldrb	r3, [r3, #0]
 8002d9a:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  uint8_t resp[DSWR_RESP_LEN] = {0};
 8002d9e:	2300      	movs	r3, #0
 8002da0:	83bb      	strh	r3, [r7, #28]
  uint8_t resp_ts[DSWR_RESP_TS_LEN] = {0};
 8002da2:	f107 0310 	add.w	r3, r7, #16
 8002da6:	2200      	movs	r2, #0
 8002da8:	601a      	str	r2, [r3, #0]
 8002daa:	605a      	str	r2, [r3, #4]
 8002dac:	811a      	strh	r2, [r3, #8]
  uint16_t resp_len = 0;
 8002dae:	2300      	movs	r3, #0
 8002db0:	81fb      	strh	r3, [r7, #14]
  uint16_t resp_ts_len = 0;
 8002db2:	2300      	movs	r3, #0
 8002db4:	81bb      	strh	r3, [r7, #12]
  uint32_t poll_tx_ts = 0;
 8002db6:	2300      	movs	r3, #0
 8002db8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t resp_rx_ts = 0;
 8002dba:	2300      	movs	r3, #0
 8002dbc:	60bb      	str	r3, [r7, #8]

  dwt_configuretxrf(0x34, 0xfdfdfdfd, 0x00);
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	f04f 31fd 	mov.w	r1, #4261281277	@ 0xfdfdfdfd
 8002dc4:	2034      	movs	r0, #52	@ 0x34
 8002dc6:	f7ff fdbb 	bl	8002940 <dwt_configuretxrf>

  if (send_frame(poll, sizeof(poll)) != 0) {
 8002dca:	f107 0320 	add.w	r3, r7, #32
 8002dce:	2102      	movs	r1, #2
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	f7ff ff43 	bl	8002c5c <send_frame>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d002      	beq.n	8002de2 <anchor_exchange+0x5a>
    return -EIO;
 8002ddc:	f06f 0304 	mvn.w	r3, #4
 8002de0:	e088      	b.n	8002ef4 <anchor_exchange+0x16c>
  }
  poll_tx_ts = read_tx_ts();
 8002de2:	f7ff feb0 	bl	8002b46 <read_tx_ts>
 8002de6:	63f8      	str	r0, [r7, #60]	@ 0x3c

  // First response just signals back (type + seq) so we can capture RX timestamp.
  int rx_status = wait_for_rx(resp, sizeof(resp), &resp_len, &resp_rx_ts, 200);
 8002de8:	f107 0308 	add.w	r3, r7, #8
 8002dec:	f107 020e 	add.w	r2, r7, #14
 8002df0:	f107 001c 	add.w	r0, r7, #28
 8002df4:	21c8      	movs	r1, #200	@ 0xc8
 8002df6:	9100      	str	r1, [sp, #0]
 8002df8:	2102      	movs	r1, #2
 8002dfa:	f7ff ff51 	bl	8002ca0 <wait_for_rx>
 8002dfe:	63b8      	str	r0, [r7, #56]	@ 0x38
  if (rx_status != 0) {
 8002e00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d001      	beq.n	8002e0a <anchor_exchange+0x82>
    return rx_status;
 8002e06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e08:	e074      	b.n	8002ef4 <anchor_exchange+0x16c>
  }

  if (resp_len < DSWR_RESP_LEN || resp[0] != DSWR_FRAME_RESP || resp[1] != dswr_seq) {
 8002e0a:	89fb      	ldrh	r3, [r7, #14]
 8002e0c:	2b01      	cmp	r3, #1
 8002e0e:	d907      	bls.n	8002e20 <anchor_exchange+0x98>
 8002e10:	7f3b      	ldrb	r3, [r7, #28]
 8002e12:	2be2      	cmp	r3, #226	@ 0xe2
 8002e14:	d104      	bne.n	8002e20 <anchor_exchange+0x98>
 8002e16:	7f7a      	ldrb	r2, [r7, #29]
 8002e18:	4b3d      	ldr	r3, [pc, #244]	@ (8002f10 <anchor_exchange+0x188>)
 8002e1a:	781b      	ldrb	r3, [r3, #0]
 8002e1c:	429a      	cmp	r2, r3
 8002e1e:	d002      	beq.n	8002e26 <anchor_exchange+0x9e>
    return -EINVAL;
 8002e20:	f06f 0315 	mvn.w	r3, #21
 8002e24:	e066      	b.n	8002ef4 <anchor_exchange+0x16c>
  }

  // Second frame carries responder timestamps for the first response.
  rx_status = wait_for_rx(resp_ts, sizeof(resp_ts), &resp_ts_len, NULL, 50);
 8002e26:	f107 020c 	add.w	r2, r7, #12
 8002e2a:	f107 0010 	add.w	r0, r7, #16
 8002e2e:	2332      	movs	r3, #50	@ 0x32
 8002e30:	9300      	str	r3, [sp, #0]
 8002e32:	2300      	movs	r3, #0
 8002e34:	210a      	movs	r1, #10
 8002e36:	f7ff ff33 	bl	8002ca0 <wait_for_rx>
 8002e3a:	63b8      	str	r0, [r7, #56]	@ 0x38
  if (rx_status != 0) {
 8002e3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d001      	beq.n	8002e46 <anchor_exchange+0xbe>
    return rx_status;
 8002e42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e44:	e056      	b.n	8002ef4 <anchor_exchange+0x16c>
  }

  if (resp_ts_len < DSWR_RESP_TS_LEN || resp_ts[0] != DSWR_FRAME_RESP_TS || resp_ts[1] != dswr_seq) {
 8002e46:	89bb      	ldrh	r3, [r7, #12]
 8002e48:	2b09      	cmp	r3, #9
 8002e4a:	d907      	bls.n	8002e5c <anchor_exchange+0xd4>
 8002e4c:	7c3b      	ldrb	r3, [r7, #16]
 8002e4e:	2be3      	cmp	r3, #227	@ 0xe3
 8002e50:	d104      	bne.n	8002e5c <anchor_exchange+0xd4>
 8002e52:	7c7a      	ldrb	r2, [r7, #17]
 8002e54:	4b2e      	ldr	r3, [pc, #184]	@ (8002f10 <anchor_exchange+0x188>)
 8002e56:	781b      	ldrb	r3, [r3, #0]
 8002e58:	429a      	cmp	r2, r3
 8002e5a:	d002      	beq.n	8002e62 <anchor_exchange+0xda>
    return -EINVAL;
 8002e5c:	f06f 0315 	mvn.w	r3, #21
 8002e60:	e048      	b.n	8002ef4 <anchor_exchange+0x16c>
  }

  uint32_t poll_rx_ts_tag = unpack_u32le(&resp_ts[2]);
 8002e62:	f107 0310 	add.w	r3, r7, #16
 8002e66:	3302      	adds	r3, #2
 8002e68:	4618      	mov	r0, r3
 8002e6a:	f7ff feac 	bl	8002bc6 <unpack_u32le>
 8002e6e:	6378      	str	r0, [r7, #52]	@ 0x34
  uint32_t resp_tx_ts_tag = unpack_u32le(&resp_ts[6]);
 8002e70:	f107 0310 	add.w	r3, r7, #16
 8002e74:	3306      	adds	r3, #6
 8002e76:	4618      	mov	r0, r3
 8002e78:	f7ff fea5 	bl	8002bc6 <unpack_u32le>
 8002e7c:	6338      	str	r0, [r7, #48]	@ 0x30

  uint32_t Ra = resp_rx_ts - poll_tx_ts;
 8002e7e:	68ba      	ldr	r2, [r7, #8]
 8002e80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e82:	1ad3      	subs	r3, r2, r3
 8002e84:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t Db = resp_tx_ts_tag - poll_rx_ts_tag;
 8002e86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002e88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e8a:	1ad3      	subs	r3, r2, r3
 8002e8c:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t tof_dtu = (Ra - Db) / 2U;
 8002e8e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002e90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e92:	1ad3      	subs	r3, r2, r3
 8002e94:	085b      	lsrs	r3, r3, #1
 8002e96:	627b      	str	r3, [r7, #36]	@ 0x24
  if (result) {
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d023      	beq.n	8002ee6 <anchor_exchange+0x15e>
    result->seq = dswr_seq;
 8002e9e:	4b1c      	ldr	r3, [pc, #112]	@ (8002f10 <anchor_exchange+0x188>)
 8002ea0:	781a      	ldrb	r2, [r3, #0]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	701a      	strb	r2, [r3, #0]
    result->tof_dtu = tof_dtu;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002eaa:	605a      	str	r2, [r3, #4]
    result->distance_m = (float)(tof_dtu * DWT_TIME_UNITS * SPEED_OF_LIGHT);
 8002eac:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002eae:	f7fd fb51 	bl	8000554 <__aeabi_ui2d>
 8002eb2:	a313      	add	r3, pc, #76	@ (adr r3, 8002f00 <anchor_exchange+0x178>)
 8002eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002eb8:	f7fd fbc6 	bl	8000648 <__aeabi_dmul>
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	460b      	mov	r3, r1
 8002ec0:	4610      	mov	r0, r2
 8002ec2:	4619      	mov	r1, r3
 8002ec4:	a310      	add	r3, pc, #64	@ (adr r3, 8002f08 <anchor_exchange+0x180>)
 8002ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002eca:	f7fd fbbd 	bl	8000648 <__aeabi_dmul>
 8002ece:	4602      	mov	r2, r0
 8002ed0:	460b      	mov	r3, r1
 8002ed2:	4610      	mov	r0, r2
 8002ed4:	4619      	mov	r1, r3
 8002ed6:	f7fd fe8f 	bl	8000bf8 <__aeabi_d2f>
 8002eda:	4602      	mov	r2, r0
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	609a      	str	r2, [r3, #8]
    result->valid = true;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	731a      	strb	r2, [r3, #12]
  }

  dswr_seq++;
 8002ee6:	4b0a      	ldr	r3, [pc, #40]	@ (8002f10 <anchor_exchange+0x188>)
 8002ee8:	781b      	ldrb	r3, [r3, #0]
 8002eea:	3301      	adds	r3, #1
 8002eec:	b2da      	uxtb	r2, r3
 8002eee:	4b08      	ldr	r3, [pc, #32]	@ (8002f10 <anchor_exchange+0x188>)
 8002ef0:	701a      	strb	r2, [r3, #0]
  return 0;
 8002ef2:	2300      	movs	r3, #0
}
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	3740      	adds	r7, #64	@ 0x40
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bd80      	pop	{r7, pc}
 8002efc:	f3af 8000 	nop.w
 8002f00:	3bce48fa 	.word	0x3bce48fa
 8002f04:	3db13518 	.word	0x3db13518
 8002f08:	20000000 	.word	0x20000000
 8002f0c:	41b1dd19 	.word	0x41b1dd19
 8002f10:	20000349 	.word	0x20000349

08002f14 <tag_exchange>:

static int tag_exchange(void) {
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b08e      	sub	sp, #56	@ 0x38
 8002f18:	af02      	add	r7, sp, #8
  uint8_t poll_buf[DSWR_POLL_LEN] = {0};
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	83bb      	strh	r3, [r7, #28]
  uint16_t poll_len = 0;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	837b      	strh	r3, [r7, #26]
  uint32_t poll_rx_ts = 0;
 8002f22:	2300      	movs	r3, #0
 8002f24:	617b      	str	r3, [r7, #20]
  uint8_t resp_buf[DSWR_RESP_LEN] = {0};
 8002f26:	2300      	movs	r3, #0
 8002f28:	823b      	strh	r3, [r7, #16]
  uint8_t resp_ts_buf[DSWR_RESP_TS_LEN] = {0};
 8002f2a:	1d3b      	adds	r3, r7, #4
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	601a      	str	r2, [r3, #0]
 8002f30:	605a      	str	r2, [r3, #4]
 8002f32:	811a      	strh	r2, [r3, #8]

  int rx_status = wait_for_rx(poll_buf, sizeof(poll_buf), &poll_len, &poll_rx_ts, 0);
 8002f34:	f107 0314 	add.w	r3, r7, #20
 8002f38:	f107 021a 	add.w	r2, r7, #26
 8002f3c:	f107 001c 	add.w	r0, r7, #28
 8002f40:	2100      	movs	r1, #0
 8002f42:	9100      	str	r1, [sp, #0]
 8002f44:	2102      	movs	r1, #2
 8002f46:	f7ff feab 	bl	8002ca0 <wait_for_rx>
 8002f4a:	62f8      	str	r0, [r7, #44]	@ 0x2c
  if (rx_status != 0) {
 8002f4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d001      	beq.n	8002f56 <tag_exchange+0x42>
    return rx_status;
 8002f52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f54:	e049      	b.n	8002fea <tag_exchange+0xd6>
  }

  if (poll_len < DSWR_POLL_LEN || poll_buf[0] != DSWR_FRAME_POLL) {
 8002f56:	8b7b      	ldrh	r3, [r7, #26]
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d902      	bls.n	8002f62 <tag_exchange+0x4e>
 8002f5c:	7f3b      	ldrb	r3, [r7, #28]
 8002f5e:	2be1      	cmp	r3, #225	@ 0xe1
 8002f60:	d002      	beq.n	8002f68 <tag_exchange+0x54>
    return -EINVAL;
 8002f62:	f06f 0315 	mvn.w	r3, #21
 8002f66:	e040      	b.n	8002fea <tag_exchange+0xd6>
  }

  uint8_t seq = poll_buf[1];
 8002f68:	7f7b      	ldrb	r3, [r7, #29]
 8002f6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  Delay_us(10);
 8002f6e:	200a      	movs	r0, #10
 8002f70:	f7ff fdc1 	bl	8002af6 <Delay_us>

  // Quick response so anchor can timestamp arrival.
  resp_buf[0] = DSWR_FRAME_RESP;
 8002f74:	23e2      	movs	r3, #226	@ 0xe2
 8002f76:	743b      	strb	r3, [r7, #16]
  resp_buf[1] = seq;
 8002f78:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002f7c:	747b      	strb	r3, [r7, #17]
  int tx_status = send_frame(resp_buf, DSWR_RESP_LEN);
 8002f7e:	f107 0310 	add.w	r3, r7, #16
 8002f82:	2102      	movs	r1, #2
 8002f84:	4618      	mov	r0, r3
 8002f86:	f7ff fe69 	bl	8002c5c <send_frame>
 8002f8a:	6278      	str	r0, [r7, #36]	@ 0x24
  if (tx_status != 0) {
 8002f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d001      	beq.n	8002f96 <tag_exchange+0x82>
    return tx_status;
 8002f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f94:	e029      	b.n	8002fea <tag_exchange+0xd6>
  }

  uint32_t resp_tx_ts = read_tx_ts();
 8002f96:	f7ff fdd6 	bl	8002b46 <read_tx_ts>
 8002f9a:	6238      	str	r0, [r7, #32]

  HAL_Delay(2);
 8002f9c:	2002      	movs	r0, #2
 8002f9e:	f000 fd43 	bl	8003a28 <HAL_Delay>

  // Send the timestamps captured for the previous response frame.
  resp_ts_buf[0] = DSWR_FRAME_RESP_TS;
 8002fa2:	23e3      	movs	r3, #227	@ 0xe3
 8002fa4:	713b      	strb	r3, [r7, #4]
  resp_ts_buf[1] = seq;
 8002fa6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002faa:	717b      	strb	r3, [r7, #5]
  pack_u32le(&resp_ts_buf[2], poll_rx_ts);
 8002fac:	697a      	ldr	r2, [r7, #20]
 8002fae:	1d3b      	adds	r3, r7, #4
 8002fb0:	3302      	adds	r3, #2
 8002fb2:	4611      	mov	r1, r2
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	f7ff fde5 	bl	8002b84 <pack_u32le>
  pack_u32le(&resp_ts_buf[6], resp_tx_ts);
 8002fba:	1d3b      	adds	r3, r7, #4
 8002fbc:	3306      	adds	r3, #6
 8002fbe:	6a39      	ldr	r1, [r7, #32]
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	f7ff fddf 	bl	8002b84 <pack_u32le>

  tx_status = send_frame(resp_ts_buf, DSWR_RESP_TS_LEN);
 8002fc6:	1d3b      	adds	r3, r7, #4
 8002fc8:	210a      	movs	r1, #10
 8002fca:	4618      	mov	r0, r3
 8002fcc:	f7ff fe46 	bl	8002c5c <send_frame>
 8002fd0:	6278      	str	r0, [r7, #36]	@ 0x24
  if (tx_status != 0) {
 8002fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d001      	beq.n	8002fdc <tag_exchange+0xc8>
    return tx_status;
 8002fd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fda:	e006      	b.n	8002fea <tag_exchange+0xd6>
  }

  dswr_seq = seq + 1;
 8002fdc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002fe0:	3301      	adds	r3, #1
 8002fe2:	b2da      	uxtb	r2, r3
 8002fe4:	4b03      	ldr	r3, [pc, #12]	@ (8002ff4 <tag_exchange+0xe0>)
 8002fe6:	701a      	strb	r2, [r3, #0]
  return 0;
 8002fe8:	2300      	movs	r3, #0
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	3730      	adds	r7, #48	@ 0x30
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	20000349 	.word	0x20000349

08002ff8 <dswr_run_once>:

int dswr_run_once(dswr_result_t *result) {
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b082      	sub	sp, #8
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  if (dswr_role == DSWR_ROLE_ANCHOR) {
 8003000:	4b07      	ldr	r3, [pc, #28]	@ (8003020 <dswr_run_once+0x28>)
 8003002:	781b      	ldrb	r3, [r3, #0]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d104      	bne.n	8003012 <dswr_run_once+0x1a>
    return anchor_exchange(result);
 8003008:	6878      	ldr	r0, [r7, #4]
 800300a:	f7ff febd 	bl	8002d88 <anchor_exchange>
 800300e:	4603      	mov	r3, r0
 8003010:	e002      	b.n	8003018 <dswr_run_once+0x20>
  }
  return tag_exchange();
 8003012:	f7ff ff7f 	bl	8002f14 <tag_exchange>
 8003016:	4603      	mov	r3, r0
}
 8003018:	4618      	mov	r0, r3
 800301a:	3708      	adds	r7, #8
 800301c:	46bd      	mov	sp, r7
 800301e:	bd80      	pop	{r7, pc}
 8003020:	20000348 	.word	0x20000348

08003024 <dswr_print_result>:

void dswr_print_result(const dswr_result_t *result) {
 8003024:	b580      	push	{r7, lr}
 8003026:	b082      	sub	sp, #8
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  if (!result || !result->valid) {
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d006      	beq.n	8003040 <dswr_print_result+0x1c>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	7b1b      	ldrb	r3, [r3, #12]
 8003036:	f083 0301 	eor.w	r3, r3, #1
 800303a:	b2db      	uxtb	r3, r3
 800303c:	2b00      	cmp	r3, #0
 800303e:	d003      	beq.n	8003048 <dswr_print_result+0x24>
    printf("DSWR: no valid result\r\n");
 8003040:	4808      	ldr	r0, [pc, #32]	@ (8003064 <dswr_print_result+0x40>)
 8003042:	f009 f9fb 	bl	800c43c <puts>
    return;
 8003046:	e009      	b.n	800305c <dswr_print_result+0x38>
  }
  printf("distance: %.3f m\r\n", result->distance_m);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	4618      	mov	r0, r3
 800304e:	f7fd faa3 	bl	8000598 <__aeabi_f2d>
 8003052:	4602      	mov	r2, r0
 8003054:	460b      	mov	r3, r1
 8003056:	4804      	ldr	r0, [pc, #16]	@ (8003068 <dswr_print_result+0x44>)
 8003058:	f009 f988 	bl	800c36c <iprintf>
}
 800305c:	3708      	adds	r7, #8
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}
 8003062:	bf00      	nop
 8003064:	0800e330 	.word	0x0800e330
 8003068:	0800e348 	.word	0x0800e348

0800306c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b086      	sub	sp, #24
 8003070:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003072:	f000 fc7c 	bl	800396e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003076:	f000 f8c7 	bl	8003208 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800307a:	f000 f9af 	bl	80033dc <MX_GPIO_Init>
  MX_SPI1_Init();
 800307e:	f000 f931 	bl	80032e4 <MX_SPI1_Init>
  MX_SPI2_Init();
 8003082:	f000 f96d 	bl	8003360 <MX_SPI2_Init>
  MX_USB_DEVICE_Init();
 8003086:	f007 fdc9 	bl	800ac1c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(10);
 800308a:	200a      	movs	r0, #10
 800308c:	f000 fccc 	bl	8003a28 <HAL_Delay>

  DW3000poweron();
 8003090:	f7fe f982 	bl	8001398 <DW3000poweron>
  HAL_Delay(10);     // wait for the DW3000 to power on and stabilize
 8003094:	200a      	movs	r0, #10
 8003096:	f000 fcc7 	bl	8003a28 <HAL_Delay>
  DW3000hardReset(); // with hard reset, no need for a softreset
 800309a:	f7fe f989 	bl	80013b0 <DW3000hardReset>
  HAL_Delay(10);     // wait for the DW3000 to wake up
 800309e:	200a      	movs	r0, #10
 80030a0:	f000 fcc2 	bl	8003a28 <HAL_Delay>

  set_SPI2lowspeed(&hspi1);
 80030a4:	484e      	ldr	r0, [pc, #312]	@ (80031e0 <main+0x174>)
 80030a6:	f7fe f951 	bl	800134c <set_SPI2lowspeed>
  HAL_GPIO_WritePin(GPIOC, PIN_LED2_Pin, GPIO_PIN_SET);
 80030aa:	2201      	movs	r2, #1
 80030ac:	2110      	movs	r1, #16
 80030ae:	484d      	ldr	r0, [pc, #308]	@ (80031e4 <main+0x178>)
 80030b0:	f000 ff8c 	bl	8003fcc <HAL_GPIO_WritePin>
  HAL_Delay(10);     // wait for the DW3000 to wake up
 80030b4:	200a      	movs	r0, #10
 80030b6:	f000 fcb7 	bl	8003a28 <HAL_Delay>

  // Make sure the SPI is ready
  while(!(dwt_read32bitoffsetreg(SYS_STATUS_ID, 0) & SYS_STATUS_SPIRDY_BIT_MASK)) {
 80030ba:	e002      	b.n	80030c2 <main+0x56>
    HAL_Delay(10);
 80030bc:	200a      	movs	r0, #10
 80030be:	f000 fcb3 	bl	8003a28 <HAL_Delay>
  while(!(dwt_read32bitoffsetreg(SYS_STATUS_ID, 0) & SYS_STATUS_SPIRDY_BIT_MASK)) {
 80030c2:	2100      	movs	r1, #0
 80030c4:	2044      	movs	r0, #68	@ 0x44
 80030c6:	f7fe fc02 	bl	80018ce <dwt_read32bitoffsetreg>
 80030ca:	4603      	mov	r3, r0
 80030cc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d0f3      	beq.n	80030bc <main+0x50>
  }

  // check if the DW3220 is present
  uint32_t dev_id = dwt_read32bitoffsetreg(DEV_ID_ID, 0);
 80030d4:	2100      	movs	r1, #0
 80030d6:	2000      	movs	r0, #0
 80030d8:	f7fe fbf9 	bl	80018ce <dwt_read32bitoffsetreg>
 80030dc:	6178      	str	r0, [r7, #20]

  if (dev_id == (uint32_t)DWT_DW3000_PDOA_DEV_ID) {
 80030de:	697b      	ldr	r3, [r7, #20]
 80030e0:	4a41      	ldr	r2, [pc, #260]	@ (80031e8 <main+0x17c>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d111      	bne.n	800310a <main+0x9e>
    printf("DW3220 Device ID: 0x%08lX\r\n", dev_id);
 80030e6:	6979      	ldr	r1, [r7, #20]
 80030e8:	4840      	ldr	r0, [pc, #256]	@ (80031ec <main+0x180>)
 80030ea:	f009 f93f 	bl	800c36c <iprintf>
    blink_led(PIN_LED1_GPIO_Port, PIN_LED1_Pin, 50);
 80030ee:	2232      	movs	r2, #50	@ 0x32
 80030f0:	2101      	movs	r1, #1
 80030f2:	483f      	ldr	r0, [pc, #252]	@ (80031f0 <main+0x184>)
 80030f4:	f7ff fcda 	bl	8002aac <blink_led>
  } else {
    printf("Wrong Device ID: 0x%08lX\r\n", dev_id);
    while (1);
  }

  HAL_Delay(10);
 80030f8:	200a      	movs	r0, #10
 80030fa:	f000 fc95 	bl	8003a28 <HAL_Delay>

  if(DW3000check_IDLE_RC()) {
 80030fe:	f7fe f9ff 	bl	8001500 <DW3000check_IDLE_RC>
 8003102:	4603      	mov	r3, r0
 8003104:	2b00      	cmp	r3, #0
 8003106:	d108      	bne.n	800311a <main+0xae>
 8003108:	e005      	b.n	8003116 <main+0xaa>
    printf("Wrong Device ID: 0x%08lX\r\n", dev_id);
 800310a:	6979      	ldr	r1, [r7, #20]
 800310c:	4839      	ldr	r0, [pc, #228]	@ (80031f4 <main+0x188>)
 800310e:	f009 f92d 	bl	800c36c <iprintf>
    while (1);
 8003112:	bf00      	nop
 8003114:	e7fd      	b.n	8003112 <main+0xa6>
    // DW3000enter_IDLE_PLL(); // enter PLL mode
    // HAL_Delay(10); // wait for the PLL to lock
  } else {
    while (1);
 8003116:	bf00      	nop
 8003118:	e7fd      	b.n	8003116 <main+0xaa>
  }

  // test_run_info((unsigned char *)"IDLE OK\r\n");
  if (dwt_initialise(DWT_DW_INIT) == DWT_ERROR) {
 800311a:	2000      	movs	r0, #0
 800311c:	f7fe fd6c 	bl	8001bf8 <dwt_initialise>
 8003120:	4603      	mov	r3, r0
 8003122:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003126:	d104      	bne.n	8003132 <main+0xc6>
	  printf("dwt_initialise error\r\n");
 8003128:	4833      	ldr	r0, [pc, #204]	@ (80031f8 <main+0x18c>)
 800312a:	f009 f987 	bl	800c43c <puts>
    while (100) {;}
 800312e:	bf00      	nop
 8003130:	e7fd      	b.n	800312e <main+0xc2>
  }

  dwt_setleds(DWT_LEDS_ENABLE | DWT_LEDS_INIT_BLINK);
 8003132:	2003      	movs	r0, #3
 8003134:	f7fe fe46 	bl	8001dc4 <dwt_setleds>

  // Configure DW IC. See NOTE 5 below.
  // if the dwt_configure returns DWT_ERROR either the PLL or RX calibration has failed the host should reset the device
  if (dwt_configure(&config))  {
 8003138:	4830      	ldr	r0, [pc, #192]	@ (80031fc <main+0x190>)
 800313a:	f7ff f8e1 	bl	8002300 <dwt_configure>
 800313e:	4603      	mov	r3, r0
 8003140:	2b00      	cmp	r3, #0
 8003142:	d004      	beq.n	800314e <main+0xe2>
    printf("CONFIG FAILED\r\n");
 8003144:	482e      	ldr	r0, [pc, #184]	@ (8003200 <main+0x194>)
 8003146:	f009 f979 	bl	800c43c <puts>
    while (100) {;}
 800314a:	bf00      	nop
 800314c:	e7fd      	b.n	800314a <main+0xde>
  }

  DW3000_irq_for_txrx_done();
 800314e:	f7fe fa49 	bl	80015e4 <DW3000_irq_for_txrx_done>
  // }
  // if (current_node == rx_node) {
  //   DW3000_irq_for_rx_done(); // enable the IRQ for RX done
  // }

  if(DW3000check_IDLE_RC()) {
 8003152:	f7fe f9d5 	bl	8001500 <DW3000check_IDLE_RC>
 8003156:	4603      	mov	r3, r0
 8003158:	2b00      	cmp	r3, #0
 800315a:	d00a      	beq.n	8003172 <main+0x106>
    DW3000enter_IDLE_PLL(); // enter PLL mode
 800315c:	f7fe f9c0 	bl	80014e0 <DW3000enter_IDLE_PLL>
    HAL_Delay(10); // wait for the PLL to lock
 8003160:	200a      	movs	r0, #10
 8003162:	f000 fc61 	bl	8003a28 <HAL_Delay>
    while (1);
  }

  // wait until the PLL is locked and the DW3000 is in IDLE state
  // actually this is redundant since PLL lock means IDLE_PLL state
  if(DW3000check_IDLE_PLL() && DW3000check_IDLE()) {
 8003166:	f7fe f9df 	bl	8001528 <DW3000check_IDLE_PLL>
 800316a:	4603      	mov	r3, r0
 800316c:	2b00      	cmp	r3, #0
 800316e:	d014      	beq.n	800319a <main+0x12e>
 8003170:	e000      	b.n	8003174 <main+0x108>
    while (1);
 8003172:	e7fe      	b.n	8003172 <main+0x106>
  if(DW3000check_IDLE_PLL() && DW3000check_IDLE()) {
 8003174:	f7fe f9ea 	bl	800154c <DW3000check_IDLE>
 8003178:	4603      	mov	r3, r0
 800317a:	2b00      	cmp	r3, #0
 800317c:	d00d      	beq.n	800319a <main+0x12e>
    HAL_GPIO_WritePin(PIN_LED1_GPIO_Port, PIN_LED1_Pin, GPIO_PIN_SET);
 800317e:	2201      	movs	r2, #1
 8003180:	2101      	movs	r1, #1
 8003182:	481b      	ldr	r0, [pc, #108]	@ (80031f0 <main+0x184>)
 8003184:	f000 ff22 	bl	8003fcc <HAL_GPIO_WritePin>
  } else {
    HAL_GPIO_WritePin(PIN_LED1_GPIO_Port, PIN_LED1_Pin, GPIO_PIN_RESET);
    while (1);
  }
  set_SPI2highspeed(&hspi1);
 8003188:	4815      	ldr	r0, [pc, #84]	@ (80031e0 <main+0x174>)
 800318a:	f7fe f8f2 	bl	8001372 <set_SPI2highspeed>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  dswr_set_role(dswr_role);
 800318e:	4b1d      	ldr	r3, [pc, #116]	@ (8003204 <main+0x198>)
 8003190:	781b      	ldrb	r3, [r3, #0]
 8003192:	4618      	mov	r0, r3
 8003194:	f7ff fde8 	bl	8002d68 <dswr_set_role>
 8003198:	e006      	b.n	80031a8 <main+0x13c>
    HAL_GPIO_WritePin(PIN_LED1_GPIO_Port, PIN_LED1_Pin, GPIO_PIN_RESET);
 800319a:	2200      	movs	r2, #0
 800319c:	2101      	movs	r1, #1
 800319e:	4814      	ldr	r0, [pc, #80]	@ (80031f0 <main+0x184>)
 80031a0:	f000 ff14 	bl	8003fcc <HAL_GPIO_WritePin>
    while (1);
 80031a4:	bf00      	nop
 80031a6:	e7fd      	b.n	80031a4 <main+0x138>
  
  while (1)
  {
    dswr_result_t result = {0};
 80031a8:	1d3b      	adds	r3, r7, #4
 80031aa:	2200      	movs	r2, #0
 80031ac:	601a      	str	r2, [r3, #0]
 80031ae:	605a      	str	r2, [r3, #4]
 80031b0:	609a      	str	r2, [r3, #8]
 80031b2:	60da      	str	r2, [r3, #12]
    if (dswr_role == DSWR_ROLE_ANCHOR) {
 80031b4:	4b13      	ldr	r3, [pc, #76]	@ (8003204 <main+0x198>)
 80031b6:	781b      	ldrb	r3, [r3, #0]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d10b      	bne.n	80031d4 <main+0x168>
      dswr_run_once(&result);
 80031bc:	1d3b      	adds	r3, r7, #4
 80031be:	4618      	mov	r0, r3
 80031c0:	f7ff ff1a 	bl	8002ff8 <dswr_run_once>
      dswr_print_result(&result);
 80031c4:	1d3b      	adds	r3, r7, #4
 80031c6:	4618      	mov	r0, r3
 80031c8:	f7ff ff2c 	bl	8003024 <dswr_print_result>
      HAL_Delay(200);
 80031cc:	20c8      	movs	r0, #200	@ 0xc8
 80031ce:	f000 fc2b 	bl	8003a28 <HAL_Delay>
 80031d2:	e7e9      	b.n	80031a8 <main+0x13c>
    }
    else {
      dswr_run_once(&result);
 80031d4:	1d3b      	adds	r3, r7, #4
 80031d6:	4618      	mov	r0, r3
 80031d8:	f7ff ff0e 	bl	8002ff8 <dswr_run_once>
  {
 80031dc:	e7e4      	b.n	80031a8 <main+0x13c>
 80031de:	bf00      	nop
 80031e0:	2000034c 	.word	0x2000034c
 80031e4:	40020800 	.word	0x40020800
 80031e8:	deca0312 	.word	0xdeca0312
 80031ec:	0800e35c 	.word	0x0800e35c
 80031f0:	40020400 	.word	0x40020400
 80031f4:	0800e378 	.word	0x0800e378
 80031f8:	0800e394 	.word	0x0800e394
 80031fc:	20000004 	.word	0x20000004
 8003200:	0800e3ac 	.word	0x0800e3ac
 8003204:	20000414 	.word	0x20000414

08003208 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b094      	sub	sp, #80	@ 0x50
 800320c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800320e:	f107 0320 	add.w	r3, r7, #32
 8003212:	2230      	movs	r2, #48	@ 0x30
 8003214:	2100      	movs	r1, #0
 8003216:	4618      	mov	r0, r3
 8003218:	f009 f9f0 	bl	800c5fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800321c:	f107 030c 	add.w	r3, r7, #12
 8003220:	2200      	movs	r2, #0
 8003222:	601a      	str	r2, [r3, #0]
 8003224:	605a      	str	r2, [r3, #4]
 8003226:	609a      	str	r2, [r3, #8]
 8003228:	60da      	str	r2, [r3, #12]
 800322a:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800322c:	f002 f98c 	bl	8005548 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003230:	4b2a      	ldr	r3, [pc, #168]	@ (80032dc <SystemClock_Config+0xd4>)
 8003232:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003234:	4a29      	ldr	r2, [pc, #164]	@ (80032dc <SystemClock_Config+0xd4>)
 8003236:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800323a:	6413      	str	r3, [r2, #64]	@ 0x40
 800323c:	4b27      	ldr	r3, [pc, #156]	@ (80032dc <SystemClock_Config+0xd4>)
 800323e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003240:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003244:	60bb      	str	r3, [r7, #8]
 8003246:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003248:	4b25      	ldr	r3, [pc, #148]	@ (80032e0 <SystemClock_Config+0xd8>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a24      	ldr	r2, [pc, #144]	@ (80032e0 <SystemClock_Config+0xd8>)
 800324e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003252:	6013      	str	r3, [r2, #0]
 8003254:	4b22      	ldr	r3, [pc, #136]	@ (80032e0 <SystemClock_Config+0xd8>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800325c:	607b      	str	r3, [r7, #4]
 800325e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003260:	2301      	movs	r3, #1
 8003262:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003264:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003268:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800326a:	2302      	movs	r3, #2
 800326c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800326e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003272:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003274:	2308      	movs	r3, #8
 8003276:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8003278:	2360      	movs	r3, #96	@ 0x60
 800327a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800327c:	2302      	movs	r3, #2
 800327e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003280:	2304      	movs	r3, #4
 8003282:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003284:	f107 0320 	add.w	r3, r7, #32
 8003288:	4618      	mov	r0, r3
 800328a:	f002 f9bd 	bl	8005608 <HAL_RCC_OscConfig>
 800328e:	4603      	mov	r3, r0
 8003290:	2b00      	cmp	r3, #0
 8003292:	d001      	beq.n	8003298 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8003294:	f000 f964 	bl	8003560 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8003298:	f002 f966 	bl	8005568 <HAL_PWREx_EnableOverDrive>
 800329c:	4603      	mov	r3, r0
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d001      	beq.n	80032a6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80032a2:	f000 f95d 	bl	8003560 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80032a6:	230f      	movs	r3, #15
 80032a8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80032aa:	2302      	movs	r3, #2
 80032ac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80032ae:	2300      	movs	r3, #0
 80032b0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80032b2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80032b6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80032b8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80032bc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80032be:	f107 030c 	add.w	r3, r7, #12
 80032c2:	2103      	movs	r1, #3
 80032c4:	4618      	mov	r0, r3
 80032c6:	f002 fc43 	bl	8005b50 <HAL_RCC_ClockConfig>
 80032ca:	4603      	mov	r3, r0
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d001      	beq.n	80032d4 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 80032d0:	f000 f946 	bl	8003560 <Error_Handler>
  }
}
 80032d4:	bf00      	nop
 80032d6:	3750      	adds	r7, #80	@ 0x50
 80032d8:	46bd      	mov	sp, r7
 80032da:	bd80      	pop	{r7, pc}
 80032dc:	40023800 	.word	0x40023800
 80032e0:	40007000 	.word	0x40007000

080032e4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80032e8:	4b1b      	ldr	r3, [pc, #108]	@ (8003358 <MX_SPI1_Init+0x74>)
 80032ea:	4a1c      	ldr	r2, [pc, #112]	@ (800335c <MX_SPI1_Init+0x78>)
 80032ec:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80032ee:	4b1a      	ldr	r3, [pc, #104]	@ (8003358 <MX_SPI1_Init+0x74>)
 80032f0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80032f4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80032f6:	4b18      	ldr	r3, [pc, #96]	@ (8003358 <MX_SPI1_Init+0x74>)
 80032f8:	2200      	movs	r2, #0
 80032fa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80032fc:	4b16      	ldr	r3, [pc, #88]	@ (8003358 <MX_SPI1_Init+0x74>)
 80032fe:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003302:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003304:	4b14      	ldr	r3, [pc, #80]	@ (8003358 <MX_SPI1_Init+0x74>)
 8003306:	2200      	movs	r2, #0
 8003308:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800330a:	4b13      	ldr	r3, [pc, #76]	@ (8003358 <MX_SPI1_Init+0x74>)
 800330c:	2200      	movs	r2, #0
 800330e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003310:	4b11      	ldr	r3, [pc, #68]	@ (8003358 <MX_SPI1_Init+0x74>)
 8003312:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003316:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8003318:	4b0f      	ldr	r3, [pc, #60]	@ (8003358 <MX_SPI1_Init+0x74>)
 800331a:	2220      	movs	r2, #32
 800331c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800331e:	4b0e      	ldr	r3, [pc, #56]	@ (8003358 <MX_SPI1_Init+0x74>)
 8003320:	2200      	movs	r2, #0
 8003322:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003324:	4b0c      	ldr	r3, [pc, #48]	@ (8003358 <MX_SPI1_Init+0x74>)
 8003326:	2200      	movs	r2, #0
 8003328:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800332a:	4b0b      	ldr	r3, [pc, #44]	@ (8003358 <MX_SPI1_Init+0x74>)
 800332c:	2200      	movs	r2, #0
 800332e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003330:	4b09      	ldr	r3, [pc, #36]	@ (8003358 <MX_SPI1_Init+0x74>)
 8003332:	2207      	movs	r2, #7
 8003334:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003336:	4b08      	ldr	r3, [pc, #32]	@ (8003358 <MX_SPI1_Init+0x74>)
 8003338:	2200      	movs	r2, #0
 800333a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800333c:	4b06      	ldr	r3, [pc, #24]	@ (8003358 <MX_SPI1_Init+0x74>)
 800333e:	2208      	movs	r2, #8
 8003340:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003342:	4805      	ldr	r0, [pc, #20]	@ (8003358 <MX_SPI1_Init+0x74>)
 8003344:	f003 f94a 	bl	80065dc <HAL_SPI_Init>
 8003348:	4603      	mov	r3, r0
 800334a:	2b00      	cmp	r3, #0
 800334c:	d001      	beq.n	8003352 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800334e:	f000 f907 	bl	8003560 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003352:	bf00      	nop
 8003354:	bd80      	pop	{r7, pc}
 8003356:	bf00      	nop
 8003358:	2000034c 	.word	0x2000034c
 800335c:	40013000 	.word	0x40013000

08003360 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8003364:	4b1b      	ldr	r3, [pc, #108]	@ (80033d4 <MX_SPI2_Init+0x74>)
 8003366:	4a1c      	ldr	r2, [pc, #112]	@ (80033d8 <MX_SPI2_Init+0x78>)
 8003368:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800336a:	4b1a      	ldr	r3, [pc, #104]	@ (80033d4 <MX_SPI2_Init+0x74>)
 800336c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003370:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003372:	4b18      	ldr	r3, [pc, #96]	@ (80033d4 <MX_SPI2_Init+0x74>)
 8003374:	2200      	movs	r2, #0
 8003376:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003378:	4b16      	ldr	r3, [pc, #88]	@ (80033d4 <MX_SPI2_Init+0x74>)
 800337a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800337e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003380:	4b14      	ldr	r3, [pc, #80]	@ (80033d4 <MX_SPI2_Init+0x74>)
 8003382:	2200      	movs	r2, #0
 8003384:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003386:	4b13      	ldr	r3, [pc, #76]	@ (80033d4 <MX_SPI2_Init+0x74>)
 8003388:	2200      	movs	r2, #0
 800338a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800338c:	4b11      	ldr	r3, [pc, #68]	@ (80033d4 <MX_SPI2_Init+0x74>)
 800338e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003392:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8003394:	4b0f      	ldr	r3, [pc, #60]	@ (80033d4 <MX_SPI2_Init+0x74>)
 8003396:	2238      	movs	r2, #56	@ 0x38
 8003398:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800339a:	4b0e      	ldr	r3, [pc, #56]	@ (80033d4 <MX_SPI2_Init+0x74>)
 800339c:	2200      	movs	r2, #0
 800339e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80033a0:	4b0c      	ldr	r3, [pc, #48]	@ (80033d4 <MX_SPI2_Init+0x74>)
 80033a2:	2200      	movs	r2, #0
 80033a4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80033a6:	4b0b      	ldr	r3, [pc, #44]	@ (80033d4 <MX_SPI2_Init+0x74>)
 80033a8:	2200      	movs	r2, #0
 80033aa:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80033ac:	4b09      	ldr	r3, [pc, #36]	@ (80033d4 <MX_SPI2_Init+0x74>)
 80033ae:	2207      	movs	r2, #7
 80033b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80033b2:	4b08      	ldr	r3, [pc, #32]	@ (80033d4 <MX_SPI2_Init+0x74>)
 80033b4:	2200      	movs	r2, #0
 80033b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80033b8:	4b06      	ldr	r3, [pc, #24]	@ (80033d4 <MX_SPI2_Init+0x74>)
 80033ba:	2208      	movs	r2, #8
 80033bc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80033be:	4805      	ldr	r0, [pc, #20]	@ (80033d4 <MX_SPI2_Init+0x74>)
 80033c0:	f003 f90c 	bl	80065dc <HAL_SPI_Init>
 80033c4:	4603      	mov	r3, r0
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d001      	beq.n	80033ce <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80033ca:	f000 f8c9 	bl	8003560 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80033ce:	bf00      	nop
 80033d0:	bd80      	pop	{r7, pc}
 80033d2:	bf00      	nop
 80033d4:	200003b0 	.word	0x200003b0
 80033d8:	40003800 	.word	0x40003800

080033dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b08a      	sub	sp, #40	@ 0x28
 80033e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033e2:	f107 0314 	add.w	r3, r7, #20
 80033e6:	2200      	movs	r2, #0
 80033e8:	601a      	str	r2, [r3, #0]
 80033ea:	605a      	str	r2, [r3, #4]
 80033ec:	609a      	str	r2, [r3, #8]
 80033ee:	60da      	str	r2, [r3, #12]
 80033f0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80033f2:	4b57      	ldr	r3, [pc, #348]	@ (8003550 <MX_GPIO_Init+0x174>)
 80033f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033f6:	4a56      	ldr	r2, [pc, #344]	@ (8003550 <MX_GPIO_Init+0x174>)
 80033f8:	f043 0304 	orr.w	r3, r3, #4
 80033fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80033fe:	4b54      	ldr	r3, [pc, #336]	@ (8003550 <MX_GPIO_Init+0x174>)
 8003400:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003402:	f003 0304 	and.w	r3, r3, #4
 8003406:	613b      	str	r3, [r7, #16]
 8003408:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800340a:	4b51      	ldr	r3, [pc, #324]	@ (8003550 <MX_GPIO_Init+0x174>)
 800340c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800340e:	4a50      	ldr	r2, [pc, #320]	@ (8003550 <MX_GPIO_Init+0x174>)
 8003410:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003414:	6313      	str	r3, [r2, #48]	@ 0x30
 8003416:	4b4e      	ldr	r3, [pc, #312]	@ (8003550 <MX_GPIO_Init+0x174>)
 8003418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800341a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800341e:	60fb      	str	r3, [r7, #12]
 8003420:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003422:	4b4b      	ldr	r3, [pc, #300]	@ (8003550 <MX_GPIO_Init+0x174>)
 8003424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003426:	4a4a      	ldr	r2, [pc, #296]	@ (8003550 <MX_GPIO_Init+0x174>)
 8003428:	f043 0301 	orr.w	r3, r3, #1
 800342c:	6313      	str	r3, [r2, #48]	@ 0x30
 800342e:	4b48      	ldr	r3, [pc, #288]	@ (8003550 <MX_GPIO_Init+0x174>)
 8003430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003432:	f003 0301 	and.w	r3, r3, #1
 8003436:	60bb      	str	r3, [r7, #8]
 8003438:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800343a:	4b45      	ldr	r3, [pc, #276]	@ (8003550 <MX_GPIO_Init+0x174>)
 800343c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800343e:	4a44      	ldr	r2, [pc, #272]	@ (8003550 <MX_GPIO_Init+0x174>)
 8003440:	f043 0302 	orr.w	r3, r3, #2
 8003444:	6313      	str	r3, [r2, #48]	@ 0x30
 8003446:	4b42      	ldr	r3, [pc, #264]	@ (8003550 <MX_GPIO_Init+0x174>)
 8003448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800344a:	f003 0302 	and.w	r3, r3, #2
 800344e:	607b      	str	r3, [r7, #4]
 8003450:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, UWB_PWR_EN_Pin|UWB_RST_Pin|LORA_RST_Pin, GPIO_PIN_RESET);
 8003452:	2200      	movs	r2, #0
 8003454:	f44f 7185 	mov.w	r1, #266	@ 0x10a
 8003458:	483e      	ldr	r0, [pc, #248]	@ (8003554 <MX_GPIO_Init+0x178>)
 800345a:	f000 fdb7 	bl	8003fcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PIN_LED2_Pin|LORA_PWR_EN_Pin, GPIO_PIN_RESET);
 800345e:	2200      	movs	r2, #0
 8003460:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8003464:	483c      	ldr	r0, [pc, #240]	@ (8003558 <MX_GPIO_Init+0x17c>)
 8003466:	f000 fdb1 	bl	8003fcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PIN_LED1_GPIO_Port, PIN_LED1_Pin, GPIO_PIN_RESET);
 800346a:	2200      	movs	r2, #0
 800346c:	2101      	movs	r1, #1
 800346e:	483b      	ldr	r0, [pc, #236]	@ (800355c <MX_GPIO_Init+0x180>)
 8003470:	f000 fdac 	bl	8003fcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SD_CS_Pin|LORA_CS_Pin|UWB_CS_Pin, GPIO_PIN_SET);
 8003474:	2201      	movs	r2, #1
 8003476:	f44f 7130 	mov.w	r1, #704	@ 0x2c0
 800347a:	4837      	ldr	r0, [pc, #220]	@ (8003558 <MX_GPIO_Init+0x17c>)
 800347c:	f000 fda6 	bl	8003fcc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : UWB_PWR_EN_Pin UWB_RST_Pin LORA_RST_Pin */
  GPIO_InitStruct.Pin = UWB_PWR_EN_Pin|UWB_RST_Pin|LORA_RST_Pin;
 8003480:	f44f 7385 	mov.w	r3, #266	@ 0x10a
 8003484:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003486:	2301      	movs	r3, #1
 8003488:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800348a:	2300      	movs	r3, #0
 800348c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800348e:	2300      	movs	r3, #0
 8003490:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003492:	f107 0314 	add.w	r3, r7, #20
 8003496:	4619      	mov	r1, r3
 8003498:	482e      	ldr	r0, [pc, #184]	@ (8003554 <MX_GPIO_Init+0x178>)
 800349a:	f000 fbfb 	bl	8003c94 <HAL_GPIO_Init>

  /*Configure GPIO pin : UWB_IRQ_Pin */
  GPIO_InitStruct.Pin = UWB_IRQ_Pin;
 800349e:	2304      	movs	r3, #4
 80034a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80034a2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80034a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034a8:	2300      	movs	r3, #0
 80034aa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(UWB_IRQ_GPIO_Port, &GPIO_InitStruct);
 80034ac:	f107 0314 	add.w	r3, r7, #20
 80034b0:	4619      	mov	r1, r3
 80034b2:	4828      	ldr	r0, [pc, #160]	@ (8003554 <MX_GPIO_Init+0x178>)
 80034b4:	f000 fbee 	bl	8003c94 <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_IRQ_Pin */
  GPIO_InitStruct.Pin = LORA_IRQ_Pin;
 80034b8:	2310      	movs	r3, #16
 80034ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80034bc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80034c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80034c2:	2302      	movs	r3, #2
 80034c4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LORA_IRQ_GPIO_Port, &GPIO_InitStruct);
 80034c6:	f107 0314 	add.w	r3, r7, #20
 80034ca:	4619      	mov	r1, r3
 80034cc:	4821      	ldr	r0, [pc, #132]	@ (8003554 <MX_GPIO_Init+0x178>)
 80034ce:	f000 fbe1 	bl	8003c94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PIN_LED2_Pin LORA_CS_Pin LORA_PWR_EN_Pin UWB_CS_Pin */
  GPIO_InitStruct.Pin = PIN_LED2_Pin|LORA_CS_Pin|LORA_PWR_EN_Pin|UWB_CS_Pin;
 80034d2:	f44f 7364 	mov.w	r3, #912	@ 0x390
 80034d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80034d8:	2301      	movs	r3, #1
 80034da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034dc:	2300      	movs	r3, #0
 80034de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034e0:	2300      	movs	r3, #0
 80034e2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80034e4:	f107 0314 	add.w	r3, r7, #20
 80034e8:	4619      	mov	r1, r3
 80034ea:	481b      	ldr	r0, [pc, #108]	@ (8003558 <MX_GPIO_Init+0x17c>)
 80034ec:	f000 fbd2 	bl	8003c94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PIN_LED1_Pin */
  GPIO_InitStruct.Pin = PIN_LED1_Pin;
 80034f0:	2301      	movs	r3, #1
 80034f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80034f4:	2301      	movs	r3, #1
 80034f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034f8:	2300      	movs	r3, #0
 80034fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034fc:	2300      	movs	r3, #0
 80034fe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PIN_LED1_GPIO_Port, &GPIO_InitStruct);
 8003500:	f107 0314 	add.w	r3, r7, #20
 8003504:	4619      	mov	r1, r3
 8003506:	4815      	ldr	r0, [pc, #84]	@ (800355c <MX_GPIO_Init+0x180>)
 8003508:	f000 fbc4 	bl	8003c94 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 800350c:	2340      	movs	r3, #64	@ 0x40
 800350e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003510:	2301      	movs	r3, #1
 8003512:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003514:	2301      	movs	r3, #1
 8003516:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003518:	2300      	movs	r3, #0
 800351a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 800351c:	f107 0314 	add.w	r3, r7, #20
 8003520:	4619      	mov	r1, r3
 8003522:	480d      	ldr	r0, [pc, #52]	@ (8003558 <MX_GPIO_Init+0x17c>)
 8003524:	f000 fbb6 	bl	8003c94 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8003528:	2200      	movs	r2, #0
 800352a:	2100      	movs	r1, #0
 800352c:	2008      	movs	r0, #8
 800352e:	f000 fb7a 	bl	8003c26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8003532:	2008      	movs	r0, #8
 8003534:	f000 fb93 	bl	8003c5e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8003538:	2200      	movs	r2, #0
 800353a:	2100      	movs	r1, #0
 800353c:	200a      	movs	r0, #10
 800353e:	f000 fb72 	bl	8003c26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8003542:	200a      	movs	r0, #10
 8003544:	f000 fb8b 	bl	8003c5e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8003548:	bf00      	nop
 800354a:	3728      	adds	r7, #40	@ 0x28
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}
 8003550:	40023800 	.word	0x40023800
 8003554:	40020000 	.word	0x40020000
 8003558:	40020800 	.word	0x40020800
 800355c:	40020400 	.word	0x40020400

08003560 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003560:	b480      	push	{r7}
 8003562:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003564:	b672      	cpsid	i
}
 8003566:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003568:	bf00      	nop
 800356a:	e7fd      	b.n	8003568 <Error_Handler+0x8>

0800356c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800356c:	b480      	push	{r7}
 800356e:	b083      	sub	sp, #12
 8003570:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8003572:	4b0f      	ldr	r3, [pc, #60]	@ (80035b0 <HAL_MspInit+0x44>)
 8003574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003576:	4a0e      	ldr	r2, [pc, #56]	@ (80035b0 <HAL_MspInit+0x44>)
 8003578:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800357c:	6413      	str	r3, [r2, #64]	@ 0x40
 800357e:	4b0c      	ldr	r3, [pc, #48]	@ (80035b0 <HAL_MspInit+0x44>)
 8003580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003582:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003586:	607b      	str	r3, [r7, #4]
 8003588:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800358a:	4b09      	ldr	r3, [pc, #36]	@ (80035b0 <HAL_MspInit+0x44>)
 800358c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800358e:	4a08      	ldr	r2, [pc, #32]	@ (80035b0 <HAL_MspInit+0x44>)
 8003590:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003594:	6453      	str	r3, [r2, #68]	@ 0x44
 8003596:	4b06      	ldr	r3, [pc, #24]	@ (80035b0 <HAL_MspInit+0x44>)
 8003598:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800359a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800359e:	603b      	str	r3, [r7, #0]
 80035a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80035a2:	bf00      	nop
 80035a4:	370c      	adds	r7, #12
 80035a6:	46bd      	mov	sp, r7
 80035a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ac:	4770      	bx	lr
 80035ae:	bf00      	nop
 80035b0:	40023800 	.word	0x40023800

080035b4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b08c      	sub	sp, #48	@ 0x30
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035bc:	f107 031c 	add.w	r3, r7, #28
 80035c0:	2200      	movs	r2, #0
 80035c2:	601a      	str	r2, [r3, #0]
 80035c4:	605a      	str	r2, [r3, #4]
 80035c6:	609a      	str	r2, [r3, #8]
 80035c8:	60da      	str	r2, [r3, #12]
 80035ca:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a3c      	ldr	r2, [pc, #240]	@ (80036c4 <HAL_SPI_MspInit+0x110>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d128      	bne.n	8003628 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80035d6:	4b3c      	ldr	r3, [pc, #240]	@ (80036c8 <HAL_SPI_MspInit+0x114>)
 80035d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035da:	4a3b      	ldr	r2, [pc, #236]	@ (80036c8 <HAL_SPI_MspInit+0x114>)
 80035dc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80035e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80035e2:	4b39      	ldr	r3, [pc, #228]	@ (80036c8 <HAL_SPI_MspInit+0x114>)
 80035e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035e6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80035ea:	61bb      	str	r3, [r7, #24]
 80035ec:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035ee:	4b36      	ldr	r3, [pc, #216]	@ (80036c8 <HAL_SPI_MspInit+0x114>)
 80035f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035f2:	4a35      	ldr	r2, [pc, #212]	@ (80036c8 <HAL_SPI_MspInit+0x114>)
 80035f4:	f043 0301 	orr.w	r3, r3, #1
 80035f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80035fa:	4b33      	ldr	r3, [pc, #204]	@ (80036c8 <HAL_SPI_MspInit+0x114>)
 80035fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035fe:	f003 0301 	and.w	r3, r3, #1
 8003602:	617b      	str	r3, [r7, #20]
 8003604:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003606:	23e0      	movs	r3, #224	@ 0xe0
 8003608:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800360a:	2302      	movs	r3, #2
 800360c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800360e:	2300      	movs	r3, #0
 8003610:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003612:	2303      	movs	r3, #3
 8003614:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003616:	2305      	movs	r3, #5
 8003618:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800361a:	f107 031c 	add.w	r3, r7, #28
 800361e:	4619      	mov	r1, r3
 8003620:	482a      	ldr	r0, [pc, #168]	@ (80036cc <HAL_SPI_MspInit+0x118>)
 8003622:	f000 fb37 	bl	8003c94 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003626:	e049      	b.n	80036bc <HAL_SPI_MspInit+0x108>
  else if(hspi->Instance==SPI2)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a28      	ldr	r2, [pc, #160]	@ (80036d0 <HAL_SPI_MspInit+0x11c>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d144      	bne.n	80036bc <HAL_SPI_MspInit+0x108>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003632:	4b25      	ldr	r3, [pc, #148]	@ (80036c8 <HAL_SPI_MspInit+0x114>)
 8003634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003636:	4a24      	ldr	r2, [pc, #144]	@ (80036c8 <HAL_SPI_MspInit+0x114>)
 8003638:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800363c:	6413      	str	r3, [r2, #64]	@ 0x40
 800363e:	4b22      	ldr	r3, [pc, #136]	@ (80036c8 <HAL_SPI_MspInit+0x114>)
 8003640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003642:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003646:	613b      	str	r3, [r7, #16]
 8003648:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800364a:	4b1f      	ldr	r3, [pc, #124]	@ (80036c8 <HAL_SPI_MspInit+0x114>)
 800364c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800364e:	4a1e      	ldr	r2, [pc, #120]	@ (80036c8 <HAL_SPI_MspInit+0x114>)
 8003650:	f043 0304 	orr.w	r3, r3, #4
 8003654:	6313      	str	r3, [r2, #48]	@ 0x30
 8003656:	4b1c      	ldr	r3, [pc, #112]	@ (80036c8 <HAL_SPI_MspInit+0x114>)
 8003658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800365a:	f003 0304 	and.w	r3, r3, #4
 800365e:	60fb      	str	r3, [r7, #12]
 8003660:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003662:	4b19      	ldr	r3, [pc, #100]	@ (80036c8 <HAL_SPI_MspInit+0x114>)
 8003664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003666:	4a18      	ldr	r2, [pc, #96]	@ (80036c8 <HAL_SPI_MspInit+0x114>)
 8003668:	f043 0302 	orr.w	r3, r3, #2
 800366c:	6313      	str	r3, [r2, #48]	@ 0x30
 800366e:	4b16      	ldr	r3, [pc, #88]	@ (80036c8 <HAL_SPI_MspInit+0x114>)
 8003670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003672:	f003 0302 	and.w	r3, r3, #2
 8003676:	60bb      	str	r3, [r7, #8]
 8003678:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 800367a:	2306      	movs	r3, #6
 800367c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800367e:	2302      	movs	r3, #2
 8003680:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003682:	2301      	movs	r3, #1
 8003684:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003686:	2303      	movs	r3, #3
 8003688:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800368a:	2305      	movs	r3, #5
 800368c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800368e:	f107 031c 	add.w	r3, r7, #28
 8003692:	4619      	mov	r1, r3
 8003694:	480f      	ldr	r0, [pc, #60]	@ (80036d4 <HAL_SPI_MspInit+0x120>)
 8003696:	f000 fafd 	bl	8003c94 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800369a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800369e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036a0:	2302      	movs	r3, #2
 80036a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80036a4:	2301      	movs	r3, #1
 80036a6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036a8:	2303      	movs	r3, #3
 80036aa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80036ac:	2305      	movs	r3, #5
 80036ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036b0:	f107 031c 	add.w	r3, r7, #28
 80036b4:	4619      	mov	r1, r3
 80036b6:	4808      	ldr	r0, [pc, #32]	@ (80036d8 <HAL_SPI_MspInit+0x124>)
 80036b8:	f000 faec 	bl	8003c94 <HAL_GPIO_Init>
}
 80036bc:	bf00      	nop
 80036be:	3730      	adds	r7, #48	@ 0x30
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bd80      	pop	{r7, pc}
 80036c4:	40013000 	.word	0x40013000
 80036c8:	40023800 	.word	0x40023800
 80036cc:	40020000 	.word	0x40020000
 80036d0:	40003800 	.word	0x40003800
 80036d4:	40020800 	.word	0x40020800
 80036d8:	40020400 	.word	0x40020400

080036dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80036dc:	b480      	push	{r7}
 80036de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80036e0:	bf00      	nop
 80036e2:	e7fd      	b.n	80036e0 <NMI_Handler+0x4>

080036e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80036e4:	b480      	push	{r7}
 80036e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80036e8:	bf00      	nop
 80036ea:	e7fd      	b.n	80036e8 <HardFault_Handler+0x4>

080036ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80036ec:	b480      	push	{r7}
 80036ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80036f0:	bf00      	nop
 80036f2:	e7fd      	b.n	80036f0 <MemManage_Handler+0x4>

080036f4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80036f4:	b480      	push	{r7}
 80036f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80036f8:	bf00      	nop
 80036fa:	e7fd      	b.n	80036f8 <BusFault_Handler+0x4>

080036fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80036fc:	b480      	push	{r7}
 80036fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003700:	bf00      	nop
 8003702:	e7fd      	b.n	8003700 <UsageFault_Handler+0x4>

08003704 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003704:	b480      	push	{r7}
 8003706:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003708:	bf00      	nop
 800370a:	46bd      	mov	sp, r7
 800370c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003710:	4770      	bx	lr

08003712 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003712:	b480      	push	{r7}
 8003714:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003716:	bf00      	nop
 8003718:	46bd      	mov	sp, r7
 800371a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371e:	4770      	bx	lr

08003720 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003720:	b480      	push	{r7}
 8003722:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003724:	bf00      	nop
 8003726:	46bd      	mov	sp, r7
 8003728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372c:	4770      	bx	lr

0800372e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800372e:	b580      	push	{r7, lr}
 8003730:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003732:	f000 f959 	bl	80039e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003736:	bf00      	nop
 8003738:	bd80      	pop	{r7, pc}

0800373a <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800373a:	b580      	push	{r7, lr}
 800373c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(UWB_IRQ_Pin);
 800373e:	2004      	movs	r0, #4
 8003740:	f000 fc5e 	bl	8004000 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8003744:	bf00      	nop
 8003746:	bd80      	pop	{r7, pc}

08003748 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LORA_IRQ_Pin);
 800374c:	2010      	movs	r0, #16
 800374e:	f000 fc57 	bl	8004000 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8003752:	bf00      	nop
 8003754:	bd80      	pop	{r7, pc}
	...

08003758 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800375c:	4802      	ldr	r0, [pc, #8]	@ (8003768 <OTG_FS_IRQHandler+0x10>)
 800375e:	f000 fd9f 	bl	80042a0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8003762:	bf00      	nop
 8003764:	bd80      	pop	{r7, pc}
 8003766:	bf00      	nop
 8003768:	20001900 	.word	0x20001900

0800376c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800376c:	b480      	push	{r7}
 800376e:	af00      	add	r7, sp, #0
  return 1;
 8003770:	2301      	movs	r3, #1
}
 8003772:	4618      	mov	r0, r3
 8003774:	46bd      	mov	sp, r7
 8003776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377a:	4770      	bx	lr

0800377c <_kill>:

int _kill(int pid, int sig)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b082      	sub	sp, #8
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
 8003784:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003786:	f008 ff9b 	bl	800c6c0 <__errno>
 800378a:	4603      	mov	r3, r0
 800378c:	2216      	movs	r2, #22
 800378e:	601a      	str	r2, [r3, #0]
  return -1;
 8003790:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003794:	4618      	mov	r0, r3
 8003796:	3708      	adds	r7, #8
 8003798:	46bd      	mov	sp, r7
 800379a:	bd80      	pop	{r7, pc}

0800379c <_exit>:

void _exit (int status)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b082      	sub	sp, #8
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80037a4:	f04f 31ff 	mov.w	r1, #4294967295
 80037a8:	6878      	ldr	r0, [r7, #4]
 80037aa:	f7ff ffe7 	bl	800377c <_kill>
  while (1) {}    /* Make sure we hang here */
 80037ae:	bf00      	nop
 80037b0:	e7fd      	b.n	80037ae <_exit+0x12>

080037b2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80037b2:	b580      	push	{r7, lr}
 80037b4:	b086      	sub	sp, #24
 80037b6:	af00      	add	r7, sp, #0
 80037b8:	60f8      	str	r0, [r7, #12]
 80037ba:	60b9      	str	r1, [r7, #8]
 80037bc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80037be:	2300      	movs	r3, #0
 80037c0:	617b      	str	r3, [r7, #20]
 80037c2:	e00a      	b.n	80037da <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80037c4:	f3af 8000 	nop.w
 80037c8:	4601      	mov	r1, r0
 80037ca:	68bb      	ldr	r3, [r7, #8]
 80037cc:	1c5a      	adds	r2, r3, #1
 80037ce:	60ba      	str	r2, [r7, #8]
 80037d0:	b2ca      	uxtb	r2, r1
 80037d2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80037d4:	697b      	ldr	r3, [r7, #20]
 80037d6:	3301      	adds	r3, #1
 80037d8:	617b      	str	r3, [r7, #20]
 80037da:	697a      	ldr	r2, [r7, #20]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	429a      	cmp	r2, r3
 80037e0:	dbf0      	blt.n	80037c4 <_read+0x12>
  }

  return len;
 80037e2:	687b      	ldr	r3, [r7, #4]
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	3718      	adds	r7, #24
 80037e8:	46bd      	mov	sp, r7
 80037ea:	bd80      	pop	{r7, pc}

080037ec <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b086      	sub	sp, #24
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	60f8      	str	r0, [r7, #12]
 80037f4:	60b9      	str	r1, [r7, #8]
 80037f6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80037f8:	2300      	movs	r3, #0
 80037fa:	617b      	str	r3, [r7, #20]
 80037fc:	e009      	b.n	8003812 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80037fe:	68bb      	ldr	r3, [r7, #8]
 8003800:	1c5a      	adds	r2, r3, #1
 8003802:	60ba      	str	r2, [r7, #8]
 8003804:	781b      	ldrb	r3, [r3, #0]
 8003806:	4618      	mov	r0, r3
 8003808:	f007 fafd 	bl	800ae06 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800380c:	697b      	ldr	r3, [r7, #20]
 800380e:	3301      	adds	r3, #1
 8003810:	617b      	str	r3, [r7, #20]
 8003812:	697a      	ldr	r2, [r7, #20]
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	429a      	cmp	r2, r3
 8003818:	dbf1      	blt.n	80037fe <_write+0x12>
  }
  return len;
 800381a:	687b      	ldr	r3, [r7, #4]
}
 800381c:	4618      	mov	r0, r3
 800381e:	3718      	adds	r7, #24
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}

08003824 <_close>:

int _close(int file)
{
 8003824:	b480      	push	{r7}
 8003826:	b083      	sub	sp, #12
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800382c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003830:	4618      	mov	r0, r3
 8003832:	370c      	adds	r7, #12
 8003834:	46bd      	mov	sp, r7
 8003836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383a:	4770      	bx	lr

0800383c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800383c:	b480      	push	{r7}
 800383e:	b083      	sub	sp, #12
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
 8003844:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800384c:	605a      	str	r2, [r3, #4]
  return 0;
 800384e:	2300      	movs	r3, #0
}
 8003850:	4618      	mov	r0, r3
 8003852:	370c      	adds	r7, #12
 8003854:	46bd      	mov	sp, r7
 8003856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385a:	4770      	bx	lr

0800385c <_isatty>:

int _isatty(int file)
{
 800385c:	b480      	push	{r7}
 800385e:	b083      	sub	sp, #12
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003864:	2301      	movs	r3, #1
}
 8003866:	4618      	mov	r0, r3
 8003868:	370c      	adds	r7, #12
 800386a:	46bd      	mov	sp, r7
 800386c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003870:	4770      	bx	lr

08003872 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003872:	b480      	push	{r7}
 8003874:	b085      	sub	sp, #20
 8003876:	af00      	add	r7, sp, #0
 8003878:	60f8      	str	r0, [r7, #12]
 800387a:	60b9      	str	r1, [r7, #8]
 800387c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800387e:	2300      	movs	r3, #0
}
 8003880:	4618      	mov	r0, r3
 8003882:	3714      	adds	r7, #20
 8003884:	46bd      	mov	sp, r7
 8003886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388a:	4770      	bx	lr

0800388c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b086      	sub	sp, #24
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003894:	4a14      	ldr	r2, [pc, #80]	@ (80038e8 <_sbrk+0x5c>)
 8003896:	4b15      	ldr	r3, [pc, #84]	@ (80038ec <_sbrk+0x60>)
 8003898:	1ad3      	subs	r3, r2, r3
 800389a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800389c:	697b      	ldr	r3, [r7, #20]
 800389e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80038a0:	4b13      	ldr	r3, [pc, #76]	@ (80038f0 <_sbrk+0x64>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d102      	bne.n	80038ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80038a8:	4b11      	ldr	r3, [pc, #68]	@ (80038f0 <_sbrk+0x64>)
 80038aa:	4a12      	ldr	r2, [pc, #72]	@ (80038f4 <_sbrk+0x68>)
 80038ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80038ae:	4b10      	ldr	r3, [pc, #64]	@ (80038f0 <_sbrk+0x64>)
 80038b0:	681a      	ldr	r2, [r3, #0]
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	4413      	add	r3, r2
 80038b6:	693a      	ldr	r2, [r7, #16]
 80038b8:	429a      	cmp	r2, r3
 80038ba:	d207      	bcs.n	80038cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80038bc:	f008 ff00 	bl	800c6c0 <__errno>
 80038c0:	4603      	mov	r3, r0
 80038c2:	220c      	movs	r2, #12
 80038c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80038c6:	f04f 33ff 	mov.w	r3, #4294967295
 80038ca:	e009      	b.n	80038e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80038cc:	4b08      	ldr	r3, [pc, #32]	@ (80038f0 <_sbrk+0x64>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80038d2:	4b07      	ldr	r3, [pc, #28]	@ (80038f0 <_sbrk+0x64>)
 80038d4:	681a      	ldr	r2, [r3, #0]
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	4413      	add	r3, r2
 80038da:	4a05      	ldr	r2, [pc, #20]	@ (80038f0 <_sbrk+0x64>)
 80038dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80038de:	68fb      	ldr	r3, [r7, #12]
}
 80038e0:	4618      	mov	r0, r3
 80038e2:	3718      	adds	r7, #24
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bd80      	pop	{r7, pc}
 80038e8:	20040000 	.word	0x20040000
 80038ec:	00000400 	.word	0x00000400
 80038f0:	20000418 	.word	0x20000418
 80038f4:	20001f30 	.word	0x20001f30

080038f8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80038f8:	b480      	push	{r7}
 80038fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80038fc:	4b06      	ldr	r3, [pc, #24]	@ (8003918 <SystemInit+0x20>)
 80038fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003902:	4a05      	ldr	r2, [pc, #20]	@ (8003918 <SystemInit+0x20>)
 8003904:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003908:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800390c:	bf00      	nop
 800390e:	46bd      	mov	sp, r7
 8003910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003914:	4770      	bx	lr
 8003916:	bf00      	nop
 8003918:	e000ed00 	.word	0xe000ed00

0800391c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800391c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003954 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit 
 8003920:	f7ff ffea 	bl	80038f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003924:	480c      	ldr	r0, [pc, #48]	@ (8003958 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003926:	490d      	ldr	r1, [pc, #52]	@ (800395c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003928:	4a0d      	ldr	r2, [pc, #52]	@ (8003960 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800392a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800392c:	e002      	b.n	8003934 <LoopCopyDataInit>

0800392e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800392e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003930:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003932:	3304      	adds	r3, #4

08003934 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003934:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003936:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003938:	d3f9      	bcc.n	800392e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800393a:	4a0a      	ldr	r2, [pc, #40]	@ (8003964 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800393c:	4c0a      	ldr	r4, [pc, #40]	@ (8003968 <LoopFillZerobss+0x22>)
  movs r3, #0
 800393e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003940:	e001      	b.n	8003946 <LoopFillZerobss>

08003942 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003942:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003944:	3204      	adds	r2, #4

08003946 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003946:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003948:	d3fb      	bcc.n	8003942 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800394a:	f008 febf 	bl	800c6cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800394e:	f7ff fb8d 	bl	800306c <main>
  bx  lr    
 8003952:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003954:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8003958:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800395c:	200002e8 	.word	0x200002e8
  ldr r2, =_sidata
 8003960:	0800e7bc 	.word	0x0800e7bc
  ldr r2, =_sbss
 8003964:	200002e8 	.word	0x200002e8
  ldr r4, =_ebss
 8003968:	20001f2c 	.word	0x20001f2c

0800396c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800396c:	e7fe      	b.n	800396c <ADC_IRQHandler>

0800396e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800396e:	b580      	push	{r7, lr}
 8003970:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003972:	2003      	movs	r0, #3
 8003974:	f000 f94c 	bl	8003c10 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003978:	200f      	movs	r0, #15
 800397a:	f000 f805 	bl	8003988 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800397e:	f7ff fdf5 	bl	800356c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003982:	2300      	movs	r3, #0
}
 8003984:	4618      	mov	r0, r3
 8003986:	bd80      	pop	{r7, pc}

08003988 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b082      	sub	sp, #8
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003990:	4b12      	ldr	r3, [pc, #72]	@ (80039dc <HAL_InitTick+0x54>)
 8003992:	681a      	ldr	r2, [r3, #0]
 8003994:	4b12      	ldr	r3, [pc, #72]	@ (80039e0 <HAL_InitTick+0x58>)
 8003996:	781b      	ldrb	r3, [r3, #0]
 8003998:	4619      	mov	r1, r3
 800399a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800399e:	fbb3 f3f1 	udiv	r3, r3, r1
 80039a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80039a6:	4618      	mov	r0, r3
 80039a8:	f000 f967 	bl	8003c7a <HAL_SYSTICK_Config>
 80039ac:	4603      	mov	r3, r0
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d001      	beq.n	80039b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	e00e      	b.n	80039d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2b0f      	cmp	r3, #15
 80039ba:	d80a      	bhi.n	80039d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80039bc:	2200      	movs	r2, #0
 80039be:	6879      	ldr	r1, [r7, #4]
 80039c0:	f04f 30ff 	mov.w	r0, #4294967295
 80039c4:	f000 f92f 	bl	8003c26 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80039c8:	4a06      	ldr	r2, [pc, #24]	@ (80039e4 <HAL_InitTick+0x5c>)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80039ce:	2300      	movs	r3, #0
 80039d0:	e000      	b.n	80039d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80039d2:	2301      	movs	r3, #1
}
 80039d4:	4618      	mov	r0, r3
 80039d6:	3708      	adds	r7, #8
 80039d8:	46bd      	mov	sp, r7
 80039da:	bd80      	pop	{r7, pc}
 80039dc:	20000014 	.word	0x20000014
 80039e0:	2000001c 	.word	0x2000001c
 80039e4:	20000018 	.word	0x20000018

080039e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80039e8:	b480      	push	{r7}
 80039ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80039ec:	4b06      	ldr	r3, [pc, #24]	@ (8003a08 <HAL_IncTick+0x20>)
 80039ee:	781b      	ldrb	r3, [r3, #0]
 80039f0:	461a      	mov	r2, r3
 80039f2:	4b06      	ldr	r3, [pc, #24]	@ (8003a0c <HAL_IncTick+0x24>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4413      	add	r3, r2
 80039f8:	4a04      	ldr	r2, [pc, #16]	@ (8003a0c <HAL_IncTick+0x24>)
 80039fa:	6013      	str	r3, [r2, #0]
}
 80039fc:	bf00      	nop
 80039fe:	46bd      	mov	sp, r7
 8003a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a04:	4770      	bx	lr
 8003a06:	bf00      	nop
 8003a08:	2000001c 	.word	0x2000001c
 8003a0c:	2000041c 	.word	0x2000041c

08003a10 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003a10:	b480      	push	{r7}
 8003a12:	af00      	add	r7, sp, #0
  return uwTick;
 8003a14:	4b03      	ldr	r3, [pc, #12]	@ (8003a24 <HAL_GetTick+0x14>)
 8003a16:	681b      	ldr	r3, [r3, #0]
}
 8003a18:	4618      	mov	r0, r3
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a20:	4770      	bx	lr
 8003a22:	bf00      	nop
 8003a24:	2000041c 	.word	0x2000041c

08003a28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b084      	sub	sp, #16
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003a30:	f7ff ffee 	bl	8003a10 <HAL_GetTick>
 8003a34:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a40:	d005      	beq.n	8003a4e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003a42:	4b0a      	ldr	r3, [pc, #40]	@ (8003a6c <HAL_Delay+0x44>)
 8003a44:	781b      	ldrb	r3, [r3, #0]
 8003a46:	461a      	mov	r2, r3
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	4413      	add	r3, r2
 8003a4c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003a4e:	bf00      	nop
 8003a50:	f7ff ffde 	bl	8003a10 <HAL_GetTick>
 8003a54:	4602      	mov	r2, r0
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	1ad3      	subs	r3, r2, r3
 8003a5a:	68fa      	ldr	r2, [r7, #12]
 8003a5c:	429a      	cmp	r2, r3
 8003a5e:	d8f7      	bhi.n	8003a50 <HAL_Delay+0x28>
  {
  }
}
 8003a60:	bf00      	nop
 8003a62:	bf00      	nop
 8003a64:	3710      	adds	r7, #16
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bd80      	pop	{r7, pc}
 8003a6a:	bf00      	nop
 8003a6c:	2000001c 	.word	0x2000001c

08003a70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a70:	b480      	push	{r7}
 8003a72:	b085      	sub	sp, #20
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	f003 0307 	and.w	r3, r3, #7
 8003a7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a80:	4b0b      	ldr	r3, [pc, #44]	@ (8003ab0 <__NVIC_SetPriorityGrouping+0x40>)
 8003a82:	68db      	ldr	r3, [r3, #12]
 8003a84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a86:	68ba      	ldr	r2, [r7, #8]
 8003a88:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003a8c:	4013      	ands	r3, r2
 8003a8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a94:	68bb      	ldr	r3, [r7, #8]
 8003a96:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003a98:	4b06      	ldr	r3, [pc, #24]	@ (8003ab4 <__NVIC_SetPriorityGrouping+0x44>)
 8003a9a:	4313      	orrs	r3, r2
 8003a9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a9e:	4a04      	ldr	r2, [pc, #16]	@ (8003ab0 <__NVIC_SetPriorityGrouping+0x40>)
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	60d3      	str	r3, [r2, #12]
}
 8003aa4:	bf00      	nop
 8003aa6:	3714      	adds	r7, #20
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aae:	4770      	bx	lr
 8003ab0:	e000ed00 	.word	0xe000ed00
 8003ab4:	05fa0000 	.word	0x05fa0000

08003ab8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003abc:	4b04      	ldr	r3, [pc, #16]	@ (8003ad0 <__NVIC_GetPriorityGrouping+0x18>)
 8003abe:	68db      	ldr	r3, [r3, #12]
 8003ac0:	0a1b      	lsrs	r3, r3, #8
 8003ac2:	f003 0307 	and.w	r3, r3, #7
}
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ace:	4770      	bx	lr
 8003ad0:	e000ed00 	.word	0xe000ed00

08003ad4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ad4:	b480      	push	{r7}
 8003ad6:	b083      	sub	sp, #12
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	4603      	mov	r3, r0
 8003adc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ade:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	db0b      	blt.n	8003afe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ae6:	79fb      	ldrb	r3, [r7, #7]
 8003ae8:	f003 021f 	and.w	r2, r3, #31
 8003aec:	4907      	ldr	r1, [pc, #28]	@ (8003b0c <__NVIC_EnableIRQ+0x38>)
 8003aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003af2:	095b      	lsrs	r3, r3, #5
 8003af4:	2001      	movs	r0, #1
 8003af6:	fa00 f202 	lsl.w	r2, r0, r2
 8003afa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003afe:	bf00      	nop
 8003b00:	370c      	adds	r7, #12
 8003b02:	46bd      	mov	sp, r7
 8003b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b08:	4770      	bx	lr
 8003b0a:	bf00      	nop
 8003b0c:	e000e100 	.word	0xe000e100

08003b10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b10:	b480      	push	{r7}
 8003b12:	b083      	sub	sp, #12
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	4603      	mov	r3, r0
 8003b18:	6039      	str	r1, [r7, #0]
 8003b1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	db0a      	blt.n	8003b3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	b2da      	uxtb	r2, r3
 8003b28:	490c      	ldr	r1, [pc, #48]	@ (8003b5c <__NVIC_SetPriority+0x4c>)
 8003b2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b2e:	0112      	lsls	r2, r2, #4
 8003b30:	b2d2      	uxtb	r2, r2
 8003b32:	440b      	add	r3, r1
 8003b34:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003b38:	e00a      	b.n	8003b50 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	b2da      	uxtb	r2, r3
 8003b3e:	4908      	ldr	r1, [pc, #32]	@ (8003b60 <__NVIC_SetPriority+0x50>)
 8003b40:	79fb      	ldrb	r3, [r7, #7]
 8003b42:	f003 030f 	and.w	r3, r3, #15
 8003b46:	3b04      	subs	r3, #4
 8003b48:	0112      	lsls	r2, r2, #4
 8003b4a:	b2d2      	uxtb	r2, r2
 8003b4c:	440b      	add	r3, r1
 8003b4e:	761a      	strb	r2, [r3, #24]
}
 8003b50:	bf00      	nop
 8003b52:	370c      	adds	r7, #12
 8003b54:	46bd      	mov	sp, r7
 8003b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5a:	4770      	bx	lr
 8003b5c:	e000e100 	.word	0xe000e100
 8003b60:	e000ed00 	.word	0xe000ed00

08003b64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b089      	sub	sp, #36	@ 0x24
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	60f8      	str	r0, [r7, #12]
 8003b6c:	60b9      	str	r1, [r7, #8]
 8003b6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	f003 0307 	and.w	r3, r3, #7
 8003b76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b78:	69fb      	ldr	r3, [r7, #28]
 8003b7a:	f1c3 0307 	rsb	r3, r3, #7
 8003b7e:	2b04      	cmp	r3, #4
 8003b80:	bf28      	it	cs
 8003b82:	2304      	movcs	r3, #4
 8003b84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b86:	69fb      	ldr	r3, [r7, #28]
 8003b88:	3304      	adds	r3, #4
 8003b8a:	2b06      	cmp	r3, #6
 8003b8c:	d902      	bls.n	8003b94 <NVIC_EncodePriority+0x30>
 8003b8e:	69fb      	ldr	r3, [r7, #28]
 8003b90:	3b03      	subs	r3, #3
 8003b92:	e000      	b.n	8003b96 <NVIC_EncodePriority+0x32>
 8003b94:	2300      	movs	r3, #0
 8003b96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b98:	f04f 32ff 	mov.w	r2, #4294967295
 8003b9c:	69bb      	ldr	r3, [r7, #24]
 8003b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8003ba2:	43da      	mvns	r2, r3
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	401a      	ands	r2, r3
 8003ba8:	697b      	ldr	r3, [r7, #20]
 8003baa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003bac:	f04f 31ff 	mov.w	r1, #4294967295
 8003bb0:	697b      	ldr	r3, [r7, #20]
 8003bb2:	fa01 f303 	lsl.w	r3, r1, r3
 8003bb6:	43d9      	mvns	r1, r3
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bbc:	4313      	orrs	r3, r2
         );
}
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	3724      	adds	r7, #36	@ 0x24
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc8:	4770      	bx	lr
	...

08003bcc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b082      	sub	sp, #8
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	3b01      	subs	r3, #1
 8003bd8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003bdc:	d301      	bcc.n	8003be2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003bde:	2301      	movs	r3, #1
 8003be0:	e00f      	b.n	8003c02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003be2:	4a0a      	ldr	r2, [pc, #40]	@ (8003c0c <SysTick_Config+0x40>)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	3b01      	subs	r3, #1
 8003be8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003bea:	210f      	movs	r1, #15
 8003bec:	f04f 30ff 	mov.w	r0, #4294967295
 8003bf0:	f7ff ff8e 	bl	8003b10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003bf4:	4b05      	ldr	r3, [pc, #20]	@ (8003c0c <SysTick_Config+0x40>)
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003bfa:	4b04      	ldr	r3, [pc, #16]	@ (8003c0c <SysTick_Config+0x40>)
 8003bfc:	2207      	movs	r2, #7
 8003bfe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003c00:	2300      	movs	r3, #0
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	3708      	adds	r7, #8
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}
 8003c0a:	bf00      	nop
 8003c0c:	e000e010 	.word	0xe000e010

08003c10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b082      	sub	sp, #8
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003c18:	6878      	ldr	r0, [r7, #4]
 8003c1a:	f7ff ff29 	bl	8003a70 <__NVIC_SetPriorityGrouping>
}
 8003c1e:	bf00      	nop
 8003c20:	3708      	adds	r7, #8
 8003c22:	46bd      	mov	sp, r7
 8003c24:	bd80      	pop	{r7, pc}

08003c26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003c26:	b580      	push	{r7, lr}
 8003c28:	b086      	sub	sp, #24
 8003c2a:	af00      	add	r7, sp, #0
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	60b9      	str	r1, [r7, #8]
 8003c30:	607a      	str	r2, [r7, #4]
 8003c32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003c34:	2300      	movs	r3, #0
 8003c36:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003c38:	f7ff ff3e 	bl	8003ab8 <__NVIC_GetPriorityGrouping>
 8003c3c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c3e:	687a      	ldr	r2, [r7, #4]
 8003c40:	68b9      	ldr	r1, [r7, #8]
 8003c42:	6978      	ldr	r0, [r7, #20]
 8003c44:	f7ff ff8e 	bl	8003b64 <NVIC_EncodePriority>
 8003c48:	4602      	mov	r2, r0
 8003c4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c4e:	4611      	mov	r1, r2
 8003c50:	4618      	mov	r0, r3
 8003c52:	f7ff ff5d 	bl	8003b10 <__NVIC_SetPriority>
}
 8003c56:	bf00      	nop
 8003c58:	3718      	adds	r7, #24
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd80      	pop	{r7, pc}

08003c5e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c5e:	b580      	push	{r7, lr}
 8003c60:	b082      	sub	sp, #8
 8003c62:	af00      	add	r7, sp, #0
 8003c64:	4603      	mov	r3, r0
 8003c66:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	f7ff ff31 	bl	8003ad4 <__NVIC_EnableIRQ>
}
 8003c72:	bf00      	nop
 8003c74:	3708      	adds	r7, #8
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bd80      	pop	{r7, pc}

08003c7a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003c7a:	b580      	push	{r7, lr}
 8003c7c:	b082      	sub	sp, #8
 8003c7e:	af00      	add	r7, sp, #0
 8003c80:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003c82:	6878      	ldr	r0, [r7, #4]
 8003c84:	f7ff ffa2 	bl	8003bcc <SysTick_Config>
 8003c88:	4603      	mov	r3, r0
}
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	3708      	adds	r7, #8
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	bd80      	pop	{r7, pc}
	...

08003c94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c94:	b480      	push	{r7}
 8003c96:	b089      	sub	sp, #36	@ 0x24
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
 8003c9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003caa:	2300      	movs	r3, #0
 8003cac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8003cae:	2300      	movs	r3, #0
 8003cb0:	61fb      	str	r3, [r7, #28]
 8003cb2:	e169      	b.n	8003f88 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003cb4:	2201      	movs	r2, #1
 8003cb6:	69fb      	ldr	r3, [r7, #28]
 8003cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cbc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	697a      	ldr	r2, [r7, #20]
 8003cc4:	4013      	ands	r3, r2
 8003cc6:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8003cc8:	693a      	ldr	r2, [r7, #16]
 8003cca:	697b      	ldr	r3, [r7, #20]
 8003ccc:	429a      	cmp	r2, r3
 8003cce:	f040 8158 	bne.w	8003f82 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	f003 0303 	and.w	r3, r3, #3
 8003cda:	2b01      	cmp	r3, #1
 8003cdc:	d005      	beq.n	8003cea <HAL_GPIO_Init+0x56>
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	f003 0303 	and.w	r3, r3, #3
 8003ce6:	2b02      	cmp	r3, #2
 8003ce8:	d130      	bne.n	8003d4c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	689b      	ldr	r3, [r3, #8]
 8003cee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003cf0:	69fb      	ldr	r3, [r7, #28]
 8003cf2:	005b      	lsls	r3, r3, #1
 8003cf4:	2203      	movs	r2, #3
 8003cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cfa:	43db      	mvns	r3, r3
 8003cfc:	69ba      	ldr	r2, [r7, #24]
 8003cfe:	4013      	ands	r3, r2
 8003d00:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	68da      	ldr	r2, [r3, #12]
 8003d06:	69fb      	ldr	r3, [r7, #28]
 8003d08:	005b      	lsls	r3, r3, #1
 8003d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d0e:	69ba      	ldr	r2, [r7, #24]
 8003d10:	4313      	orrs	r3, r2
 8003d12:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	69ba      	ldr	r2, [r7, #24]
 8003d18:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	685b      	ldr	r3, [r3, #4]
 8003d1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d20:	2201      	movs	r2, #1
 8003d22:	69fb      	ldr	r3, [r7, #28]
 8003d24:	fa02 f303 	lsl.w	r3, r2, r3
 8003d28:	43db      	mvns	r3, r3
 8003d2a:	69ba      	ldr	r2, [r7, #24]
 8003d2c:	4013      	ands	r3, r2
 8003d2e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	091b      	lsrs	r3, r3, #4
 8003d36:	f003 0201 	and.w	r2, r3, #1
 8003d3a:	69fb      	ldr	r3, [r7, #28]
 8003d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d40:	69ba      	ldr	r2, [r7, #24]
 8003d42:	4313      	orrs	r3, r2
 8003d44:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	69ba      	ldr	r2, [r7, #24]
 8003d4a:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	f003 0303 	and.w	r3, r3, #3
 8003d54:	2b03      	cmp	r3, #3
 8003d56:	d017      	beq.n	8003d88 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	68db      	ldr	r3, [r3, #12]
 8003d5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003d5e:	69fb      	ldr	r3, [r7, #28]
 8003d60:	005b      	lsls	r3, r3, #1
 8003d62:	2203      	movs	r2, #3
 8003d64:	fa02 f303 	lsl.w	r3, r2, r3
 8003d68:	43db      	mvns	r3, r3
 8003d6a:	69ba      	ldr	r2, [r7, #24]
 8003d6c:	4013      	ands	r3, r2
 8003d6e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	689a      	ldr	r2, [r3, #8]
 8003d74:	69fb      	ldr	r3, [r7, #28]
 8003d76:	005b      	lsls	r3, r3, #1
 8003d78:	fa02 f303 	lsl.w	r3, r2, r3
 8003d7c:	69ba      	ldr	r2, [r7, #24]
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	69ba      	ldr	r2, [r7, #24]
 8003d86:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	f003 0303 	and.w	r3, r3, #3
 8003d90:	2b02      	cmp	r3, #2
 8003d92:	d123      	bne.n	8003ddc <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003d94:	69fb      	ldr	r3, [r7, #28]
 8003d96:	08da      	lsrs	r2, r3, #3
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	3208      	adds	r2, #8
 8003d9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003da0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003da2:	69fb      	ldr	r3, [r7, #28]
 8003da4:	f003 0307 	and.w	r3, r3, #7
 8003da8:	009b      	lsls	r3, r3, #2
 8003daa:	220f      	movs	r2, #15
 8003dac:	fa02 f303 	lsl.w	r3, r2, r3
 8003db0:	43db      	mvns	r3, r3
 8003db2:	69ba      	ldr	r2, [r7, #24]
 8003db4:	4013      	ands	r3, r2
 8003db6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	691a      	ldr	r2, [r3, #16]
 8003dbc:	69fb      	ldr	r3, [r7, #28]
 8003dbe:	f003 0307 	and.w	r3, r3, #7
 8003dc2:	009b      	lsls	r3, r3, #2
 8003dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc8:	69ba      	ldr	r2, [r7, #24]
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003dce:	69fb      	ldr	r3, [r7, #28]
 8003dd0:	08da      	lsrs	r2, r3, #3
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	3208      	adds	r2, #8
 8003dd6:	69b9      	ldr	r1, [r7, #24]
 8003dd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003de2:	69fb      	ldr	r3, [r7, #28]
 8003de4:	005b      	lsls	r3, r3, #1
 8003de6:	2203      	movs	r2, #3
 8003de8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dec:	43db      	mvns	r3, r3
 8003dee:	69ba      	ldr	r2, [r7, #24]
 8003df0:	4013      	ands	r3, r2
 8003df2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	f003 0203 	and.w	r2, r3, #3
 8003dfc:	69fb      	ldr	r3, [r7, #28]
 8003dfe:	005b      	lsls	r3, r3, #1
 8003e00:	fa02 f303 	lsl.w	r3, r2, r3
 8003e04:	69ba      	ldr	r2, [r7, #24]
 8003e06:	4313      	orrs	r3, r2
 8003e08:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	69ba      	ldr	r2, [r7, #24]
 8003e0e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	f000 80b2 	beq.w	8003f82 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e1e:	4b60      	ldr	r3, [pc, #384]	@ (8003fa0 <HAL_GPIO_Init+0x30c>)
 8003e20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e22:	4a5f      	ldr	r2, [pc, #380]	@ (8003fa0 <HAL_GPIO_Init+0x30c>)
 8003e24:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003e28:	6453      	str	r3, [r2, #68]	@ 0x44
 8003e2a:	4b5d      	ldr	r3, [pc, #372]	@ (8003fa0 <HAL_GPIO_Init+0x30c>)
 8003e2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e32:	60fb      	str	r3, [r7, #12]
 8003e34:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003e36:	4a5b      	ldr	r2, [pc, #364]	@ (8003fa4 <HAL_GPIO_Init+0x310>)
 8003e38:	69fb      	ldr	r3, [r7, #28]
 8003e3a:	089b      	lsrs	r3, r3, #2
 8003e3c:	3302      	adds	r3, #2
 8003e3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e42:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003e44:	69fb      	ldr	r3, [r7, #28]
 8003e46:	f003 0303 	and.w	r3, r3, #3
 8003e4a:	009b      	lsls	r3, r3, #2
 8003e4c:	220f      	movs	r2, #15
 8003e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e52:	43db      	mvns	r3, r3
 8003e54:	69ba      	ldr	r2, [r7, #24]
 8003e56:	4013      	ands	r3, r2
 8003e58:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	4a52      	ldr	r2, [pc, #328]	@ (8003fa8 <HAL_GPIO_Init+0x314>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d02b      	beq.n	8003eba <HAL_GPIO_Init+0x226>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	4a51      	ldr	r2, [pc, #324]	@ (8003fac <HAL_GPIO_Init+0x318>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d025      	beq.n	8003eb6 <HAL_GPIO_Init+0x222>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	4a50      	ldr	r2, [pc, #320]	@ (8003fb0 <HAL_GPIO_Init+0x31c>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d01f      	beq.n	8003eb2 <HAL_GPIO_Init+0x21e>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	4a4f      	ldr	r2, [pc, #316]	@ (8003fb4 <HAL_GPIO_Init+0x320>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d019      	beq.n	8003eae <HAL_GPIO_Init+0x21a>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	4a4e      	ldr	r2, [pc, #312]	@ (8003fb8 <HAL_GPIO_Init+0x324>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d013      	beq.n	8003eaa <HAL_GPIO_Init+0x216>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	4a4d      	ldr	r2, [pc, #308]	@ (8003fbc <HAL_GPIO_Init+0x328>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d00d      	beq.n	8003ea6 <HAL_GPIO_Init+0x212>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	4a4c      	ldr	r2, [pc, #304]	@ (8003fc0 <HAL_GPIO_Init+0x32c>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d007      	beq.n	8003ea2 <HAL_GPIO_Init+0x20e>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	4a4b      	ldr	r2, [pc, #300]	@ (8003fc4 <HAL_GPIO_Init+0x330>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d101      	bne.n	8003e9e <HAL_GPIO_Init+0x20a>
 8003e9a:	2307      	movs	r3, #7
 8003e9c:	e00e      	b.n	8003ebc <HAL_GPIO_Init+0x228>
 8003e9e:	2308      	movs	r3, #8
 8003ea0:	e00c      	b.n	8003ebc <HAL_GPIO_Init+0x228>
 8003ea2:	2306      	movs	r3, #6
 8003ea4:	e00a      	b.n	8003ebc <HAL_GPIO_Init+0x228>
 8003ea6:	2305      	movs	r3, #5
 8003ea8:	e008      	b.n	8003ebc <HAL_GPIO_Init+0x228>
 8003eaa:	2304      	movs	r3, #4
 8003eac:	e006      	b.n	8003ebc <HAL_GPIO_Init+0x228>
 8003eae:	2303      	movs	r3, #3
 8003eb0:	e004      	b.n	8003ebc <HAL_GPIO_Init+0x228>
 8003eb2:	2302      	movs	r3, #2
 8003eb4:	e002      	b.n	8003ebc <HAL_GPIO_Init+0x228>
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	e000      	b.n	8003ebc <HAL_GPIO_Init+0x228>
 8003eba:	2300      	movs	r3, #0
 8003ebc:	69fa      	ldr	r2, [r7, #28]
 8003ebe:	f002 0203 	and.w	r2, r2, #3
 8003ec2:	0092      	lsls	r2, r2, #2
 8003ec4:	4093      	lsls	r3, r2
 8003ec6:	69ba      	ldr	r2, [r7, #24]
 8003ec8:	4313      	orrs	r3, r2
 8003eca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003ecc:	4935      	ldr	r1, [pc, #212]	@ (8003fa4 <HAL_GPIO_Init+0x310>)
 8003ece:	69fb      	ldr	r3, [r7, #28]
 8003ed0:	089b      	lsrs	r3, r3, #2
 8003ed2:	3302      	adds	r3, #2
 8003ed4:	69ba      	ldr	r2, [r7, #24]
 8003ed6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003eda:	4b3b      	ldr	r3, [pc, #236]	@ (8003fc8 <HAL_GPIO_Init+0x334>)
 8003edc:	689b      	ldr	r3, [r3, #8]
 8003ede:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ee0:	693b      	ldr	r3, [r7, #16]
 8003ee2:	43db      	mvns	r3, r3
 8003ee4:	69ba      	ldr	r2, [r7, #24]
 8003ee6:	4013      	ands	r3, r2
 8003ee8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d003      	beq.n	8003efe <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003ef6:	69ba      	ldr	r2, [r7, #24]
 8003ef8:	693b      	ldr	r3, [r7, #16]
 8003efa:	4313      	orrs	r3, r2
 8003efc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003efe:	4a32      	ldr	r2, [pc, #200]	@ (8003fc8 <HAL_GPIO_Init+0x334>)
 8003f00:	69bb      	ldr	r3, [r7, #24]
 8003f02:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003f04:	4b30      	ldr	r3, [pc, #192]	@ (8003fc8 <HAL_GPIO_Init+0x334>)
 8003f06:	68db      	ldr	r3, [r3, #12]
 8003f08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f0a:	693b      	ldr	r3, [r7, #16]
 8003f0c:	43db      	mvns	r3, r3
 8003f0e:	69ba      	ldr	r2, [r7, #24]
 8003f10:	4013      	ands	r3, r2
 8003f12:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d003      	beq.n	8003f28 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003f20:	69ba      	ldr	r2, [r7, #24]
 8003f22:	693b      	ldr	r3, [r7, #16]
 8003f24:	4313      	orrs	r3, r2
 8003f26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003f28:	4a27      	ldr	r2, [pc, #156]	@ (8003fc8 <HAL_GPIO_Init+0x334>)
 8003f2a:	69bb      	ldr	r3, [r7, #24]
 8003f2c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003f2e:	4b26      	ldr	r3, [pc, #152]	@ (8003fc8 <HAL_GPIO_Init+0x334>)
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f34:	693b      	ldr	r3, [r7, #16]
 8003f36:	43db      	mvns	r3, r3
 8003f38:	69ba      	ldr	r2, [r7, #24]
 8003f3a:	4013      	ands	r3, r2
 8003f3c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d003      	beq.n	8003f52 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003f4a:	69ba      	ldr	r2, [r7, #24]
 8003f4c:	693b      	ldr	r3, [r7, #16]
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003f52:	4a1d      	ldr	r2, [pc, #116]	@ (8003fc8 <HAL_GPIO_Init+0x334>)
 8003f54:	69bb      	ldr	r3, [r7, #24]
 8003f56:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003f58:	4b1b      	ldr	r3, [pc, #108]	@ (8003fc8 <HAL_GPIO_Init+0x334>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f5e:	693b      	ldr	r3, [r7, #16]
 8003f60:	43db      	mvns	r3, r3
 8003f62:	69ba      	ldr	r2, [r7, #24]
 8003f64:	4013      	ands	r3, r2
 8003f66:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d003      	beq.n	8003f7c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003f74:	69ba      	ldr	r2, [r7, #24]
 8003f76:	693b      	ldr	r3, [r7, #16]
 8003f78:	4313      	orrs	r3, r2
 8003f7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003f7c:	4a12      	ldr	r2, [pc, #72]	@ (8003fc8 <HAL_GPIO_Init+0x334>)
 8003f7e:	69bb      	ldr	r3, [r7, #24]
 8003f80:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8003f82:	69fb      	ldr	r3, [r7, #28]
 8003f84:	3301      	adds	r3, #1
 8003f86:	61fb      	str	r3, [r7, #28]
 8003f88:	69fb      	ldr	r3, [r7, #28]
 8003f8a:	2b0f      	cmp	r3, #15
 8003f8c:	f67f ae92 	bls.w	8003cb4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003f90:	bf00      	nop
 8003f92:	bf00      	nop
 8003f94:	3724      	adds	r7, #36	@ 0x24
 8003f96:	46bd      	mov	sp, r7
 8003f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9c:	4770      	bx	lr
 8003f9e:	bf00      	nop
 8003fa0:	40023800 	.word	0x40023800
 8003fa4:	40013800 	.word	0x40013800
 8003fa8:	40020000 	.word	0x40020000
 8003fac:	40020400 	.word	0x40020400
 8003fb0:	40020800 	.word	0x40020800
 8003fb4:	40020c00 	.word	0x40020c00
 8003fb8:	40021000 	.word	0x40021000
 8003fbc:	40021400 	.word	0x40021400
 8003fc0:	40021800 	.word	0x40021800
 8003fc4:	40021c00 	.word	0x40021c00
 8003fc8:	40013c00 	.word	0x40013c00

08003fcc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b083      	sub	sp, #12
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
 8003fd4:	460b      	mov	r3, r1
 8003fd6:	807b      	strh	r3, [r7, #2]
 8003fd8:	4613      	mov	r3, r2
 8003fda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003fdc:	787b      	ldrb	r3, [r7, #1]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d003      	beq.n	8003fea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003fe2:	887a      	ldrh	r2, [r7, #2]
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003fe8:	e003      	b.n	8003ff2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003fea:	887b      	ldrh	r3, [r7, #2]
 8003fec:	041a      	lsls	r2, r3, #16
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	619a      	str	r2, [r3, #24]
}
 8003ff2:	bf00      	nop
 8003ff4:	370c      	adds	r7, #12
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffc:	4770      	bx	lr
	...

08004000 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b082      	sub	sp, #8
 8004004:	af00      	add	r7, sp, #0
 8004006:	4603      	mov	r3, r0
 8004008:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800400a:	4b08      	ldr	r3, [pc, #32]	@ (800402c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800400c:	695a      	ldr	r2, [r3, #20]
 800400e:	88fb      	ldrh	r3, [r7, #6]
 8004010:	4013      	ands	r3, r2
 8004012:	2b00      	cmp	r3, #0
 8004014:	d006      	beq.n	8004024 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004016:	4a05      	ldr	r2, [pc, #20]	@ (800402c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004018:	88fb      	ldrh	r3, [r7, #6]
 800401a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800401c:	88fb      	ldrh	r3, [r7, #6]
 800401e:	4618      	mov	r0, r3
 8004020:	f7fd faf8 	bl	8001614 <HAL_GPIO_EXTI_Callback>
  }
}
 8004024:	bf00      	nop
 8004026:	3708      	adds	r7, #8
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}
 800402c:	40013c00 	.word	0x40013c00

08004030 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b086      	sub	sp, #24
 8004034:	af02      	add	r7, sp, #8
 8004036:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d101      	bne.n	8004042 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800403e:	2301      	movs	r3, #1
 8004040:	e108      	b.n	8004254 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800404e:	b2db      	uxtb	r3, r3
 8004050:	2b00      	cmp	r3, #0
 8004052:	d106      	bne.n	8004062 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2200      	movs	r2, #0
 8004058:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800405c:	6878      	ldr	r0, [r7, #4]
 800405e:	f007 f80d 	bl	800b07c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2203      	movs	r2, #3
 8004066:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004070:	d102      	bne.n	8004078 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2200      	movs	r2, #0
 8004076:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4618      	mov	r0, r3
 800407e:	f003 fb68 	bl	8007752 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6818      	ldr	r0, [r3, #0]
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	7c1a      	ldrb	r2, [r3, #16]
 800408a:	f88d 2000 	strb.w	r2, [sp]
 800408e:	3304      	adds	r3, #4
 8004090:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004092:	f003 fa1f 	bl	80074d4 <USB_CoreInit>
 8004096:	4603      	mov	r3, r0
 8004098:	2b00      	cmp	r3, #0
 800409a:	d005      	beq.n	80040a8 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2202      	movs	r2, #2
 80040a0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80040a4:	2301      	movs	r3, #1
 80040a6:	e0d5      	b.n	8004254 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	2100      	movs	r1, #0
 80040ae:	4618      	mov	r0, r3
 80040b0:	f003 fb60 	bl	8007774 <USB_SetCurrentMode>
 80040b4:	4603      	mov	r3, r0
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d005      	beq.n	80040c6 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2202      	movs	r2, #2
 80040be:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80040c2:	2301      	movs	r3, #1
 80040c4:	e0c6      	b.n	8004254 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80040c6:	2300      	movs	r3, #0
 80040c8:	73fb      	strb	r3, [r7, #15]
 80040ca:	e04a      	b.n	8004162 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80040cc:	7bfa      	ldrb	r2, [r7, #15]
 80040ce:	6879      	ldr	r1, [r7, #4]
 80040d0:	4613      	mov	r3, r2
 80040d2:	00db      	lsls	r3, r3, #3
 80040d4:	4413      	add	r3, r2
 80040d6:	009b      	lsls	r3, r3, #2
 80040d8:	440b      	add	r3, r1
 80040da:	3315      	adds	r3, #21
 80040dc:	2201      	movs	r2, #1
 80040de:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80040e0:	7bfa      	ldrb	r2, [r7, #15]
 80040e2:	6879      	ldr	r1, [r7, #4]
 80040e4:	4613      	mov	r3, r2
 80040e6:	00db      	lsls	r3, r3, #3
 80040e8:	4413      	add	r3, r2
 80040ea:	009b      	lsls	r3, r3, #2
 80040ec:	440b      	add	r3, r1
 80040ee:	3314      	adds	r3, #20
 80040f0:	7bfa      	ldrb	r2, [r7, #15]
 80040f2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80040f4:	7bfa      	ldrb	r2, [r7, #15]
 80040f6:	7bfb      	ldrb	r3, [r7, #15]
 80040f8:	b298      	uxth	r0, r3
 80040fa:	6879      	ldr	r1, [r7, #4]
 80040fc:	4613      	mov	r3, r2
 80040fe:	00db      	lsls	r3, r3, #3
 8004100:	4413      	add	r3, r2
 8004102:	009b      	lsls	r3, r3, #2
 8004104:	440b      	add	r3, r1
 8004106:	332e      	adds	r3, #46	@ 0x2e
 8004108:	4602      	mov	r2, r0
 800410a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800410c:	7bfa      	ldrb	r2, [r7, #15]
 800410e:	6879      	ldr	r1, [r7, #4]
 8004110:	4613      	mov	r3, r2
 8004112:	00db      	lsls	r3, r3, #3
 8004114:	4413      	add	r3, r2
 8004116:	009b      	lsls	r3, r3, #2
 8004118:	440b      	add	r3, r1
 800411a:	3318      	adds	r3, #24
 800411c:	2200      	movs	r2, #0
 800411e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004120:	7bfa      	ldrb	r2, [r7, #15]
 8004122:	6879      	ldr	r1, [r7, #4]
 8004124:	4613      	mov	r3, r2
 8004126:	00db      	lsls	r3, r3, #3
 8004128:	4413      	add	r3, r2
 800412a:	009b      	lsls	r3, r3, #2
 800412c:	440b      	add	r3, r1
 800412e:	331c      	adds	r3, #28
 8004130:	2200      	movs	r2, #0
 8004132:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004134:	7bfa      	ldrb	r2, [r7, #15]
 8004136:	6879      	ldr	r1, [r7, #4]
 8004138:	4613      	mov	r3, r2
 800413a:	00db      	lsls	r3, r3, #3
 800413c:	4413      	add	r3, r2
 800413e:	009b      	lsls	r3, r3, #2
 8004140:	440b      	add	r3, r1
 8004142:	3320      	adds	r3, #32
 8004144:	2200      	movs	r2, #0
 8004146:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004148:	7bfa      	ldrb	r2, [r7, #15]
 800414a:	6879      	ldr	r1, [r7, #4]
 800414c:	4613      	mov	r3, r2
 800414e:	00db      	lsls	r3, r3, #3
 8004150:	4413      	add	r3, r2
 8004152:	009b      	lsls	r3, r3, #2
 8004154:	440b      	add	r3, r1
 8004156:	3324      	adds	r3, #36	@ 0x24
 8004158:	2200      	movs	r2, #0
 800415a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800415c:	7bfb      	ldrb	r3, [r7, #15]
 800415e:	3301      	adds	r3, #1
 8004160:	73fb      	strb	r3, [r7, #15]
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	791b      	ldrb	r3, [r3, #4]
 8004166:	7bfa      	ldrb	r2, [r7, #15]
 8004168:	429a      	cmp	r2, r3
 800416a:	d3af      	bcc.n	80040cc <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800416c:	2300      	movs	r3, #0
 800416e:	73fb      	strb	r3, [r7, #15]
 8004170:	e044      	b.n	80041fc <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004172:	7bfa      	ldrb	r2, [r7, #15]
 8004174:	6879      	ldr	r1, [r7, #4]
 8004176:	4613      	mov	r3, r2
 8004178:	00db      	lsls	r3, r3, #3
 800417a:	4413      	add	r3, r2
 800417c:	009b      	lsls	r3, r3, #2
 800417e:	440b      	add	r3, r1
 8004180:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8004184:	2200      	movs	r2, #0
 8004186:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004188:	7bfa      	ldrb	r2, [r7, #15]
 800418a:	6879      	ldr	r1, [r7, #4]
 800418c:	4613      	mov	r3, r2
 800418e:	00db      	lsls	r3, r3, #3
 8004190:	4413      	add	r3, r2
 8004192:	009b      	lsls	r3, r3, #2
 8004194:	440b      	add	r3, r1
 8004196:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800419a:	7bfa      	ldrb	r2, [r7, #15]
 800419c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800419e:	7bfa      	ldrb	r2, [r7, #15]
 80041a0:	6879      	ldr	r1, [r7, #4]
 80041a2:	4613      	mov	r3, r2
 80041a4:	00db      	lsls	r3, r3, #3
 80041a6:	4413      	add	r3, r2
 80041a8:	009b      	lsls	r3, r3, #2
 80041aa:	440b      	add	r3, r1
 80041ac:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80041b0:	2200      	movs	r2, #0
 80041b2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80041b4:	7bfa      	ldrb	r2, [r7, #15]
 80041b6:	6879      	ldr	r1, [r7, #4]
 80041b8:	4613      	mov	r3, r2
 80041ba:	00db      	lsls	r3, r3, #3
 80041bc:	4413      	add	r3, r2
 80041be:	009b      	lsls	r3, r3, #2
 80041c0:	440b      	add	r3, r1
 80041c2:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80041c6:	2200      	movs	r2, #0
 80041c8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80041ca:	7bfa      	ldrb	r2, [r7, #15]
 80041cc:	6879      	ldr	r1, [r7, #4]
 80041ce:	4613      	mov	r3, r2
 80041d0:	00db      	lsls	r3, r3, #3
 80041d2:	4413      	add	r3, r2
 80041d4:	009b      	lsls	r3, r3, #2
 80041d6:	440b      	add	r3, r1
 80041d8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80041dc:	2200      	movs	r2, #0
 80041de:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80041e0:	7bfa      	ldrb	r2, [r7, #15]
 80041e2:	6879      	ldr	r1, [r7, #4]
 80041e4:	4613      	mov	r3, r2
 80041e6:	00db      	lsls	r3, r3, #3
 80041e8:	4413      	add	r3, r2
 80041ea:	009b      	lsls	r3, r3, #2
 80041ec:	440b      	add	r3, r1
 80041ee:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80041f2:	2200      	movs	r2, #0
 80041f4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80041f6:	7bfb      	ldrb	r3, [r7, #15]
 80041f8:	3301      	adds	r3, #1
 80041fa:	73fb      	strb	r3, [r7, #15]
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	791b      	ldrb	r3, [r3, #4]
 8004200:	7bfa      	ldrb	r2, [r7, #15]
 8004202:	429a      	cmp	r2, r3
 8004204:	d3b5      	bcc.n	8004172 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6818      	ldr	r0, [r3, #0]
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	7c1a      	ldrb	r2, [r3, #16]
 800420e:	f88d 2000 	strb.w	r2, [sp]
 8004212:	3304      	adds	r3, #4
 8004214:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004216:	f003 faf9 	bl	800780c <USB_DevInit>
 800421a:	4603      	mov	r3, r0
 800421c:	2b00      	cmp	r3, #0
 800421e:	d005      	beq.n	800422c <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2202      	movs	r2, #2
 8004224:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004228:	2301      	movs	r3, #1
 800422a:	e013      	b.n	8004254 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2200      	movs	r2, #0
 8004230:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2201      	movs	r2, #1
 8004236:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	7b1b      	ldrb	r3, [r3, #12]
 800423e:	2b01      	cmp	r3, #1
 8004240:	d102      	bne.n	8004248 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004242:	6878      	ldr	r0, [r7, #4]
 8004244:	f001 f95c 	bl	8005500 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4618      	mov	r0, r3
 800424e:	f004 fb4e 	bl	80088ee <USB_DevDisconnect>

  return HAL_OK;
 8004252:	2300      	movs	r3, #0
}
 8004254:	4618      	mov	r0, r3
 8004256:	3710      	adds	r7, #16
 8004258:	46bd      	mov	sp, r7
 800425a:	bd80      	pop	{r7, pc}

0800425c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b082      	sub	sp, #8
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800426a:	2b01      	cmp	r3, #1
 800426c:	d101      	bne.n	8004272 <HAL_PCD_Start+0x16>
 800426e:	2302      	movs	r3, #2
 8004270:	e012      	b.n	8004298 <HAL_PCD_Start+0x3c>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2201      	movs	r2, #1
 8004276:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  __HAL_PCD_ENABLE(hpcd);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	4618      	mov	r0, r3
 8004280:	f003 fa56 	bl	8007730 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4618      	mov	r0, r3
 800428a:	f004 fb0f 	bl	80088ac <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2200      	movs	r2, #0
 8004292:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004296:	2300      	movs	r3, #0
}
 8004298:	4618      	mov	r0, r3
 800429a:	3708      	adds	r7, #8
 800429c:	46bd      	mov	sp, r7
 800429e:	bd80      	pop	{r7, pc}

080042a0 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80042a0:	b590      	push	{r4, r7, lr}
 80042a2:	b08d      	sub	sp, #52	@ 0x34
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80042ae:	6a3b      	ldr	r3, [r7, #32]
 80042b0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	4618      	mov	r0, r3
 80042b8:	f004 fbcd 	bl	8008a56 <USB_GetMode>
 80042bc:	4603      	mov	r3, r0
 80042be:	2b00      	cmp	r3, #0
 80042c0:	f040 84b9 	bne.w	8004c36 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4618      	mov	r0, r3
 80042ca:	f004 fb31 	bl	8008930 <USB_ReadInterrupts>
 80042ce:	4603      	mov	r3, r0
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	f000 84af 	beq.w	8004c34 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80042d6:	69fb      	ldr	r3, [r7, #28]
 80042d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80042dc:	689b      	ldr	r3, [r3, #8]
 80042de:	0a1b      	lsrs	r3, r3, #8
 80042e0:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4618      	mov	r0, r3
 80042f0:	f004 fb1e 	bl	8008930 <USB_ReadInterrupts>
 80042f4:	4603      	mov	r3, r0
 80042f6:	f003 0302 	and.w	r3, r3, #2
 80042fa:	2b02      	cmp	r3, #2
 80042fc:	d107      	bne.n	800430e <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	695a      	ldr	r2, [r3, #20]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f002 0202 	and.w	r2, r2, #2
 800430c:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4618      	mov	r0, r3
 8004314:	f004 fb0c 	bl	8008930 <USB_ReadInterrupts>
 8004318:	4603      	mov	r3, r0
 800431a:	f003 0310 	and.w	r3, r3, #16
 800431e:	2b10      	cmp	r3, #16
 8004320:	d161      	bne.n	80043e6 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	699a      	ldr	r2, [r3, #24]
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f022 0210 	bic.w	r2, r2, #16
 8004330:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004332:	6a3b      	ldr	r3, [r7, #32]
 8004334:	6a1b      	ldr	r3, [r3, #32]
 8004336:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004338:	69bb      	ldr	r3, [r7, #24]
 800433a:	f003 020f 	and.w	r2, r3, #15
 800433e:	4613      	mov	r3, r2
 8004340:	00db      	lsls	r3, r3, #3
 8004342:	4413      	add	r3, r2
 8004344:	009b      	lsls	r3, r3, #2
 8004346:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800434a:	687a      	ldr	r2, [r7, #4]
 800434c:	4413      	add	r3, r2
 800434e:	3304      	adds	r3, #4
 8004350:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004352:	69bb      	ldr	r3, [r7, #24]
 8004354:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8004358:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800435c:	d124      	bne.n	80043a8 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800435e:	69ba      	ldr	r2, [r7, #24]
 8004360:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8004364:	4013      	ands	r3, r2
 8004366:	2b00      	cmp	r3, #0
 8004368:	d035      	beq.n	80043d6 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800436a:	697b      	ldr	r3, [r7, #20]
 800436c:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800436e:	69bb      	ldr	r3, [r7, #24]
 8004370:	091b      	lsrs	r3, r3, #4
 8004372:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004374:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004378:	b29b      	uxth	r3, r3
 800437a:	461a      	mov	r2, r3
 800437c:	6a38      	ldr	r0, [r7, #32]
 800437e:	f004 f943 	bl	8008608 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004382:	697b      	ldr	r3, [r7, #20]
 8004384:	68da      	ldr	r2, [r3, #12]
 8004386:	69bb      	ldr	r3, [r7, #24]
 8004388:	091b      	lsrs	r3, r3, #4
 800438a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800438e:	441a      	add	r2, r3
 8004390:	697b      	ldr	r3, [r7, #20]
 8004392:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004394:	697b      	ldr	r3, [r7, #20]
 8004396:	695a      	ldr	r2, [r3, #20]
 8004398:	69bb      	ldr	r3, [r7, #24]
 800439a:	091b      	lsrs	r3, r3, #4
 800439c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80043a0:	441a      	add	r2, r3
 80043a2:	697b      	ldr	r3, [r7, #20]
 80043a4:	615a      	str	r2, [r3, #20]
 80043a6:	e016      	b.n	80043d6 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80043a8:	69bb      	ldr	r3, [r7, #24]
 80043aa:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80043ae:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80043b2:	d110      	bne.n	80043d6 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80043ba:	2208      	movs	r2, #8
 80043bc:	4619      	mov	r1, r3
 80043be:	6a38      	ldr	r0, [r7, #32]
 80043c0:	f004 f922 	bl	8008608 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80043c4:	697b      	ldr	r3, [r7, #20]
 80043c6:	695a      	ldr	r2, [r3, #20]
 80043c8:	69bb      	ldr	r3, [r7, #24]
 80043ca:	091b      	lsrs	r3, r3, #4
 80043cc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80043d0:	441a      	add	r2, r3
 80043d2:	697b      	ldr	r3, [r7, #20]
 80043d4:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	699a      	ldr	r2, [r3, #24]
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f042 0210 	orr.w	r2, r2, #16
 80043e4:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4618      	mov	r0, r3
 80043ec:	f004 faa0 	bl	8008930 <USB_ReadInterrupts>
 80043f0:	4603      	mov	r3, r0
 80043f2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80043f6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80043fa:	f040 80a7 	bne.w	800454c <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80043fe:	2300      	movs	r3, #0
 8004400:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	4618      	mov	r0, r3
 8004408:	f004 faa5 	bl	8008956 <USB_ReadDevAllOutEpInterrupt>
 800440c:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800440e:	e099      	b.n	8004544 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004410:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004412:	f003 0301 	and.w	r3, r3, #1
 8004416:	2b00      	cmp	r3, #0
 8004418:	f000 808e 	beq.w	8004538 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004422:	b2d2      	uxtb	r2, r2
 8004424:	4611      	mov	r1, r2
 8004426:	4618      	mov	r0, r3
 8004428:	f004 fac9 	bl	80089be <USB_ReadDevOutEPInterrupt>
 800442c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800442e:	693b      	ldr	r3, [r7, #16]
 8004430:	f003 0301 	and.w	r3, r3, #1
 8004434:	2b00      	cmp	r3, #0
 8004436:	d00c      	beq.n	8004452 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800443a:	015a      	lsls	r2, r3, #5
 800443c:	69fb      	ldr	r3, [r7, #28]
 800443e:	4413      	add	r3, r2
 8004440:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004444:	461a      	mov	r2, r3
 8004446:	2301      	movs	r3, #1
 8004448:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800444a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800444c:	6878      	ldr	r0, [r7, #4]
 800444e:	f000 fed1 	bl	80051f4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004452:	693b      	ldr	r3, [r7, #16]
 8004454:	f003 0308 	and.w	r3, r3, #8
 8004458:	2b00      	cmp	r3, #0
 800445a:	d00c      	beq.n	8004476 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800445c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800445e:	015a      	lsls	r2, r3, #5
 8004460:	69fb      	ldr	r3, [r7, #28]
 8004462:	4413      	add	r3, r2
 8004464:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004468:	461a      	mov	r2, r3
 800446a:	2308      	movs	r3, #8
 800446c:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800446e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004470:	6878      	ldr	r0, [r7, #4]
 8004472:	f000 ffa7 	bl	80053c4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	f003 0310 	and.w	r3, r3, #16
 800447c:	2b00      	cmp	r3, #0
 800447e:	d008      	beq.n	8004492 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004482:	015a      	lsls	r2, r3, #5
 8004484:	69fb      	ldr	r3, [r7, #28]
 8004486:	4413      	add	r3, r2
 8004488:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800448c:	461a      	mov	r2, r3
 800448e:	2310      	movs	r3, #16
 8004490:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	f003 0302 	and.w	r3, r3, #2
 8004498:	2b00      	cmp	r3, #0
 800449a:	d030      	beq.n	80044fe <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800449c:	6a3b      	ldr	r3, [r7, #32]
 800449e:	695b      	ldr	r3, [r3, #20]
 80044a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044a4:	2b80      	cmp	r3, #128	@ 0x80
 80044a6:	d109      	bne.n	80044bc <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80044a8:	69fb      	ldr	r3, [r7, #28]
 80044aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80044ae:	685b      	ldr	r3, [r3, #4]
 80044b0:	69fa      	ldr	r2, [r7, #28]
 80044b2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80044b6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80044ba:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80044bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044be:	4613      	mov	r3, r2
 80044c0:	00db      	lsls	r3, r3, #3
 80044c2:	4413      	add	r3, r2
 80044c4:	009b      	lsls	r3, r3, #2
 80044c6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80044ca:	687a      	ldr	r2, [r7, #4]
 80044cc:	4413      	add	r3, r2
 80044ce:	3304      	adds	r3, #4
 80044d0:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	78db      	ldrb	r3, [r3, #3]
 80044d6:	2b01      	cmp	r3, #1
 80044d8:	d108      	bne.n	80044ec <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80044da:	697b      	ldr	r3, [r7, #20]
 80044dc:	2200      	movs	r2, #0
 80044de:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80044e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044e2:	b2db      	uxtb	r3, r3
 80044e4:	4619      	mov	r1, r3
 80044e6:	6878      	ldr	r0, [r7, #4]
 80044e8:	f006 feec 	bl	800b2c4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80044ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ee:	015a      	lsls	r2, r3, #5
 80044f0:	69fb      	ldr	r3, [r7, #28]
 80044f2:	4413      	add	r3, r2
 80044f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044f8:	461a      	mov	r2, r3
 80044fa:	2302      	movs	r3, #2
 80044fc:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80044fe:	693b      	ldr	r3, [r7, #16]
 8004500:	f003 0320 	and.w	r3, r3, #32
 8004504:	2b00      	cmp	r3, #0
 8004506:	d008      	beq.n	800451a <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800450a:	015a      	lsls	r2, r3, #5
 800450c:	69fb      	ldr	r3, [r7, #28]
 800450e:	4413      	add	r3, r2
 8004510:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004514:	461a      	mov	r2, r3
 8004516:	2320      	movs	r3, #32
 8004518:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800451a:	693b      	ldr	r3, [r7, #16]
 800451c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004520:	2b00      	cmp	r3, #0
 8004522:	d009      	beq.n	8004538 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004526:	015a      	lsls	r2, r3, #5
 8004528:	69fb      	ldr	r3, [r7, #28]
 800452a:	4413      	add	r3, r2
 800452c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004530:	461a      	mov	r2, r3
 8004532:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004536:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800453a:	3301      	adds	r3, #1
 800453c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800453e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004540:	085b      	lsrs	r3, r3, #1
 8004542:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004544:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004546:	2b00      	cmp	r3, #0
 8004548:	f47f af62 	bne.w	8004410 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	4618      	mov	r0, r3
 8004552:	f004 f9ed 	bl	8008930 <USB_ReadInterrupts>
 8004556:	4603      	mov	r3, r0
 8004558:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800455c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004560:	f040 80db 	bne.w	800471a <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4618      	mov	r0, r3
 800456a:	f004 fa0e 	bl	800898a <USB_ReadDevAllInEpInterrupt>
 800456e:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8004570:	2300      	movs	r3, #0
 8004572:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8004574:	e0cd      	b.n	8004712 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004576:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004578:	f003 0301 	and.w	r3, r3, #1
 800457c:	2b00      	cmp	r3, #0
 800457e:	f000 80c2 	beq.w	8004706 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004588:	b2d2      	uxtb	r2, r2
 800458a:	4611      	mov	r1, r2
 800458c:	4618      	mov	r0, r3
 800458e:	f004 fa34 	bl	80089fa <USB_ReadDevInEPInterrupt>
 8004592:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	f003 0301 	and.w	r3, r3, #1
 800459a:	2b00      	cmp	r3, #0
 800459c:	d057      	beq.n	800464e <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800459e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045a0:	f003 030f 	and.w	r3, r3, #15
 80045a4:	2201      	movs	r2, #1
 80045a6:	fa02 f303 	lsl.w	r3, r2, r3
 80045aa:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80045ac:	69fb      	ldr	r3, [r7, #28]
 80045ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80045b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	43db      	mvns	r3, r3
 80045b8:	69f9      	ldr	r1, [r7, #28]
 80045ba:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80045be:	4013      	ands	r3, r2
 80045c0:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80045c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045c4:	015a      	lsls	r2, r3, #5
 80045c6:	69fb      	ldr	r3, [r7, #28]
 80045c8:	4413      	add	r3, r2
 80045ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045ce:	461a      	mov	r2, r3
 80045d0:	2301      	movs	r3, #1
 80045d2:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	799b      	ldrb	r3, [r3, #6]
 80045d8:	2b01      	cmp	r3, #1
 80045da:	d132      	bne.n	8004642 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80045dc:	6879      	ldr	r1, [r7, #4]
 80045de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045e0:	4613      	mov	r3, r2
 80045e2:	00db      	lsls	r3, r3, #3
 80045e4:	4413      	add	r3, r2
 80045e6:	009b      	lsls	r3, r3, #2
 80045e8:	440b      	add	r3, r1
 80045ea:	3320      	adds	r3, #32
 80045ec:	6819      	ldr	r1, [r3, #0]
 80045ee:	6878      	ldr	r0, [r7, #4]
 80045f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045f2:	4613      	mov	r3, r2
 80045f4:	00db      	lsls	r3, r3, #3
 80045f6:	4413      	add	r3, r2
 80045f8:	009b      	lsls	r3, r3, #2
 80045fa:	4403      	add	r3, r0
 80045fc:	331c      	adds	r3, #28
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4419      	add	r1, r3
 8004602:	6878      	ldr	r0, [r7, #4]
 8004604:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004606:	4613      	mov	r3, r2
 8004608:	00db      	lsls	r3, r3, #3
 800460a:	4413      	add	r3, r2
 800460c:	009b      	lsls	r3, r3, #2
 800460e:	4403      	add	r3, r0
 8004610:	3320      	adds	r3, #32
 8004612:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004616:	2b00      	cmp	r3, #0
 8004618:	d113      	bne.n	8004642 <HAL_PCD_IRQHandler+0x3a2>
 800461a:	6879      	ldr	r1, [r7, #4]
 800461c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800461e:	4613      	mov	r3, r2
 8004620:	00db      	lsls	r3, r3, #3
 8004622:	4413      	add	r3, r2
 8004624:	009b      	lsls	r3, r3, #2
 8004626:	440b      	add	r3, r1
 8004628:	3324      	adds	r3, #36	@ 0x24
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d108      	bne.n	8004642 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6818      	ldr	r0, [r3, #0]
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800463a:	461a      	mov	r2, r3
 800463c:	2101      	movs	r1, #1
 800463e:	f004 fa3d 	bl	8008abc <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004644:	b2db      	uxtb	r3, r3
 8004646:	4619      	mov	r1, r3
 8004648:	6878      	ldr	r0, [r7, #4]
 800464a:	f006 fdb6 	bl	800b1ba <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800464e:	693b      	ldr	r3, [r7, #16]
 8004650:	f003 0308 	and.w	r3, r3, #8
 8004654:	2b00      	cmp	r3, #0
 8004656:	d008      	beq.n	800466a <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800465a:	015a      	lsls	r2, r3, #5
 800465c:	69fb      	ldr	r3, [r7, #28]
 800465e:	4413      	add	r3, r2
 8004660:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004664:	461a      	mov	r2, r3
 8004666:	2308      	movs	r3, #8
 8004668:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	f003 0310 	and.w	r3, r3, #16
 8004670:	2b00      	cmp	r3, #0
 8004672:	d008      	beq.n	8004686 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004676:	015a      	lsls	r2, r3, #5
 8004678:	69fb      	ldr	r3, [r7, #28]
 800467a:	4413      	add	r3, r2
 800467c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004680:	461a      	mov	r2, r3
 8004682:	2310      	movs	r3, #16
 8004684:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004686:	693b      	ldr	r3, [r7, #16]
 8004688:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800468c:	2b00      	cmp	r3, #0
 800468e:	d008      	beq.n	80046a2 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004692:	015a      	lsls	r2, r3, #5
 8004694:	69fb      	ldr	r3, [r7, #28]
 8004696:	4413      	add	r3, r2
 8004698:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800469c:	461a      	mov	r2, r3
 800469e:	2340      	movs	r3, #64	@ 0x40
 80046a0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80046a2:	693b      	ldr	r3, [r7, #16]
 80046a4:	f003 0302 	and.w	r3, r3, #2
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d023      	beq.n	80046f4 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80046ac:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80046ae:	6a38      	ldr	r0, [r7, #32]
 80046b0:	f003 fa1c 	bl	8007aec <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80046b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046b6:	4613      	mov	r3, r2
 80046b8:	00db      	lsls	r3, r3, #3
 80046ba:	4413      	add	r3, r2
 80046bc:	009b      	lsls	r3, r3, #2
 80046be:	3310      	adds	r3, #16
 80046c0:	687a      	ldr	r2, [r7, #4]
 80046c2:	4413      	add	r3, r2
 80046c4:	3304      	adds	r3, #4
 80046c6:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80046c8:	697b      	ldr	r3, [r7, #20]
 80046ca:	78db      	ldrb	r3, [r3, #3]
 80046cc:	2b01      	cmp	r3, #1
 80046ce:	d108      	bne.n	80046e2 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80046d0:	697b      	ldr	r3, [r7, #20]
 80046d2:	2200      	movs	r2, #0
 80046d4:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80046d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046d8:	b2db      	uxtb	r3, r3
 80046da:	4619      	mov	r1, r3
 80046dc:	6878      	ldr	r0, [r7, #4]
 80046de:	f006 fe03 	bl	800b2e8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80046e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046e4:	015a      	lsls	r2, r3, #5
 80046e6:	69fb      	ldr	r3, [r7, #28]
 80046e8:	4413      	add	r3, r2
 80046ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80046ee:	461a      	mov	r2, r3
 80046f0:	2302      	movs	r3, #2
 80046f2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80046f4:	693b      	ldr	r3, [r7, #16]
 80046f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d003      	beq.n	8004706 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80046fe:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004700:	6878      	ldr	r0, [r7, #4]
 8004702:	f000 fcea 	bl	80050da <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004708:	3301      	adds	r3, #1
 800470a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800470c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800470e:	085b      	lsrs	r3, r3, #1
 8004710:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004712:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004714:	2b00      	cmp	r3, #0
 8004716:	f47f af2e 	bne.w	8004576 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4618      	mov	r0, r3
 8004720:	f004 f906 	bl	8008930 <USB_ReadInterrupts>
 8004724:	4603      	mov	r3, r0
 8004726:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800472a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800472e:	d122      	bne.n	8004776 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004730:	69fb      	ldr	r3, [r7, #28]
 8004732:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	69fa      	ldr	r2, [r7, #28]
 800473a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800473e:	f023 0301 	bic.w	r3, r3, #1
 8004742:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800474a:	2b01      	cmp	r3, #1
 800474c:	d108      	bne.n	8004760 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2200      	movs	r2, #0
 8004752:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004756:	2100      	movs	r1, #0
 8004758:	6878      	ldr	r0, [r7, #4]
 800475a:	f006 ff81 	bl	800b660 <HAL_PCDEx_LPM_Callback>
 800475e:	e002      	b.n	8004766 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004760:	6878      	ldr	r0, [r7, #4]
 8004762:	f006 fda1 	bl	800b2a8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	695a      	ldr	r2, [r3, #20]
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8004774:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4618      	mov	r0, r3
 800477c:	f004 f8d8 	bl	8008930 <USB_ReadInterrupts>
 8004780:	4603      	mov	r3, r0
 8004782:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004786:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800478a:	d112      	bne.n	80047b2 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800478c:	69fb      	ldr	r3, [r7, #28]
 800478e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004792:	689b      	ldr	r3, [r3, #8]
 8004794:	f003 0301 	and.w	r3, r3, #1
 8004798:	2b01      	cmp	r3, #1
 800479a:	d102      	bne.n	80047a2 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800479c:	6878      	ldr	r0, [r7, #4]
 800479e:	f006 fd5d 	bl	800b25c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	695a      	ldr	r2, [r3, #20]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80047b0:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	4618      	mov	r0, r3
 80047b8:	f004 f8ba 	bl	8008930 <USB_ReadInterrupts>
 80047bc:	4603      	mov	r3, r0
 80047be:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80047c2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80047c6:	d121      	bne.n	800480c <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	695a      	ldr	r2, [r3, #20]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 80047d6:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d111      	bne.n	8004806 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2201      	movs	r2, #1
 80047e6:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047f0:	089b      	lsrs	r3, r3, #2
 80047f2:	f003 020f 	and.w	r2, r3, #15
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80047fc:	2101      	movs	r1, #1
 80047fe:	6878      	ldr	r0, [r7, #4]
 8004800:	f006 ff2e 	bl	800b660 <HAL_PCDEx_LPM_Callback>
 8004804:	e002      	b.n	800480c <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004806:	6878      	ldr	r0, [r7, #4]
 8004808:	f006 fd28 	bl	800b25c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	4618      	mov	r0, r3
 8004812:	f004 f88d 	bl	8008930 <USB_ReadInterrupts>
 8004816:	4603      	mov	r3, r0
 8004818:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800481c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004820:	f040 80b7 	bne.w	8004992 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004824:	69fb      	ldr	r3, [r7, #28]
 8004826:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	69fa      	ldr	r2, [r7, #28]
 800482e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004832:	f023 0301 	bic.w	r3, r3, #1
 8004836:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	2110      	movs	r1, #16
 800483e:	4618      	mov	r0, r3
 8004840:	f003 f954 	bl	8007aec <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004844:	2300      	movs	r3, #0
 8004846:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004848:	e046      	b.n	80048d8 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800484a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800484c:	015a      	lsls	r2, r3, #5
 800484e:	69fb      	ldr	r3, [r7, #28]
 8004850:	4413      	add	r3, r2
 8004852:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004856:	461a      	mov	r2, r3
 8004858:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800485c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800485e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004860:	015a      	lsls	r2, r3, #5
 8004862:	69fb      	ldr	r3, [r7, #28]
 8004864:	4413      	add	r3, r2
 8004866:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800486e:	0151      	lsls	r1, r2, #5
 8004870:	69fa      	ldr	r2, [r7, #28]
 8004872:	440a      	add	r2, r1
 8004874:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004878:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800487c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800487e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004880:	015a      	lsls	r2, r3, #5
 8004882:	69fb      	ldr	r3, [r7, #28]
 8004884:	4413      	add	r3, r2
 8004886:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800488a:	461a      	mov	r2, r3
 800488c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004890:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004892:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004894:	015a      	lsls	r2, r3, #5
 8004896:	69fb      	ldr	r3, [r7, #28]
 8004898:	4413      	add	r3, r2
 800489a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80048a2:	0151      	lsls	r1, r2, #5
 80048a4:	69fa      	ldr	r2, [r7, #28]
 80048a6:	440a      	add	r2, r1
 80048a8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80048ac:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80048b0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80048b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048b4:	015a      	lsls	r2, r3, #5
 80048b6:	69fb      	ldr	r3, [r7, #28]
 80048b8:	4413      	add	r3, r2
 80048ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80048c2:	0151      	lsls	r1, r2, #5
 80048c4:	69fa      	ldr	r2, [r7, #28]
 80048c6:	440a      	add	r2, r1
 80048c8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80048cc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80048d0:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80048d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048d4:	3301      	adds	r3, #1
 80048d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	791b      	ldrb	r3, [r3, #4]
 80048dc:	461a      	mov	r2, r3
 80048de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d3b2      	bcc.n	800484a <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80048e4:	69fb      	ldr	r3, [r7, #28]
 80048e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80048ea:	69db      	ldr	r3, [r3, #28]
 80048ec:	69fa      	ldr	r2, [r7, #28]
 80048ee:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80048f2:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80048f6:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	7bdb      	ldrb	r3, [r3, #15]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d016      	beq.n	800492e <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004900:	69fb      	ldr	r3, [r7, #28]
 8004902:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004906:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800490a:	69fa      	ldr	r2, [r7, #28]
 800490c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004910:	f043 030b 	orr.w	r3, r3, #11
 8004914:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004918:	69fb      	ldr	r3, [r7, #28]
 800491a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800491e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004920:	69fa      	ldr	r2, [r7, #28]
 8004922:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004926:	f043 030b 	orr.w	r3, r3, #11
 800492a:	6453      	str	r3, [r2, #68]	@ 0x44
 800492c:	e015      	b.n	800495a <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800492e:	69fb      	ldr	r3, [r7, #28]
 8004930:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004934:	695a      	ldr	r2, [r3, #20]
 8004936:	69fb      	ldr	r3, [r7, #28]
 8004938:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800493c:	4619      	mov	r1, r3
 800493e:	f242 032b 	movw	r3, #8235	@ 0x202b
 8004942:	4313      	orrs	r3, r2
 8004944:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004946:	69fb      	ldr	r3, [r7, #28]
 8004948:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800494c:	691b      	ldr	r3, [r3, #16]
 800494e:	69fa      	ldr	r2, [r7, #28]
 8004950:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004954:	f043 030b 	orr.w	r3, r3, #11
 8004958:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800495a:	69fb      	ldr	r3, [r7, #28]
 800495c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	69fa      	ldr	r2, [r7, #28]
 8004964:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004968:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800496c:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6818      	ldr	r0, [r3, #0]
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800497c:	461a      	mov	r2, r3
 800497e:	f004 f89d 	bl	8008abc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	695a      	ldr	r2, [r3, #20]
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8004990:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	4618      	mov	r0, r3
 8004998:	f003 ffca 	bl	8008930 <USB_ReadInterrupts>
 800499c:	4603      	mov	r3, r0
 800499e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80049a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049a6:	d123      	bne.n	80049f0 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4618      	mov	r0, r3
 80049ae:	f004 f861 	bl	8008a74 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	4618      	mov	r0, r3
 80049b8:	f003 f911 	bl	8007bde <USB_GetDevSpeed>
 80049bc:	4603      	mov	r3, r0
 80049be:	461a      	mov	r2, r3
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681c      	ldr	r4, [r3, #0]
 80049c8:	f001 fab2 	bl	8005f30 <HAL_RCC_GetHCLKFreq>
 80049cc:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80049d2:	461a      	mov	r2, r3
 80049d4:	4620      	mov	r0, r4
 80049d6:	f002 fe09 	bl	80075ec <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80049da:	6878      	ldr	r0, [r7, #4]
 80049dc:	f006 fc15 	bl	800b20a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	695a      	ldr	r2, [r3, #20]
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80049ee:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4618      	mov	r0, r3
 80049f6:	f003 ff9b 	bl	8008930 <USB_ReadInterrupts>
 80049fa:	4603      	mov	r3, r0
 80049fc:	f003 0308 	and.w	r3, r3, #8
 8004a00:	2b08      	cmp	r3, #8
 8004a02:	d10a      	bne.n	8004a1a <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004a04:	6878      	ldr	r0, [r7, #4]
 8004a06:	f006 fbf2 	bl	800b1ee <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	695a      	ldr	r2, [r3, #20]
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f002 0208 	and.w	r2, r2, #8
 8004a18:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4618      	mov	r0, r3
 8004a20:	f003 ff86 	bl	8008930 <USB_ReadInterrupts>
 8004a24:	4603      	mov	r3, r0
 8004a26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a2a:	2b80      	cmp	r3, #128	@ 0x80
 8004a2c:	d123      	bne.n	8004a76 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004a2e:	6a3b      	ldr	r3, [r7, #32]
 8004a30:	699b      	ldr	r3, [r3, #24]
 8004a32:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004a36:	6a3b      	ldr	r3, [r7, #32]
 8004a38:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a3e:	e014      	b.n	8004a6a <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004a40:	6879      	ldr	r1, [r7, #4]
 8004a42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a44:	4613      	mov	r3, r2
 8004a46:	00db      	lsls	r3, r3, #3
 8004a48:	4413      	add	r3, r2
 8004a4a:	009b      	lsls	r3, r3, #2
 8004a4c:	440b      	add	r3, r1
 8004a4e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004a52:	781b      	ldrb	r3, [r3, #0]
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	d105      	bne.n	8004a64 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004a58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a5a:	b2db      	uxtb	r3, r3
 8004a5c:	4619      	mov	r1, r3
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	f000 fb0a 	bl	8005078 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004a64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a66:	3301      	adds	r3, #1
 8004a68:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	791b      	ldrb	r3, [r3, #4]
 8004a6e:	461a      	mov	r2, r3
 8004a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d3e4      	bcc.n	8004a40 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	f003 ff58 	bl	8008930 <USB_ReadInterrupts>
 8004a80:	4603      	mov	r3, r0
 8004a82:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004a86:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004a8a:	d13c      	bne.n	8004b06 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a90:	e02b      	b.n	8004aea <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a94:	015a      	lsls	r2, r3, #5
 8004a96:	69fb      	ldr	r3, [r7, #28]
 8004a98:	4413      	add	r3, r2
 8004a9a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004aa2:	6879      	ldr	r1, [r7, #4]
 8004aa4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004aa6:	4613      	mov	r3, r2
 8004aa8:	00db      	lsls	r3, r3, #3
 8004aaa:	4413      	add	r3, r2
 8004aac:	009b      	lsls	r3, r3, #2
 8004aae:	440b      	add	r3, r1
 8004ab0:	3318      	adds	r3, #24
 8004ab2:	781b      	ldrb	r3, [r3, #0]
 8004ab4:	2b01      	cmp	r3, #1
 8004ab6:	d115      	bne.n	8004ae4 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004ab8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	da12      	bge.n	8004ae4 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004abe:	6879      	ldr	r1, [r7, #4]
 8004ac0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ac2:	4613      	mov	r3, r2
 8004ac4:	00db      	lsls	r3, r3, #3
 8004ac6:	4413      	add	r3, r2
 8004ac8:	009b      	lsls	r3, r3, #2
 8004aca:	440b      	add	r3, r1
 8004acc:	3317      	adds	r3, #23
 8004ace:	2201      	movs	r2, #1
 8004ad0:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ad4:	b2db      	uxtb	r3, r3
 8004ad6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004ada:	b2db      	uxtb	r3, r3
 8004adc:	4619      	mov	r1, r3
 8004ade:	6878      	ldr	r0, [r7, #4]
 8004ae0:	f000 faca 	bl	8005078 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ae6:	3301      	adds	r3, #1
 8004ae8:	627b      	str	r3, [r7, #36]	@ 0x24
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	791b      	ldrb	r3, [r3, #4]
 8004aee:	461a      	mov	r2, r3
 8004af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004af2:	4293      	cmp	r3, r2
 8004af4:	d3cd      	bcc.n	8004a92 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	695a      	ldr	r2, [r3, #20]
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8004b04:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	f003 ff10 	bl	8008930 <USB_ReadInterrupts>
 8004b10:	4603      	mov	r3, r0
 8004b12:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004b16:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004b1a:	d156      	bne.n	8004bca <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b20:	e045      	b.n	8004bae <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004b22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b24:	015a      	lsls	r2, r3, #5
 8004b26:	69fb      	ldr	r3, [r7, #28]
 8004b28:	4413      	add	r3, r2
 8004b2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004b32:	6879      	ldr	r1, [r7, #4]
 8004b34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b36:	4613      	mov	r3, r2
 8004b38:	00db      	lsls	r3, r3, #3
 8004b3a:	4413      	add	r3, r2
 8004b3c:	009b      	lsls	r3, r3, #2
 8004b3e:	440b      	add	r3, r1
 8004b40:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004b44:	781b      	ldrb	r3, [r3, #0]
 8004b46:	2b01      	cmp	r3, #1
 8004b48:	d12e      	bne.n	8004ba8 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004b4a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	da2b      	bge.n	8004ba8 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8004b50:	69bb      	ldr	r3, [r7, #24]
 8004b52:	0c1a      	lsrs	r2, r3, #16
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8004b5a:	4053      	eors	r3, r2
 8004b5c:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d121      	bne.n	8004ba8 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004b64:	6879      	ldr	r1, [r7, #4]
 8004b66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b68:	4613      	mov	r3, r2
 8004b6a:	00db      	lsls	r3, r3, #3
 8004b6c:	4413      	add	r3, r2
 8004b6e:	009b      	lsls	r3, r3, #2
 8004b70:	440b      	add	r3, r1
 8004b72:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004b76:	2201      	movs	r2, #1
 8004b78:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004b7a:	6a3b      	ldr	r3, [r7, #32]
 8004b7c:	699b      	ldr	r3, [r3, #24]
 8004b7e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004b82:	6a3b      	ldr	r3, [r7, #32]
 8004b84:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004b86:	6a3b      	ldr	r3, [r7, #32]
 8004b88:	695b      	ldr	r3, [r3, #20]
 8004b8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d10a      	bne.n	8004ba8 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004b92:	69fb      	ldr	r3, [r7, #28]
 8004b94:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	69fa      	ldr	r2, [r7, #28]
 8004b9c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004ba0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004ba4:	6053      	str	r3, [r2, #4]
            break;
 8004ba6:	e008      	b.n	8004bba <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004ba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004baa:	3301      	adds	r3, #1
 8004bac:	627b      	str	r3, [r7, #36]	@ 0x24
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	791b      	ldrb	r3, [r3, #4]
 8004bb2:	461a      	mov	r2, r3
 8004bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d3b3      	bcc.n	8004b22 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	695a      	ldr	r2, [r3, #20]
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8004bc8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	4618      	mov	r0, r3
 8004bd0:	f003 feae 	bl	8008930 <USB_ReadInterrupts>
 8004bd4:	4603      	mov	r3, r0
 8004bd6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004bda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bde:	d10a      	bne.n	8004bf6 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004be0:	6878      	ldr	r0, [r7, #4]
 8004be2:	f006 fb93 	bl	800b30c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	695a      	ldr	r2, [r3, #20]
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004bf4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	f003 fe98 	bl	8008930 <USB_ReadInterrupts>
 8004c00:	4603      	mov	r3, r0
 8004c02:	f003 0304 	and.w	r3, r3, #4
 8004c06:	2b04      	cmp	r3, #4
 8004c08:	d115      	bne.n	8004c36 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004c12:	69bb      	ldr	r3, [r7, #24]
 8004c14:	f003 0304 	and.w	r3, r3, #4
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d002      	beq.n	8004c22 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004c1c:	6878      	ldr	r0, [r7, #4]
 8004c1e:	f006 fb83 	bl	800b328 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	6859      	ldr	r1, [r3, #4]
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	69ba      	ldr	r2, [r7, #24]
 8004c2e:	430a      	orrs	r2, r1
 8004c30:	605a      	str	r2, [r3, #4]
 8004c32:	e000      	b.n	8004c36 <HAL_PCD_IRQHandler+0x996>
      return;
 8004c34:	bf00      	nop
    }
  }
}
 8004c36:	3734      	adds	r7, #52	@ 0x34
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bd90      	pop	{r4, r7, pc}

08004c3c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b082      	sub	sp, #8
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
 8004c44:	460b      	mov	r3, r1
 8004c46:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004c4e:	2b01      	cmp	r3, #1
 8004c50:	d101      	bne.n	8004c56 <HAL_PCD_SetAddress+0x1a>
 8004c52:	2302      	movs	r3, #2
 8004c54:	e012      	b.n	8004c7c <HAL_PCD_SetAddress+0x40>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2201      	movs	r2, #1
 8004c5a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	78fa      	ldrb	r2, [r7, #3]
 8004c62:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	78fa      	ldrb	r2, [r7, #3]
 8004c6a:	4611      	mov	r1, r2
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	f003 fdf7 	bl	8008860 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2200      	movs	r2, #0
 8004c76:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004c7a:	2300      	movs	r3, #0
}
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	3708      	adds	r7, #8
 8004c80:	46bd      	mov	sp, r7
 8004c82:	bd80      	pop	{r7, pc}

08004c84 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b084      	sub	sp, #16
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
 8004c8c:	4608      	mov	r0, r1
 8004c8e:	4611      	mov	r1, r2
 8004c90:	461a      	mov	r2, r3
 8004c92:	4603      	mov	r3, r0
 8004c94:	70fb      	strb	r3, [r7, #3]
 8004c96:	460b      	mov	r3, r1
 8004c98:	803b      	strh	r3, [r7, #0]
 8004c9a:	4613      	mov	r3, r2
 8004c9c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004ca2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	da0f      	bge.n	8004cca <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004caa:	78fb      	ldrb	r3, [r7, #3]
 8004cac:	f003 020f 	and.w	r2, r3, #15
 8004cb0:	4613      	mov	r3, r2
 8004cb2:	00db      	lsls	r3, r3, #3
 8004cb4:	4413      	add	r3, r2
 8004cb6:	009b      	lsls	r3, r3, #2
 8004cb8:	3310      	adds	r3, #16
 8004cba:	687a      	ldr	r2, [r7, #4]
 8004cbc:	4413      	add	r3, r2
 8004cbe:	3304      	adds	r3, #4
 8004cc0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	2201      	movs	r2, #1
 8004cc6:	705a      	strb	r2, [r3, #1]
 8004cc8:	e00f      	b.n	8004cea <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004cca:	78fb      	ldrb	r3, [r7, #3]
 8004ccc:	f003 020f 	and.w	r2, r3, #15
 8004cd0:	4613      	mov	r3, r2
 8004cd2:	00db      	lsls	r3, r3, #3
 8004cd4:	4413      	add	r3, r2
 8004cd6:	009b      	lsls	r3, r3, #2
 8004cd8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004cdc:	687a      	ldr	r2, [r7, #4]
 8004cde:	4413      	add	r3, r2
 8004ce0:	3304      	adds	r3, #4
 8004ce2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004cea:	78fb      	ldrb	r3, [r7, #3]
 8004cec:	f003 030f 	and.w	r3, r3, #15
 8004cf0:	b2da      	uxtb	r2, r3
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8004cf6:	883b      	ldrh	r3, [r7, #0]
 8004cf8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	78ba      	ldrb	r2, [r7, #2]
 8004d04:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	785b      	ldrb	r3, [r3, #1]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d004      	beq.n	8004d18 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	781b      	ldrb	r3, [r3, #0]
 8004d12:	461a      	mov	r2, r3
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004d18:	78bb      	ldrb	r3, [r7, #2]
 8004d1a:	2b02      	cmp	r3, #2
 8004d1c:	d102      	bne.n	8004d24 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	2200      	movs	r2, #0
 8004d22:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004d2a:	2b01      	cmp	r3, #1
 8004d2c:	d101      	bne.n	8004d32 <HAL_PCD_EP_Open+0xae>
 8004d2e:	2302      	movs	r3, #2
 8004d30:	e00e      	b.n	8004d50 <HAL_PCD_EP_Open+0xcc>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2201      	movs	r2, #1
 8004d36:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	68f9      	ldr	r1, [r7, #12]
 8004d40:	4618      	mov	r0, r3
 8004d42:	f002 ff71 	bl	8007c28 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2200      	movs	r2, #0
 8004d4a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8004d4e:	7afb      	ldrb	r3, [r7, #11]
}
 8004d50:	4618      	mov	r0, r3
 8004d52:	3710      	adds	r7, #16
 8004d54:	46bd      	mov	sp, r7
 8004d56:	bd80      	pop	{r7, pc}

08004d58 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b084      	sub	sp, #16
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
 8004d60:	460b      	mov	r3, r1
 8004d62:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004d64:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	da0f      	bge.n	8004d8c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004d6c:	78fb      	ldrb	r3, [r7, #3]
 8004d6e:	f003 020f 	and.w	r2, r3, #15
 8004d72:	4613      	mov	r3, r2
 8004d74:	00db      	lsls	r3, r3, #3
 8004d76:	4413      	add	r3, r2
 8004d78:	009b      	lsls	r3, r3, #2
 8004d7a:	3310      	adds	r3, #16
 8004d7c:	687a      	ldr	r2, [r7, #4]
 8004d7e:	4413      	add	r3, r2
 8004d80:	3304      	adds	r3, #4
 8004d82:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	2201      	movs	r2, #1
 8004d88:	705a      	strb	r2, [r3, #1]
 8004d8a:	e00f      	b.n	8004dac <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004d8c:	78fb      	ldrb	r3, [r7, #3]
 8004d8e:	f003 020f 	and.w	r2, r3, #15
 8004d92:	4613      	mov	r3, r2
 8004d94:	00db      	lsls	r3, r3, #3
 8004d96:	4413      	add	r3, r2
 8004d98:	009b      	lsls	r3, r3, #2
 8004d9a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004d9e:	687a      	ldr	r2, [r7, #4]
 8004da0:	4413      	add	r3, r2
 8004da2:	3304      	adds	r3, #4
 8004da4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	2200      	movs	r2, #0
 8004daa:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004dac:	78fb      	ldrb	r3, [r7, #3]
 8004dae:	f003 030f 	and.w	r3, r3, #15
 8004db2:	b2da      	uxtb	r2, r3
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004dbe:	2b01      	cmp	r3, #1
 8004dc0:	d101      	bne.n	8004dc6 <HAL_PCD_EP_Close+0x6e>
 8004dc2:	2302      	movs	r3, #2
 8004dc4:	e00e      	b.n	8004de4 <HAL_PCD_EP_Close+0x8c>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2201      	movs	r2, #1
 8004dca:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	68f9      	ldr	r1, [r7, #12]
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	f002 ffaf 	bl	8007d38 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2200      	movs	r2, #0
 8004dde:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8004de2:	2300      	movs	r3, #0
}
 8004de4:	4618      	mov	r0, r3
 8004de6:	3710      	adds	r7, #16
 8004de8:	46bd      	mov	sp, r7
 8004dea:	bd80      	pop	{r7, pc}

08004dec <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b086      	sub	sp, #24
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	60f8      	str	r0, [r7, #12]
 8004df4:	607a      	str	r2, [r7, #4]
 8004df6:	603b      	str	r3, [r7, #0]
 8004df8:	460b      	mov	r3, r1
 8004dfa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004dfc:	7afb      	ldrb	r3, [r7, #11]
 8004dfe:	f003 020f 	and.w	r2, r3, #15
 8004e02:	4613      	mov	r3, r2
 8004e04:	00db      	lsls	r3, r3, #3
 8004e06:	4413      	add	r3, r2
 8004e08:	009b      	lsls	r3, r3, #2
 8004e0a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004e0e:	68fa      	ldr	r2, [r7, #12]
 8004e10:	4413      	add	r3, r2
 8004e12:	3304      	adds	r3, #4
 8004e14:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	687a      	ldr	r2, [r7, #4]
 8004e1a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004e1c:	697b      	ldr	r3, [r7, #20]
 8004e1e:	683a      	ldr	r2, [r7, #0]
 8004e20:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004e22:	697b      	ldr	r3, [r7, #20]
 8004e24:	2200      	movs	r2, #0
 8004e26:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004e2e:	7afb      	ldrb	r3, [r7, #11]
 8004e30:	f003 030f 	and.w	r3, r3, #15
 8004e34:	b2da      	uxtb	r2, r3
 8004e36:	697b      	ldr	r3, [r7, #20]
 8004e38:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	799b      	ldrb	r3, [r3, #6]
 8004e3e:	2b01      	cmp	r3, #1
 8004e40:	d102      	bne.n	8004e48 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004e42:	687a      	ldr	r2, [r7, #4]
 8004e44:	697b      	ldr	r3, [r7, #20]
 8004e46:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	6818      	ldr	r0, [r3, #0]
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	799b      	ldrb	r3, [r3, #6]
 8004e50:	461a      	mov	r2, r3
 8004e52:	6979      	ldr	r1, [r7, #20]
 8004e54:	f003 f84c 	bl	8007ef0 <USB_EPStartXfer>

  return HAL_OK;
 8004e58:	2300      	movs	r3, #0
}
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	3718      	adds	r7, #24
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd80      	pop	{r7, pc}

08004e62 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8004e62:	b480      	push	{r7}
 8004e64:	b083      	sub	sp, #12
 8004e66:	af00      	add	r7, sp, #0
 8004e68:	6078      	str	r0, [r7, #4]
 8004e6a:	460b      	mov	r3, r1
 8004e6c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004e6e:	78fb      	ldrb	r3, [r7, #3]
 8004e70:	f003 020f 	and.w	r2, r3, #15
 8004e74:	6879      	ldr	r1, [r7, #4]
 8004e76:	4613      	mov	r3, r2
 8004e78:	00db      	lsls	r3, r3, #3
 8004e7a:	4413      	add	r3, r2
 8004e7c:	009b      	lsls	r3, r3, #2
 8004e7e:	440b      	add	r3, r1
 8004e80:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8004e84:	681b      	ldr	r3, [r3, #0]
}
 8004e86:	4618      	mov	r0, r3
 8004e88:	370c      	adds	r7, #12
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e90:	4770      	bx	lr

08004e92 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004e92:	b580      	push	{r7, lr}
 8004e94:	b086      	sub	sp, #24
 8004e96:	af00      	add	r7, sp, #0
 8004e98:	60f8      	str	r0, [r7, #12]
 8004e9a:	607a      	str	r2, [r7, #4]
 8004e9c:	603b      	str	r3, [r7, #0]
 8004e9e:	460b      	mov	r3, r1
 8004ea0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004ea2:	7afb      	ldrb	r3, [r7, #11]
 8004ea4:	f003 020f 	and.w	r2, r3, #15
 8004ea8:	4613      	mov	r3, r2
 8004eaa:	00db      	lsls	r3, r3, #3
 8004eac:	4413      	add	r3, r2
 8004eae:	009b      	lsls	r3, r3, #2
 8004eb0:	3310      	adds	r3, #16
 8004eb2:	68fa      	ldr	r2, [r7, #12]
 8004eb4:	4413      	add	r3, r2
 8004eb6:	3304      	adds	r3, #4
 8004eb8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004eba:	697b      	ldr	r3, [r7, #20]
 8004ebc:	687a      	ldr	r2, [r7, #4]
 8004ebe:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004ec0:	697b      	ldr	r3, [r7, #20]
 8004ec2:	683a      	ldr	r2, [r7, #0]
 8004ec4:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004ec6:	697b      	ldr	r3, [r7, #20]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8004ecc:	697b      	ldr	r3, [r7, #20]
 8004ece:	2201      	movs	r2, #1
 8004ed0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004ed2:	7afb      	ldrb	r3, [r7, #11]
 8004ed4:	f003 030f 	and.w	r3, r3, #15
 8004ed8:	b2da      	uxtb	r2, r3
 8004eda:	697b      	ldr	r3, [r7, #20]
 8004edc:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	799b      	ldrb	r3, [r3, #6]
 8004ee2:	2b01      	cmp	r3, #1
 8004ee4:	d102      	bne.n	8004eec <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004ee6:	687a      	ldr	r2, [r7, #4]
 8004ee8:	697b      	ldr	r3, [r7, #20]
 8004eea:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	6818      	ldr	r0, [r3, #0]
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	799b      	ldrb	r3, [r3, #6]
 8004ef4:	461a      	mov	r2, r3
 8004ef6:	6979      	ldr	r1, [r7, #20]
 8004ef8:	f002 fffa 	bl	8007ef0 <USB_EPStartXfer>

  return HAL_OK;
 8004efc:	2300      	movs	r3, #0
}
 8004efe:	4618      	mov	r0, r3
 8004f00:	3718      	adds	r7, #24
 8004f02:	46bd      	mov	sp, r7
 8004f04:	bd80      	pop	{r7, pc}

08004f06 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004f06:	b580      	push	{r7, lr}
 8004f08:	b084      	sub	sp, #16
 8004f0a:	af00      	add	r7, sp, #0
 8004f0c:	6078      	str	r0, [r7, #4]
 8004f0e:	460b      	mov	r3, r1
 8004f10:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004f12:	78fb      	ldrb	r3, [r7, #3]
 8004f14:	f003 030f 	and.w	r3, r3, #15
 8004f18:	687a      	ldr	r2, [r7, #4]
 8004f1a:	7912      	ldrb	r2, [r2, #4]
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d901      	bls.n	8004f24 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004f20:	2301      	movs	r3, #1
 8004f22:	e04f      	b.n	8004fc4 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004f24:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	da0f      	bge.n	8004f4c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004f2c:	78fb      	ldrb	r3, [r7, #3]
 8004f2e:	f003 020f 	and.w	r2, r3, #15
 8004f32:	4613      	mov	r3, r2
 8004f34:	00db      	lsls	r3, r3, #3
 8004f36:	4413      	add	r3, r2
 8004f38:	009b      	lsls	r3, r3, #2
 8004f3a:	3310      	adds	r3, #16
 8004f3c:	687a      	ldr	r2, [r7, #4]
 8004f3e:	4413      	add	r3, r2
 8004f40:	3304      	adds	r3, #4
 8004f42:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	2201      	movs	r2, #1
 8004f48:	705a      	strb	r2, [r3, #1]
 8004f4a:	e00d      	b.n	8004f68 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004f4c:	78fa      	ldrb	r2, [r7, #3]
 8004f4e:	4613      	mov	r3, r2
 8004f50:	00db      	lsls	r3, r3, #3
 8004f52:	4413      	add	r3, r2
 8004f54:	009b      	lsls	r3, r3, #2
 8004f56:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004f5a:	687a      	ldr	r2, [r7, #4]
 8004f5c:	4413      	add	r3, r2
 8004f5e:	3304      	adds	r3, #4
 8004f60:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	2200      	movs	r2, #0
 8004f66:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	2201      	movs	r2, #1
 8004f6c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004f6e:	78fb      	ldrb	r3, [r7, #3]
 8004f70:	f003 030f 	and.w	r3, r3, #15
 8004f74:	b2da      	uxtb	r2, r3
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004f80:	2b01      	cmp	r3, #1
 8004f82:	d101      	bne.n	8004f88 <HAL_PCD_EP_SetStall+0x82>
 8004f84:	2302      	movs	r3, #2
 8004f86:	e01d      	b.n	8004fc4 <HAL_PCD_EP_SetStall+0xbe>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	68f9      	ldr	r1, [r7, #12]
 8004f96:	4618      	mov	r0, r3
 8004f98:	f003 fb8e 	bl	80086b8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004f9c:	78fb      	ldrb	r3, [r7, #3]
 8004f9e:	f003 030f 	and.w	r3, r3, #15
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d109      	bne.n	8004fba <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6818      	ldr	r0, [r3, #0]
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	7999      	ldrb	r1, [r3, #6]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004fb4:	461a      	mov	r2, r3
 8004fb6:	f003 fd81 	bl	8008abc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004fc2:	2300      	movs	r3, #0
}
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	3710      	adds	r7, #16
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	bd80      	pop	{r7, pc}

08004fcc <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b084      	sub	sp, #16
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
 8004fd4:	460b      	mov	r3, r1
 8004fd6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004fd8:	78fb      	ldrb	r3, [r7, #3]
 8004fda:	f003 030f 	and.w	r3, r3, #15
 8004fde:	687a      	ldr	r2, [r7, #4]
 8004fe0:	7912      	ldrb	r2, [r2, #4]
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d901      	bls.n	8004fea <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	e042      	b.n	8005070 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004fea:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	da0f      	bge.n	8005012 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004ff2:	78fb      	ldrb	r3, [r7, #3]
 8004ff4:	f003 020f 	and.w	r2, r3, #15
 8004ff8:	4613      	mov	r3, r2
 8004ffa:	00db      	lsls	r3, r3, #3
 8004ffc:	4413      	add	r3, r2
 8004ffe:	009b      	lsls	r3, r3, #2
 8005000:	3310      	adds	r3, #16
 8005002:	687a      	ldr	r2, [r7, #4]
 8005004:	4413      	add	r3, r2
 8005006:	3304      	adds	r3, #4
 8005008:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	2201      	movs	r2, #1
 800500e:	705a      	strb	r2, [r3, #1]
 8005010:	e00f      	b.n	8005032 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005012:	78fb      	ldrb	r3, [r7, #3]
 8005014:	f003 020f 	and.w	r2, r3, #15
 8005018:	4613      	mov	r3, r2
 800501a:	00db      	lsls	r3, r3, #3
 800501c:	4413      	add	r3, r2
 800501e:	009b      	lsls	r3, r3, #2
 8005020:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005024:	687a      	ldr	r2, [r7, #4]
 8005026:	4413      	add	r3, r2
 8005028:	3304      	adds	r3, #4
 800502a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	2200      	movs	r2, #0
 8005030:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	2200      	movs	r2, #0
 8005036:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005038:	78fb      	ldrb	r3, [r7, #3]
 800503a:	f003 030f 	and.w	r3, r3, #15
 800503e:	b2da      	uxtb	r2, r3
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800504a:	2b01      	cmp	r3, #1
 800504c:	d101      	bne.n	8005052 <HAL_PCD_EP_ClrStall+0x86>
 800504e:	2302      	movs	r3, #2
 8005050:	e00e      	b.n	8005070 <HAL_PCD_EP_ClrStall+0xa4>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2201      	movs	r2, #1
 8005056:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	68f9      	ldr	r1, [r7, #12]
 8005060:	4618      	mov	r0, r3
 8005062:	f003 fb97 	bl	8008794 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2200      	movs	r2, #0
 800506a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800506e:	2300      	movs	r3, #0
}
 8005070:	4618      	mov	r0, r3
 8005072:	3710      	adds	r7, #16
 8005074:	46bd      	mov	sp, r7
 8005076:	bd80      	pop	{r7, pc}

08005078 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005078:	b580      	push	{r7, lr}
 800507a:	b084      	sub	sp, #16
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
 8005080:	460b      	mov	r3, r1
 8005082:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005084:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005088:	2b00      	cmp	r3, #0
 800508a:	da0c      	bge.n	80050a6 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800508c:	78fb      	ldrb	r3, [r7, #3]
 800508e:	f003 020f 	and.w	r2, r3, #15
 8005092:	4613      	mov	r3, r2
 8005094:	00db      	lsls	r3, r3, #3
 8005096:	4413      	add	r3, r2
 8005098:	009b      	lsls	r3, r3, #2
 800509a:	3310      	adds	r3, #16
 800509c:	687a      	ldr	r2, [r7, #4]
 800509e:	4413      	add	r3, r2
 80050a0:	3304      	adds	r3, #4
 80050a2:	60fb      	str	r3, [r7, #12]
 80050a4:	e00c      	b.n	80050c0 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80050a6:	78fb      	ldrb	r3, [r7, #3]
 80050a8:	f003 020f 	and.w	r2, r3, #15
 80050ac:	4613      	mov	r3, r2
 80050ae:	00db      	lsls	r3, r3, #3
 80050b0:	4413      	add	r3, r2
 80050b2:	009b      	lsls	r3, r3, #2
 80050b4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80050b8:	687a      	ldr	r2, [r7, #4]
 80050ba:	4413      	add	r3, r2
 80050bc:	3304      	adds	r3, #4
 80050be:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	68f9      	ldr	r1, [r7, #12]
 80050c6:	4618      	mov	r0, r3
 80050c8:	f003 f9b6 	bl	8008438 <USB_EPStopXfer>
 80050cc:	4603      	mov	r3, r0
 80050ce:	72fb      	strb	r3, [r7, #11]

  return ret;
 80050d0:	7afb      	ldrb	r3, [r7, #11]
}
 80050d2:	4618      	mov	r0, r3
 80050d4:	3710      	adds	r7, #16
 80050d6:	46bd      	mov	sp, r7
 80050d8:	bd80      	pop	{r7, pc}

080050da <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80050da:	b580      	push	{r7, lr}
 80050dc:	b08a      	sub	sp, #40	@ 0x28
 80050de:	af02      	add	r7, sp, #8
 80050e0:	6078      	str	r0, [r7, #4]
 80050e2:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050ea:	697b      	ldr	r3, [r7, #20]
 80050ec:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80050ee:	683a      	ldr	r2, [r7, #0]
 80050f0:	4613      	mov	r3, r2
 80050f2:	00db      	lsls	r3, r3, #3
 80050f4:	4413      	add	r3, r2
 80050f6:	009b      	lsls	r3, r3, #2
 80050f8:	3310      	adds	r3, #16
 80050fa:	687a      	ldr	r2, [r7, #4]
 80050fc:	4413      	add	r3, r2
 80050fe:	3304      	adds	r3, #4
 8005100:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	695a      	ldr	r2, [r3, #20]
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	691b      	ldr	r3, [r3, #16]
 800510a:	429a      	cmp	r2, r3
 800510c:	d901      	bls.n	8005112 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800510e:	2301      	movs	r3, #1
 8005110:	e06b      	b.n	80051ea <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	691a      	ldr	r2, [r3, #16]
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	695b      	ldr	r3, [r3, #20]
 800511a:	1ad3      	subs	r3, r2, r3
 800511c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	689b      	ldr	r3, [r3, #8]
 8005122:	69fa      	ldr	r2, [r7, #28]
 8005124:	429a      	cmp	r2, r3
 8005126:	d902      	bls.n	800512e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	689b      	ldr	r3, [r3, #8]
 800512c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800512e:	69fb      	ldr	r3, [r7, #28]
 8005130:	3303      	adds	r3, #3
 8005132:	089b      	lsrs	r3, r3, #2
 8005134:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005136:	e02a      	b.n	800518e <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	691a      	ldr	r2, [r3, #16]
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	695b      	ldr	r3, [r3, #20]
 8005140:	1ad3      	subs	r3, r2, r3
 8005142:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	689b      	ldr	r3, [r3, #8]
 8005148:	69fa      	ldr	r2, [r7, #28]
 800514a:	429a      	cmp	r2, r3
 800514c:	d902      	bls.n	8005154 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	689b      	ldr	r3, [r3, #8]
 8005152:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005154:	69fb      	ldr	r3, [r7, #28]
 8005156:	3303      	adds	r3, #3
 8005158:	089b      	lsrs	r3, r3, #2
 800515a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	68d9      	ldr	r1, [r3, #12]
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	b2da      	uxtb	r2, r3
 8005164:	69fb      	ldr	r3, [r7, #28]
 8005166:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800516c:	9300      	str	r3, [sp, #0]
 800516e:	4603      	mov	r3, r0
 8005170:	6978      	ldr	r0, [r7, #20]
 8005172:	f003 fa0b 	bl	800858c <USB_WritePacket>

    ep->xfer_buff  += len;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	68da      	ldr	r2, [r3, #12]
 800517a:	69fb      	ldr	r3, [r7, #28]
 800517c:	441a      	add	r2, r3
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	695a      	ldr	r2, [r3, #20]
 8005186:	69fb      	ldr	r3, [r7, #28]
 8005188:	441a      	add	r2, r3
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	015a      	lsls	r2, r3, #5
 8005192:	693b      	ldr	r3, [r7, #16]
 8005194:	4413      	add	r3, r2
 8005196:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800519a:	699b      	ldr	r3, [r3, #24]
 800519c:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800519e:	69ba      	ldr	r2, [r7, #24]
 80051a0:	429a      	cmp	r2, r3
 80051a2:	d809      	bhi.n	80051b8 <PCD_WriteEmptyTxFifo+0xde>
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	695a      	ldr	r2, [r3, #20]
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80051ac:	429a      	cmp	r2, r3
 80051ae:	d203      	bcs.n	80051b8 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	691b      	ldr	r3, [r3, #16]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d1bf      	bne.n	8005138 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	691a      	ldr	r2, [r3, #16]
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	695b      	ldr	r3, [r3, #20]
 80051c0:	429a      	cmp	r2, r3
 80051c2:	d811      	bhi.n	80051e8 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	f003 030f 	and.w	r3, r3, #15
 80051ca:	2201      	movs	r2, #1
 80051cc:	fa02 f303 	lsl.w	r3, r2, r3
 80051d0:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80051d2:	693b      	ldr	r3, [r7, #16]
 80051d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80051da:	68bb      	ldr	r3, [r7, #8]
 80051dc:	43db      	mvns	r3, r3
 80051de:	6939      	ldr	r1, [r7, #16]
 80051e0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80051e4:	4013      	ands	r3, r2
 80051e6:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80051e8:	2300      	movs	r3, #0
}
 80051ea:	4618      	mov	r0, r3
 80051ec:	3720      	adds	r7, #32
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bd80      	pop	{r7, pc}
	...

080051f4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b088      	sub	sp, #32
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
 80051fc:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005204:	69fb      	ldr	r3, [r7, #28]
 8005206:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005208:	69fb      	ldr	r3, [r7, #28]
 800520a:	333c      	adds	r3, #60	@ 0x3c
 800520c:	3304      	adds	r3, #4
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	015a      	lsls	r2, r3, #5
 8005216:	69bb      	ldr	r3, [r7, #24]
 8005218:	4413      	add	r3, r2
 800521a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800521e:	689b      	ldr	r3, [r3, #8]
 8005220:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	799b      	ldrb	r3, [r3, #6]
 8005226:	2b01      	cmp	r3, #1
 8005228:	d17b      	bne.n	8005322 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800522a:	693b      	ldr	r3, [r7, #16]
 800522c:	f003 0308 	and.w	r3, r3, #8
 8005230:	2b00      	cmp	r3, #0
 8005232:	d015      	beq.n	8005260 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005234:	697b      	ldr	r3, [r7, #20]
 8005236:	4a61      	ldr	r2, [pc, #388]	@ (80053bc <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005238:	4293      	cmp	r3, r2
 800523a:	f240 80b9 	bls.w	80053b0 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800523e:	693b      	ldr	r3, [r7, #16]
 8005240:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005244:	2b00      	cmp	r3, #0
 8005246:	f000 80b3 	beq.w	80053b0 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	015a      	lsls	r2, r3, #5
 800524e:	69bb      	ldr	r3, [r7, #24]
 8005250:	4413      	add	r3, r2
 8005252:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005256:	461a      	mov	r2, r3
 8005258:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800525c:	6093      	str	r3, [r2, #8]
 800525e:	e0a7      	b.n	80053b0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005260:	693b      	ldr	r3, [r7, #16]
 8005262:	f003 0320 	and.w	r3, r3, #32
 8005266:	2b00      	cmp	r3, #0
 8005268:	d009      	beq.n	800527e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	015a      	lsls	r2, r3, #5
 800526e:	69bb      	ldr	r3, [r7, #24]
 8005270:	4413      	add	r3, r2
 8005272:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005276:	461a      	mov	r2, r3
 8005278:	2320      	movs	r3, #32
 800527a:	6093      	str	r3, [r2, #8]
 800527c:	e098      	b.n	80053b0 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800527e:	693b      	ldr	r3, [r7, #16]
 8005280:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005284:	2b00      	cmp	r3, #0
 8005286:	f040 8093 	bne.w	80053b0 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800528a:	697b      	ldr	r3, [r7, #20]
 800528c:	4a4b      	ldr	r2, [pc, #300]	@ (80053bc <PCD_EP_OutXfrComplete_int+0x1c8>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d90f      	bls.n	80052b2 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005292:	693b      	ldr	r3, [r7, #16]
 8005294:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005298:	2b00      	cmp	r3, #0
 800529a:	d00a      	beq.n	80052b2 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	015a      	lsls	r2, r3, #5
 80052a0:	69bb      	ldr	r3, [r7, #24]
 80052a2:	4413      	add	r3, r2
 80052a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052a8:	461a      	mov	r2, r3
 80052aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80052ae:	6093      	str	r3, [r2, #8]
 80052b0:	e07e      	b.n	80053b0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80052b2:	683a      	ldr	r2, [r7, #0]
 80052b4:	4613      	mov	r3, r2
 80052b6:	00db      	lsls	r3, r3, #3
 80052b8:	4413      	add	r3, r2
 80052ba:	009b      	lsls	r3, r3, #2
 80052bc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80052c0:	687a      	ldr	r2, [r7, #4]
 80052c2:	4413      	add	r3, r2
 80052c4:	3304      	adds	r3, #4
 80052c6:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	6a1a      	ldr	r2, [r3, #32]
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	0159      	lsls	r1, r3, #5
 80052d0:	69bb      	ldr	r3, [r7, #24]
 80052d2:	440b      	add	r3, r1
 80052d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052d8:	691b      	ldr	r3, [r3, #16]
 80052da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80052de:	1ad2      	subs	r2, r2, r3
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d114      	bne.n	8005314 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	691b      	ldr	r3, [r3, #16]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d109      	bne.n	8005306 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6818      	ldr	r0, [r3, #0]
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80052fc:	461a      	mov	r2, r3
 80052fe:	2101      	movs	r1, #1
 8005300:	f003 fbdc 	bl	8008abc <USB_EP0_OutStart>
 8005304:	e006      	b.n	8005314 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	68da      	ldr	r2, [r3, #12]
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	695b      	ldr	r3, [r3, #20]
 800530e:	441a      	add	r2, r3
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	b2db      	uxtb	r3, r3
 8005318:	4619      	mov	r1, r3
 800531a:	6878      	ldr	r0, [r7, #4]
 800531c:	f005 ff32 	bl	800b184 <HAL_PCD_DataOutStageCallback>
 8005320:	e046      	b.n	80053b0 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005322:	697b      	ldr	r3, [r7, #20]
 8005324:	4a26      	ldr	r2, [pc, #152]	@ (80053c0 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8005326:	4293      	cmp	r3, r2
 8005328:	d124      	bne.n	8005374 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005330:	2b00      	cmp	r3, #0
 8005332:	d00a      	beq.n	800534a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	015a      	lsls	r2, r3, #5
 8005338:	69bb      	ldr	r3, [r7, #24]
 800533a:	4413      	add	r3, r2
 800533c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005340:	461a      	mov	r2, r3
 8005342:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005346:	6093      	str	r3, [r2, #8]
 8005348:	e032      	b.n	80053b0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800534a:	693b      	ldr	r3, [r7, #16]
 800534c:	f003 0320 	and.w	r3, r3, #32
 8005350:	2b00      	cmp	r3, #0
 8005352:	d008      	beq.n	8005366 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	015a      	lsls	r2, r3, #5
 8005358:	69bb      	ldr	r3, [r7, #24]
 800535a:	4413      	add	r3, r2
 800535c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005360:	461a      	mov	r2, r3
 8005362:	2320      	movs	r3, #32
 8005364:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	b2db      	uxtb	r3, r3
 800536a:	4619      	mov	r1, r3
 800536c:	6878      	ldr	r0, [r7, #4]
 800536e:	f005 ff09 	bl	800b184 <HAL_PCD_DataOutStageCallback>
 8005372:	e01d      	b.n	80053b0 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d114      	bne.n	80053a4 <PCD_EP_OutXfrComplete_int+0x1b0>
 800537a:	6879      	ldr	r1, [r7, #4]
 800537c:	683a      	ldr	r2, [r7, #0]
 800537e:	4613      	mov	r3, r2
 8005380:	00db      	lsls	r3, r3, #3
 8005382:	4413      	add	r3, r2
 8005384:	009b      	lsls	r3, r3, #2
 8005386:	440b      	add	r3, r1
 8005388:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d108      	bne.n	80053a4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6818      	ldr	r0, [r3, #0]
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800539c:	461a      	mov	r2, r3
 800539e:	2100      	movs	r1, #0
 80053a0:	f003 fb8c 	bl	8008abc <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	b2db      	uxtb	r3, r3
 80053a8:	4619      	mov	r1, r3
 80053aa:	6878      	ldr	r0, [r7, #4]
 80053ac:	f005 feea 	bl	800b184 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80053b0:	2300      	movs	r3, #0
}
 80053b2:	4618      	mov	r0, r3
 80053b4:	3720      	adds	r7, #32
 80053b6:	46bd      	mov	sp, r7
 80053b8:	bd80      	pop	{r7, pc}
 80053ba:	bf00      	nop
 80053bc:	4f54300a 	.word	0x4f54300a
 80053c0:	4f54310a 	.word	0x4f54310a

080053c4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b086      	sub	sp, #24
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
 80053cc:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053d4:	697b      	ldr	r3, [r7, #20]
 80053d6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80053d8:	697b      	ldr	r3, [r7, #20]
 80053da:	333c      	adds	r3, #60	@ 0x3c
 80053dc:	3304      	adds	r3, #4
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	015a      	lsls	r2, r3, #5
 80053e6:	693b      	ldr	r3, [r7, #16]
 80053e8:	4413      	add	r3, r2
 80053ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053ee:	689b      	ldr	r3, [r3, #8]
 80053f0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	4a15      	ldr	r2, [pc, #84]	@ (800544c <PCD_EP_OutSetupPacket_int+0x88>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d90e      	bls.n	8005418 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80053fa:	68bb      	ldr	r3, [r7, #8]
 80053fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005400:	2b00      	cmp	r3, #0
 8005402:	d009      	beq.n	8005418 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005404:	683b      	ldr	r3, [r7, #0]
 8005406:	015a      	lsls	r2, r3, #5
 8005408:	693b      	ldr	r3, [r7, #16]
 800540a:	4413      	add	r3, r2
 800540c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005410:	461a      	mov	r2, r3
 8005412:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005416:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005418:	6878      	ldr	r0, [r7, #4]
 800541a:	f005 fea1 	bl	800b160 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	4a0a      	ldr	r2, [pc, #40]	@ (800544c <PCD_EP_OutSetupPacket_int+0x88>)
 8005422:	4293      	cmp	r3, r2
 8005424:	d90c      	bls.n	8005440 <PCD_EP_OutSetupPacket_int+0x7c>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	799b      	ldrb	r3, [r3, #6]
 800542a:	2b01      	cmp	r3, #1
 800542c:	d108      	bne.n	8005440 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6818      	ldr	r0, [r3, #0]
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005438:	461a      	mov	r2, r3
 800543a:	2101      	movs	r1, #1
 800543c:	f003 fb3e 	bl	8008abc <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005440:	2300      	movs	r3, #0
}
 8005442:	4618      	mov	r0, r3
 8005444:	3718      	adds	r7, #24
 8005446:	46bd      	mov	sp, r7
 8005448:	bd80      	pop	{r7, pc}
 800544a:	bf00      	nop
 800544c:	4f54300a 	.word	0x4f54300a

08005450 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005450:	b480      	push	{r7}
 8005452:	b085      	sub	sp, #20
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
 8005458:	460b      	mov	r3, r1
 800545a:	70fb      	strb	r3, [r7, #3]
 800545c:	4613      	mov	r3, r2
 800545e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005466:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005468:	78fb      	ldrb	r3, [r7, #3]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d107      	bne.n	800547e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800546e:	883b      	ldrh	r3, [r7, #0]
 8005470:	0419      	lsls	r1, r3, #16
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	68ba      	ldr	r2, [r7, #8]
 8005478:	430a      	orrs	r2, r1
 800547a:	629a      	str	r2, [r3, #40]	@ 0x28
 800547c:	e028      	b.n	80054d0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005484:	0c1b      	lsrs	r3, r3, #16
 8005486:	68ba      	ldr	r2, [r7, #8]
 8005488:	4413      	add	r3, r2
 800548a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800548c:	2300      	movs	r3, #0
 800548e:	73fb      	strb	r3, [r7, #15]
 8005490:	e00d      	b.n	80054ae <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681a      	ldr	r2, [r3, #0]
 8005496:	7bfb      	ldrb	r3, [r7, #15]
 8005498:	3340      	adds	r3, #64	@ 0x40
 800549a:	009b      	lsls	r3, r3, #2
 800549c:	4413      	add	r3, r2
 800549e:	685b      	ldr	r3, [r3, #4]
 80054a0:	0c1b      	lsrs	r3, r3, #16
 80054a2:	68ba      	ldr	r2, [r7, #8]
 80054a4:	4413      	add	r3, r2
 80054a6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80054a8:	7bfb      	ldrb	r3, [r7, #15]
 80054aa:	3301      	adds	r3, #1
 80054ac:	73fb      	strb	r3, [r7, #15]
 80054ae:	7bfa      	ldrb	r2, [r7, #15]
 80054b0:	78fb      	ldrb	r3, [r7, #3]
 80054b2:	3b01      	subs	r3, #1
 80054b4:	429a      	cmp	r2, r3
 80054b6:	d3ec      	bcc.n	8005492 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80054b8:	883b      	ldrh	r3, [r7, #0]
 80054ba:	0418      	lsls	r0, r3, #16
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6819      	ldr	r1, [r3, #0]
 80054c0:	78fb      	ldrb	r3, [r7, #3]
 80054c2:	3b01      	subs	r3, #1
 80054c4:	68ba      	ldr	r2, [r7, #8]
 80054c6:	4302      	orrs	r2, r0
 80054c8:	3340      	adds	r3, #64	@ 0x40
 80054ca:	009b      	lsls	r3, r3, #2
 80054cc:	440b      	add	r3, r1
 80054ce:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80054d0:	2300      	movs	r3, #0
}
 80054d2:	4618      	mov	r0, r3
 80054d4:	3714      	adds	r7, #20
 80054d6:	46bd      	mov	sp, r7
 80054d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054dc:	4770      	bx	lr

080054de <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80054de:	b480      	push	{r7}
 80054e0:	b083      	sub	sp, #12
 80054e2:	af00      	add	r7, sp, #0
 80054e4:	6078      	str	r0, [r7, #4]
 80054e6:	460b      	mov	r3, r1
 80054e8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	887a      	ldrh	r2, [r7, #2]
 80054f0:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80054f2:	2300      	movs	r3, #0
}
 80054f4:	4618      	mov	r0, r3
 80054f6:	370c      	adds	r7, #12
 80054f8:	46bd      	mov	sp, r7
 80054fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fe:	4770      	bx	lr

08005500 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8005500:	b480      	push	{r7}
 8005502:	b085      	sub	sp, #20
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2201      	movs	r2, #1
 8005512:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2200      	movs	r2, #0
 800551a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	699b      	ldr	r3, [r3, #24]
 8005522:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800552e:	4b05      	ldr	r3, [pc, #20]	@ (8005544 <HAL_PCDEx_ActivateLPM+0x44>)
 8005530:	4313      	orrs	r3, r2
 8005532:	68fa      	ldr	r2, [r7, #12]
 8005534:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8005536:	2300      	movs	r3, #0
}
 8005538:	4618      	mov	r0, r3
 800553a:	3714      	adds	r7, #20
 800553c:	46bd      	mov	sp, r7
 800553e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005542:	4770      	bx	lr
 8005544:	10000003 	.word	0x10000003

08005548 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005548:	b480      	push	{r7}
 800554a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800554c:	4b05      	ldr	r3, [pc, #20]	@ (8005564 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4a04      	ldr	r2, [pc, #16]	@ (8005564 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005552:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005556:	6013      	str	r3, [r2, #0]
}
 8005558:	bf00      	nop
 800555a:	46bd      	mov	sp, r7
 800555c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005560:	4770      	bx	lr
 8005562:	bf00      	nop
 8005564:	40007000 	.word	0x40007000

08005568 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b082      	sub	sp, #8
 800556c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800556e:	2300      	movs	r3, #0
 8005570:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8005572:	4b23      	ldr	r3, [pc, #140]	@ (8005600 <HAL_PWREx_EnableOverDrive+0x98>)
 8005574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005576:	4a22      	ldr	r2, [pc, #136]	@ (8005600 <HAL_PWREx_EnableOverDrive+0x98>)
 8005578:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800557c:	6413      	str	r3, [r2, #64]	@ 0x40
 800557e:	4b20      	ldr	r3, [pc, #128]	@ (8005600 <HAL_PWREx_EnableOverDrive+0x98>)
 8005580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005582:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005586:	603b      	str	r3, [r7, #0]
 8005588:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800558a:	4b1e      	ldr	r3, [pc, #120]	@ (8005604 <HAL_PWREx_EnableOverDrive+0x9c>)
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	4a1d      	ldr	r2, [pc, #116]	@ (8005604 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005590:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005594:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005596:	f7fe fa3b 	bl	8003a10 <HAL_GetTick>
 800559a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800559c:	e009      	b.n	80055b2 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800559e:	f7fe fa37 	bl	8003a10 <HAL_GetTick>
 80055a2:	4602      	mov	r2, r0
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	1ad3      	subs	r3, r2, r3
 80055a8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80055ac:	d901      	bls.n	80055b2 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80055ae:	2303      	movs	r3, #3
 80055b0:	e022      	b.n	80055f8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80055b2:	4b14      	ldr	r3, [pc, #80]	@ (8005604 <HAL_PWREx_EnableOverDrive+0x9c>)
 80055b4:	685b      	ldr	r3, [r3, #4]
 80055b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80055ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055be:	d1ee      	bne.n	800559e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80055c0:	4b10      	ldr	r3, [pc, #64]	@ (8005604 <HAL_PWREx_EnableOverDrive+0x9c>)
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	4a0f      	ldr	r2, [pc, #60]	@ (8005604 <HAL_PWREx_EnableOverDrive+0x9c>)
 80055c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80055ca:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80055cc:	f7fe fa20 	bl	8003a10 <HAL_GetTick>
 80055d0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80055d2:	e009      	b.n	80055e8 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80055d4:	f7fe fa1c 	bl	8003a10 <HAL_GetTick>
 80055d8:	4602      	mov	r2, r0
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	1ad3      	subs	r3, r2, r3
 80055de:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80055e2:	d901      	bls.n	80055e8 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80055e4:	2303      	movs	r3, #3
 80055e6:	e007      	b.n	80055f8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80055e8:	4b06      	ldr	r3, [pc, #24]	@ (8005604 <HAL_PWREx_EnableOverDrive+0x9c>)
 80055ea:	685b      	ldr	r3, [r3, #4]
 80055ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055f0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80055f4:	d1ee      	bne.n	80055d4 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80055f6:	2300      	movs	r3, #0
}
 80055f8:	4618      	mov	r0, r3
 80055fa:	3708      	adds	r7, #8
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bd80      	pop	{r7, pc}
 8005600:	40023800 	.word	0x40023800
 8005604:	40007000 	.word	0x40007000

08005608 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005608:	b580      	push	{r7, lr}
 800560a:	b086      	sub	sp, #24
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8005610:	2300      	movs	r3, #0
 8005612:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d101      	bne.n	800561e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800561a:	2301      	movs	r3, #1
 800561c:	e291      	b.n	8005b42 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f003 0301 	and.w	r3, r3, #1
 8005626:	2b00      	cmp	r3, #0
 8005628:	f000 8087 	beq.w	800573a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800562c:	4b96      	ldr	r3, [pc, #600]	@ (8005888 <HAL_RCC_OscConfig+0x280>)
 800562e:	689b      	ldr	r3, [r3, #8]
 8005630:	f003 030c 	and.w	r3, r3, #12
 8005634:	2b04      	cmp	r3, #4
 8005636:	d00c      	beq.n	8005652 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005638:	4b93      	ldr	r3, [pc, #588]	@ (8005888 <HAL_RCC_OscConfig+0x280>)
 800563a:	689b      	ldr	r3, [r3, #8]
 800563c:	f003 030c 	and.w	r3, r3, #12
 8005640:	2b08      	cmp	r3, #8
 8005642:	d112      	bne.n	800566a <HAL_RCC_OscConfig+0x62>
 8005644:	4b90      	ldr	r3, [pc, #576]	@ (8005888 <HAL_RCC_OscConfig+0x280>)
 8005646:	685b      	ldr	r3, [r3, #4]
 8005648:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800564c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005650:	d10b      	bne.n	800566a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005652:	4b8d      	ldr	r3, [pc, #564]	@ (8005888 <HAL_RCC_OscConfig+0x280>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800565a:	2b00      	cmp	r3, #0
 800565c:	d06c      	beq.n	8005738 <HAL_RCC_OscConfig+0x130>
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	685b      	ldr	r3, [r3, #4]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d168      	bne.n	8005738 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005666:	2301      	movs	r3, #1
 8005668:	e26b      	b.n	8005b42 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005672:	d106      	bne.n	8005682 <HAL_RCC_OscConfig+0x7a>
 8005674:	4b84      	ldr	r3, [pc, #528]	@ (8005888 <HAL_RCC_OscConfig+0x280>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	4a83      	ldr	r2, [pc, #524]	@ (8005888 <HAL_RCC_OscConfig+0x280>)
 800567a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800567e:	6013      	str	r3, [r2, #0]
 8005680:	e02e      	b.n	80056e0 <HAL_RCC_OscConfig+0xd8>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	685b      	ldr	r3, [r3, #4]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d10c      	bne.n	80056a4 <HAL_RCC_OscConfig+0x9c>
 800568a:	4b7f      	ldr	r3, [pc, #508]	@ (8005888 <HAL_RCC_OscConfig+0x280>)
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4a7e      	ldr	r2, [pc, #504]	@ (8005888 <HAL_RCC_OscConfig+0x280>)
 8005690:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005694:	6013      	str	r3, [r2, #0]
 8005696:	4b7c      	ldr	r3, [pc, #496]	@ (8005888 <HAL_RCC_OscConfig+0x280>)
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a7b      	ldr	r2, [pc, #492]	@ (8005888 <HAL_RCC_OscConfig+0x280>)
 800569c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80056a0:	6013      	str	r3, [r2, #0]
 80056a2:	e01d      	b.n	80056e0 <HAL_RCC_OscConfig+0xd8>
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	685b      	ldr	r3, [r3, #4]
 80056a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80056ac:	d10c      	bne.n	80056c8 <HAL_RCC_OscConfig+0xc0>
 80056ae:	4b76      	ldr	r3, [pc, #472]	@ (8005888 <HAL_RCC_OscConfig+0x280>)
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	4a75      	ldr	r2, [pc, #468]	@ (8005888 <HAL_RCC_OscConfig+0x280>)
 80056b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80056b8:	6013      	str	r3, [r2, #0]
 80056ba:	4b73      	ldr	r3, [pc, #460]	@ (8005888 <HAL_RCC_OscConfig+0x280>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	4a72      	ldr	r2, [pc, #456]	@ (8005888 <HAL_RCC_OscConfig+0x280>)
 80056c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056c4:	6013      	str	r3, [r2, #0]
 80056c6:	e00b      	b.n	80056e0 <HAL_RCC_OscConfig+0xd8>
 80056c8:	4b6f      	ldr	r3, [pc, #444]	@ (8005888 <HAL_RCC_OscConfig+0x280>)
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4a6e      	ldr	r2, [pc, #440]	@ (8005888 <HAL_RCC_OscConfig+0x280>)
 80056ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80056d2:	6013      	str	r3, [r2, #0]
 80056d4:	4b6c      	ldr	r3, [pc, #432]	@ (8005888 <HAL_RCC_OscConfig+0x280>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4a6b      	ldr	r2, [pc, #428]	@ (8005888 <HAL_RCC_OscConfig+0x280>)
 80056da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80056de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	685b      	ldr	r3, [r3, #4]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d013      	beq.n	8005710 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056e8:	f7fe f992 	bl	8003a10 <HAL_GetTick>
 80056ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056ee:	e008      	b.n	8005702 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80056f0:	f7fe f98e 	bl	8003a10 <HAL_GetTick>
 80056f4:	4602      	mov	r2, r0
 80056f6:	693b      	ldr	r3, [r7, #16]
 80056f8:	1ad3      	subs	r3, r2, r3
 80056fa:	2b64      	cmp	r3, #100	@ 0x64
 80056fc:	d901      	bls.n	8005702 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80056fe:	2303      	movs	r3, #3
 8005700:	e21f      	b.n	8005b42 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005702:	4b61      	ldr	r3, [pc, #388]	@ (8005888 <HAL_RCC_OscConfig+0x280>)
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800570a:	2b00      	cmp	r3, #0
 800570c:	d0f0      	beq.n	80056f0 <HAL_RCC_OscConfig+0xe8>
 800570e:	e014      	b.n	800573a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005710:	f7fe f97e 	bl	8003a10 <HAL_GetTick>
 8005714:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005716:	e008      	b.n	800572a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005718:	f7fe f97a 	bl	8003a10 <HAL_GetTick>
 800571c:	4602      	mov	r2, r0
 800571e:	693b      	ldr	r3, [r7, #16]
 8005720:	1ad3      	subs	r3, r2, r3
 8005722:	2b64      	cmp	r3, #100	@ 0x64
 8005724:	d901      	bls.n	800572a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005726:	2303      	movs	r3, #3
 8005728:	e20b      	b.n	8005b42 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800572a:	4b57      	ldr	r3, [pc, #348]	@ (8005888 <HAL_RCC_OscConfig+0x280>)
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005732:	2b00      	cmp	r3, #0
 8005734:	d1f0      	bne.n	8005718 <HAL_RCC_OscConfig+0x110>
 8005736:	e000      	b.n	800573a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005738:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f003 0302 	and.w	r3, r3, #2
 8005742:	2b00      	cmp	r3, #0
 8005744:	d069      	beq.n	800581a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005746:	4b50      	ldr	r3, [pc, #320]	@ (8005888 <HAL_RCC_OscConfig+0x280>)
 8005748:	689b      	ldr	r3, [r3, #8]
 800574a:	f003 030c 	and.w	r3, r3, #12
 800574e:	2b00      	cmp	r3, #0
 8005750:	d00b      	beq.n	800576a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005752:	4b4d      	ldr	r3, [pc, #308]	@ (8005888 <HAL_RCC_OscConfig+0x280>)
 8005754:	689b      	ldr	r3, [r3, #8]
 8005756:	f003 030c 	and.w	r3, r3, #12
 800575a:	2b08      	cmp	r3, #8
 800575c:	d11c      	bne.n	8005798 <HAL_RCC_OscConfig+0x190>
 800575e:	4b4a      	ldr	r3, [pc, #296]	@ (8005888 <HAL_RCC_OscConfig+0x280>)
 8005760:	685b      	ldr	r3, [r3, #4]
 8005762:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005766:	2b00      	cmp	r3, #0
 8005768:	d116      	bne.n	8005798 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800576a:	4b47      	ldr	r3, [pc, #284]	@ (8005888 <HAL_RCC_OscConfig+0x280>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f003 0302 	and.w	r3, r3, #2
 8005772:	2b00      	cmp	r3, #0
 8005774:	d005      	beq.n	8005782 <HAL_RCC_OscConfig+0x17a>
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	68db      	ldr	r3, [r3, #12]
 800577a:	2b01      	cmp	r3, #1
 800577c:	d001      	beq.n	8005782 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800577e:	2301      	movs	r3, #1
 8005780:	e1df      	b.n	8005b42 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005782:	4b41      	ldr	r3, [pc, #260]	@ (8005888 <HAL_RCC_OscConfig+0x280>)
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	691b      	ldr	r3, [r3, #16]
 800578e:	00db      	lsls	r3, r3, #3
 8005790:	493d      	ldr	r1, [pc, #244]	@ (8005888 <HAL_RCC_OscConfig+0x280>)
 8005792:	4313      	orrs	r3, r2
 8005794:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005796:	e040      	b.n	800581a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	68db      	ldr	r3, [r3, #12]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d023      	beq.n	80057e8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80057a0:	4b39      	ldr	r3, [pc, #228]	@ (8005888 <HAL_RCC_OscConfig+0x280>)
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	4a38      	ldr	r2, [pc, #224]	@ (8005888 <HAL_RCC_OscConfig+0x280>)
 80057a6:	f043 0301 	orr.w	r3, r3, #1
 80057aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057ac:	f7fe f930 	bl	8003a10 <HAL_GetTick>
 80057b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057b2:	e008      	b.n	80057c6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80057b4:	f7fe f92c 	bl	8003a10 <HAL_GetTick>
 80057b8:	4602      	mov	r2, r0
 80057ba:	693b      	ldr	r3, [r7, #16]
 80057bc:	1ad3      	subs	r3, r2, r3
 80057be:	2b02      	cmp	r3, #2
 80057c0:	d901      	bls.n	80057c6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80057c2:	2303      	movs	r3, #3
 80057c4:	e1bd      	b.n	8005b42 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057c6:	4b30      	ldr	r3, [pc, #192]	@ (8005888 <HAL_RCC_OscConfig+0x280>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f003 0302 	and.w	r3, r3, #2
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d0f0      	beq.n	80057b4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057d2:	4b2d      	ldr	r3, [pc, #180]	@ (8005888 <HAL_RCC_OscConfig+0x280>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	691b      	ldr	r3, [r3, #16]
 80057de:	00db      	lsls	r3, r3, #3
 80057e0:	4929      	ldr	r1, [pc, #164]	@ (8005888 <HAL_RCC_OscConfig+0x280>)
 80057e2:	4313      	orrs	r3, r2
 80057e4:	600b      	str	r3, [r1, #0]
 80057e6:	e018      	b.n	800581a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80057e8:	4b27      	ldr	r3, [pc, #156]	@ (8005888 <HAL_RCC_OscConfig+0x280>)
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4a26      	ldr	r2, [pc, #152]	@ (8005888 <HAL_RCC_OscConfig+0x280>)
 80057ee:	f023 0301 	bic.w	r3, r3, #1
 80057f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057f4:	f7fe f90c 	bl	8003a10 <HAL_GetTick>
 80057f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80057fa:	e008      	b.n	800580e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80057fc:	f7fe f908 	bl	8003a10 <HAL_GetTick>
 8005800:	4602      	mov	r2, r0
 8005802:	693b      	ldr	r3, [r7, #16]
 8005804:	1ad3      	subs	r3, r2, r3
 8005806:	2b02      	cmp	r3, #2
 8005808:	d901      	bls.n	800580e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800580a:	2303      	movs	r3, #3
 800580c:	e199      	b.n	8005b42 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800580e:	4b1e      	ldr	r3, [pc, #120]	@ (8005888 <HAL_RCC_OscConfig+0x280>)
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f003 0302 	and.w	r3, r3, #2
 8005816:	2b00      	cmp	r3, #0
 8005818:	d1f0      	bne.n	80057fc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f003 0308 	and.w	r3, r3, #8
 8005822:	2b00      	cmp	r3, #0
 8005824:	d038      	beq.n	8005898 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	695b      	ldr	r3, [r3, #20]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d019      	beq.n	8005862 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800582e:	4b16      	ldr	r3, [pc, #88]	@ (8005888 <HAL_RCC_OscConfig+0x280>)
 8005830:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005832:	4a15      	ldr	r2, [pc, #84]	@ (8005888 <HAL_RCC_OscConfig+0x280>)
 8005834:	f043 0301 	orr.w	r3, r3, #1
 8005838:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800583a:	f7fe f8e9 	bl	8003a10 <HAL_GetTick>
 800583e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005840:	e008      	b.n	8005854 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005842:	f7fe f8e5 	bl	8003a10 <HAL_GetTick>
 8005846:	4602      	mov	r2, r0
 8005848:	693b      	ldr	r3, [r7, #16]
 800584a:	1ad3      	subs	r3, r2, r3
 800584c:	2b02      	cmp	r3, #2
 800584e:	d901      	bls.n	8005854 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005850:	2303      	movs	r3, #3
 8005852:	e176      	b.n	8005b42 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005854:	4b0c      	ldr	r3, [pc, #48]	@ (8005888 <HAL_RCC_OscConfig+0x280>)
 8005856:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005858:	f003 0302 	and.w	r3, r3, #2
 800585c:	2b00      	cmp	r3, #0
 800585e:	d0f0      	beq.n	8005842 <HAL_RCC_OscConfig+0x23a>
 8005860:	e01a      	b.n	8005898 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005862:	4b09      	ldr	r3, [pc, #36]	@ (8005888 <HAL_RCC_OscConfig+0x280>)
 8005864:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005866:	4a08      	ldr	r2, [pc, #32]	@ (8005888 <HAL_RCC_OscConfig+0x280>)
 8005868:	f023 0301 	bic.w	r3, r3, #1
 800586c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800586e:	f7fe f8cf 	bl	8003a10 <HAL_GetTick>
 8005872:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005874:	e00a      	b.n	800588c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005876:	f7fe f8cb 	bl	8003a10 <HAL_GetTick>
 800587a:	4602      	mov	r2, r0
 800587c:	693b      	ldr	r3, [r7, #16]
 800587e:	1ad3      	subs	r3, r2, r3
 8005880:	2b02      	cmp	r3, #2
 8005882:	d903      	bls.n	800588c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005884:	2303      	movs	r3, #3
 8005886:	e15c      	b.n	8005b42 <HAL_RCC_OscConfig+0x53a>
 8005888:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800588c:	4b91      	ldr	r3, [pc, #580]	@ (8005ad4 <HAL_RCC_OscConfig+0x4cc>)
 800588e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005890:	f003 0302 	and.w	r3, r3, #2
 8005894:	2b00      	cmp	r3, #0
 8005896:	d1ee      	bne.n	8005876 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f003 0304 	and.w	r3, r3, #4
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	f000 80a4 	beq.w	80059ee <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80058a6:	4b8b      	ldr	r3, [pc, #556]	@ (8005ad4 <HAL_RCC_OscConfig+0x4cc>)
 80058a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d10d      	bne.n	80058ce <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80058b2:	4b88      	ldr	r3, [pc, #544]	@ (8005ad4 <HAL_RCC_OscConfig+0x4cc>)
 80058b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058b6:	4a87      	ldr	r2, [pc, #540]	@ (8005ad4 <HAL_RCC_OscConfig+0x4cc>)
 80058b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80058bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80058be:	4b85      	ldr	r3, [pc, #532]	@ (8005ad4 <HAL_RCC_OscConfig+0x4cc>)
 80058c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80058c6:	60bb      	str	r3, [r7, #8]
 80058c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80058ca:	2301      	movs	r3, #1
 80058cc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80058ce:	4b82      	ldr	r3, [pc, #520]	@ (8005ad8 <HAL_RCC_OscConfig+0x4d0>)
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d118      	bne.n	800590c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80058da:	4b7f      	ldr	r3, [pc, #508]	@ (8005ad8 <HAL_RCC_OscConfig+0x4d0>)
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	4a7e      	ldr	r2, [pc, #504]	@ (8005ad8 <HAL_RCC_OscConfig+0x4d0>)
 80058e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80058e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80058e6:	f7fe f893 	bl	8003a10 <HAL_GetTick>
 80058ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80058ec:	e008      	b.n	8005900 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80058ee:	f7fe f88f 	bl	8003a10 <HAL_GetTick>
 80058f2:	4602      	mov	r2, r0
 80058f4:	693b      	ldr	r3, [r7, #16]
 80058f6:	1ad3      	subs	r3, r2, r3
 80058f8:	2b64      	cmp	r3, #100	@ 0x64
 80058fa:	d901      	bls.n	8005900 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80058fc:	2303      	movs	r3, #3
 80058fe:	e120      	b.n	8005b42 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005900:	4b75      	ldr	r3, [pc, #468]	@ (8005ad8 <HAL_RCC_OscConfig+0x4d0>)
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005908:	2b00      	cmp	r3, #0
 800590a:	d0f0      	beq.n	80058ee <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	689b      	ldr	r3, [r3, #8]
 8005910:	2b01      	cmp	r3, #1
 8005912:	d106      	bne.n	8005922 <HAL_RCC_OscConfig+0x31a>
 8005914:	4b6f      	ldr	r3, [pc, #444]	@ (8005ad4 <HAL_RCC_OscConfig+0x4cc>)
 8005916:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005918:	4a6e      	ldr	r2, [pc, #440]	@ (8005ad4 <HAL_RCC_OscConfig+0x4cc>)
 800591a:	f043 0301 	orr.w	r3, r3, #1
 800591e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005920:	e02d      	b.n	800597e <HAL_RCC_OscConfig+0x376>
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	689b      	ldr	r3, [r3, #8]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d10c      	bne.n	8005944 <HAL_RCC_OscConfig+0x33c>
 800592a:	4b6a      	ldr	r3, [pc, #424]	@ (8005ad4 <HAL_RCC_OscConfig+0x4cc>)
 800592c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800592e:	4a69      	ldr	r2, [pc, #420]	@ (8005ad4 <HAL_RCC_OscConfig+0x4cc>)
 8005930:	f023 0301 	bic.w	r3, r3, #1
 8005934:	6713      	str	r3, [r2, #112]	@ 0x70
 8005936:	4b67      	ldr	r3, [pc, #412]	@ (8005ad4 <HAL_RCC_OscConfig+0x4cc>)
 8005938:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800593a:	4a66      	ldr	r2, [pc, #408]	@ (8005ad4 <HAL_RCC_OscConfig+0x4cc>)
 800593c:	f023 0304 	bic.w	r3, r3, #4
 8005940:	6713      	str	r3, [r2, #112]	@ 0x70
 8005942:	e01c      	b.n	800597e <HAL_RCC_OscConfig+0x376>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	689b      	ldr	r3, [r3, #8]
 8005948:	2b05      	cmp	r3, #5
 800594a:	d10c      	bne.n	8005966 <HAL_RCC_OscConfig+0x35e>
 800594c:	4b61      	ldr	r3, [pc, #388]	@ (8005ad4 <HAL_RCC_OscConfig+0x4cc>)
 800594e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005950:	4a60      	ldr	r2, [pc, #384]	@ (8005ad4 <HAL_RCC_OscConfig+0x4cc>)
 8005952:	f043 0304 	orr.w	r3, r3, #4
 8005956:	6713      	str	r3, [r2, #112]	@ 0x70
 8005958:	4b5e      	ldr	r3, [pc, #376]	@ (8005ad4 <HAL_RCC_OscConfig+0x4cc>)
 800595a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800595c:	4a5d      	ldr	r2, [pc, #372]	@ (8005ad4 <HAL_RCC_OscConfig+0x4cc>)
 800595e:	f043 0301 	orr.w	r3, r3, #1
 8005962:	6713      	str	r3, [r2, #112]	@ 0x70
 8005964:	e00b      	b.n	800597e <HAL_RCC_OscConfig+0x376>
 8005966:	4b5b      	ldr	r3, [pc, #364]	@ (8005ad4 <HAL_RCC_OscConfig+0x4cc>)
 8005968:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800596a:	4a5a      	ldr	r2, [pc, #360]	@ (8005ad4 <HAL_RCC_OscConfig+0x4cc>)
 800596c:	f023 0301 	bic.w	r3, r3, #1
 8005970:	6713      	str	r3, [r2, #112]	@ 0x70
 8005972:	4b58      	ldr	r3, [pc, #352]	@ (8005ad4 <HAL_RCC_OscConfig+0x4cc>)
 8005974:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005976:	4a57      	ldr	r2, [pc, #348]	@ (8005ad4 <HAL_RCC_OscConfig+0x4cc>)
 8005978:	f023 0304 	bic.w	r3, r3, #4
 800597c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	689b      	ldr	r3, [r3, #8]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d015      	beq.n	80059b2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005986:	f7fe f843 	bl	8003a10 <HAL_GetTick>
 800598a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800598c:	e00a      	b.n	80059a4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800598e:	f7fe f83f 	bl	8003a10 <HAL_GetTick>
 8005992:	4602      	mov	r2, r0
 8005994:	693b      	ldr	r3, [r7, #16]
 8005996:	1ad3      	subs	r3, r2, r3
 8005998:	f241 3288 	movw	r2, #5000	@ 0x1388
 800599c:	4293      	cmp	r3, r2
 800599e:	d901      	bls.n	80059a4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80059a0:	2303      	movs	r3, #3
 80059a2:	e0ce      	b.n	8005b42 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059a4:	4b4b      	ldr	r3, [pc, #300]	@ (8005ad4 <HAL_RCC_OscConfig+0x4cc>)
 80059a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059a8:	f003 0302 	and.w	r3, r3, #2
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d0ee      	beq.n	800598e <HAL_RCC_OscConfig+0x386>
 80059b0:	e014      	b.n	80059dc <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059b2:	f7fe f82d 	bl	8003a10 <HAL_GetTick>
 80059b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80059b8:	e00a      	b.n	80059d0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059ba:	f7fe f829 	bl	8003a10 <HAL_GetTick>
 80059be:	4602      	mov	r2, r0
 80059c0:	693b      	ldr	r3, [r7, #16]
 80059c2:	1ad3      	subs	r3, r2, r3
 80059c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80059c8:	4293      	cmp	r3, r2
 80059ca:	d901      	bls.n	80059d0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80059cc:	2303      	movs	r3, #3
 80059ce:	e0b8      	b.n	8005b42 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80059d0:	4b40      	ldr	r3, [pc, #256]	@ (8005ad4 <HAL_RCC_OscConfig+0x4cc>)
 80059d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059d4:	f003 0302 	and.w	r3, r3, #2
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d1ee      	bne.n	80059ba <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80059dc:	7dfb      	ldrb	r3, [r7, #23]
 80059de:	2b01      	cmp	r3, #1
 80059e0:	d105      	bne.n	80059ee <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80059e2:	4b3c      	ldr	r3, [pc, #240]	@ (8005ad4 <HAL_RCC_OscConfig+0x4cc>)
 80059e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059e6:	4a3b      	ldr	r2, [pc, #236]	@ (8005ad4 <HAL_RCC_OscConfig+0x4cc>)
 80059e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80059ec:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	699b      	ldr	r3, [r3, #24]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	f000 80a4 	beq.w	8005b40 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80059f8:	4b36      	ldr	r3, [pc, #216]	@ (8005ad4 <HAL_RCC_OscConfig+0x4cc>)
 80059fa:	689b      	ldr	r3, [r3, #8]
 80059fc:	f003 030c 	and.w	r3, r3, #12
 8005a00:	2b08      	cmp	r3, #8
 8005a02:	d06b      	beq.n	8005adc <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	699b      	ldr	r3, [r3, #24]
 8005a08:	2b02      	cmp	r3, #2
 8005a0a:	d149      	bne.n	8005aa0 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a0c:	4b31      	ldr	r3, [pc, #196]	@ (8005ad4 <HAL_RCC_OscConfig+0x4cc>)
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	4a30      	ldr	r2, [pc, #192]	@ (8005ad4 <HAL_RCC_OscConfig+0x4cc>)
 8005a12:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005a16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a18:	f7fd fffa 	bl	8003a10 <HAL_GetTick>
 8005a1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a1e:	e008      	b.n	8005a32 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a20:	f7fd fff6 	bl	8003a10 <HAL_GetTick>
 8005a24:	4602      	mov	r2, r0
 8005a26:	693b      	ldr	r3, [r7, #16]
 8005a28:	1ad3      	subs	r3, r2, r3
 8005a2a:	2b02      	cmp	r3, #2
 8005a2c:	d901      	bls.n	8005a32 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8005a2e:	2303      	movs	r3, #3
 8005a30:	e087      	b.n	8005b42 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a32:	4b28      	ldr	r3, [pc, #160]	@ (8005ad4 <HAL_RCC_OscConfig+0x4cc>)
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d1f0      	bne.n	8005a20 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	69da      	ldr	r2, [r3, #28]
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	6a1b      	ldr	r3, [r3, #32]
 8005a46:	431a      	orrs	r2, r3
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a4c:	019b      	lsls	r3, r3, #6
 8005a4e:	431a      	orrs	r2, r3
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a54:	085b      	lsrs	r3, r3, #1
 8005a56:	3b01      	subs	r3, #1
 8005a58:	041b      	lsls	r3, r3, #16
 8005a5a:	431a      	orrs	r2, r3
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a60:	061b      	lsls	r3, r3, #24
 8005a62:	4313      	orrs	r3, r2
 8005a64:	4a1b      	ldr	r2, [pc, #108]	@ (8005ad4 <HAL_RCC_OscConfig+0x4cc>)
 8005a66:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005a6a:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005a6c:	4b19      	ldr	r3, [pc, #100]	@ (8005ad4 <HAL_RCC_OscConfig+0x4cc>)
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	4a18      	ldr	r2, [pc, #96]	@ (8005ad4 <HAL_RCC_OscConfig+0x4cc>)
 8005a72:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005a76:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a78:	f7fd ffca 	bl	8003a10 <HAL_GetTick>
 8005a7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a7e:	e008      	b.n	8005a92 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a80:	f7fd ffc6 	bl	8003a10 <HAL_GetTick>
 8005a84:	4602      	mov	r2, r0
 8005a86:	693b      	ldr	r3, [r7, #16]
 8005a88:	1ad3      	subs	r3, r2, r3
 8005a8a:	2b02      	cmp	r3, #2
 8005a8c:	d901      	bls.n	8005a92 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8005a8e:	2303      	movs	r3, #3
 8005a90:	e057      	b.n	8005b42 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a92:	4b10      	ldr	r3, [pc, #64]	@ (8005ad4 <HAL_RCC_OscConfig+0x4cc>)
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d0f0      	beq.n	8005a80 <HAL_RCC_OscConfig+0x478>
 8005a9e:	e04f      	b.n	8005b40 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005aa0:	4b0c      	ldr	r3, [pc, #48]	@ (8005ad4 <HAL_RCC_OscConfig+0x4cc>)
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	4a0b      	ldr	r2, [pc, #44]	@ (8005ad4 <HAL_RCC_OscConfig+0x4cc>)
 8005aa6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005aaa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005aac:	f7fd ffb0 	bl	8003a10 <HAL_GetTick>
 8005ab0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ab2:	e008      	b.n	8005ac6 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ab4:	f7fd ffac 	bl	8003a10 <HAL_GetTick>
 8005ab8:	4602      	mov	r2, r0
 8005aba:	693b      	ldr	r3, [r7, #16]
 8005abc:	1ad3      	subs	r3, r2, r3
 8005abe:	2b02      	cmp	r3, #2
 8005ac0:	d901      	bls.n	8005ac6 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8005ac2:	2303      	movs	r3, #3
 8005ac4:	e03d      	b.n	8005b42 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ac6:	4b03      	ldr	r3, [pc, #12]	@ (8005ad4 <HAL_RCC_OscConfig+0x4cc>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d1f0      	bne.n	8005ab4 <HAL_RCC_OscConfig+0x4ac>
 8005ad2:	e035      	b.n	8005b40 <HAL_RCC_OscConfig+0x538>
 8005ad4:	40023800 	.word	0x40023800
 8005ad8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8005adc:	4b1b      	ldr	r3, [pc, #108]	@ (8005b4c <HAL_RCC_OscConfig+0x544>)
 8005ade:	685b      	ldr	r3, [r3, #4]
 8005ae0:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	699b      	ldr	r3, [r3, #24]
 8005ae6:	2b01      	cmp	r3, #1
 8005ae8:	d028      	beq.n	8005b3c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005af4:	429a      	cmp	r2, r3
 8005af6:	d121      	bne.n	8005b3c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b02:	429a      	cmp	r2, r3
 8005b04:	d11a      	bne.n	8005b3c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005b06:	68fa      	ldr	r2, [r7, #12]
 8005b08:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005b0c:	4013      	ands	r3, r2
 8005b0e:	687a      	ldr	r2, [r7, #4]
 8005b10:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005b12:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005b14:	4293      	cmp	r3, r2
 8005b16:	d111      	bne.n	8005b3c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b22:	085b      	lsrs	r3, r3, #1
 8005b24:	3b01      	subs	r3, #1
 8005b26:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005b28:	429a      	cmp	r2, r3
 8005b2a:	d107      	bne.n	8005b3c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b36:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005b38:	429a      	cmp	r2, r3
 8005b3a:	d001      	beq.n	8005b40 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8005b3c:	2301      	movs	r3, #1
 8005b3e:	e000      	b.n	8005b42 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8005b40:	2300      	movs	r3, #0
}
 8005b42:	4618      	mov	r0, r3
 8005b44:	3718      	adds	r7, #24
 8005b46:	46bd      	mov	sp, r7
 8005b48:	bd80      	pop	{r7, pc}
 8005b4a:	bf00      	nop
 8005b4c:	40023800 	.word	0x40023800

08005b50 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b084      	sub	sp, #16
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
 8005b58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d101      	bne.n	8005b68 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005b64:	2301      	movs	r3, #1
 8005b66:	e0d0      	b.n	8005d0a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005b68:	4b6a      	ldr	r3, [pc, #424]	@ (8005d14 <HAL_RCC_ClockConfig+0x1c4>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f003 030f 	and.w	r3, r3, #15
 8005b70:	683a      	ldr	r2, [r7, #0]
 8005b72:	429a      	cmp	r2, r3
 8005b74:	d910      	bls.n	8005b98 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b76:	4b67      	ldr	r3, [pc, #412]	@ (8005d14 <HAL_RCC_ClockConfig+0x1c4>)
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f023 020f 	bic.w	r2, r3, #15
 8005b7e:	4965      	ldr	r1, [pc, #404]	@ (8005d14 <HAL_RCC_ClockConfig+0x1c4>)
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	4313      	orrs	r3, r2
 8005b84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b86:	4b63      	ldr	r3, [pc, #396]	@ (8005d14 <HAL_RCC_ClockConfig+0x1c4>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f003 030f 	and.w	r3, r3, #15
 8005b8e:	683a      	ldr	r2, [r7, #0]
 8005b90:	429a      	cmp	r2, r3
 8005b92:	d001      	beq.n	8005b98 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005b94:	2301      	movs	r3, #1
 8005b96:	e0b8      	b.n	8005d0a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f003 0302 	and.w	r3, r3, #2
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d020      	beq.n	8005be6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f003 0304 	and.w	r3, r3, #4
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d005      	beq.n	8005bbc <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005bb0:	4b59      	ldr	r3, [pc, #356]	@ (8005d18 <HAL_RCC_ClockConfig+0x1c8>)
 8005bb2:	689b      	ldr	r3, [r3, #8]
 8005bb4:	4a58      	ldr	r2, [pc, #352]	@ (8005d18 <HAL_RCC_ClockConfig+0x1c8>)
 8005bb6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005bba:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f003 0308 	and.w	r3, r3, #8
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d005      	beq.n	8005bd4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005bc8:	4b53      	ldr	r3, [pc, #332]	@ (8005d18 <HAL_RCC_ClockConfig+0x1c8>)
 8005bca:	689b      	ldr	r3, [r3, #8]
 8005bcc:	4a52      	ldr	r2, [pc, #328]	@ (8005d18 <HAL_RCC_ClockConfig+0x1c8>)
 8005bce:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005bd2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005bd4:	4b50      	ldr	r3, [pc, #320]	@ (8005d18 <HAL_RCC_ClockConfig+0x1c8>)
 8005bd6:	689b      	ldr	r3, [r3, #8]
 8005bd8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	689b      	ldr	r3, [r3, #8]
 8005be0:	494d      	ldr	r1, [pc, #308]	@ (8005d18 <HAL_RCC_ClockConfig+0x1c8>)
 8005be2:	4313      	orrs	r3, r2
 8005be4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f003 0301 	and.w	r3, r3, #1
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d040      	beq.n	8005c74 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	685b      	ldr	r3, [r3, #4]
 8005bf6:	2b01      	cmp	r3, #1
 8005bf8:	d107      	bne.n	8005c0a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005bfa:	4b47      	ldr	r3, [pc, #284]	@ (8005d18 <HAL_RCC_ClockConfig+0x1c8>)
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d115      	bne.n	8005c32 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005c06:	2301      	movs	r3, #1
 8005c08:	e07f      	b.n	8005d0a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	685b      	ldr	r3, [r3, #4]
 8005c0e:	2b02      	cmp	r3, #2
 8005c10:	d107      	bne.n	8005c22 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c12:	4b41      	ldr	r3, [pc, #260]	@ (8005d18 <HAL_RCC_ClockConfig+0x1c8>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d109      	bne.n	8005c32 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005c1e:	2301      	movs	r3, #1
 8005c20:	e073      	b.n	8005d0a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c22:	4b3d      	ldr	r3, [pc, #244]	@ (8005d18 <HAL_RCC_ClockConfig+0x1c8>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f003 0302 	and.w	r3, r3, #2
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d101      	bne.n	8005c32 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005c2e:	2301      	movs	r3, #1
 8005c30:	e06b      	b.n	8005d0a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005c32:	4b39      	ldr	r3, [pc, #228]	@ (8005d18 <HAL_RCC_ClockConfig+0x1c8>)
 8005c34:	689b      	ldr	r3, [r3, #8]
 8005c36:	f023 0203 	bic.w	r2, r3, #3
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	685b      	ldr	r3, [r3, #4]
 8005c3e:	4936      	ldr	r1, [pc, #216]	@ (8005d18 <HAL_RCC_ClockConfig+0x1c8>)
 8005c40:	4313      	orrs	r3, r2
 8005c42:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c44:	f7fd fee4 	bl	8003a10 <HAL_GetTick>
 8005c48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c4a:	e00a      	b.n	8005c62 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c4c:	f7fd fee0 	bl	8003a10 <HAL_GetTick>
 8005c50:	4602      	mov	r2, r0
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	1ad3      	subs	r3, r2, r3
 8005c56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c5a:	4293      	cmp	r3, r2
 8005c5c:	d901      	bls.n	8005c62 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8005c5e:	2303      	movs	r3, #3
 8005c60:	e053      	b.n	8005d0a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c62:	4b2d      	ldr	r3, [pc, #180]	@ (8005d18 <HAL_RCC_ClockConfig+0x1c8>)
 8005c64:	689b      	ldr	r3, [r3, #8]
 8005c66:	f003 020c 	and.w	r2, r3, #12
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	685b      	ldr	r3, [r3, #4]
 8005c6e:	009b      	lsls	r3, r3, #2
 8005c70:	429a      	cmp	r2, r3
 8005c72:	d1eb      	bne.n	8005c4c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005c74:	4b27      	ldr	r3, [pc, #156]	@ (8005d14 <HAL_RCC_ClockConfig+0x1c4>)
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f003 030f 	and.w	r3, r3, #15
 8005c7c:	683a      	ldr	r2, [r7, #0]
 8005c7e:	429a      	cmp	r2, r3
 8005c80:	d210      	bcs.n	8005ca4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c82:	4b24      	ldr	r3, [pc, #144]	@ (8005d14 <HAL_RCC_ClockConfig+0x1c4>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f023 020f 	bic.w	r2, r3, #15
 8005c8a:	4922      	ldr	r1, [pc, #136]	@ (8005d14 <HAL_RCC_ClockConfig+0x1c4>)
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	4313      	orrs	r3, r2
 8005c90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c92:	4b20      	ldr	r3, [pc, #128]	@ (8005d14 <HAL_RCC_ClockConfig+0x1c4>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f003 030f 	and.w	r3, r3, #15
 8005c9a:	683a      	ldr	r2, [r7, #0]
 8005c9c:	429a      	cmp	r2, r3
 8005c9e:	d001      	beq.n	8005ca4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005ca0:	2301      	movs	r3, #1
 8005ca2:	e032      	b.n	8005d0a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f003 0304 	and.w	r3, r3, #4
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d008      	beq.n	8005cc2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005cb0:	4b19      	ldr	r3, [pc, #100]	@ (8005d18 <HAL_RCC_ClockConfig+0x1c8>)
 8005cb2:	689b      	ldr	r3, [r3, #8]
 8005cb4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	68db      	ldr	r3, [r3, #12]
 8005cbc:	4916      	ldr	r1, [pc, #88]	@ (8005d18 <HAL_RCC_ClockConfig+0x1c8>)
 8005cbe:	4313      	orrs	r3, r2
 8005cc0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f003 0308 	and.w	r3, r3, #8
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d009      	beq.n	8005ce2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005cce:	4b12      	ldr	r3, [pc, #72]	@ (8005d18 <HAL_RCC_ClockConfig+0x1c8>)
 8005cd0:	689b      	ldr	r3, [r3, #8]
 8005cd2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	691b      	ldr	r3, [r3, #16]
 8005cda:	00db      	lsls	r3, r3, #3
 8005cdc:	490e      	ldr	r1, [pc, #56]	@ (8005d18 <HAL_RCC_ClockConfig+0x1c8>)
 8005cde:	4313      	orrs	r3, r2
 8005ce0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005ce2:	f000 f821 	bl	8005d28 <HAL_RCC_GetSysClockFreq>
 8005ce6:	4602      	mov	r2, r0
 8005ce8:	4b0b      	ldr	r3, [pc, #44]	@ (8005d18 <HAL_RCC_ClockConfig+0x1c8>)
 8005cea:	689b      	ldr	r3, [r3, #8]
 8005cec:	091b      	lsrs	r3, r3, #4
 8005cee:	f003 030f 	and.w	r3, r3, #15
 8005cf2:	490a      	ldr	r1, [pc, #40]	@ (8005d1c <HAL_RCC_ClockConfig+0x1cc>)
 8005cf4:	5ccb      	ldrb	r3, [r1, r3]
 8005cf6:	fa22 f303 	lsr.w	r3, r2, r3
 8005cfa:	4a09      	ldr	r2, [pc, #36]	@ (8005d20 <HAL_RCC_ClockConfig+0x1d0>)
 8005cfc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005cfe:	4b09      	ldr	r3, [pc, #36]	@ (8005d24 <HAL_RCC_ClockConfig+0x1d4>)
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	4618      	mov	r0, r3
 8005d04:	f7fd fe40 	bl	8003988 <HAL_InitTick>

  return HAL_OK;
 8005d08:	2300      	movs	r3, #0
}
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	3710      	adds	r7, #16
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	bd80      	pop	{r7, pc}
 8005d12:	bf00      	nop
 8005d14:	40023c00 	.word	0x40023c00
 8005d18:	40023800 	.word	0x40023800
 8005d1c:	0800e424 	.word	0x0800e424
 8005d20:	20000014 	.word	0x20000014
 8005d24:	20000018 	.word	0x20000018

08005d28 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005d28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005d2c:	b094      	sub	sp, #80	@ 0x50
 8005d2e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8005d30:	2300      	movs	r3, #0
 8005d32:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d34:	2300      	movs	r3, #0
 8005d36:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d38:	2300      	movs	r3, #0
 8005d3a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005d40:	4b79      	ldr	r3, [pc, #484]	@ (8005f28 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d42:	689b      	ldr	r3, [r3, #8]
 8005d44:	f003 030c 	and.w	r3, r3, #12
 8005d48:	2b08      	cmp	r3, #8
 8005d4a:	d00d      	beq.n	8005d68 <HAL_RCC_GetSysClockFreq+0x40>
 8005d4c:	2b08      	cmp	r3, #8
 8005d4e:	f200 80e1 	bhi.w	8005f14 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d002      	beq.n	8005d5c <HAL_RCC_GetSysClockFreq+0x34>
 8005d56:	2b04      	cmp	r3, #4
 8005d58:	d003      	beq.n	8005d62 <HAL_RCC_GetSysClockFreq+0x3a>
 8005d5a:	e0db      	b.n	8005f14 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005d5c:	4b73      	ldr	r3, [pc, #460]	@ (8005f2c <HAL_RCC_GetSysClockFreq+0x204>)
 8005d5e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005d60:	e0db      	b.n	8005f1a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005d62:	4b72      	ldr	r3, [pc, #456]	@ (8005f2c <HAL_RCC_GetSysClockFreq+0x204>)
 8005d64:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005d66:	e0d8      	b.n	8005f1a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005d68:	4b6f      	ldr	r3, [pc, #444]	@ (8005f28 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d6a:	685b      	ldr	r3, [r3, #4]
 8005d6c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005d70:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005d72:	4b6d      	ldr	r3, [pc, #436]	@ (8005f28 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d74:	685b      	ldr	r3, [r3, #4]
 8005d76:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d063      	beq.n	8005e46 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005d7e:	4b6a      	ldr	r3, [pc, #424]	@ (8005f28 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d80:	685b      	ldr	r3, [r3, #4]
 8005d82:	099b      	lsrs	r3, r3, #6
 8005d84:	2200      	movs	r2, #0
 8005d86:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005d88:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005d8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d90:	633b      	str	r3, [r7, #48]	@ 0x30
 8005d92:	2300      	movs	r3, #0
 8005d94:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d96:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005d9a:	4622      	mov	r2, r4
 8005d9c:	462b      	mov	r3, r5
 8005d9e:	f04f 0000 	mov.w	r0, #0
 8005da2:	f04f 0100 	mov.w	r1, #0
 8005da6:	0159      	lsls	r1, r3, #5
 8005da8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005dac:	0150      	lsls	r0, r2, #5
 8005dae:	4602      	mov	r2, r0
 8005db0:	460b      	mov	r3, r1
 8005db2:	4621      	mov	r1, r4
 8005db4:	1a51      	subs	r1, r2, r1
 8005db6:	6139      	str	r1, [r7, #16]
 8005db8:	4629      	mov	r1, r5
 8005dba:	eb63 0301 	sbc.w	r3, r3, r1
 8005dbe:	617b      	str	r3, [r7, #20]
 8005dc0:	f04f 0200 	mov.w	r2, #0
 8005dc4:	f04f 0300 	mov.w	r3, #0
 8005dc8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005dcc:	4659      	mov	r1, fp
 8005dce:	018b      	lsls	r3, r1, #6
 8005dd0:	4651      	mov	r1, sl
 8005dd2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005dd6:	4651      	mov	r1, sl
 8005dd8:	018a      	lsls	r2, r1, #6
 8005dda:	4651      	mov	r1, sl
 8005ddc:	ebb2 0801 	subs.w	r8, r2, r1
 8005de0:	4659      	mov	r1, fp
 8005de2:	eb63 0901 	sbc.w	r9, r3, r1
 8005de6:	f04f 0200 	mov.w	r2, #0
 8005dea:	f04f 0300 	mov.w	r3, #0
 8005dee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005df2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005df6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005dfa:	4690      	mov	r8, r2
 8005dfc:	4699      	mov	r9, r3
 8005dfe:	4623      	mov	r3, r4
 8005e00:	eb18 0303 	adds.w	r3, r8, r3
 8005e04:	60bb      	str	r3, [r7, #8]
 8005e06:	462b      	mov	r3, r5
 8005e08:	eb49 0303 	adc.w	r3, r9, r3
 8005e0c:	60fb      	str	r3, [r7, #12]
 8005e0e:	f04f 0200 	mov.w	r2, #0
 8005e12:	f04f 0300 	mov.w	r3, #0
 8005e16:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005e1a:	4629      	mov	r1, r5
 8005e1c:	028b      	lsls	r3, r1, #10
 8005e1e:	4621      	mov	r1, r4
 8005e20:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005e24:	4621      	mov	r1, r4
 8005e26:	028a      	lsls	r2, r1, #10
 8005e28:	4610      	mov	r0, r2
 8005e2a:	4619      	mov	r1, r3
 8005e2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e2e:	2200      	movs	r2, #0
 8005e30:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005e32:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005e34:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005e38:	f7fa ff2e 	bl	8000c98 <__aeabi_uldivmod>
 8005e3c:	4602      	mov	r2, r0
 8005e3e:	460b      	mov	r3, r1
 8005e40:	4613      	mov	r3, r2
 8005e42:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e44:	e058      	b.n	8005ef8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005e46:	4b38      	ldr	r3, [pc, #224]	@ (8005f28 <HAL_RCC_GetSysClockFreq+0x200>)
 8005e48:	685b      	ldr	r3, [r3, #4]
 8005e4a:	099b      	lsrs	r3, r3, #6
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	4618      	mov	r0, r3
 8005e50:	4611      	mov	r1, r2
 8005e52:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005e56:	623b      	str	r3, [r7, #32]
 8005e58:	2300      	movs	r3, #0
 8005e5a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e5c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005e60:	4642      	mov	r2, r8
 8005e62:	464b      	mov	r3, r9
 8005e64:	f04f 0000 	mov.w	r0, #0
 8005e68:	f04f 0100 	mov.w	r1, #0
 8005e6c:	0159      	lsls	r1, r3, #5
 8005e6e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005e72:	0150      	lsls	r0, r2, #5
 8005e74:	4602      	mov	r2, r0
 8005e76:	460b      	mov	r3, r1
 8005e78:	4641      	mov	r1, r8
 8005e7a:	ebb2 0a01 	subs.w	sl, r2, r1
 8005e7e:	4649      	mov	r1, r9
 8005e80:	eb63 0b01 	sbc.w	fp, r3, r1
 8005e84:	f04f 0200 	mov.w	r2, #0
 8005e88:	f04f 0300 	mov.w	r3, #0
 8005e8c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005e90:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005e94:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005e98:	ebb2 040a 	subs.w	r4, r2, sl
 8005e9c:	eb63 050b 	sbc.w	r5, r3, fp
 8005ea0:	f04f 0200 	mov.w	r2, #0
 8005ea4:	f04f 0300 	mov.w	r3, #0
 8005ea8:	00eb      	lsls	r3, r5, #3
 8005eaa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005eae:	00e2      	lsls	r2, r4, #3
 8005eb0:	4614      	mov	r4, r2
 8005eb2:	461d      	mov	r5, r3
 8005eb4:	4643      	mov	r3, r8
 8005eb6:	18e3      	adds	r3, r4, r3
 8005eb8:	603b      	str	r3, [r7, #0]
 8005eba:	464b      	mov	r3, r9
 8005ebc:	eb45 0303 	adc.w	r3, r5, r3
 8005ec0:	607b      	str	r3, [r7, #4]
 8005ec2:	f04f 0200 	mov.w	r2, #0
 8005ec6:	f04f 0300 	mov.w	r3, #0
 8005eca:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005ece:	4629      	mov	r1, r5
 8005ed0:	028b      	lsls	r3, r1, #10
 8005ed2:	4621      	mov	r1, r4
 8005ed4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005ed8:	4621      	mov	r1, r4
 8005eda:	028a      	lsls	r2, r1, #10
 8005edc:	4610      	mov	r0, r2
 8005ede:	4619      	mov	r1, r3
 8005ee0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	61bb      	str	r3, [r7, #24]
 8005ee6:	61fa      	str	r2, [r7, #28]
 8005ee8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005eec:	f7fa fed4 	bl	8000c98 <__aeabi_uldivmod>
 8005ef0:	4602      	mov	r2, r0
 8005ef2:	460b      	mov	r3, r1
 8005ef4:	4613      	mov	r3, r2
 8005ef6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8005ef8:	4b0b      	ldr	r3, [pc, #44]	@ (8005f28 <HAL_RCC_GetSysClockFreq+0x200>)
 8005efa:	685b      	ldr	r3, [r3, #4]
 8005efc:	0c1b      	lsrs	r3, r3, #16
 8005efe:	f003 0303 	and.w	r3, r3, #3
 8005f02:	3301      	adds	r3, #1
 8005f04:	005b      	lsls	r3, r3, #1
 8005f06:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005f08:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005f0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f10:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005f12:	e002      	b.n	8005f1a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005f14:	4b05      	ldr	r3, [pc, #20]	@ (8005f2c <HAL_RCC_GetSysClockFreq+0x204>)
 8005f16:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005f18:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005f1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005f1c:	4618      	mov	r0, r3
 8005f1e:	3750      	adds	r7, #80	@ 0x50
 8005f20:	46bd      	mov	sp, r7
 8005f22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f26:	bf00      	nop
 8005f28:	40023800 	.word	0x40023800
 8005f2c:	00f42400 	.word	0x00f42400

08005f30 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f30:	b480      	push	{r7}
 8005f32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005f34:	4b03      	ldr	r3, [pc, #12]	@ (8005f44 <HAL_RCC_GetHCLKFreq+0x14>)
 8005f36:	681b      	ldr	r3, [r3, #0]
}
 8005f38:	4618      	mov	r0, r3
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f40:	4770      	bx	lr
 8005f42:	bf00      	nop
 8005f44:	20000014 	.word	0x20000014

08005f48 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	b088      	sub	sp, #32
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005f50:	2300      	movs	r3, #0
 8005f52:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005f54:	2300      	movs	r3, #0
 8005f56:	613b      	str	r3, [r7, #16]
  uint32_t plli2sused = 0;
 8005f58:	2300      	movs	r3, #0
 8005f5a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8005f5c:	2300      	movs	r3, #0
 8005f5e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f003 0301 	and.w	r3, r3, #1
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d012      	beq.n	8005f92 <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005f6c:	4b65      	ldr	r3, [pc, #404]	@ (8006104 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005f6e:	689b      	ldr	r3, [r3, #8]
 8005f70:	4a64      	ldr	r2, [pc, #400]	@ (8006104 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005f72:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8005f76:	6093      	str	r3, [r2, #8]
 8005f78:	4b62      	ldr	r3, [pc, #392]	@ (8006104 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005f7a:	689a      	ldr	r2, [r3, #8]
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f80:	4960      	ldr	r1, [pc, #384]	@ (8006104 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005f82:	4313      	orrs	r3, r2
 8005f84:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d101      	bne.n	8005f92 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      plli2sused = 1;
 8005f8e:	2301      	movs	r3, #1
 8005f90:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d017      	beq.n	8005fce <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005f9e:	4b59      	ldr	r3, [pc, #356]	@ (8006104 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005fa0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005fa4:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fac:	4955      	ldr	r1, [pc, #340]	@ (8006104 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fb8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005fbc:	d101      	bne.n	8005fc2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      plli2sused = 1;
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d101      	bne.n	8005fce <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      pllsaiused = 1;
 8005fca:	2301      	movs	r3, #1
 8005fcc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d017      	beq.n	800600a <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005fda:	4b4a      	ldr	r3, [pc, #296]	@ (8006104 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005fdc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005fe0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fe8:	4946      	ldr	r1, [pc, #280]	@ (8006104 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005fea:	4313      	orrs	r3, r2
 8005fec:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ff4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005ff8:	d101      	bne.n	8005ffe <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      plli2sused = 1;
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006002:	2b00      	cmp	r3, #0
 8006004:	d101      	bne.n	800600a <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
      pllsaiused = 1;
 8006006:	2301      	movs	r3, #1
 8006008:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f003 0320 	and.w	r3, r3, #32
 8006012:	2b00      	cmp	r3, #0
 8006014:	f000 808b 	beq.w	800612e <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006018:	4b3a      	ldr	r3, [pc, #232]	@ (8006104 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800601a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800601c:	4a39      	ldr	r2, [pc, #228]	@ (8006104 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800601e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006022:	6413      	str	r3, [r2, #64]	@ 0x40
 8006024:	4b37      	ldr	r3, [pc, #220]	@ (8006104 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006026:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006028:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800602c:	60fb      	str	r3, [r7, #12]
 800602e:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006030:	4b35      	ldr	r3, [pc, #212]	@ (8006108 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	4a34      	ldr	r2, [pc, #208]	@ (8006108 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006036:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800603a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800603c:	f7fd fce8 	bl	8003a10 <HAL_GetTick>
 8006040:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006042:	e008      	b.n	8006056 <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006044:	f7fd fce4 	bl	8003a10 <HAL_GetTick>
 8006048:	4602      	mov	r2, r0
 800604a:	697b      	ldr	r3, [r7, #20]
 800604c:	1ad3      	subs	r3, r2, r3
 800604e:	2b64      	cmp	r3, #100	@ 0x64
 8006050:	d901      	bls.n	8006056 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006052:	2303      	movs	r3, #3
 8006054:	e2bc      	b.n	80065d0 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006056:	4b2c      	ldr	r3, [pc, #176]	@ (8006108 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800605e:	2b00      	cmp	r3, #0
 8006060:	d0f0      	beq.n	8006044 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006062:	4b28      	ldr	r3, [pc, #160]	@ (8006104 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006064:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006066:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800606a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800606c:	693b      	ldr	r3, [r7, #16]
 800606e:	2b00      	cmp	r3, #0
 8006070:	d035      	beq.n	80060de <HAL_RCCEx_PeriphCLKConfig+0x196>
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006076:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800607a:	693a      	ldr	r2, [r7, #16]
 800607c:	429a      	cmp	r2, r3
 800607e:	d02e      	beq.n	80060de <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006080:	4b20      	ldr	r3, [pc, #128]	@ (8006104 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006082:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006084:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006088:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800608a:	4b1e      	ldr	r3, [pc, #120]	@ (8006104 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800608c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800608e:	4a1d      	ldr	r2, [pc, #116]	@ (8006104 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006090:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006094:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006096:	4b1b      	ldr	r3, [pc, #108]	@ (8006104 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006098:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800609a:	4a1a      	ldr	r2, [pc, #104]	@ (8006104 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800609c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80060a0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80060a2:	4a18      	ldr	r2, [pc, #96]	@ (8006104 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80060a4:	693b      	ldr	r3, [r7, #16]
 80060a6:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80060a8:	4b16      	ldr	r3, [pc, #88]	@ (8006104 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80060aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060ac:	f003 0301 	and.w	r3, r3, #1
 80060b0:	2b01      	cmp	r3, #1
 80060b2:	d114      	bne.n	80060de <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060b4:	f7fd fcac 	bl	8003a10 <HAL_GetTick>
 80060b8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060ba:	e00a      	b.n	80060d2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80060bc:	f7fd fca8 	bl	8003a10 <HAL_GetTick>
 80060c0:	4602      	mov	r2, r0
 80060c2:	697b      	ldr	r3, [r7, #20]
 80060c4:	1ad3      	subs	r3, r2, r3
 80060c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d901      	bls.n	80060d2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
          {
            return HAL_TIMEOUT;
 80060ce:	2303      	movs	r3, #3
 80060d0:	e27e      	b.n	80065d0 <HAL_RCCEx_PeriphCLKConfig+0x688>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060d2:	4b0c      	ldr	r3, [pc, #48]	@ (8006104 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80060d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060d6:	f003 0302 	and.w	r3, r3, #2
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d0ee      	beq.n	80060bc <HAL_RCCEx_PeriphCLKConfig+0x174>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80060e6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80060ea:	d111      	bne.n	8006110 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
 80060ec:	4b05      	ldr	r3, [pc, #20]	@ (8006104 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80060ee:	689b      	ldr	r3, [r3, #8]
 80060f0:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80060f8:	4b04      	ldr	r3, [pc, #16]	@ (800610c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80060fa:	400b      	ands	r3, r1
 80060fc:	4901      	ldr	r1, [pc, #4]	@ (8006104 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80060fe:	4313      	orrs	r3, r2
 8006100:	608b      	str	r3, [r1, #8]
 8006102:	e00b      	b.n	800611c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8006104:	40023800 	.word	0x40023800
 8006108:	40007000 	.word	0x40007000
 800610c:	0ffffcff 	.word	0x0ffffcff
 8006110:	4ba4      	ldr	r3, [pc, #656]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006112:	689b      	ldr	r3, [r3, #8]
 8006114:	4aa3      	ldr	r2, [pc, #652]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006116:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800611a:	6093      	str	r3, [r2, #8]
 800611c:	4ba1      	ldr	r3, [pc, #644]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800611e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006124:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006128:	499e      	ldr	r1, [pc, #632]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800612a:	4313      	orrs	r3, r2
 800612c:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f003 0310 	and.w	r3, r3, #16
 8006136:	2b00      	cmp	r3, #0
 8006138:	d010      	beq.n	800615c <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800613a:	4b9a      	ldr	r3, [pc, #616]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800613c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006140:	4a98      	ldr	r2, [pc, #608]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006142:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006146:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800614a:	4b96      	ldr	r3, [pc, #600]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800614c:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006154:	4993      	ldr	r1, [pc, #588]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006156:	4313      	orrs	r3, r2
 8006158:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006164:	2b00      	cmp	r3, #0
 8006166:	d00a      	beq.n	800617e <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006168:	4b8e      	ldr	r3, [pc, #568]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800616a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800616e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006176:	498b      	ldr	r1, [pc, #556]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006178:	4313      	orrs	r3, r2
 800617a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006186:	2b00      	cmp	r3, #0
 8006188:	d00a      	beq.n	80061a0 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800618a:	4b86      	ldr	r3, [pc, #536]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800618c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006190:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006198:	4982      	ldr	r1, [pc, #520]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800619a:	4313      	orrs	r3, r2
 800619c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d00a      	beq.n	80061c2 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80061ac:	4b7d      	ldr	r3, [pc, #500]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80061ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061b2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80061ba:	497a      	ldr	r1, [pc, #488]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80061bc:	4313      	orrs	r3, r2
 80061be:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d00a      	beq.n	80061e4 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80061ce:	4b75      	ldr	r3, [pc, #468]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80061d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061d4:	f023 0203 	bic.w	r2, r3, #3
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061dc:	4971      	ldr	r1, [pc, #452]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80061de:	4313      	orrs	r3, r2
 80061e0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d00a      	beq.n	8006206 <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80061f0:	4b6c      	ldr	r3, [pc, #432]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80061f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061f6:	f023 020c 	bic.w	r2, r3, #12
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061fe:	4969      	ldr	r1, [pc, #420]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006200:	4313      	orrs	r3, r2
 8006202:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800620e:	2b00      	cmp	r3, #0
 8006210:	d00a      	beq.n	8006228 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006212:	4b64      	ldr	r3, [pc, #400]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006214:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006218:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006220:	4960      	ldr	r1, [pc, #384]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006222:	4313      	orrs	r3, r2
 8006224:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006230:	2b00      	cmp	r3, #0
 8006232:	d00a      	beq.n	800624a <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006234:	4b5b      	ldr	r3, [pc, #364]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006236:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800623a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006242:	4958      	ldr	r1, [pc, #352]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006244:	4313      	orrs	r3, r2
 8006246:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006252:	2b00      	cmp	r3, #0
 8006254:	d00a      	beq.n	800626c <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006256:	4b53      	ldr	r3, [pc, #332]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006258:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800625c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006264:	494f      	ldr	r1, [pc, #316]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006266:	4313      	orrs	r3, r2
 8006268:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006274:	2b00      	cmp	r3, #0
 8006276:	d00a      	beq.n	800628e <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8006278:	4b4a      	ldr	r3, [pc, #296]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800627a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800627e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006286:	4947      	ldr	r1, [pc, #284]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006288:	4313      	orrs	r3, r2
 800628a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006296:	2b00      	cmp	r3, #0
 8006298:	d00a      	beq.n	80062b0 <HAL_RCCEx_PeriphCLKConfig+0x368>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800629a:	4b42      	ldr	r3, [pc, #264]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800629c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062a0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062a8:	493e      	ldr	r1, [pc, #248]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80062aa:	4313      	orrs	r3, r2
 80062ac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d00a      	beq.n	80062d2 <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80062bc:	4b39      	ldr	r3, [pc, #228]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80062be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062c2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062ca:	4936      	ldr	r1, [pc, #216]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80062cc:	4313      	orrs	r3, r2
 80062ce:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d011      	beq.n	8006302 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80062de:	4b31      	ldr	r3, [pc, #196]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80062e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062e4:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062ec:	492d      	ldr	r1, [pc, #180]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80062ee:	4313      	orrs	r3, r2
 80062f0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80062fc:	d101      	bne.n	8006302 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      pllsaiused = 1;
 80062fe:	2301      	movs	r3, #1
 8006300:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800630a:	2b00      	cmp	r3, #0
 800630c:	d00a      	beq.n	8006324 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800630e:	4b25      	ldr	r3, [pc, #148]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006310:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006314:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800631c:	4921      	ldr	r1, [pc, #132]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800631e:	4313      	orrs	r3, r2
 8006320:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800632c:	2b00      	cmp	r3, #0
 800632e:	d00a      	beq.n	8006346 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006330:	4b1c      	ldr	r3, [pc, #112]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006332:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006336:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800633e:	4919      	ldr	r1, [pc, #100]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006340:	4313      	orrs	r3, r2
 8006342:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800634e:	2b00      	cmp	r3, #0
 8006350:	d00a      	beq.n	8006368 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8006352:	4b14      	ldr	r3, [pc, #80]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006354:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006358:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006360:	4910      	ldr	r1, [pc, #64]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006362:	4313      	orrs	r3, r2
 8006364:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006368:	69fb      	ldr	r3, [r7, #28]
 800636a:	2b01      	cmp	r3, #1
 800636c:	d006      	beq.n	800637c <HAL_RCCEx_PeriphCLKConfig+0x434>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006376:	2b00      	cmp	r3, #0
 8006378:	f000 809d 	beq.w	80064b6 <HAL_RCCEx_PeriphCLKConfig+0x56e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800637c:	4b09      	ldr	r3, [pc, #36]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	4a08      	ldr	r2, [pc, #32]	@ (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006382:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006386:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006388:	f7fd fb42 	bl	8003a10 <HAL_GetTick>
 800638c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800638e:	e00b      	b.n	80063a8 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006390:	f7fd fb3e 	bl	8003a10 <HAL_GetTick>
 8006394:	4602      	mov	r2, r0
 8006396:	697b      	ldr	r3, [r7, #20]
 8006398:	1ad3      	subs	r3, r2, r3
 800639a:	2b64      	cmp	r3, #100	@ 0x64
 800639c:	d904      	bls.n	80063a8 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800639e:	2303      	movs	r3, #3
 80063a0:	e116      	b.n	80065d0 <HAL_RCCEx_PeriphCLKConfig+0x688>
 80063a2:	bf00      	nop
 80063a4:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80063a8:	4b8b      	ldr	r3, [pc, #556]	@ (80065d8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d1ed      	bne.n	8006390 <HAL_RCCEx_PeriphCLKConfig+0x448>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f003 0301 	and.w	r3, r3, #1
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d017      	beq.n	80063f0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d113      	bne.n	80063f0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80063c8:	4b83      	ldr	r3, [pc, #524]	@ (80065d8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80063ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80063ce:	0e1b      	lsrs	r3, r3, #24
 80063d0:	f003 030f 	and.w	r3, r3, #15
 80063d4:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	685b      	ldr	r3, [r3, #4]
 80063da:	019a      	lsls	r2, r3, #6
 80063dc:	693b      	ldr	r3, [r7, #16]
 80063de:	061b      	lsls	r3, r3, #24
 80063e0:	431a      	orrs	r2, r3
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	689b      	ldr	r3, [r3, #8]
 80063e6:	071b      	lsls	r3, r3, #28
 80063e8:	497b      	ldr	r1, [pc, #492]	@ (80065d8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80063ea:	4313      	orrs	r3, r2
 80063ec:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d004      	beq.n	8006406 <HAL_RCCEx_PeriphCLKConfig+0x4be>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006400:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006404:	d00a      	beq.n	800641c <HAL_RCCEx_PeriphCLKConfig+0x4d4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800640e:	2b00      	cmp	r3, #0
 8006410:	d024      	beq.n	800645c <HAL_RCCEx_PeriphCLKConfig+0x514>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006416:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800641a:	d11f      	bne.n	800645c <HAL_RCCEx_PeriphCLKConfig+0x514>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800641c:	4b6e      	ldr	r3, [pc, #440]	@ (80065d8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800641e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006422:	0f1b      	lsrs	r3, r3, #28
 8006424:	f003 0307 	and.w	r3, r3, #7
 8006428:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	685b      	ldr	r3, [r3, #4]
 800642e:	019a      	lsls	r2, r3, #6
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	68db      	ldr	r3, [r3, #12]
 8006434:	061b      	lsls	r3, r3, #24
 8006436:	431a      	orrs	r2, r3
 8006438:	693b      	ldr	r3, [r7, #16]
 800643a:	071b      	lsls	r3, r3, #28
 800643c:	4966      	ldr	r1, [pc, #408]	@ (80065d8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800643e:	4313      	orrs	r3, r2
 8006440:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006444:	4b64      	ldr	r3, [pc, #400]	@ (80065d8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8006446:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800644a:	f023 021f 	bic.w	r2, r3, #31
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	69db      	ldr	r3, [r3, #28]
 8006452:	3b01      	subs	r3, #1
 8006454:	4960      	ldr	r1, [pc, #384]	@ (80065d8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8006456:	4313      	orrs	r3, r2
 8006458:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006464:	2b00      	cmp	r3, #0
 8006466:	d00d      	beq.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0x53c>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	685b      	ldr	r3, [r3, #4]
 800646c:	019a      	lsls	r2, r3, #6
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	68db      	ldr	r3, [r3, #12]
 8006472:	061b      	lsls	r3, r3, #24
 8006474:	431a      	orrs	r2, r3
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	689b      	ldr	r3, [r3, #8]
 800647a:	071b      	lsls	r3, r3, #28
 800647c:	4956      	ldr	r1, [pc, #344]	@ (80065d8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800647e:	4313      	orrs	r3, r2
 8006480:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006484:	4b54      	ldr	r3, [pc, #336]	@ (80065d8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	4a53      	ldr	r2, [pc, #332]	@ (80065d8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800648a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800648e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006490:	f7fd fabe 	bl	8003a10 <HAL_GetTick>
 8006494:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006496:	e008      	b.n	80064aa <HAL_RCCEx_PeriphCLKConfig+0x562>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006498:	f7fd faba 	bl	8003a10 <HAL_GetTick>
 800649c:	4602      	mov	r2, r0
 800649e:	697b      	ldr	r3, [r7, #20]
 80064a0:	1ad3      	subs	r3, r2, r3
 80064a2:	2b64      	cmp	r3, #100	@ 0x64
 80064a4:	d901      	bls.n	80064aa <HAL_RCCEx_PeriphCLKConfig+0x562>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80064a6:	2303      	movs	r3, #3
 80064a8:	e092      	b.n	80065d0 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80064aa:	4b4b      	ldr	r3, [pc, #300]	@ (80065d8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d0f0      	beq.n	8006498 <HAL_RCCEx_PeriphCLKConfig+0x550>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80064b6:	69bb      	ldr	r3, [r7, #24]
 80064b8:	2b01      	cmp	r3, #1
 80064ba:	f040 8088 	bne.w	80065ce <HAL_RCCEx_PeriphCLKConfig+0x686>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80064be:	4b46      	ldr	r3, [pc, #280]	@ (80065d8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	4a45      	ldr	r2, [pc, #276]	@ (80065d8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80064c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80064c8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80064ca:	f7fd faa1 	bl	8003a10 <HAL_GetTick>
 80064ce:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80064d0:	e008      	b.n	80064e4 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80064d2:	f7fd fa9d 	bl	8003a10 <HAL_GetTick>
 80064d6:	4602      	mov	r2, r0
 80064d8:	697b      	ldr	r3, [r7, #20]
 80064da:	1ad3      	subs	r3, r2, r3
 80064dc:	2b64      	cmp	r3, #100	@ 0x64
 80064de:	d901      	bls.n	80064e4 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80064e0:	2303      	movs	r3, #3
 80064e2:	e075      	b.n	80065d0 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80064e4:	4b3c      	ldr	r3, [pc, #240]	@ (80065d8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80064ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80064f0:	d0ef      	beq.n	80064d2 <HAL_RCCEx_PeriphCLKConfig+0x58a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d003      	beq.n	8006506 <HAL_RCCEx_PeriphCLKConfig+0x5be>
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006502:	2b00      	cmp	r3, #0
 8006504:	d009      	beq.n	800651a <HAL_RCCEx_PeriphCLKConfig+0x5d2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800650e:	2b00      	cmp	r3, #0
 8006510:	d024      	beq.n	800655c <HAL_RCCEx_PeriphCLKConfig+0x614>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006516:	2b00      	cmp	r3, #0
 8006518:	d120      	bne.n	800655c <HAL_RCCEx_PeriphCLKConfig+0x614>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800651a:	4b2f      	ldr	r3, [pc, #188]	@ (80065d8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800651c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006520:	0c1b      	lsrs	r3, r3, #16
 8006522:	f003 0303 	and.w	r3, r3, #3
 8006526:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	691b      	ldr	r3, [r3, #16]
 800652c:	019a      	lsls	r2, r3, #6
 800652e:	693b      	ldr	r3, [r7, #16]
 8006530:	041b      	lsls	r3, r3, #16
 8006532:	431a      	orrs	r2, r3
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	695b      	ldr	r3, [r3, #20]
 8006538:	061b      	lsls	r3, r3, #24
 800653a:	4927      	ldr	r1, [pc, #156]	@ (80065d8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800653c:	4313      	orrs	r3, r2
 800653e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006542:	4b25      	ldr	r3, [pc, #148]	@ (80065d8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8006544:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006548:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	6a1b      	ldr	r3, [r3, #32]
 8006550:	3b01      	subs	r3, #1
 8006552:	021b      	lsls	r3, r3, #8
 8006554:	4920      	ldr	r1, [pc, #128]	@ (80065d8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8006556:	4313      	orrs	r3, r2
 8006558:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006564:	2b00      	cmp	r3, #0
 8006566:	d018      	beq.n	800659a <HAL_RCCEx_PeriphCLKConfig+0x652>
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800656c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006570:	d113      	bne.n	800659a <HAL_RCCEx_PeriphCLKConfig+0x652>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006572:	4b19      	ldr	r3, [pc, #100]	@ (80065d8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8006574:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006578:	0e1b      	lsrs	r3, r3, #24
 800657a:	f003 030f 	and.w	r3, r3, #15
 800657e:	613b      	str	r3, [r7, #16]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	691b      	ldr	r3, [r3, #16]
 8006584:	019a      	lsls	r2, r3, #6
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	699b      	ldr	r3, [r3, #24]
 800658a:	041b      	lsls	r3, r3, #16
 800658c:	431a      	orrs	r2, r3
 800658e:	693b      	ldr	r3, [r7, #16]
 8006590:	061b      	lsls	r3, r3, #24
 8006592:	4911      	ldr	r1, [pc, #68]	@ (80065d8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8006594:	4313      	orrs	r3, r2
 8006596:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800659a:	4b0f      	ldr	r3, [pc, #60]	@ (80065d8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	4a0e      	ldr	r2, [pc, #56]	@ (80065d8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80065a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80065a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80065a6:	f7fd fa33 	bl	8003a10 <HAL_GetTick>
 80065aa:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80065ac:	e008      	b.n	80065c0 <HAL_RCCEx_PeriphCLKConfig+0x678>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80065ae:	f7fd fa2f 	bl	8003a10 <HAL_GetTick>
 80065b2:	4602      	mov	r2, r0
 80065b4:	697b      	ldr	r3, [r7, #20]
 80065b6:	1ad3      	subs	r3, r2, r3
 80065b8:	2b64      	cmp	r3, #100	@ 0x64
 80065ba:	d901      	bls.n	80065c0 <HAL_RCCEx_PeriphCLKConfig+0x678>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80065bc:	2303      	movs	r3, #3
 80065be:	e007      	b.n	80065d0 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80065c0:	4b05      	ldr	r3, [pc, #20]	@ (80065d8 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80065c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80065cc:	d1ef      	bne.n	80065ae <HAL_RCCEx_PeriphCLKConfig+0x666>
      }
    }
  }
  return HAL_OK;
 80065ce:	2300      	movs	r3, #0
}
 80065d0:	4618      	mov	r0, r3
 80065d2:	3720      	adds	r7, #32
 80065d4:	46bd      	mov	sp, r7
 80065d6:	bd80      	pop	{r7, pc}
 80065d8:	40023800 	.word	0x40023800

080065dc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80065dc:	b580      	push	{r7, lr}
 80065de:	b084      	sub	sp, #16
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d101      	bne.n	80065ee <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80065ea:	2301      	movs	r3, #1
 80065ec:	e09d      	b.n	800672a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d108      	bne.n	8006608 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	685b      	ldr	r3, [r3, #4]
 80065fa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80065fe:	d009      	beq.n	8006614 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2200      	movs	r2, #0
 8006604:	61da      	str	r2, [r3, #28]
 8006606:	e005      	b.n	8006614 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2200      	movs	r2, #0
 800660c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	2200      	movs	r2, #0
 8006612:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2200      	movs	r2, #0
 8006618:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006620:	b2db      	uxtb	r3, r3
 8006622:	2b00      	cmp	r3, #0
 8006624:	d106      	bne.n	8006634 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2200      	movs	r2, #0
 800662a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800662e:	6878      	ldr	r0, [r7, #4]
 8006630:	f7fc ffc0 	bl	80035b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2202      	movs	r2, #2
 8006638:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	681a      	ldr	r2, [r3, #0]
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800664a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	68db      	ldr	r3, [r3, #12]
 8006650:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006654:	d902      	bls.n	800665c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006656:	2300      	movs	r3, #0
 8006658:	60fb      	str	r3, [r7, #12]
 800665a:	e002      	b.n	8006662 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800665c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006660:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	68db      	ldr	r3, [r3, #12]
 8006666:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800666a:	d007      	beq.n	800667c <HAL_SPI_Init+0xa0>
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	68db      	ldr	r3, [r3, #12]
 8006670:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006674:	d002      	beq.n	800667c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	2200      	movs	r2, #0
 800667a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	685b      	ldr	r3, [r3, #4]
 8006680:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	689b      	ldr	r3, [r3, #8]
 8006688:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800668c:	431a      	orrs	r2, r3
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	691b      	ldr	r3, [r3, #16]
 8006692:	f003 0302 	and.w	r3, r3, #2
 8006696:	431a      	orrs	r2, r3
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	695b      	ldr	r3, [r3, #20]
 800669c:	f003 0301 	and.w	r3, r3, #1
 80066a0:	431a      	orrs	r2, r3
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	699b      	ldr	r3, [r3, #24]
 80066a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80066aa:	431a      	orrs	r2, r3
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	69db      	ldr	r3, [r3, #28]
 80066b0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80066b4:	431a      	orrs	r2, r3
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	6a1b      	ldr	r3, [r3, #32]
 80066ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066be:	ea42 0103 	orr.w	r1, r2, r3
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066c6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	430a      	orrs	r2, r1
 80066d0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	699b      	ldr	r3, [r3, #24]
 80066d6:	0c1b      	lsrs	r3, r3, #16
 80066d8:	f003 0204 	and.w	r2, r3, #4
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066e0:	f003 0310 	and.w	r3, r3, #16
 80066e4:	431a      	orrs	r2, r3
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066ea:	f003 0308 	and.w	r3, r3, #8
 80066ee:	431a      	orrs	r2, r3
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	68db      	ldr	r3, [r3, #12]
 80066f4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80066f8:	ea42 0103 	orr.w	r1, r2, r3
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	430a      	orrs	r2, r1
 8006708:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	69da      	ldr	r2, [r3, #28]
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006718:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2200      	movs	r2, #0
 800671e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2201      	movs	r2, #1
 8006724:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006728:	2300      	movs	r3, #0
}
 800672a:	4618      	mov	r0, r3
 800672c:	3710      	adds	r7, #16
 800672e:	46bd      	mov	sp, r7
 8006730:	bd80      	pop	{r7, pc}

08006732 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006732:	b580      	push	{r7, lr}
 8006734:	b088      	sub	sp, #32
 8006736:	af00      	add	r7, sp, #0
 8006738:	60f8      	str	r0, [r7, #12]
 800673a:	60b9      	str	r1, [r7, #8]
 800673c:	603b      	str	r3, [r7, #0]
 800673e:	4613      	mov	r3, r2
 8006740:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006742:	f7fd f965 	bl	8003a10 <HAL_GetTick>
 8006746:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006748:	88fb      	ldrh	r3, [r7, #6]
 800674a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006752:	b2db      	uxtb	r3, r3
 8006754:	2b01      	cmp	r3, #1
 8006756:	d001      	beq.n	800675c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006758:	2302      	movs	r3, #2
 800675a:	e15c      	b.n	8006a16 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800675c:	68bb      	ldr	r3, [r7, #8]
 800675e:	2b00      	cmp	r3, #0
 8006760:	d002      	beq.n	8006768 <HAL_SPI_Transmit+0x36>
 8006762:	88fb      	ldrh	r3, [r7, #6]
 8006764:	2b00      	cmp	r3, #0
 8006766:	d101      	bne.n	800676c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006768:	2301      	movs	r3, #1
 800676a:	e154      	b.n	8006a16 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006772:	2b01      	cmp	r3, #1
 8006774:	d101      	bne.n	800677a <HAL_SPI_Transmit+0x48>
 8006776:	2302      	movs	r3, #2
 8006778:	e14d      	b.n	8006a16 <HAL_SPI_Transmit+0x2e4>
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	2201      	movs	r2, #1
 800677e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	2203      	movs	r2, #3
 8006786:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	2200      	movs	r2, #0
 800678e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	68ba      	ldr	r2, [r7, #8]
 8006794:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	88fa      	ldrh	r2, [r7, #6]
 800679a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	88fa      	ldrh	r2, [r7, #6]
 80067a0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	2200      	movs	r2, #0
 80067a6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	2200      	movs	r2, #0
 80067ac:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	2200      	movs	r2, #0
 80067b4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	2200      	movs	r2, #0
 80067bc:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	2200      	movs	r2, #0
 80067c2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	689b      	ldr	r3, [r3, #8]
 80067c8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80067cc:	d10f      	bne.n	80067ee <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	681a      	ldr	r2, [r3, #0]
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80067dc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	681a      	ldr	r2, [r3, #0]
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80067ec:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067f8:	2b40      	cmp	r3, #64	@ 0x40
 80067fa:	d007      	beq.n	800680c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	681a      	ldr	r2, [r3, #0]
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800680a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	68db      	ldr	r3, [r3, #12]
 8006810:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006814:	d952      	bls.n	80068bc <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	685b      	ldr	r3, [r3, #4]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d002      	beq.n	8006824 <HAL_SPI_Transmit+0xf2>
 800681e:	8b7b      	ldrh	r3, [r7, #26]
 8006820:	2b01      	cmp	r3, #1
 8006822:	d145      	bne.n	80068b0 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006828:	881a      	ldrh	r2, [r3, #0]
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006834:	1c9a      	adds	r2, r3, #2
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800683e:	b29b      	uxth	r3, r3
 8006840:	3b01      	subs	r3, #1
 8006842:	b29a      	uxth	r2, r3
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006848:	e032      	b.n	80068b0 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	689b      	ldr	r3, [r3, #8]
 8006850:	f003 0302 	and.w	r3, r3, #2
 8006854:	2b02      	cmp	r3, #2
 8006856:	d112      	bne.n	800687e <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800685c:	881a      	ldrh	r2, [r3, #0]
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006868:	1c9a      	adds	r2, r3, #2
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006872:	b29b      	uxth	r3, r3
 8006874:	3b01      	subs	r3, #1
 8006876:	b29a      	uxth	r2, r3
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800687c:	e018      	b.n	80068b0 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800687e:	f7fd f8c7 	bl	8003a10 <HAL_GetTick>
 8006882:	4602      	mov	r2, r0
 8006884:	69fb      	ldr	r3, [r7, #28]
 8006886:	1ad3      	subs	r3, r2, r3
 8006888:	683a      	ldr	r2, [r7, #0]
 800688a:	429a      	cmp	r2, r3
 800688c:	d803      	bhi.n	8006896 <HAL_SPI_Transmit+0x164>
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006894:	d102      	bne.n	800689c <HAL_SPI_Transmit+0x16a>
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	2b00      	cmp	r3, #0
 800689a:	d109      	bne.n	80068b0 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	2201      	movs	r2, #1
 80068a0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	2200      	movs	r2, #0
 80068a8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80068ac:	2303      	movs	r3, #3
 80068ae:	e0b2      	b.n	8006a16 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80068b4:	b29b      	uxth	r3, r3
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d1c7      	bne.n	800684a <HAL_SPI_Transmit+0x118>
 80068ba:	e083      	b.n	80069c4 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	685b      	ldr	r3, [r3, #4]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d002      	beq.n	80068ca <HAL_SPI_Transmit+0x198>
 80068c4:	8b7b      	ldrh	r3, [r7, #26]
 80068c6:	2b01      	cmp	r3, #1
 80068c8:	d177      	bne.n	80069ba <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80068ce:	b29b      	uxth	r3, r3
 80068d0:	2b01      	cmp	r3, #1
 80068d2:	d912      	bls.n	80068fa <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068d8:	881a      	ldrh	r2, [r3, #0]
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068e4:	1c9a      	adds	r2, r3, #2
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80068ee:	b29b      	uxth	r3, r3
 80068f0:	3b02      	subs	r3, #2
 80068f2:	b29a      	uxth	r2, r3
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80068f8:	e05f      	b.n	80069ba <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	330c      	adds	r3, #12
 8006904:	7812      	ldrb	r2, [r2, #0]
 8006906:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800690c:	1c5a      	adds	r2, r3, #1
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006916:	b29b      	uxth	r3, r3
 8006918:	3b01      	subs	r3, #1
 800691a:	b29a      	uxth	r2, r3
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006920:	e04b      	b.n	80069ba <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	689b      	ldr	r3, [r3, #8]
 8006928:	f003 0302 	and.w	r3, r3, #2
 800692c:	2b02      	cmp	r3, #2
 800692e:	d12b      	bne.n	8006988 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006934:	b29b      	uxth	r3, r3
 8006936:	2b01      	cmp	r3, #1
 8006938:	d912      	bls.n	8006960 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800693e:	881a      	ldrh	r2, [r3, #0]
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800694a:	1c9a      	adds	r2, r3, #2
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006954:	b29b      	uxth	r3, r3
 8006956:	3b02      	subs	r3, #2
 8006958:	b29a      	uxth	r2, r3
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800695e:	e02c      	b.n	80069ba <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	330c      	adds	r3, #12
 800696a:	7812      	ldrb	r2, [r2, #0]
 800696c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006972:	1c5a      	adds	r2, r3, #1
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800697c:	b29b      	uxth	r3, r3
 800697e:	3b01      	subs	r3, #1
 8006980:	b29a      	uxth	r2, r3
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006986:	e018      	b.n	80069ba <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006988:	f7fd f842 	bl	8003a10 <HAL_GetTick>
 800698c:	4602      	mov	r2, r0
 800698e:	69fb      	ldr	r3, [r7, #28]
 8006990:	1ad3      	subs	r3, r2, r3
 8006992:	683a      	ldr	r2, [r7, #0]
 8006994:	429a      	cmp	r2, r3
 8006996:	d803      	bhi.n	80069a0 <HAL_SPI_Transmit+0x26e>
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800699e:	d102      	bne.n	80069a6 <HAL_SPI_Transmit+0x274>
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d109      	bne.n	80069ba <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	2201      	movs	r2, #1
 80069aa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	2200      	movs	r2, #0
 80069b2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80069b6:	2303      	movs	r3, #3
 80069b8:	e02d      	b.n	8006a16 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80069be:	b29b      	uxth	r3, r3
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d1ae      	bne.n	8006922 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80069c4:	69fa      	ldr	r2, [r7, #28]
 80069c6:	6839      	ldr	r1, [r7, #0]
 80069c8:	68f8      	ldr	r0, [r7, #12]
 80069ca:	f000 fd19 	bl	8007400 <SPI_EndRxTxTransaction>
 80069ce:	4603      	mov	r3, r0
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d002      	beq.n	80069da <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	2220      	movs	r2, #32
 80069d8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	689b      	ldr	r3, [r3, #8]
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d10a      	bne.n	80069f8 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80069e2:	2300      	movs	r3, #0
 80069e4:	617b      	str	r3, [r7, #20]
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	68db      	ldr	r3, [r3, #12]
 80069ec:	617b      	str	r3, [r7, #20]
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	689b      	ldr	r3, [r3, #8]
 80069f4:	617b      	str	r3, [r7, #20]
 80069f6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	2201      	movs	r2, #1
 80069fc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	2200      	movs	r2, #0
 8006a04:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d001      	beq.n	8006a14 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8006a10:	2301      	movs	r3, #1
 8006a12:	e000      	b.n	8006a16 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8006a14:	2300      	movs	r3, #0
  }
}
 8006a16:	4618      	mov	r0, r3
 8006a18:	3720      	adds	r7, #32
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	bd80      	pop	{r7, pc}

08006a1e <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a1e:	b580      	push	{r7, lr}
 8006a20:	b088      	sub	sp, #32
 8006a22:	af02      	add	r7, sp, #8
 8006a24:	60f8      	str	r0, [r7, #12]
 8006a26:	60b9      	str	r1, [r7, #8]
 8006a28:	603b      	str	r3, [r7, #0]
 8006a2a:	4613      	mov	r3, r2
 8006a2c:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006a34:	b2db      	uxtb	r3, r3
 8006a36:	2b01      	cmp	r3, #1
 8006a38:	d001      	beq.n	8006a3e <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8006a3a:	2302      	movs	r3, #2
 8006a3c:	e123      	b.n	8006c86 <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 8006a3e:	68bb      	ldr	r3, [r7, #8]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d002      	beq.n	8006a4a <HAL_SPI_Receive+0x2c>
 8006a44:	88fb      	ldrh	r3, [r7, #6]
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d101      	bne.n	8006a4e <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	e11b      	b.n	8006c86 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	685b      	ldr	r3, [r3, #4]
 8006a52:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006a56:	d112      	bne.n	8006a7e <HAL_SPI_Receive+0x60>
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	689b      	ldr	r3, [r3, #8]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d10e      	bne.n	8006a7e <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	2204      	movs	r2, #4
 8006a64:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006a68:	88fa      	ldrh	r2, [r7, #6]
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	9300      	str	r3, [sp, #0]
 8006a6e:	4613      	mov	r3, r2
 8006a70:	68ba      	ldr	r2, [r7, #8]
 8006a72:	68b9      	ldr	r1, [r7, #8]
 8006a74:	68f8      	ldr	r0, [r7, #12]
 8006a76:	f000 f90a 	bl	8006c8e <HAL_SPI_TransmitReceive>
 8006a7a:	4603      	mov	r3, r0
 8006a7c:	e103      	b.n	8006c86 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006a7e:	f7fc ffc7 	bl	8003a10 <HAL_GetTick>
 8006a82:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006a8a:	2b01      	cmp	r3, #1
 8006a8c:	d101      	bne.n	8006a92 <HAL_SPI_Receive+0x74>
 8006a8e:	2302      	movs	r3, #2
 8006a90:	e0f9      	b.n	8006c86 <HAL_SPI_Receive+0x268>
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	2201      	movs	r2, #1
 8006a96:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	2204      	movs	r2, #4
 8006a9e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	68ba      	ldr	r2, [r7, #8]
 8006aac:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	88fa      	ldrh	r2, [r7, #6]
 8006ab2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	88fa      	ldrh	r2, [r7, #6]
 8006aba:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	2200      	movs	r2, #0
 8006ace:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	2200      	movs	r2, #0
 8006ada:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	68db      	ldr	r3, [r3, #12]
 8006ae0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006ae4:	d908      	bls.n	8006af8 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	685a      	ldr	r2, [r3, #4]
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006af4:	605a      	str	r2, [r3, #4]
 8006af6:	e007      	b.n	8006b08 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	685a      	ldr	r2, [r3, #4]
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006b06:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	689b      	ldr	r3, [r3, #8]
 8006b0c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b10:	d10f      	bne.n	8006b32 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	681a      	ldr	r2, [r3, #0]
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006b20:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	681a      	ldr	r2, [r3, #0]
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006b30:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b3c:	2b40      	cmp	r3, #64	@ 0x40
 8006b3e:	d007      	beq.n	8006b50 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	681a      	ldr	r2, [r3, #0]
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006b4e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	68db      	ldr	r3, [r3, #12]
 8006b54:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006b58:	d875      	bhi.n	8006c46 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006b5a:	e037      	b.n	8006bcc <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	689b      	ldr	r3, [r3, #8]
 8006b62:	f003 0301 	and.w	r3, r3, #1
 8006b66:	2b01      	cmp	r3, #1
 8006b68:	d117      	bne.n	8006b9a <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	f103 020c 	add.w	r2, r3, #12
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b76:	7812      	ldrb	r2, [r2, #0]
 8006b78:	b2d2      	uxtb	r2, r2
 8006b7a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b80:	1c5a      	adds	r2, r3, #1
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006b8c:	b29b      	uxth	r3, r3
 8006b8e:	3b01      	subs	r3, #1
 8006b90:	b29a      	uxth	r2, r3
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8006b98:	e018      	b.n	8006bcc <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006b9a:	f7fc ff39 	bl	8003a10 <HAL_GetTick>
 8006b9e:	4602      	mov	r2, r0
 8006ba0:	697b      	ldr	r3, [r7, #20]
 8006ba2:	1ad3      	subs	r3, r2, r3
 8006ba4:	683a      	ldr	r2, [r7, #0]
 8006ba6:	429a      	cmp	r2, r3
 8006ba8:	d803      	bhi.n	8006bb2 <HAL_SPI_Receive+0x194>
 8006baa:	683b      	ldr	r3, [r7, #0]
 8006bac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bb0:	d102      	bne.n	8006bb8 <HAL_SPI_Receive+0x19a>
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d109      	bne.n	8006bcc <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	2201      	movs	r2, #1
 8006bbc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006bc8:	2303      	movs	r3, #3
 8006bca:	e05c      	b.n	8006c86 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006bd2:	b29b      	uxth	r3, r3
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d1c1      	bne.n	8006b5c <HAL_SPI_Receive+0x13e>
 8006bd8:	e03b      	b.n	8006c52 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	689b      	ldr	r3, [r3, #8]
 8006be0:	f003 0301 	and.w	r3, r3, #1
 8006be4:	2b01      	cmp	r3, #1
 8006be6:	d115      	bne.n	8006c14 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	68da      	ldr	r2, [r3, #12]
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bf2:	b292      	uxth	r2, r2
 8006bf4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bfa:	1c9a      	adds	r2, r3, #2
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006c06:	b29b      	uxth	r3, r3
 8006c08:	3b01      	subs	r3, #1
 8006c0a:	b29a      	uxth	r2, r3
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8006c12:	e018      	b.n	8006c46 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006c14:	f7fc fefc 	bl	8003a10 <HAL_GetTick>
 8006c18:	4602      	mov	r2, r0
 8006c1a:	697b      	ldr	r3, [r7, #20]
 8006c1c:	1ad3      	subs	r3, r2, r3
 8006c1e:	683a      	ldr	r2, [r7, #0]
 8006c20:	429a      	cmp	r2, r3
 8006c22:	d803      	bhi.n	8006c2c <HAL_SPI_Receive+0x20e>
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c2a:	d102      	bne.n	8006c32 <HAL_SPI_Receive+0x214>
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d109      	bne.n	8006c46 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	2201      	movs	r2, #1
 8006c36:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006c42:	2303      	movs	r3, #3
 8006c44:	e01f      	b.n	8006c86 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006c4c:	b29b      	uxth	r3, r3
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d1c3      	bne.n	8006bda <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006c52:	697a      	ldr	r2, [r7, #20]
 8006c54:	6839      	ldr	r1, [r7, #0]
 8006c56:	68f8      	ldr	r0, [r7, #12]
 8006c58:	f000 fb56 	bl	8007308 <SPI_EndRxTransaction>
 8006c5c:	4603      	mov	r3, r0
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d002      	beq.n	8006c68 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	2220      	movs	r2, #32
 8006c66:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	2201      	movs	r2, #1
 8006c6c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	2200      	movs	r2, #0
 8006c74:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d001      	beq.n	8006c84 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8006c80:	2301      	movs	r3, #1
 8006c82:	e000      	b.n	8006c86 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8006c84:	2300      	movs	r3, #0
  }
}
 8006c86:	4618      	mov	r0, r3
 8006c88:	3718      	adds	r7, #24
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	bd80      	pop	{r7, pc}

08006c8e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006c8e:	b580      	push	{r7, lr}
 8006c90:	b08a      	sub	sp, #40	@ 0x28
 8006c92:	af00      	add	r7, sp, #0
 8006c94:	60f8      	str	r0, [r7, #12]
 8006c96:	60b9      	str	r1, [r7, #8]
 8006c98:	607a      	str	r2, [r7, #4]
 8006c9a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006ca0:	f7fc feb6 	bl	8003a10 <HAL_GetTick>
 8006ca4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006cac:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	685b      	ldr	r3, [r3, #4]
 8006cb2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006cb4:	887b      	ldrh	r3, [r7, #2]
 8006cb6:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8006cb8:	887b      	ldrh	r3, [r7, #2]
 8006cba:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006cbc:	7ffb      	ldrb	r3, [r7, #31]
 8006cbe:	2b01      	cmp	r3, #1
 8006cc0:	d00c      	beq.n	8006cdc <HAL_SPI_TransmitReceive+0x4e>
 8006cc2:	69bb      	ldr	r3, [r7, #24]
 8006cc4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006cc8:	d106      	bne.n	8006cd8 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	689b      	ldr	r3, [r3, #8]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d102      	bne.n	8006cd8 <HAL_SPI_TransmitReceive+0x4a>
 8006cd2:	7ffb      	ldrb	r3, [r7, #31]
 8006cd4:	2b04      	cmp	r3, #4
 8006cd6:	d001      	beq.n	8006cdc <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006cd8:	2302      	movs	r3, #2
 8006cda:	e1f3      	b.n	80070c4 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006cdc:	68bb      	ldr	r3, [r7, #8]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d005      	beq.n	8006cee <HAL_SPI_TransmitReceive+0x60>
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d002      	beq.n	8006cee <HAL_SPI_TransmitReceive+0x60>
 8006ce8:	887b      	ldrh	r3, [r7, #2]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d101      	bne.n	8006cf2 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8006cee:	2301      	movs	r3, #1
 8006cf0:	e1e8      	b.n	80070c4 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006cf8:	2b01      	cmp	r3, #1
 8006cfa:	d101      	bne.n	8006d00 <HAL_SPI_TransmitReceive+0x72>
 8006cfc:	2302      	movs	r3, #2
 8006cfe:	e1e1      	b.n	80070c4 <HAL_SPI_TransmitReceive+0x436>
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	2201      	movs	r2, #1
 8006d04:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006d0e:	b2db      	uxtb	r3, r3
 8006d10:	2b04      	cmp	r3, #4
 8006d12:	d003      	beq.n	8006d1c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	2205      	movs	r2, #5
 8006d18:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	2200      	movs	r2, #0
 8006d20:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	687a      	ldr	r2, [r7, #4]
 8006d26:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	887a      	ldrh	r2, [r7, #2]
 8006d2c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	887a      	ldrh	r2, [r7, #2]
 8006d34:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	68ba      	ldr	r2, [r7, #8]
 8006d3c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	887a      	ldrh	r2, [r7, #2]
 8006d42:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	887a      	ldrh	r2, [r7, #2]
 8006d48:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	2200      	movs	r2, #0
 8006d54:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	68db      	ldr	r3, [r3, #12]
 8006d5a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006d5e:	d802      	bhi.n	8006d66 <HAL_SPI_TransmitReceive+0xd8>
 8006d60:	8abb      	ldrh	r3, [r7, #20]
 8006d62:	2b01      	cmp	r3, #1
 8006d64:	d908      	bls.n	8006d78 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	685a      	ldr	r2, [r3, #4]
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006d74:	605a      	str	r2, [r3, #4]
 8006d76:	e007      	b.n	8006d88 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	685a      	ldr	r2, [r3, #4]
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006d86:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d92:	2b40      	cmp	r3, #64	@ 0x40
 8006d94:	d007      	beq.n	8006da6 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	681a      	ldr	r2, [r3, #0]
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006da4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	68db      	ldr	r3, [r3, #12]
 8006daa:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006dae:	f240 8083 	bls.w	8006eb8 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	685b      	ldr	r3, [r3, #4]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d002      	beq.n	8006dc0 <HAL_SPI_TransmitReceive+0x132>
 8006dba:	8afb      	ldrh	r3, [r7, #22]
 8006dbc:	2b01      	cmp	r3, #1
 8006dbe:	d16f      	bne.n	8006ea0 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dc4:	881a      	ldrh	r2, [r3, #0]
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dd0:	1c9a      	adds	r2, r3, #2
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006dda:	b29b      	uxth	r3, r3
 8006ddc:	3b01      	subs	r3, #1
 8006dde:	b29a      	uxth	r2, r3
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006de4:	e05c      	b.n	8006ea0 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	689b      	ldr	r3, [r3, #8]
 8006dec:	f003 0302 	and.w	r3, r3, #2
 8006df0:	2b02      	cmp	r3, #2
 8006df2:	d11b      	bne.n	8006e2c <HAL_SPI_TransmitReceive+0x19e>
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006df8:	b29b      	uxth	r3, r3
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d016      	beq.n	8006e2c <HAL_SPI_TransmitReceive+0x19e>
 8006dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e00:	2b01      	cmp	r3, #1
 8006e02:	d113      	bne.n	8006e2c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e08:	881a      	ldrh	r2, [r3, #0]
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e14:	1c9a      	adds	r2, r3, #2
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e1e:	b29b      	uxth	r3, r3
 8006e20:	3b01      	subs	r3, #1
 8006e22:	b29a      	uxth	r2, r3
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006e28:	2300      	movs	r3, #0
 8006e2a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	689b      	ldr	r3, [r3, #8]
 8006e32:	f003 0301 	and.w	r3, r3, #1
 8006e36:	2b01      	cmp	r3, #1
 8006e38:	d11c      	bne.n	8006e74 <HAL_SPI_TransmitReceive+0x1e6>
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006e40:	b29b      	uxth	r3, r3
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d016      	beq.n	8006e74 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	68da      	ldr	r2, [r3, #12]
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e50:	b292      	uxth	r2, r2
 8006e52:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e58:	1c9a      	adds	r2, r3, #2
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006e64:	b29b      	uxth	r3, r3
 8006e66:	3b01      	subs	r3, #1
 8006e68:	b29a      	uxth	r2, r3
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006e70:	2301      	movs	r3, #1
 8006e72:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006e74:	f7fc fdcc 	bl	8003a10 <HAL_GetTick>
 8006e78:	4602      	mov	r2, r0
 8006e7a:	6a3b      	ldr	r3, [r7, #32]
 8006e7c:	1ad3      	subs	r3, r2, r3
 8006e7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e80:	429a      	cmp	r2, r3
 8006e82:	d80d      	bhi.n	8006ea0 <HAL_SPI_TransmitReceive+0x212>
 8006e84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e8a:	d009      	beq.n	8006ea0 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	2201      	movs	r2, #1
 8006e90:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	2200      	movs	r2, #0
 8006e98:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006e9c:	2303      	movs	r3, #3
 8006e9e:	e111      	b.n	80070c4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ea4:	b29b      	uxth	r3, r3
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d19d      	bne.n	8006de6 <HAL_SPI_TransmitReceive+0x158>
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006eb0:	b29b      	uxth	r3, r3
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d197      	bne.n	8006de6 <HAL_SPI_TransmitReceive+0x158>
 8006eb6:	e0e5      	b.n	8007084 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	685b      	ldr	r3, [r3, #4]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d003      	beq.n	8006ec8 <HAL_SPI_TransmitReceive+0x23a>
 8006ec0:	8afb      	ldrh	r3, [r7, #22]
 8006ec2:	2b01      	cmp	r3, #1
 8006ec4:	f040 80d1 	bne.w	800706a <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ecc:	b29b      	uxth	r3, r3
 8006ece:	2b01      	cmp	r3, #1
 8006ed0:	d912      	bls.n	8006ef8 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ed6:	881a      	ldrh	r2, [r3, #0]
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ee2:	1c9a      	adds	r2, r3, #2
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006eec:	b29b      	uxth	r3, r3
 8006eee:	3b02      	subs	r3, #2
 8006ef0:	b29a      	uxth	r2, r3
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006ef6:	e0b8      	b.n	800706a <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	330c      	adds	r3, #12
 8006f02:	7812      	ldrb	r2, [r2, #0]
 8006f04:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f0a:	1c5a      	adds	r2, r3, #1
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f14:	b29b      	uxth	r3, r3
 8006f16:	3b01      	subs	r3, #1
 8006f18:	b29a      	uxth	r2, r3
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006f1e:	e0a4      	b.n	800706a <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	689b      	ldr	r3, [r3, #8]
 8006f26:	f003 0302 	and.w	r3, r3, #2
 8006f2a:	2b02      	cmp	r3, #2
 8006f2c:	d134      	bne.n	8006f98 <HAL_SPI_TransmitReceive+0x30a>
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f32:	b29b      	uxth	r3, r3
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d02f      	beq.n	8006f98 <HAL_SPI_TransmitReceive+0x30a>
 8006f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f3a:	2b01      	cmp	r3, #1
 8006f3c:	d12c      	bne.n	8006f98 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f42:	b29b      	uxth	r3, r3
 8006f44:	2b01      	cmp	r3, #1
 8006f46:	d912      	bls.n	8006f6e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f4c:	881a      	ldrh	r2, [r3, #0]
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f58:	1c9a      	adds	r2, r3, #2
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f62:	b29b      	uxth	r3, r3
 8006f64:	3b02      	subs	r3, #2
 8006f66:	b29a      	uxth	r2, r3
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006f6c:	e012      	b.n	8006f94 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	330c      	adds	r3, #12
 8006f78:	7812      	ldrb	r2, [r2, #0]
 8006f7a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f80:	1c5a      	adds	r2, r3, #1
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f8a:	b29b      	uxth	r3, r3
 8006f8c:	3b01      	subs	r3, #1
 8006f8e:	b29a      	uxth	r2, r3
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006f94:	2300      	movs	r3, #0
 8006f96:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	689b      	ldr	r3, [r3, #8]
 8006f9e:	f003 0301 	and.w	r3, r3, #1
 8006fa2:	2b01      	cmp	r3, #1
 8006fa4:	d148      	bne.n	8007038 <HAL_SPI_TransmitReceive+0x3aa>
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006fac:	b29b      	uxth	r3, r3
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d042      	beq.n	8007038 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006fb8:	b29b      	uxth	r3, r3
 8006fba:	2b01      	cmp	r3, #1
 8006fbc:	d923      	bls.n	8007006 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	68da      	ldr	r2, [r3, #12]
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fc8:	b292      	uxth	r2, r2
 8006fca:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fd0:	1c9a      	adds	r2, r3, #2
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006fdc:	b29b      	uxth	r3, r3
 8006fde:	3b02      	subs	r3, #2
 8006fe0:	b29a      	uxth	r2, r3
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006fee:	b29b      	uxth	r3, r3
 8006ff0:	2b01      	cmp	r3, #1
 8006ff2:	d81f      	bhi.n	8007034 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	685a      	ldr	r2, [r3, #4]
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007002:	605a      	str	r2, [r3, #4]
 8007004:	e016      	b.n	8007034 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f103 020c 	add.w	r2, r3, #12
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007012:	7812      	ldrb	r2, [r2, #0]
 8007014:	b2d2      	uxtb	r2, r2
 8007016:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800701c:	1c5a      	adds	r2, r3, #1
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007028:	b29b      	uxth	r3, r3
 800702a:	3b01      	subs	r3, #1
 800702c:	b29a      	uxth	r2, r3
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007034:	2301      	movs	r3, #1
 8007036:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007038:	f7fc fcea 	bl	8003a10 <HAL_GetTick>
 800703c:	4602      	mov	r2, r0
 800703e:	6a3b      	ldr	r3, [r7, #32]
 8007040:	1ad3      	subs	r3, r2, r3
 8007042:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007044:	429a      	cmp	r2, r3
 8007046:	d803      	bhi.n	8007050 <HAL_SPI_TransmitReceive+0x3c2>
 8007048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800704a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800704e:	d102      	bne.n	8007056 <HAL_SPI_TransmitReceive+0x3c8>
 8007050:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007052:	2b00      	cmp	r3, #0
 8007054:	d109      	bne.n	800706a <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	2201      	movs	r2, #1
 800705a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	2200      	movs	r2, #0
 8007062:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8007066:	2303      	movs	r3, #3
 8007068:	e02c      	b.n	80070c4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800706e:	b29b      	uxth	r3, r3
 8007070:	2b00      	cmp	r3, #0
 8007072:	f47f af55 	bne.w	8006f20 <HAL_SPI_TransmitReceive+0x292>
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800707c:	b29b      	uxth	r3, r3
 800707e:	2b00      	cmp	r3, #0
 8007080:	f47f af4e 	bne.w	8006f20 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007084:	6a3a      	ldr	r2, [r7, #32]
 8007086:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007088:	68f8      	ldr	r0, [r7, #12]
 800708a:	f000 f9b9 	bl	8007400 <SPI_EndRxTxTransaction>
 800708e:	4603      	mov	r3, r0
 8007090:	2b00      	cmp	r3, #0
 8007092:	d008      	beq.n	80070a6 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	2220      	movs	r2, #32
 8007098:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	2200      	movs	r2, #0
 800709e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80070a2:	2301      	movs	r3, #1
 80070a4:	e00e      	b.n	80070c4 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	2201      	movs	r2, #1
 80070aa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	2200      	movs	r2, #0
 80070b2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d001      	beq.n	80070c2 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80070be:	2301      	movs	r3, #1
 80070c0:	e000      	b.n	80070c4 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80070c2:	2300      	movs	r3, #0
  }
}
 80070c4:	4618      	mov	r0, r3
 80070c6:	3728      	adds	r7, #40	@ 0x28
 80070c8:	46bd      	mov	sp, r7
 80070ca:	bd80      	pop	{r7, pc}

080070cc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80070cc:	b580      	push	{r7, lr}
 80070ce:	b088      	sub	sp, #32
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	60f8      	str	r0, [r7, #12]
 80070d4:	60b9      	str	r1, [r7, #8]
 80070d6:	603b      	str	r3, [r7, #0]
 80070d8:	4613      	mov	r3, r2
 80070da:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80070dc:	f7fc fc98 	bl	8003a10 <HAL_GetTick>
 80070e0:	4602      	mov	r2, r0
 80070e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070e4:	1a9b      	subs	r3, r3, r2
 80070e6:	683a      	ldr	r2, [r7, #0]
 80070e8:	4413      	add	r3, r2
 80070ea:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80070ec:	f7fc fc90 	bl	8003a10 <HAL_GetTick>
 80070f0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80070f2:	4b39      	ldr	r3, [pc, #228]	@ (80071d8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	015b      	lsls	r3, r3, #5
 80070f8:	0d1b      	lsrs	r3, r3, #20
 80070fa:	69fa      	ldr	r2, [r7, #28]
 80070fc:	fb02 f303 	mul.w	r3, r2, r3
 8007100:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007102:	e055      	b.n	80071b0 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007104:	683b      	ldr	r3, [r7, #0]
 8007106:	f1b3 3fff 	cmp.w	r3, #4294967295
 800710a:	d051      	beq.n	80071b0 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800710c:	f7fc fc80 	bl	8003a10 <HAL_GetTick>
 8007110:	4602      	mov	r2, r0
 8007112:	69bb      	ldr	r3, [r7, #24]
 8007114:	1ad3      	subs	r3, r2, r3
 8007116:	69fa      	ldr	r2, [r7, #28]
 8007118:	429a      	cmp	r2, r3
 800711a:	d902      	bls.n	8007122 <SPI_WaitFlagStateUntilTimeout+0x56>
 800711c:	69fb      	ldr	r3, [r7, #28]
 800711e:	2b00      	cmp	r3, #0
 8007120:	d13d      	bne.n	800719e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	685a      	ldr	r2, [r3, #4]
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007130:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	685b      	ldr	r3, [r3, #4]
 8007136:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800713a:	d111      	bne.n	8007160 <SPI_WaitFlagStateUntilTimeout+0x94>
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	689b      	ldr	r3, [r3, #8]
 8007140:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007144:	d004      	beq.n	8007150 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	689b      	ldr	r3, [r3, #8]
 800714a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800714e:	d107      	bne.n	8007160 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	681a      	ldr	r2, [r3, #0]
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800715e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007164:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007168:	d10f      	bne.n	800718a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	681a      	ldr	r2, [r3, #0]
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007178:	601a      	str	r2, [r3, #0]
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	681a      	ldr	r2, [r3, #0]
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007188:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	2201      	movs	r2, #1
 800718e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	2200      	movs	r2, #0
 8007196:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800719a:	2303      	movs	r3, #3
 800719c:	e018      	b.n	80071d0 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800719e:	697b      	ldr	r3, [r7, #20]
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d102      	bne.n	80071aa <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80071a4:	2300      	movs	r3, #0
 80071a6:	61fb      	str	r3, [r7, #28]
 80071a8:	e002      	b.n	80071b0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80071aa:	697b      	ldr	r3, [r7, #20]
 80071ac:	3b01      	subs	r3, #1
 80071ae:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	689a      	ldr	r2, [r3, #8]
 80071b6:	68bb      	ldr	r3, [r7, #8]
 80071b8:	4013      	ands	r3, r2
 80071ba:	68ba      	ldr	r2, [r7, #8]
 80071bc:	429a      	cmp	r2, r3
 80071be:	bf0c      	ite	eq
 80071c0:	2301      	moveq	r3, #1
 80071c2:	2300      	movne	r3, #0
 80071c4:	b2db      	uxtb	r3, r3
 80071c6:	461a      	mov	r2, r3
 80071c8:	79fb      	ldrb	r3, [r7, #7]
 80071ca:	429a      	cmp	r2, r3
 80071cc:	d19a      	bne.n	8007104 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80071ce:	2300      	movs	r3, #0
}
 80071d0:	4618      	mov	r0, r3
 80071d2:	3720      	adds	r7, #32
 80071d4:	46bd      	mov	sp, r7
 80071d6:	bd80      	pop	{r7, pc}
 80071d8:	20000014 	.word	0x20000014

080071dc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80071dc:	b580      	push	{r7, lr}
 80071de:	b08a      	sub	sp, #40	@ 0x28
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	60f8      	str	r0, [r7, #12]
 80071e4:	60b9      	str	r1, [r7, #8]
 80071e6:	607a      	str	r2, [r7, #4]
 80071e8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80071ea:	2300      	movs	r3, #0
 80071ec:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80071ee:	f7fc fc0f 	bl	8003a10 <HAL_GetTick>
 80071f2:	4602      	mov	r2, r0
 80071f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071f6:	1a9b      	subs	r3, r3, r2
 80071f8:	683a      	ldr	r2, [r7, #0]
 80071fa:	4413      	add	r3, r2
 80071fc:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80071fe:	f7fc fc07 	bl	8003a10 <HAL_GetTick>
 8007202:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	330c      	adds	r3, #12
 800720a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800720c:	4b3d      	ldr	r3, [pc, #244]	@ (8007304 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800720e:	681a      	ldr	r2, [r3, #0]
 8007210:	4613      	mov	r3, r2
 8007212:	009b      	lsls	r3, r3, #2
 8007214:	4413      	add	r3, r2
 8007216:	00da      	lsls	r2, r3, #3
 8007218:	1ad3      	subs	r3, r2, r3
 800721a:	0d1b      	lsrs	r3, r3, #20
 800721c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800721e:	fb02 f303 	mul.w	r3, r2, r3
 8007222:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007224:	e061      	b.n	80072ea <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007226:	68bb      	ldr	r3, [r7, #8]
 8007228:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800722c:	d107      	bne.n	800723e <SPI_WaitFifoStateUntilTimeout+0x62>
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	2b00      	cmp	r3, #0
 8007232:	d104      	bne.n	800723e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007234:	69fb      	ldr	r3, [r7, #28]
 8007236:	781b      	ldrb	r3, [r3, #0]
 8007238:	b2db      	uxtb	r3, r3
 800723a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800723c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800723e:	683b      	ldr	r3, [r7, #0]
 8007240:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007244:	d051      	beq.n	80072ea <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007246:	f7fc fbe3 	bl	8003a10 <HAL_GetTick>
 800724a:	4602      	mov	r2, r0
 800724c:	6a3b      	ldr	r3, [r7, #32]
 800724e:	1ad3      	subs	r3, r2, r3
 8007250:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007252:	429a      	cmp	r2, r3
 8007254:	d902      	bls.n	800725c <SPI_WaitFifoStateUntilTimeout+0x80>
 8007256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007258:	2b00      	cmp	r3, #0
 800725a:	d13d      	bne.n	80072d8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	685a      	ldr	r2, [r3, #4]
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800726a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	685b      	ldr	r3, [r3, #4]
 8007270:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007274:	d111      	bne.n	800729a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	689b      	ldr	r3, [r3, #8]
 800727a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800727e:	d004      	beq.n	800728a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	689b      	ldr	r3, [r3, #8]
 8007284:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007288:	d107      	bne.n	800729a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	681a      	ldr	r2, [r3, #0]
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007298:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800729e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80072a2:	d10f      	bne.n	80072c4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	681a      	ldr	r2, [r3, #0]
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80072b2:	601a      	str	r2, [r3, #0]
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	681a      	ldr	r2, [r3, #0]
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80072c2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	2201      	movs	r2, #1
 80072c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	2200      	movs	r2, #0
 80072d0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80072d4:	2303      	movs	r3, #3
 80072d6:	e011      	b.n	80072fc <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80072d8:	69bb      	ldr	r3, [r7, #24]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d102      	bne.n	80072e4 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 80072de:	2300      	movs	r3, #0
 80072e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80072e2:	e002      	b.n	80072ea <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 80072e4:	69bb      	ldr	r3, [r7, #24]
 80072e6:	3b01      	subs	r3, #1
 80072e8:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	689a      	ldr	r2, [r3, #8]
 80072f0:	68bb      	ldr	r3, [r7, #8]
 80072f2:	4013      	ands	r3, r2
 80072f4:	687a      	ldr	r2, [r7, #4]
 80072f6:	429a      	cmp	r2, r3
 80072f8:	d195      	bne.n	8007226 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 80072fa:	2300      	movs	r3, #0
}
 80072fc:	4618      	mov	r0, r3
 80072fe:	3728      	adds	r7, #40	@ 0x28
 8007300:	46bd      	mov	sp, r7
 8007302:	bd80      	pop	{r7, pc}
 8007304:	20000014 	.word	0x20000014

08007308 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007308:	b580      	push	{r7, lr}
 800730a:	b088      	sub	sp, #32
 800730c:	af02      	add	r7, sp, #8
 800730e:	60f8      	str	r0, [r7, #12]
 8007310:	60b9      	str	r1, [r7, #8]
 8007312:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	685b      	ldr	r3, [r3, #4]
 8007318:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800731c:	d111      	bne.n	8007342 <SPI_EndRxTransaction+0x3a>
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	689b      	ldr	r3, [r3, #8]
 8007322:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007326:	d004      	beq.n	8007332 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	689b      	ldr	r3, [r3, #8]
 800732c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007330:	d107      	bne.n	8007342 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	681a      	ldr	r2, [r3, #0]
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007340:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	685b      	ldr	r3, [r3, #4]
 8007346:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800734a:	d112      	bne.n	8007372 <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	9300      	str	r3, [sp, #0]
 8007350:	68bb      	ldr	r3, [r7, #8]
 8007352:	2200      	movs	r2, #0
 8007354:	2180      	movs	r1, #128	@ 0x80
 8007356:	68f8      	ldr	r0, [r7, #12]
 8007358:	f7ff feb8 	bl	80070cc <SPI_WaitFlagStateUntilTimeout>
 800735c:	4603      	mov	r3, r0
 800735e:	2b00      	cmp	r3, #0
 8007360:	d021      	beq.n	80073a6 <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007366:	f043 0220 	orr.w	r2, r3, #32
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800736e:	2303      	movs	r3, #3
 8007370:	e03d      	b.n	80073ee <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in us */
    count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007372:	4b21      	ldr	r3, [pc, #132]	@ (80073f8 <SPI_EndRxTransaction+0xf0>)
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	4a21      	ldr	r2, [pc, #132]	@ (80073fc <SPI_EndRxTransaction+0xf4>)
 8007378:	fba2 2303 	umull	r2, r3, r2, r3
 800737c:	0d5b      	lsrs	r3, r3, #21
 800737e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007382:	fb02 f303 	mul.w	r3, r2, r3
 8007386:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007388:	697b      	ldr	r3, [r7, #20]
 800738a:	2b00      	cmp	r3, #0
 800738c:	d00a      	beq.n	80073a4 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 800738e:	697b      	ldr	r3, [r7, #20]
 8007390:	3b01      	subs	r3, #1
 8007392:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	689b      	ldr	r3, [r3, #8]
 800739a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800739e:	2b80      	cmp	r3, #128	@ 0x80
 80073a0:	d0f2      	beq.n	8007388 <SPI_EndRxTransaction+0x80>
 80073a2:	e000      	b.n	80073a6 <SPI_EndRxTransaction+0x9e>
        break;
 80073a4:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	685b      	ldr	r3, [r3, #4]
 80073aa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80073ae:	d11d      	bne.n	80073ec <SPI_EndRxTransaction+0xe4>
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	689b      	ldr	r3, [r3, #8]
 80073b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80073b8:	d004      	beq.n	80073c4 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	689b      	ldr	r3, [r3, #8]
 80073be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80073c2:	d113      	bne.n	80073ec <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	9300      	str	r3, [sp, #0]
 80073c8:	68bb      	ldr	r3, [r7, #8]
 80073ca:	2200      	movs	r2, #0
 80073cc:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80073d0:	68f8      	ldr	r0, [r7, #12]
 80073d2:	f7ff ff03 	bl	80071dc <SPI_WaitFifoStateUntilTimeout>
 80073d6:	4603      	mov	r3, r0
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d007      	beq.n	80073ec <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073e0:	f043 0220 	orr.w	r2, r3, #32
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80073e8:	2303      	movs	r3, #3
 80073ea:	e000      	b.n	80073ee <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 80073ec:	2300      	movs	r3, #0
}
 80073ee:	4618      	mov	r0, r3
 80073f0:	3718      	adds	r7, #24
 80073f2:	46bd      	mov	sp, r7
 80073f4:	bd80      	pop	{r7, pc}
 80073f6:	bf00      	nop
 80073f8:	20000014 	.word	0x20000014
 80073fc:	165e9f81 	.word	0x165e9f81

08007400 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007400:	b580      	push	{r7, lr}
 8007402:	b088      	sub	sp, #32
 8007404:	af02      	add	r7, sp, #8
 8007406:	60f8      	str	r0, [r7, #12]
 8007408:	60b9      	str	r1, [r7, #8]
 800740a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	9300      	str	r3, [sp, #0]
 8007410:	68bb      	ldr	r3, [r7, #8]
 8007412:	2200      	movs	r2, #0
 8007414:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8007418:	68f8      	ldr	r0, [r7, #12]
 800741a:	f7ff fedf 	bl	80071dc <SPI_WaitFifoStateUntilTimeout>
 800741e:	4603      	mov	r3, r0
 8007420:	2b00      	cmp	r3, #0
 8007422:	d007      	beq.n	8007434 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007428:	f043 0220 	orr.w	r2, r3, #32
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007430:	2303      	movs	r3, #3
 8007432:	e046      	b.n	80074c2 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007434:	4b25      	ldr	r3, [pc, #148]	@ (80074cc <SPI_EndRxTxTransaction+0xcc>)
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	4a25      	ldr	r2, [pc, #148]	@ (80074d0 <SPI_EndRxTxTransaction+0xd0>)
 800743a:	fba2 2303 	umull	r2, r3, r2, r3
 800743e:	0d5b      	lsrs	r3, r3, #21
 8007440:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007444:	fb02 f303 	mul.w	r3, r2, r3
 8007448:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	685b      	ldr	r3, [r3, #4]
 800744e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007452:	d112      	bne.n	800747a <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	9300      	str	r3, [sp, #0]
 8007458:	68bb      	ldr	r3, [r7, #8]
 800745a:	2200      	movs	r2, #0
 800745c:	2180      	movs	r1, #128	@ 0x80
 800745e:	68f8      	ldr	r0, [r7, #12]
 8007460:	f7ff fe34 	bl	80070cc <SPI_WaitFlagStateUntilTimeout>
 8007464:	4603      	mov	r3, r0
 8007466:	2b00      	cmp	r3, #0
 8007468:	d016      	beq.n	8007498 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800746e:	f043 0220 	orr.w	r2, r3, #32
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8007476:	2303      	movs	r3, #3
 8007478:	e023      	b.n	80074c2 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800747a:	697b      	ldr	r3, [r7, #20]
 800747c:	2b00      	cmp	r3, #0
 800747e:	d00a      	beq.n	8007496 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8007480:	697b      	ldr	r3, [r7, #20]
 8007482:	3b01      	subs	r3, #1
 8007484:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	689b      	ldr	r3, [r3, #8]
 800748c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007490:	2b80      	cmp	r3, #128	@ 0x80
 8007492:	d0f2      	beq.n	800747a <SPI_EndRxTxTransaction+0x7a>
 8007494:	e000      	b.n	8007498 <SPI_EndRxTxTransaction+0x98>
        break;
 8007496:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	9300      	str	r3, [sp, #0]
 800749c:	68bb      	ldr	r3, [r7, #8]
 800749e:	2200      	movs	r2, #0
 80074a0:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80074a4:	68f8      	ldr	r0, [r7, #12]
 80074a6:	f7ff fe99 	bl	80071dc <SPI_WaitFifoStateUntilTimeout>
 80074aa:	4603      	mov	r3, r0
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d007      	beq.n	80074c0 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074b4:	f043 0220 	orr.w	r2, r3, #32
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80074bc:	2303      	movs	r3, #3
 80074be:	e000      	b.n	80074c2 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 80074c0:	2300      	movs	r3, #0
}
 80074c2:	4618      	mov	r0, r3
 80074c4:	3718      	adds	r7, #24
 80074c6:	46bd      	mov	sp, r7
 80074c8:	bd80      	pop	{r7, pc}
 80074ca:	bf00      	nop
 80074cc:	20000014 	.word	0x20000014
 80074d0:	165e9f81 	.word	0x165e9f81

080074d4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80074d4:	b084      	sub	sp, #16
 80074d6:	b580      	push	{r7, lr}
 80074d8:	b084      	sub	sp, #16
 80074da:	af00      	add	r7, sp, #0
 80074dc:	6078      	str	r0, [r7, #4]
 80074de:	f107 001c 	add.w	r0, r7, #28
 80074e2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80074e6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80074ea:	2b01      	cmp	r3, #1
 80074ec:	d127      	bne.n	800753e <USB_CoreInit+0x6a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074f2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	68da      	ldr	r2, [r3, #12]
 80074fe:	4b3a      	ldr	r3, [pc, #232]	@ (80075e8 <USB_CoreInit+0x114>)
 8007500:	4013      	ands	r3, r2
 8007502:	687a      	ldr	r2, [r7, #4]
 8007504:	60d3      	str	r3, [r2, #12]

#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	68db      	ldr	r3, [r3, #12]
 800750a:	f043 0210 	orr.w	r2, r3, #16
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	60da      	str	r2, [r3, #12]
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	68db      	ldr	r3, [r3, #12]
 8007516:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800751e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007522:	2b01      	cmp	r3, #1
 8007524:	d105      	bne.n	8007532 <USB_CoreInit+0x5e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	68db      	ldr	r3, [r3, #12]
 800752a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007532:	6878      	ldr	r0, [r7, #4]
 8007534:	f001 fb20 	bl	8008b78 <USB_CoreReset>
 8007538:	4603      	mov	r3, r0
 800753a:	73fb      	strb	r3, [r7, #15]
 800753c:	e03c      	b.n	80075b8 <USB_CoreInit+0xe4>
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 800753e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007542:	2b03      	cmp	r3, #3
 8007544:	d127      	bne.n	8007596 <USB_CoreInit+0xc2>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800754a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The UTMI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	68da      	ldr	r2, [r3, #12]
 8007556:	4b24      	ldr	r3, [pc, #144]	@ (80075e8 <USB_CoreInit+0x114>)
 8007558:	4013      	ands	r3, r2
 800755a:	687a      	ldr	r2, [r7, #4]
 800755c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	68db      	ldr	r3, [r3, #12]
 8007562:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	60da      	str	r2, [r3, #12]

    /* Select UTMI Interface */
    USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	68db      	ldr	r3, [r3, #12]
 800756e:	f023 0210 	bic.w	r2, r3, #16
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	60da      	str	r2, [r3, #12]
    {
      return HAL_ERROR;
    }
#endif /* USBPHYC */

    if (cfg.use_external_vbus == 1U)
 8007576:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800757a:	2b01      	cmp	r3, #1
 800757c:	d105      	bne.n	800758a <USB_CoreInit+0xb6>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	68db      	ldr	r3, [r3, #12]
 8007582:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800758a:	6878      	ldr	r0, [r7, #4]
 800758c:	f001 faf4 	bl	8008b78 <USB_CoreReset>
 8007590:	4603      	mov	r3, r0
 8007592:	73fb      	strb	r3, [r7, #15]
 8007594:	e010      	b.n	80075b8 <USB_CoreInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	68db      	ldr	r3, [r3, #12]
 800759a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80075a2:	6878      	ldr	r0, [r7, #4]
 80075a4:	f001 fae8 	bl	8008b78 <USB_CoreReset>
 80075a8:	4603      	mov	r3, r0
 80075aa:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075b0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 80075b8:	7fbb      	ldrb	r3, [r7, #30]
 80075ba:	2b01      	cmp	r3, #1
 80075bc:	d10b      	bne.n	80075d6 <USB_CoreInit+0x102>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	689b      	ldr	r3, [r3, #8]
 80075c2:	f043 0206 	orr.w	r2, r3, #6
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	689b      	ldr	r3, [r3, #8]
 80075ce:	f043 0220 	orr.w	r2, r3, #32
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80075d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80075d8:	4618      	mov	r0, r3
 80075da:	3710      	adds	r7, #16
 80075dc:	46bd      	mov	sp, r7
 80075de:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80075e2:	b004      	add	sp, #16
 80075e4:	4770      	bx	lr
 80075e6:	bf00      	nop
 80075e8:	ffbdffbf 	.word	0xffbdffbf

080075ec <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80075ec:	b480      	push	{r7}
 80075ee:	b087      	sub	sp, #28
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	60f8      	str	r0, [r7, #12]
 80075f4:	60b9      	str	r1, [r7, #8]
 80075f6:	4613      	mov	r3, r2
 80075f8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80075fa:	79fb      	ldrb	r3, [r7, #7]
 80075fc:	2b02      	cmp	r3, #2
 80075fe:	d165      	bne.n	80076cc <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007600:	68bb      	ldr	r3, [r7, #8]
 8007602:	4a41      	ldr	r2, [pc, #260]	@ (8007708 <USB_SetTurnaroundTime+0x11c>)
 8007604:	4293      	cmp	r3, r2
 8007606:	d906      	bls.n	8007616 <USB_SetTurnaroundTime+0x2a>
 8007608:	68bb      	ldr	r3, [r7, #8]
 800760a:	4a40      	ldr	r2, [pc, #256]	@ (800770c <USB_SetTurnaroundTime+0x120>)
 800760c:	4293      	cmp	r3, r2
 800760e:	d202      	bcs.n	8007616 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007610:	230f      	movs	r3, #15
 8007612:	617b      	str	r3, [r7, #20]
 8007614:	e062      	b.n	80076dc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007616:	68bb      	ldr	r3, [r7, #8]
 8007618:	4a3c      	ldr	r2, [pc, #240]	@ (800770c <USB_SetTurnaroundTime+0x120>)
 800761a:	4293      	cmp	r3, r2
 800761c:	d306      	bcc.n	800762c <USB_SetTurnaroundTime+0x40>
 800761e:	68bb      	ldr	r3, [r7, #8]
 8007620:	4a3b      	ldr	r2, [pc, #236]	@ (8007710 <USB_SetTurnaroundTime+0x124>)
 8007622:	4293      	cmp	r3, r2
 8007624:	d202      	bcs.n	800762c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007626:	230e      	movs	r3, #14
 8007628:	617b      	str	r3, [r7, #20]
 800762a:	e057      	b.n	80076dc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800762c:	68bb      	ldr	r3, [r7, #8]
 800762e:	4a38      	ldr	r2, [pc, #224]	@ (8007710 <USB_SetTurnaroundTime+0x124>)
 8007630:	4293      	cmp	r3, r2
 8007632:	d306      	bcc.n	8007642 <USB_SetTurnaroundTime+0x56>
 8007634:	68bb      	ldr	r3, [r7, #8]
 8007636:	4a37      	ldr	r2, [pc, #220]	@ (8007714 <USB_SetTurnaroundTime+0x128>)
 8007638:	4293      	cmp	r3, r2
 800763a:	d202      	bcs.n	8007642 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800763c:	230d      	movs	r3, #13
 800763e:	617b      	str	r3, [r7, #20]
 8007640:	e04c      	b.n	80076dc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007642:	68bb      	ldr	r3, [r7, #8]
 8007644:	4a33      	ldr	r2, [pc, #204]	@ (8007714 <USB_SetTurnaroundTime+0x128>)
 8007646:	4293      	cmp	r3, r2
 8007648:	d306      	bcc.n	8007658 <USB_SetTurnaroundTime+0x6c>
 800764a:	68bb      	ldr	r3, [r7, #8]
 800764c:	4a32      	ldr	r2, [pc, #200]	@ (8007718 <USB_SetTurnaroundTime+0x12c>)
 800764e:	4293      	cmp	r3, r2
 8007650:	d802      	bhi.n	8007658 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007652:	230c      	movs	r3, #12
 8007654:	617b      	str	r3, [r7, #20]
 8007656:	e041      	b.n	80076dc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007658:	68bb      	ldr	r3, [r7, #8]
 800765a:	4a2f      	ldr	r2, [pc, #188]	@ (8007718 <USB_SetTurnaroundTime+0x12c>)
 800765c:	4293      	cmp	r3, r2
 800765e:	d906      	bls.n	800766e <USB_SetTurnaroundTime+0x82>
 8007660:	68bb      	ldr	r3, [r7, #8]
 8007662:	4a2e      	ldr	r2, [pc, #184]	@ (800771c <USB_SetTurnaroundTime+0x130>)
 8007664:	4293      	cmp	r3, r2
 8007666:	d802      	bhi.n	800766e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007668:	230b      	movs	r3, #11
 800766a:	617b      	str	r3, [r7, #20]
 800766c:	e036      	b.n	80076dc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800766e:	68bb      	ldr	r3, [r7, #8]
 8007670:	4a2a      	ldr	r2, [pc, #168]	@ (800771c <USB_SetTurnaroundTime+0x130>)
 8007672:	4293      	cmp	r3, r2
 8007674:	d906      	bls.n	8007684 <USB_SetTurnaroundTime+0x98>
 8007676:	68bb      	ldr	r3, [r7, #8]
 8007678:	4a29      	ldr	r2, [pc, #164]	@ (8007720 <USB_SetTurnaroundTime+0x134>)
 800767a:	4293      	cmp	r3, r2
 800767c:	d802      	bhi.n	8007684 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800767e:	230a      	movs	r3, #10
 8007680:	617b      	str	r3, [r7, #20]
 8007682:	e02b      	b.n	80076dc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007684:	68bb      	ldr	r3, [r7, #8]
 8007686:	4a26      	ldr	r2, [pc, #152]	@ (8007720 <USB_SetTurnaroundTime+0x134>)
 8007688:	4293      	cmp	r3, r2
 800768a:	d906      	bls.n	800769a <USB_SetTurnaroundTime+0xae>
 800768c:	68bb      	ldr	r3, [r7, #8]
 800768e:	4a25      	ldr	r2, [pc, #148]	@ (8007724 <USB_SetTurnaroundTime+0x138>)
 8007690:	4293      	cmp	r3, r2
 8007692:	d202      	bcs.n	800769a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007694:	2309      	movs	r3, #9
 8007696:	617b      	str	r3, [r7, #20]
 8007698:	e020      	b.n	80076dc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800769a:	68bb      	ldr	r3, [r7, #8]
 800769c:	4a21      	ldr	r2, [pc, #132]	@ (8007724 <USB_SetTurnaroundTime+0x138>)
 800769e:	4293      	cmp	r3, r2
 80076a0:	d306      	bcc.n	80076b0 <USB_SetTurnaroundTime+0xc4>
 80076a2:	68bb      	ldr	r3, [r7, #8]
 80076a4:	4a20      	ldr	r2, [pc, #128]	@ (8007728 <USB_SetTurnaroundTime+0x13c>)
 80076a6:	4293      	cmp	r3, r2
 80076a8:	d802      	bhi.n	80076b0 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80076aa:	2308      	movs	r3, #8
 80076ac:	617b      	str	r3, [r7, #20]
 80076ae:	e015      	b.n	80076dc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80076b0:	68bb      	ldr	r3, [r7, #8]
 80076b2:	4a1d      	ldr	r2, [pc, #116]	@ (8007728 <USB_SetTurnaroundTime+0x13c>)
 80076b4:	4293      	cmp	r3, r2
 80076b6:	d906      	bls.n	80076c6 <USB_SetTurnaroundTime+0xda>
 80076b8:	68bb      	ldr	r3, [r7, #8]
 80076ba:	4a1c      	ldr	r2, [pc, #112]	@ (800772c <USB_SetTurnaroundTime+0x140>)
 80076bc:	4293      	cmp	r3, r2
 80076be:	d202      	bcs.n	80076c6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80076c0:	2307      	movs	r3, #7
 80076c2:	617b      	str	r3, [r7, #20]
 80076c4:	e00a      	b.n	80076dc <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80076c6:	2306      	movs	r3, #6
 80076c8:	617b      	str	r3, [r7, #20]
 80076ca:	e007      	b.n	80076dc <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80076cc:	79fb      	ldrb	r3, [r7, #7]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d102      	bne.n	80076d8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80076d2:	2309      	movs	r3, #9
 80076d4:	617b      	str	r3, [r7, #20]
 80076d6:	e001      	b.n	80076dc <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80076d8:	2309      	movs	r3, #9
 80076da:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	68db      	ldr	r3, [r3, #12]
 80076e0:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	68da      	ldr	r2, [r3, #12]
 80076ec:	697b      	ldr	r3, [r7, #20]
 80076ee:	029b      	lsls	r3, r3, #10
 80076f0:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80076f4:	431a      	orrs	r2, r3
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80076fa:	2300      	movs	r3, #0
}
 80076fc:	4618      	mov	r0, r3
 80076fe:	371c      	adds	r7, #28
 8007700:	46bd      	mov	sp, r7
 8007702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007706:	4770      	bx	lr
 8007708:	00d8acbf 	.word	0x00d8acbf
 800770c:	00e4e1c0 	.word	0x00e4e1c0
 8007710:	00f42400 	.word	0x00f42400
 8007714:	01067380 	.word	0x01067380
 8007718:	011a499f 	.word	0x011a499f
 800771c:	01312cff 	.word	0x01312cff
 8007720:	014ca43f 	.word	0x014ca43f
 8007724:	016e3600 	.word	0x016e3600
 8007728:	01a6ab1f 	.word	0x01a6ab1f
 800772c:	01e84800 	.word	0x01e84800

08007730 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007730:	b480      	push	{r7}
 8007732:	b083      	sub	sp, #12
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	689b      	ldr	r3, [r3, #8]
 800773c:	f043 0201 	orr.w	r2, r3, #1
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007744:	2300      	movs	r3, #0
}
 8007746:	4618      	mov	r0, r3
 8007748:	370c      	adds	r7, #12
 800774a:	46bd      	mov	sp, r7
 800774c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007750:	4770      	bx	lr

08007752 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007752:	b480      	push	{r7}
 8007754:	b083      	sub	sp, #12
 8007756:	af00      	add	r7, sp, #0
 8007758:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	689b      	ldr	r3, [r3, #8]
 800775e:	f023 0201 	bic.w	r2, r3, #1
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007766:	2300      	movs	r3, #0
}
 8007768:	4618      	mov	r0, r3
 800776a:	370c      	adds	r7, #12
 800776c:	46bd      	mov	sp, r7
 800776e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007772:	4770      	bx	lr

08007774 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007774:	b580      	push	{r7, lr}
 8007776:	b084      	sub	sp, #16
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
 800777c:	460b      	mov	r3, r1
 800777e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007780:	2300      	movs	r3, #0
 8007782:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	68db      	ldr	r3, [r3, #12]
 8007788:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007790:	78fb      	ldrb	r3, [r7, #3]
 8007792:	2b01      	cmp	r3, #1
 8007794:	d115      	bne.n	80077c2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	68db      	ldr	r3, [r3, #12]
 800779a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80077a2:	200a      	movs	r0, #10
 80077a4:	f7fc f940 	bl	8003a28 <HAL_Delay>
      ms += 10U;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	330a      	adds	r3, #10
 80077ac:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80077ae:	6878      	ldr	r0, [r7, #4]
 80077b0:	f001 f951 	bl	8008a56 <USB_GetMode>
 80077b4:	4603      	mov	r3, r0
 80077b6:	2b01      	cmp	r3, #1
 80077b8:	d01e      	beq.n	80077f8 <USB_SetCurrentMode+0x84>
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	2bc7      	cmp	r3, #199	@ 0xc7
 80077be:	d9f0      	bls.n	80077a2 <USB_SetCurrentMode+0x2e>
 80077c0:	e01a      	b.n	80077f8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80077c2:	78fb      	ldrb	r3, [r7, #3]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d115      	bne.n	80077f4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	68db      	ldr	r3, [r3, #12]
 80077cc:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80077d4:	200a      	movs	r0, #10
 80077d6:	f7fc f927 	bl	8003a28 <HAL_Delay>
      ms += 10U;
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	330a      	adds	r3, #10
 80077de:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80077e0:	6878      	ldr	r0, [r7, #4]
 80077e2:	f001 f938 	bl	8008a56 <USB_GetMode>
 80077e6:	4603      	mov	r3, r0
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d005      	beq.n	80077f8 <USB_SetCurrentMode+0x84>
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	2bc7      	cmp	r3, #199	@ 0xc7
 80077f0:	d9f0      	bls.n	80077d4 <USB_SetCurrentMode+0x60>
 80077f2:	e001      	b.n	80077f8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80077f4:	2301      	movs	r3, #1
 80077f6:	e005      	b.n	8007804 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	2bc8      	cmp	r3, #200	@ 0xc8
 80077fc:	d101      	bne.n	8007802 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80077fe:	2301      	movs	r3, #1
 8007800:	e000      	b.n	8007804 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007802:	2300      	movs	r3, #0
}
 8007804:	4618      	mov	r0, r3
 8007806:	3710      	adds	r7, #16
 8007808:	46bd      	mov	sp, r7
 800780a:	bd80      	pop	{r7, pc}

0800780c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800780c:	b084      	sub	sp, #16
 800780e:	b580      	push	{r7, lr}
 8007810:	b086      	sub	sp, #24
 8007812:	af00      	add	r7, sp, #0
 8007814:	6078      	str	r0, [r7, #4]
 8007816:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800781a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800781e:	2300      	movs	r3, #0
 8007820:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007826:	2300      	movs	r3, #0
 8007828:	613b      	str	r3, [r7, #16]
 800782a:	e009      	b.n	8007840 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800782c:	687a      	ldr	r2, [r7, #4]
 800782e:	693b      	ldr	r3, [r7, #16]
 8007830:	3340      	adds	r3, #64	@ 0x40
 8007832:	009b      	lsls	r3, r3, #2
 8007834:	4413      	add	r3, r2
 8007836:	2200      	movs	r2, #0
 8007838:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800783a:	693b      	ldr	r3, [r7, #16]
 800783c:	3301      	adds	r3, #1
 800783e:	613b      	str	r3, [r7, #16]
 8007840:	693b      	ldr	r3, [r7, #16]
 8007842:	2b0e      	cmp	r3, #14
 8007844:	d9f2      	bls.n	800782c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007846:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800784a:	2b00      	cmp	r3, #0
 800784c:	d11c      	bne.n	8007888 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007854:	685b      	ldr	r3, [r3, #4]
 8007856:	68fa      	ldr	r2, [r7, #12]
 8007858:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800785c:	f043 0302 	orr.w	r3, r3, #2
 8007860:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007866:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	601a      	str	r2, [r3, #0]
 8007886:	e005      	b.n	8007894 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800788c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800789a:	461a      	mov	r2, r3
 800789c:	2300      	movs	r3, #0
 800789e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80078a0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80078a4:	2b01      	cmp	r3, #1
 80078a6:	d10d      	bne.n	80078c4 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80078a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d104      	bne.n	80078ba <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80078b0:	2100      	movs	r1, #0
 80078b2:	6878      	ldr	r0, [r7, #4]
 80078b4:	f000 f97a 	bl	8007bac <USB_SetDevSpeed>
 80078b8:	e01a      	b.n	80078f0 <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80078ba:	2101      	movs	r1, #1
 80078bc:	6878      	ldr	r0, [r7, #4]
 80078be:	f000 f975 	bl	8007bac <USB_SetDevSpeed>
 80078c2:	e015      	b.n	80078f0 <USB_DevInit+0xe4>
    }
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 80078c4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80078c8:	2b03      	cmp	r3, #3
 80078ca:	d10d      	bne.n	80078e8 <USB_DevInit+0xdc>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80078cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d104      	bne.n	80078de <USB_DevInit+0xd2>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80078d4:	2100      	movs	r1, #0
 80078d6:	6878      	ldr	r0, [r7, #4]
 80078d8:	f000 f968 	bl	8007bac <USB_SetDevSpeed>
 80078dc:	e008      	b.n	80078f0 <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80078de:	2101      	movs	r1, #1
 80078e0:	6878      	ldr	r0, [r7, #4]
 80078e2:	f000 f963 	bl	8007bac <USB_SetDevSpeed>
 80078e6:	e003      	b.n	80078f0 <USB_DevInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80078e8:	2103      	movs	r1, #3
 80078ea:	6878      	ldr	r0, [r7, #4]
 80078ec:	f000 f95e 	bl	8007bac <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80078f0:	2110      	movs	r1, #16
 80078f2:	6878      	ldr	r0, [r7, #4]
 80078f4:	f000 f8fa 	bl	8007aec <USB_FlushTxFifo>
 80078f8:	4603      	mov	r3, r0
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d001      	beq.n	8007902 <USB_DevInit+0xf6>
  {
    ret = HAL_ERROR;
 80078fe:	2301      	movs	r3, #1
 8007900:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007902:	6878      	ldr	r0, [r7, #4]
 8007904:	f000 f924 	bl	8007b50 <USB_FlushRxFifo>
 8007908:	4603      	mov	r3, r0
 800790a:	2b00      	cmp	r3, #0
 800790c:	d001      	beq.n	8007912 <USB_DevInit+0x106>
  {
    ret = HAL_ERROR;
 800790e:	2301      	movs	r3, #1
 8007910:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007918:	461a      	mov	r2, r3
 800791a:	2300      	movs	r3, #0
 800791c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007924:	461a      	mov	r2, r3
 8007926:	2300      	movs	r3, #0
 8007928:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007930:	461a      	mov	r2, r3
 8007932:	2300      	movs	r3, #0
 8007934:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007936:	2300      	movs	r3, #0
 8007938:	613b      	str	r3, [r7, #16]
 800793a:	e043      	b.n	80079c4 <USB_DevInit+0x1b8>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800793c:	693b      	ldr	r3, [r7, #16]
 800793e:	015a      	lsls	r2, r3, #5
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	4413      	add	r3, r2
 8007944:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800794e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007952:	d118      	bne.n	8007986 <USB_DevInit+0x17a>
    {
      if (i == 0U)
 8007954:	693b      	ldr	r3, [r7, #16]
 8007956:	2b00      	cmp	r3, #0
 8007958:	d10a      	bne.n	8007970 <USB_DevInit+0x164>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800795a:	693b      	ldr	r3, [r7, #16]
 800795c:	015a      	lsls	r2, r3, #5
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	4413      	add	r3, r2
 8007962:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007966:	461a      	mov	r2, r3
 8007968:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800796c:	6013      	str	r3, [r2, #0]
 800796e:	e013      	b.n	8007998 <USB_DevInit+0x18c>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007970:	693b      	ldr	r3, [r7, #16]
 8007972:	015a      	lsls	r2, r3, #5
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	4413      	add	r3, r2
 8007978:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800797c:	461a      	mov	r2, r3
 800797e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007982:	6013      	str	r3, [r2, #0]
 8007984:	e008      	b.n	8007998 <USB_DevInit+0x18c>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007986:	693b      	ldr	r3, [r7, #16]
 8007988:	015a      	lsls	r2, r3, #5
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	4413      	add	r3, r2
 800798e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007992:	461a      	mov	r2, r3
 8007994:	2300      	movs	r3, #0
 8007996:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007998:	693b      	ldr	r3, [r7, #16]
 800799a:	015a      	lsls	r2, r3, #5
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	4413      	add	r3, r2
 80079a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079a4:	461a      	mov	r2, r3
 80079a6:	2300      	movs	r3, #0
 80079a8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80079aa:	693b      	ldr	r3, [r7, #16]
 80079ac:	015a      	lsls	r2, r3, #5
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	4413      	add	r3, r2
 80079b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079b6:	461a      	mov	r2, r3
 80079b8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80079bc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80079be:	693b      	ldr	r3, [r7, #16]
 80079c0:	3301      	adds	r3, #1
 80079c2:	613b      	str	r3, [r7, #16]
 80079c4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80079c8:	461a      	mov	r2, r3
 80079ca:	693b      	ldr	r3, [r7, #16]
 80079cc:	4293      	cmp	r3, r2
 80079ce:	d3b5      	bcc.n	800793c <USB_DevInit+0x130>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80079d0:	2300      	movs	r3, #0
 80079d2:	613b      	str	r3, [r7, #16]
 80079d4:	e043      	b.n	8007a5e <USB_DevInit+0x252>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80079d6:	693b      	ldr	r3, [r7, #16]
 80079d8:	015a      	lsls	r2, r3, #5
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	4413      	add	r3, r2
 80079de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80079e8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80079ec:	d118      	bne.n	8007a20 <USB_DevInit+0x214>
    {
      if (i == 0U)
 80079ee:	693b      	ldr	r3, [r7, #16]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d10a      	bne.n	8007a0a <USB_DevInit+0x1fe>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80079f4:	693b      	ldr	r3, [r7, #16]
 80079f6:	015a      	lsls	r2, r3, #5
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	4413      	add	r3, r2
 80079fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a00:	461a      	mov	r2, r3
 8007a02:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007a06:	6013      	str	r3, [r2, #0]
 8007a08:	e013      	b.n	8007a32 <USB_DevInit+0x226>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007a0a:	693b      	ldr	r3, [r7, #16]
 8007a0c:	015a      	lsls	r2, r3, #5
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	4413      	add	r3, r2
 8007a12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a16:	461a      	mov	r2, r3
 8007a18:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007a1c:	6013      	str	r3, [r2, #0]
 8007a1e:	e008      	b.n	8007a32 <USB_DevInit+0x226>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007a20:	693b      	ldr	r3, [r7, #16]
 8007a22:	015a      	lsls	r2, r3, #5
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	4413      	add	r3, r2
 8007a28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a2c:	461a      	mov	r2, r3
 8007a2e:	2300      	movs	r3, #0
 8007a30:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007a32:	693b      	ldr	r3, [r7, #16]
 8007a34:	015a      	lsls	r2, r3, #5
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	4413      	add	r3, r2
 8007a3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a3e:	461a      	mov	r2, r3
 8007a40:	2300      	movs	r3, #0
 8007a42:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007a44:	693b      	ldr	r3, [r7, #16]
 8007a46:	015a      	lsls	r2, r3, #5
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	4413      	add	r3, r2
 8007a4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a50:	461a      	mov	r2, r3
 8007a52:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007a56:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007a58:	693b      	ldr	r3, [r7, #16]
 8007a5a:	3301      	adds	r3, #1
 8007a5c:	613b      	str	r3, [r7, #16]
 8007a5e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007a62:	461a      	mov	r2, r3
 8007a64:	693b      	ldr	r3, [r7, #16]
 8007a66:	4293      	cmp	r3, r2
 8007a68:	d3b5      	bcc.n	80079d6 <USB_DevInit+0x1ca>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a70:	691b      	ldr	r3, [r3, #16]
 8007a72:	68fa      	ldr	r2, [r7, #12]
 8007a74:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007a78:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007a7c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	2200      	movs	r2, #0
 8007a82:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8007a8a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007a8c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d105      	bne.n	8007aa0 <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	699b      	ldr	r3, [r3, #24]
 8007a98:	f043 0210 	orr.w	r2, r3, #16
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	699a      	ldr	r2, [r3, #24]
 8007aa4:	4b0f      	ldr	r3, [pc, #60]	@ (8007ae4 <USB_DevInit+0x2d8>)
 8007aa6:	4313      	orrs	r3, r2
 8007aa8:	687a      	ldr	r2, [r7, #4]
 8007aaa:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007aac:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d005      	beq.n	8007ac0 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	699b      	ldr	r3, [r3, #24]
 8007ab8:	f043 0208 	orr.w	r2, r3, #8
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007ac0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007ac4:	2b01      	cmp	r3, #1
 8007ac6:	d105      	bne.n	8007ad4 <USB_DevInit+0x2c8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	699a      	ldr	r2, [r3, #24]
 8007acc:	4b06      	ldr	r3, [pc, #24]	@ (8007ae8 <USB_DevInit+0x2dc>)
 8007ace:	4313      	orrs	r3, r2
 8007ad0:	687a      	ldr	r2, [r7, #4]
 8007ad2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007ad4:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	3718      	adds	r7, #24
 8007ada:	46bd      	mov	sp, r7
 8007adc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007ae0:	b004      	add	sp, #16
 8007ae2:	4770      	bx	lr
 8007ae4:	803c3800 	.word	0x803c3800
 8007ae8:	40000004 	.word	0x40000004

08007aec <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007aec:	b480      	push	{r7}
 8007aee:	b085      	sub	sp, #20
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	6078      	str	r0, [r7, #4]
 8007af4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007af6:	2300      	movs	r3, #0
 8007af8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	3301      	adds	r3, #1
 8007afe:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007b06:	d901      	bls.n	8007b0c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007b08:	2303      	movs	r3, #3
 8007b0a:	e01b      	b.n	8007b44 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	691b      	ldr	r3, [r3, #16]
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	daf2      	bge.n	8007afa <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007b14:	2300      	movs	r3, #0
 8007b16:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007b18:	683b      	ldr	r3, [r7, #0]
 8007b1a:	019b      	lsls	r3, r3, #6
 8007b1c:	f043 0220 	orr.w	r2, r3, #32
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	3301      	adds	r3, #1
 8007b28:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007b30:	d901      	bls.n	8007b36 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007b32:	2303      	movs	r3, #3
 8007b34:	e006      	b.n	8007b44 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	691b      	ldr	r3, [r3, #16]
 8007b3a:	f003 0320 	and.w	r3, r3, #32
 8007b3e:	2b20      	cmp	r3, #32
 8007b40:	d0f0      	beq.n	8007b24 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007b42:	2300      	movs	r3, #0
}
 8007b44:	4618      	mov	r0, r3
 8007b46:	3714      	adds	r7, #20
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4e:	4770      	bx	lr

08007b50 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007b50:	b480      	push	{r7}
 8007b52:	b085      	sub	sp, #20
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007b58:	2300      	movs	r3, #0
 8007b5a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	3301      	adds	r3, #1
 8007b60:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007b68:	d901      	bls.n	8007b6e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007b6a:	2303      	movs	r3, #3
 8007b6c:	e018      	b.n	8007ba0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	691b      	ldr	r3, [r3, #16]
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	daf2      	bge.n	8007b5c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007b76:	2300      	movs	r3, #0
 8007b78:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	2210      	movs	r2, #16
 8007b7e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	3301      	adds	r3, #1
 8007b84:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007b8c:	d901      	bls.n	8007b92 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007b8e:	2303      	movs	r3, #3
 8007b90:	e006      	b.n	8007ba0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	691b      	ldr	r3, [r3, #16]
 8007b96:	f003 0310 	and.w	r3, r3, #16
 8007b9a:	2b10      	cmp	r3, #16
 8007b9c:	d0f0      	beq.n	8007b80 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007b9e:	2300      	movs	r3, #0
}
 8007ba0:	4618      	mov	r0, r3
 8007ba2:	3714      	adds	r7, #20
 8007ba4:	46bd      	mov	sp, r7
 8007ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007baa:	4770      	bx	lr

08007bac <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007bac:	b480      	push	{r7}
 8007bae:	b085      	sub	sp, #20
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	6078      	str	r0, [r7, #4]
 8007bb4:	460b      	mov	r3, r1
 8007bb6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007bc2:	681a      	ldr	r2, [r3, #0]
 8007bc4:	78fb      	ldrb	r3, [r7, #3]
 8007bc6:	68f9      	ldr	r1, [r7, #12]
 8007bc8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007bcc:	4313      	orrs	r3, r2
 8007bce:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007bd0:	2300      	movs	r3, #0
}
 8007bd2:	4618      	mov	r0, r3
 8007bd4:	3714      	adds	r7, #20
 8007bd6:	46bd      	mov	sp, r7
 8007bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bdc:	4770      	bx	lr

08007bde <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8007bde:	b480      	push	{r7}
 8007be0:	b087      	sub	sp, #28
 8007be2:	af00      	add	r7, sp, #0
 8007be4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007bea:	693b      	ldr	r3, [r7, #16]
 8007bec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007bf0:	689b      	ldr	r3, [r3, #8]
 8007bf2:	f003 0306 	and.w	r3, r3, #6
 8007bf6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d102      	bne.n	8007c04 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007bfe:	2300      	movs	r3, #0
 8007c00:	75fb      	strb	r3, [r7, #23]
 8007c02:	e00a      	b.n	8007c1a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	2b02      	cmp	r3, #2
 8007c08:	d002      	beq.n	8007c10 <USB_GetDevSpeed+0x32>
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	2b06      	cmp	r3, #6
 8007c0e:	d102      	bne.n	8007c16 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007c10:	2302      	movs	r3, #2
 8007c12:	75fb      	strb	r3, [r7, #23]
 8007c14:	e001      	b.n	8007c1a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007c16:	230f      	movs	r3, #15
 8007c18:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007c1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c1c:	4618      	mov	r0, r3
 8007c1e:	371c      	adds	r7, #28
 8007c20:	46bd      	mov	sp, r7
 8007c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c26:	4770      	bx	lr

08007c28 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007c28:	b480      	push	{r7}
 8007c2a:	b085      	sub	sp, #20
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
 8007c30:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007c36:	683b      	ldr	r3, [r7, #0]
 8007c38:	781b      	ldrb	r3, [r3, #0]
 8007c3a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007c3c:	683b      	ldr	r3, [r7, #0]
 8007c3e:	785b      	ldrb	r3, [r3, #1]
 8007c40:	2b01      	cmp	r3, #1
 8007c42:	d139      	bne.n	8007cb8 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c4a:	69da      	ldr	r2, [r3, #28]
 8007c4c:	683b      	ldr	r3, [r7, #0]
 8007c4e:	781b      	ldrb	r3, [r3, #0]
 8007c50:	f003 030f 	and.w	r3, r3, #15
 8007c54:	2101      	movs	r1, #1
 8007c56:	fa01 f303 	lsl.w	r3, r1, r3
 8007c5a:	b29b      	uxth	r3, r3
 8007c5c:	68f9      	ldr	r1, [r7, #12]
 8007c5e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007c62:	4313      	orrs	r3, r2
 8007c64:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007c66:	68bb      	ldr	r3, [r7, #8]
 8007c68:	015a      	lsls	r2, r3, #5
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	4413      	add	r3, r2
 8007c6e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d153      	bne.n	8007d24 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007c7c:	68bb      	ldr	r3, [r7, #8]
 8007c7e:	015a      	lsls	r2, r3, #5
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	4413      	add	r3, r2
 8007c84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c88:	681a      	ldr	r2, [r3, #0]
 8007c8a:	683b      	ldr	r3, [r7, #0]
 8007c8c:	689b      	ldr	r3, [r3, #8]
 8007c8e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007c92:	683b      	ldr	r3, [r7, #0]
 8007c94:	791b      	ldrb	r3, [r3, #4]
 8007c96:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007c98:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007c9a:	68bb      	ldr	r3, [r7, #8]
 8007c9c:	059b      	lsls	r3, r3, #22
 8007c9e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007ca0:	431a      	orrs	r2, r3
 8007ca2:	68bb      	ldr	r3, [r7, #8]
 8007ca4:	0159      	lsls	r1, r3, #5
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	440b      	add	r3, r1
 8007caa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007cae:	4619      	mov	r1, r3
 8007cb0:	4b20      	ldr	r3, [pc, #128]	@ (8007d34 <USB_ActivateEndpoint+0x10c>)
 8007cb2:	4313      	orrs	r3, r2
 8007cb4:	600b      	str	r3, [r1, #0]
 8007cb6:	e035      	b.n	8007d24 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007cbe:	69da      	ldr	r2, [r3, #28]
 8007cc0:	683b      	ldr	r3, [r7, #0]
 8007cc2:	781b      	ldrb	r3, [r3, #0]
 8007cc4:	f003 030f 	and.w	r3, r3, #15
 8007cc8:	2101      	movs	r1, #1
 8007cca:	fa01 f303 	lsl.w	r3, r1, r3
 8007cce:	041b      	lsls	r3, r3, #16
 8007cd0:	68f9      	ldr	r1, [r7, #12]
 8007cd2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007cd6:	4313      	orrs	r3, r2
 8007cd8:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007cda:	68bb      	ldr	r3, [r7, #8]
 8007cdc:	015a      	lsls	r2, r3, #5
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	4413      	add	r3, r2
 8007ce2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d119      	bne.n	8007d24 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007cf0:	68bb      	ldr	r3, [r7, #8]
 8007cf2:	015a      	lsls	r2, r3, #5
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	4413      	add	r3, r2
 8007cf8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007cfc:	681a      	ldr	r2, [r3, #0]
 8007cfe:	683b      	ldr	r3, [r7, #0]
 8007d00:	689b      	ldr	r3, [r3, #8]
 8007d02:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007d06:	683b      	ldr	r3, [r7, #0]
 8007d08:	791b      	ldrb	r3, [r3, #4]
 8007d0a:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007d0c:	430b      	orrs	r3, r1
 8007d0e:	431a      	orrs	r2, r3
 8007d10:	68bb      	ldr	r3, [r7, #8]
 8007d12:	0159      	lsls	r1, r3, #5
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	440b      	add	r3, r1
 8007d18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d1c:	4619      	mov	r1, r3
 8007d1e:	4b05      	ldr	r3, [pc, #20]	@ (8007d34 <USB_ActivateEndpoint+0x10c>)
 8007d20:	4313      	orrs	r3, r2
 8007d22:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007d24:	2300      	movs	r3, #0
}
 8007d26:	4618      	mov	r0, r3
 8007d28:	3714      	adds	r7, #20
 8007d2a:	46bd      	mov	sp, r7
 8007d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d30:	4770      	bx	lr
 8007d32:	bf00      	nop
 8007d34:	10008000 	.word	0x10008000

08007d38 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007d38:	b480      	push	{r7}
 8007d3a:	b085      	sub	sp, #20
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
 8007d40:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007d46:	683b      	ldr	r3, [r7, #0]
 8007d48:	781b      	ldrb	r3, [r3, #0]
 8007d4a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007d4c:	683b      	ldr	r3, [r7, #0]
 8007d4e:	785b      	ldrb	r3, [r3, #1]
 8007d50:	2b01      	cmp	r3, #1
 8007d52:	d161      	bne.n	8007e18 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007d54:	68bb      	ldr	r3, [r7, #8]
 8007d56:	015a      	lsls	r2, r3, #5
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	4413      	add	r3, r2
 8007d5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007d66:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007d6a:	d11f      	bne.n	8007dac <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007d6c:	68bb      	ldr	r3, [r7, #8]
 8007d6e:	015a      	lsls	r2, r3, #5
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	4413      	add	r3, r2
 8007d74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	68ba      	ldr	r2, [r7, #8]
 8007d7c:	0151      	lsls	r1, r2, #5
 8007d7e:	68fa      	ldr	r2, [r7, #12]
 8007d80:	440a      	add	r2, r1
 8007d82:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d86:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007d8a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007d8c:	68bb      	ldr	r3, [r7, #8]
 8007d8e:	015a      	lsls	r2, r3, #5
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	4413      	add	r3, r2
 8007d94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	68ba      	ldr	r2, [r7, #8]
 8007d9c:	0151      	lsls	r1, r2, #5
 8007d9e:	68fa      	ldr	r2, [r7, #12]
 8007da0:	440a      	add	r2, r1
 8007da2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007da6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007daa:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007db2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007db4:	683b      	ldr	r3, [r7, #0]
 8007db6:	781b      	ldrb	r3, [r3, #0]
 8007db8:	f003 030f 	and.w	r3, r3, #15
 8007dbc:	2101      	movs	r1, #1
 8007dbe:	fa01 f303 	lsl.w	r3, r1, r3
 8007dc2:	b29b      	uxth	r3, r3
 8007dc4:	43db      	mvns	r3, r3
 8007dc6:	68f9      	ldr	r1, [r7, #12]
 8007dc8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007dcc:	4013      	ands	r3, r2
 8007dce:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007dd6:	69da      	ldr	r2, [r3, #28]
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	781b      	ldrb	r3, [r3, #0]
 8007ddc:	f003 030f 	and.w	r3, r3, #15
 8007de0:	2101      	movs	r1, #1
 8007de2:	fa01 f303 	lsl.w	r3, r1, r3
 8007de6:	b29b      	uxth	r3, r3
 8007de8:	43db      	mvns	r3, r3
 8007dea:	68f9      	ldr	r1, [r7, #12]
 8007dec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007df0:	4013      	ands	r3, r2
 8007df2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007df4:	68bb      	ldr	r3, [r7, #8]
 8007df6:	015a      	lsls	r2, r3, #5
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	4413      	add	r3, r2
 8007dfc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e00:	681a      	ldr	r2, [r3, #0]
 8007e02:	68bb      	ldr	r3, [r7, #8]
 8007e04:	0159      	lsls	r1, r3, #5
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	440b      	add	r3, r1
 8007e0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e0e:	4619      	mov	r1, r3
 8007e10:	4b35      	ldr	r3, [pc, #212]	@ (8007ee8 <USB_DeactivateEndpoint+0x1b0>)
 8007e12:	4013      	ands	r3, r2
 8007e14:	600b      	str	r3, [r1, #0]
 8007e16:	e060      	b.n	8007eda <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007e18:	68bb      	ldr	r3, [r7, #8]
 8007e1a:	015a      	lsls	r2, r3, #5
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	4413      	add	r3, r2
 8007e20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007e2a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007e2e:	d11f      	bne.n	8007e70 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007e30:	68bb      	ldr	r3, [r7, #8]
 8007e32:	015a      	lsls	r2, r3, #5
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	4413      	add	r3, r2
 8007e38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	68ba      	ldr	r2, [r7, #8]
 8007e40:	0151      	lsls	r1, r2, #5
 8007e42:	68fa      	ldr	r2, [r7, #12]
 8007e44:	440a      	add	r2, r1
 8007e46:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e4a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007e4e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007e50:	68bb      	ldr	r3, [r7, #8]
 8007e52:	015a      	lsls	r2, r3, #5
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	4413      	add	r3, r2
 8007e58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	68ba      	ldr	r2, [r7, #8]
 8007e60:	0151      	lsls	r1, r2, #5
 8007e62:	68fa      	ldr	r2, [r7, #12]
 8007e64:	440a      	add	r2, r1
 8007e66:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e6a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007e6e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e76:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007e78:	683b      	ldr	r3, [r7, #0]
 8007e7a:	781b      	ldrb	r3, [r3, #0]
 8007e7c:	f003 030f 	and.w	r3, r3, #15
 8007e80:	2101      	movs	r1, #1
 8007e82:	fa01 f303 	lsl.w	r3, r1, r3
 8007e86:	041b      	lsls	r3, r3, #16
 8007e88:	43db      	mvns	r3, r3
 8007e8a:	68f9      	ldr	r1, [r7, #12]
 8007e8c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007e90:	4013      	ands	r3, r2
 8007e92:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e9a:	69da      	ldr	r2, [r3, #28]
 8007e9c:	683b      	ldr	r3, [r7, #0]
 8007e9e:	781b      	ldrb	r3, [r3, #0]
 8007ea0:	f003 030f 	and.w	r3, r3, #15
 8007ea4:	2101      	movs	r1, #1
 8007ea6:	fa01 f303 	lsl.w	r3, r1, r3
 8007eaa:	041b      	lsls	r3, r3, #16
 8007eac:	43db      	mvns	r3, r3
 8007eae:	68f9      	ldr	r1, [r7, #12]
 8007eb0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007eb4:	4013      	ands	r3, r2
 8007eb6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007eb8:	68bb      	ldr	r3, [r7, #8]
 8007eba:	015a      	lsls	r2, r3, #5
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	4413      	add	r3, r2
 8007ec0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ec4:	681a      	ldr	r2, [r3, #0]
 8007ec6:	68bb      	ldr	r3, [r7, #8]
 8007ec8:	0159      	lsls	r1, r3, #5
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	440b      	add	r3, r1
 8007ece:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ed2:	4619      	mov	r1, r3
 8007ed4:	4b05      	ldr	r3, [pc, #20]	@ (8007eec <USB_DeactivateEndpoint+0x1b4>)
 8007ed6:	4013      	ands	r3, r2
 8007ed8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8007eda:	2300      	movs	r3, #0
}
 8007edc:	4618      	mov	r0, r3
 8007ede:	3714      	adds	r7, #20
 8007ee0:	46bd      	mov	sp, r7
 8007ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee6:	4770      	bx	lr
 8007ee8:	ec337800 	.word	0xec337800
 8007eec:	eff37800 	.word	0xeff37800

08007ef0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007ef0:	b580      	push	{r7, lr}
 8007ef2:	b08a      	sub	sp, #40	@ 0x28
 8007ef4:	af02      	add	r7, sp, #8
 8007ef6:	60f8      	str	r0, [r7, #12]
 8007ef8:	60b9      	str	r1, [r7, #8]
 8007efa:	4613      	mov	r3, r2
 8007efc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8007f02:	68bb      	ldr	r3, [r7, #8]
 8007f04:	781b      	ldrb	r3, [r3, #0]
 8007f06:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007f08:	68bb      	ldr	r3, [r7, #8]
 8007f0a:	785b      	ldrb	r3, [r3, #1]
 8007f0c:	2b01      	cmp	r3, #1
 8007f0e:	f040 8185 	bne.w	800821c <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007f12:	68bb      	ldr	r3, [r7, #8]
 8007f14:	691b      	ldr	r3, [r3, #16]
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d132      	bne.n	8007f80 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007f1a:	69bb      	ldr	r3, [r7, #24]
 8007f1c:	015a      	lsls	r2, r3, #5
 8007f1e:	69fb      	ldr	r3, [r7, #28]
 8007f20:	4413      	add	r3, r2
 8007f22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f26:	691a      	ldr	r2, [r3, #16]
 8007f28:	69bb      	ldr	r3, [r7, #24]
 8007f2a:	0159      	lsls	r1, r3, #5
 8007f2c:	69fb      	ldr	r3, [r7, #28]
 8007f2e:	440b      	add	r3, r1
 8007f30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f34:	4619      	mov	r1, r3
 8007f36:	4ba7      	ldr	r3, [pc, #668]	@ (80081d4 <USB_EPStartXfer+0x2e4>)
 8007f38:	4013      	ands	r3, r2
 8007f3a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007f3c:	69bb      	ldr	r3, [r7, #24]
 8007f3e:	015a      	lsls	r2, r3, #5
 8007f40:	69fb      	ldr	r3, [r7, #28]
 8007f42:	4413      	add	r3, r2
 8007f44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f48:	691b      	ldr	r3, [r3, #16]
 8007f4a:	69ba      	ldr	r2, [r7, #24]
 8007f4c:	0151      	lsls	r1, r2, #5
 8007f4e:	69fa      	ldr	r2, [r7, #28]
 8007f50:	440a      	add	r2, r1
 8007f52:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007f56:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007f5a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007f5c:	69bb      	ldr	r3, [r7, #24]
 8007f5e:	015a      	lsls	r2, r3, #5
 8007f60:	69fb      	ldr	r3, [r7, #28]
 8007f62:	4413      	add	r3, r2
 8007f64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f68:	691a      	ldr	r2, [r3, #16]
 8007f6a:	69bb      	ldr	r3, [r7, #24]
 8007f6c:	0159      	lsls	r1, r3, #5
 8007f6e:	69fb      	ldr	r3, [r7, #28]
 8007f70:	440b      	add	r3, r1
 8007f72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f76:	4619      	mov	r1, r3
 8007f78:	4b97      	ldr	r3, [pc, #604]	@ (80081d8 <USB_EPStartXfer+0x2e8>)
 8007f7a:	4013      	ands	r3, r2
 8007f7c:	610b      	str	r3, [r1, #16]
 8007f7e:	e097      	b.n	80080b0 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007f80:	69bb      	ldr	r3, [r7, #24]
 8007f82:	015a      	lsls	r2, r3, #5
 8007f84:	69fb      	ldr	r3, [r7, #28]
 8007f86:	4413      	add	r3, r2
 8007f88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f8c:	691a      	ldr	r2, [r3, #16]
 8007f8e:	69bb      	ldr	r3, [r7, #24]
 8007f90:	0159      	lsls	r1, r3, #5
 8007f92:	69fb      	ldr	r3, [r7, #28]
 8007f94:	440b      	add	r3, r1
 8007f96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f9a:	4619      	mov	r1, r3
 8007f9c:	4b8e      	ldr	r3, [pc, #568]	@ (80081d8 <USB_EPStartXfer+0x2e8>)
 8007f9e:	4013      	ands	r3, r2
 8007fa0:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007fa2:	69bb      	ldr	r3, [r7, #24]
 8007fa4:	015a      	lsls	r2, r3, #5
 8007fa6:	69fb      	ldr	r3, [r7, #28]
 8007fa8:	4413      	add	r3, r2
 8007faa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007fae:	691a      	ldr	r2, [r3, #16]
 8007fb0:	69bb      	ldr	r3, [r7, #24]
 8007fb2:	0159      	lsls	r1, r3, #5
 8007fb4:	69fb      	ldr	r3, [r7, #28]
 8007fb6:	440b      	add	r3, r1
 8007fb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007fbc:	4619      	mov	r1, r3
 8007fbe:	4b85      	ldr	r3, [pc, #532]	@ (80081d4 <USB_EPStartXfer+0x2e4>)
 8007fc0:	4013      	ands	r3, r2
 8007fc2:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8007fc4:	69bb      	ldr	r3, [r7, #24]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d11a      	bne.n	8008000 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8007fca:	68bb      	ldr	r3, [r7, #8]
 8007fcc:	691a      	ldr	r2, [r3, #16]
 8007fce:	68bb      	ldr	r3, [r7, #8]
 8007fd0:	689b      	ldr	r3, [r3, #8]
 8007fd2:	429a      	cmp	r2, r3
 8007fd4:	d903      	bls.n	8007fde <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8007fd6:	68bb      	ldr	r3, [r7, #8]
 8007fd8:	689a      	ldr	r2, [r3, #8]
 8007fda:	68bb      	ldr	r3, [r7, #8]
 8007fdc:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007fde:	69bb      	ldr	r3, [r7, #24]
 8007fe0:	015a      	lsls	r2, r3, #5
 8007fe2:	69fb      	ldr	r3, [r7, #28]
 8007fe4:	4413      	add	r3, r2
 8007fe6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007fea:	691b      	ldr	r3, [r3, #16]
 8007fec:	69ba      	ldr	r2, [r7, #24]
 8007fee:	0151      	lsls	r1, r2, #5
 8007ff0:	69fa      	ldr	r2, [r7, #28]
 8007ff2:	440a      	add	r2, r1
 8007ff4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ff8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007ffc:	6113      	str	r3, [r2, #16]
 8007ffe:	e044      	b.n	800808a <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008000:	68bb      	ldr	r3, [r7, #8]
 8008002:	691a      	ldr	r2, [r3, #16]
 8008004:	68bb      	ldr	r3, [r7, #8]
 8008006:	689b      	ldr	r3, [r3, #8]
 8008008:	4413      	add	r3, r2
 800800a:	1e5a      	subs	r2, r3, #1
 800800c:	68bb      	ldr	r3, [r7, #8]
 800800e:	689b      	ldr	r3, [r3, #8]
 8008010:	fbb2 f3f3 	udiv	r3, r2, r3
 8008014:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8008016:	69bb      	ldr	r3, [r7, #24]
 8008018:	015a      	lsls	r2, r3, #5
 800801a:	69fb      	ldr	r3, [r7, #28]
 800801c:	4413      	add	r3, r2
 800801e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008022:	691a      	ldr	r2, [r3, #16]
 8008024:	8afb      	ldrh	r3, [r7, #22]
 8008026:	04d9      	lsls	r1, r3, #19
 8008028:	4b6c      	ldr	r3, [pc, #432]	@ (80081dc <USB_EPStartXfer+0x2ec>)
 800802a:	400b      	ands	r3, r1
 800802c:	69b9      	ldr	r1, [r7, #24]
 800802e:	0148      	lsls	r0, r1, #5
 8008030:	69f9      	ldr	r1, [r7, #28]
 8008032:	4401      	add	r1, r0
 8008034:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008038:	4313      	orrs	r3, r2
 800803a:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800803c:	68bb      	ldr	r3, [r7, #8]
 800803e:	791b      	ldrb	r3, [r3, #4]
 8008040:	2b01      	cmp	r3, #1
 8008042:	d122      	bne.n	800808a <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8008044:	69bb      	ldr	r3, [r7, #24]
 8008046:	015a      	lsls	r2, r3, #5
 8008048:	69fb      	ldr	r3, [r7, #28]
 800804a:	4413      	add	r3, r2
 800804c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008050:	691b      	ldr	r3, [r3, #16]
 8008052:	69ba      	ldr	r2, [r7, #24]
 8008054:	0151      	lsls	r1, r2, #5
 8008056:	69fa      	ldr	r2, [r7, #28]
 8008058:	440a      	add	r2, r1
 800805a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800805e:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8008062:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8008064:	69bb      	ldr	r3, [r7, #24]
 8008066:	015a      	lsls	r2, r3, #5
 8008068:	69fb      	ldr	r3, [r7, #28]
 800806a:	4413      	add	r3, r2
 800806c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008070:	691a      	ldr	r2, [r3, #16]
 8008072:	8afb      	ldrh	r3, [r7, #22]
 8008074:	075b      	lsls	r3, r3, #29
 8008076:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800807a:	69b9      	ldr	r1, [r7, #24]
 800807c:	0148      	lsls	r0, r1, #5
 800807e:	69f9      	ldr	r1, [r7, #28]
 8008080:	4401      	add	r1, r0
 8008082:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008086:	4313      	orrs	r3, r2
 8008088:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800808a:	69bb      	ldr	r3, [r7, #24]
 800808c:	015a      	lsls	r2, r3, #5
 800808e:	69fb      	ldr	r3, [r7, #28]
 8008090:	4413      	add	r3, r2
 8008092:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008096:	691a      	ldr	r2, [r3, #16]
 8008098:	68bb      	ldr	r3, [r7, #8]
 800809a:	691b      	ldr	r3, [r3, #16]
 800809c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80080a0:	69b9      	ldr	r1, [r7, #24]
 80080a2:	0148      	lsls	r0, r1, #5
 80080a4:	69f9      	ldr	r1, [r7, #28]
 80080a6:	4401      	add	r1, r0
 80080a8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80080ac:	4313      	orrs	r3, r2
 80080ae:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80080b0:	79fb      	ldrb	r3, [r7, #7]
 80080b2:	2b01      	cmp	r3, #1
 80080b4:	d14b      	bne.n	800814e <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80080b6:	68bb      	ldr	r3, [r7, #8]
 80080b8:	69db      	ldr	r3, [r3, #28]
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d009      	beq.n	80080d2 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80080be:	69bb      	ldr	r3, [r7, #24]
 80080c0:	015a      	lsls	r2, r3, #5
 80080c2:	69fb      	ldr	r3, [r7, #28]
 80080c4:	4413      	add	r3, r2
 80080c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080ca:	461a      	mov	r2, r3
 80080cc:	68bb      	ldr	r3, [r7, #8]
 80080ce:	69db      	ldr	r3, [r3, #28]
 80080d0:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80080d2:	68bb      	ldr	r3, [r7, #8]
 80080d4:	791b      	ldrb	r3, [r3, #4]
 80080d6:	2b01      	cmp	r3, #1
 80080d8:	d128      	bne.n	800812c <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80080da:	69fb      	ldr	r3, [r7, #28]
 80080dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080e0:	689b      	ldr	r3, [r3, #8]
 80080e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d110      	bne.n	800810c <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80080ea:	69bb      	ldr	r3, [r7, #24]
 80080ec:	015a      	lsls	r2, r3, #5
 80080ee:	69fb      	ldr	r3, [r7, #28]
 80080f0:	4413      	add	r3, r2
 80080f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	69ba      	ldr	r2, [r7, #24]
 80080fa:	0151      	lsls	r1, r2, #5
 80080fc:	69fa      	ldr	r2, [r7, #28]
 80080fe:	440a      	add	r2, r1
 8008100:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008104:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008108:	6013      	str	r3, [r2, #0]
 800810a:	e00f      	b.n	800812c <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800810c:	69bb      	ldr	r3, [r7, #24]
 800810e:	015a      	lsls	r2, r3, #5
 8008110:	69fb      	ldr	r3, [r7, #28]
 8008112:	4413      	add	r3, r2
 8008114:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	69ba      	ldr	r2, [r7, #24]
 800811c:	0151      	lsls	r1, r2, #5
 800811e:	69fa      	ldr	r2, [r7, #28]
 8008120:	440a      	add	r2, r1
 8008122:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008126:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800812a:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800812c:	69bb      	ldr	r3, [r7, #24]
 800812e:	015a      	lsls	r2, r3, #5
 8008130:	69fb      	ldr	r3, [r7, #28]
 8008132:	4413      	add	r3, r2
 8008134:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	69ba      	ldr	r2, [r7, #24]
 800813c:	0151      	lsls	r1, r2, #5
 800813e:	69fa      	ldr	r2, [r7, #28]
 8008140:	440a      	add	r2, r1
 8008142:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008146:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800814a:	6013      	str	r3, [r2, #0]
 800814c:	e169      	b.n	8008422 <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800814e:	69bb      	ldr	r3, [r7, #24]
 8008150:	015a      	lsls	r2, r3, #5
 8008152:	69fb      	ldr	r3, [r7, #28]
 8008154:	4413      	add	r3, r2
 8008156:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	69ba      	ldr	r2, [r7, #24]
 800815e:	0151      	lsls	r1, r2, #5
 8008160:	69fa      	ldr	r2, [r7, #28]
 8008162:	440a      	add	r2, r1
 8008164:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008168:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800816c:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800816e:	68bb      	ldr	r3, [r7, #8]
 8008170:	791b      	ldrb	r3, [r3, #4]
 8008172:	2b01      	cmp	r3, #1
 8008174:	d015      	beq.n	80081a2 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8008176:	68bb      	ldr	r3, [r7, #8]
 8008178:	691b      	ldr	r3, [r3, #16]
 800817a:	2b00      	cmp	r3, #0
 800817c:	f000 8151 	beq.w	8008422 <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008180:	69fb      	ldr	r3, [r7, #28]
 8008182:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008186:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008188:	68bb      	ldr	r3, [r7, #8]
 800818a:	781b      	ldrb	r3, [r3, #0]
 800818c:	f003 030f 	and.w	r3, r3, #15
 8008190:	2101      	movs	r1, #1
 8008192:	fa01 f303 	lsl.w	r3, r1, r3
 8008196:	69f9      	ldr	r1, [r7, #28]
 8008198:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800819c:	4313      	orrs	r3, r2
 800819e:	634b      	str	r3, [r1, #52]	@ 0x34
 80081a0:	e13f      	b.n	8008422 <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80081a2:	69fb      	ldr	r3, [r7, #28]
 80081a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80081a8:	689b      	ldr	r3, [r3, #8]
 80081aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d116      	bne.n	80081e0 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80081b2:	69bb      	ldr	r3, [r7, #24]
 80081b4:	015a      	lsls	r2, r3, #5
 80081b6:	69fb      	ldr	r3, [r7, #28]
 80081b8:	4413      	add	r3, r2
 80081ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	69ba      	ldr	r2, [r7, #24]
 80081c2:	0151      	lsls	r1, r2, #5
 80081c4:	69fa      	ldr	r2, [r7, #28]
 80081c6:	440a      	add	r2, r1
 80081c8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80081cc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80081d0:	6013      	str	r3, [r2, #0]
 80081d2:	e015      	b.n	8008200 <USB_EPStartXfer+0x310>
 80081d4:	e007ffff 	.word	0xe007ffff
 80081d8:	fff80000 	.word	0xfff80000
 80081dc:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80081e0:	69bb      	ldr	r3, [r7, #24]
 80081e2:	015a      	lsls	r2, r3, #5
 80081e4:	69fb      	ldr	r3, [r7, #28]
 80081e6:	4413      	add	r3, r2
 80081e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	69ba      	ldr	r2, [r7, #24]
 80081f0:	0151      	lsls	r1, r2, #5
 80081f2:	69fa      	ldr	r2, [r7, #28]
 80081f4:	440a      	add	r2, r1
 80081f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80081fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80081fe:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8008200:	68bb      	ldr	r3, [r7, #8]
 8008202:	68d9      	ldr	r1, [r3, #12]
 8008204:	68bb      	ldr	r3, [r7, #8]
 8008206:	781a      	ldrb	r2, [r3, #0]
 8008208:	68bb      	ldr	r3, [r7, #8]
 800820a:	691b      	ldr	r3, [r3, #16]
 800820c:	b298      	uxth	r0, r3
 800820e:	79fb      	ldrb	r3, [r7, #7]
 8008210:	9300      	str	r3, [sp, #0]
 8008212:	4603      	mov	r3, r0
 8008214:	68f8      	ldr	r0, [r7, #12]
 8008216:	f000 f9b9 	bl	800858c <USB_WritePacket>
 800821a:	e102      	b.n	8008422 <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800821c:	69bb      	ldr	r3, [r7, #24]
 800821e:	015a      	lsls	r2, r3, #5
 8008220:	69fb      	ldr	r3, [r7, #28]
 8008222:	4413      	add	r3, r2
 8008224:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008228:	691a      	ldr	r2, [r3, #16]
 800822a:	69bb      	ldr	r3, [r7, #24]
 800822c:	0159      	lsls	r1, r3, #5
 800822e:	69fb      	ldr	r3, [r7, #28]
 8008230:	440b      	add	r3, r1
 8008232:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008236:	4619      	mov	r1, r3
 8008238:	4b7c      	ldr	r3, [pc, #496]	@ (800842c <USB_EPStartXfer+0x53c>)
 800823a:	4013      	ands	r3, r2
 800823c:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800823e:	69bb      	ldr	r3, [r7, #24]
 8008240:	015a      	lsls	r2, r3, #5
 8008242:	69fb      	ldr	r3, [r7, #28]
 8008244:	4413      	add	r3, r2
 8008246:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800824a:	691a      	ldr	r2, [r3, #16]
 800824c:	69bb      	ldr	r3, [r7, #24]
 800824e:	0159      	lsls	r1, r3, #5
 8008250:	69fb      	ldr	r3, [r7, #28]
 8008252:	440b      	add	r3, r1
 8008254:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008258:	4619      	mov	r1, r3
 800825a:	4b75      	ldr	r3, [pc, #468]	@ (8008430 <USB_EPStartXfer+0x540>)
 800825c:	4013      	ands	r3, r2
 800825e:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 8008260:	69bb      	ldr	r3, [r7, #24]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d12f      	bne.n	80082c6 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 8008266:	68bb      	ldr	r3, [r7, #8]
 8008268:	691b      	ldr	r3, [r3, #16]
 800826a:	2b00      	cmp	r3, #0
 800826c:	d003      	beq.n	8008276 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 800826e:	68bb      	ldr	r3, [r7, #8]
 8008270:	689a      	ldr	r2, [r3, #8]
 8008272:	68bb      	ldr	r3, [r7, #8]
 8008274:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8008276:	68bb      	ldr	r3, [r7, #8]
 8008278:	689a      	ldr	r2, [r3, #8]
 800827a:	68bb      	ldr	r3, [r7, #8]
 800827c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800827e:	69bb      	ldr	r3, [r7, #24]
 8008280:	015a      	lsls	r2, r3, #5
 8008282:	69fb      	ldr	r3, [r7, #28]
 8008284:	4413      	add	r3, r2
 8008286:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800828a:	691a      	ldr	r2, [r3, #16]
 800828c:	68bb      	ldr	r3, [r7, #8]
 800828e:	6a1b      	ldr	r3, [r3, #32]
 8008290:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008294:	69b9      	ldr	r1, [r7, #24]
 8008296:	0148      	lsls	r0, r1, #5
 8008298:	69f9      	ldr	r1, [r7, #28]
 800829a:	4401      	add	r1, r0
 800829c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80082a0:	4313      	orrs	r3, r2
 80082a2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80082a4:	69bb      	ldr	r3, [r7, #24]
 80082a6:	015a      	lsls	r2, r3, #5
 80082a8:	69fb      	ldr	r3, [r7, #28]
 80082aa:	4413      	add	r3, r2
 80082ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082b0:	691b      	ldr	r3, [r3, #16]
 80082b2:	69ba      	ldr	r2, [r7, #24]
 80082b4:	0151      	lsls	r1, r2, #5
 80082b6:	69fa      	ldr	r2, [r7, #28]
 80082b8:	440a      	add	r2, r1
 80082ba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80082be:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80082c2:	6113      	str	r3, [r2, #16]
 80082c4:	e05f      	b.n	8008386 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 80082c6:	68bb      	ldr	r3, [r7, #8]
 80082c8:	691b      	ldr	r3, [r3, #16]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d123      	bne.n	8008316 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80082ce:	69bb      	ldr	r3, [r7, #24]
 80082d0:	015a      	lsls	r2, r3, #5
 80082d2:	69fb      	ldr	r3, [r7, #28]
 80082d4:	4413      	add	r3, r2
 80082d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082da:	691a      	ldr	r2, [r3, #16]
 80082dc:	68bb      	ldr	r3, [r7, #8]
 80082de:	689b      	ldr	r3, [r3, #8]
 80082e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80082e4:	69b9      	ldr	r1, [r7, #24]
 80082e6:	0148      	lsls	r0, r1, #5
 80082e8:	69f9      	ldr	r1, [r7, #28]
 80082ea:	4401      	add	r1, r0
 80082ec:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80082f0:	4313      	orrs	r3, r2
 80082f2:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80082f4:	69bb      	ldr	r3, [r7, #24]
 80082f6:	015a      	lsls	r2, r3, #5
 80082f8:	69fb      	ldr	r3, [r7, #28]
 80082fa:	4413      	add	r3, r2
 80082fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008300:	691b      	ldr	r3, [r3, #16]
 8008302:	69ba      	ldr	r2, [r7, #24]
 8008304:	0151      	lsls	r1, r2, #5
 8008306:	69fa      	ldr	r2, [r7, #28]
 8008308:	440a      	add	r2, r1
 800830a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800830e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008312:	6113      	str	r3, [r2, #16]
 8008314:	e037      	b.n	8008386 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008316:	68bb      	ldr	r3, [r7, #8]
 8008318:	691a      	ldr	r2, [r3, #16]
 800831a:	68bb      	ldr	r3, [r7, #8]
 800831c:	689b      	ldr	r3, [r3, #8]
 800831e:	4413      	add	r3, r2
 8008320:	1e5a      	subs	r2, r3, #1
 8008322:	68bb      	ldr	r3, [r7, #8]
 8008324:	689b      	ldr	r3, [r3, #8]
 8008326:	fbb2 f3f3 	udiv	r3, r2, r3
 800832a:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800832c:	68bb      	ldr	r3, [r7, #8]
 800832e:	689b      	ldr	r3, [r3, #8]
 8008330:	8afa      	ldrh	r2, [r7, #22]
 8008332:	fb03 f202 	mul.w	r2, r3, r2
 8008336:	68bb      	ldr	r3, [r7, #8]
 8008338:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800833a:	69bb      	ldr	r3, [r7, #24]
 800833c:	015a      	lsls	r2, r3, #5
 800833e:	69fb      	ldr	r3, [r7, #28]
 8008340:	4413      	add	r3, r2
 8008342:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008346:	691a      	ldr	r2, [r3, #16]
 8008348:	8afb      	ldrh	r3, [r7, #22]
 800834a:	04d9      	lsls	r1, r3, #19
 800834c:	4b39      	ldr	r3, [pc, #228]	@ (8008434 <USB_EPStartXfer+0x544>)
 800834e:	400b      	ands	r3, r1
 8008350:	69b9      	ldr	r1, [r7, #24]
 8008352:	0148      	lsls	r0, r1, #5
 8008354:	69f9      	ldr	r1, [r7, #28]
 8008356:	4401      	add	r1, r0
 8008358:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800835c:	4313      	orrs	r3, r2
 800835e:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8008360:	69bb      	ldr	r3, [r7, #24]
 8008362:	015a      	lsls	r2, r3, #5
 8008364:	69fb      	ldr	r3, [r7, #28]
 8008366:	4413      	add	r3, r2
 8008368:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800836c:	691a      	ldr	r2, [r3, #16]
 800836e:	68bb      	ldr	r3, [r7, #8]
 8008370:	6a1b      	ldr	r3, [r3, #32]
 8008372:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008376:	69b9      	ldr	r1, [r7, #24]
 8008378:	0148      	lsls	r0, r1, #5
 800837a:	69f9      	ldr	r1, [r7, #28]
 800837c:	4401      	add	r1, r0
 800837e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008382:	4313      	orrs	r3, r2
 8008384:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8008386:	79fb      	ldrb	r3, [r7, #7]
 8008388:	2b01      	cmp	r3, #1
 800838a:	d10d      	bne.n	80083a8 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800838c:	68bb      	ldr	r3, [r7, #8]
 800838e:	68db      	ldr	r3, [r3, #12]
 8008390:	2b00      	cmp	r3, #0
 8008392:	d009      	beq.n	80083a8 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008394:	68bb      	ldr	r3, [r7, #8]
 8008396:	68d9      	ldr	r1, [r3, #12]
 8008398:	69bb      	ldr	r3, [r7, #24]
 800839a:	015a      	lsls	r2, r3, #5
 800839c:	69fb      	ldr	r3, [r7, #28]
 800839e:	4413      	add	r3, r2
 80083a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083a4:	460a      	mov	r2, r1
 80083a6:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80083a8:	68bb      	ldr	r3, [r7, #8]
 80083aa:	791b      	ldrb	r3, [r3, #4]
 80083ac:	2b01      	cmp	r3, #1
 80083ae:	d128      	bne.n	8008402 <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80083b0:	69fb      	ldr	r3, [r7, #28]
 80083b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083b6:	689b      	ldr	r3, [r3, #8]
 80083b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d110      	bne.n	80083e2 <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80083c0:	69bb      	ldr	r3, [r7, #24]
 80083c2:	015a      	lsls	r2, r3, #5
 80083c4:	69fb      	ldr	r3, [r7, #28]
 80083c6:	4413      	add	r3, r2
 80083c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	69ba      	ldr	r2, [r7, #24]
 80083d0:	0151      	lsls	r1, r2, #5
 80083d2:	69fa      	ldr	r2, [r7, #28]
 80083d4:	440a      	add	r2, r1
 80083d6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80083da:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80083de:	6013      	str	r3, [r2, #0]
 80083e0:	e00f      	b.n	8008402 <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80083e2:	69bb      	ldr	r3, [r7, #24]
 80083e4:	015a      	lsls	r2, r3, #5
 80083e6:	69fb      	ldr	r3, [r7, #28]
 80083e8:	4413      	add	r3, r2
 80083ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	69ba      	ldr	r2, [r7, #24]
 80083f2:	0151      	lsls	r1, r2, #5
 80083f4:	69fa      	ldr	r2, [r7, #28]
 80083f6:	440a      	add	r2, r1
 80083f8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80083fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008400:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008402:	69bb      	ldr	r3, [r7, #24]
 8008404:	015a      	lsls	r2, r3, #5
 8008406:	69fb      	ldr	r3, [r7, #28]
 8008408:	4413      	add	r3, r2
 800840a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	69ba      	ldr	r2, [r7, #24]
 8008412:	0151      	lsls	r1, r2, #5
 8008414:	69fa      	ldr	r2, [r7, #28]
 8008416:	440a      	add	r2, r1
 8008418:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800841c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008420:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008422:	2300      	movs	r3, #0
}
 8008424:	4618      	mov	r0, r3
 8008426:	3720      	adds	r7, #32
 8008428:	46bd      	mov	sp, r7
 800842a:	bd80      	pop	{r7, pc}
 800842c:	fff80000 	.word	0xfff80000
 8008430:	e007ffff 	.word	0xe007ffff
 8008434:	1ff80000 	.word	0x1ff80000

08008438 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008438:	b480      	push	{r7}
 800843a:	b087      	sub	sp, #28
 800843c:	af00      	add	r7, sp, #0
 800843e:	6078      	str	r0, [r7, #4]
 8008440:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008442:	2300      	movs	r3, #0
 8008444:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8008446:	2300      	movs	r3, #0
 8008448:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800844e:	683b      	ldr	r3, [r7, #0]
 8008450:	785b      	ldrb	r3, [r3, #1]
 8008452:	2b01      	cmp	r3, #1
 8008454:	d14a      	bne.n	80084ec <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008456:	683b      	ldr	r3, [r7, #0]
 8008458:	781b      	ldrb	r3, [r3, #0]
 800845a:	015a      	lsls	r2, r3, #5
 800845c:	693b      	ldr	r3, [r7, #16]
 800845e:	4413      	add	r3, r2
 8008460:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800846a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800846e:	f040 8086 	bne.w	800857e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8008472:	683b      	ldr	r3, [r7, #0]
 8008474:	781b      	ldrb	r3, [r3, #0]
 8008476:	015a      	lsls	r2, r3, #5
 8008478:	693b      	ldr	r3, [r7, #16]
 800847a:	4413      	add	r3, r2
 800847c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	683a      	ldr	r2, [r7, #0]
 8008484:	7812      	ldrb	r2, [r2, #0]
 8008486:	0151      	lsls	r1, r2, #5
 8008488:	693a      	ldr	r2, [r7, #16]
 800848a:	440a      	add	r2, r1
 800848c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008490:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008494:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8008496:	683b      	ldr	r3, [r7, #0]
 8008498:	781b      	ldrb	r3, [r3, #0]
 800849a:	015a      	lsls	r2, r3, #5
 800849c:	693b      	ldr	r3, [r7, #16]
 800849e:	4413      	add	r3, r2
 80084a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	683a      	ldr	r2, [r7, #0]
 80084a8:	7812      	ldrb	r2, [r2, #0]
 80084aa:	0151      	lsls	r1, r2, #5
 80084ac:	693a      	ldr	r2, [r7, #16]
 80084ae:	440a      	add	r2, r1
 80084b0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80084b4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80084b8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	3301      	adds	r3, #1
 80084be:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	f242 7210 	movw	r2, #10000	@ 0x2710
 80084c6:	4293      	cmp	r3, r2
 80084c8:	d902      	bls.n	80084d0 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80084ca:	2301      	movs	r3, #1
 80084cc:	75fb      	strb	r3, [r7, #23]
          break;
 80084ce:	e056      	b.n	800857e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80084d0:	683b      	ldr	r3, [r7, #0]
 80084d2:	781b      	ldrb	r3, [r3, #0]
 80084d4:	015a      	lsls	r2, r3, #5
 80084d6:	693b      	ldr	r3, [r7, #16]
 80084d8:	4413      	add	r3, r2
 80084da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80084e4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80084e8:	d0e7      	beq.n	80084ba <USB_EPStopXfer+0x82>
 80084ea:	e048      	b.n	800857e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80084ec:	683b      	ldr	r3, [r7, #0]
 80084ee:	781b      	ldrb	r3, [r3, #0]
 80084f0:	015a      	lsls	r2, r3, #5
 80084f2:	693b      	ldr	r3, [r7, #16]
 80084f4:	4413      	add	r3, r2
 80084f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008500:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008504:	d13b      	bne.n	800857e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8008506:	683b      	ldr	r3, [r7, #0]
 8008508:	781b      	ldrb	r3, [r3, #0]
 800850a:	015a      	lsls	r2, r3, #5
 800850c:	693b      	ldr	r3, [r7, #16]
 800850e:	4413      	add	r3, r2
 8008510:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	683a      	ldr	r2, [r7, #0]
 8008518:	7812      	ldrb	r2, [r2, #0]
 800851a:	0151      	lsls	r1, r2, #5
 800851c:	693a      	ldr	r2, [r7, #16]
 800851e:	440a      	add	r2, r1
 8008520:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008524:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008528:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800852a:	683b      	ldr	r3, [r7, #0]
 800852c:	781b      	ldrb	r3, [r3, #0]
 800852e:	015a      	lsls	r2, r3, #5
 8008530:	693b      	ldr	r3, [r7, #16]
 8008532:	4413      	add	r3, r2
 8008534:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	683a      	ldr	r2, [r7, #0]
 800853c:	7812      	ldrb	r2, [r2, #0]
 800853e:	0151      	lsls	r1, r2, #5
 8008540:	693a      	ldr	r2, [r7, #16]
 8008542:	440a      	add	r2, r1
 8008544:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008548:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800854c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	3301      	adds	r3, #1
 8008552:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	f242 7210 	movw	r2, #10000	@ 0x2710
 800855a:	4293      	cmp	r3, r2
 800855c:	d902      	bls.n	8008564 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800855e:	2301      	movs	r3, #1
 8008560:	75fb      	strb	r3, [r7, #23]
          break;
 8008562:	e00c      	b.n	800857e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008564:	683b      	ldr	r3, [r7, #0]
 8008566:	781b      	ldrb	r3, [r3, #0]
 8008568:	015a      	lsls	r2, r3, #5
 800856a:	693b      	ldr	r3, [r7, #16]
 800856c:	4413      	add	r3, r2
 800856e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008578:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800857c:	d0e7      	beq.n	800854e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800857e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008580:	4618      	mov	r0, r3
 8008582:	371c      	adds	r7, #28
 8008584:	46bd      	mov	sp, r7
 8008586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800858a:	4770      	bx	lr

0800858c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800858c:	b480      	push	{r7}
 800858e:	b089      	sub	sp, #36	@ 0x24
 8008590:	af00      	add	r7, sp, #0
 8008592:	60f8      	str	r0, [r7, #12]
 8008594:	60b9      	str	r1, [r7, #8]
 8008596:	4611      	mov	r1, r2
 8008598:	461a      	mov	r2, r3
 800859a:	460b      	mov	r3, r1
 800859c:	71fb      	strb	r3, [r7, #7]
 800859e:	4613      	mov	r3, r2
 80085a0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80085a6:	68bb      	ldr	r3, [r7, #8]
 80085a8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80085aa:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d123      	bne.n	80085fa <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80085b2:	88bb      	ldrh	r3, [r7, #4]
 80085b4:	3303      	adds	r3, #3
 80085b6:	089b      	lsrs	r3, r3, #2
 80085b8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80085ba:	2300      	movs	r3, #0
 80085bc:	61bb      	str	r3, [r7, #24]
 80085be:	e018      	b.n	80085f2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80085c0:	79fb      	ldrb	r3, [r7, #7]
 80085c2:	031a      	lsls	r2, r3, #12
 80085c4:	697b      	ldr	r3, [r7, #20]
 80085c6:	4413      	add	r3, r2
 80085c8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80085cc:	461a      	mov	r2, r3
 80085ce:	69fb      	ldr	r3, [r7, #28]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	6013      	str	r3, [r2, #0]
      pSrc++;
 80085d4:	69fb      	ldr	r3, [r7, #28]
 80085d6:	3301      	adds	r3, #1
 80085d8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80085da:	69fb      	ldr	r3, [r7, #28]
 80085dc:	3301      	adds	r3, #1
 80085de:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80085e0:	69fb      	ldr	r3, [r7, #28]
 80085e2:	3301      	adds	r3, #1
 80085e4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80085e6:	69fb      	ldr	r3, [r7, #28]
 80085e8:	3301      	adds	r3, #1
 80085ea:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80085ec:	69bb      	ldr	r3, [r7, #24]
 80085ee:	3301      	adds	r3, #1
 80085f0:	61bb      	str	r3, [r7, #24]
 80085f2:	69ba      	ldr	r2, [r7, #24]
 80085f4:	693b      	ldr	r3, [r7, #16]
 80085f6:	429a      	cmp	r2, r3
 80085f8:	d3e2      	bcc.n	80085c0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80085fa:	2300      	movs	r3, #0
}
 80085fc:	4618      	mov	r0, r3
 80085fe:	3724      	adds	r7, #36	@ 0x24
 8008600:	46bd      	mov	sp, r7
 8008602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008606:	4770      	bx	lr

08008608 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008608:	b480      	push	{r7}
 800860a:	b08b      	sub	sp, #44	@ 0x2c
 800860c:	af00      	add	r7, sp, #0
 800860e:	60f8      	str	r0, [r7, #12]
 8008610:	60b9      	str	r1, [r7, #8]
 8008612:	4613      	mov	r3, r2
 8008614:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800861a:	68bb      	ldr	r3, [r7, #8]
 800861c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800861e:	88fb      	ldrh	r3, [r7, #6]
 8008620:	089b      	lsrs	r3, r3, #2
 8008622:	b29b      	uxth	r3, r3
 8008624:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008626:	88fb      	ldrh	r3, [r7, #6]
 8008628:	f003 0303 	and.w	r3, r3, #3
 800862c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800862e:	2300      	movs	r3, #0
 8008630:	623b      	str	r3, [r7, #32]
 8008632:	e014      	b.n	800865e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008634:	69bb      	ldr	r3, [r7, #24]
 8008636:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800863a:	681a      	ldr	r2, [r3, #0]
 800863c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800863e:	601a      	str	r2, [r3, #0]
    pDest++;
 8008640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008642:	3301      	adds	r3, #1
 8008644:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008648:	3301      	adds	r3, #1
 800864a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800864c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800864e:	3301      	adds	r3, #1
 8008650:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008654:	3301      	adds	r3, #1
 8008656:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8008658:	6a3b      	ldr	r3, [r7, #32]
 800865a:	3301      	adds	r3, #1
 800865c:	623b      	str	r3, [r7, #32]
 800865e:	6a3a      	ldr	r2, [r7, #32]
 8008660:	697b      	ldr	r3, [r7, #20]
 8008662:	429a      	cmp	r2, r3
 8008664:	d3e6      	bcc.n	8008634 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008666:	8bfb      	ldrh	r3, [r7, #30]
 8008668:	2b00      	cmp	r3, #0
 800866a:	d01e      	beq.n	80086aa <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800866c:	2300      	movs	r3, #0
 800866e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008670:	69bb      	ldr	r3, [r7, #24]
 8008672:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008676:	461a      	mov	r2, r3
 8008678:	f107 0310 	add.w	r3, r7, #16
 800867c:	6812      	ldr	r2, [r2, #0]
 800867e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008680:	693a      	ldr	r2, [r7, #16]
 8008682:	6a3b      	ldr	r3, [r7, #32]
 8008684:	b2db      	uxtb	r3, r3
 8008686:	00db      	lsls	r3, r3, #3
 8008688:	fa22 f303 	lsr.w	r3, r2, r3
 800868c:	b2da      	uxtb	r2, r3
 800868e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008690:	701a      	strb	r2, [r3, #0]
      i++;
 8008692:	6a3b      	ldr	r3, [r7, #32]
 8008694:	3301      	adds	r3, #1
 8008696:	623b      	str	r3, [r7, #32]
      pDest++;
 8008698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800869a:	3301      	adds	r3, #1
 800869c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800869e:	8bfb      	ldrh	r3, [r7, #30]
 80086a0:	3b01      	subs	r3, #1
 80086a2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80086a4:	8bfb      	ldrh	r3, [r7, #30]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d1ea      	bne.n	8008680 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80086aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80086ac:	4618      	mov	r0, r3
 80086ae:	372c      	adds	r7, #44	@ 0x2c
 80086b0:	46bd      	mov	sp, r7
 80086b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b6:	4770      	bx	lr

080086b8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80086b8:	b480      	push	{r7}
 80086ba:	b085      	sub	sp, #20
 80086bc:	af00      	add	r7, sp, #0
 80086be:	6078      	str	r0, [r7, #4]
 80086c0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80086c6:	683b      	ldr	r3, [r7, #0]
 80086c8:	781b      	ldrb	r3, [r3, #0]
 80086ca:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80086cc:	683b      	ldr	r3, [r7, #0]
 80086ce:	785b      	ldrb	r3, [r3, #1]
 80086d0:	2b01      	cmp	r3, #1
 80086d2:	d12c      	bne.n	800872e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80086d4:	68bb      	ldr	r3, [r7, #8]
 80086d6:	015a      	lsls	r2, r3, #5
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	4413      	add	r3, r2
 80086dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	db12      	blt.n	800870c <USB_EPSetStall+0x54>
 80086e6:	68bb      	ldr	r3, [r7, #8]
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d00f      	beq.n	800870c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80086ec:	68bb      	ldr	r3, [r7, #8]
 80086ee:	015a      	lsls	r2, r3, #5
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	4413      	add	r3, r2
 80086f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	68ba      	ldr	r2, [r7, #8]
 80086fc:	0151      	lsls	r1, r2, #5
 80086fe:	68fa      	ldr	r2, [r7, #12]
 8008700:	440a      	add	r2, r1
 8008702:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008706:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800870a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800870c:	68bb      	ldr	r3, [r7, #8]
 800870e:	015a      	lsls	r2, r3, #5
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	4413      	add	r3, r2
 8008714:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	68ba      	ldr	r2, [r7, #8]
 800871c:	0151      	lsls	r1, r2, #5
 800871e:	68fa      	ldr	r2, [r7, #12]
 8008720:	440a      	add	r2, r1
 8008722:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008726:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800872a:	6013      	str	r3, [r2, #0]
 800872c:	e02b      	b.n	8008786 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800872e:	68bb      	ldr	r3, [r7, #8]
 8008730:	015a      	lsls	r2, r3, #5
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	4413      	add	r3, r2
 8008736:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	2b00      	cmp	r3, #0
 800873e:	db12      	blt.n	8008766 <USB_EPSetStall+0xae>
 8008740:	68bb      	ldr	r3, [r7, #8]
 8008742:	2b00      	cmp	r3, #0
 8008744:	d00f      	beq.n	8008766 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008746:	68bb      	ldr	r3, [r7, #8]
 8008748:	015a      	lsls	r2, r3, #5
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	4413      	add	r3, r2
 800874e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	68ba      	ldr	r2, [r7, #8]
 8008756:	0151      	lsls	r1, r2, #5
 8008758:	68fa      	ldr	r2, [r7, #12]
 800875a:	440a      	add	r2, r1
 800875c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008760:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008764:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008766:	68bb      	ldr	r3, [r7, #8]
 8008768:	015a      	lsls	r2, r3, #5
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	4413      	add	r3, r2
 800876e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	68ba      	ldr	r2, [r7, #8]
 8008776:	0151      	lsls	r1, r2, #5
 8008778:	68fa      	ldr	r2, [r7, #12]
 800877a:	440a      	add	r2, r1
 800877c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008780:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008784:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008786:	2300      	movs	r3, #0
}
 8008788:	4618      	mov	r0, r3
 800878a:	3714      	adds	r7, #20
 800878c:	46bd      	mov	sp, r7
 800878e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008792:	4770      	bx	lr

08008794 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008794:	b480      	push	{r7}
 8008796:	b085      	sub	sp, #20
 8008798:	af00      	add	r7, sp, #0
 800879a:	6078      	str	r0, [r7, #4]
 800879c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80087a2:	683b      	ldr	r3, [r7, #0]
 80087a4:	781b      	ldrb	r3, [r3, #0]
 80087a6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80087a8:	683b      	ldr	r3, [r7, #0]
 80087aa:	785b      	ldrb	r3, [r3, #1]
 80087ac:	2b01      	cmp	r3, #1
 80087ae:	d128      	bne.n	8008802 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80087b0:	68bb      	ldr	r3, [r7, #8]
 80087b2:	015a      	lsls	r2, r3, #5
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	4413      	add	r3, r2
 80087b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	68ba      	ldr	r2, [r7, #8]
 80087c0:	0151      	lsls	r1, r2, #5
 80087c2:	68fa      	ldr	r2, [r7, #12]
 80087c4:	440a      	add	r2, r1
 80087c6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80087ca:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80087ce:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80087d0:	683b      	ldr	r3, [r7, #0]
 80087d2:	791b      	ldrb	r3, [r3, #4]
 80087d4:	2b03      	cmp	r3, #3
 80087d6:	d003      	beq.n	80087e0 <USB_EPClearStall+0x4c>
 80087d8:	683b      	ldr	r3, [r7, #0]
 80087da:	791b      	ldrb	r3, [r3, #4]
 80087dc:	2b02      	cmp	r3, #2
 80087de:	d138      	bne.n	8008852 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80087e0:	68bb      	ldr	r3, [r7, #8]
 80087e2:	015a      	lsls	r2, r3, #5
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	4413      	add	r3, r2
 80087e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	68ba      	ldr	r2, [r7, #8]
 80087f0:	0151      	lsls	r1, r2, #5
 80087f2:	68fa      	ldr	r2, [r7, #12]
 80087f4:	440a      	add	r2, r1
 80087f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80087fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80087fe:	6013      	str	r3, [r2, #0]
 8008800:	e027      	b.n	8008852 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008802:	68bb      	ldr	r3, [r7, #8]
 8008804:	015a      	lsls	r2, r3, #5
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	4413      	add	r3, r2
 800880a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	68ba      	ldr	r2, [r7, #8]
 8008812:	0151      	lsls	r1, r2, #5
 8008814:	68fa      	ldr	r2, [r7, #12]
 8008816:	440a      	add	r2, r1
 8008818:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800881c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008820:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008822:	683b      	ldr	r3, [r7, #0]
 8008824:	791b      	ldrb	r3, [r3, #4]
 8008826:	2b03      	cmp	r3, #3
 8008828:	d003      	beq.n	8008832 <USB_EPClearStall+0x9e>
 800882a:	683b      	ldr	r3, [r7, #0]
 800882c:	791b      	ldrb	r3, [r3, #4]
 800882e:	2b02      	cmp	r3, #2
 8008830:	d10f      	bne.n	8008852 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008832:	68bb      	ldr	r3, [r7, #8]
 8008834:	015a      	lsls	r2, r3, #5
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	4413      	add	r3, r2
 800883a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	68ba      	ldr	r2, [r7, #8]
 8008842:	0151      	lsls	r1, r2, #5
 8008844:	68fa      	ldr	r2, [r7, #12]
 8008846:	440a      	add	r2, r1
 8008848:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800884c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008850:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008852:	2300      	movs	r3, #0
}
 8008854:	4618      	mov	r0, r3
 8008856:	3714      	adds	r7, #20
 8008858:	46bd      	mov	sp, r7
 800885a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800885e:	4770      	bx	lr

08008860 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008860:	b480      	push	{r7}
 8008862:	b085      	sub	sp, #20
 8008864:	af00      	add	r7, sp, #0
 8008866:	6078      	str	r0, [r7, #4]
 8008868:	460b      	mov	r3, r1
 800886a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	68fa      	ldr	r2, [r7, #12]
 800887a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800887e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8008882:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800888a:	681a      	ldr	r2, [r3, #0]
 800888c:	78fb      	ldrb	r3, [r7, #3]
 800888e:	011b      	lsls	r3, r3, #4
 8008890:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8008894:	68f9      	ldr	r1, [r7, #12]
 8008896:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800889a:	4313      	orrs	r3, r2
 800889c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800889e:	2300      	movs	r3, #0
}
 80088a0:	4618      	mov	r0, r3
 80088a2:	3714      	adds	r7, #20
 80088a4:	46bd      	mov	sp, r7
 80088a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088aa:	4770      	bx	lr

080088ac <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80088ac:	b480      	push	{r7}
 80088ae:	b085      	sub	sp, #20
 80088b0:	af00      	add	r7, sp, #0
 80088b2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	68fa      	ldr	r2, [r7, #12]
 80088c2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80088c6:	f023 0303 	bic.w	r3, r3, #3
 80088ca:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80088d2:	685b      	ldr	r3, [r3, #4]
 80088d4:	68fa      	ldr	r2, [r7, #12]
 80088d6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80088da:	f023 0302 	bic.w	r3, r3, #2
 80088de:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80088e0:	2300      	movs	r3, #0
}
 80088e2:	4618      	mov	r0, r3
 80088e4:	3714      	adds	r7, #20
 80088e6:	46bd      	mov	sp, r7
 80088e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ec:	4770      	bx	lr

080088ee <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80088ee:	b480      	push	{r7}
 80088f0:	b085      	sub	sp, #20
 80088f2:	af00      	add	r7, sp, #0
 80088f4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	68fa      	ldr	r2, [r7, #12]
 8008904:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008908:	f023 0303 	bic.w	r3, r3, #3
 800890c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008914:	685b      	ldr	r3, [r3, #4]
 8008916:	68fa      	ldr	r2, [r7, #12]
 8008918:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800891c:	f043 0302 	orr.w	r3, r3, #2
 8008920:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008922:	2300      	movs	r3, #0
}
 8008924:	4618      	mov	r0, r3
 8008926:	3714      	adds	r7, #20
 8008928:	46bd      	mov	sp, r7
 800892a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892e:	4770      	bx	lr

08008930 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8008930:	b480      	push	{r7}
 8008932:	b085      	sub	sp, #20
 8008934:	af00      	add	r7, sp, #0
 8008936:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	695b      	ldr	r3, [r3, #20]
 800893c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	699b      	ldr	r3, [r3, #24]
 8008942:	68fa      	ldr	r2, [r7, #12]
 8008944:	4013      	ands	r3, r2
 8008946:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008948:	68fb      	ldr	r3, [r7, #12]
}
 800894a:	4618      	mov	r0, r3
 800894c:	3714      	adds	r7, #20
 800894e:	46bd      	mov	sp, r7
 8008950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008954:	4770      	bx	lr

08008956 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008956:	b480      	push	{r7}
 8008958:	b085      	sub	sp, #20
 800895a:	af00      	add	r7, sp, #0
 800895c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008968:	699b      	ldr	r3, [r3, #24]
 800896a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008972:	69db      	ldr	r3, [r3, #28]
 8008974:	68ba      	ldr	r2, [r7, #8]
 8008976:	4013      	ands	r3, r2
 8008978:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800897a:	68bb      	ldr	r3, [r7, #8]
 800897c:	0c1b      	lsrs	r3, r3, #16
}
 800897e:	4618      	mov	r0, r3
 8008980:	3714      	adds	r7, #20
 8008982:	46bd      	mov	sp, r7
 8008984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008988:	4770      	bx	lr

0800898a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800898a:	b480      	push	{r7}
 800898c:	b085      	sub	sp, #20
 800898e:	af00      	add	r7, sp, #0
 8008990:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800899c:	699b      	ldr	r3, [r3, #24]
 800899e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80089a6:	69db      	ldr	r3, [r3, #28]
 80089a8:	68ba      	ldr	r2, [r7, #8]
 80089aa:	4013      	ands	r3, r2
 80089ac:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80089ae:	68bb      	ldr	r3, [r7, #8]
 80089b0:	b29b      	uxth	r3, r3
}
 80089b2:	4618      	mov	r0, r3
 80089b4:	3714      	adds	r7, #20
 80089b6:	46bd      	mov	sp, r7
 80089b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089bc:	4770      	bx	lr

080089be <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80089be:	b480      	push	{r7}
 80089c0:	b085      	sub	sp, #20
 80089c2:	af00      	add	r7, sp, #0
 80089c4:	6078      	str	r0, [r7, #4]
 80089c6:	460b      	mov	r3, r1
 80089c8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80089ce:	78fb      	ldrb	r3, [r7, #3]
 80089d0:	015a      	lsls	r2, r3, #5
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	4413      	add	r3, r2
 80089d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089da:	689b      	ldr	r3, [r3, #8]
 80089dc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80089e4:	695b      	ldr	r3, [r3, #20]
 80089e6:	68ba      	ldr	r2, [r7, #8]
 80089e8:	4013      	ands	r3, r2
 80089ea:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80089ec:	68bb      	ldr	r3, [r7, #8]
}
 80089ee:	4618      	mov	r0, r3
 80089f0:	3714      	adds	r7, #20
 80089f2:	46bd      	mov	sp, r7
 80089f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f8:	4770      	bx	lr

080089fa <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80089fa:	b480      	push	{r7}
 80089fc:	b087      	sub	sp, #28
 80089fe:	af00      	add	r7, sp, #0
 8008a00:	6078      	str	r0, [r7, #4]
 8008a02:	460b      	mov	r3, r1
 8008a04:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008a0a:	697b      	ldr	r3, [r7, #20]
 8008a0c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a10:	691b      	ldr	r3, [r3, #16]
 8008a12:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008a14:	697b      	ldr	r3, [r7, #20]
 8008a16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a1c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008a1e:	78fb      	ldrb	r3, [r7, #3]
 8008a20:	f003 030f 	and.w	r3, r3, #15
 8008a24:	68fa      	ldr	r2, [r7, #12]
 8008a26:	fa22 f303 	lsr.w	r3, r2, r3
 8008a2a:	01db      	lsls	r3, r3, #7
 8008a2c:	b2db      	uxtb	r3, r3
 8008a2e:	693a      	ldr	r2, [r7, #16]
 8008a30:	4313      	orrs	r3, r2
 8008a32:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008a34:	78fb      	ldrb	r3, [r7, #3]
 8008a36:	015a      	lsls	r2, r3, #5
 8008a38:	697b      	ldr	r3, [r7, #20]
 8008a3a:	4413      	add	r3, r2
 8008a3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a40:	689b      	ldr	r3, [r3, #8]
 8008a42:	693a      	ldr	r2, [r7, #16]
 8008a44:	4013      	ands	r3, r2
 8008a46:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008a48:	68bb      	ldr	r3, [r7, #8]
}
 8008a4a:	4618      	mov	r0, r3
 8008a4c:	371c      	adds	r7, #28
 8008a4e:	46bd      	mov	sp, r7
 8008a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a54:	4770      	bx	lr

08008a56 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008a56:	b480      	push	{r7}
 8008a58:	b083      	sub	sp, #12
 8008a5a:	af00      	add	r7, sp, #0
 8008a5c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	695b      	ldr	r3, [r3, #20]
 8008a62:	f003 0301 	and.w	r3, r3, #1
}
 8008a66:	4618      	mov	r0, r3
 8008a68:	370c      	adds	r7, #12
 8008a6a:	46bd      	mov	sp, r7
 8008a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a70:	4770      	bx	lr
	...

08008a74 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8008a74:	b480      	push	{r7}
 8008a76:	b085      	sub	sp, #20
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a86:	681a      	ldr	r2, [r3, #0]
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a8e:	4619      	mov	r1, r3
 8008a90:	4b09      	ldr	r3, [pc, #36]	@ (8008ab8 <USB_ActivateSetup+0x44>)
 8008a92:	4013      	ands	r3, r2
 8008a94:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a9c:	685b      	ldr	r3, [r3, #4]
 8008a9e:	68fa      	ldr	r2, [r7, #12]
 8008aa0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008aa4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008aa8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008aaa:	2300      	movs	r3, #0
}
 8008aac:	4618      	mov	r0, r3
 8008aae:	3714      	adds	r7, #20
 8008ab0:	46bd      	mov	sp, r7
 8008ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab6:	4770      	bx	lr
 8008ab8:	fffff800 	.word	0xfffff800

08008abc <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8008abc:	b480      	push	{r7}
 8008abe:	b087      	sub	sp, #28
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	60f8      	str	r0, [r7, #12]
 8008ac4:	460b      	mov	r3, r1
 8008ac6:	607a      	str	r2, [r7, #4]
 8008ac8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	333c      	adds	r3, #60	@ 0x3c
 8008ad2:	3304      	adds	r3, #4
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008ad8:	693b      	ldr	r3, [r7, #16]
 8008ada:	4a26      	ldr	r2, [pc, #152]	@ (8008b74 <USB_EP0_OutStart+0xb8>)
 8008adc:	4293      	cmp	r3, r2
 8008ade:	d90a      	bls.n	8008af6 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008ae0:	697b      	ldr	r3, [r7, #20]
 8008ae2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008aec:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008af0:	d101      	bne.n	8008af6 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008af2:	2300      	movs	r3, #0
 8008af4:	e037      	b.n	8008b66 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008af6:	697b      	ldr	r3, [r7, #20]
 8008af8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008afc:	461a      	mov	r2, r3
 8008afe:	2300      	movs	r3, #0
 8008b00:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008b02:	697b      	ldr	r3, [r7, #20]
 8008b04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b08:	691b      	ldr	r3, [r3, #16]
 8008b0a:	697a      	ldr	r2, [r7, #20]
 8008b0c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008b10:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008b14:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008b16:	697b      	ldr	r3, [r7, #20]
 8008b18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b1c:	691b      	ldr	r3, [r3, #16]
 8008b1e:	697a      	ldr	r2, [r7, #20]
 8008b20:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008b24:	f043 0318 	orr.w	r3, r3, #24
 8008b28:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008b2a:	697b      	ldr	r3, [r7, #20]
 8008b2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b30:	691b      	ldr	r3, [r3, #16]
 8008b32:	697a      	ldr	r2, [r7, #20]
 8008b34:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008b38:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8008b3c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008b3e:	7afb      	ldrb	r3, [r7, #11]
 8008b40:	2b01      	cmp	r3, #1
 8008b42:	d10f      	bne.n	8008b64 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008b44:	697b      	ldr	r3, [r7, #20]
 8008b46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b4a:	461a      	mov	r2, r3
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008b50:	697b      	ldr	r3, [r7, #20]
 8008b52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	697a      	ldr	r2, [r7, #20]
 8008b5a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008b5e:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8008b62:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008b64:	2300      	movs	r3, #0
}
 8008b66:	4618      	mov	r0, r3
 8008b68:	371c      	adds	r7, #28
 8008b6a:	46bd      	mov	sp, r7
 8008b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b70:	4770      	bx	lr
 8008b72:	bf00      	nop
 8008b74:	4f54300a 	.word	0x4f54300a

08008b78 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008b78:	b480      	push	{r7}
 8008b7a:	b085      	sub	sp, #20
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008b80:	2300      	movs	r3, #0
 8008b82:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	3301      	adds	r3, #1
 8008b88:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008b90:	d901      	bls.n	8008b96 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008b92:	2303      	movs	r3, #3
 8008b94:	e022      	b.n	8008bdc <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	691b      	ldr	r3, [r3, #16]
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	daf2      	bge.n	8008b84 <USB_CoreReset+0xc>

  count = 10U;
 8008b9e:	230a      	movs	r3, #10
 8008ba0:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8008ba2:	e002      	b.n	8008baa <USB_CoreReset+0x32>
  {
    count--;
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	3b01      	subs	r3, #1
 8008ba8:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d1f9      	bne.n	8008ba4 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	691b      	ldr	r3, [r3, #16]
 8008bb4:	f043 0201 	orr.w	r2, r3, #1
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	3301      	adds	r3, #1
 8008bc0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008bc8:	d901      	bls.n	8008bce <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8008bca:	2303      	movs	r3, #3
 8008bcc:	e006      	b.n	8008bdc <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	691b      	ldr	r3, [r3, #16]
 8008bd2:	f003 0301 	and.w	r3, r3, #1
 8008bd6:	2b01      	cmp	r3, #1
 8008bd8:	d0f0      	beq.n	8008bbc <USB_CoreReset+0x44>

  return HAL_OK;
 8008bda:	2300      	movs	r3, #0
}
 8008bdc:	4618      	mov	r0, r3
 8008bde:	3714      	adds	r7, #20
 8008be0:	46bd      	mov	sp, r7
 8008be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be6:	4770      	bx	lr

08008be8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008be8:	b580      	push	{r7, lr}
 8008bea:	b084      	sub	sp, #16
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	6078      	str	r0, [r7, #4]
 8008bf0:	460b      	mov	r3, r1
 8008bf2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008bf4:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8008bf8:	f002 fdd0 	bl	800b79c <malloc>
 8008bfc:	4603      	mov	r3, r0
 8008bfe:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d109      	bne.n	8008c1a <USBD_CDC_Init+0x32>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	32b0      	adds	r2, #176	@ 0xb0
 8008c10:	2100      	movs	r1, #0
 8008c12:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8008c16:	2302      	movs	r3, #2
 8008c18:	e0d4      	b.n	8008dc4 <USBD_CDC_Init+0x1dc>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8008c1a:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8008c1e:	2100      	movs	r1, #0
 8008c20:	68f8      	ldr	r0, [r7, #12]
 8008c22:	f003 fceb 	bl	800c5fc <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	32b0      	adds	r2, #176	@ 0xb0
 8008c30:	68f9      	ldr	r1, [r7, #12]
 8008c32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	32b0      	adds	r2, #176	@ 0xb0
 8008c40:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	7c1b      	ldrb	r3, [r3, #16]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d138      	bne.n	8008cc4 <USBD_CDC_Init+0xdc>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008c52:	4b5e      	ldr	r3, [pc, #376]	@ (8008dcc <USBD_CDC_Init+0x1e4>)
 8008c54:	7819      	ldrb	r1, [r3, #0]
 8008c56:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008c5a:	2202      	movs	r2, #2
 8008c5c:	6878      	ldr	r0, [r7, #4]
 8008c5e:	f002 fbdc 	bl	800b41a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008c62:	4b5a      	ldr	r3, [pc, #360]	@ (8008dcc <USBD_CDC_Init+0x1e4>)
 8008c64:	781b      	ldrb	r3, [r3, #0]
 8008c66:	f003 020f 	and.w	r2, r3, #15
 8008c6a:	6879      	ldr	r1, [r7, #4]
 8008c6c:	4613      	mov	r3, r2
 8008c6e:	009b      	lsls	r3, r3, #2
 8008c70:	4413      	add	r3, r2
 8008c72:	009b      	lsls	r3, r3, #2
 8008c74:	440b      	add	r3, r1
 8008c76:	3323      	adds	r3, #35	@ 0x23
 8008c78:	2201      	movs	r2, #1
 8008c7a:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008c7c:	4b54      	ldr	r3, [pc, #336]	@ (8008dd0 <USBD_CDC_Init+0x1e8>)
 8008c7e:	7819      	ldrb	r1, [r3, #0]
 8008c80:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008c84:	2202      	movs	r2, #2
 8008c86:	6878      	ldr	r0, [r7, #4]
 8008c88:	f002 fbc7 	bl	800b41a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008c8c:	4b50      	ldr	r3, [pc, #320]	@ (8008dd0 <USBD_CDC_Init+0x1e8>)
 8008c8e:	781b      	ldrb	r3, [r3, #0]
 8008c90:	f003 020f 	and.w	r2, r3, #15
 8008c94:	6879      	ldr	r1, [r7, #4]
 8008c96:	4613      	mov	r3, r2
 8008c98:	009b      	lsls	r3, r3, #2
 8008c9a:	4413      	add	r3, r2
 8008c9c:	009b      	lsls	r3, r3, #2
 8008c9e:	440b      	add	r3, r1
 8008ca0:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008ca4:	2201      	movs	r2, #1
 8008ca6:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8008ca8:	4b4a      	ldr	r3, [pc, #296]	@ (8008dd4 <USBD_CDC_Init+0x1ec>)
 8008caa:	781b      	ldrb	r3, [r3, #0]
 8008cac:	f003 020f 	and.w	r2, r3, #15
 8008cb0:	6879      	ldr	r1, [r7, #4]
 8008cb2:	4613      	mov	r3, r2
 8008cb4:	009b      	lsls	r3, r3, #2
 8008cb6:	4413      	add	r3, r2
 8008cb8:	009b      	lsls	r3, r3, #2
 8008cba:	440b      	add	r3, r1
 8008cbc:	331c      	adds	r3, #28
 8008cbe:	2210      	movs	r2, #16
 8008cc0:	601a      	str	r2, [r3, #0]
 8008cc2:	e035      	b.n	8008d30 <USBD_CDC_Init+0x148>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008cc4:	4b41      	ldr	r3, [pc, #260]	@ (8008dcc <USBD_CDC_Init+0x1e4>)
 8008cc6:	7819      	ldrb	r1, [r3, #0]
 8008cc8:	2340      	movs	r3, #64	@ 0x40
 8008cca:	2202      	movs	r2, #2
 8008ccc:	6878      	ldr	r0, [r7, #4]
 8008cce:	f002 fba4 	bl	800b41a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008cd2:	4b3e      	ldr	r3, [pc, #248]	@ (8008dcc <USBD_CDC_Init+0x1e4>)
 8008cd4:	781b      	ldrb	r3, [r3, #0]
 8008cd6:	f003 020f 	and.w	r2, r3, #15
 8008cda:	6879      	ldr	r1, [r7, #4]
 8008cdc:	4613      	mov	r3, r2
 8008cde:	009b      	lsls	r3, r3, #2
 8008ce0:	4413      	add	r3, r2
 8008ce2:	009b      	lsls	r3, r3, #2
 8008ce4:	440b      	add	r3, r1
 8008ce6:	3323      	adds	r3, #35	@ 0x23
 8008ce8:	2201      	movs	r2, #1
 8008cea:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008cec:	4b38      	ldr	r3, [pc, #224]	@ (8008dd0 <USBD_CDC_Init+0x1e8>)
 8008cee:	7819      	ldrb	r1, [r3, #0]
 8008cf0:	2340      	movs	r3, #64	@ 0x40
 8008cf2:	2202      	movs	r2, #2
 8008cf4:	6878      	ldr	r0, [r7, #4]
 8008cf6:	f002 fb90 	bl	800b41a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008cfa:	4b35      	ldr	r3, [pc, #212]	@ (8008dd0 <USBD_CDC_Init+0x1e8>)
 8008cfc:	781b      	ldrb	r3, [r3, #0]
 8008cfe:	f003 020f 	and.w	r2, r3, #15
 8008d02:	6879      	ldr	r1, [r7, #4]
 8008d04:	4613      	mov	r3, r2
 8008d06:	009b      	lsls	r3, r3, #2
 8008d08:	4413      	add	r3, r2
 8008d0a:	009b      	lsls	r3, r3, #2
 8008d0c:	440b      	add	r3, r1
 8008d0e:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008d12:	2201      	movs	r2, #1
 8008d14:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008d16:	4b2f      	ldr	r3, [pc, #188]	@ (8008dd4 <USBD_CDC_Init+0x1ec>)
 8008d18:	781b      	ldrb	r3, [r3, #0]
 8008d1a:	f003 020f 	and.w	r2, r3, #15
 8008d1e:	6879      	ldr	r1, [r7, #4]
 8008d20:	4613      	mov	r3, r2
 8008d22:	009b      	lsls	r3, r3, #2
 8008d24:	4413      	add	r3, r2
 8008d26:	009b      	lsls	r3, r3, #2
 8008d28:	440b      	add	r3, r1
 8008d2a:	331c      	adds	r3, #28
 8008d2c:	2210      	movs	r2, #16
 8008d2e:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008d30:	4b28      	ldr	r3, [pc, #160]	@ (8008dd4 <USBD_CDC_Init+0x1ec>)
 8008d32:	7819      	ldrb	r1, [r3, #0]
 8008d34:	2308      	movs	r3, #8
 8008d36:	2203      	movs	r2, #3
 8008d38:	6878      	ldr	r0, [r7, #4]
 8008d3a:	f002 fb6e 	bl	800b41a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8008d3e:	4b25      	ldr	r3, [pc, #148]	@ (8008dd4 <USBD_CDC_Init+0x1ec>)
 8008d40:	781b      	ldrb	r3, [r3, #0]
 8008d42:	f003 020f 	and.w	r2, r3, #15
 8008d46:	6879      	ldr	r1, [r7, #4]
 8008d48:	4613      	mov	r3, r2
 8008d4a:	009b      	lsls	r3, r3, #2
 8008d4c:	4413      	add	r3, r2
 8008d4e:	009b      	lsls	r3, r3, #2
 8008d50:	440b      	add	r3, r1
 8008d52:	3323      	adds	r3, #35	@ 0x23
 8008d54:	2201      	movs	r2, #1
 8008d56:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	2200      	movs	r2, #0
 8008d5c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008d66:	687a      	ldr	r2, [r7, #4]
 8008d68:	33b0      	adds	r3, #176	@ 0xb0
 8008d6a:	009b      	lsls	r3, r3, #2
 8008d6c:	4413      	add	r3, r2
 8008d6e:	685b      	ldr	r3, [r3, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	2200      	movs	r2, #0
 8008d78:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	2200      	movs	r2, #0
 8008d80:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d101      	bne.n	8008d92 <USBD_CDC_Init+0x1aa>
  {
    return (uint8_t)USBD_EMEM;
 8008d8e:	2302      	movs	r3, #2
 8008d90:	e018      	b.n	8008dc4 <USBD_CDC_Init+0x1dc>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	7c1b      	ldrb	r3, [r3, #16]
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d10a      	bne.n	8008db0 <USBD_CDC_Init+0x1c8>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008d9a:	4b0d      	ldr	r3, [pc, #52]	@ (8008dd0 <USBD_CDC_Init+0x1e8>)
 8008d9c:	7819      	ldrb	r1, [r3, #0]
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008da4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008da8:	6878      	ldr	r0, [r7, #4]
 8008daa:	f002 fc25 	bl	800b5f8 <USBD_LL_PrepareReceive>
 8008dae:	e008      	b.n	8008dc2 <USBD_CDC_Init+0x1da>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008db0:	4b07      	ldr	r3, [pc, #28]	@ (8008dd0 <USBD_CDC_Init+0x1e8>)
 8008db2:	7819      	ldrb	r1, [r3, #0]
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008dba:	2340      	movs	r3, #64	@ 0x40
 8008dbc:	6878      	ldr	r0, [r7, #4]
 8008dbe:	f002 fc1b 	bl	800b5f8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008dc2:	2300      	movs	r3, #0
}
 8008dc4:	4618      	mov	r0, r3
 8008dc6:	3710      	adds	r7, #16
 8008dc8:	46bd      	mov	sp, r7
 8008dca:	bd80      	pop	{r7, pc}
 8008dcc:	200000a7 	.word	0x200000a7
 8008dd0:	200000a8 	.word	0x200000a8
 8008dd4:	200000a9 	.word	0x200000a9

08008dd8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008dd8:	b580      	push	{r7, lr}
 8008dda:	b082      	sub	sp, #8
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	6078      	str	r0, [r7, #4]
 8008de0:	460b      	mov	r3, r1
 8008de2:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8008de4:	4b3a      	ldr	r3, [pc, #232]	@ (8008ed0 <USBD_CDC_DeInit+0xf8>)
 8008de6:	781b      	ldrb	r3, [r3, #0]
 8008de8:	4619      	mov	r1, r3
 8008dea:	6878      	ldr	r0, [r7, #4]
 8008dec:	f002 fb3b 	bl	800b466 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8008df0:	4b37      	ldr	r3, [pc, #220]	@ (8008ed0 <USBD_CDC_DeInit+0xf8>)
 8008df2:	781b      	ldrb	r3, [r3, #0]
 8008df4:	f003 020f 	and.w	r2, r3, #15
 8008df8:	6879      	ldr	r1, [r7, #4]
 8008dfa:	4613      	mov	r3, r2
 8008dfc:	009b      	lsls	r3, r3, #2
 8008dfe:	4413      	add	r3, r2
 8008e00:	009b      	lsls	r3, r3, #2
 8008e02:	440b      	add	r3, r1
 8008e04:	3323      	adds	r3, #35	@ 0x23
 8008e06:	2200      	movs	r2, #0
 8008e08:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8008e0a:	4b32      	ldr	r3, [pc, #200]	@ (8008ed4 <USBD_CDC_DeInit+0xfc>)
 8008e0c:	781b      	ldrb	r3, [r3, #0]
 8008e0e:	4619      	mov	r1, r3
 8008e10:	6878      	ldr	r0, [r7, #4]
 8008e12:	f002 fb28 	bl	800b466 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8008e16:	4b2f      	ldr	r3, [pc, #188]	@ (8008ed4 <USBD_CDC_DeInit+0xfc>)
 8008e18:	781b      	ldrb	r3, [r3, #0]
 8008e1a:	f003 020f 	and.w	r2, r3, #15
 8008e1e:	6879      	ldr	r1, [r7, #4]
 8008e20:	4613      	mov	r3, r2
 8008e22:	009b      	lsls	r3, r3, #2
 8008e24:	4413      	add	r3, r2
 8008e26:	009b      	lsls	r3, r3, #2
 8008e28:	440b      	add	r3, r1
 8008e2a:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008e2e:	2200      	movs	r2, #0
 8008e30:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8008e32:	4b29      	ldr	r3, [pc, #164]	@ (8008ed8 <USBD_CDC_DeInit+0x100>)
 8008e34:	781b      	ldrb	r3, [r3, #0]
 8008e36:	4619      	mov	r1, r3
 8008e38:	6878      	ldr	r0, [r7, #4]
 8008e3a:	f002 fb14 	bl	800b466 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8008e3e:	4b26      	ldr	r3, [pc, #152]	@ (8008ed8 <USBD_CDC_DeInit+0x100>)
 8008e40:	781b      	ldrb	r3, [r3, #0]
 8008e42:	f003 020f 	and.w	r2, r3, #15
 8008e46:	6879      	ldr	r1, [r7, #4]
 8008e48:	4613      	mov	r3, r2
 8008e4a:	009b      	lsls	r3, r3, #2
 8008e4c:	4413      	add	r3, r2
 8008e4e:	009b      	lsls	r3, r3, #2
 8008e50:	440b      	add	r3, r1
 8008e52:	3323      	adds	r3, #35	@ 0x23
 8008e54:	2200      	movs	r2, #0
 8008e56:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8008e58:	4b1f      	ldr	r3, [pc, #124]	@ (8008ed8 <USBD_CDC_DeInit+0x100>)
 8008e5a:	781b      	ldrb	r3, [r3, #0]
 8008e5c:	f003 020f 	and.w	r2, r3, #15
 8008e60:	6879      	ldr	r1, [r7, #4]
 8008e62:	4613      	mov	r3, r2
 8008e64:	009b      	lsls	r3, r3, #2
 8008e66:	4413      	add	r3, r2
 8008e68:	009b      	lsls	r3, r3, #2
 8008e6a:	440b      	add	r3, r1
 8008e6c:	331c      	adds	r3, #28
 8008e6e:	2200      	movs	r2, #0
 8008e70:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	32b0      	adds	r2, #176	@ 0xb0
 8008e7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d01f      	beq.n	8008ec4 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008e8a:	687a      	ldr	r2, [r7, #4]
 8008e8c:	33b0      	adds	r3, #176	@ 0xb0
 8008e8e:	009b      	lsls	r3, r3, #2
 8008e90:	4413      	add	r3, r2
 8008e92:	685b      	ldr	r3, [r3, #4]
 8008e94:	685b      	ldr	r3, [r3, #4]
 8008e96:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	32b0      	adds	r2, #176	@ 0xb0
 8008ea2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	f002 fc80 	bl	800b7ac <free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	32b0      	adds	r2, #176	@ 0xb0
 8008eb6:	2100      	movs	r1, #0
 8008eb8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	2200      	movs	r2, #0
 8008ec0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8008ec4:	2300      	movs	r3, #0
}
 8008ec6:	4618      	mov	r0, r3
 8008ec8:	3708      	adds	r7, #8
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	bd80      	pop	{r7, pc}
 8008ece:	bf00      	nop
 8008ed0:	200000a7 	.word	0x200000a7
 8008ed4:	200000a8 	.word	0x200000a8
 8008ed8:	200000a9 	.word	0x200000a9

08008edc <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8008edc:	b580      	push	{r7, lr}
 8008ede:	b086      	sub	sp, #24
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]
 8008ee4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	32b0      	adds	r2, #176	@ 0xb0
 8008ef0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ef4:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8008ef6:	2300      	movs	r3, #0
 8008ef8:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8008efa:	2300      	movs	r3, #0
 8008efc:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8008efe:	2300      	movs	r3, #0
 8008f00:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8008f02:	693b      	ldr	r3, [r7, #16]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d101      	bne.n	8008f0c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8008f08:	2303      	movs	r3, #3
 8008f0a:	e0bf      	b.n	800908c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008f0c:	683b      	ldr	r3, [r7, #0]
 8008f0e:	781b      	ldrb	r3, [r3, #0]
 8008f10:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d050      	beq.n	8008fba <USBD_CDC_Setup+0xde>
 8008f18:	2b20      	cmp	r3, #32
 8008f1a:	f040 80af 	bne.w	800907c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8008f1e:	683b      	ldr	r3, [r7, #0]
 8008f20:	88db      	ldrh	r3, [r3, #6]
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d03a      	beq.n	8008f9c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8008f26:	683b      	ldr	r3, [r7, #0]
 8008f28:	781b      	ldrb	r3, [r3, #0]
 8008f2a:	b25b      	sxtb	r3, r3
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	da1b      	bge.n	8008f68 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008f36:	687a      	ldr	r2, [r7, #4]
 8008f38:	33b0      	adds	r3, #176	@ 0xb0
 8008f3a:	009b      	lsls	r3, r3, #2
 8008f3c:	4413      	add	r3, r2
 8008f3e:	685b      	ldr	r3, [r3, #4]
 8008f40:	689b      	ldr	r3, [r3, #8]
 8008f42:	683a      	ldr	r2, [r7, #0]
 8008f44:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8008f46:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008f48:	683a      	ldr	r2, [r7, #0]
 8008f4a:	88d2      	ldrh	r2, [r2, #6]
 8008f4c:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8008f4e:	683b      	ldr	r3, [r7, #0]
 8008f50:	88db      	ldrh	r3, [r3, #6]
 8008f52:	2b07      	cmp	r3, #7
 8008f54:	bf28      	it	cs
 8008f56:	2307      	movcs	r3, #7
 8008f58:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8008f5a:	693b      	ldr	r3, [r7, #16]
 8008f5c:	89fa      	ldrh	r2, [r7, #14]
 8008f5e:	4619      	mov	r1, r3
 8008f60:	6878      	ldr	r0, [r7, #4]
 8008f62:	f001 fdd3 	bl	800ab0c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8008f66:	e090      	b.n	800908a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8008f68:	683b      	ldr	r3, [r7, #0]
 8008f6a:	785a      	ldrb	r2, [r3, #1]
 8008f6c:	693b      	ldr	r3, [r7, #16]
 8008f6e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8008f72:	683b      	ldr	r3, [r7, #0]
 8008f74:	88db      	ldrh	r3, [r3, #6]
 8008f76:	2b3f      	cmp	r3, #63	@ 0x3f
 8008f78:	d803      	bhi.n	8008f82 <USBD_CDC_Setup+0xa6>
 8008f7a:	683b      	ldr	r3, [r7, #0]
 8008f7c:	88db      	ldrh	r3, [r3, #6]
 8008f7e:	b2da      	uxtb	r2, r3
 8008f80:	e000      	b.n	8008f84 <USBD_CDC_Setup+0xa8>
 8008f82:	2240      	movs	r2, #64	@ 0x40
 8008f84:	693b      	ldr	r3, [r7, #16]
 8008f86:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8008f8a:	6939      	ldr	r1, [r7, #16]
 8008f8c:	693b      	ldr	r3, [r7, #16]
 8008f8e:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8008f92:	461a      	mov	r2, r3
 8008f94:	6878      	ldr	r0, [r7, #4]
 8008f96:	f001 fde8 	bl	800ab6a <USBD_CtlPrepareRx>
      break;
 8008f9a:	e076      	b.n	800908a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008fa2:	687a      	ldr	r2, [r7, #4]
 8008fa4:	33b0      	adds	r3, #176	@ 0xb0
 8008fa6:	009b      	lsls	r3, r3, #2
 8008fa8:	4413      	add	r3, r2
 8008faa:	685b      	ldr	r3, [r3, #4]
 8008fac:	689b      	ldr	r3, [r3, #8]
 8008fae:	683a      	ldr	r2, [r7, #0]
 8008fb0:	7850      	ldrb	r0, [r2, #1]
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	6839      	ldr	r1, [r7, #0]
 8008fb6:	4798      	blx	r3
      break;
 8008fb8:	e067      	b.n	800908a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008fba:	683b      	ldr	r3, [r7, #0]
 8008fbc:	785b      	ldrb	r3, [r3, #1]
 8008fbe:	2b0b      	cmp	r3, #11
 8008fc0:	d851      	bhi.n	8009066 <USBD_CDC_Setup+0x18a>
 8008fc2:	a201      	add	r2, pc, #4	@ (adr r2, 8008fc8 <USBD_CDC_Setup+0xec>)
 8008fc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fc8:	08008ff9 	.word	0x08008ff9
 8008fcc:	08009075 	.word	0x08009075
 8008fd0:	08009067 	.word	0x08009067
 8008fd4:	08009067 	.word	0x08009067
 8008fd8:	08009067 	.word	0x08009067
 8008fdc:	08009067 	.word	0x08009067
 8008fe0:	08009067 	.word	0x08009067
 8008fe4:	08009067 	.word	0x08009067
 8008fe8:	08009067 	.word	0x08009067
 8008fec:	08009067 	.word	0x08009067
 8008ff0:	08009023 	.word	0x08009023
 8008ff4:	0800904d 	.word	0x0800904d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ffe:	b2db      	uxtb	r3, r3
 8009000:	2b03      	cmp	r3, #3
 8009002:	d107      	bne.n	8009014 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009004:	f107 030a 	add.w	r3, r7, #10
 8009008:	2202      	movs	r2, #2
 800900a:	4619      	mov	r1, r3
 800900c:	6878      	ldr	r0, [r7, #4]
 800900e:	f001 fd7d 	bl	800ab0c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009012:	e032      	b.n	800907a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009014:	6839      	ldr	r1, [r7, #0]
 8009016:	6878      	ldr	r0, [r7, #4]
 8009018:	f001 fcfb 	bl	800aa12 <USBD_CtlError>
            ret = USBD_FAIL;
 800901c:	2303      	movs	r3, #3
 800901e:	75fb      	strb	r3, [r7, #23]
          break;
 8009020:	e02b      	b.n	800907a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009028:	b2db      	uxtb	r3, r3
 800902a:	2b03      	cmp	r3, #3
 800902c:	d107      	bne.n	800903e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800902e:	f107 030d 	add.w	r3, r7, #13
 8009032:	2201      	movs	r2, #1
 8009034:	4619      	mov	r1, r3
 8009036:	6878      	ldr	r0, [r7, #4]
 8009038:	f001 fd68 	bl	800ab0c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800903c:	e01d      	b.n	800907a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800903e:	6839      	ldr	r1, [r7, #0]
 8009040:	6878      	ldr	r0, [r7, #4]
 8009042:	f001 fce6 	bl	800aa12 <USBD_CtlError>
            ret = USBD_FAIL;
 8009046:	2303      	movs	r3, #3
 8009048:	75fb      	strb	r3, [r7, #23]
          break;
 800904a:	e016      	b.n	800907a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009052:	b2db      	uxtb	r3, r3
 8009054:	2b03      	cmp	r3, #3
 8009056:	d00f      	beq.n	8009078 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8009058:	6839      	ldr	r1, [r7, #0]
 800905a:	6878      	ldr	r0, [r7, #4]
 800905c:	f001 fcd9 	bl	800aa12 <USBD_CtlError>
            ret = USBD_FAIL;
 8009060:	2303      	movs	r3, #3
 8009062:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009064:	e008      	b.n	8009078 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8009066:	6839      	ldr	r1, [r7, #0]
 8009068:	6878      	ldr	r0, [r7, #4]
 800906a:	f001 fcd2 	bl	800aa12 <USBD_CtlError>
          ret = USBD_FAIL;
 800906e:	2303      	movs	r3, #3
 8009070:	75fb      	strb	r3, [r7, #23]
          break;
 8009072:	e002      	b.n	800907a <USBD_CDC_Setup+0x19e>
          break;
 8009074:	bf00      	nop
 8009076:	e008      	b.n	800908a <USBD_CDC_Setup+0x1ae>
          break;
 8009078:	bf00      	nop
      }
      break;
 800907a:	e006      	b.n	800908a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800907c:	6839      	ldr	r1, [r7, #0]
 800907e:	6878      	ldr	r0, [r7, #4]
 8009080:	f001 fcc7 	bl	800aa12 <USBD_CtlError>
      ret = USBD_FAIL;
 8009084:	2303      	movs	r3, #3
 8009086:	75fb      	strb	r3, [r7, #23]
      break;
 8009088:	bf00      	nop
  }

  return (uint8_t)ret;
 800908a:	7dfb      	ldrb	r3, [r7, #23]
}
 800908c:	4618      	mov	r0, r3
 800908e:	3718      	adds	r7, #24
 8009090:	46bd      	mov	sp, r7
 8009092:	bd80      	pop	{r7, pc}

08009094 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009094:	b580      	push	{r7, lr}
 8009096:	b084      	sub	sp, #16
 8009098:	af00      	add	r7, sp, #0
 800909a:	6078      	str	r0, [r7, #4]
 800909c:	460b      	mov	r3, r1
 800909e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80090a6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	32b0      	adds	r2, #176	@ 0xb0
 80090b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d101      	bne.n	80090be <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80090ba:	2303      	movs	r3, #3
 80090bc:	e065      	b.n	800918a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	32b0      	adds	r2, #176	@ 0xb0
 80090c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090cc:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80090ce:	78fb      	ldrb	r3, [r7, #3]
 80090d0:	f003 020f 	and.w	r2, r3, #15
 80090d4:	6879      	ldr	r1, [r7, #4]
 80090d6:	4613      	mov	r3, r2
 80090d8:	009b      	lsls	r3, r3, #2
 80090da:	4413      	add	r3, r2
 80090dc:	009b      	lsls	r3, r3, #2
 80090de:	440b      	add	r3, r1
 80090e0:	3314      	adds	r3, #20
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d02f      	beq.n	8009148 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80090e8:	78fb      	ldrb	r3, [r7, #3]
 80090ea:	f003 020f 	and.w	r2, r3, #15
 80090ee:	6879      	ldr	r1, [r7, #4]
 80090f0:	4613      	mov	r3, r2
 80090f2:	009b      	lsls	r3, r3, #2
 80090f4:	4413      	add	r3, r2
 80090f6:	009b      	lsls	r3, r3, #2
 80090f8:	440b      	add	r3, r1
 80090fa:	3314      	adds	r3, #20
 80090fc:	681a      	ldr	r2, [r3, #0]
 80090fe:	78fb      	ldrb	r3, [r7, #3]
 8009100:	f003 010f 	and.w	r1, r3, #15
 8009104:	68f8      	ldr	r0, [r7, #12]
 8009106:	460b      	mov	r3, r1
 8009108:	00db      	lsls	r3, r3, #3
 800910a:	440b      	add	r3, r1
 800910c:	009b      	lsls	r3, r3, #2
 800910e:	4403      	add	r3, r0
 8009110:	331c      	adds	r3, #28
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	fbb2 f1f3 	udiv	r1, r2, r3
 8009118:	fb01 f303 	mul.w	r3, r1, r3
 800911c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800911e:	2b00      	cmp	r3, #0
 8009120:	d112      	bne.n	8009148 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8009122:	78fb      	ldrb	r3, [r7, #3]
 8009124:	f003 020f 	and.w	r2, r3, #15
 8009128:	6879      	ldr	r1, [r7, #4]
 800912a:	4613      	mov	r3, r2
 800912c:	009b      	lsls	r3, r3, #2
 800912e:	4413      	add	r3, r2
 8009130:	009b      	lsls	r3, r3, #2
 8009132:	440b      	add	r3, r1
 8009134:	3314      	adds	r3, #20
 8009136:	2200      	movs	r2, #0
 8009138:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800913a:	78f9      	ldrb	r1, [r7, #3]
 800913c:	2300      	movs	r3, #0
 800913e:	2200      	movs	r2, #0
 8009140:	6878      	ldr	r0, [r7, #4]
 8009142:	f002 fa38 	bl	800b5b6 <USBD_LL_Transmit>
 8009146:	e01f      	b.n	8009188 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8009148:	68bb      	ldr	r3, [r7, #8]
 800914a:	2200      	movs	r2, #0
 800914c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009156:	687a      	ldr	r2, [r7, #4]
 8009158:	33b0      	adds	r3, #176	@ 0xb0
 800915a:	009b      	lsls	r3, r3, #2
 800915c:	4413      	add	r3, r2
 800915e:	685b      	ldr	r3, [r3, #4]
 8009160:	691b      	ldr	r3, [r3, #16]
 8009162:	2b00      	cmp	r3, #0
 8009164:	d010      	beq.n	8009188 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800916c:	687a      	ldr	r2, [r7, #4]
 800916e:	33b0      	adds	r3, #176	@ 0xb0
 8009170:	009b      	lsls	r3, r3, #2
 8009172:	4413      	add	r3, r2
 8009174:	685b      	ldr	r3, [r3, #4]
 8009176:	691b      	ldr	r3, [r3, #16]
 8009178:	68ba      	ldr	r2, [r7, #8]
 800917a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800917e:	68ba      	ldr	r2, [r7, #8]
 8009180:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8009184:	78fa      	ldrb	r2, [r7, #3]
 8009186:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8009188:	2300      	movs	r3, #0
}
 800918a:	4618      	mov	r0, r3
 800918c:	3710      	adds	r7, #16
 800918e:	46bd      	mov	sp, r7
 8009190:	bd80      	pop	{r7, pc}

08009192 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009192:	b580      	push	{r7, lr}
 8009194:	b084      	sub	sp, #16
 8009196:	af00      	add	r7, sp, #0
 8009198:	6078      	str	r0, [r7, #4]
 800919a:	460b      	mov	r3, r1
 800919c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	32b0      	adds	r2, #176	@ 0xb0
 80091a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091ac:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	32b0      	adds	r2, #176	@ 0xb0
 80091b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d101      	bne.n	80091c4 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80091c0:	2303      	movs	r3, #3
 80091c2:	e01a      	b.n	80091fa <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80091c4:	78fb      	ldrb	r3, [r7, #3]
 80091c6:	4619      	mov	r1, r3
 80091c8:	6878      	ldr	r0, [r7, #4]
 80091ca:	f002 fa36 	bl	800b63a <USBD_LL_GetRxDataSize>
 80091ce:	4602      	mov	r2, r0
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80091dc:	687a      	ldr	r2, [r7, #4]
 80091de:	33b0      	adds	r3, #176	@ 0xb0
 80091e0:	009b      	lsls	r3, r3, #2
 80091e2:	4413      	add	r3, r2
 80091e4:	685b      	ldr	r3, [r3, #4]
 80091e6:	68db      	ldr	r3, [r3, #12]
 80091e8:	68fa      	ldr	r2, [r7, #12]
 80091ea:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80091ee:	68fa      	ldr	r2, [r7, #12]
 80091f0:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80091f4:	4611      	mov	r1, r2
 80091f6:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80091f8:	2300      	movs	r3, #0
}
 80091fa:	4618      	mov	r0, r3
 80091fc:	3710      	adds	r7, #16
 80091fe:	46bd      	mov	sp, r7
 8009200:	bd80      	pop	{r7, pc}

08009202 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009202:	b580      	push	{r7, lr}
 8009204:	b084      	sub	sp, #16
 8009206:	af00      	add	r7, sp, #0
 8009208:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	32b0      	adds	r2, #176	@ 0xb0
 8009214:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009218:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	2b00      	cmp	r3, #0
 800921e:	d101      	bne.n	8009224 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009220:	2303      	movs	r3, #3
 8009222:	e024      	b.n	800926e <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800922a:	687a      	ldr	r2, [r7, #4]
 800922c:	33b0      	adds	r3, #176	@ 0xb0
 800922e:	009b      	lsls	r3, r3, #2
 8009230:	4413      	add	r3, r2
 8009232:	685b      	ldr	r3, [r3, #4]
 8009234:	2b00      	cmp	r3, #0
 8009236:	d019      	beq.n	800926c <USBD_CDC_EP0_RxReady+0x6a>
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800923e:	2bff      	cmp	r3, #255	@ 0xff
 8009240:	d014      	beq.n	800926c <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009248:	687a      	ldr	r2, [r7, #4]
 800924a:	33b0      	adds	r3, #176	@ 0xb0
 800924c:	009b      	lsls	r3, r3, #2
 800924e:	4413      	add	r3, r2
 8009250:	685b      	ldr	r3, [r3, #4]
 8009252:	689b      	ldr	r3, [r3, #8]
 8009254:	68fa      	ldr	r2, [r7, #12]
 8009256:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800925a:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800925c:	68fa      	ldr	r2, [r7, #12]
 800925e:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009262:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	22ff      	movs	r2, #255	@ 0xff
 8009268:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800926c:	2300      	movs	r3, #0
}
 800926e:	4618      	mov	r0, r3
 8009270:	3710      	adds	r7, #16
 8009272:	46bd      	mov	sp, r7
 8009274:	bd80      	pop	{r7, pc}
	...

08009278 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009278:	b580      	push	{r7, lr}
 800927a:	b086      	sub	sp, #24
 800927c:	af00      	add	r7, sp, #0
 800927e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009280:	2182      	movs	r1, #130	@ 0x82
 8009282:	4818      	ldr	r0, [pc, #96]	@ (80092e4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009284:	f000 fd62 	bl	8009d4c <USBD_GetEpDesc>
 8009288:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800928a:	2101      	movs	r1, #1
 800928c:	4815      	ldr	r0, [pc, #84]	@ (80092e4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800928e:	f000 fd5d 	bl	8009d4c <USBD_GetEpDesc>
 8009292:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009294:	2181      	movs	r1, #129	@ 0x81
 8009296:	4813      	ldr	r0, [pc, #76]	@ (80092e4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009298:	f000 fd58 	bl	8009d4c <USBD_GetEpDesc>
 800929c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800929e:	697b      	ldr	r3, [r7, #20]
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d002      	beq.n	80092aa <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80092a4:	697b      	ldr	r3, [r7, #20]
 80092a6:	2210      	movs	r2, #16
 80092a8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80092aa:	693b      	ldr	r3, [r7, #16]
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d006      	beq.n	80092be <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80092b0:	693b      	ldr	r3, [r7, #16]
 80092b2:	2200      	movs	r2, #0
 80092b4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80092b8:	711a      	strb	r2, [r3, #4]
 80092ba:	2200      	movs	r2, #0
 80092bc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d006      	beq.n	80092d2 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	2200      	movs	r2, #0
 80092c8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80092cc:	711a      	strb	r2, [r3, #4]
 80092ce:	2200      	movs	r2, #0
 80092d0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	2243      	movs	r2, #67	@ 0x43
 80092d6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80092d8:	4b02      	ldr	r3, [pc, #8]	@ (80092e4 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80092da:	4618      	mov	r0, r3
 80092dc:	3718      	adds	r7, #24
 80092de:	46bd      	mov	sp, r7
 80092e0:	bd80      	pop	{r7, pc}
 80092e2:	bf00      	nop
 80092e4:	20000064 	.word	0x20000064

080092e8 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80092e8:	b580      	push	{r7, lr}
 80092ea:	b086      	sub	sp, #24
 80092ec:	af00      	add	r7, sp, #0
 80092ee:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80092f0:	2182      	movs	r1, #130	@ 0x82
 80092f2:	4818      	ldr	r0, [pc, #96]	@ (8009354 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80092f4:	f000 fd2a 	bl	8009d4c <USBD_GetEpDesc>
 80092f8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80092fa:	2101      	movs	r1, #1
 80092fc:	4815      	ldr	r0, [pc, #84]	@ (8009354 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80092fe:	f000 fd25 	bl	8009d4c <USBD_GetEpDesc>
 8009302:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009304:	2181      	movs	r1, #129	@ 0x81
 8009306:	4813      	ldr	r0, [pc, #76]	@ (8009354 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009308:	f000 fd20 	bl	8009d4c <USBD_GetEpDesc>
 800930c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800930e:	697b      	ldr	r3, [r7, #20]
 8009310:	2b00      	cmp	r3, #0
 8009312:	d002      	beq.n	800931a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8009314:	697b      	ldr	r3, [r7, #20]
 8009316:	2210      	movs	r2, #16
 8009318:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800931a:	693b      	ldr	r3, [r7, #16]
 800931c:	2b00      	cmp	r3, #0
 800931e:	d006      	beq.n	800932e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009320:	693b      	ldr	r3, [r7, #16]
 8009322:	2200      	movs	r2, #0
 8009324:	711a      	strb	r2, [r3, #4]
 8009326:	2200      	movs	r2, #0
 8009328:	f042 0202 	orr.w	r2, r2, #2
 800932c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	2b00      	cmp	r3, #0
 8009332:	d006      	beq.n	8009342 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	2200      	movs	r2, #0
 8009338:	711a      	strb	r2, [r3, #4]
 800933a:	2200      	movs	r2, #0
 800933c:	f042 0202 	orr.w	r2, r2, #2
 8009340:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	2243      	movs	r2, #67	@ 0x43
 8009346:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009348:	4b02      	ldr	r3, [pc, #8]	@ (8009354 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800934a:	4618      	mov	r0, r3
 800934c:	3718      	adds	r7, #24
 800934e:	46bd      	mov	sp, r7
 8009350:	bd80      	pop	{r7, pc}
 8009352:	bf00      	nop
 8009354:	20000064 	.word	0x20000064

08009358 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009358:	b580      	push	{r7, lr}
 800935a:	b086      	sub	sp, #24
 800935c:	af00      	add	r7, sp, #0
 800935e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009360:	2182      	movs	r1, #130	@ 0x82
 8009362:	4818      	ldr	r0, [pc, #96]	@ (80093c4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009364:	f000 fcf2 	bl	8009d4c <USBD_GetEpDesc>
 8009368:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800936a:	2101      	movs	r1, #1
 800936c:	4815      	ldr	r0, [pc, #84]	@ (80093c4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800936e:	f000 fced 	bl	8009d4c <USBD_GetEpDesc>
 8009372:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009374:	2181      	movs	r1, #129	@ 0x81
 8009376:	4813      	ldr	r0, [pc, #76]	@ (80093c4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009378:	f000 fce8 	bl	8009d4c <USBD_GetEpDesc>
 800937c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800937e:	697b      	ldr	r3, [r7, #20]
 8009380:	2b00      	cmp	r3, #0
 8009382:	d002      	beq.n	800938a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009384:	697b      	ldr	r3, [r7, #20]
 8009386:	2210      	movs	r2, #16
 8009388:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800938a:	693b      	ldr	r3, [r7, #16]
 800938c:	2b00      	cmp	r3, #0
 800938e:	d006      	beq.n	800939e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009390:	693b      	ldr	r3, [r7, #16]
 8009392:	2200      	movs	r2, #0
 8009394:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009398:	711a      	strb	r2, [r3, #4]
 800939a:	2200      	movs	r2, #0
 800939c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d006      	beq.n	80093b2 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	2200      	movs	r2, #0
 80093a8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80093ac:	711a      	strb	r2, [r3, #4]
 80093ae:	2200      	movs	r2, #0
 80093b0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	2243      	movs	r2, #67	@ 0x43
 80093b6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80093b8:	4b02      	ldr	r3, [pc, #8]	@ (80093c4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80093ba:	4618      	mov	r0, r3
 80093bc:	3718      	adds	r7, #24
 80093be:	46bd      	mov	sp, r7
 80093c0:	bd80      	pop	{r7, pc}
 80093c2:	bf00      	nop
 80093c4:	20000064 	.word	0x20000064

080093c8 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80093c8:	b480      	push	{r7}
 80093ca:	b083      	sub	sp, #12
 80093cc:	af00      	add	r7, sp, #0
 80093ce:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	220a      	movs	r2, #10
 80093d4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80093d6:	4b03      	ldr	r3, [pc, #12]	@ (80093e4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80093d8:	4618      	mov	r0, r3
 80093da:	370c      	adds	r7, #12
 80093dc:	46bd      	mov	sp, r7
 80093de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e2:	4770      	bx	lr
 80093e4:	20000020 	.word	0x20000020

080093e8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80093e8:	b480      	push	{r7}
 80093ea:	b083      	sub	sp, #12
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	6078      	str	r0, [r7, #4]
 80093f0:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80093f2:	683b      	ldr	r3, [r7, #0]
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d101      	bne.n	80093fc <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80093f8:	2303      	movs	r3, #3
 80093fa:	e009      	b.n	8009410 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009402:	687a      	ldr	r2, [r7, #4]
 8009404:	33b0      	adds	r3, #176	@ 0xb0
 8009406:	009b      	lsls	r3, r3, #2
 8009408:	4413      	add	r3, r2
 800940a:	683a      	ldr	r2, [r7, #0]
 800940c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800940e:	2300      	movs	r3, #0
}
 8009410:	4618      	mov	r0, r3
 8009412:	370c      	adds	r7, #12
 8009414:	46bd      	mov	sp, r7
 8009416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800941a:	4770      	bx	lr

0800941c <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800941c:	b480      	push	{r7}
 800941e:	b087      	sub	sp, #28
 8009420:	af00      	add	r7, sp, #0
 8009422:	60f8      	str	r0, [r7, #12]
 8009424:	60b9      	str	r1, [r7, #8]
 8009426:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	32b0      	adds	r2, #176	@ 0xb0
 8009432:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009436:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8009438:	697b      	ldr	r3, [r7, #20]
 800943a:	2b00      	cmp	r3, #0
 800943c:	d101      	bne.n	8009442 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800943e:	2303      	movs	r3, #3
 8009440:	e008      	b.n	8009454 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8009442:	697b      	ldr	r3, [r7, #20]
 8009444:	68ba      	ldr	r2, [r7, #8]
 8009446:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800944a:	697b      	ldr	r3, [r7, #20]
 800944c:	687a      	ldr	r2, [r7, #4]
 800944e:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8009452:	2300      	movs	r3, #0
}
 8009454:	4618      	mov	r0, r3
 8009456:	371c      	adds	r7, #28
 8009458:	46bd      	mov	sp, r7
 800945a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800945e:	4770      	bx	lr

08009460 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8009460:	b480      	push	{r7}
 8009462:	b085      	sub	sp, #20
 8009464:	af00      	add	r7, sp, #0
 8009466:	6078      	str	r0, [r7, #4]
 8009468:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	32b0      	adds	r2, #176	@ 0xb0
 8009474:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009478:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	2b00      	cmp	r3, #0
 800947e:	d101      	bne.n	8009484 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8009480:	2303      	movs	r3, #3
 8009482:	e004      	b.n	800948e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	683a      	ldr	r2, [r7, #0]
 8009488:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800948c:	2300      	movs	r3, #0
}
 800948e:	4618      	mov	r0, r3
 8009490:	3714      	adds	r7, #20
 8009492:	46bd      	mov	sp, r7
 8009494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009498:	4770      	bx	lr
	...

0800949c <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800949c:	b580      	push	{r7, lr}
 800949e:	b084      	sub	sp, #16
 80094a0:	af00      	add	r7, sp, #0
 80094a2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	32b0      	adds	r2, #176	@ 0xb0
 80094ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094b2:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 80094b4:	2301      	movs	r3, #1
 80094b6:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80094b8:	68bb      	ldr	r3, [r7, #8]
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d101      	bne.n	80094c2 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80094be:	2303      	movs	r3, #3
 80094c0:	e025      	b.n	800950e <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 80094c2:	68bb      	ldr	r3, [r7, #8]
 80094c4:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d11f      	bne.n	800950c <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80094cc:	68bb      	ldr	r3, [r7, #8]
 80094ce:	2201      	movs	r2, #1
 80094d0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 80094d4:	4b10      	ldr	r3, [pc, #64]	@ (8009518 <USBD_CDC_TransmitPacket+0x7c>)
 80094d6:	781b      	ldrb	r3, [r3, #0]
 80094d8:	f003 020f 	and.w	r2, r3, #15
 80094dc:	68bb      	ldr	r3, [r7, #8]
 80094de:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 80094e2:	6878      	ldr	r0, [r7, #4]
 80094e4:	4613      	mov	r3, r2
 80094e6:	009b      	lsls	r3, r3, #2
 80094e8:	4413      	add	r3, r2
 80094ea:	009b      	lsls	r3, r3, #2
 80094ec:	4403      	add	r3, r0
 80094ee:	3314      	adds	r3, #20
 80094f0:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 80094f2:	4b09      	ldr	r3, [pc, #36]	@ (8009518 <USBD_CDC_TransmitPacket+0x7c>)
 80094f4:	7819      	ldrb	r1, [r3, #0]
 80094f6:	68bb      	ldr	r3, [r7, #8]
 80094f8:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80094fc:	68bb      	ldr	r3, [r7, #8]
 80094fe:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8009502:	6878      	ldr	r0, [r7, #4]
 8009504:	f002 f857 	bl	800b5b6 <USBD_LL_Transmit>

    ret = USBD_OK;
 8009508:	2300      	movs	r3, #0
 800950a:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800950c:	7bfb      	ldrb	r3, [r7, #15]
}
 800950e:	4618      	mov	r0, r3
 8009510:	3710      	adds	r7, #16
 8009512:	46bd      	mov	sp, r7
 8009514:	bd80      	pop	{r7, pc}
 8009516:	bf00      	nop
 8009518:	200000a7 	.word	0x200000a7

0800951c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800951c:	b580      	push	{r7, lr}
 800951e:	b084      	sub	sp, #16
 8009520:	af00      	add	r7, sp, #0
 8009522:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	32b0      	adds	r2, #176	@ 0xb0
 800952e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009532:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	32b0      	adds	r2, #176	@ 0xb0
 800953e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009542:	2b00      	cmp	r3, #0
 8009544:	d101      	bne.n	800954a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8009546:	2303      	movs	r3, #3
 8009548:	e018      	b.n	800957c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	7c1b      	ldrb	r3, [r3, #16]
 800954e:	2b00      	cmp	r3, #0
 8009550:	d10a      	bne.n	8009568 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009552:	4b0c      	ldr	r3, [pc, #48]	@ (8009584 <USBD_CDC_ReceivePacket+0x68>)
 8009554:	7819      	ldrb	r1, [r3, #0]
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800955c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009560:	6878      	ldr	r0, [r7, #4]
 8009562:	f002 f849 	bl	800b5f8 <USBD_LL_PrepareReceive>
 8009566:	e008      	b.n	800957a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009568:	4b06      	ldr	r3, [pc, #24]	@ (8009584 <USBD_CDC_ReceivePacket+0x68>)
 800956a:	7819      	ldrb	r1, [r3, #0]
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009572:	2340      	movs	r3, #64	@ 0x40
 8009574:	6878      	ldr	r0, [r7, #4]
 8009576:	f002 f83f 	bl	800b5f8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800957a:	2300      	movs	r3, #0
}
 800957c:	4618      	mov	r0, r3
 800957e:	3710      	adds	r7, #16
 8009580:	46bd      	mov	sp, r7
 8009582:	bd80      	pop	{r7, pc}
 8009584:	200000a8 	.word	0x200000a8

08009588 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009588:	b580      	push	{r7, lr}
 800958a:	b086      	sub	sp, #24
 800958c:	af00      	add	r7, sp, #0
 800958e:	60f8      	str	r0, [r7, #12]
 8009590:	60b9      	str	r1, [r7, #8]
 8009592:	4613      	mov	r3, r2
 8009594:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	2b00      	cmp	r3, #0
 800959a:	d101      	bne.n	80095a0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800959c:	2303      	movs	r3, #3
 800959e:	e01f      	b.n	80095e0 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	2200      	movs	r2, #0
 80095a4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	2200      	movs	r2, #0
 80095ac:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	2200      	movs	r2, #0
 80095b4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80095b8:	68bb      	ldr	r3, [r7, #8]
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d003      	beq.n	80095c6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	68ba      	ldr	r2, [r7, #8]
 80095c2:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	2201      	movs	r2, #1
 80095ca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	79fa      	ldrb	r2, [r7, #7]
 80095d2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80095d4:	68f8      	ldr	r0, [r7, #12]
 80095d6:	f001 feb5 	bl	800b344 <USBD_LL_Init>
 80095da:	4603      	mov	r3, r0
 80095dc:	75fb      	strb	r3, [r7, #23]

  return ret;
 80095de:	7dfb      	ldrb	r3, [r7, #23]
}
 80095e0:	4618      	mov	r0, r3
 80095e2:	3718      	adds	r7, #24
 80095e4:	46bd      	mov	sp, r7
 80095e6:	bd80      	pop	{r7, pc}

080095e8 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80095e8:	b580      	push	{r7, lr}
 80095ea:	b084      	sub	sp, #16
 80095ec:	af00      	add	r7, sp, #0
 80095ee:	6078      	str	r0, [r7, #4]
 80095f0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80095f2:	2300      	movs	r3, #0
 80095f4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80095f6:	683b      	ldr	r3, [r7, #0]
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d101      	bne.n	8009600 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80095fc:	2303      	movs	r3, #3
 80095fe:	e025      	b.n	800964c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	683a      	ldr	r2, [r7, #0]
 8009604:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	32ae      	adds	r2, #174	@ 0xae
 8009612:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009616:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009618:	2b00      	cmp	r3, #0
 800961a:	d00f      	beq.n	800963c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	32ae      	adds	r2, #174	@ 0xae
 8009626:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800962a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800962c:	f107 020e 	add.w	r2, r7, #14
 8009630:	4610      	mov	r0, r2
 8009632:	4798      	blx	r3
 8009634:	4602      	mov	r2, r0
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009642:	1c5a      	adds	r2, r3, #1
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800964a:	2300      	movs	r3, #0
}
 800964c:	4618      	mov	r0, r3
 800964e:	3710      	adds	r7, #16
 8009650:	46bd      	mov	sp, r7
 8009652:	bd80      	pop	{r7, pc}

08009654 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009654:	b580      	push	{r7, lr}
 8009656:	b082      	sub	sp, #8
 8009658:	af00      	add	r7, sp, #0
 800965a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800965c:	6878      	ldr	r0, [r7, #4]
 800965e:	f001 fec1 	bl	800b3e4 <USBD_LL_Start>
 8009662:	4603      	mov	r3, r0
}
 8009664:	4618      	mov	r0, r3
 8009666:	3708      	adds	r7, #8
 8009668:	46bd      	mov	sp, r7
 800966a:	bd80      	pop	{r7, pc}

0800966c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800966c:	b480      	push	{r7}
 800966e:	b083      	sub	sp, #12
 8009670:	af00      	add	r7, sp, #0
 8009672:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009674:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8009676:	4618      	mov	r0, r3
 8009678:	370c      	adds	r7, #12
 800967a:	46bd      	mov	sp, r7
 800967c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009680:	4770      	bx	lr

08009682 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009682:	b580      	push	{r7, lr}
 8009684:	b084      	sub	sp, #16
 8009686:	af00      	add	r7, sp, #0
 8009688:	6078      	str	r0, [r7, #4]
 800968a:	460b      	mov	r3, r1
 800968c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800968e:	2300      	movs	r3, #0
 8009690:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009698:	2b00      	cmp	r3, #0
 800969a:	d009      	beq.n	80096b0 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	78fa      	ldrb	r2, [r7, #3]
 80096a6:	4611      	mov	r1, r2
 80096a8:	6878      	ldr	r0, [r7, #4]
 80096aa:	4798      	blx	r3
 80096ac:	4603      	mov	r3, r0
 80096ae:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80096b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80096b2:	4618      	mov	r0, r3
 80096b4:	3710      	adds	r7, #16
 80096b6:	46bd      	mov	sp, r7
 80096b8:	bd80      	pop	{r7, pc}

080096ba <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80096ba:	b580      	push	{r7, lr}
 80096bc:	b084      	sub	sp, #16
 80096be:	af00      	add	r7, sp, #0
 80096c0:	6078      	str	r0, [r7, #4]
 80096c2:	460b      	mov	r3, r1
 80096c4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80096c6:	2300      	movs	r3, #0
 80096c8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80096d0:	685b      	ldr	r3, [r3, #4]
 80096d2:	78fa      	ldrb	r2, [r7, #3]
 80096d4:	4611      	mov	r1, r2
 80096d6:	6878      	ldr	r0, [r7, #4]
 80096d8:	4798      	blx	r3
 80096da:	4603      	mov	r3, r0
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d001      	beq.n	80096e4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80096e0:	2303      	movs	r3, #3
 80096e2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80096e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80096e6:	4618      	mov	r0, r3
 80096e8:	3710      	adds	r7, #16
 80096ea:	46bd      	mov	sp, r7
 80096ec:	bd80      	pop	{r7, pc}

080096ee <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80096ee:	b580      	push	{r7, lr}
 80096f0:	b084      	sub	sp, #16
 80096f2:	af00      	add	r7, sp, #0
 80096f4:	6078      	str	r0, [r7, #4]
 80096f6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80096fe:	6839      	ldr	r1, [r7, #0]
 8009700:	4618      	mov	r0, r3
 8009702:	f001 f94c 	bl	800a99e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	2201      	movs	r2, #1
 800970a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8009714:	461a      	mov	r2, r3
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009722:	f003 031f 	and.w	r3, r3, #31
 8009726:	2b02      	cmp	r3, #2
 8009728:	d01a      	beq.n	8009760 <USBD_LL_SetupStage+0x72>
 800972a:	2b02      	cmp	r3, #2
 800972c:	d822      	bhi.n	8009774 <USBD_LL_SetupStage+0x86>
 800972e:	2b00      	cmp	r3, #0
 8009730:	d002      	beq.n	8009738 <USBD_LL_SetupStage+0x4a>
 8009732:	2b01      	cmp	r3, #1
 8009734:	d00a      	beq.n	800974c <USBD_LL_SetupStage+0x5e>
 8009736:	e01d      	b.n	8009774 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800973e:	4619      	mov	r1, r3
 8009740:	6878      	ldr	r0, [r7, #4]
 8009742:	f000 fb77 	bl	8009e34 <USBD_StdDevReq>
 8009746:	4603      	mov	r3, r0
 8009748:	73fb      	strb	r3, [r7, #15]
      break;
 800974a:	e020      	b.n	800978e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009752:	4619      	mov	r1, r3
 8009754:	6878      	ldr	r0, [r7, #4]
 8009756:	f000 fbdf 	bl	8009f18 <USBD_StdItfReq>
 800975a:	4603      	mov	r3, r0
 800975c:	73fb      	strb	r3, [r7, #15]
      break;
 800975e:	e016      	b.n	800978e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009766:	4619      	mov	r1, r3
 8009768:	6878      	ldr	r0, [r7, #4]
 800976a:	f000 fc41 	bl	8009ff0 <USBD_StdEPReq>
 800976e:	4603      	mov	r3, r0
 8009770:	73fb      	strb	r3, [r7, #15]
      break;
 8009772:	e00c      	b.n	800978e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800977a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800977e:	b2db      	uxtb	r3, r3
 8009780:	4619      	mov	r1, r3
 8009782:	6878      	ldr	r0, [r7, #4]
 8009784:	f001 fe8e 	bl	800b4a4 <USBD_LL_StallEP>
 8009788:	4603      	mov	r3, r0
 800978a:	73fb      	strb	r3, [r7, #15]
      break;
 800978c:	bf00      	nop
  }

  return ret;
 800978e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009790:	4618      	mov	r0, r3
 8009792:	3710      	adds	r7, #16
 8009794:	46bd      	mov	sp, r7
 8009796:	bd80      	pop	{r7, pc}

08009798 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009798:	b580      	push	{r7, lr}
 800979a:	b086      	sub	sp, #24
 800979c:	af00      	add	r7, sp, #0
 800979e:	60f8      	str	r0, [r7, #12]
 80097a0:	460b      	mov	r3, r1
 80097a2:	607a      	str	r2, [r7, #4]
 80097a4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80097a6:	2300      	movs	r3, #0
 80097a8:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80097aa:	7afb      	ldrb	r3, [r7, #11]
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d177      	bne.n	80098a0 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80097b6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80097be:	2b03      	cmp	r3, #3
 80097c0:	f040 80a1 	bne.w	8009906 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 80097c4:	693b      	ldr	r3, [r7, #16]
 80097c6:	685b      	ldr	r3, [r3, #4]
 80097c8:	693a      	ldr	r2, [r7, #16]
 80097ca:	8992      	ldrh	r2, [r2, #12]
 80097cc:	4293      	cmp	r3, r2
 80097ce:	d91c      	bls.n	800980a <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 80097d0:	693b      	ldr	r3, [r7, #16]
 80097d2:	685b      	ldr	r3, [r3, #4]
 80097d4:	693a      	ldr	r2, [r7, #16]
 80097d6:	8992      	ldrh	r2, [r2, #12]
 80097d8:	1a9a      	subs	r2, r3, r2
 80097da:	693b      	ldr	r3, [r7, #16]
 80097dc:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 80097de:	693b      	ldr	r3, [r7, #16]
 80097e0:	691b      	ldr	r3, [r3, #16]
 80097e2:	693a      	ldr	r2, [r7, #16]
 80097e4:	8992      	ldrh	r2, [r2, #12]
 80097e6:	441a      	add	r2, r3
 80097e8:	693b      	ldr	r3, [r7, #16]
 80097ea:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 80097ec:	693b      	ldr	r3, [r7, #16]
 80097ee:	6919      	ldr	r1, [r3, #16]
 80097f0:	693b      	ldr	r3, [r7, #16]
 80097f2:	899b      	ldrh	r3, [r3, #12]
 80097f4:	461a      	mov	r2, r3
 80097f6:	693b      	ldr	r3, [r7, #16]
 80097f8:	685b      	ldr	r3, [r3, #4]
 80097fa:	4293      	cmp	r3, r2
 80097fc:	bf38      	it	cc
 80097fe:	4613      	movcc	r3, r2
 8009800:	461a      	mov	r2, r3
 8009802:	68f8      	ldr	r0, [r7, #12]
 8009804:	f001 f9d2 	bl	800abac <USBD_CtlContinueRx>
 8009808:	e07d      	b.n	8009906 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009810:	f003 031f 	and.w	r3, r3, #31
 8009814:	2b02      	cmp	r3, #2
 8009816:	d014      	beq.n	8009842 <USBD_LL_DataOutStage+0xaa>
 8009818:	2b02      	cmp	r3, #2
 800981a:	d81d      	bhi.n	8009858 <USBD_LL_DataOutStage+0xc0>
 800981c:	2b00      	cmp	r3, #0
 800981e:	d002      	beq.n	8009826 <USBD_LL_DataOutStage+0x8e>
 8009820:	2b01      	cmp	r3, #1
 8009822:	d003      	beq.n	800982c <USBD_LL_DataOutStage+0x94>
 8009824:	e018      	b.n	8009858 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8009826:	2300      	movs	r3, #0
 8009828:	75bb      	strb	r3, [r7, #22]
            break;
 800982a:	e018      	b.n	800985e <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009832:	b2db      	uxtb	r3, r3
 8009834:	4619      	mov	r1, r3
 8009836:	68f8      	ldr	r0, [r7, #12]
 8009838:	f000 fa6e 	bl	8009d18 <USBD_CoreFindIF>
 800983c:	4603      	mov	r3, r0
 800983e:	75bb      	strb	r3, [r7, #22]
            break;
 8009840:	e00d      	b.n	800985e <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009848:	b2db      	uxtb	r3, r3
 800984a:	4619      	mov	r1, r3
 800984c:	68f8      	ldr	r0, [r7, #12]
 800984e:	f000 fa70 	bl	8009d32 <USBD_CoreFindEP>
 8009852:	4603      	mov	r3, r0
 8009854:	75bb      	strb	r3, [r7, #22]
            break;
 8009856:	e002      	b.n	800985e <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8009858:	2300      	movs	r3, #0
 800985a:	75bb      	strb	r3, [r7, #22]
            break;
 800985c:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800985e:	7dbb      	ldrb	r3, [r7, #22]
 8009860:	2b00      	cmp	r3, #0
 8009862:	d119      	bne.n	8009898 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800986a:	b2db      	uxtb	r3, r3
 800986c:	2b03      	cmp	r3, #3
 800986e:	d113      	bne.n	8009898 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8009870:	7dba      	ldrb	r2, [r7, #22]
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	32ae      	adds	r2, #174	@ 0xae
 8009876:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800987a:	691b      	ldr	r3, [r3, #16]
 800987c:	2b00      	cmp	r3, #0
 800987e:	d00b      	beq.n	8009898 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8009880:	7dba      	ldrb	r2, [r7, #22]
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8009888:	7dba      	ldrb	r2, [r7, #22]
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	32ae      	adds	r2, #174	@ 0xae
 800988e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009892:	691b      	ldr	r3, [r3, #16]
 8009894:	68f8      	ldr	r0, [r7, #12]
 8009896:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8009898:	68f8      	ldr	r0, [r7, #12]
 800989a:	f001 f998 	bl	800abce <USBD_CtlSendStatus>
 800989e:	e032      	b.n	8009906 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80098a0:	7afb      	ldrb	r3, [r7, #11]
 80098a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80098a6:	b2db      	uxtb	r3, r3
 80098a8:	4619      	mov	r1, r3
 80098aa:	68f8      	ldr	r0, [r7, #12]
 80098ac:	f000 fa41 	bl	8009d32 <USBD_CoreFindEP>
 80098b0:	4603      	mov	r3, r0
 80098b2:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80098b4:	7dbb      	ldrb	r3, [r7, #22]
 80098b6:	2bff      	cmp	r3, #255	@ 0xff
 80098b8:	d025      	beq.n	8009906 <USBD_LL_DataOutStage+0x16e>
 80098ba:	7dbb      	ldrb	r3, [r7, #22]
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d122      	bne.n	8009906 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80098c6:	b2db      	uxtb	r3, r3
 80098c8:	2b03      	cmp	r3, #3
 80098ca:	d117      	bne.n	80098fc <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80098cc:	7dba      	ldrb	r2, [r7, #22]
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	32ae      	adds	r2, #174	@ 0xae
 80098d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80098d6:	699b      	ldr	r3, [r3, #24]
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d00f      	beq.n	80098fc <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 80098dc:	7dba      	ldrb	r2, [r7, #22]
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80098e4:	7dba      	ldrb	r2, [r7, #22]
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	32ae      	adds	r2, #174	@ 0xae
 80098ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80098ee:	699b      	ldr	r3, [r3, #24]
 80098f0:	7afa      	ldrb	r2, [r7, #11]
 80098f2:	4611      	mov	r1, r2
 80098f4:	68f8      	ldr	r0, [r7, #12]
 80098f6:	4798      	blx	r3
 80098f8:	4603      	mov	r3, r0
 80098fa:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80098fc:	7dfb      	ldrb	r3, [r7, #23]
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d001      	beq.n	8009906 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8009902:	7dfb      	ldrb	r3, [r7, #23]
 8009904:	e000      	b.n	8009908 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8009906:	2300      	movs	r3, #0
}
 8009908:	4618      	mov	r0, r3
 800990a:	3718      	adds	r7, #24
 800990c:	46bd      	mov	sp, r7
 800990e:	bd80      	pop	{r7, pc}

08009910 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009910:	b580      	push	{r7, lr}
 8009912:	b086      	sub	sp, #24
 8009914:	af00      	add	r7, sp, #0
 8009916:	60f8      	str	r0, [r7, #12]
 8009918:	460b      	mov	r3, r1
 800991a:	607a      	str	r2, [r7, #4]
 800991c:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800991e:	7afb      	ldrb	r3, [r7, #11]
 8009920:	2b00      	cmp	r3, #0
 8009922:	d178      	bne.n	8009a16 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	3314      	adds	r3, #20
 8009928:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009930:	2b02      	cmp	r3, #2
 8009932:	d163      	bne.n	80099fc <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8009934:	693b      	ldr	r3, [r7, #16]
 8009936:	685b      	ldr	r3, [r3, #4]
 8009938:	693a      	ldr	r2, [r7, #16]
 800993a:	8992      	ldrh	r2, [r2, #12]
 800993c:	4293      	cmp	r3, r2
 800993e:	d91c      	bls.n	800997a <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8009940:	693b      	ldr	r3, [r7, #16]
 8009942:	685b      	ldr	r3, [r3, #4]
 8009944:	693a      	ldr	r2, [r7, #16]
 8009946:	8992      	ldrh	r2, [r2, #12]
 8009948:	1a9a      	subs	r2, r3, r2
 800994a:	693b      	ldr	r3, [r7, #16]
 800994c:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800994e:	693b      	ldr	r3, [r7, #16]
 8009950:	691b      	ldr	r3, [r3, #16]
 8009952:	693a      	ldr	r2, [r7, #16]
 8009954:	8992      	ldrh	r2, [r2, #12]
 8009956:	441a      	add	r2, r3
 8009958:	693b      	ldr	r3, [r7, #16]
 800995a:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800995c:	693b      	ldr	r3, [r7, #16]
 800995e:	6919      	ldr	r1, [r3, #16]
 8009960:	693b      	ldr	r3, [r7, #16]
 8009962:	685b      	ldr	r3, [r3, #4]
 8009964:	461a      	mov	r2, r3
 8009966:	68f8      	ldr	r0, [r7, #12]
 8009968:	f001 f8ee 	bl	800ab48 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800996c:	2300      	movs	r3, #0
 800996e:	2200      	movs	r2, #0
 8009970:	2100      	movs	r1, #0
 8009972:	68f8      	ldr	r0, [r7, #12]
 8009974:	f001 fe40 	bl	800b5f8 <USBD_LL_PrepareReceive>
 8009978:	e040      	b.n	80099fc <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800997a:	693b      	ldr	r3, [r7, #16]
 800997c:	899b      	ldrh	r3, [r3, #12]
 800997e:	461a      	mov	r2, r3
 8009980:	693b      	ldr	r3, [r7, #16]
 8009982:	685b      	ldr	r3, [r3, #4]
 8009984:	429a      	cmp	r2, r3
 8009986:	d11c      	bne.n	80099c2 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8009988:	693b      	ldr	r3, [r7, #16]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	693a      	ldr	r2, [r7, #16]
 800998e:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009990:	4293      	cmp	r3, r2
 8009992:	d316      	bcc.n	80099c2 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8009994:	693b      	ldr	r3, [r7, #16]
 8009996:	681a      	ldr	r2, [r3, #0]
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800999e:	429a      	cmp	r2, r3
 80099a0:	d20f      	bcs.n	80099c2 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80099a2:	2200      	movs	r2, #0
 80099a4:	2100      	movs	r1, #0
 80099a6:	68f8      	ldr	r0, [r7, #12]
 80099a8:	f001 f8ce 	bl	800ab48 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	2200      	movs	r2, #0
 80099b0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80099b4:	2300      	movs	r3, #0
 80099b6:	2200      	movs	r2, #0
 80099b8:	2100      	movs	r1, #0
 80099ba:	68f8      	ldr	r0, [r7, #12]
 80099bc:	f001 fe1c 	bl	800b5f8 <USBD_LL_PrepareReceive>
 80099c0:	e01c      	b.n	80099fc <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80099c8:	b2db      	uxtb	r3, r3
 80099ca:	2b03      	cmp	r3, #3
 80099cc:	d10f      	bne.n	80099ee <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80099d4:	68db      	ldr	r3, [r3, #12]
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d009      	beq.n	80099ee <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	2200      	movs	r2, #0
 80099de:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80099e8:	68db      	ldr	r3, [r3, #12]
 80099ea:	68f8      	ldr	r0, [r7, #12]
 80099ec:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80099ee:	2180      	movs	r1, #128	@ 0x80
 80099f0:	68f8      	ldr	r0, [r7, #12]
 80099f2:	f001 fd57 	bl	800b4a4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80099f6:	68f8      	ldr	r0, [r7, #12]
 80099f8:	f001 f8fc 	bl	800abf4 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d03a      	beq.n	8009a7c <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8009a06:	68f8      	ldr	r0, [r7, #12]
 8009a08:	f7ff fe30 	bl	800966c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	2200      	movs	r2, #0
 8009a10:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8009a14:	e032      	b.n	8009a7c <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8009a16:	7afb      	ldrb	r3, [r7, #11]
 8009a18:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009a1c:	b2db      	uxtb	r3, r3
 8009a1e:	4619      	mov	r1, r3
 8009a20:	68f8      	ldr	r0, [r7, #12]
 8009a22:	f000 f986 	bl	8009d32 <USBD_CoreFindEP>
 8009a26:	4603      	mov	r3, r0
 8009a28:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009a2a:	7dfb      	ldrb	r3, [r7, #23]
 8009a2c:	2bff      	cmp	r3, #255	@ 0xff
 8009a2e:	d025      	beq.n	8009a7c <USBD_LL_DataInStage+0x16c>
 8009a30:	7dfb      	ldrb	r3, [r7, #23]
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d122      	bne.n	8009a7c <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009a3c:	b2db      	uxtb	r3, r3
 8009a3e:	2b03      	cmp	r3, #3
 8009a40:	d11c      	bne.n	8009a7c <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8009a42:	7dfa      	ldrb	r2, [r7, #23]
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	32ae      	adds	r2, #174	@ 0xae
 8009a48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a4c:	695b      	ldr	r3, [r3, #20]
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d014      	beq.n	8009a7c <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8009a52:	7dfa      	ldrb	r2, [r7, #23]
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8009a5a:	7dfa      	ldrb	r2, [r7, #23]
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	32ae      	adds	r2, #174	@ 0xae
 8009a60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a64:	695b      	ldr	r3, [r3, #20]
 8009a66:	7afa      	ldrb	r2, [r7, #11]
 8009a68:	4611      	mov	r1, r2
 8009a6a:	68f8      	ldr	r0, [r7, #12]
 8009a6c:	4798      	blx	r3
 8009a6e:	4603      	mov	r3, r0
 8009a70:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8009a72:	7dbb      	ldrb	r3, [r7, #22]
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d001      	beq.n	8009a7c <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8009a78:	7dbb      	ldrb	r3, [r7, #22]
 8009a7a:	e000      	b.n	8009a7e <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8009a7c:	2300      	movs	r3, #0
}
 8009a7e:	4618      	mov	r0, r3
 8009a80:	3718      	adds	r7, #24
 8009a82:	46bd      	mov	sp, r7
 8009a84:	bd80      	pop	{r7, pc}

08009a86 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009a86:	b580      	push	{r7, lr}
 8009a88:	b084      	sub	sp, #16
 8009a8a:	af00      	add	r7, sp, #0
 8009a8c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8009a8e:	2300      	movs	r3, #0
 8009a90:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	2201      	movs	r2, #1
 8009a96:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	2200      	movs	r2, #0
 8009a9e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	2200      	movs	r2, #0
 8009aa6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	2200      	movs	r2, #0
 8009aac:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	2200      	movs	r2, #0
 8009ab4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d014      	beq.n	8009aec <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009ac8:	685b      	ldr	r3, [r3, #4]
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d00e      	beq.n	8009aec <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009ad4:	685b      	ldr	r3, [r3, #4]
 8009ad6:	687a      	ldr	r2, [r7, #4]
 8009ad8:	6852      	ldr	r2, [r2, #4]
 8009ada:	b2d2      	uxtb	r2, r2
 8009adc:	4611      	mov	r1, r2
 8009ade:	6878      	ldr	r0, [r7, #4]
 8009ae0:	4798      	blx	r3
 8009ae2:	4603      	mov	r3, r0
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d001      	beq.n	8009aec <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8009ae8:	2303      	movs	r3, #3
 8009aea:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009aec:	2340      	movs	r3, #64	@ 0x40
 8009aee:	2200      	movs	r2, #0
 8009af0:	2100      	movs	r1, #0
 8009af2:	6878      	ldr	r0, [r7, #4]
 8009af4:	f001 fc91 	bl	800b41a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	2201      	movs	r2, #1
 8009afc:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	2240      	movs	r2, #64	@ 0x40
 8009b04:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009b08:	2340      	movs	r3, #64	@ 0x40
 8009b0a:	2200      	movs	r2, #0
 8009b0c:	2180      	movs	r1, #128	@ 0x80
 8009b0e:	6878      	ldr	r0, [r7, #4]
 8009b10:	f001 fc83 	bl	800b41a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	2201      	movs	r2, #1
 8009b18:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	2240      	movs	r2, #64	@ 0x40
 8009b20:	841a      	strh	r2, [r3, #32]

  return ret;
 8009b22:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b24:	4618      	mov	r0, r3
 8009b26:	3710      	adds	r7, #16
 8009b28:	46bd      	mov	sp, r7
 8009b2a:	bd80      	pop	{r7, pc}

08009b2c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009b2c:	b480      	push	{r7}
 8009b2e:	b083      	sub	sp, #12
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	6078      	str	r0, [r7, #4]
 8009b34:	460b      	mov	r3, r1
 8009b36:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	78fa      	ldrb	r2, [r7, #3]
 8009b3c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009b3e:	2300      	movs	r3, #0
}
 8009b40:	4618      	mov	r0, r3
 8009b42:	370c      	adds	r7, #12
 8009b44:	46bd      	mov	sp, r7
 8009b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b4a:	4770      	bx	lr

08009b4c <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009b4c:	b480      	push	{r7}
 8009b4e:	b083      	sub	sp, #12
 8009b50:	af00      	add	r7, sp, #0
 8009b52:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b5a:	b2db      	uxtb	r3, r3
 8009b5c:	2b04      	cmp	r3, #4
 8009b5e:	d006      	beq.n	8009b6e <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b66:	b2da      	uxtb	r2, r3
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	2204      	movs	r2, #4
 8009b72:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8009b76:	2300      	movs	r3, #0
}
 8009b78:	4618      	mov	r0, r3
 8009b7a:	370c      	adds	r7, #12
 8009b7c:	46bd      	mov	sp, r7
 8009b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b82:	4770      	bx	lr

08009b84 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009b84:	b480      	push	{r7}
 8009b86:	b083      	sub	sp, #12
 8009b88:	af00      	add	r7, sp, #0
 8009b8a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b92:	b2db      	uxtb	r3, r3
 8009b94:	2b04      	cmp	r3, #4
 8009b96:	d106      	bne.n	8009ba6 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8009b9e:	b2da      	uxtb	r2, r3
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8009ba6:	2300      	movs	r3, #0
}
 8009ba8:	4618      	mov	r0, r3
 8009baa:	370c      	adds	r7, #12
 8009bac:	46bd      	mov	sp, r7
 8009bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb2:	4770      	bx	lr

08009bb4 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009bb4:	b580      	push	{r7, lr}
 8009bb6:	b082      	sub	sp, #8
 8009bb8:	af00      	add	r7, sp, #0
 8009bba:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009bc2:	b2db      	uxtb	r3, r3
 8009bc4:	2b03      	cmp	r3, #3
 8009bc6:	d110      	bne.n	8009bea <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d00b      	beq.n	8009bea <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009bd8:	69db      	ldr	r3, [r3, #28]
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d005      	beq.n	8009bea <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009be4:	69db      	ldr	r3, [r3, #28]
 8009be6:	6878      	ldr	r0, [r7, #4]
 8009be8:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8009bea:	2300      	movs	r3, #0
}
 8009bec:	4618      	mov	r0, r3
 8009bee:	3708      	adds	r7, #8
 8009bf0:	46bd      	mov	sp, r7
 8009bf2:	bd80      	pop	{r7, pc}

08009bf4 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009bf4:	b580      	push	{r7, lr}
 8009bf6:	b082      	sub	sp, #8
 8009bf8:	af00      	add	r7, sp, #0
 8009bfa:	6078      	str	r0, [r7, #4]
 8009bfc:	460b      	mov	r3, r1
 8009bfe:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	32ae      	adds	r2, #174	@ 0xae
 8009c0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d101      	bne.n	8009c16 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8009c12:	2303      	movs	r3, #3
 8009c14:	e01c      	b.n	8009c50 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009c1c:	b2db      	uxtb	r3, r3
 8009c1e:	2b03      	cmp	r3, #3
 8009c20:	d115      	bne.n	8009c4e <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	32ae      	adds	r2, #174	@ 0xae
 8009c2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c30:	6a1b      	ldr	r3, [r3, #32]
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d00b      	beq.n	8009c4e <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	32ae      	adds	r2, #174	@ 0xae
 8009c40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c44:	6a1b      	ldr	r3, [r3, #32]
 8009c46:	78fa      	ldrb	r2, [r7, #3]
 8009c48:	4611      	mov	r1, r2
 8009c4a:	6878      	ldr	r0, [r7, #4]
 8009c4c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009c4e:	2300      	movs	r3, #0
}
 8009c50:	4618      	mov	r0, r3
 8009c52:	3708      	adds	r7, #8
 8009c54:	46bd      	mov	sp, r7
 8009c56:	bd80      	pop	{r7, pc}

08009c58 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009c58:	b580      	push	{r7, lr}
 8009c5a:	b082      	sub	sp, #8
 8009c5c:	af00      	add	r7, sp, #0
 8009c5e:	6078      	str	r0, [r7, #4]
 8009c60:	460b      	mov	r3, r1
 8009c62:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	32ae      	adds	r2, #174	@ 0xae
 8009c6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d101      	bne.n	8009c7a <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8009c76:	2303      	movs	r3, #3
 8009c78:	e01c      	b.n	8009cb4 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009c80:	b2db      	uxtb	r3, r3
 8009c82:	2b03      	cmp	r3, #3
 8009c84:	d115      	bne.n	8009cb2 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	32ae      	adds	r2, #174	@ 0xae
 8009c90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d00b      	beq.n	8009cb2 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	32ae      	adds	r2, #174	@ 0xae
 8009ca4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ca8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009caa:	78fa      	ldrb	r2, [r7, #3]
 8009cac:	4611      	mov	r1, r2
 8009cae:	6878      	ldr	r0, [r7, #4]
 8009cb0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009cb2:	2300      	movs	r3, #0
}
 8009cb4:	4618      	mov	r0, r3
 8009cb6:	3708      	adds	r7, #8
 8009cb8:	46bd      	mov	sp, r7
 8009cba:	bd80      	pop	{r7, pc}

08009cbc <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009cbc:	b480      	push	{r7}
 8009cbe:	b083      	sub	sp, #12
 8009cc0:	af00      	add	r7, sp, #0
 8009cc2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009cc4:	2300      	movs	r3, #0
}
 8009cc6:	4618      	mov	r0, r3
 8009cc8:	370c      	adds	r7, #12
 8009cca:	46bd      	mov	sp, r7
 8009ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd0:	4770      	bx	lr

08009cd2 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009cd2:	b580      	push	{r7, lr}
 8009cd4:	b084      	sub	sp, #16
 8009cd6:	af00      	add	r7, sp, #0
 8009cd8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8009cda:	2300      	movs	r3, #0
 8009cdc:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	2201      	movs	r2, #1
 8009ce2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d00e      	beq.n	8009d0e <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009cf6:	685b      	ldr	r3, [r3, #4]
 8009cf8:	687a      	ldr	r2, [r7, #4]
 8009cfa:	6852      	ldr	r2, [r2, #4]
 8009cfc:	b2d2      	uxtb	r2, r2
 8009cfe:	4611      	mov	r1, r2
 8009d00:	6878      	ldr	r0, [r7, #4]
 8009d02:	4798      	blx	r3
 8009d04:	4603      	mov	r3, r0
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d001      	beq.n	8009d0e <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8009d0a:	2303      	movs	r3, #3
 8009d0c:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009d0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d10:	4618      	mov	r0, r3
 8009d12:	3710      	adds	r7, #16
 8009d14:	46bd      	mov	sp, r7
 8009d16:	bd80      	pop	{r7, pc}

08009d18 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009d18:	b480      	push	{r7}
 8009d1a:	b083      	sub	sp, #12
 8009d1c:	af00      	add	r7, sp, #0
 8009d1e:	6078      	str	r0, [r7, #4]
 8009d20:	460b      	mov	r3, r1
 8009d22:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009d24:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009d26:	4618      	mov	r0, r3
 8009d28:	370c      	adds	r7, #12
 8009d2a:	46bd      	mov	sp, r7
 8009d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d30:	4770      	bx	lr

08009d32 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009d32:	b480      	push	{r7}
 8009d34:	b083      	sub	sp, #12
 8009d36:	af00      	add	r7, sp, #0
 8009d38:	6078      	str	r0, [r7, #4]
 8009d3a:	460b      	mov	r3, r1
 8009d3c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009d3e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009d40:	4618      	mov	r0, r3
 8009d42:	370c      	adds	r7, #12
 8009d44:	46bd      	mov	sp, r7
 8009d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d4a:	4770      	bx	lr

08009d4c <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8009d4c:	b580      	push	{r7, lr}
 8009d4e:	b086      	sub	sp, #24
 8009d50:	af00      	add	r7, sp, #0
 8009d52:	6078      	str	r0, [r7, #4]
 8009d54:	460b      	mov	r3, r1
 8009d56:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8009d60:	2300      	movs	r3, #0
 8009d62:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	885b      	ldrh	r3, [r3, #2]
 8009d68:	b29b      	uxth	r3, r3
 8009d6a:	68fa      	ldr	r2, [r7, #12]
 8009d6c:	7812      	ldrb	r2, [r2, #0]
 8009d6e:	4293      	cmp	r3, r2
 8009d70:	d91f      	bls.n	8009db2 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	781b      	ldrb	r3, [r3, #0]
 8009d76:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8009d78:	e013      	b.n	8009da2 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8009d7a:	f107 030a 	add.w	r3, r7, #10
 8009d7e:	4619      	mov	r1, r3
 8009d80:	6978      	ldr	r0, [r7, #20]
 8009d82:	f000 f81b 	bl	8009dbc <USBD_GetNextDesc>
 8009d86:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009d88:	697b      	ldr	r3, [r7, #20]
 8009d8a:	785b      	ldrb	r3, [r3, #1]
 8009d8c:	2b05      	cmp	r3, #5
 8009d8e:	d108      	bne.n	8009da2 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8009d90:	697b      	ldr	r3, [r7, #20]
 8009d92:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8009d94:	693b      	ldr	r3, [r7, #16]
 8009d96:	789b      	ldrb	r3, [r3, #2]
 8009d98:	78fa      	ldrb	r2, [r7, #3]
 8009d9a:	429a      	cmp	r2, r3
 8009d9c:	d008      	beq.n	8009db0 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8009d9e:	2300      	movs	r3, #0
 8009da0:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	885b      	ldrh	r3, [r3, #2]
 8009da6:	b29a      	uxth	r2, r3
 8009da8:	897b      	ldrh	r3, [r7, #10]
 8009daa:	429a      	cmp	r2, r3
 8009dac:	d8e5      	bhi.n	8009d7a <USBD_GetEpDesc+0x2e>
 8009dae:	e000      	b.n	8009db2 <USBD_GetEpDesc+0x66>
          break;
 8009db0:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8009db2:	693b      	ldr	r3, [r7, #16]
}
 8009db4:	4618      	mov	r0, r3
 8009db6:	3718      	adds	r7, #24
 8009db8:	46bd      	mov	sp, r7
 8009dba:	bd80      	pop	{r7, pc}

08009dbc <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009dbc:	b480      	push	{r7}
 8009dbe:	b085      	sub	sp, #20
 8009dc0:	af00      	add	r7, sp, #0
 8009dc2:	6078      	str	r0, [r7, #4]
 8009dc4:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8009dca:	683b      	ldr	r3, [r7, #0]
 8009dcc:	881b      	ldrh	r3, [r3, #0]
 8009dce:	68fa      	ldr	r2, [r7, #12]
 8009dd0:	7812      	ldrb	r2, [r2, #0]
 8009dd2:	4413      	add	r3, r2
 8009dd4:	b29a      	uxth	r2, r3
 8009dd6:	683b      	ldr	r3, [r7, #0]
 8009dd8:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	781b      	ldrb	r3, [r3, #0]
 8009dde:	461a      	mov	r2, r3
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	4413      	add	r3, r2
 8009de4:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009de6:	68fb      	ldr	r3, [r7, #12]
}
 8009de8:	4618      	mov	r0, r3
 8009dea:	3714      	adds	r7, #20
 8009dec:	46bd      	mov	sp, r7
 8009dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df2:	4770      	bx	lr

08009df4 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8009df4:	b480      	push	{r7}
 8009df6:	b087      	sub	sp, #28
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8009e00:	697b      	ldr	r3, [r7, #20]
 8009e02:	781b      	ldrb	r3, [r3, #0]
 8009e04:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8009e06:	697b      	ldr	r3, [r7, #20]
 8009e08:	3301      	adds	r3, #1
 8009e0a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009e0c:	697b      	ldr	r3, [r7, #20]
 8009e0e:	781b      	ldrb	r3, [r3, #0]
 8009e10:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009e12:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8009e16:	021b      	lsls	r3, r3, #8
 8009e18:	b21a      	sxth	r2, r3
 8009e1a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009e1e:	4313      	orrs	r3, r2
 8009e20:	b21b      	sxth	r3, r3
 8009e22:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8009e24:	89fb      	ldrh	r3, [r7, #14]
}
 8009e26:	4618      	mov	r0, r3
 8009e28:	371c      	adds	r7, #28
 8009e2a:	46bd      	mov	sp, r7
 8009e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e30:	4770      	bx	lr
	...

08009e34 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009e34:	b580      	push	{r7, lr}
 8009e36:	b084      	sub	sp, #16
 8009e38:	af00      	add	r7, sp, #0
 8009e3a:	6078      	str	r0, [r7, #4]
 8009e3c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009e3e:	2300      	movs	r3, #0
 8009e40:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009e42:	683b      	ldr	r3, [r7, #0]
 8009e44:	781b      	ldrb	r3, [r3, #0]
 8009e46:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009e4a:	2b40      	cmp	r3, #64	@ 0x40
 8009e4c:	d005      	beq.n	8009e5a <USBD_StdDevReq+0x26>
 8009e4e:	2b40      	cmp	r3, #64	@ 0x40
 8009e50:	d857      	bhi.n	8009f02 <USBD_StdDevReq+0xce>
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d00f      	beq.n	8009e76 <USBD_StdDevReq+0x42>
 8009e56:	2b20      	cmp	r3, #32
 8009e58:	d153      	bne.n	8009f02 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	32ae      	adds	r2, #174	@ 0xae
 8009e64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e68:	689b      	ldr	r3, [r3, #8]
 8009e6a:	6839      	ldr	r1, [r7, #0]
 8009e6c:	6878      	ldr	r0, [r7, #4]
 8009e6e:	4798      	blx	r3
 8009e70:	4603      	mov	r3, r0
 8009e72:	73fb      	strb	r3, [r7, #15]
      break;
 8009e74:	e04a      	b.n	8009f0c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009e76:	683b      	ldr	r3, [r7, #0]
 8009e78:	785b      	ldrb	r3, [r3, #1]
 8009e7a:	2b09      	cmp	r3, #9
 8009e7c:	d83b      	bhi.n	8009ef6 <USBD_StdDevReq+0xc2>
 8009e7e:	a201      	add	r2, pc, #4	@ (adr r2, 8009e84 <USBD_StdDevReq+0x50>)
 8009e80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e84:	08009ed9 	.word	0x08009ed9
 8009e88:	08009eed 	.word	0x08009eed
 8009e8c:	08009ef7 	.word	0x08009ef7
 8009e90:	08009ee3 	.word	0x08009ee3
 8009e94:	08009ef7 	.word	0x08009ef7
 8009e98:	08009eb7 	.word	0x08009eb7
 8009e9c:	08009ead 	.word	0x08009ead
 8009ea0:	08009ef7 	.word	0x08009ef7
 8009ea4:	08009ecf 	.word	0x08009ecf
 8009ea8:	08009ec1 	.word	0x08009ec1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009eac:	6839      	ldr	r1, [r7, #0]
 8009eae:	6878      	ldr	r0, [r7, #4]
 8009eb0:	f000 fa3e 	bl	800a330 <USBD_GetDescriptor>
          break;
 8009eb4:	e024      	b.n	8009f00 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009eb6:	6839      	ldr	r1, [r7, #0]
 8009eb8:	6878      	ldr	r0, [r7, #4]
 8009eba:	f000 fbcd 	bl	800a658 <USBD_SetAddress>
          break;
 8009ebe:	e01f      	b.n	8009f00 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009ec0:	6839      	ldr	r1, [r7, #0]
 8009ec2:	6878      	ldr	r0, [r7, #4]
 8009ec4:	f000 fc0c 	bl	800a6e0 <USBD_SetConfig>
 8009ec8:	4603      	mov	r3, r0
 8009eca:	73fb      	strb	r3, [r7, #15]
          break;
 8009ecc:	e018      	b.n	8009f00 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009ece:	6839      	ldr	r1, [r7, #0]
 8009ed0:	6878      	ldr	r0, [r7, #4]
 8009ed2:	f000 fcaf 	bl	800a834 <USBD_GetConfig>
          break;
 8009ed6:	e013      	b.n	8009f00 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009ed8:	6839      	ldr	r1, [r7, #0]
 8009eda:	6878      	ldr	r0, [r7, #4]
 8009edc:	f000 fce0 	bl	800a8a0 <USBD_GetStatus>
          break;
 8009ee0:	e00e      	b.n	8009f00 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009ee2:	6839      	ldr	r1, [r7, #0]
 8009ee4:	6878      	ldr	r0, [r7, #4]
 8009ee6:	f000 fd0f 	bl	800a908 <USBD_SetFeature>
          break;
 8009eea:	e009      	b.n	8009f00 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009eec:	6839      	ldr	r1, [r7, #0]
 8009eee:	6878      	ldr	r0, [r7, #4]
 8009ef0:	f000 fd33 	bl	800a95a <USBD_ClrFeature>
          break;
 8009ef4:	e004      	b.n	8009f00 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8009ef6:	6839      	ldr	r1, [r7, #0]
 8009ef8:	6878      	ldr	r0, [r7, #4]
 8009efa:	f000 fd8a 	bl	800aa12 <USBD_CtlError>
          break;
 8009efe:	bf00      	nop
      }
      break;
 8009f00:	e004      	b.n	8009f0c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8009f02:	6839      	ldr	r1, [r7, #0]
 8009f04:	6878      	ldr	r0, [r7, #4]
 8009f06:	f000 fd84 	bl	800aa12 <USBD_CtlError>
      break;
 8009f0a:	bf00      	nop
  }

  return ret;
 8009f0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f0e:	4618      	mov	r0, r3
 8009f10:	3710      	adds	r7, #16
 8009f12:	46bd      	mov	sp, r7
 8009f14:	bd80      	pop	{r7, pc}
 8009f16:	bf00      	nop

08009f18 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009f18:	b580      	push	{r7, lr}
 8009f1a:	b084      	sub	sp, #16
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	6078      	str	r0, [r7, #4]
 8009f20:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009f22:	2300      	movs	r3, #0
 8009f24:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009f26:	683b      	ldr	r3, [r7, #0]
 8009f28:	781b      	ldrb	r3, [r3, #0]
 8009f2a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009f2e:	2b40      	cmp	r3, #64	@ 0x40
 8009f30:	d005      	beq.n	8009f3e <USBD_StdItfReq+0x26>
 8009f32:	2b40      	cmp	r3, #64	@ 0x40
 8009f34:	d852      	bhi.n	8009fdc <USBD_StdItfReq+0xc4>
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d001      	beq.n	8009f3e <USBD_StdItfReq+0x26>
 8009f3a:	2b20      	cmp	r3, #32
 8009f3c:	d14e      	bne.n	8009fdc <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009f44:	b2db      	uxtb	r3, r3
 8009f46:	3b01      	subs	r3, #1
 8009f48:	2b02      	cmp	r3, #2
 8009f4a:	d840      	bhi.n	8009fce <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009f4c:	683b      	ldr	r3, [r7, #0]
 8009f4e:	889b      	ldrh	r3, [r3, #4]
 8009f50:	b2db      	uxtb	r3, r3
 8009f52:	2b01      	cmp	r3, #1
 8009f54:	d836      	bhi.n	8009fc4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8009f56:	683b      	ldr	r3, [r7, #0]
 8009f58:	889b      	ldrh	r3, [r3, #4]
 8009f5a:	b2db      	uxtb	r3, r3
 8009f5c:	4619      	mov	r1, r3
 8009f5e:	6878      	ldr	r0, [r7, #4]
 8009f60:	f7ff feda 	bl	8009d18 <USBD_CoreFindIF>
 8009f64:	4603      	mov	r3, r0
 8009f66:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009f68:	7bbb      	ldrb	r3, [r7, #14]
 8009f6a:	2bff      	cmp	r3, #255	@ 0xff
 8009f6c:	d01d      	beq.n	8009faa <USBD_StdItfReq+0x92>
 8009f6e:	7bbb      	ldrb	r3, [r7, #14]
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d11a      	bne.n	8009faa <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8009f74:	7bba      	ldrb	r2, [r7, #14]
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	32ae      	adds	r2, #174	@ 0xae
 8009f7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f7e:	689b      	ldr	r3, [r3, #8]
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d00f      	beq.n	8009fa4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8009f84:	7bba      	ldrb	r2, [r7, #14]
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009f8c:	7bba      	ldrb	r2, [r7, #14]
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	32ae      	adds	r2, #174	@ 0xae
 8009f92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f96:	689b      	ldr	r3, [r3, #8]
 8009f98:	6839      	ldr	r1, [r7, #0]
 8009f9a:	6878      	ldr	r0, [r7, #4]
 8009f9c:	4798      	blx	r3
 8009f9e:	4603      	mov	r3, r0
 8009fa0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009fa2:	e004      	b.n	8009fae <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8009fa4:	2303      	movs	r3, #3
 8009fa6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009fa8:	e001      	b.n	8009fae <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8009faa:	2303      	movs	r3, #3
 8009fac:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009fae:	683b      	ldr	r3, [r7, #0]
 8009fb0:	88db      	ldrh	r3, [r3, #6]
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d110      	bne.n	8009fd8 <USBD_StdItfReq+0xc0>
 8009fb6:	7bfb      	ldrb	r3, [r7, #15]
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d10d      	bne.n	8009fd8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009fbc:	6878      	ldr	r0, [r7, #4]
 8009fbe:	f000 fe06 	bl	800abce <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009fc2:	e009      	b.n	8009fd8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8009fc4:	6839      	ldr	r1, [r7, #0]
 8009fc6:	6878      	ldr	r0, [r7, #4]
 8009fc8:	f000 fd23 	bl	800aa12 <USBD_CtlError>
          break;
 8009fcc:	e004      	b.n	8009fd8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8009fce:	6839      	ldr	r1, [r7, #0]
 8009fd0:	6878      	ldr	r0, [r7, #4]
 8009fd2:	f000 fd1e 	bl	800aa12 <USBD_CtlError>
          break;
 8009fd6:	e000      	b.n	8009fda <USBD_StdItfReq+0xc2>
          break;
 8009fd8:	bf00      	nop
      }
      break;
 8009fda:	e004      	b.n	8009fe6 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8009fdc:	6839      	ldr	r1, [r7, #0]
 8009fde:	6878      	ldr	r0, [r7, #4]
 8009fe0:	f000 fd17 	bl	800aa12 <USBD_CtlError>
      break;
 8009fe4:	bf00      	nop
  }

  return ret;
 8009fe6:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fe8:	4618      	mov	r0, r3
 8009fea:	3710      	adds	r7, #16
 8009fec:	46bd      	mov	sp, r7
 8009fee:	bd80      	pop	{r7, pc}

08009ff0 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009ff0:	b580      	push	{r7, lr}
 8009ff2:	b084      	sub	sp, #16
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	6078      	str	r0, [r7, #4]
 8009ff8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8009ffa:	2300      	movs	r3, #0
 8009ffc:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8009ffe:	683b      	ldr	r3, [r7, #0]
 800a000:	889b      	ldrh	r3, [r3, #4]
 800a002:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a004:	683b      	ldr	r3, [r7, #0]
 800a006:	781b      	ldrb	r3, [r3, #0]
 800a008:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a00c:	2b40      	cmp	r3, #64	@ 0x40
 800a00e:	d007      	beq.n	800a020 <USBD_StdEPReq+0x30>
 800a010:	2b40      	cmp	r3, #64	@ 0x40
 800a012:	f200 8181 	bhi.w	800a318 <USBD_StdEPReq+0x328>
 800a016:	2b00      	cmp	r3, #0
 800a018:	d02a      	beq.n	800a070 <USBD_StdEPReq+0x80>
 800a01a:	2b20      	cmp	r3, #32
 800a01c:	f040 817c 	bne.w	800a318 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800a020:	7bbb      	ldrb	r3, [r7, #14]
 800a022:	4619      	mov	r1, r3
 800a024:	6878      	ldr	r0, [r7, #4]
 800a026:	f7ff fe84 	bl	8009d32 <USBD_CoreFindEP>
 800a02a:	4603      	mov	r3, r0
 800a02c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a02e:	7b7b      	ldrb	r3, [r7, #13]
 800a030:	2bff      	cmp	r3, #255	@ 0xff
 800a032:	f000 8176 	beq.w	800a322 <USBD_StdEPReq+0x332>
 800a036:	7b7b      	ldrb	r3, [r7, #13]
 800a038:	2b00      	cmp	r3, #0
 800a03a:	f040 8172 	bne.w	800a322 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800a03e:	7b7a      	ldrb	r2, [r7, #13]
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800a046:	7b7a      	ldrb	r2, [r7, #13]
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	32ae      	adds	r2, #174	@ 0xae
 800a04c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a050:	689b      	ldr	r3, [r3, #8]
 800a052:	2b00      	cmp	r3, #0
 800a054:	f000 8165 	beq.w	800a322 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800a058:	7b7a      	ldrb	r2, [r7, #13]
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	32ae      	adds	r2, #174	@ 0xae
 800a05e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a062:	689b      	ldr	r3, [r3, #8]
 800a064:	6839      	ldr	r1, [r7, #0]
 800a066:	6878      	ldr	r0, [r7, #4]
 800a068:	4798      	blx	r3
 800a06a:	4603      	mov	r3, r0
 800a06c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a06e:	e158      	b.n	800a322 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a070:	683b      	ldr	r3, [r7, #0]
 800a072:	785b      	ldrb	r3, [r3, #1]
 800a074:	2b03      	cmp	r3, #3
 800a076:	d008      	beq.n	800a08a <USBD_StdEPReq+0x9a>
 800a078:	2b03      	cmp	r3, #3
 800a07a:	f300 8147 	bgt.w	800a30c <USBD_StdEPReq+0x31c>
 800a07e:	2b00      	cmp	r3, #0
 800a080:	f000 809b 	beq.w	800a1ba <USBD_StdEPReq+0x1ca>
 800a084:	2b01      	cmp	r3, #1
 800a086:	d03c      	beq.n	800a102 <USBD_StdEPReq+0x112>
 800a088:	e140      	b.n	800a30c <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a090:	b2db      	uxtb	r3, r3
 800a092:	2b02      	cmp	r3, #2
 800a094:	d002      	beq.n	800a09c <USBD_StdEPReq+0xac>
 800a096:	2b03      	cmp	r3, #3
 800a098:	d016      	beq.n	800a0c8 <USBD_StdEPReq+0xd8>
 800a09a:	e02c      	b.n	800a0f6 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a09c:	7bbb      	ldrb	r3, [r7, #14]
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d00d      	beq.n	800a0be <USBD_StdEPReq+0xce>
 800a0a2:	7bbb      	ldrb	r3, [r7, #14]
 800a0a4:	2b80      	cmp	r3, #128	@ 0x80
 800a0a6:	d00a      	beq.n	800a0be <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a0a8:	7bbb      	ldrb	r3, [r7, #14]
 800a0aa:	4619      	mov	r1, r3
 800a0ac:	6878      	ldr	r0, [r7, #4]
 800a0ae:	f001 f9f9 	bl	800b4a4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a0b2:	2180      	movs	r1, #128	@ 0x80
 800a0b4:	6878      	ldr	r0, [r7, #4]
 800a0b6:	f001 f9f5 	bl	800b4a4 <USBD_LL_StallEP>
 800a0ba:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a0bc:	e020      	b.n	800a100 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800a0be:	6839      	ldr	r1, [r7, #0]
 800a0c0:	6878      	ldr	r0, [r7, #4]
 800a0c2:	f000 fca6 	bl	800aa12 <USBD_CtlError>
              break;
 800a0c6:	e01b      	b.n	800a100 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a0c8:	683b      	ldr	r3, [r7, #0]
 800a0ca:	885b      	ldrh	r3, [r3, #2]
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d10e      	bne.n	800a0ee <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a0d0:	7bbb      	ldrb	r3, [r7, #14]
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d00b      	beq.n	800a0ee <USBD_StdEPReq+0xfe>
 800a0d6:	7bbb      	ldrb	r3, [r7, #14]
 800a0d8:	2b80      	cmp	r3, #128	@ 0x80
 800a0da:	d008      	beq.n	800a0ee <USBD_StdEPReq+0xfe>
 800a0dc:	683b      	ldr	r3, [r7, #0]
 800a0de:	88db      	ldrh	r3, [r3, #6]
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d104      	bne.n	800a0ee <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a0e4:	7bbb      	ldrb	r3, [r7, #14]
 800a0e6:	4619      	mov	r1, r3
 800a0e8:	6878      	ldr	r0, [r7, #4]
 800a0ea:	f001 f9db 	bl	800b4a4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800a0ee:	6878      	ldr	r0, [r7, #4]
 800a0f0:	f000 fd6d 	bl	800abce <USBD_CtlSendStatus>

              break;
 800a0f4:	e004      	b.n	800a100 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800a0f6:	6839      	ldr	r1, [r7, #0]
 800a0f8:	6878      	ldr	r0, [r7, #4]
 800a0fa:	f000 fc8a 	bl	800aa12 <USBD_CtlError>
              break;
 800a0fe:	bf00      	nop
          }
          break;
 800a100:	e109      	b.n	800a316 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a108:	b2db      	uxtb	r3, r3
 800a10a:	2b02      	cmp	r3, #2
 800a10c:	d002      	beq.n	800a114 <USBD_StdEPReq+0x124>
 800a10e:	2b03      	cmp	r3, #3
 800a110:	d016      	beq.n	800a140 <USBD_StdEPReq+0x150>
 800a112:	e04b      	b.n	800a1ac <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a114:	7bbb      	ldrb	r3, [r7, #14]
 800a116:	2b00      	cmp	r3, #0
 800a118:	d00d      	beq.n	800a136 <USBD_StdEPReq+0x146>
 800a11a:	7bbb      	ldrb	r3, [r7, #14]
 800a11c:	2b80      	cmp	r3, #128	@ 0x80
 800a11e:	d00a      	beq.n	800a136 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a120:	7bbb      	ldrb	r3, [r7, #14]
 800a122:	4619      	mov	r1, r3
 800a124:	6878      	ldr	r0, [r7, #4]
 800a126:	f001 f9bd 	bl	800b4a4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a12a:	2180      	movs	r1, #128	@ 0x80
 800a12c:	6878      	ldr	r0, [r7, #4]
 800a12e:	f001 f9b9 	bl	800b4a4 <USBD_LL_StallEP>
 800a132:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a134:	e040      	b.n	800a1b8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800a136:	6839      	ldr	r1, [r7, #0]
 800a138:	6878      	ldr	r0, [r7, #4]
 800a13a:	f000 fc6a 	bl	800aa12 <USBD_CtlError>
              break;
 800a13e:	e03b      	b.n	800a1b8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a140:	683b      	ldr	r3, [r7, #0]
 800a142:	885b      	ldrh	r3, [r3, #2]
 800a144:	2b00      	cmp	r3, #0
 800a146:	d136      	bne.n	800a1b6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a148:	7bbb      	ldrb	r3, [r7, #14]
 800a14a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d004      	beq.n	800a15c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a152:	7bbb      	ldrb	r3, [r7, #14]
 800a154:	4619      	mov	r1, r3
 800a156:	6878      	ldr	r0, [r7, #4]
 800a158:	f001 f9c3 	bl	800b4e2 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800a15c:	6878      	ldr	r0, [r7, #4]
 800a15e:	f000 fd36 	bl	800abce <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800a162:	7bbb      	ldrb	r3, [r7, #14]
 800a164:	4619      	mov	r1, r3
 800a166:	6878      	ldr	r0, [r7, #4]
 800a168:	f7ff fde3 	bl	8009d32 <USBD_CoreFindEP>
 800a16c:	4603      	mov	r3, r0
 800a16e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a170:	7b7b      	ldrb	r3, [r7, #13]
 800a172:	2bff      	cmp	r3, #255	@ 0xff
 800a174:	d01f      	beq.n	800a1b6 <USBD_StdEPReq+0x1c6>
 800a176:	7b7b      	ldrb	r3, [r7, #13]
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d11c      	bne.n	800a1b6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800a17c:	7b7a      	ldrb	r2, [r7, #13]
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800a184:	7b7a      	ldrb	r2, [r7, #13]
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	32ae      	adds	r2, #174	@ 0xae
 800a18a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a18e:	689b      	ldr	r3, [r3, #8]
 800a190:	2b00      	cmp	r3, #0
 800a192:	d010      	beq.n	800a1b6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a194:	7b7a      	ldrb	r2, [r7, #13]
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	32ae      	adds	r2, #174	@ 0xae
 800a19a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a19e:	689b      	ldr	r3, [r3, #8]
 800a1a0:	6839      	ldr	r1, [r7, #0]
 800a1a2:	6878      	ldr	r0, [r7, #4]
 800a1a4:	4798      	blx	r3
 800a1a6:	4603      	mov	r3, r0
 800a1a8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800a1aa:	e004      	b.n	800a1b6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800a1ac:	6839      	ldr	r1, [r7, #0]
 800a1ae:	6878      	ldr	r0, [r7, #4]
 800a1b0:	f000 fc2f 	bl	800aa12 <USBD_CtlError>
              break;
 800a1b4:	e000      	b.n	800a1b8 <USBD_StdEPReq+0x1c8>
              break;
 800a1b6:	bf00      	nop
          }
          break;
 800a1b8:	e0ad      	b.n	800a316 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a1c0:	b2db      	uxtb	r3, r3
 800a1c2:	2b02      	cmp	r3, #2
 800a1c4:	d002      	beq.n	800a1cc <USBD_StdEPReq+0x1dc>
 800a1c6:	2b03      	cmp	r3, #3
 800a1c8:	d033      	beq.n	800a232 <USBD_StdEPReq+0x242>
 800a1ca:	e099      	b.n	800a300 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a1cc:	7bbb      	ldrb	r3, [r7, #14]
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d007      	beq.n	800a1e2 <USBD_StdEPReq+0x1f2>
 800a1d2:	7bbb      	ldrb	r3, [r7, #14]
 800a1d4:	2b80      	cmp	r3, #128	@ 0x80
 800a1d6:	d004      	beq.n	800a1e2 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800a1d8:	6839      	ldr	r1, [r7, #0]
 800a1da:	6878      	ldr	r0, [r7, #4]
 800a1dc:	f000 fc19 	bl	800aa12 <USBD_CtlError>
                break;
 800a1e0:	e093      	b.n	800a30a <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a1e2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	da0b      	bge.n	800a202 <USBD_StdEPReq+0x212>
 800a1ea:	7bbb      	ldrb	r3, [r7, #14]
 800a1ec:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a1f0:	4613      	mov	r3, r2
 800a1f2:	009b      	lsls	r3, r3, #2
 800a1f4:	4413      	add	r3, r2
 800a1f6:	009b      	lsls	r3, r3, #2
 800a1f8:	3310      	adds	r3, #16
 800a1fa:	687a      	ldr	r2, [r7, #4]
 800a1fc:	4413      	add	r3, r2
 800a1fe:	3304      	adds	r3, #4
 800a200:	e00b      	b.n	800a21a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a202:	7bbb      	ldrb	r3, [r7, #14]
 800a204:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a208:	4613      	mov	r3, r2
 800a20a:	009b      	lsls	r3, r3, #2
 800a20c:	4413      	add	r3, r2
 800a20e:	009b      	lsls	r3, r3, #2
 800a210:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a214:	687a      	ldr	r2, [r7, #4]
 800a216:	4413      	add	r3, r2
 800a218:	3304      	adds	r3, #4
 800a21a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a21c:	68bb      	ldr	r3, [r7, #8]
 800a21e:	2200      	movs	r2, #0
 800a220:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a222:	68bb      	ldr	r3, [r7, #8]
 800a224:	330e      	adds	r3, #14
 800a226:	2202      	movs	r2, #2
 800a228:	4619      	mov	r1, r3
 800a22a:	6878      	ldr	r0, [r7, #4]
 800a22c:	f000 fc6e 	bl	800ab0c <USBD_CtlSendData>
              break;
 800a230:	e06b      	b.n	800a30a <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a232:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a236:	2b00      	cmp	r3, #0
 800a238:	da11      	bge.n	800a25e <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a23a:	7bbb      	ldrb	r3, [r7, #14]
 800a23c:	f003 020f 	and.w	r2, r3, #15
 800a240:	6879      	ldr	r1, [r7, #4]
 800a242:	4613      	mov	r3, r2
 800a244:	009b      	lsls	r3, r3, #2
 800a246:	4413      	add	r3, r2
 800a248:	009b      	lsls	r3, r3, #2
 800a24a:	440b      	add	r3, r1
 800a24c:	3323      	adds	r3, #35	@ 0x23
 800a24e:	781b      	ldrb	r3, [r3, #0]
 800a250:	2b00      	cmp	r3, #0
 800a252:	d117      	bne.n	800a284 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800a254:	6839      	ldr	r1, [r7, #0]
 800a256:	6878      	ldr	r0, [r7, #4]
 800a258:	f000 fbdb 	bl	800aa12 <USBD_CtlError>
                  break;
 800a25c:	e055      	b.n	800a30a <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a25e:	7bbb      	ldrb	r3, [r7, #14]
 800a260:	f003 020f 	and.w	r2, r3, #15
 800a264:	6879      	ldr	r1, [r7, #4]
 800a266:	4613      	mov	r3, r2
 800a268:	009b      	lsls	r3, r3, #2
 800a26a:	4413      	add	r3, r2
 800a26c:	009b      	lsls	r3, r3, #2
 800a26e:	440b      	add	r3, r1
 800a270:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800a274:	781b      	ldrb	r3, [r3, #0]
 800a276:	2b00      	cmp	r3, #0
 800a278:	d104      	bne.n	800a284 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800a27a:	6839      	ldr	r1, [r7, #0]
 800a27c:	6878      	ldr	r0, [r7, #4]
 800a27e:	f000 fbc8 	bl	800aa12 <USBD_CtlError>
                  break;
 800a282:	e042      	b.n	800a30a <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a284:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a288:	2b00      	cmp	r3, #0
 800a28a:	da0b      	bge.n	800a2a4 <USBD_StdEPReq+0x2b4>
 800a28c:	7bbb      	ldrb	r3, [r7, #14]
 800a28e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a292:	4613      	mov	r3, r2
 800a294:	009b      	lsls	r3, r3, #2
 800a296:	4413      	add	r3, r2
 800a298:	009b      	lsls	r3, r3, #2
 800a29a:	3310      	adds	r3, #16
 800a29c:	687a      	ldr	r2, [r7, #4]
 800a29e:	4413      	add	r3, r2
 800a2a0:	3304      	adds	r3, #4
 800a2a2:	e00b      	b.n	800a2bc <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a2a4:	7bbb      	ldrb	r3, [r7, #14]
 800a2a6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a2aa:	4613      	mov	r3, r2
 800a2ac:	009b      	lsls	r3, r3, #2
 800a2ae:	4413      	add	r3, r2
 800a2b0:	009b      	lsls	r3, r3, #2
 800a2b2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a2b6:	687a      	ldr	r2, [r7, #4]
 800a2b8:	4413      	add	r3, r2
 800a2ba:	3304      	adds	r3, #4
 800a2bc:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a2be:	7bbb      	ldrb	r3, [r7, #14]
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d002      	beq.n	800a2ca <USBD_StdEPReq+0x2da>
 800a2c4:	7bbb      	ldrb	r3, [r7, #14]
 800a2c6:	2b80      	cmp	r3, #128	@ 0x80
 800a2c8:	d103      	bne.n	800a2d2 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800a2ca:	68bb      	ldr	r3, [r7, #8]
 800a2cc:	2200      	movs	r2, #0
 800a2ce:	739a      	strb	r2, [r3, #14]
 800a2d0:	e00e      	b.n	800a2f0 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a2d2:	7bbb      	ldrb	r3, [r7, #14]
 800a2d4:	4619      	mov	r1, r3
 800a2d6:	6878      	ldr	r0, [r7, #4]
 800a2d8:	f001 f922 	bl	800b520 <USBD_LL_IsStallEP>
 800a2dc:	4603      	mov	r3, r0
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d003      	beq.n	800a2ea <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800a2e2:	68bb      	ldr	r3, [r7, #8]
 800a2e4:	2201      	movs	r2, #1
 800a2e6:	739a      	strb	r2, [r3, #14]
 800a2e8:	e002      	b.n	800a2f0 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800a2ea:	68bb      	ldr	r3, [r7, #8]
 800a2ec:	2200      	movs	r2, #0
 800a2ee:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a2f0:	68bb      	ldr	r3, [r7, #8]
 800a2f2:	330e      	adds	r3, #14
 800a2f4:	2202      	movs	r2, #2
 800a2f6:	4619      	mov	r1, r3
 800a2f8:	6878      	ldr	r0, [r7, #4]
 800a2fa:	f000 fc07 	bl	800ab0c <USBD_CtlSendData>
              break;
 800a2fe:	e004      	b.n	800a30a <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800a300:	6839      	ldr	r1, [r7, #0]
 800a302:	6878      	ldr	r0, [r7, #4]
 800a304:	f000 fb85 	bl	800aa12 <USBD_CtlError>
              break;
 800a308:	bf00      	nop
          }
          break;
 800a30a:	e004      	b.n	800a316 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800a30c:	6839      	ldr	r1, [r7, #0]
 800a30e:	6878      	ldr	r0, [r7, #4]
 800a310:	f000 fb7f 	bl	800aa12 <USBD_CtlError>
          break;
 800a314:	bf00      	nop
      }
      break;
 800a316:	e005      	b.n	800a324 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800a318:	6839      	ldr	r1, [r7, #0]
 800a31a:	6878      	ldr	r0, [r7, #4]
 800a31c:	f000 fb79 	bl	800aa12 <USBD_CtlError>
      break;
 800a320:	e000      	b.n	800a324 <USBD_StdEPReq+0x334>
      break;
 800a322:	bf00      	nop
  }

  return ret;
 800a324:	7bfb      	ldrb	r3, [r7, #15]
}
 800a326:	4618      	mov	r0, r3
 800a328:	3710      	adds	r7, #16
 800a32a:	46bd      	mov	sp, r7
 800a32c:	bd80      	pop	{r7, pc}
	...

0800a330 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a330:	b580      	push	{r7, lr}
 800a332:	b084      	sub	sp, #16
 800a334:	af00      	add	r7, sp, #0
 800a336:	6078      	str	r0, [r7, #4]
 800a338:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a33a:	2300      	movs	r3, #0
 800a33c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a33e:	2300      	movs	r3, #0
 800a340:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a342:	2300      	movs	r3, #0
 800a344:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a346:	683b      	ldr	r3, [r7, #0]
 800a348:	885b      	ldrh	r3, [r3, #2]
 800a34a:	0a1b      	lsrs	r3, r3, #8
 800a34c:	b29b      	uxth	r3, r3
 800a34e:	3b01      	subs	r3, #1
 800a350:	2b0e      	cmp	r3, #14
 800a352:	f200 8152 	bhi.w	800a5fa <USBD_GetDescriptor+0x2ca>
 800a356:	a201      	add	r2, pc, #4	@ (adr r2, 800a35c <USBD_GetDescriptor+0x2c>)
 800a358:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a35c:	0800a3cd 	.word	0x0800a3cd
 800a360:	0800a3e5 	.word	0x0800a3e5
 800a364:	0800a425 	.word	0x0800a425
 800a368:	0800a5fb 	.word	0x0800a5fb
 800a36c:	0800a5fb 	.word	0x0800a5fb
 800a370:	0800a59b 	.word	0x0800a59b
 800a374:	0800a5c7 	.word	0x0800a5c7
 800a378:	0800a5fb 	.word	0x0800a5fb
 800a37c:	0800a5fb 	.word	0x0800a5fb
 800a380:	0800a5fb 	.word	0x0800a5fb
 800a384:	0800a5fb 	.word	0x0800a5fb
 800a388:	0800a5fb 	.word	0x0800a5fb
 800a38c:	0800a5fb 	.word	0x0800a5fb
 800a390:	0800a5fb 	.word	0x0800a5fb
 800a394:	0800a399 	.word	0x0800a399
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a39e:	69db      	ldr	r3, [r3, #28]
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d00b      	beq.n	800a3bc <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a3aa:	69db      	ldr	r3, [r3, #28]
 800a3ac:	687a      	ldr	r2, [r7, #4]
 800a3ae:	7c12      	ldrb	r2, [r2, #16]
 800a3b0:	f107 0108 	add.w	r1, r7, #8
 800a3b4:	4610      	mov	r0, r2
 800a3b6:	4798      	blx	r3
 800a3b8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a3ba:	e126      	b.n	800a60a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a3bc:	6839      	ldr	r1, [r7, #0]
 800a3be:	6878      	ldr	r0, [r7, #4]
 800a3c0:	f000 fb27 	bl	800aa12 <USBD_CtlError>
        err++;
 800a3c4:	7afb      	ldrb	r3, [r7, #11]
 800a3c6:	3301      	adds	r3, #1
 800a3c8:	72fb      	strb	r3, [r7, #11]
      break;
 800a3ca:	e11e      	b.n	800a60a <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	687a      	ldr	r2, [r7, #4]
 800a3d6:	7c12      	ldrb	r2, [r2, #16]
 800a3d8:	f107 0108 	add.w	r1, r7, #8
 800a3dc:	4610      	mov	r0, r2
 800a3de:	4798      	blx	r3
 800a3e0:	60f8      	str	r0, [r7, #12]
      break;
 800a3e2:	e112      	b.n	800a60a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	7c1b      	ldrb	r3, [r3, #16]
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d10d      	bne.n	800a408 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a3f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3f4:	f107 0208 	add.w	r2, r7, #8
 800a3f8:	4610      	mov	r0, r2
 800a3fa:	4798      	blx	r3
 800a3fc:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	3301      	adds	r3, #1
 800a402:	2202      	movs	r2, #2
 800a404:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a406:	e100      	b.n	800a60a <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a40e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a410:	f107 0208 	add.w	r2, r7, #8
 800a414:	4610      	mov	r0, r2
 800a416:	4798      	blx	r3
 800a418:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	3301      	adds	r3, #1
 800a41e:	2202      	movs	r2, #2
 800a420:	701a      	strb	r2, [r3, #0]
      break;
 800a422:	e0f2      	b.n	800a60a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a424:	683b      	ldr	r3, [r7, #0]
 800a426:	885b      	ldrh	r3, [r3, #2]
 800a428:	b2db      	uxtb	r3, r3
 800a42a:	2b05      	cmp	r3, #5
 800a42c:	f200 80ac 	bhi.w	800a588 <USBD_GetDescriptor+0x258>
 800a430:	a201      	add	r2, pc, #4	@ (adr r2, 800a438 <USBD_GetDescriptor+0x108>)
 800a432:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a436:	bf00      	nop
 800a438:	0800a451 	.word	0x0800a451
 800a43c:	0800a485 	.word	0x0800a485
 800a440:	0800a4b9 	.word	0x0800a4b9
 800a444:	0800a4ed 	.word	0x0800a4ed
 800a448:	0800a521 	.word	0x0800a521
 800a44c:	0800a555 	.word	0x0800a555
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a456:	685b      	ldr	r3, [r3, #4]
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d00b      	beq.n	800a474 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a462:	685b      	ldr	r3, [r3, #4]
 800a464:	687a      	ldr	r2, [r7, #4]
 800a466:	7c12      	ldrb	r2, [r2, #16]
 800a468:	f107 0108 	add.w	r1, r7, #8
 800a46c:	4610      	mov	r0, r2
 800a46e:	4798      	blx	r3
 800a470:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a472:	e091      	b.n	800a598 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a474:	6839      	ldr	r1, [r7, #0]
 800a476:	6878      	ldr	r0, [r7, #4]
 800a478:	f000 facb 	bl	800aa12 <USBD_CtlError>
            err++;
 800a47c:	7afb      	ldrb	r3, [r7, #11]
 800a47e:	3301      	adds	r3, #1
 800a480:	72fb      	strb	r3, [r7, #11]
          break;
 800a482:	e089      	b.n	800a598 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a48a:	689b      	ldr	r3, [r3, #8]
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d00b      	beq.n	800a4a8 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a496:	689b      	ldr	r3, [r3, #8]
 800a498:	687a      	ldr	r2, [r7, #4]
 800a49a:	7c12      	ldrb	r2, [r2, #16]
 800a49c:	f107 0108 	add.w	r1, r7, #8
 800a4a0:	4610      	mov	r0, r2
 800a4a2:	4798      	blx	r3
 800a4a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a4a6:	e077      	b.n	800a598 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a4a8:	6839      	ldr	r1, [r7, #0]
 800a4aa:	6878      	ldr	r0, [r7, #4]
 800a4ac:	f000 fab1 	bl	800aa12 <USBD_CtlError>
            err++;
 800a4b0:	7afb      	ldrb	r3, [r7, #11]
 800a4b2:	3301      	adds	r3, #1
 800a4b4:	72fb      	strb	r3, [r7, #11]
          break;
 800a4b6:	e06f      	b.n	800a598 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a4be:	68db      	ldr	r3, [r3, #12]
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d00b      	beq.n	800a4dc <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a4ca:	68db      	ldr	r3, [r3, #12]
 800a4cc:	687a      	ldr	r2, [r7, #4]
 800a4ce:	7c12      	ldrb	r2, [r2, #16]
 800a4d0:	f107 0108 	add.w	r1, r7, #8
 800a4d4:	4610      	mov	r0, r2
 800a4d6:	4798      	blx	r3
 800a4d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a4da:	e05d      	b.n	800a598 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a4dc:	6839      	ldr	r1, [r7, #0]
 800a4de:	6878      	ldr	r0, [r7, #4]
 800a4e0:	f000 fa97 	bl	800aa12 <USBD_CtlError>
            err++;
 800a4e4:	7afb      	ldrb	r3, [r7, #11]
 800a4e6:	3301      	adds	r3, #1
 800a4e8:	72fb      	strb	r3, [r7, #11]
          break;
 800a4ea:	e055      	b.n	800a598 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a4f2:	691b      	ldr	r3, [r3, #16]
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d00b      	beq.n	800a510 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a4fe:	691b      	ldr	r3, [r3, #16]
 800a500:	687a      	ldr	r2, [r7, #4]
 800a502:	7c12      	ldrb	r2, [r2, #16]
 800a504:	f107 0108 	add.w	r1, r7, #8
 800a508:	4610      	mov	r0, r2
 800a50a:	4798      	blx	r3
 800a50c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a50e:	e043      	b.n	800a598 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a510:	6839      	ldr	r1, [r7, #0]
 800a512:	6878      	ldr	r0, [r7, #4]
 800a514:	f000 fa7d 	bl	800aa12 <USBD_CtlError>
            err++;
 800a518:	7afb      	ldrb	r3, [r7, #11]
 800a51a:	3301      	adds	r3, #1
 800a51c:	72fb      	strb	r3, [r7, #11]
          break;
 800a51e:	e03b      	b.n	800a598 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a526:	695b      	ldr	r3, [r3, #20]
 800a528:	2b00      	cmp	r3, #0
 800a52a:	d00b      	beq.n	800a544 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a532:	695b      	ldr	r3, [r3, #20]
 800a534:	687a      	ldr	r2, [r7, #4]
 800a536:	7c12      	ldrb	r2, [r2, #16]
 800a538:	f107 0108 	add.w	r1, r7, #8
 800a53c:	4610      	mov	r0, r2
 800a53e:	4798      	blx	r3
 800a540:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a542:	e029      	b.n	800a598 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a544:	6839      	ldr	r1, [r7, #0]
 800a546:	6878      	ldr	r0, [r7, #4]
 800a548:	f000 fa63 	bl	800aa12 <USBD_CtlError>
            err++;
 800a54c:	7afb      	ldrb	r3, [r7, #11]
 800a54e:	3301      	adds	r3, #1
 800a550:	72fb      	strb	r3, [r7, #11]
          break;
 800a552:	e021      	b.n	800a598 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a55a:	699b      	ldr	r3, [r3, #24]
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d00b      	beq.n	800a578 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a566:	699b      	ldr	r3, [r3, #24]
 800a568:	687a      	ldr	r2, [r7, #4]
 800a56a:	7c12      	ldrb	r2, [r2, #16]
 800a56c:	f107 0108 	add.w	r1, r7, #8
 800a570:	4610      	mov	r0, r2
 800a572:	4798      	blx	r3
 800a574:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a576:	e00f      	b.n	800a598 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800a578:	6839      	ldr	r1, [r7, #0]
 800a57a:	6878      	ldr	r0, [r7, #4]
 800a57c:	f000 fa49 	bl	800aa12 <USBD_CtlError>
            err++;
 800a580:	7afb      	ldrb	r3, [r7, #11]
 800a582:	3301      	adds	r3, #1
 800a584:	72fb      	strb	r3, [r7, #11]
          break;
 800a586:	e007      	b.n	800a598 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800a588:	6839      	ldr	r1, [r7, #0]
 800a58a:	6878      	ldr	r0, [r7, #4]
 800a58c:	f000 fa41 	bl	800aa12 <USBD_CtlError>
          err++;
 800a590:	7afb      	ldrb	r3, [r7, #11]
 800a592:	3301      	adds	r3, #1
 800a594:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800a596:	bf00      	nop
      }
      break;
 800a598:	e037      	b.n	800a60a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	7c1b      	ldrb	r3, [r3, #16]
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d109      	bne.n	800a5b6 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a5a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a5aa:	f107 0208 	add.w	r2, r7, #8
 800a5ae:	4610      	mov	r0, r2
 800a5b0:	4798      	blx	r3
 800a5b2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a5b4:	e029      	b.n	800a60a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a5b6:	6839      	ldr	r1, [r7, #0]
 800a5b8:	6878      	ldr	r0, [r7, #4]
 800a5ba:	f000 fa2a 	bl	800aa12 <USBD_CtlError>
        err++;
 800a5be:	7afb      	ldrb	r3, [r7, #11]
 800a5c0:	3301      	adds	r3, #1
 800a5c2:	72fb      	strb	r3, [r7, #11]
      break;
 800a5c4:	e021      	b.n	800a60a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	7c1b      	ldrb	r3, [r3, #16]
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d10d      	bne.n	800a5ea <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a5d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a5d6:	f107 0208 	add.w	r2, r7, #8
 800a5da:	4610      	mov	r0, r2
 800a5dc:	4798      	blx	r3
 800a5de:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	3301      	adds	r3, #1
 800a5e4:	2207      	movs	r2, #7
 800a5e6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a5e8:	e00f      	b.n	800a60a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800a5ea:	6839      	ldr	r1, [r7, #0]
 800a5ec:	6878      	ldr	r0, [r7, #4]
 800a5ee:	f000 fa10 	bl	800aa12 <USBD_CtlError>
        err++;
 800a5f2:	7afb      	ldrb	r3, [r7, #11]
 800a5f4:	3301      	adds	r3, #1
 800a5f6:	72fb      	strb	r3, [r7, #11]
      break;
 800a5f8:	e007      	b.n	800a60a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800a5fa:	6839      	ldr	r1, [r7, #0]
 800a5fc:	6878      	ldr	r0, [r7, #4]
 800a5fe:	f000 fa08 	bl	800aa12 <USBD_CtlError>
      err++;
 800a602:	7afb      	ldrb	r3, [r7, #11]
 800a604:	3301      	adds	r3, #1
 800a606:	72fb      	strb	r3, [r7, #11]
      break;
 800a608:	bf00      	nop
  }

  if (err != 0U)
 800a60a:	7afb      	ldrb	r3, [r7, #11]
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d11e      	bne.n	800a64e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800a610:	683b      	ldr	r3, [r7, #0]
 800a612:	88db      	ldrh	r3, [r3, #6]
 800a614:	2b00      	cmp	r3, #0
 800a616:	d016      	beq.n	800a646 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800a618:	893b      	ldrh	r3, [r7, #8]
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d00e      	beq.n	800a63c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800a61e:	683b      	ldr	r3, [r7, #0]
 800a620:	88da      	ldrh	r2, [r3, #6]
 800a622:	893b      	ldrh	r3, [r7, #8]
 800a624:	4293      	cmp	r3, r2
 800a626:	bf28      	it	cs
 800a628:	4613      	movcs	r3, r2
 800a62a:	b29b      	uxth	r3, r3
 800a62c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a62e:	893b      	ldrh	r3, [r7, #8]
 800a630:	461a      	mov	r2, r3
 800a632:	68f9      	ldr	r1, [r7, #12]
 800a634:	6878      	ldr	r0, [r7, #4]
 800a636:	f000 fa69 	bl	800ab0c <USBD_CtlSendData>
 800a63a:	e009      	b.n	800a650 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800a63c:	6839      	ldr	r1, [r7, #0]
 800a63e:	6878      	ldr	r0, [r7, #4]
 800a640:	f000 f9e7 	bl	800aa12 <USBD_CtlError>
 800a644:	e004      	b.n	800a650 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800a646:	6878      	ldr	r0, [r7, #4]
 800a648:	f000 fac1 	bl	800abce <USBD_CtlSendStatus>
 800a64c:	e000      	b.n	800a650 <USBD_GetDescriptor+0x320>
    return;
 800a64e:	bf00      	nop
  }
}
 800a650:	3710      	adds	r7, #16
 800a652:	46bd      	mov	sp, r7
 800a654:	bd80      	pop	{r7, pc}
 800a656:	bf00      	nop

0800a658 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a658:	b580      	push	{r7, lr}
 800a65a:	b084      	sub	sp, #16
 800a65c:	af00      	add	r7, sp, #0
 800a65e:	6078      	str	r0, [r7, #4]
 800a660:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a662:	683b      	ldr	r3, [r7, #0]
 800a664:	889b      	ldrh	r3, [r3, #4]
 800a666:	2b00      	cmp	r3, #0
 800a668:	d131      	bne.n	800a6ce <USBD_SetAddress+0x76>
 800a66a:	683b      	ldr	r3, [r7, #0]
 800a66c:	88db      	ldrh	r3, [r3, #6]
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d12d      	bne.n	800a6ce <USBD_SetAddress+0x76>
 800a672:	683b      	ldr	r3, [r7, #0]
 800a674:	885b      	ldrh	r3, [r3, #2]
 800a676:	2b7f      	cmp	r3, #127	@ 0x7f
 800a678:	d829      	bhi.n	800a6ce <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a67a:	683b      	ldr	r3, [r7, #0]
 800a67c:	885b      	ldrh	r3, [r3, #2]
 800a67e:	b2db      	uxtb	r3, r3
 800a680:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a684:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a68c:	b2db      	uxtb	r3, r3
 800a68e:	2b03      	cmp	r3, #3
 800a690:	d104      	bne.n	800a69c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a692:	6839      	ldr	r1, [r7, #0]
 800a694:	6878      	ldr	r0, [r7, #4]
 800a696:	f000 f9bc 	bl	800aa12 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a69a:	e01d      	b.n	800a6d8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	7bfa      	ldrb	r2, [r7, #15]
 800a6a0:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a6a4:	7bfb      	ldrb	r3, [r7, #15]
 800a6a6:	4619      	mov	r1, r3
 800a6a8:	6878      	ldr	r0, [r7, #4]
 800a6aa:	f000 ff65 	bl	800b578 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a6ae:	6878      	ldr	r0, [r7, #4]
 800a6b0:	f000 fa8d 	bl	800abce <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a6b4:	7bfb      	ldrb	r3, [r7, #15]
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d004      	beq.n	800a6c4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	2202      	movs	r2, #2
 800a6be:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a6c2:	e009      	b.n	800a6d8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	2201      	movs	r2, #1
 800a6c8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a6cc:	e004      	b.n	800a6d8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a6ce:	6839      	ldr	r1, [r7, #0]
 800a6d0:	6878      	ldr	r0, [r7, #4]
 800a6d2:	f000 f99e 	bl	800aa12 <USBD_CtlError>
  }
}
 800a6d6:	bf00      	nop
 800a6d8:	bf00      	nop
 800a6da:	3710      	adds	r7, #16
 800a6dc:	46bd      	mov	sp, r7
 800a6de:	bd80      	pop	{r7, pc}

0800a6e0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a6e0:	b580      	push	{r7, lr}
 800a6e2:	b084      	sub	sp, #16
 800a6e4:	af00      	add	r7, sp, #0
 800a6e6:	6078      	str	r0, [r7, #4]
 800a6e8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a6ea:	2300      	movs	r3, #0
 800a6ec:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a6ee:	683b      	ldr	r3, [r7, #0]
 800a6f0:	885b      	ldrh	r3, [r3, #2]
 800a6f2:	b2da      	uxtb	r2, r3
 800a6f4:	4b4e      	ldr	r3, [pc, #312]	@ (800a830 <USBD_SetConfig+0x150>)
 800a6f6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a6f8:	4b4d      	ldr	r3, [pc, #308]	@ (800a830 <USBD_SetConfig+0x150>)
 800a6fa:	781b      	ldrb	r3, [r3, #0]
 800a6fc:	2b01      	cmp	r3, #1
 800a6fe:	d905      	bls.n	800a70c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a700:	6839      	ldr	r1, [r7, #0]
 800a702:	6878      	ldr	r0, [r7, #4]
 800a704:	f000 f985 	bl	800aa12 <USBD_CtlError>
    return USBD_FAIL;
 800a708:	2303      	movs	r3, #3
 800a70a:	e08c      	b.n	800a826 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a712:	b2db      	uxtb	r3, r3
 800a714:	2b02      	cmp	r3, #2
 800a716:	d002      	beq.n	800a71e <USBD_SetConfig+0x3e>
 800a718:	2b03      	cmp	r3, #3
 800a71a:	d029      	beq.n	800a770 <USBD_SetConfig+0x90>
 800a71c:	e075      	b.n	800a80a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800a71e:	4b44      	ldr	r3, [pc, #272]	@ (800a830 <USBD_SetConfig+0x150>)
 800a720:	781b      	ldrb	r3, [r3, #0]
 800a722:	2b00      	cmp	r3, #0
 800a724:	d020      	beq.n	800a768 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800a726:	4b42      	ldr	r3, [pc, #264]	@ (800a830 <USBD_SetConfig+0x150>)
 800a728:	781b      	ldrb	r3, [r3, #0]
 800a72a:	461a      	mov	r2, r3
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a730:	4b3f      	ldr	r3, [pc, #252]	@ (800a830 <USBD_SetConfig+0x150>)
 800a732:	781b      	ldrb	r3, [r3, #0]
 800a734:	4619      	mov	r1, r3
 800a736:	6878      	ldr	r0, [r7, #4]
 800a738:	f7fe ffa3 	bl	8009682 <USBD_SetClassConfig>
 800a73c:	4603      	mov	r3, r0
 800a73e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800a740:	7bfb      	ldrb	r3, [r7, #15]
 800a742:	2b00      	cmp	r3, #0
 800a744:	d008      	beq.n	800a758 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800a746:	6839      	ldr	r1, [r7, #0]
 800a748:	6878      	ldr	r0, [r7, #4]
 800a74a:	f000 f962 	bl	800aa12 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	2202      	movs	r2, #2
 800a752:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a756:	e065      	b.n	800a824 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a758:	6878      	ldr	r0, [r7, #4]
 800a75a:	f000 fa38 	bl	800abce <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	2203      	movs	r2, #3
 800a762:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a766:	e05d      	b.n	800a824 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a768:	6878      	ldr	r0, [r7, #4]
 800a76a:	f000 fa30 	bl	800abce <USBD_CtlSendStatus>
      break;
 800a76e:	e059      	b.n	800a824 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800a770:	4b2f      	ldr	r3, [pc, #188]	@ (800a830 <USBD_SetConfig+0x150>)
 800a772:	781b      	ldrb	r3, [r3, #0]
 800a774:	2b00      	cmp	r3, #0
 800a776:	d112      	bne.n	800a79e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	2202      	movs	r2, #2
 800a77c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800a780:	4b2b      	ldr	r3, [pc, #172]	@ (800a830 <USBD_SetConfig+0x150>)
 800a782:	781b      	ldrb	r3, [r3, #0]
 800a784:	461a      	mov	r2, r3
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a78a:	4b29      	ldr	r3, [pc, #164]	@ (800a830 <USBD_SetConfig+0x150>)
 800a78c:	781b      	ldrb	r3, [r3, #0]
 800a78e:	4619      	mov	r1, r3
 800a790:	6878      	ldr	r0, [r7, #4]
 800a792:	f7fe ff92 	bl	80096ba <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a796:	6878      	ldr	r0, [r7, #4]
 800a798:	f000 fa19 	bl	800abce <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a79c:	e042      	b.n	800a824 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800a79e:	4b24      	ldr	r3, [pc, #144]	@ (800a830 <USBD_SetConfig+0x150>)
 800a7a0:	781b      	ldrb	r3, [r3, #0]
 800a7a2:	461a      	mov	r2, r3
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	685b      	ldr	r3, [r3, #4]
 800a7a8:	429a      	cmp	r2, r3
 800a7aa:	d02a      	beq.n	800a802 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	685b      	ldr	r3, [r3, #4]
 800a7b0:	b2db      	uxtb	r3, r3
 800a7b2:	4619      	mov	r1, r3
 800a7b4:	6878      	ldr	r0, [r7, #4]
 800a7b6:	f7fe ff80 	bl	80096ba <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a7ba:	4b1d      	ldr	r3, [pc, #116]	@ (800a830 <USBD_SetConfig+0x150>)
 800a7bc:	781b      	ldrb	r3, [r3, #0]
 800a7be:	461a      	mov	r2, r3
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a7c4:	4b1a      	ldr	r3, [pc, #104]	@ (800a830 <USBD_SetConfig+0x150>)
 800a7c6:	781b      	ldrb	r3, [r3, #0]
 800a7c8:	4619      	mov	r1, r3
 800a7ca:	6878      	ldr	r0, [r7, #4]
 800a7cc:	f7fe ff59 	bl	8009682 <USBD_SetClassConfig>
 800a7d0:	4603      	mov	r3, r0
 800a7d2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800a7d4:	7bfb      	ldrb	r3, [r7, #15]
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d00f      	beq.n	800a7fa <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800a7da:	6839      	ldr	r1, [r7, #0]
 800a7dc:	6878      	ldr	r0, [r7, #4]
 800a7de:	f000 f918 	bl	800aa12 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	685b      	ldr	r3, [r3, #4]
 800a7e6:	b2db      	uxtb	r3, r3
 800a7e8:	4619      	mov	r1, r3
 800a7ea:	6878      	ldr	r0, [r7, #4]
 800a7ec:	f7fe ff65 	bl	80096ba <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	2202      	movs	r2, #2
 800a7f4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a7f8:	e014      	b.n	800a824 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a7fa:	6878      	ldr	r0, [r7, #4]
 800a7fc:	f000 f9e7 	bl	800abce <USBD_CtlSendStatus>
      break;
 800a800:	e010      	b.n	800a824 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a802:	6878      	ldr	r0, [r7, #4]
 800a804:	f000 f9e3 	bl	800abce <USBD_CtlSendStatus>
      break;
 800a808:	e00c      	b.n	800a824 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800a80a:	6839      	ldr	r1, [r7, #0]
 800a80c:	6878      	ldr	r0, [r7, #4]
 800a80e:	f000 f900 	bl	800aa12 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a812:	4b07      	ldr	r3, [pc, #28]	@ (800a830 <USBD_SetConfig+0x150>)
 800a814:	781b      	ldrb	r3, [r3, #0]
 800a816:	4619      	mov	r1, r3
 800a818:	6878      	ldr	r0, [r7, #4]
 800a81a:	f7fe ff4e 	bl	80096ba <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800a81e:	2303      	movs	r3, #3
 800a820:	73fb      	strb	r3, [r7, #15]
      break;
 800a822:	bf00      	nop
  }

  return ret;
 800a824:	7bfb      	ldrb	r3, [r7, #15]
}
 800a826:	4618      	mov	r0, r3
 800a828:	3710      	adds	r7, #16
 800a82a:	46bd      	mov	sp, r7
 800a82c:	bd80      	pop	{r7, pc}
 800a82e:	bf00      	nop
 800a830:	20000420 	.word	0x20000420

0800a834 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a834:	b580      	push	{r7, lr}
 800a836:	b082      	sub	sp, #8
 800a838:	af00      	add	r7, sp, #0
 800a83a:	6078      	str	r0, [r7, #4]
 800a83c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a83e:	683b      	ldr	r3, [r7, #0]
 800a840:	88db      	ldrh	r3, [r3, #6]
 800a842:	2b01      	cmp	r3, #1
 800a844:	d004      	beq.n	800a850 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a846:	6839      	ldr	r1, [r7, #0]
 800a848:	6878      	ldr	r0, [r7, #4]
 800a84a:	f000 f8e2 	bl	800aa12 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a84e:	e023      	b.n	800a898 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a856:	b2db      	uxtb	r3, r3
 800a858:	2b02      	cmp	r3, #2
 800a85a:	dc02      	bgt.n	800a862 <USBD_GetConfig+0x2e>
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	dc03      	bgt.n	800a868 <USBD_GetConfig+0x34>
 800a860:	e015      	b.n	800a88e <USBD_GetConfig+0x5a>
 800a862:	2b03      	cmp	r3, #3
 800a864:	d00b      	beq.n	800a87e <USBD_GetConfig+0x4a>
 800a866:	e012      	b.n	800a88e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	2200      	movs	r2, #0
 800a86c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	3308      	adds	r3, #8
 800a872:	2201      	movs	r2, #1
 800a874:	4619      	mov	r1, r3
 800a876:	6878      	ldr	r0, [r7, #4]
 800a878:	f000 f948 	bl	800ab0c <USBD_CtlSendData>
        break;
 800a87c:	e00c      	b.n	800a898 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	3304      	adds	r3, #4
 800a882:	2201      	movs	r2, #1
 800a884:	4619      	mov	r1, r3
 800a886:	6878      	ldr	r0, [r7, #4]
 800a888:	f000 f940 	bl	800ab0c <USBD_CtlSendData>
        break;
 800a88c:	e004      	b.n	800a898 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800a88e:	6839      	ldr	r1, [r7, #0]
 800a890:	6878      	ldr	r0, [r7, #4]
 800a892:	f000 f8be 	bl	800aa12 <USBD_CtlError>
        break;
 800a896:	bf00      	nop
}
 800a898:	bf00      	nop
 800a89a:	3708      	adds	r7, #8
 800a89c:	46bd      	mov	sp, r7
 800a89e:	bd80      	pop	{r7, pc}

0800a8a0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a8a0:	b580      	push	{r7, lr}
 800a8a2:	b082      	sub	sp, #8
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	6078      	str	r0, [r7, #4]
 800a8a8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a8b0:	b2db      	uxtb	r3, r3
 800a8b2:	3b01      	subs	r3, #1
 800a8b4:	2b02      	cmp	r3, #2
 800a8b6:	d81e      	bhi.n	800a8f6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a8b8:	683b      	ldr	r3, [r7, #0]
 800a8ba:	88db      	ldrh	r3, [r3, #6]
 800a8bc:	2b02      	cmp	r3, #2
 800a8be:	d004      	beq.n	800a8ca <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800a8c0:	6839      	ldr	r1, [r7, #0]
 800a8c2:	6878      	ldr	r0, [r7, #4]
 800a8c4:	f000 f8a5 	bl	800aa12 <USBD_CtlError>
        break;
 800a8c8:	e01a      	b.n	800a900 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	2201      	movs	r2, #1
 800a8ce:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d005      	beq.n	800a8e6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	68db      	ldr	r3, [r3, #12]
 800a8de:	f043 0202 	orr.w	r2, r3, #2
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	330c      	adds	r3, #12
 800a8ea:	2202      	movs	r2, #2
 800a8ec:	4619      	mov	r1, r3
 800a8ee:	6878      	ldr	r0, [r7, #4]
 800a8f0:	f000 f90c 	bl	800ab0c <USBD_CtlSendData>
      break;
 800a8f4:	e004      	b.n	800a900 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800a8f6:	6839      	ldr	r1, [r7, #0]
 800a8f8:	6878      	ldr	r0, [r7, #4]
 800a8fa:	f000 f88a 	bl	800aa12 <USBD_CtlError>
      break;
 800a8fe:	bf00      	nop
  }
}
 800a900:	bf00      	nop
 800a902:	3708      	adds	r7, #8
 800a904:	46bd      	mov	sp, r7
 800a906:	bd80      	pop	{r7, pc}

0800a908 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a908:	b580      	push	{r7, lr}
 800a90a:	b082      	sub	sp, #8
 800a90c:	af00      	add	r7, sp, #0
 800a90e:	6078      	str	r0, [r7, #4]
 800a910:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a912:	683b      	ldr	r3, [r7, #0]
 800a914:	885b      	ldrh	r3, [r3, #2]
 800a916:	2b01      	cmp	r3, #1
 800a918:	d107      	bne.n	800a92a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	2201      	movs	r2, #1
 800a91e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800a922:	6878      	ldr	r0, [r7, #4]
 800a924:	f000 f953 	bl	800abce <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800a928:	e013      	b.n	800a952 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800a92a:	683b      	ldr	r3, [r7, #0]
 800a92c:	885b      	ldrh	r3, [r3, #2]
 800a92e:	2b02      	cmp	r3, #2
 800a930:	d10b      	bne.n	800a94a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800a932:	683b      	ldr	r3, [r7, #0]
 800a934:	889b      	ldrh	r3, [r3, #4]
 800a936:	0a1b      	lsrs	r3, r3, #8
 800a938:	b29b      	uxth	r3, r3
 800a93a:	b2da      	uxtb	r2, r3
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800a942:	6878      	ldr	r0, [r7, #4]
 800a944:	f000 f943 	bl	800abce <USBD_CtlSendStatus>
}
 800a948:	e003      	b.n	800a952 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800a94a:	6839      	ldr	r1, [r7, #0]
 800a94c:	6878      	ldr	r0, [r7, #4]
 800a94e:	f000 f860 	bl	800aa12 <USBD_CtlError>
}
 800a952:	bf00      	nop
 800a954:	3708      	adds	r7, #8
 800a956:	46bd      	mov	sp, r7
 800a958:	bd80      	pop	{r7, pc}

0800a95a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a95a:	b580      	push	{r7, lr}
 800a95c:	b082      	sub	sp, #8
 800a95e:	af00      	add	r7, sp, #0
 800a960:	6078      	str	r0, [r7, #4]
 800a962:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a96a:	b2db      	uxtb	r3, r3
 800a96c:	3b01      	subs	r3, #1
 800a96e:	2b02      	cmp	r3, #2
 800a970:	d80b      	bhi.n	800a98a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a972:	683b      	ldr	r3, [r7, #0]
 800a974:	885b      	ldrh	r3, [r3, #2]
 800a976:	2b01      	cmp	r3, #1
 800a978:	d10c      	bne.n	800a994 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	2200      	movs	r2, #0
 800a97e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a982:	6878      	ldr	r0, [r7, #4]
 800a984:	f000 f923 	bl	800abce <USBD_CtlSendStatus>
      }
      break;
 800a988:	e004      	b.n	800a994 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800a98a:	6839      	ldr	r1, [r7, #0]
 800a98c:	6878      	ldr	r0, [r7, #4]
 800a98e:	f000 f840 	bl	800aa12 <USBD_CtlError>
      break;
 800a992:	e000      	b.n	800a996 <USBD_ClrFeature+0x3c>
      break;
 800a994:	bf00      	nop
  }
}
 800a996:	bf00      	nop
 800a998:	3708      	adds	r7, #8
 800a99a:	46bd      	mov	sp, r7
 800a99c:	bd80      	pop	{r7, pc}

0800a99e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a99e:	b580      	push	{r7, lr}
 800a9a0:	b084      	sub	sp, #16
 800a9a2:	af00      	add	r7, sp, #0
 800a9a4:	6078      	str	r0, [r7, #4]
 800a9a6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800a9a8:	683b      	ldr	r3, [r7, #0]
 800a9aa:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	781a      	ldrb	r2, [r3, #0]
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	3301      	adds	r3, #1
 800a9b8:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	781a      	ldrb	r2, [r3, #0]
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	3301      	adds	r3, #1
 800a9c6:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800a9c8:	68f8      	ldr	r0, [r7, #12]
 800a9ca:	f7ff fa13 	bl	8009df4 <SWAPBYTE>
 800a9ce:	4603      	mov	r3, r0
 800a9d0:	461a      	mov	r2, r3
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	3301      	adds	r3, #1
 800a9da:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	3301      	adds	r3, #1
 800a9e0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800a9e2:	68f8      	ldr	r0, [r7, #12]
 800a9e4:	f7ff fa06 	bl	8009df4 <SWAPBYTE>
 800a9e8:	4603      	mov	r3, r0
 800a9ea:	461a      	mov	r2, r3
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	3301      	adds	r3, #1
 800a9f4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	3301      	adds	r3, #1
 800a9fa:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800a9fc:	68f8      	ldr	r0, [r7, #12]
 800a9fe:	f7ff f9f9 	bl	8009df4 <SWAPBYTE>
 800aa02:	4603      	mov	r3, r0
 800aa04:	461a      	mov	r2, r3
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	80da      	strh	r2, [r3, #6]
}
 800aa0a:	bf00      	nop
 800aa0c:	3710      	adds	r7, #16
 800aa0e:	46bd      	mov	sp, r7
 800aa10:	bd80      	pop	{r7, pc}

0800aa12 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aa12:	b580      	push	{r7, lr}
 800aa14:	b082      	sub	sp, #8
 800aa16:	af00      	add	r7, sp, #0
 800aa18:	6078      	str	r0, [r7, #4]
 800aa1a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800aa1c:	2180      	movs	r1, #128	@ 0x80
 800aa1e:	6878      	ldr	r0, [r7, #4]
 800aa20:	f000 fd40 	bl	800b4a4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800aa24:	2100      	movs	r1, #0
 800aa26:	6878      	ldr	r0, [r7, #4]
 800aa28:	f000 fd3c 	bl	800b4a4 <USBD_LL_StallEP>
}
 800aa2c:	bf00      	nop
 800aa2e:	3708      	adds	r7, #8
 800aa30:	46bd      	mov	sp, r7
 800aa32:	bd80      	pop	{r7, pc}

0800aa34 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800aa34:	b580      	push	{r7, lr}
 800aa36:	b086      	sub	sp, #24
 800aa38:	af00      	add	r7, sp, #0
 800aa3a:	60f8      	str	r0, [r7, #12]
 800aa3c:	60b9      	str	r1, [r7, #8]
 800aa3e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800aa40:	2300      	movs	r3, #0
 800aa42:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d042      	beq.n	800aad0 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800aa4e:	6938      	ldr	r0, [r7, #16]
 800aa50:	f000 f842 	bl	800aad8 <USBD_GetLen>
 800aa54:	4603      	mov	r3, r0
 800aa56:	3301      	adds	r3, #1
 800aa58:	005b      	lsls	r3, r3, #1
 800aa5a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aa5e:	d808      	bhi.n	800aa72 <USBD_GetString+0x3e>
 800aa60:	6938      	ldr	r0, [r7, #16]
 800aa62:	f000 f839 	bl	800aad8 <USBD_GetLen>
 800aa66:	4603      	mov	r3, r0
 800aa68:	3301      	adds	r3, #1
 800aa6a:	b29b      	uxth	r3, r3
 800aa6c:	005b      	lsls	r3, r3, #1
 800aa6e:	b29a      	uxth	r2, r3
 800aa70:	e001      	b.n	800aa76 <USBD_GetString+0x42>
 800aa72:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800aa7a:	7dfb      	ldrb	r3, [r7, #23]
 800aa7c:	68ba      	ldr	r2, [r7, #8]
 800aa7e:	4413      	add	r3, r2
 800aa80:	687a      	ldr	r2, [r7, #4]
 800aa82:	7812      	ldrb	r2, [r2, #0]
 800aa84:	701a      	strb	r2, [r3, #0]
  idx++;
 800aa86:	7dfb      	ldrb	r3, [r7, #23]
 800aa88:	3301      	adds	r3, #1
 800aa8a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800aa8c:	7dfb      	ldrb	r3, [r7, #23]
 800aa8e:	68ba      	ldr	r2, [r7, #8]
 800aa90:	4413      	add	r3, r2
 800aa92:	2203      	movs	r2, #3
 800aa94:	701a      	strb	r2, [r3, #0]
  idx++;
 800aa96:	7dfb      	ldrb	r3, [r7, #23]
 800aa98:	3301      	adds	r3, #1
 800aa9a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800aa9c:	e013      	b.n	800aac6 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800aa9e:	7dfb      	ldrb	r3, [r7, #23]
 800aaa0:	68ba      	ldr	r2, [r7, #8]
 800aaa2:	4413      	add	r3, r2
 800aaa4:	693a      	ldr	r2, [r7, #16]
 800aaa6:	7812      	ldrb	r2, [r2, #0]
 800aaa8:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800aaaa:	693b      	ldr	r3, [r7, #16]
 800aaac:	3301      	adds	r3, #1
 800aaae:	613b      	str	r3, [r7, #16]
    idx++;
 800aab0:	7dfb      	ldrb	r3, [r7, #23]
 800aab2:	3301      	adds	r3, #1
 800aab4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800aab6:	7dfb      	ldrb	r3, [r7, #23]
 800aab8:	68ba      	ldr	r2, [r7, #8]
 800aaba:	4413      	add	r3, r2
 800aabc:	2200      	movs	r2, #0
 800aabe:	701a      	strb	r2, [r3, #0]
    idx++;
 800aac0:	7dfb      	ldrb	r3, [r7, #23]
 800aac2:	3301      	adds	r3, #1
 800aac4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800aac6:	693b      	ldr	r3, [r7, #16]
 800aac8:	781b      	ldrb	r3, [r3, #0]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d1e7      	bne.n	800aa9e <USBD_GetString+0x6a>
 800aace:	e000      	b.n	800aad2 <USBD_GetString+0x9e>
    return;
 800aad0:	bf00      	nop
  }
}
 800aad2:	3718      	adds	r7, #24
 800aad4:	46bd      	mov	sp, r7
 800aad6:	bd80      	pop	{r7, pc}

0800aad8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800aad8:	b480      	push	{r7}
 800aada:	b085      	sub	sp, #20
 800aadc:	af00      	add	r7, sp, #0
 800aade:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800aae0:	2300      	movs	r3, #0
 800aae2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800aae8:	e005      	b.n	800aaf6 <USBD_GetLen+0x1e>
  {
    len++;
 800aaea:	7bfb      	ldrb	r3, [r7, #15]
 800aaec:	3301      	adds	r3, #1
 800aaee:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800aaf0:	68bb      	ldr	r3, [r7, #8]
 800aaf2:	3301      	adds	r3, #1
 800aaf4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800aaf6:	68bb      	ldr	r3, [r7, #8]
 800aaf8:	781b      	ldrb	r3, [r3, #0]
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d1f5      	bne.n	800aaea <USBD_GetLen+0x12>
  }

  return len;
 800aafe:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab00:	4618      	mov	r0, r3
 800ab02:	3714      	adds	r7, #20
 800ab04:	46bd      	mov	sp, r7
 800ab06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab0a:	4770      	bx	lr

0800ab0c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800ab0c:	b580      	push	{r7, lr}
 800ab0e:	b084      	sub	sp, #16
 800ab10:	af00      	add	r7, sp, #0
 800ab12:	60f8      	str	r0, [r7, #12]
 800ab14:	60b9      	str	r1, [r7, #8]
 800ab16:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	2202      	movs	r2, #2
 800ab1c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	687a      	ldr	r2, [r7, #4]
 800ab24:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	68ba      	ldr	r2, [r7, #8]
 800ab2a:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	687a      	ldr	r2, [r7, #4]
 800ab30:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	68ba      	ldr	r2, [r7, #8]
 800ab36:	2100      	movs	r1, #0
 800ab38:	68f8      	ldr	r0, [r7, #12]
 800ab3a:	f000 fd3c 	bl	800b5b6 <USBD_LL_Transmit>

  return USBD_OK;
 800ab3e:	2300      	movs	r3, #0
}
 800ab40:	4618      	mov	r0, r3
 800ab42:	3710      	adds	r7, #16
 800ab44:	46bd      	mov	sp, r7
 800ab46:	bd80      	pop	{r7, pc}

0800ab48 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800ab48:	b580      	push	{r7, lr}
 800ab4a:	b084      	sub	sp, #16
 800ab4c:	af00      	add	r7, sp, #0
 800ab4e:	60f8      	str	r0, [r7, #12]
 800ab50:	60b9      	str	r1, [r7, #8]
 800ab52:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	68ba      	ldr	r2, [r7, #8]
 800ab58:	2100      	movs	r1, #0
 800ab5a:	68f8      	ldr	r0, [r7, #12]
 800ab5c:	f000 fd2b 	bl	800b5b6 <USBD_LL_Transmit>

  return USBD_OK;
 800ab60:	2300      	movs	r3, #0
}
 800ab62:	4618      	mov	r0, r3
 800ab64:	3710      	adds	r7, #16
 800ab66:	46bd      	mov	sp, r7
 800ab68:	bd80      	pop	{r7, pc}

0800ab6a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800ab6a:	b580      	push	{r7, lr}
 800ab6c:	b084      	sub	sp, #16
 800ab6e:	af00      	add	r7, sp, #0
 800ab70:	60f8      	str	r0, [r7, #12]
 800ab72:	60b9      	str	r1, [r7, #8]
 800ab74:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800ab76:	68fb      	ldr	r3, [r7, #12]
 800ab78:	2203      	movs	r2, #3
 800ab7a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	687a      	ldr	r2, [r7, #4]
 800ab82:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	68ba      	ldr	r2, [r7, #8]
 800ab8a:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	687a      	ldr	r2, [r7, #4]
 800ab92:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	68ba      	ldr	r2, [r7, #8]
 800ab9a:	2100      	movs	r1, #0
 800ab9c:	68f8      	ldr	r0, [r7, #12]
 800ab9e:	f000 fd2b 	bl	800b5f8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800aba2:	2300      	movs	r3, #0
}
 800aba4:	4618      	mov	r0, r3
 800aba6:	3710      	adds	r7, #16
 800aba8:	46bd      	mov	sp, r7
 800abaa:	bd80      	pop	{r7, pc}

0800abac <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800abac:	b580      	push	{r7, lr}
 800abae:	b084      	sub	sp, #16
 800abb0:	af00      	add	r7, sp, #0
 800abb2:	60f8      	str	r0, [r7, #12]
 800abb4:	60b9      	str	r1, [r7, #8]
 800abb6:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	68ba      	ldr	r2, [r7, #8]
 800abbc:	2100      	movs	r1, #0
 800abbe:	68f8      	ldr	r0, [r7, #12]
 800abc0:	f000 fd1a 	bl	800b5f8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800abc4:	2300      	movs	r3, #0
}
 800abc6:	4618      	mov	r0, r3
 800abc8:	3710      	adds	r7, #16
 800abca:	46bd      	mov	sp, r7
 800abcc:	bd80      	pop	{r7, pc}

0800abce <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800abce:	b580      	push	{r7, lr}
 800abd0:	b082      	sub	sp, #8
 800abd2:	af00      	add	r7, sp, #0
 800abd4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	2204      	movs	r2, #4
 800abda:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800abde:	2300      	movs	r3, #0
 800abe0:	2200      	movs	r2, #0
 800abe2:	2100      	movs	r1, #0
 800abe4:	6878      	ldr	r0, [r7, #4]
 800abe6:	f000 fce6 	bl	800b5b6 <USBD_LL_Transmit>

  return USBD_OK;
 800abea:	2300      	movs	r3, #0
}
 800abec:	4618      	mov	r0, r3
 800abee:	3708      	adds	r7, #8
 800abf0:	46bd      	mov	sp, r7
 800abf2:	bd80      	pop	{r7, pc}

0800abf4 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800abf4:	b580      	push	{r7, lr}
 800abf6:	b082      	sub	sp, #8
 800abf8:	af00      	add	r7, sp, #0
 800abfa:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	2205      	movs	r2, #5
 800ac00:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ac04:	2300      	movs	r3, #0
 800ac06:	2200      	movs	r2, #0
 800ac08:	2100      	movs	r1, #0
 800ac0a:	6878      	ldr	r0, [r7, #4]
 800ac0c:	f000 fcf4 	bl	800b5f8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ac10:	2300      	movs	r3, #0
}
 800ac12:	4618      	mov	r0, r3
 800ac14:	3708      	adds	r7, #8
 800ac16:	46bd      	mov	sp, r7
 800ac18:	bd80      	pop	{r7, pc}
	...

0800ac1c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800ac1c:	b580      	push	{r7, lr}
 800ac1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800ac20:	2200      	movs	r2, #0
 800ac22:	4912      	ldr	r1, [pc, #72]	@ (800ac6c <MX_USB_DEVICE_Init+0x50>)
 800ac24:	4812      	ldr	r0, [pc, #72]	@ (800ac70 <MX_USB_DEVICE_Init+0x54>)
 800ac26:	f7fe fcaf 	bl	8009588 <USBD_Init>
 800ac2a:	4603      	mov	r3, r0
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d001      	beq.n	800ac34 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800ac30:	f7f8 fc96 	bl	8003560 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800ac34:	490f      	ldr	r1, [pc, #60]	@ (800ac74 <MX_USB_DEVICE_Init+0x58>)
 800ac36:	480e      	ldr	r0, [pc, #56]	@ (800ac70 <MX_USB_DEVICE_Init+0x54>)
 800ac38:	f7fe fcd6 	bl	80095e8 <USBD_RegisterClass>
 800ac3c:	4603      	mov	r3, r0
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d001      	beq.n	800ac46 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800ac42:	f7f8 fc8d 	bl	8003560 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800ac46:	490c      	ldr	r1, [pc, #48]	@ (800ac78 <MX_USB_DEVICE_Init+0x5c>)
 800ac48:	4809      	ldr	r0, [pc, #36]	@ (800ac70 <MX_USB_DEVICE_Init+0x54>)
 800ac4a:	f7fe fbcd 	bl	80093e8 <USBD_CDC_RegisterInterface>
 800ac4e:	4603      	mov	r3, r0
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d001      	beq.n	800ac58 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800ac54:	f7f8 fc84 	bl	8003560 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800ac58:	4805      	ldr	r0, [pc, #20]	@ (800ac70 <MX_USB_DEVICE_Init+0x54>)
 800ac5a:	f7fe fcfb 	bl	8009654 <USBD_Start>
 800ac5e:	4603      	mov	r3, r0
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d001      	beq.n	800ac68 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800ac64:	f7f8 fc7c 	bl	8003560 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800ac68:	bf00      	nop
 800ac6a:	bd80      	pop	{r7, pc}
 800ac6c:	200000c0 	.word	0x200000c0
 800ac70:	20000424 	.word	0x20000424
 800ac74:	2000002c 	.word	0x2000002c
 800ac78:	200000ac 	.word	0x200000ac

0800ac7c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800ac7c:	b580      	push	{r7, lr}
 800ac7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800ac80:	2200      	movs	r2, #0
 800ac82:	4905      	ldr	r1, [pc, #20]	@ (800ac98 <CDC_Init_FS+0x1c>)
 800ac84:	4805      	ldr	r0, [pc, #20]	@ (800ac9c <CDC_Init_FS+0x20>)
 800ac86:	f7fe fbc9 	bl	800941c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800ac8a:	4905      	ldr	r1, [pc, #20]	@ (800aca0 <CDC_Init_FS+0x24>)
 800ac8c:	4803      	ldr	r0, [pc, #12]	@ (800ac9c <CDC_Init_FS+0x20>)
 800ac8e:	f7fe fbe7 	bl	8009460 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800ac92:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800ac94:	4618      	mov	r0, r3
 800ac96:	bd80      	pop	{r7, pc}
 800ac98:	20000f00 	.word	0x20000f00
 800ac9c:	20000424 	.word	0x20000424
 800aca0:	20000700 	.word	0x20000700

0800aca4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800aca4:	b480      	push	{r7}
 800aca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800aca8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800acaa:	4618      	mov	r0, r3
 800acac:	46bd      	mov	sp, r7
 800acae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acb2:	4770      	bx	lr

0800acb4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800acb4:	b480      	push	{r7}
 800acb6:	b083      	sub	sp, #12
 800acb8:	af00      	add	r7, sp, #0
 800acba:	4603      	mov	r3, r0
 800acbc:	6039      	str	r1, [r7, #0]
 800acbe:	71fb      	strb	r3, [r7, #7]
 800acc0:	4613      	mov	r3, r2
 800acc2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800acc4:	79fb      	ldrb	r3, [r7, #7]
 800acc6:	2b23      	cmp	r3, #35	@ 0x23
 800acc8:	d84a      	bhi.n	800ad60 <CDC_Control_FS+0xac>
 800acca:	a201      	add	r2, pc, #4	@ (adr r2, 800acd0 <CDC_Control_FS+0x1c>)
 800accc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acd0:	0800ad61 	.word	0x0800ad61
 800acd4:	0800ad61 	.word	0x0800ad61
 800acd8:	0800ad61 	.word	0x0800ad61
 800acdc:	0800ad61 	.word	0x0800ad61
 800ace0:	0800ad61 	.word	0x0800ad61
 800ace4:	0800ad61 	.word	0x0800ad61
 800ace8:	0800ad61 	.word	0x0800ad61
 800acec:	0800ad61 	.word	0x0800ad61
 800acf0:	0800ad61 	.word	0x0800ad61
 800acf4:	0800ad61 	.word	0x0800ad61
 800acf8:	0800ad61 	.word	0x0800ad61
 800acfc:	0800ad61 	.word	0x0800ad61
 800ad00:	0800ad61 	.word	0x0800ad61
 800ad04:	0800ad61 	.word	0x0800ad61
 800ad08:	0800ad61 	.word	0x0800ad61
 800ad0c:	0800ad61 	.word	0x0800ad61
 800ad10:	0800ad61 	.word	0x0800ad61
 800ad14:	0800ad61 	.word	0x0800ad61
 800ad18:	0800ad61 	.word	0x0800ad61
 800ad1c:	0800ad61 	.word	0x0800ad61
 800ad20:	0800ad61 	.word	0x0800ad61
 800ad24:	0800ad61 	.word	0x0800ad61
 800ad28:	0800ad61 	.word	0x0800ad61
 800ad2c:	0800ad61 	.word	0x0800ad61
 800ad30:	0800ad61 	.word	0x0800ad61
 800ad34:	0800ad61 	.word	0x0800ad61
 800ad38:	0800ad61 	.word	0x0800ad61
 800ad3c:	0800ad61 	.word	0x0800ad61
 800ad40:	0800ad61 	.word	0x0800ad61
 800ad44:	0800ad61 	.word	0x0800ad61
 800ad48:	0800ad61 	.word	0x0800ad61
 800ad4c:	0800ad61 	.word	0x0800ad61
 800ad50:	0800ad61 	.word	0x0800ad61
 800ad54:	0800ad61 	.word	0x0800ad61
 800ad58:	0800ad61 	.word	0x0800ad61
 800ad5c:	0800ad61 	.word	0x0800ad61
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800ad60:	bf00      	nop
  }

  return (USBD_OK);
 800ad62:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800ad64:	4618      	mov	r0, r3
 800ad66:	370c      	adds	r7, #12
 800ad68:	46bd      	mov	sp, r7
 800ad6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad6e:	4770      	bx	lr

0800ad70 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800ad70:	b580      	push	{r7, lr}
 800ad72:	b082      	sub	sp, #8
 800ad74:	af00      	add	r7, sp, #0
 800ad76:	6078      	str	r0, [r7, #4]
 800ad78:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800ad7a:	6879      	ldr	r1, [r7, #4]
 800ad7c:	4805      	ldr	r0, [pc, #20]	@ (800ad94 <CDC_Receive_FS+0x24>)
 800ad7e:	f7fe fb6f 	bl	8009460 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800ad82:	4804      	ldr	r0, [pc, #16]	@ (800ad94 <CDC_Receive_FS+0x24>)
 800ad84:	f7fe fbca 	bl	800951c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800ad88:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800ad8a:	4618      	mov	r0, r3
 800ad8c:	3708      	adds	r7, #8
 800ad8e:	46bd      	mov	sp, r7
 800ad90:	bd80      	pop	{r7, pc}
 800ad92:	bf00      	nop
 800ad94:	20000424 	.word	0x20000424

0800ad98 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800ad98:	b580      	push	{r7, lr}
 800ad9a:	b084      	sub	sp, #16
 800ad9c:	af00      	add	r7, sp, #0
 800ad9e:	6078      	str	r0, [r7, #4]
 800ada0:	460b      	mov	r3, r1
 800ada2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800ada4:	2300      	movs	r3, #0
 800ada6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800ada8:	4b0d      	ldr	r3, [pc, #52]	@ (800ade0 <CDC_Transmit_FS+0x48>)
 800adaa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800adae:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800adb0:	68bb      	ldr	r3, [r7, #8]
 800adb2:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d001      	beq.n	800adbe <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800adba:	2301      	movs	r3, #1
 800adbc:	e00b      	b.n	800add6 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800adbe:	887b      	ldrh	r3, [r7, #2]
 800adc0:	461a      	mov	r2, r3
 800adc2:	6879      	ldr	r1, [r7, #4]
 800adc4:	4806      	ldr	r0, [pc, #24]	@ (800ade0 <CDC_Transmit_FS+0x48>)
 800adc6:	f7fe fb29 	bl	800941c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800adca:	4805      	ldr	r0, [pc, #20]	@ (800ade0 <CDC_Transmit_FS+0x48>)
 800adcc:	f7fe fb66 	bl	800949c <USBD_CDC_TransmitPacket>
 800add0:	4603      	mov	r3, r0
 800add2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800add4:	7bfb      	ldrb	r3, [r7, #15]
}
 800add6:	4618      	mov	r0, r3
 800add8:	3710      	adds	r7, #16
 800adda:	46bd      	mov	sp, r7
 800addc:	bd80      	pop	{r7, pc}
 800adde:	bf00      	nop
 800ade0:	20000424 	.word	0x20000424

0800ade4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800ade4:	b480      	push	{r7}
 800ade6:	b087      	sub	sp, #28
 800ade8:	af00      	add	r7, sp, #0
 800adea:	60f8      	str	r0, [r7, #12]
 800adec:	60b9      	str	r1, [r7, #8]
 800adee:	4613      	mov	r3, r2
 800adf0:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800adf2:	2300      	movs	r3, #0
 800adf4:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800adf6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800adfa:	4618      	mov	r0, r3
 800adfc:	371c      	adds	r7, #28
 800adfe:	46bd      	mov	sp, r7
 800ae00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae04:	4770      	bx	lr

0800ae06 <__io_putchar>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */
int __io_putchar(int ch)
{
 800ae06:	b580      	push	{r7, lr}
 800ae08:	b084      	sub	sp, #16
 800ae0a:	af00      	add	r7, sp, #0
 800ae0c:	6078      	str	r0, [r7, #4]
  uint8_t c = (uint8_t)ch;
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	b2db      	uxtb	r3, r3
 800ae12:	73fb      	strb	r3, [r7, #15]
// Keep trying until USB CDC can accept the byte
  while (CDC_Transmit_FS(&c, 1) == USBD_BUSY) {
 800ae14:	e002      	b.n	800ae1c <__io_putchar+0x16>
    HAL_Delay(1);
 800ae16:	2001      	movs	r0, #1
 800ae18:	f7f8 fe06 	bl	8003a28 <HAL_Delay>
  while (CDC_Transmit_FS(&c, 1) == USBD_BUSY) {
 800ae1c:	f107 030f 	add.w	r3, r7, #15
 800ae20:	2101      	movs	r1, #1
 800ae22:	4618      	mov	r0, r3
 800ae24:	f7ff ffb8 	bl	800ad98 <CDC_Transmit_FS>
 800ae28:	4603      	mov	r3, r0
 800ae2a:	2b01      	cmp	r3, #1
 800ae2c:	d0f3      	beq.n	800ae16 <__io_putchar+0x10>
  }
  return ch;
 800ae2e:	687b      	ldr	r3, [r7, #4]
}
 800ae30:	4618      	mov	r0, r3
 800ae32:	3710      	adds	r7, #16
 800ae34:	46bd      	mov	sp, r7
 800ae36:	bd80      	pop	{r7, pc}

0800ae38 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ae38:	b480      	push	{r7}
 800ae3a:	b083      	sub	sp, #12
 800ae3c:	af00      	add	r7, sp, #0
 800ae3e:	4603      	mov	r3, r0
 800ae40:	6039      	str	r1, [r7, #0]
 800ae42:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800ae44:	683b      	ldr	r3, [r7, #0]
 800ae46:	2212      	movs	r2, #18
 800ae48:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800ae4a:	4b03      	ldr	r3, [pc, #12]	@ (800ae58 <USBD_FS_DeviceDescriptor+0x20>)
}
 800ae4c:	4618      	mov	r0, r3
 800ae4e:	370c      	adds	r7, #12
 800ae50:	46bd      	mov	sp, r7
 800ae52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae56:	4770      	bx	lr
 800ae58:	200000e0 	.word	0x200000e0

0800ae5c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ae5c:	b480      	push	{r7}
 800ae5e:	b083      	sub	sp, #12
 800ae60:	af00      	add	r7, sp, #0
 800ae62:	4603      	mov	r3, r0
 800ae64:	6039      	str	r1, [r7, #0]
 800ae66:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800ae68:	683b      	ldr	r3, [r7, #0]
 800ae6a:	2204      	movs	r2, #4
 800ae6c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800ae6e:	4b03      	ldr	r3, [pc, #12]	@ (800ae7c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800ae70:	4618      	mov	r0, r3
 800ae72:	370c      	adds	r7, #12
 800ae74:	46bd      	mov	sp, r7
 800ae76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae7a:	4770      	bx	lr
 800ae7c:	20000100 	.word	0x20000100

0800ae80 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ae80:	b580      	push	{r7, lr}
 800ae82:	b082      	sub	sp, #8
 800ae84:	af00      	add	r7, sp, #0
 800ae86:	4603      	mov	r3, r0
 800ae88:	6039      	str	r1, [r7, #0]
 800ae8a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ae8c:	79fb      	ldrb	r3, [r7, #7]
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d105      	bne.n	800ae9e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ae92:	683a      	ldr	r2, [r7, #0]
 800ae94:	4907      	ldr	r1, [pc, #28]	@ (800aeb4 <USBD_FS_ProductStrDescriptor+0x34>)
 800ae96:	4808      	ldr	r0, [pc, #32]	@ (800aeb8 <USBD_FS_ProductStrDescriptor+0x38>)
 800ae98:	f7ff fdcc 	bl	800aa34 <USBD_GetString>
 800ae9c:	e004      	b.n	800aea8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ae9e:	683a      	ldr	r2, [r7, #0]
 800aea0:	4904      	ldr	r1, [pc, #16]	@ (800aeb4 <USBD_FS_ProductStrDescriptor+0x34>)
 800aea2:	4805      	ldr	r0, [pc, #20]	@ (800aeb8 <USBD_FS_ProductStrDescriptor+0x38>)
 800aea4:	f7ff fdc6 	bl	800aa34 <USBD_GetString>
  }
  return USBD_StrDesc;
 800aea8:	4b02      	ldr	r3, [pc, #8]	@ (800aeb4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800aeaa:	4618      	mov	r0, r3
 800aeac:	3708      	adds	r7, #8
 800aeae:	46bd      	mov	sp, r7
 800aeb0:	bd80      	pop	{r7, pc}
 800aeb2:	bf00      	nop
 800aeb4:	20001700 	.word	0x20001700
 800aeb8:	0800e3bc 	.word	0x0800e3bc

0800aebc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aebc:	b580      	push	{r7, lr}
 800aebe:	b082      	sub	sp, #8
 800aec0:	af00      	add	r7, sp, #0
 800aec2:	4603      	mov	r3, r0
 800aec4:	6039      	str	r1, [r7, #0]
 800aec6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800aec8:	683a      	ldr	r2, [r7, #0]
 800aeca:	4904      	ldr	r1, [pc, #16]	@ (800aedc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800aecc:	4804      	ldr	r0, [pc, #16]	@ (800aee0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800aece:	f7ff fdb1 	bl	800aa34 <USBD_GetString>
  return USBD_StrDesc;
 800aed2:	4b02      	ldr	r3, [pc, #8]	@ (800aedc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800aed4:	4618      	mov	r0, r3
 800aed6:	3708      	adds	r7, #8
 800aed8:	46bd      	mov	sp, r7
 800aeda:	bd80      	pop	{r7, pc}
 800aedc:	20001700 	.word	0x20001700
 800aee0:	0800e3d4 	.word	0x0800e3d4

0800aee4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aee4:	b580      	push	{r7, lr}
 800aee6:	b082      	sub	sp, #8
 800aee8:	af00      	add	r7, sp, #0
 800aeea:	4603      	mov	r3, r0
 800aeec:	6039      	str	r1, [r7, #0]
 800aeee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800aef0:	683b      	ldr	r3, [r7, #0]
 800aef2:	221a      	movs	r2, #26
 800aef4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800aef6:	f000 f855 	bl	800afa4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800aefa:	4b02      	ldr	r3, [pc, #8]	@ (800af04 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800aefc:	4618      	mov	r0, r3
 800aefe:	3708      	adds	r7, #8
 800af00:	46bd      	mov	sp, r7
 800af02:	bd80      	pop	{r7, pc}
 800af04:	20000104 	.word	0x20000104

0800af08 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800af08:	b580      	push	{r7, lr}
 800af0a:	b082      	sub	sp, #8
 800af0c:	af00      	add	r7, sp, #0
 800af0e:	4603      	mov	r3, r0
 800af10:	6039      	str	r1, [r7, #0]
 800af12:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800af14:	79fb      	ldrb	r3, [r7, #7]
 800af16:	2b00      	cmp	r3, #0
 800af18:	d105      	bne.n	800af26 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800af1a:	683a      	ldr	r2, [r7, #0]
 800af1c:	4907      	ldr	r1, [pc, #28]	@ (800af3c <USBD_FS_ConfigStrDescriptor+0x34>)
 800af1e:	4808      	ldr	r0, [pc, #32]	@ (800af40 <USBD_FS_ConfigStrDescriptor+0x38>)
 800af20:	f7ff fd88 	bl	800aa34 <USBD_GetString>
 800af24:	e004      	b.n	800af30 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800af26:	683a      	ldr	r2, [r7, #0]
 800af28:	4904      	ldr	r1, [pc, #16]	@ (800af3c <USBD_FS_ConfigStrDescriptor+0x34>)
 800af2a:	4805      	ldr	r0, [pc, #20]	@ (800af40 <USBD_FS_ConfigStrDescriptor+0x38>)
 800af2c:	f7ff fd82 	bl	800aa34 <USBD_GetString>
  }
  return USBD_StrDesc;
 800af30:	4b02      	ldr	r3, [pc, #8]	@ (800af3c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800af32:	4618      	mov	r0, r3
 800af34:	3708      	adds	r7, #8
 800af36:	46bd      	mov	sp, r7
 800af38:	bd80      	pop	{r7, pc}
 800af3a:	bf00      	nop
 800af3c:	20001700 	.word	0x20001700
 800af40:	0800e3e8 	.word	0x0800e3e8

0800af44 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800af44:	b580      	push	{r7, lr}
 800af46:	b082      	sub	sp, #8
 800af48:	af00      	add	r7, sp, #0
 800af4a:	4603      	mov	r3, r0
 800af4c:	6039      	str	r1, [r7, #0]
 800af4e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800af50:	79fb      	ldrb	r3, [r7, #7]
 800af52:	2b00      	cmp	r3, #0
 800af54:	d105      	bne.n	800af62 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800af56:	683a      	ldr	r2, [r7, #0]
 800af58:	4907      	ldr	r1, [pc, #28]	@ (800af78 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800af5a:	4808      	ldr	r0, [pc, #32]	@ (800af7c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800af5c:	f7ff fd6a 	bl	800aa34 <USBD_GetString>
 800af60:	e004      	b.n	800af6c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800af62:	683a      	ldr	r2, [r7, #0]
 800af64:	4904      	ldr	r1, [pc, #16]	@ (800af78 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800af66:	4805      	ldr	r0, [pc, #20]	@ (800af7c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800af68:	f7ff fd64 	bl	800aa34 <USBD_GetString>
  }
  return USBD_StrDesc;
 800af6c:	4b02      	ldr	r3, [pc, #8]	@ (800af78 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800af6e:	4618      	mov	r0, r3
 800af70:	3708      	adds	r7, #8
 800af72:	46bd      	mov	sp, r7
 800af74:	bd80      	pop	{r7, pc}
 800af76:	bf00      	nop
 800af78:	20001700 	.word	0x20001700
 800af7c:	0800e3f4 	.word	0x0800e3f4

0800af80 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800af80:	b480      	push	{r7}
 800af82:	b083      	sub	sp, #12
 800af84:	af00      	add	r7, sp, #0
 800af86:	4603      	mov	r3, r0
 800af88:	6039      	str	r1, [r7, #0]
 800af8a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800af8c:	683b      	ldr	r3, [r7, #0]
 800af8e:	220c      	movs	r2, #12
 800af90:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800af92:	4b03      	ldr	r3, [pc, #12]	@ (800afa0 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800af94:	4618      	mov	r0, r3
 800af96:	370c      	adds	r7, #12
 800af98:	46bd      	mov	sp, r7
 800af9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af9e:	4770      	bx	lr
 800afa0:	200000f4 	.word	0x200000f4

0800afa4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800afa4:	b580      	push	{r7, lr}
 800afa6:	b084      	sub	sp, #16
 800afa8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800afaa:	4b0f      	ldr	r3, [pc, #60]	@ (800afe8 <Get_SerialNum+0x44>)
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800afb0:	4b0e      	ldr	r3, [pc, #56]	@ (800afec <Get_SerialNum+0x48>)
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800afb6:	4b0e      	ldr	r3, [pc, #56]	@ (800aff0 <Get_SerialNum+0x4c>)
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800afbc:	68fa      	ldr	r2, [r7, #12]
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	4413      	add	r3, r2
 800afc2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d009      	beq.n	800afde <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800afca:	2208      	movs	r2, #8
 800afcc:	4909      	ldr	r1, [pc, #36]	@ (800aff4 <Get_SerialNum+0x50>)
 800afce:	68f8      	ldr	r0, [r7, #12]
 800afd0:	f000 f814 	bl	800affc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800afd4:	2204      	movs	r2, #4
 800afd6:	4908      	ldr	r1, [pc, #32]	@ (800aff8 <Get_SerialNum+0x54>)
 800afd8:	68b8      	ldr	r0, [r7, #8]
 800afda:	f000 f80f 	bl	800affc <IntToUnicode>
  }
}
 800afde:	bf00      	nop
 800afe0:	3710      	adds	r7, #16
 800afe2:	46bd      	mov	sp, r7
 800afe4:	bd80      	pop	{r7, pc}
 800afe6:	bf00      	nop
 800afe8:	1ff07a10 	.word	0x1ff07a10
 800afec:	1ff07a14 	.word	0x1ff07a14
 800aff0:	1ff07a18 	.word	0x1ff07a18
 800aff4:	20000106 	.word	0x20000106
 800aff8:	20000116 	.word	0x20000116

0800affc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800affc:	b480      	push	{r7}
 800affe:	b087      	sub	sp, #28
 800b000:	af00      	add	r7, sp, #0
 800b002:	60f8      	str	r0, [r7, #12]
 800b004:	60b9      	str	r1, [r7, #8]
 800b006:	4613      	mov	r3, r2
 800b008:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b00a:	2300      	movs	r3, #0
 800b00c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b00e:	2300      	movs	r3, #0
 800b010:	75fb      	strb	r3, [r7, #23]
 800b012:	e027      	b.n	800b064 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b014:	68fb      	ldr	r3, [r7, #12]
 800b016:	0f1b      	lsrs	r3, r3, #28
 800b018:	2b09      	cmp	r3, #9
 800b01a:	d80b      	bhi.n	800b034 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b01c:	68fb      	ldr	r3, [r7, #12]
 800b01e:	0f1b      	lsrs	r3, r3, #28
 800b020:	b2da      	uxtb	r2, r3
 800b022:	7dfb      	ldrb	r3, [r7, #23]
 800b024:	005b      	lsls	r3, r3, #1
 800b026:	4619      	mov	r1, r3
 800b028:	68bb      	ldr	r3, [r7, #8]
 800b02a:	440b      	add	r3, r1
 800b02c:	3230      	adds	r2, #48	@ 0x30
 800b02e:	b2d2      	uxtb	r2, r2
 800b030:	701a      	strb	r2, [r3, #0]
 800b032:	e00a      	b.n	800b04a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	0f1b      	lsrs	r3, r3, #28
 800b038:	b2da      	uxtb	r2, r3
 800b03a:	7dfb      	ldrb	r3, [r7, #23]
 800b03c:	005b      	lsls	r3, r3, #1
 800b03e:	4619      	mov	r1, r3
 800b040:	68bb      	ldr	r3, [r7, #8]
 800b042:	440b      	add	r3, r1
 800b044:	3237      	adds	r2, #55	@ 0x37
 800b046:	b2d2      	uxtb	r2, r2
 800b048:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	011b      	lsls	r3, r3, #4
 800b04e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b050:	7dfb      	ldrb	r3, [r7, #23]
 800b052:	005b      	lsls	r3, r3, #1
 800b054:	3301      	adds	r3, #1
 800b056:	68ba      	ldr	r2, [r7, #8]
 800b058:	4413      	add	r3, r2
 800b05a:	2200      	movs	r2, #0
 800b05c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b05e:	7dfb      	ldrb	r3, [r7, #23]
 800b060:	3301      	adds	r3, #1
 800b062:	75fb      	strb	r3, [r7, #23]
 800b064:	7dfa      	ldrb	r2, [r7, #23]
 800b066:	79fb      	ldrb	r3, [r7, #7]
 800b068:	429a      	cmp	r2, r3
 800b06a:	d3d3      	bcc.n	800b014 <IntToUnicode+0x18>
  }
}
 800b06c:	bf00      	nop
 800b06e:	bf00      	nop
 800b070:	371c      	adds	r7, #28
 800b072:	46bd      	mov	sp, r7
 800b074:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b078:	4770      	bx	lr
	...

0800b07c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b07c:	b580      	push	{r7, lr}
 800b07e:	b0aa      	sub	sp, #168	@ 0xa8
 800b080:	af00      	add	r7, sp, #0
 800b082:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b084:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800b088:	2200      	movs	r2, #0
 800b08a:	601a      	str	r2, [r3, #0]
 800b08c:	605a      	str	r2, [r3, #4]
 800b08e:	609a      	str	r2, [r3, #8]
 800b090:	60da      	str	r2, [r3, #12]
 800b092:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800b094:	f107 0314 	add.w	r3, r7, #20
 800b098:	2280      	movs	r2, #128	@ 0x80
 800b09a:	2100      	movs	r1, #0
 800b09c:	4618      	mov	r0, r3
 800b09e:	f001 faad 	bl	800c5fc <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b0aa:	d151      	bne.n	800b150 <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 800b0ac:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800b0b0:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800b0b2:	2300      	movs	r3, #0
 800b0b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800b0b8:	f107 0314 	add.w	r3, r7, #20
 800b0bc:	4618      	mov	r0, r3
 800b0be:	f7fa ff43 	bl	8005f48 <HAL_RCCEx_PeriphCLKConfig>
 800b0c2:	4603      	mov	r3, r0
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d001      	beq.n	800b0cc <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 800b0c8:	f7f8 fa4a 	bl	8003560 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b0cc:	4b22      	ldr	r3, [pc, #136]	@ (800b158 <HAL_PCD_MspInit+0xdc>)
 800b0ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b0d0:	4a21      	ldr	r2, [pc, #132]	@ (800b158 <HAL_PCD_MspInit+0xdc>)
 800b0d2:	f043 0301 	orr.w	r3, r3, #1
 800b0d6:	6313      	str	r3, [r2, #48]	@ 0x30
 800b0d8:	4b1f      	ldr	r3, [pc, #124]	@ (800b158 <HAL_PCD_MspInit+0xdc>)
 800b0da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b0dc:	f003 0301 	and.w	r3, r3, #1
 800b0e0:	613b      	str	r3, [r7, #16]
 800b0e2:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800b0e4:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800b0e8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b0ec:	2302      	movs	r3, #2
 800b0ee:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b0f2:	2300      	movs	r3, #0
 800b0f4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b0f8:	2303      	movs	r3, #3
 800b0fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800b0fe:	230a      	movs	r3, #10
 800b100:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b104:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800b108:	4619      	mov	r1, r3
 800b10a:	4814      	ldr	r0, [pc, #80]	@ (800b15c <HAL_PCD_MspInit+0xe0>)
 800b10c:	f7f8 fdc2 	bl	8003c94 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800b110:	4b11      	ldr	r3, [pc, #68]	@ (800b158 <HAL_PCD_MspInit+0xdc>)
 800b112:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b114:	4a10      	ldr	r2, [pc, #64]	@ (800b158 <HAL_PCD_MspInit+0xdc>)
 800b116:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b11a:	6353      	str	r3, [r2, #52]	@ 0x34
 800b11c:	4b0e      	ldr	r3, [pc, #56]	@ (800b158 <HAL_PCD_MspInit+0xdc>)
 800b11e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b120:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b124:	60fb      	str	r3, [r7, #12]
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	4b0b      	ldr	r3, [pc, #44]	@ (800b158 <HAL_PCD_MspInit+0xdc>)
 800b12a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b12c:	4a0a      	ldr	r2, [pc, #40]	@ (800b158 <HAL_PCD_MspInit+0xdc>)
 800b12e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b132:	6453      	str	r3, [r2, #68]	@ 0x44
 800b134:	4b08      	ldr	r3, [pc, #32]	@ (800b158 <HAL_PCD_MspInit+0xdc>)
 800b136:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b138:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b13c:	60bb      	str	r3, [r7, #8]
 800b13e:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800b140:	2200      	movs	r2, #0
 800b142:	2100      	movs	r1, #0
 800b144:	2043      	movs	r0, #67	@ 0x43
 800b146:	f7f8 fd6e 	bl	8003c26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800b14a:	2043      	movs	r0, #67	@ 0x43
 800b14c:	f7f8 fd87 	bl	8003c5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800b150:	bf00      	nop
 800b152:	37a8      	adds	r7, #168	@ 0xa8
 800b154:	46bd      	mov	sp, r7
 800b156:	bd80      	pop	{r7, pc}
 800b158:	40023800 	.word	0x40023800
 800b15c:	40020000 	.word	0x40020000

0800b160 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b160:	b580      	push	{r7, lr}
 800b162:	b082      	sub	sp, #8
 800b164:	af00      	add	r7, sp, #0
 800b166:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	f8d3 24dc 	ldr.w	r2, [r3, #1244]	@ 0x4dc
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b174:	4619      	mov	r1, r3
 800b176:	4610      	mov	r0, r2
 800b178:	f7fe fab9 	bl	80096ee <USBD_LL_SetupStage>
}
 800b17c:	bf00      	nop
 800b17e:	3708      	adds	r7, #8
 800b180:	46bd      	mov	sp, r7
 800b182:	bd80      	pop	{r7, pc}

0800b184 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b184:	b580      	push	{r7, lr}
 800b186:	b082      	sub	sp, #8
 800b188:	af00      	add	r7, sp, #0
 800b18a:	6078      	str	r0, [r7, #4]
 800b18c:	460b      	mov	r3, r1
 800b18e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 800b196:	78fa      	ldrb	r2, [r7, #3]
 800b198:	6879      	ldr	r1, [r7, #4]
 800b19a:	4613      	mov	r3, r2
 800b19c:	00db      	lsls	r3, r3, #3
 800b19e:	4413      	add	r3, r2
 800b1a0:	009b      	lsls	r3, r3, #2
 800b1a2:	440b      	add	r3, r1
 800b1a4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800b1a8:	681a      	ldr	r2, [r3, #0]
 800b1aa:	78fb      	ldrb	r3, [r7, #3]
 800b1ac:	4619      	mov	r1, r3
 800b1ae:	f7fe faf3 	bl	8009798 <USBD_LL_DataOutStage>
}
 800b1b2:	bf00      	nop
 800b1b4:	3708      	adds	r7, #8
 800b1b6:	46bd      	mov	sp, r7
 800b1b8:	bd80      	pop	{r7, pc}

0800b1ba <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b1ba:	b580      	push	{r7, lr}
 800b1bc:	b082      	sub	sp, #8
 800b1be:	af00      	add	r7, sp, #0
 800b1c0:	6078      	str	r0, [r7, #4]
 800b1c2:	460b      	mov	r3, r1
 800b1c4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 800b1cc:	78fa      	ldrb	r2, [r7, #3]
 800b1ce:	6879      	ldr	r1, [r7, #4]
 800b1d0:	4613      	mov	r3, r2
 800b1d2:	00db      	lsls	r3, r3, #3
 800b1d4:	4413      	add	r3, r2
 800b1d6:	009b      	lsls	r3, r3, #2
 800b1d8:	440b      	add	r3, r1
 800b1da:	3320      	adds	r3, #32
 800b1dc:	681a      	ldr	r2, [r3, #0]
 800b1de:	78fb      	ldrb	r3, [r7, #3]
 800b1e0:	4619      	mov	r1, r3
 800b1e2:	f7fe fb95 	bl	8009910 <USBD_LL_DataInStage>
}
 800b1e6:	bf00      	nop
 800b1e8:	3708      	adds	r7, #8
 800b1ea:	46bd      	mov	sp, r7
 800b1ec:	bd80      	pop	{r7, pc}

0800b1ee <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b1ee:	b580      	push	{r7, lr}
 800b1f0:	b082      	sub	sp, #8
 800b1f2:	af00      	add	r7, sp, #0
 800b1f4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800b1fc:	4618      	mov	r0, r3
 800b1fe:	f7fe fcd9 	bl	8009bb4 <USBD_LL_SOF>
}
 800b202:	bf00      	nop
 800b204:	3708      	adds	r7, #8
 800b206:	46bd      	mov	sp, r7
 800b208:	bd80      	pop	{r7, pc}

0800b20a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b20a:	b580      	push	{r7, lr}
 800b20c:	b084      	sub	sp, #16
 800b20e:	af00      	add	r7, sp, #0
 800b210:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b212:	2301      	movs	r3, #1
 800b214:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	79db      	ldrb	r3, [r3, #7]
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d102      	bne.n	800b224 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800b21e:	2300      	movs	r3, #0
 800b220:	73fb      	strb	r3, [r7, #15]
 800b222:	e008      	b.n	800b236 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	79db      	ldrb	r3, [r3, #7]
 800b228:	2b02      	cmp	r3, #2
 800b22a:	d102      	bne.n	800b232 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800b22c:	2301      	movs	r3, #1
 800b22e:	73fb      	strb	r3, [r7, #15]
 800b230:	e001      	b.n	800b236 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800b232:	f7f8 f995 	bl	8003560 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800b23c:	7bfa      	ldrb	r2, [r7, #15]
 800b23e:	4611      	mov	r1, r2
 800b240:	4618      	mov	r0, r3
 800b242:	f7fe fc73 	bl	8009b2c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800b24c:	4618      	mov	r0, r3
 800b24e:	f7fe fc1a 	bl	8009a86 <USBD_LL_Reset>
}
 800b252:	bf00      	nop
 800b254:	3710      	adds	r7, #16
 800b256:	46bd      	mov	sp, r7
 800b258:	bd80      	pop	{r7, pc}
	...

0800b25c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b25c:	b580      	push	{r7, lr}
 800b25e:	b082      	sub	sp, #8
 800b260:	af00      	add	r7, sp, #0
 800b262:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800b26a:	4618      	mov	r0, r3
 800b26c:	f7fe fc6e 	bl	8009b4c <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	687a      	ldr	r2, [r7, #4]
 800b27c:	6812      	ldr	r2, [r2, #0]
 800b27e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b282:	f043 0301 	orr.w	r3, r3, #1
 800b286:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	7adb      	ldrb	r3, [r3, #11]
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	d005      	beq.n	800b29c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b290:	4b04      	ldr	r3, [pc, #16]	@ (800b2a4 <HAL_PCD_SuspendCallback+0x48>)
 800b292:	691b      	ldr	r3, [r3, #16]
 800b294:	4a03      	ldr	r2, [pc, #12]	@ (800b2a4 <HAL_PCD_SuspendCallback+0x48>)
 800b296:	f043 0306 	orr.w	r3, r3, #6
 800b29a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b29c:	bf00      	nop
 800b29e:	3708      	adds	r7, #8
 800b2a0:	46bd      	mov	sp, r7
 800b2a2:	bd80      	pop	{r7, pc}
 800b2a4:	e000ed00 	.word	0xe000ed00

0800b2a8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b2a8:	b580      	push	{r7, lr}
 800b2aa:	b082      	sub	sp, #8
 800b2ac:	af00      	add	r7, sp, #0
 800b2ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800b2b6:	4618      	mov	r0, r3
 800b2b8:	f7fe fc64 	bl	8009b84 <USBD_LL_Resume>
}
 800b2bc:	bf00      	nop
 800b2be:	3708      	adds	r7, #8
 800b2c0:	46bd      	mov	sp, r7
 800b2c2:	bd80      	pop	{r7, pc}

0800b2c4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b2c4:	b580      	push	{r7, lr}
 800b2c6:	b082      	sub	sp, #8
 800b2c8:	af00      	add	r7, sp, #0
 800b2ca:	6078      	str	r0, [r7, #4]
 800b2cc:	460b      	mov	r3, r1
 800b2ce:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800b2d6:	78fa      	ldrb	r2, [r7, #3]
 800b2d8:	4611      	mov	r1, r2
 800b2da:	4618      	mov	r0, r3
 800b2dc:	f7fe fcbc 	bl	8009c58 <USBD_LL_IsoOUTIncomplete>
}
 800b2e0:	bf00      	nop
 800b2e2:	3708      	adds	r7, #8
 800b2e4:	46bd      	mov	sp, r7
 800b2e6:	bd80      	pop	{r7, pc}

0800b2e8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b2e8:	b580      	push	{r7, lr}
 800b2ea:	b082      	sub	sp, #8
 800b2ec:	af00      	add	r7, sp, #0
 800b2ee:	6078      	str	r0, [r7, #4]
 800b2f0:	460b      	mov	r3, r1
 800b2f2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800b2fa:	78fa      	ldrb	r2, [r7, #3]
 800b2fc:	4611      	mov	r1, r2
 800b2fe:	4618      	mov	r0, r3
 800b300:	f7fe fc78 	bl	8009bf4 <USBD_LL_IsoINIncomplete>
}
 800b304:	bf00      	nop
 800b306:	3708      	adds	r7, #8
 800b308:	46bd      	mov	sp, r7
 800b30a:	bd80      	pop	{r7, pc}

0800b30c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b30c:	b580      	push	{r7, lr}
 800b30e:	b082      	sub	sp, #8
 800b310:	af00      	add	r7, sp, #0
 800b312:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800b31a:	4618      	mov	r0, r3
 800b31c:	f7fe fcce 	bl	8009cbc <USBD_LL_DevConnected>
}
 800b320:	bf00      	nop
 800b322:	3708      	adds	r7, #8
 800b324:	46bd      	mov	sp, r7
 800b326:	bd80      	pop	{r7, pc}

0800b328 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b328:	b580      	push	{r7, lr}
 800b32a:	b082      	sub	sp, #8
 800b32c:	af00      	add	r7, sp, #0
 800b32e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800b336:	4618      	mov	r0, r3
 800b338:	f7fe fccb 	bl	8009cd2 <USBD_LL_DevDisconnected>
}
 800b33c:	bf00      	nop
 800b33e:	3708      	adds	r7, #8
 800b340:	46bd      	mov	sp, r7
 800b342:	bd80      	pop	{r7, pc}

0800b344 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b344:	b580      	push	{r7, lr}
 800b346:	b082      	sub	sp, #8
 800b348:	af00      	add	r7, sp, #0
 800b34a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	781b      	ldrb	r3, [r3, #0]
 800b350:	2b00      	cmp	r3, #0
 800b352:	d13f      	bne.n	800b3d4 <USBD_LL_Init+0x90>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800b354:	4a22      	ldr	r2, [pc, #136]	@ (800b3e0 <USBD_LL_Init+0x9c>)
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	f8c2 34dc 	str.w	r3, [r2, #1244]	@ 0x4dc
  pdev->pData = &hpcd_USB_OTG_FS;
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	4a20      	ldr	r2, [pc, #128]	@ (800b3e0 <USBD_LL_Init+0x9c>)
 800b360:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b364:	4b1e      	ldr	r3, [pc, #120]	@ (800b3e0 <USBD_LL_Init+0x9c>)
 800b366:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800b36a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800b36c:	4b1c      	ldr	r3, [pc, #112]	@ (800b3e0 <USBD_LL_Init+0x9c>)
 800b36e:	2206      	movs	r2, #6
 800b370:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800b372:	4b1b      	ldr	r3, [pc, #108]	@ (800b3e0 <USBD_LL_Init+0x9c>)
 800b374:	2202      	movs	r2, #2
 800b376:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b378:	4b19      	ldr	r3, [pc, #100]	@ (800b3e0 <USBD_LL_Init+0x9c>)
 800b37a:	2200      	movs	r2, #0
 800b37c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b37e:	4b18      	ldr	r3, [pc, #96]	@ (800b3e0 <USBD_LL_Init+0x9c>)
 800b380:	2202      	movs	r2, #2
 800b382:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b384:	4b16      	ldr	r3, [pc, #88]	@ (800b3e0 <USBD_LL_Init+0x9c>)
 800b386:	2200      	movs	r2, #0
 800b388:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800b38a:	4b15      	ldr	r3, [pc, #84]	@ (800b3e0 <USBD_LL_Init+0x9c>)
 800b38c:	2200      	movs	r2, #0
 800b38e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800b390:	4b13      	ldr	r3, [pc, #76]	@ (800b3e0 <USBD_LL_Init+0x9c>)
 800b392:	2200      	movs	r2, #0
 800b394:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800b396:	4b12      	ldr	r3, [pc, #72]	@ (800b3e0 <USBD_LL_Init+0x9c>)
 800b398:	2200      	movs	r2, #0
 800b39a:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800b39c:	4b10      	ldr	r3, [pc, #64]	@ (800b3e0 <USBD_LL_Init+0x9c>)
 800b39e:	2200      	movs	r2, #0
 800b3a0:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800b3a2:	4b0f      	ldr	r3, [pc, #60]	@ (800b3e0 <USBD_LL_Init+0x9c>)
 800b3a4:	2200      	movs	r2, #0
 800b3a6:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800b3a8:	480d      	ldr	r0, [pc, #52]	@ (800b3e0 <USBD_LL_Init+0x9c>)
 800b3aa:	f7f8 fe41 	bl	8004030 <HAL_PCD_Init>
 800b3ae:	4603      	mov	r3, r0
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d001      	beq.n	800b3b8 <USBD_LL_Init+0x74>
  {
    Error_Handler( );
 800b3b4:	f7f8 f8d4 	bl	8003560 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800b3b8:	2180      	movs	r1, #128	@ 0x80
 800b3ba:	4809      	ldr	r0, [pc, #36]	@ (800b3e0 <USBD_LL_Init+0x9c>)
 800b3bc:	f7fa f88f 	bl	80054de <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800b3c0:	2240      	movs	r2, #64	@ 0x40
 800b3c2:	2100      	movs	r1, #0
 800b3c4:	4806      	ldr	r0, [pc, #24]	@ (800b3e0 <USBD_LL_Init+0x9c>)
 800b3c6:	f7fa f843 	bl	8005450 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800b3ca:	2280      	movs	r2, #128	@ 0x80
 800b3cc:	2101      	movs	r1, #1
 800b3ce:	4804      	ldr	r0, [pc, #16]	@ (800b3e0 <USBD_LL_Init+0x9c>)
 800b3d0:	f7fa f83e 	bl	8005450 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800b3d4:	2300      	movs	r3, #0
}
 800b3d6:	4618      	mov	r0, r3
 800b3d8:	3708      	adds	r7, #8
 800b3da:	46bd      	mov	sp, r7
 800b3dc:	bd80      	pop	{r7, pc}
 800b3de:	bf00      	nop
 800b3e0:	20001900 	.word	0x20001900

0800b3e4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b3e4:	b580      	push	{r7, lr}
 800b3e6:	b084      	sub	sp, #16
 800b3e8:	af00      	add	r7, sp, #0
 800b3ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b3ec:	2300      	movs	r3, #0
 800b3ee:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b3f0:	2300      	movs	r3, #0
 800b3f2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b3fa:	4618      	mov	r0, r3
 800b3fc:	f7f8 ff2e 	bl	800425c <HAL_PCD_Start>
 800b400:	4603      	mov	r3, r0
 800b402:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b404:	7bfb      	ldrb	r3, [r7, #15]
 800b406:	4618      	mov	r0, r3
 800b408:	f000 f97e 	bl	800b708 <USBD_Get_USB_Status>
 800b40c:	4603      	mov	r3, r0
 800b40e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b410:	7bbb      	ldrb	r3, [r7, #14]
}
 800b412:	4618      	mov	r0, r3
 800b414:	3710      	adds	r7, #16
 800b416:	46bd      	mov	sp, r7
 800b418:	bd80      	pop	{r7, pc}

0800b41a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b41a:	b580      	push	{r7, lr}
 800b41c:	b084      	sub	sp, #16
 800b41e:	af00      	add	r7, sp, #0
 800b420:	6078      	str	r0, [r7, #4]
 800b422:	4608      	mov	r0, r1
 800b424:	4611      	mov	r1, r2
 800b426:	461a      	mov	r2, r3
 800b428:	4603      	mov	r3, r0
 800b42a:	70fb      	strb	r3, [r7, #3]
 800b42c:	460b      	mov	r3, r1
 800b42e:	70bb      	strb	r3, [r7, #2]
 800b430:	4613      	mov	r3, r2
 800b432:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b434:	2300      	movs	r3, #0
 800b436:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b438:	2300      	movs	r3, #0
 800b43a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b442:	78bb      	ldrb	r3, [r7, #2]
 800b444:	883a      	ldrh	r2, [r7, #0]
 800b446:	78f9      	ldrb	r1, [r7, #3]
 800b448:	f7f9 fc1c 	bl	8004c84 <HAL_PCD_EP_Open>
 800b44c:	4603      	mov	r3, r0
 800b44e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b450:	7bfb      	ldrb	r3, [r7, #15]
 800b452:	4618      	mov	r0, r3
 800b454:	f000 f958 	bl	800b708 <USBD_Get_USB_Status>
 800b458:	4603      	mov	r3, r0
 800b45a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b45c:	7bbb      	ldrb	r3, [r7, #14]
}
 800b45e:	4618      	mov	r0, r3
 800b460:	3710      	adds	r7, #16
 800b462:	46bd      	mov	sp, r7
 800b464:	bd80      	pop	{r7, pc}

0800b466 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b466:	b580      	push	{r7, lr}
 800b468:	b084      	sub	sp, #16
 800b46a:	af00      	add	r7, sp, #0
 800b46c:	6078      	str	r0, [r7, #4]
 800b46e:	460b      	mov	r3, r1
 800b470:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b472:	2300      	movs	r3, #0
 800b474:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b476:	2300      	movs	r3, #0
 800b478:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b480:	78fa      	ldrb	r2, [r7, #3]
 800b482:	4611      	mov	r1, r2
 800b484:	4618      	mov	r0, r3
 800b486:	f7f9 fc67 	bl	8004d58 <HAL_PCD_EP_Close>
 800b48a:	4603      	mov	r3, r0
 800b48c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b48e:	7bfb      	ldrb	r3, [r7, #15]
 800b490:	4618      	mov	r0, r3
 800b492:	f000 f939 	bl	800b708 <USBD_Get_USB_Status>
 800b496:	4603      	mov	r3, r0
 800b498:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b49a:	7bbb      	ldrb	r3, [r7, #14]
}
 800b49c:	4618      	mov	r0, r3
 800b49e:	3710      	adds	r7, #16
 800b4a0:	46bd      	mov	sp, r7
 800b4a2:	bd80      	pop	{r7, pc}

0800b4a4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b4a4:	b580      	push	{r7, lr}
 800b4a6:	b084      	sub	sp, #16
 800b4a8:	af00      	add	r7, sp, #0
 800b4aa:	6078      	str	r0, [r7, #4]
 800b4ac:	460b      	mov	r3, r1
 800b4ae:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b4b0:	2300      	movs	r3, #0
 800b4b2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b4b4:	2300      	movs	r3, #0
 800b4b6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b4be:	78fa      	ldrb	r2, [r7, #3]
 800b4c0:	4611      	mov	r1, r2
 800b4c2:	4618      	mov	r0, r3
 800b4c4:	f7f9 fd1f 	bl	8004f06 <HAL_PCD_EP_SetStall>
 800b4c8:	4603      	mov	r3, r0
 800b4ca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b4cc:	7bfb      	ldrb	r3, [r7, #15]
 800b4ce:	4618      	mov	r0, r3
 800b4d0:	f000 f91a 	bl	800b708 <USBD_Get_USB_Status>
 800b4d4:	4603      	mov	r3, r0
 800b4d6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b4d8:	7bbb      	ldrb	r3, [r7, #14]
}
 800b4da:	4618      	mov	r0, r3
 800b4dc:	3710      	adds	r7, #16
 800b4de:	46bd      	mov	sp, r7
 800b4e0:	bd80      	pop	{r7, pc}

0800b4e2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b4e2:	b580      	push	{r7, lr}
 800b4e4:	b084      	sub	sp, #16
 800b4e6:	af00      	add	r7, sp, #0
 800b4e8:	6078      	str	r0, [r7, #4]
 800b4ea:	460b      	mov	r3, r1
 800b4ec:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b4ee:	2300      	movs	r3, #0
 800b4f0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b4f2:	2300      	movs	r3, #0
 800b4f4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b4fc:	78fa      	ldrb	r2, [r7, #3]
 800b4fe:	4611      	mov	r1, r2
 800b500:	4618      	mov	r0, r3
 800b502:	f7f9 fd63 	bl	8004fcc <HAL_PCD_EP_ClrStall>
 800b506:	4603      	mov	r3, r0
 800b508:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b50a:	7bfb      	ldrb	r3, [r7, #15]
 800b50c:	4618      	mov	r0, r3
 800b50e:	f000 f8fb 	bl	800b708 <USBD_Get_USB_Status>
 800b512:	4603      	mov	r3, r0
 800b514:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b516:	7bbb      	ldrb	r3, [r7, #14]
}
 800b518:	4618      	mov	r0, r3
 800b51a:	3710      	adds	r7, #16
 800b51c:	46bd      	mov	sp, r7
 800b51e:	bd80      	pop	{r7, pc}

0800b520 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b520:	b480      	push	{r7}
 800b522:	b085      	sub	sp, #20
 800b524:	af00      	add	r7, sp, #0
 800b526:	6078      	str	r0, [r7, #4]
 800b528:	460b      	mov	r3, r1
 800b52a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b532:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b534:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b538:	2b00      	cmp	r3, #0
 800b53a:	da0b      	bge.n	800b554 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b53c:	78fb      	ldrb	r3, [r7, #3]
 800b53e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b542:	68f9      	ldr	r1, [r7, #12]
 800b544:	4613      	mov	r3, r2
 800b546:	00db      	lsls	r3, r3, #3
 800b548:	4413      	add	r3, r2
 800b54a:	009b      	lsls	r3, r3, #2
 800b54c:	440b      	add	r3, r1
 800b54e:	3316      	adds	r3, #22
 800b550:	781b      	ldrb	r3, [r3, #0]
 800b552:	e00b      	b.n	800b56c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b554:	78fb      	ldrb	r3, [r7, #3]
 800b556:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b55a:	68f9      	ldr	r1, [r7, #12]
 800b55c:	4613      	mov	r3, r2
 800b55e:	00db      	lsls	r3, r3, #3
 800b560:	4413      	add	r3, r2
 800b562:	009b      	lsls	r3, r3, #2
 800b564:	440b      	add	r3, r1
 800b566:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800b56a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b56c:	4618      	mov	r0, r3
 800b56e:	3714      	adds	r7, #20
 800b570:	46bd      	mov	sp, r7
 800b572:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b576:	4770      	bx	lr

0800b578 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b578:	b580      	push	{r7, lr}
 800b57a:	b084      	sub	sp, #16
 800b57c:	af00      	add	r7, sp, #0
 800b57e:	6078      	str	r0, [r7, #4]
 800b580:	460b      	mov	r3, r1
 800b582:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b584:	2300      	movs	r3, #0
 800b586:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b588:	2300      	movs	r3, #0
 800b58a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b592:	78fa      	ldrb	r2, [r7, #3]
 800b594:	4611      	mov	r1, r2
 800b596:	4618      	mov	r0, r3
 800b598:	f7f9 fb50 	bl	8004c3c <HAL_PCD_SetAddress>
 800b59c:	4603      	mov	r3, r0
 800b59e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b5a0:	7bfb      	ldrb	r3, [r7, #15]
 800b5a2:	4618      	mov	r0, r3
 800b5a4:	f000 f8b0 	bl	800b708 <USBD_Get_USB_Status>
 800b5a8:	4603      	mov	r3, r0
 800b5aa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b5ac:	7bbb      	ldrb	r3, [r7, #14]
}
 800b5ae:	4618      	mov	r0, r3
 800b5b0:	3710      	adds	r7, #16
 800b5b2:	46bd      	mov	sp, r7
 800b5b4:	bd80      	pop	{r7, pc}

0800b5b6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b5b6:	b580      	push	{r7, lr}
 800b5b8:	b086      	sub	sp, #24
 800b5ba:	af00      	add	r7, sp, #0
 800b5bc:	60f8      	str	r0, [r7, #12]
 800b5be:	607a      	str	r2, [r7, #4]
 800b5c0:	603b      	str	r3, [r7, #0]
 800b5c2:	460b      	mov	r3, r1
 800b5c4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b5c6:	2300      	movs	r3, #0
 800b5c8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b5ca:	2300      	movs	r3, #0
 800b5cc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b5ce:	68fb      	ldr	r3, [r7, #12]
 800b5d0:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b5d4:	7af9      	ldrb	r1, [r7, #11]
 800b5d6:	683b      	ldr	r3, [r7, #0]
 800b5d8:	687a      	ldr	r2, [r7, #4]
 800b5da:	f7f9 fc5a 	bl	8004e92 <HAL_PCD_EP_Transmit>
 800b5de:	4603      	mov	r3, r0
 800b5e0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b5e2:	7dfb      	ldrb	r3, [r7, #23]
 800b5e4:	4618      	mov	r0, r3
 800b5e6:	f000 f88f 	bl	800b708 <USBD_Get_USB_Status>
 800b5ea:	4603      	mov	r3, r0
 800b5ec:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b5ee:	7dbb      	ldrb	r3, [r7, #22]
}
 800b5f0:	4618      	mov	r0, r3
 800b5f2:	3718      	adds	r7, #24
 800b5f4:	46bd      	mov	sp, r7
 800b5f6:	bd80      	pop	{r7, pc}

0800b5f8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b5f8:	b580      	push	{r7, lr}
 800b5fa:	b086      	sub	sp, #24
 800b5fc:	af00      	add	r7, sp, #0
 800b5fe:	60f8      	str	r0, [r7, #12]
 800b600:	607a      	str	r2, [r7, #4]
 800b602:	603b      	str	r3, [r7, #0]
 800b604:	460b      	mov	r3, r1
 800b606:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b608:	2300      	movs	r3, #0
 800b60a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b60c:	2300      	movs	r3, #0
 800b60e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b610:	68fb      	ldr	r3, [r7, #12]
 800b612:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b616:	7af9      	ldrb	r1, [r7, #11]
 800b618:	683b      	ldr	r3, [r7, #0]
 800b61a:	687a      	ldr	r2, [r7, #4]
 800b61c:	f7f9 fbe6 	bl	8004dec <HAL_PCD_EP_Receive>
 800b620:	4603      	mov	r3, r0
 800b622:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b624:	7dfb      	ldrb	r3, [r7, #23]
 800b626:	4618      	mov	r0, r3
 800b628:	f000 f86e 	bl	800b708 <USBD_Get_USB_Status>
 800b62c:	4603      	mov	r3, r0
 800b62e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b630:	7dbb      	ldrb	r3, [r7, #22]
}
 800b632:	4618      	mov	r0, r3
 800b634:	3718      	adds	r7, #24
 800b636:	46bd      	mov	sp, r7
 800b638:	bd80      	pop	{r7, pc}

0800b63a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b63a:	b580      	push	{r7, lr}
 800b63c:	b082      	sub	sp, #8
 800b63e:	af00      	add	r7, sp, #0
 800b640:	6078      	str	r0, [r7, #4]
 800b642:	460b      	mov	r3, r1
 800b644:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b64c:	78fa      	ldrb	r2, [r7, #3]
 800b64e:	4611      	mov	r1, r2
 800b650:	4618      	mov	r0, r3
 800b652:	f7f9 fc06 	bl	8004e62 <HAL_PCD_EP_GetRxCount>
 800b656:	4603      	mov	r3, r0
}
 800b658:	4618      	mov	r0, r3
 800b65a:	3708      	adds	r7, #8
 800b65c:	46bd      	mov	sp, r7
 800b65e:	bd80      	pop	{r7, pc}

0800b660 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800b660:	b580      	push	{r7, lr}
 800b662:	b082      	sub	sp, #8
 800b664:	af00      	add	r7, sp, #0
 800b666:	6078      	str	r0, [r7, #4]
 800b668:	460b      	mov	r3, r1
 800b66a:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800b66c:	78fb      	ldrb	r3, [r7, #3]
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d002      	beq.n	800b678 <HAL_PCDEx_LPM_Callback+0x18>
 800b672:	2b01      	cmp	r3, #1
 800b674:	d01f      	beq.n	800b6b6 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800b676:	e03b      	b.n	800b6f0 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	7adb      	ldrb	r3, [r3, #11]
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	d007      	beq.n	800b690 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800b680:	f000 f83c 	bl	800b6fc <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b684:	4b1c      	ldr	r3, [pc, #112]	@ (800b6f8 <HAL_PCDEx_LPM_Callback+0x98>)
 800b686:	691b      	ldr	r3, [r3, #16]
 800b688:	4a1b      	ldr	r2, [pc, #108]	@ (800b6f8 <HAL_PCDEx_LPM_Callback+0x98>)
 800b68a:	f023 0306 	bic.w	r3, r3, #6
 800b68e:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	687a      	ldr	r2, [r7, #4]
 800b69c:	6812      	ldr	r2, [r2, #0]
 800b69e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b6a2:	f023 0301 	bic.w	r3, r3, #1
 800b6a6:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800b6ae:	4618      	mov	r0, r3
 800b6b0:	f7fe fa68 	bl	8009b84 <USBD_LL_Resume>
    break;
 800b6b4:	e01c      	b.n	800b6f0 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	687a      	ldr	r2, [r7, #4]
 800b6c2:	6812      	ldr	r2, [r2, #0]
 800b6c4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b6c8:	f043 0301 	orr.w	r3, r3, #1
 800b6cc:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800b6d4:	4618      	mov	r0, r3
 800b6d6:	f7fe fa39 	bl	8009b4c <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	7adb      	ldrb	r3, [r3, #11]
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	d005      	beq.n	800b6ee <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b6e2:	4b05      	ldr	r3, [pc, #20]	@ (800b6f8 <HAL_PCDEx_LPM_Callback+0x98>)
 800b6e4:	691b      	ldr	r3, [r3, #16]
 800b6e6:	4a04      	ldr	r2, [pc, #16]	@ (800b6f8 <HAL_PCDEx_LPM_Callback+0x98>)
 800b6e8:	f043 0306 	orr.w	r3, r3, #6
 800b6ec:	6113      	str	r3, [r2, #16]
    break;
 800b6ee:	bf00      	nop
}
 800b6f0:	bf00      	nop
 800b6f2:	3708      	adds	r7, #8
 800b6f4:	46bd      	mov	sp, r7
 800b6f6:	bd80      	pop	{r7, pc}
 800b6f8:	e000ed00 	.word	0xe000ed00

0800b6fc <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800b6fc:	b580      	push	{r7, lr}
 800b6fe:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800b700:	f7f7 fd82 	bl	8003208 <SystemClock_Config>
}
 800b704:	bf00      	nop
 800b706:	bd80      	pop	{r7, pc}

0800b708 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b708:	b480      	push	{r7}
 800b70a:	b085      	sub	sp, #20
 800b70c:	af00      	add	r7, sp, #0
 800b70e:	4603      	mov	r3, r0
 800b710:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b712:	2300      	movs	r3, #0
 800b714:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b716:	79fb      	ldrb	r3, [r7, #7]
 800b718:	2b03      	cmp	r3, #3
 800b71a:	d817      	bhi.n	800b74c <USBD_Get_USB_Status+0x44>
 800b71c:	a201      	add	r2, pc, #4	@ (adr r2, 800b724 <USBD_Get_USB_Status+0x1c>)
 800b71e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b722:	bf00      	nop
 800b724:	0800b735 	.word	0x0800b735
 800b728:	0800b73b 	.word	0x0800b73b
 800b72c:	0800b741 	.word	0x0800b741
 800b730:	0800b747 	.word	0x0800b747
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b734:	2300      	movs	r3, #0
 800b736:	73fb      	strb	r3, [r7, #15]
    break;
 800b738:	e00b      	b.n	800b752 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b73a:	2303      	movs	r3, #3
 800b73c:	73fb      	strb	r3, [r7, #15]
    break;
 800b73e:	e008      	b.n	800b752 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b740:	2301      	movs	r3, #1
 800b742:	73fb      	strb	r3, [r7, #15]
    break;
 800b744:	e005      	b.n	800b752 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b746:	2303      	movs	r3, #3
 800b748:	73fb      	strb	r3, [r7, #15]
    break;
 800b74a:	e002      	b.n	800b752 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b74c:	2303      	movs	r3, #3
 800b74e:	73fb      	strb	r3, [r7, #15]
    break;
 800b750:	bf00      	nop
  }
  return usb_status;
 800b752:	7bfb      	ldrb	r3, [r7, #15]
}
 800b754:	4618      	mov	r0, r3
 800b756:	3714      	adds	r7, #20
 800b758:	46bd      	mov	sp, r7
 800b75a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b75e:	4770      	bx	lr

0800b760 <__assert_func>:
 800b760:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b762:	4614      	mov	r4, r2
 800b764:	461a      	mov	r2, r3
 800b766:	4b09      	ldr	r3, [pc, #36]	@ (800b78c <__assert_func+0x2c>)
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	4605      	mov	r5, r0
 800b76c:	68d8      	ldr	r0, [r3, #12]
 800b76e:	b14c      	cbz	r4, 800b784 <__assert_func+0x24>
 800b770:	4b07      	ldr	r3, [pc, #28]	@ (800b790 <__assert_func+0x30>)
 800b772:	9100      	str	r1, [sp, #0]
 800b774:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b778:	4906      	ldr	r1, [pc, #24]	@ (800b794 <__assert_func+0x34>)
 800b77a:	462b      	mov	r3, r5
 800b77c:	f000 fdc6 	bl	800c30c <fiprintf>
 800b780:	f000 ffcb 	bl	800c71a <abort>
 800b784:	4b04      	ldr	r3, [pc, #16]	@ (800b798 <__assert_func+0x38>)
 800b786:	461c      	mov	r4, r3
 800b788:	e7f3      	b.n	800b772 <__assert_func+0x12>
 800b78a:	bf00      	nop
 800b78c:	2000012c 	.word	0x2000012c
 800b790:	0800e434 	.word	0x0800e434
 800b794:	0800e441 	.word	0x0800e441
 800b798:	0800e46f 	.word	0x0800e46f

0800b79c <malloc>:
 800b79c:	4b02      	ldr	r3, [pc, #8]	@ (800b7a8 <malloc+0xc>)
 800b79e:	4601      	mov	r1, r0
 800b7a0:	6818      	ldr	r0, [r3, #0]
 800b7a2:	f000 b82d 	b.w	800b800 <_malloc_r>
 800b7a6:	bf00      	nop
 800b7a8:	2000012c 	.word	0x2000012c

0800b7ac <free>:
 800b7ac:	4b02      	ldr	r3, [pc, #8]	@ (800b7b8 <free+0xc>)
 800b7ae:	4601      	mov	r1, r0
 800b7b0:	6818      	ldr	r0, [r3, #0]
 800b7b2:	f001 be11 	b.w	800d3d8 <_free_r>
 800b7b6:	bf00      	nop
 800b7b8:	2000012c 	.word	0x2000012c

0800b7bc <sbrk_aligned>:
 800b7bc:	b570      	push	{r4, r5, r6, lr}
 800b7be:	4e0f      	ldr	r6, [pc, #60]	@ (800b7fc <sbrk_aligned+0x40>)
 800b7c0:	460c      	mov	r4, r1
 800b7c2:	6831      	ldr	r1, [r6, #0]
 800b7c4:	4605      	mov	r5, r0
 800b7c6:	b911      	cbnz	r1, 800b7ce <sbrk_aligned+0x12>
 800b7c8:	f000 ff58 	bl	800c67c <_sbrk_r>
 800b7cc:	6030      	str	r0, [r6, #0]
 800b7ce:	4621      	mov	r1, r4
 800b7d0:	4628      	mov	r0, r5
 800b7d2:	f000 ff53 	bl	800c67c <_sbrk_r>
 800b7d6:	1c43      	adds	r3, r0, #1
 800b7d8:	d103      	bne.n	800b7e2 <sbrk_aligned+0x26>
 800b7da:	f04f 34ff 	mov.w	r4, #4294967295
 800b7de:	4620      	mov	r0, r4
 800b7e0:	bd70      	pop	{r4, r5, r6, pc}
 800b7e2:	1cc4      	adds	r4, r0, #3
 800b7e4:	f024 0403 	bic.w	r4, r4, #3
 800b7e8:	42a0      	cmp	r0, r4
 800b7ea:	d0f8      	beq.n	800b7de <sbrk_aligned+0x22>
 800b7ec:	1a21      	subs	r1, r4, r0
 800b7ee:	4628      	mov	r0, r5
 800b7f0:	f000 ff44 	bl	800c67c <_sbrk_r>
 800b7f4:	3001      	adds	r0, #1
 800b7f6:	d1f2      	bne.n	800b7de <sbrk_aligned+0x22>
 800b7f8:	e7ef      	b.n	800b7da <sbrk_aligned+0x1e>
 800b7fa:	bf00      	nop
 800b7fc:	20001de0 	.word	0x20001de0

0800b800 <_malloc_r>:
 800b800:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b804:	1ccd      	adds	r5, r1, #3
 800b806:	f025 0503 	bic.w	r5, r5, #3
 800b80a:	3508      	adds	r5, #8
 800b80c:	2d0c      	cmp	r5, #12
 800b80e:	bf38      	it	cc
 800b810:	250c      	movcc	r5, #12
 800b812:	2d00      	cmp	r5, #0
 800b814:	4606      	mov	r6, r0
 800b816:	db01      	blt.n	800b81c <_malloc_r+0x1c>
 800b818:	42a9      	cmp	r1, r5
 800b81a:	d904      	bls.n	800b826 <_malloc_r+0x26>
 800b81c:	230c      	movs	r3, #12
 800b81e:	6033      	str	r3, [r6, #0]
 800b820:	2000      	movs	r0, #0
 800b822:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b826:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b8fc <_malloc_r+0xfc>
 800b82a:	f000 f869 	bl	800b900 <__malloc_lock>
 800b82e:	f8d8 3000 	ldr.w	r3, [r8]
 800b832:	461c      	mov	r4, r3
 800b834:	bb44      	cbnz	r4, 800b888 <_malloc_r+0x88>
 800b836:	4629      	mov	r1, r5
 800b838:	4630      	mov	r0, r6
 800b83a:	f7ff ffbf 	bl	800b7bc <sbrk_aligned>
 800b83e:	1c43      	adds	r3, r0, #1
 800b840:	4604      	mov	r4, r0
 800b842:	d158      	bne.n	800b8f6 <_malloc_r+0xf6>
 800b844:	f8d8 4000 	ldr.w	r4, [r8]
 800b848:	4627      	mov	r7, r4
 800b84a:	2f00      	cmp	r7, #0
 800b84c:	d143      	bne.n	800b8d6 <_malloc_r+0xd6>
 800b84e:	2c00      	cmp	r4, #0
 800b850:	d04b      	beq.n	800b8ea <_malloc_r+0xea>
 800b852:	6823      	ldr	r3, [r4, #0]
 800b854:	4639      	mov	r1, r7
 800b856:	4630      	mov	r0, r6
 800b858:	eb04 0903 	add.w	r9, r4, r3
 800b85c:	f000 ff0e 	bl	800c67c <_sbrk_r>
 800b860:	4581      	cmp	r9, r0
 800b862:	d142      	bne.n	800b8ea <_malloc_r+0xea>
 800b864:	6821      	ldr	r1, [r4, #0]
 800b866:	1a6d      	subs	r5, r5, r1
 800b868:	4629      	mov	r1, r5
 800b86a:	4630      	mov	r0, r6
 800b86c:	f7ff ffa6 	bl	800b7bc <sbrk_aligned>
 800b870:	3001      	adds	r0, #1
 800b872:	d03a      	beq.n	800b8ea <_malloc_r+0xea>
 800b874:	6823      	ldr	r3, [r4, #0]
 800b876:	442b      	add	r3, r5
 800b878:	6023      	str	r3, [r4, #0]
 800b87a:	f8d8 3000 	ldr.w	r3, [r8]
 800b87e:	685a      	ldr	r2, [r3, #4]
 800b880:	bb62      	cbnz	r2, 800b8dc <_malloc_r+0xdc>
 800b882:	f8c8 7000 	str.w	r7, [r8]
 800b886:	e00f      	b.n	800b8a8 <_malloc_r+0xa8>
 800b888:	6822      	ldr	r2, [r4, #0]
 800b88a:	1b52      	subs	r2, r2, r5
 800b88c:	d420      	bmi.n	800b8d0 <_malloc_r+0xd0>
 800b88e:	2a0b      	cmp	r2, #11
 800b890:	d917      	bls.n	800b8c2 <_malloc_r+0xc2>
 800b892:	1961      	adds	r1, r4, r5
 800b894:	42a3      	cmp	r3, r4
 800b896:	6025      	str	r5, [r4, #0]
 800b898:	bf18      	it	ne
 800b89a:	6059      	strne	r1, [r3, #4]
 800b89c:	6863      	ldr	r3, [r4, #4]
 800b89e:	bf08      	it	eq
 800b8a0:	f8c8 1000 	streq.w	r1, [r8]
 800b8a4:	5162      	str	r2, [r4, r5]
 800b8a6:	604b      	str	r3, [r1, #4]
 800b8a8:	4630      	mov	r0, r6
 800b8aa:	f000 f82f 	bl	800b90c <__malloc_unlock>
 800b8ae:	f104 000b 	add.w	r0, r4, #11
 800b8b2:	1d23      	adds	r3, r4, #4
 800b8b4:	f020 0007 	bic.w	r0, r0, #7
 800b8b8:	1ac2      	subs	r2, r0, r3
 800b8ba:	bf1c      	itt	ne
 800b8bc:	1a1b      	subne	r3, r3, r0
 800b8be:	50a3      	strne	r3, [r4, r2]
 800b8c0:	e7af      	b.n	800b822 <_malloc_r+0x22>
 800b8c2:	6862      	ldr	r2, [r4, #4]
 800b8c4:	42a3      	cmp	r3, r4
 800b8c6:	bf0c      	ite	eq
 800b8c8:	f8c8 2000 	streq.w	r2, [r8]
 800b8cc:	605a      	strne	r2, [r3, #4]
 800b8ce:	e7eb      	b.n	800b8a8 <_malloc_r+0xa8>
 800b8d0:	4623      	mov	r3, r4
 800b8d2:	6864      	ldr	r4, [r4, #4]
 800b8d4:	e7ae      	b.n	800b834 <_malloc_r+0x34>
 800b8d6:	463c      	mov	r4, r7
 800b8d8:	687f      	ldr	r7, [r7, #4]
 800b8da:	e7b6      	b.n	800b84a <_malloc_r+0x4a>
 800b8dc:	461a      	mov	r2, r3
 800b8de:	685b      	ldr	r3, [r3, #4]
 800b8e0:	42a3      	cmp	r3, r4
 800b8e2:	d1fb      	bne.n	800b8dc <_malloc_r+0xdc>
 800b8e4:	2300      	movs	r3, #0
 800b8e6:	6053      	str	r3, [r2, #4]
 800b8e8:	e7de      	b.n	800b8a8 <_malloc_r+0xa8>
 800b8ea:	230c      	movs	r3, #12
 800b8ec:	6033      	str	r3, [r6, #0]
 800b8ee:	4630      	mov	r0, r6
 800b8f0:	f000 f80c 	bl	800b90c <__malloc_unlock>
 800b8f4:	e794      	b.n	800b820 <_malloc_r+0x20>
 800b8f6:	6005      	str	r5, [r0, #0]
 800b8f8:	e7d6      	b.n	800b8a8 <_malloc_r+0xa8>
 800b8fa:	bf00      	nop
 800b8fc:	20001de4 	.word	0x20001de4

0800b900 <__malloc_lock>:
 800b900:	4801      	ldr	r0, [pc, #4]	@ (800b908 <__malloc_lock+0x8>)
 800b902:	f000 bf08 	b.w	800c716 <__retarget_lock_acquire_recursive>
 800b906:	bf00      	nop
 800b908:	20001f28 	.word	0x20001f28

0800b90c <__malloc_unlock>:
 800b90c:	4801      	ldr	r0, [pc, #4]	@ (800b914 <__malloc_unlock+0x8>)
 800b90e:	f000 bf03 	b.w	800c718 <__retarget_lock_release_recursive>
 800b912:	bf00      	nop
 800b914:	20001f28 	.word	0x20001f28

0800b918 <__cvt>:
 800b918:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b91c:	ec57 6b10 	vmov	r6, r7, d0
 800b920:	2f00      	cmp	r7, #0
 800b922:	460c      	mov	r4, r1
 800b924:	4619      	mov	r1, r3
 800b926:	463b      	mov	r3, r7
 800b928:	bfbb      	ittet	lt
 800b92a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b92e:	461f      	movlt	r7, r3
 800b930:	2300      	movge	r3, #0
 800b932:	232d      	movlt	r3, #45	@ 0x2d
 800b934:	700b      	strb	r3, [r1, #0]
 800b936:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b938:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b93c:	4691      	mov	r9, r2
 800b93e:	f023 0820 	bic.w	r8, r3, #32
 800b942:	bfbc      	itt	lt
 800b944:	4632      	movlt	r2, r6
 800b946:	4616      	movlt	r6, r2
 800b948:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b94c:	d005      	beq.n	800b95a <__cvt+0x42>
 800b94e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b952:	d100      	bne.n	800b956 <__cvt+0x3e>
 800b954:	3401      	adds	r4, #1
 800b956:	2102      	movs	r1, #2
 800b958:	e000      	b.n	800b95c <__cvt+0x44>
 800b95a:	2103      	movs	r1, #3
 800b95c:	ab03      	add	r3, sp, #12
 800b95e:	9301      	str	r3, [sp, #4]
 800b960:	ab02      	add	r3, sp, #8
 800b962:	9300      	str	r3, [sp, #0]
 800b964:	ec47 6b10 	vmov	d0, r6, r7
 800b968:	4653      	mov	r3, sl
 800b96a:	4622      	mov	r2, r4
 800b96c:	f000 ff64 	bl	800c838 <_dtoa_r>
 800b970:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b974:	4605      	mov	r5, r0
 800b976:	d119      	bne.n	800b9ac <__cvt+0x94>
 800b978:	f019 0f01 	tst.w	r9, #1
 800b97c:	d00e      	beq.n	800b99c <__cvt+0x84>
 800b97e:	eb00 0904 	add.w	r9, r0, r4
 800b982:	2200      	movs	r2, #0
 800b984:	2300      	movs	r3, #0
 800b986:	4630      	mov	r0, r6
 800b988:	4639      	mov	r1, r7
 800b98a:	f7f5 f8c5 	bl	8000b18 <__aeabi_dcmpeq>
 800b98e:	b108      	cbz	r0, 800b994 <__cvt+0x7c>
 800b990:	f8cd 900c 	str.w	r9, [sp, #12]
 800b994:	2230      	movs	r2, #48	@ 0x30
 800b996:	9b03      	ldr	r3, [sp, #12]
 800b998:	454b      	cmp	r3, r9
 800b99a:	d31e      	bcc.n	800b9da <__cvt+0xc2>
 800b99c:	9b03      	ldr	r3, [sp, #12]
 800b99e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b9a0:	1b5b      	subs	r3, r3, r5
 800b9a2:	4628      	mov	r0, r5
 800b9a4:	6013      	str	r3, [r2, #0]
 800b9a6:	b004      	add	sp, #16
 800b9a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b9ac:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b9b0:	eb00 0904 	add.w	r9, r0, r4
 800b9b4:	d1e5      	bne.n	800b982 <__cvt+0x6a>
 800b9b6:	7803      	ldrb	r3, [r0, #0]
 800b9b8:	2b30      	cmp	r3, #48	@ 0x30
 800b9ba:	d10a      	bne.n	800b9d2 <__cvt+0xba>
 800b9bc:	2200      	movs	r2, #0
 800b9be:	2300      	movs	r3, #0
 800b9c0:	4630      	mov	r0, r6
 800b9c2:	4639      	mov	r1, r7
 800b9c4:	f7f5 f8a8 	bl	8000b18 <__aeabi_dcmpeq>
 800b9c8:	b918      	cbnz	r0, 800b9d2 <__cvt+0xba>
 800b9ca:	f1c4 0401 	rsb	r4, r4, #1
 800b9ce:	f8ca 4000 	str.w	r4, [sl]
 800b9d2:	f8da 3000 	ldr.w	r3, [sl]
 800b9d6:	4499      	add	r9, r3
 800b9d8:	e7d3      	b.n	800b982 <__cvt+0x6a>
 800b9da:	1c59      	adds	r1, r3, #1
 800b9dc:	9103      	str	r1, [sp, #12]
 800b9de:	701a      	strb	r2, [r3, #0]
 800b9e0:	e7d9      	b.n	800b996 <__cvt+0x7e>

0800b9e2 <__exponent>:
 800b9e2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b9e4:	2900      	cmp	r1, #0
 800b9e6:	bfba      	itte	lt
 800b9e8:	4249      	neglt	r1, r1
 800b9ea:	232d      	movlt	r3, #45	@ 0x2d
 800b9ec:	232b      	movge	r3, #43	@ 0x2b
 800b9ee:	2909      	cmp	r1, #9
 800b9f0:	7002      	strb	r2, [r0, #0]
 800b9f2:	7043      	strb	r3, [r0, #1]
 800b9f4:	dd29      	ble.n	800ba4a <__exponent+0x68>
 800b9f6:	f10d 0307 	add.w	r3, sp, #7
 800b9fa:	461d      	mov	r5, r3
 800b9fc:	270a      	movs	r7, #10
 800b9fe:	461a      	mov	r2, r3
 800ba00:	fbb1 f6f7 	udiv	r6, r1, r7
 800ba04:	fb07 1416 	mls	r4, r7, r6, r1
 800ba08:	3430      	adds	r4, #48	@ 0x30
 800ba0a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800ba0e:	460c      	mov	r4, r1
 800ba10:	2c63      	cmp	r4, #99	@ 0x63
 800ba12:	f103 33ff 	add.w	r3, r3, #4294967295
 800ba16:	4631      	mov	r1, r6
 800ba18:	dcf1      	bgt.n	800b9fe <__exponent+0x1c>
 800ba1a:	3130      	adds	r1, #48	@ 0x30
 800ba1c:	1e94      	subs	r4, r2, #2
 800ba1e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ba22:	1c41      	adds	r1, r0, #1
 800ba24:	4623      	mov	r3, r4
 800ba26:	42ab      	cmp	r3, r5
 800ba28:	d30a      	bcc.n	800ba40 <__exponent+0x5e>
 800ba2a:	f10d 0309 	add.w	r3, sp, #9
 800ba2e:	1a9b      	subs	r3, r3, r2
 800ba30:	42ac      	cmp	r4, r5
 800ba32:	bf88      	it	hi
 800ba34:	2300      	movhi	r3, #0
 800ba36:	3302      	adds	r3, #2
 800ba38:	4403      	add	r3, r0
 800ba3a:	1a18      	subs	r0, r3, r0
 800ba3c:	b003      	add	sp, #12
 800ba3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ba40:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ba44:	f801 6f01 	strb.w	r6, [r1, #1]!
 800ba48:	e7ed      	b.n	800ba26 <__exponent+0x44>
 800ba4a:	2330      	movs	r3, #48	@ 0x30
 800ba4c:	3130      	adds	r1, #48	@ 0x30
 800ba4e:	7083      	strb	r3, [r0, #2]
 800ba50:	70c1      	strb	r1, [r0, #3]
 800ba52:	1d03      	adds	r3, r0, #4
 800ba54:	e7f1      	b.n	800ba3a <__exponent+0x58>
	...

0800ba58 <_printf_float>:
 800ba58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba5c:	b08d      	sub	sp, #52	@ 0x34
 800ba5e:	460c      	mov	r4, r1
 800ba60:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800ba64:	4616      	mov	r6, r2
 800ba66:	461f      	mov	r7, r3
 800ba68:	4605      	mov	r5, r0
 800ba6a:	f000 fdcf 	bl	800c60c <_localeconv_r>
 800ba6e:	6803      	ldr	r3, [r0, #0]
 800ba70:	9304      	str	r3, [sp, #16]
 800ba72:	4618      	mov	r0, r3
 800ba74:	f7f4 fc24 	bl	80002c0 <strlen>
 800ba78:	2300      	movs	r3, #0
 800ba7a:	930a      	str	r3, [sp, #40]	@ 0x28
 800ba7c:	f8d8 3000 	ldr.w	r3, [r8]
 800ba80:	9005      	str	r0, [sp, #20]
 800ba82:	3307      	adds	r3, #7
 800ba84:	f023 0307 	bic.w	r3, r3, #7
 800ba88:	f103 0208 	add.w	r2, r3, #8
 800ba8c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ba90:	f8d4 b000 	ldr.w	fp, [r4]
 800ba94:	f8c8 2000 	str.w	r2, [r8]
 800ba98:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ba9c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800baa0:	9307      	str	r3, [sp, #28]
 800baa2:	f8cd 8018 	str.w	r8, [sp, #24]
 800baa6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800baaa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800baae:	4b9c      	ldr	r3, [pc, #624]	@ (800bd20 <_printf_float+0x2c8>)
 800bab0:	f04f 32ff 	mov.w	r2, #4294967295
 800bab4:	f7f5 f862 	bl	8000b7c <__aeabi_dcmpun>
 800bab8:	bb70      	cbnz	r0, 800bb18 <_printf_float+0xc0>
 800baba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800babe:	4b98      	ldr	r3, [pc, #608]	@ (800bd20 <_printf_float+0x2c8>)
 800bac0:	f04f 32ff 	mov.w	r2, #4294967295
 800bac4:	f7f5 f83c 	bl	8000b40 <__aeabi_dcmple>
 800bac8:	bb30      	cbnz	r0, 800bb18 <_printf_float+0xc0>
 800baca:	2200      	movs	r2, #0
 800bacc:	2300      	movs	r3, #0
 800bace:	4640      	mov	r0, r8
 800bad0:	4649      	mov	r1, r9
 800bad2:	f7f5 f82b 	bl	8000b2c <__aeabi_dcmplt>
 800bad6:	b110      	cbz	r0, 800bade <_printf_float+0x86>
 800bad8:	232d      	movs	r3, #45	@ 0x2d
 800bada:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bade:	4a91      	ldr	r2, [pc, #580]	@ (800bd24 <_printf_float+0x2cc>)
 800bae0:	4b91      	ldr	r3, [pc, #580]	@ (800bd28 <_printf_float+0x2d0>)
 800bae2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800bae6:	bf8c      	ite	hi
 800bae8:	4690      	movhi	r8, r2
 800baea:	4698      	movls	r8, r3
 800baec:	2303      	movs	r3, #3
 800baee:	6123      	str	r3, [r4, #16]
 800baf0:	f02b 0304 	bic.w	r3, fp, #4
 800baf4:	6023      	str	r3, [r4, #0]
 800baf6:	f04f 0900 	mov.w	r9, #0
 800bafa:	9700      	str	r7, [sp, #0]
 800bafc:	4633      	mov	r3, r6
 800bafe:	aa0b      	add	r2, sp, #44	@ 0x2c
 800bb00:	4621      	mov	r1, r4
 800bb02:	4628      	mov	r0, r5
 800bb04:	f000 f9d2 	bl	800beac <_printf_common>
 800bb08:	3001      	adds	r0, #1
 800bb0a:	f040 808d 	bne.w	800bc28 <_printf_float+0x1d0>
 800bb0e:	f04f 30ff 	mov.w	r0, #4294967295
 800bb12:	b00d      	add	sp, #52	@ 0x34
 800bb14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb18:	4642      	mov	r2, r8
 800bb1a:	464b      	mov	r3, r9
 800bb1c:	4640      	mov	r0, r8
 800bb1e:	4649      	mov	r1, r9
 800bb20:	f7f5 f82c 	bl	8000b7c <__aeabi_dcmpun>
 800bb24:	b140      	cbz	r0, 800bb38 <_printf_float+0xe0>
 800bb26:	464b      	mov	r3, r9
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	bfbc      	itt	lt
 800bb2c:	232d      	movlt	r3, #45	@ 0x2d
 800bb2e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800bb32:	4a7e      	ldr	r2, [pc, #504]	@ (800bd2c <_printf_float+0x2d4>)
 800bb34:	4b7e      	ldr	r3, [pc, #504]	@ (800bd30 <_printf_float+0x2d8>)
 800bb36:	e7d4      	b.n	800bae2 <_printf_float+0x8a>
 800bb38:	6863      	ldr	r3, [r4, #4]
 800bb3a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800bb3e:	9206      	str	r2, [sp, #24]
 800bb40:	1c5a      	adds	r2, r3, #1
 800bb42:	d13b      	bne.n	800bbbc <_printf_float+0x164>
 800bb44:	2306      	movs	r3, #6
 800bb46:	6063      	str	r3, [r4, #4]
 800bb48:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800bb4c:	2300      	movs	r3, #0
 800bb4e:	6022      	str	r2, [r4, #0]
 800bb50:	9303      	str	r3, [sp, #12]
 800bb52:	ab0a      	add	r3, sp, #40	@ 0x28
 800bb54:	e9cd a301 	strd	sl, r3, [sp, #4]
 800bb58:	ab09      	add	r3, sp, #36	@ 0x24
 800bb5a:	9300      	str	r3, [sp, #0]
 800bb5c:	6861      	ldr	r1, [r4, #4]
 800bb5e:	ec49 8b10 	vmov	d0, r8, r9
 800bb62:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800bb66:	4628      	mov	r0, r5
 800bb68:	f7ff fed6 	bl	800b918 <__cvt>
 800bb6c:	9b06      	ldr	r3, [sp, #24]
 800bb6e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bb70:	2b47      	cmp	r3, #71	@ 0x47
 800bb72:	4680      	mov	r8, r0
 800bb74:	d129      	bne.n	800bbca <_printf_float+0x172>
 800bb76:	1cc8      	adds	r0, r1, #3
 800bb78:	db02      	blt.n	800bb80 <_printf_float+0x128>
 800bb7a:	6863      	ldr	r3, [r4, #4]
 800bb7c:	4299      	cmp	r1, r3
 800bb7e:	dd41      	ble.n	800bc04 <_printf_float+0x1ac>
 800bb80:	f1aa 0a02 	sub.w	sl, sl, #2
 800bb84:	fa5f fa8a 	uxtb.w	sl, sl
 800bb88:	3901      	subs	r1, #1
 800bb8a:	4652      	mov	r2, sl
 800bb8c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800bb90:	9109      	str	r1, [sp, #36]	@ 0x24
 800bb92:	f7ff ff26 	bl	800b9e2 <__exponent>
 800bb96:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bb98:	1813      	adds	r3, r2, r0
 800bb9a:	2a01      	cmp	r2, #1
 800bb9c:	4681      	mov	r9, r0
 800bb9e:	6123      	str	r3, [r4, #16]
 800bba0:	dc02      	bgt.n	800bba8 <_printf_float+0x150>
 800bba2:	6822      	ldr	r2, [r4, #0]
 800bba4:	07d2      	lsls	r2, r2, #31
 800bba6:	d501      	bpl.n	800bbac <_printf_float+0x154>
 800bba8:	3301      	adds	r3, #1
 800bbaa:	6123      	str	r3, [r4, #16]
 800bbac:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d0a2      	beq.n	800bafa <_printf_float+0xa2>
 800bbb4:	232d      	movs	r3, #45	@ 0x2d
 800bbb6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bbba:	e79e      	b.n	800bafa <_printf_float+0xa2>
 800bbbc:	9a06      	ldr	r2, [sp, #24]
 800bbbe:	2a47      	cmp	r2, #71	@ 0x47
 800bbc0:	d1c2      	bne.n	800bb48 <_printf_float+0xf0>
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	d1c0      	bne.n	800bb48 <_printf_float+0xf0>
 800bbc6:	2301      	movs	r3, #1
 800bbc8:	e7bd      	b.n	800bb46 <_printf_float+0xee>
 800bbca:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800bbce:	d9db      	bls.n	800bb88 <_printf_float+0x130>
 800bbd0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800bbd4:	d118      	bne.n	800bc08 <_printf_float+0x1b0>
 800bbd6:	2900      	cmp	r1, #0
 800bbd8:	6863      	ldr	r3, [r4, #4]
 800bbda:	dd0b      	ble.n	800bbf4 <_printf_float+0x19c>
 800bbdc:	6121      	str	r1, [r4, #16]
 800bbde:	b913      	cbnz	r3, 800bbe6 <_printf_float+0x18e>
 800bbe0:	6822      	ldr	r2, [r4, #0]
 800bbe2:	07d0      	lsls	r0, r2, #31
 800bbe4:	d502      	bpl.n	800bbec <_printf_float+0x194>
 800bbe6:	3301      	adds	r3, #1
 800bbe8:	440b      	add	r3, r1
 800bbea:	6123      	str	r3, [r4, #16]
 800bbec:	65a1      	str	r1, [r4, #88]	@ 0x58
 800bbee:	f04f 0900 	mov.w	r9, #0
 800bbf2:	e7db      	b.n	800bbac <_printf_float+0x154>
 800bbf4:	b913      	cbnz	r3, 800bbfc <_printf_float+0x1a4>
 800bbf6:	6822      	ldr	r2, [r4, #0]
 800bbf8:	07d2      	lsls	r2, r2, #31
 800bbfa:	d501      	bpl.n	800bc00 <_printf_float+0x1a8>
 800bbfc:	3302      	adds	r3, #2
 800bbfe:	e7f4      	b.n	800bbea <_printf_float+0x192>
 800bc00:	2301      	movs	r3, #1
 800bc02:	e7f2      	b.n	800bbea <_printf_float+0x192>
 800bc04:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800bc08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bc0a:	4299      	cmp	r1, r3
 800bc0c:	db05      	blt.n	800bc1a <_printf_float+0x1c2>
 800bc0e:	6823      	ldr	r3, [r4, #0]
 800bc10:	6121      	str	r1, [r4, #16]
 800bc12:	07d8      	lsls	r0, r3, #31
 800bc14:	d5ea      	bpl.n	800bbec <_printf_float+0x194>
 800bc16:	1c4b      	adds	r3, r1, #1
 800bc18:	e7e7      	b.n	800bbea <_printf_float+0x192>
 800bc1a:	2900      	cmp	r1, #0
 800bc1c:	bfd4      	ite	le
 800bc1e:	f1c1 0202 	rsble	r2, r1, #2
 800bc22:	2201      	movgt	r2, #1
 800bc24:	4413      	add	r3, r2
 800bc26:	e7e0      	b.n	800bbea <_printf_float+0x192>
 800bc28:	6823      	ldr	r3, [r4, #0]
 800bc2a:	055a      	lsls	r2, r3, #21
 800bc2c:	d407      	bmi.n	800bc3e <_printf_float+0x1e6>
 800bc2e:	6923      	ldr	r3, [r4, #16]
 800bc30:	4642      	mov	r2, r8
 800bc32:	4631      	mov	r1, r6
 800bc34:	4628      	mov	r0, r5
 800bc36:	47b8      	blx	r7
 800bc38:	3001      	adds	r0, #1
 800bc3a:	d12b      	bne.n	800bc94 <_printf_float+0x23c>
 800bc3c:	e767      	b.n	800bb0e <_printf_float+0xb6>
 800bc3e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800bc42:	f240 80dd 	bls.w	800be00 <_printf_float+0x3a8>
 800bc46:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bc4a:	2200      	movs	r2, #0
 800bc4c:	2300      	movs	r3, #0
 800bc4e:	f7f4 ff63 	bl	8000b18 <__aeabi_dcmpeq>
 800bc52:	2800      	cmp	r0, #0
 800bc54:	d033      	beq.n	800bcbe <_printf_float+0x266>
 800bc56:	4a37      	ldr	r2, [pc, #220]	@ (800bd34 <_printf_float+0x2dc>)
 800bc58:	2301      	movs	r3, #1
 800bc5a:	4631      	mov	r1, r6
 800bc5c:	4628      	mov	r0, r5
 800bc5e:	47b8      	blx	r7
 800bc60:	3001      	adds	r0, #1
 800bc62:	f43f af54 	beq.w	800bb0e <_printf_float+0xb6>
 800bc66:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800bc6a:	4543      	cmp	r3, r8
 800bc6c:	db02      	blt.n	800bc74 <_printf_float+0x21c>
 800bc6e:	6823      	ldr	r3, [r4, #0]
 800bc70:	07d8      	lsls	r0, r3, #31
 800bc72:	d50f      	bpl.n	800bc94 <_printf_float+0x23c>
 800bc74:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bc78:	4631      	mov	r1, r6
 800bc7a:	4628      	mov	r0, r5
 800bc7c:	47b8      	blx	r7
 800bc7e:	3001      	adds	r0, #1
 800bc80:	f43f af45 	beq.w	800bb0e <_printf_float+0xb6>
 800bc84:	f04f 0900 	mov.w	r9, #0
 800bc88:	f108 38ff 	add.w	r8, r8, #4294967295
 800bc8c:	f104 0a1a 	add.w	sl, r4, #26
 800bc90:	45c8      	cmp	r8, r9
 800bc92:	dc09      	bgt.n	800bca8 <_printf_float+0x250>
 800bc94:	6823      	ldr	r3, [r4, #0]
 800bc96:	079b      	lsls	r3, r3, #30
 800bc98:	f100 8103 	bmi.w	800bea2 <_printf_float+0x44a>
 800bc9c:	68e0      	ldr	r0, [r4, #12]
 800bc9e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bca0:	4298      	cmp	r0, r3
 800bca2:	bfb8      	it	lt
 800bca4:	4618      	movlt	r0, r3
 800bca6:	e734      	b.n	800bb12 <_printf_float+0xba>
 800bca8:	2301      	movs	r3, #1
 800bcaa:	4652      	mov	r2, sl
 800bcac:	4631      	mov	r1, r6
 800bcae:	4628      	mov	r0, r5
 800bcb0:	47b8      	blx	r7
 800bcb2:	3001      	adds	r0, #1
 800bcb4:	f43f af2b 	beq.w	800bb0e <_printf_float+0xb6>
 800bcb8:	f109 0901 	add.w	r9, r9, #1
 800bcbc:	e7e8      	b.n	800bc90 <_printf_float+0x238>
 800bcbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	dc39      	bgt.n	800bd38 <_printf_float+0x2e0>
 800bcc4:	4a1b      	ldr	r2, [pc, #108]	@ (800bd34 <_printf_float+0x2dc>)
 800bcc6:	2301      	movs	r3, #1
 800bcc8:	4631      	mov	r1, r6
 800bcca:	4628      	mov	r0, r5
 800bccc:	47b8      	blx	r7
 800bcce:	3001      	adds	r0, #1
 800bcd0:	f43f af1d 	beq.w	800bb0e <_printf_float+0xb6>
 800bcd4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800bcd8:	ea59 0303 	orrs.w	r3, r9, r3
 800bcdc:	d102      	bne.n	800bce4 <_printf_float+0x28c>
 800bcde:	6823      	ldr	r3, [r4, #0]
 800bce0:	07d9      	lsls	r1, r3, #31
 800bce2:	d5d7      	bpl.n	800bc94 <_printf_float+0x23c>
 800bce4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bce8:	4631      	mov	r1, r6
 800bcea:	4628      	mov	r0, r5
 800bcec:	47b8      	blx	r7
 800bcee:	3001      	adds	r0, #1
 800bcf0:	f43f af0d 	beq.w	800bb0e <_printf_float+0xb6>
 800bcf4:	f04f 0a00 	mov.w	sl, #0
 800bcf8:	f104 0b1a 	add.w	fp, r4, #26
 800bcfc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bcfe:	425b      	negs	r3, r3
 800bd00:	4553      	cmp	r3, sl
 800bd02:	dc01      	bgt.n	800bd08 <_printf_float+0x2b0>
 800bd04:	464b      	mov	r3, r9
 800bd06:	e793      	b.n	800bc30 <_printf_float+0x1d8>
 800bd08:	2301      	movs	r3, #1
 800bd0a:	465a      	mov	r2, fp
 800bd0c:	4631      	mov	r1, r6
 800bd0e:	4628      	mov	r0, r5
 800bd10:	47b8      	blx	r7
 800bd12:	3001      	adds	r0, #1
 800bd14:	f43f aefb 	beq.w	800bb0e <_printf_float+0xb6>
 800bd18:	f10a 0a01 	add.w	sl, sl, #1
 800bd1c:	e7ee      	b.n	800bcfc <_printf_float+0x2a4>
 800bd1e:	bf00      	nop
 800bd20:	7fefffff 	.word	0x7fefffff
 800bd24:	0800e474 	.word	0x0800e474
 800bd28:	0800e470 	.word	0x0800e470
 800bd2c:	0800e47c 	.word	0x0800e47c
 800bd30:	0800e478 	.word	0x0800e478
 800bd34:	0800e480 	.word	0x0800e480
 800bd38:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bd3a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800bd3e:	4553      	cmp	r3, sl
 800bd40:	bfa8      	it	ge
 800bd42:	4653      	movge	r3, sl
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	4699      	mov	r9, r3
 800bd48:	dc36      	bgt.n	800bdb8 <_printf_float+0x360>
 800bd4a:	f04f 0b00 	mov.w	fp, #0
 800bd4e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bd52:	f104 021a 	add.w	r2, r4, #26
 800bd56:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bd58:	9306      	str	r3, [sp, #24]
 800bd5a:	eba3 0309 	sub.w	r3, r3, r9
 800bd5e:	455b      	cmp	r3, fp
 800bd60:	dc31      	bgt.n	800bdc6 <_printf_float+0x36e>
 800bd62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd64:	459a      	cmp	sl, r3
 800bd66:	dc3a      	bgt.n	800bdde <_printf_float+0x386>
 800bd68:	6823      	ldr	r3, [r4, #0]
 800bd6a:	07da      	lsls	r2, r3, #31
 800bd6c:	d437      	bmi.n	800bdde <_printf_float+0x386>
 800bd6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd70:	ebaa 0903 	sub.w	r9, sl, r3
 800bd74:	9b06      	ldr	r3, [sp, #24]
 800bd76:	ebaa 0303 	sub.w	r3, sl, r3
 800bd7a:	4599      	cmp	r9, r3
 800bd7c:	bfa8      	it	ge
 800bd7e:	4699      	movge	r9, r3
 800bd80:	f1b9 0f00 	cmp.w	r9, #0
 800bd84:	dc33      	bgt.n	800bdee <_printf_float+0x396>
 800bd86:	f04f 0800 	mov.w	r8, #0
 800bd8a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bd8e:	f104 0b1a 	add.w	fp, r4, #26
 800bd92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd94:	ebaa 0303 	sub.w	r3, sl, r3
 800bd98:	eba3 0309 	sub.w	r3, r3, r9
 800bd9c:	4543      	cmp	r3, r8
 800bd9e:	f77f af79 	ble.w	800bc94 <_printf_float+0x23c>
 800bda2:	2301      	movs	r3, #1
 800bda4:	465a      	mov	r2, fp
 800bda6:	4631      	mov	r1, r6
 800bda8:	4628      	mov	r0, r5
 800bdaa:	47b8      	blx	r7
 800bdac:	3001      	adds	r0, #1
 800bdae:	f43f aeae 	beq.w	800bb0e <_printf_float+0xb6>
 800bdb2:	f108 0801 	add.w	r8, r8, #1
 800bdb6:	e7ec      	b.n	800bd92 <_printf_float+0x33a>
 800bdb8:	4642      	mov	r2, r8
 800bdba:	4631      	mov	r1, r6
 800bdbc:	4628      	mov	r0, r5
 800bdbe:	47b8      	blx	r7
 800bdc0:	3001      	adds	r0, #1
 800bdc2:	d1c2      	bne.n	800bd4a <_printf_float+0x2f2>
 800bdc4:	e6a3      	b.n	800bb0e <_printf_float+0xb6>
 800bdc6:	2301      	movs	r3, #1
 800bdc8:	4631      	mov	r1, r6
 800bdca:	4628      	mov	r0, r5
 800bdcc:	9206      	str	r2, [sp, #24]
 800bdce:	47b8      	blx	r7
 800bdd0:	3001      	adds	r0, #1
 800bdd2:	f43f ae9c 	beq.w	800bb0e <_printf_float+0xb6>
 800bdd6:	9a06      	ldr	r2, [sp, #24]
 800bdd8:	f10b 0b01 	add.w	fp, fp, #1
 800bddc:	e7bb      	b.n	800bd56 <_printf_float+0x2fe>
 800bdde:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bde2:	4631      	mov	r1, r6
 800bde4:	4628      	mov	r0, r5
 800bde6:	47b8      	blx	r7
 800bde8:	3001      	adds	r0, #1
 800bdea:	d1c0      	bne.n	800bd6e <_printf_float+0x316>
 800bdec:	e68f      	b.n	800bb0e <_printf_float+0xb6>
 800bdee:	9a06      	ldr	r2, [sp, #24]
 800bdf0:	464b      	mov	r3, r9
 800bdf2:	4442      	add	r2, r8
 800bdf4:	4631      	mov	r1, r6
 800bdf6:	4628      	mov	r0, r5
 800bdf8:	47b8      	blx	r7
 800bdfa:	3001      	adds	r0, #1
 800bdfc:	d1c3      	bne.n	800bd86 <_printf_float+0x32e>
 800bdfe:	e686      	b.n	800bb0e <_printf_float+0xb6>
 800be00:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800be04:	f1ba 0f01 	cmp.w	sl, #1
 800be08:	dc01      	bgt.n	800be0e <_printf_float+0x3b6>
 800be0a:	07db      	lsls	r3, r3, #31
 800be0c:	d536      	bpl.n	800be7c <_printf_float+0x424>
 800be0e:	2301      	movs	r3, #1
 800be10:	4642      	mov	r2, r8
 800be12:	4631      	mov	r1, r6
 800be14:	4628      	mov	r0, r5
 800be16:	47b8      	blx	r7
 800be18:	3001      	adds	r0, #1
 800be1a:	f43f ae78 	beq.w	800bb0e <_printf_float+0xb6>
 800be1e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800be22:	4631      	mov	r1, r6
 800be24:	4628      	mov	r0, r5
 800be26:	47b8      	blx	r7
 800be28:	3001      	adds	r0, #1
 800be2a:	f43f ae70 	beq.w	800bb0e <_printf_float+0xb6>
 800be2e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800be32:	2200      	movs	r2, #0
 800be34:	2300      	movs	r3, #0
 800be36:	f10a 3aff 	add.w	sl, sl, #4294967295
 800be3a:	f7f4 fe6d 	bl	8000b18 <__aeabi_dcmpeq>
 800be3e:	b9c0      	cbnz	r0, 800be72 <_printf_float+0x41a>
 800be40:	4653      	mov	r3, sl
 800be42:	f108 0201 	add.w	r2, r8, #1
 800be46:	4631      	mov	r1, r6
 800be48:	4628      	mov	r0, r5
 800be4a:	47b8      	blx	r7
 800be4c:	3001      	adds	r0, #1
 800be4e:	d10c      	bne.n	800be6a <_printf_float+0x412>
 800be50:	e65d      	b.n	800bb0e <_printf_float+0xb6>
 800be52:	2301      	movs	r3, #1
 800be54:	465a      	mov	r2, fp
 800be56:	4631      	mov	r1, r6
 800be58:	4628      	mov	r0, r5
 800be5a:	47b8      	blx	r7
 800be5c:	3001      	adds	r0, #1
 800be5e:	f43f ae56 	beq.w	800bb0e <_printf_float+0xb6>
 800be62:	f108 0801 	add.w	r8, r8, #1
 800be66:	45d0      	cmp	r8, sl
 800be68:	dbf3      	blt.n	800be52 <_printf_float+0x3fa>
 800be6a:	464b      	mov	r3, r9
 800be6c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800be70:	e6df      	b.n	800bc32 <_printf_float+0x1da>
 800be72:	f04f 0800 	mov.w	r8, #0
 800be76:	f104 0b1a 	add.w	fp, r4, #26
 800be7a:	e7f4      	b.n	800be66 <_printf_float+0x40e>
 800be7c:	2301      	movs	r3, #1
 800be7e:	4642      	mov	r2, r8
 800be80:	e7e1      	b.n	800be46 <_printf_float+0x3ee>
 800be82:	2301      	movs	r3, #1
 800be84:	464a      	mov	r2, r9
 800be86:	4631      	mov	r1, r6
 800be88:	4628      	mov	r0, r5
 800be8a:	47b8      	blx	r7
 800be8c:	3001      	adds	r0, #1
 800be8e:	f43f ae3e 	beq.w	800bb0e <_printf_float+0xb6>
 800be92:	f108 0801 	add.w	r8, r8, #1
 800be96:	68e3      	ldr	r3, [r4, #12]
 800be98:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800be9a:	1a5b      	subs	r3, r3, r1
 800be9c:	4543      	cmp	r3, r8
 800be9e:	dcf0      	bgt.n	800be82 <_printf_float+0x42a>
 800bea0:	e6fc      	b.n	800bc9c <_printf_float+0x244>
 800bea2:	f04f 0800 	mov.w	r8, #0
 800bea6:	f104 0919 	add.w	r9, r4, #25
 800beaa:	e7f4      	b.n	800be96 <_printf_float+0x43e>

0800beac <_printf_common>:
 800beac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800beb0:	4616      	mov	r6, r2
 800beb2:	4698      	mov	r8, r3
 800beb4:	688a      	ldr	r2, [r1, #8]
 800beb6:	690b      	ldr	r3, [r1, #16]
 800beb8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bebc:	4293      	cmp	r3, r2
 800bebe:	bfb8      	it	lt
 800bec0:	4613      	movlt	r3, r2
 800bec2:	6033      	str	r3, [r6, #0]
 800bec4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bec8:	4607      	mov	r7, r0
 800beca:	460c      	mov	r4, r1
 800becc:	b10a      	cbz	r2, 800bed2 <_printf_common+0x26>
 800bece:	3301      	adds	r3, #1
 800bed0:	6033      	str	r3, [r6, #0]
 800bed2:	6823      	ldr	r3, [r4, #0]
 800bed4:	0699      	lsls	r1, r3, #26
 800bed6:	bf42      	ittt	mi
 800bed8:	6833      	ldrmi	r3, [r6, #0]
 800beda:	3302      	addmi	r3, #2
 800bedc:	6033      	strmi	r3, [r6, #0]
 800bede:	6825      	ldr	r5, [r4, #0]
 800bee0:	f015 0506 	ands.w	r5, r5, #6
 800bee4:	d106      	bne.n	800bef4 <_printf_common+0x48>
 800bee6:	f104 0a19 	add.w	sl, r4, #25
 800beea:	68e3      	ldr	r3, [r4, #12]
 800beec:	6832      	ldr	r2, [r6, #0]
 800beee:	1a9b      	subs	r3, r3, r2
 800bef0:	42ab      	cmp	r3, r5
 800bef2:	dc26      	bgt.n	800bf42 <_printf_common+0x96>
 800bef4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bef8:	6822      	ldr	r2, [r4, #0]
 800befa:	3b00      	subs	r3, #0
 800befc:	bf18      	it	ne
 800befe:	2301      	movne	r3, #1
 800bf00:	0692      	lsls	r2, r2, #26
 800bf02:	d42b      	bmi.n	800bf5c <_printf_common+0xb0>
 800bf04:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bf08:	4641      	mov	r1, r8
 800bf0a:	4638      	mov	r0, r7
 800bf0c:	47c8      	blx	r9
 800bf0e:	3001      	adds	r0, #1
 800bf10:	d01e      	beq.n	800bf50 <_printf_common+0xa4>
 800bf12:	6823      	ldr	r3, [r4, #0]
 800bf14:	6922      	ldr	r2, [r4, #16]
 800bf16:	f003 0306 	and.w	r3, r3, #6
 800bf1a:	2b04      	cmp	r3, #4
 800bf1c:	bf02      	ittt	eq
 800bf1e:	68e5      	ldreq	r5, [r4, #12]
 800bf20:	6833      	ldreq	r3, [r6, #0]
 800bf22:	1aed      	subeq	r5, r5, r3
 800bf24:	68a3      	ldr	r3, [r4, #8]
 800bf26:	bf0c      	ite	eq
 800bf28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bf2c:	2500      	movne	r5, #0
 800bf2e:	4293      	cmp	r3, r2
 800bf30:	bfc4      	itt	gt
 800bf32:	1a9b      	subgt	r3, r3, r2
 800bf34:	18ed      	addgt	r5, r5, r3
 800bf36:	2600      	movs	r6, #0
 800bf38:	341a      	adds	r4, #26
 800bf3a:	42b5      	cmp	r5, r6
 800bf3c:	d11a      	bne.n	800bf74 <_printf_common+0xc8>
 800bf3e:	2000      	movs	r0, #0
 800bf40:	e008      	b.n	800bf54 <_printf_common+0xa8>
 800bf42:	2301      	movs	r3, #1
 800bf44:	4652      	mov	r2, sl
 800bf46:	4641      	mov	r1, r8
 800bf48:	4638      	mov	r0, r7
 800bf4a:	47c8      	blx	r9
 800bf4c:	3001      	adds	r0, #1
 800bf4e:	d103      	bne.n	800bf58 <_printf_common+0xac>
 800bf50:	f04f 30ff 	mov.w	r0, #4294967295
 800bf54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf58:	3501      	adds	r5, #1
 800bf5a:	e7c6      	b.n	800beea <_printf_common+0x3e>
 800bf5c:	18e1      	adds	r1, r4, r3
 800bf5e:	1c5a      	adds	r2, r3, #1
 800bf60:	2030      	movs	r0, #48	@ 0x30
 800bf62:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bf66:	4422      	add	r2, r4
 800bf68:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bf6c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bf70:	3302      	adds	r3, #2
 800bf72:	e7c7      	b.n	800bf04 <_printf_common+0x58>
 800bf74:	2301      	movs	r3, #1
 800bf76:	4622      	mov	r2, r4
 800bf78:	4641      	mov	r1, r8
 800bf7a:	4638      	mov	r0, r7
 800bf7c:	47c8      	blx	r9
 800bf7e:	3001      	adds	r0, #1
 800bf80:	d0e6      	beq.n	800bf50 <_printf_common+0xa4>
 800bf82:	3601      	adds	r6, #1
 800bf84:	e7d9      	b.n	800bf3a <_printf_common+0x8e>
	...

0800bf88 <_printf_i>:
 800bf88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bf8c:	7e0f      	ldrb	r7, [r1, #24]
 800bf8e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bf90:	2f78      	cmp	r7, #120	@ 0x78
 800bf92:	4691      	mov	r9, r2
 800bf94:	4680      	mov	r8, r0
 800bf96:	460c      	mov	r4, r1
 800bf98:	469a      	mov	sl, r3
 800bf9a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bf9e:	d807      	bhi.n	800bfb0 <_printf_i+0x28>
 800bfa0:	2f62      	cmp	r7, #98	@ 0x62
 800bfa2:	d80a      	bhi.n	800bfba <_printf_i+0x32>
 800bfa4:	2f00      	cmp	r7, #0
 800bfa6:	f000 80d1 	beq.w	800c14c <_printf_i+0x1c4>
 800bfaa:	2f58      	cmp	r7, #88	@ 0x58
 800bfac:	f000 80b8 	beq.w	800c120 <_printf_i+0x198>
 800bfb0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bfb4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bfb8:	e03a      	b.n	800c030 <_printf_i+0xa8>
 800bfba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bfbe:	2b15      	cmp	r3, #21
 800bfc0:	d8f6      	bhi.n	800bfb0 <_printf_i+0x28>
 800bfc2:	a101      	add	r1, pc, #4	@ (adr r1, 800bfc8 <_printf_i+0x40>)
 800bfc4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bfc8:	0800c021 	.word	0x0800c021
 800bfcc:	0800c035 	.word	0x0800c035
 800bfd0:	0800bfb1 	.word	0x0800bfb1
 800bfd4:	0800bfb1 	.word	0x0800bfb1
 800bfd8:	0800bfb1 	.word	0x0800bfb1
 800bfdc:	0800bfb1 	.word	0x0800bfb1
 800bfe0:	0800c035 	.word	0x0800c035
 800bfe4:	0800bfb1 	.word	0x0800bfb1
 800bfe8:	0800bfb1 	.word	0x0800bfb1
 800bfec:	0800bfb1 	.word	0x0800bfb1
 800bff0:	0800bfb1 	.word	0x0800bfb1
 800bff4:	0800c133 	.word	0x0800c133
 800bff8:	0800c05f 	.word	0x0800c05f
 800bffc:	0800c0ed 	.word	0x0800c0ed
 800c000:	0800bfb1 	.word	0x0800bfb1
 800c004:	0800bfb1 	.word	0x0800bfb1
 800c008:	0800c155 	.word	0x0800c155
 800c00c:	0800bfb1 	.word	0x0800bfb1
 800c010:	0800c05f 	.word	0x0800c05f
 800c014:	0800bfb1 	.word	0x0800bfb1
 800c018:	0800bfb1 	.word	0x0800bfb1
 800c01c:	0800c0f5 	.word	0x0800c0f5
 800c020:	6833      	ldr	r3, [r6, #0]
 800c022:	1d1a      	adds	r2, r3, #4
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	6032      	str	r2, [r6, #0]
 800c028:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c02c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c030:	2301      	movs	r3, #1
 800c032:	e09c      	b.n	800c16e <_printf_i+0x1e6>
 800c034:	6833      	ldr	r3, [r6, #0]
 800c036:	6820      	ldr	r0, [r4, #0]
 800c038:	1d19      	adds	r1, r3, #4
 800c03a:	6031      	str	r1, [r6, #0]
 800c03c:	0606      	lsls	r6, r0, #24
 800c03e:	d501      	bpl.n	800c044 <_printf_i+0xbc>
 800c040:	681d      	ldr	r5, [r3, #0]
 800c042:	e003      	b.n	800c04c <_printf_i+0xc4>
 800c044:	0645      	lsls	r5, r0, #25
 800c046:	d5fb      	bpl.n	800c040 <_printf_i+0xb8>
 800c048:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c04c:	2d00      	cmp	r5, #0
 800c04e:	da03      	bge.n	800c058 <_printf_i+0xd0>
 800c050:	232d      	movs	r3, #45	@ 0x2d
 800c052:	426d      	negs	r5, r5
 800c054:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c058:	4858      	ldr	r0, [pc, #352]	@ (800c1bc <_printf_i+0x234>)
 800c05a:	230a      	movs	r3, #10
 800c05c:	e011      	b.n	800c082 <_printf_i+0xfa>
 800c05e:	6821      	ldr	r1, [r4, #0]
 800c060:	6833      	ldr	r3, [r6, #0]
 800c062:	0608      	lsls	r0, r1, #24
 800c064:	f853 5b04 	ldr.w	r5, [r3], #4
 800c068:	d402      	bmi.n	800c070 <_printf_i+0xe8>
 800c06a:	0649      	lsls	r1, r1, #25
 800c06c:	bf48      	it	mi
 800c06e:	b2ad      	uxthmi	r5, r5
 800c070:	2f6f      	cmp	r7, #111	@ 0x6f
 800c072:	4852      	ldr	r0, [pc, #328]	@ (800c1bc <_printf_i+0x234>)
 800c074:	6033      	str	r3, [r6, #0]
 800c076:	bf14      	ite	ne
 800c078:	230a      	movne	r3, #10
 800c07a:	2308      	moveq	r3, #8
 800c07c:	2100      	movs	r1, #0
 800c07e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c082:	6866      	ldr	r6, [r4, #4]
 800c084:	60a6      	str	r6, [r4, #8]
 800c086:	2e00      	cmp	r6, #0
 800c088:	db05      	blt.n	800c096 <_printf_i+0x10e>
 800c08a:	6821      	ldr	r1, [r4, #0]
 800c08c:	432e      	orrs	r6, r5
 800c08e:	f021 0104 	bic.w	r1, r1, #4
 800c092:	6021      	str	r1, [r4, #0]
 800c094:	d04b      	beq.n	800c12e <_printf_i+0x1a6>
 800c096:	4616      	mov	r6, r2
 800c098:	fbb5 f1f3 	udiv	r1, r5, r3
 800c09c:	fb03 5711 	mls	r7, r3, r1, r5
 800c0a0:	5dc7      	ldrb	r7, [r0, r7]
 800c0a2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c0a6:	462f      	mov	r7, r5
 800c0a8:	42bb      	cmp	r3, r7
 800c0aa:	460d      	mov	r5, r1
 800c0ac:	d9f4      	bls.n	800c098 <_printf_i+0x110>
 800c0ae:	2b08      	cmp	r3, #8
 800c0b0:	d10b      	bne.n	800c0ca <_printf_i+0x142>
 800c0b2:	6823      	ldr	r3, [r4, #0]
 800c0b4:	07df      	lsls	r7, r3, #31
 800c0b6:	d508      	bpl.n	800c0ca <_printf_i+0x142>
 800c0b8:	6923      	ldr	r3, [r4, #16]
 800c0ba:	6861      	ldr	r1, [r4, #4]
 800c0bc:	4299      	cmp	r1, r3
 800c0be:	bfde      	ittt	le
 800c0c0:	2330      	movle	r3, #48	@ 0x30
 800c0c2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c0c6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c0ca:	1b92      	subs	r2, r2, r6
 800c0cc:	6122      	str	r2, [r4, #16]
 800c0ce:	f8cd a000 	str.w	sl, [sp]
 800c0d2:	464b      	mov	r3, r9
 800c0d4:	aa03      	add	r2, sp, #12
 800c0d6:	4621      	mov	r1, r4
 800c0d8:	4640      	mov	r0, r8
 800c0da:	f7ff fee7 	bl	800beac <_printf_common>
 800c0de:	3001      	adds	r0, #1
 800c0e0:	d14a      	bne.n	800c178 <_printf_i+0x1f0>
 800c0e2:	f04f 30ff 	mov.w	r0, #4294967295
 800c0e6:	b004      	add	sp, #16
 800c0e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c0ec:	6823      	ldr	r3, [r4, #0]
 800c0ee:	f043 0320 	orr.w	r3, r3, #32
 800c0f2:	6023      	str	r3, [r4, #0]
 800c0f4:	4832      	ldr	r0, [pc, #200]	@ (800c1c0 <_printf_i+0x238>)
 800c0f6:	2778      	movs	r7, #120	@ 0x78
 800c0f8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c0fc:	6823      	ldr	r3, [r4, #0]
 800c0fe:	6831      	ldr	r1, [r6, #0]
 800c100:	061f      	lsls	r7, r3, #24
 800c102:	f851 5b04 	ldr.w	r5, [r1], #4
 800c106:	d402      	bmi.n	800c10e <_printf_i+0x186>
 800c108:	065f      	lsls	r7, r3, #25
 800c10a:	bf48      	it	mi
 800c10c:	b2ad      	uxthmi	r5, r5
 800c10e:	6031      	str	r1, [r6, #0]
 800c110:	07d9      	lsls	r1, r3, #31
 800c112:	bf44      	itt	mi
 800c114:	f043 0320 	orrmi.w	r3, r3, #32
 800c118:	6023      	strmi	r3, [r4, #0]
 800c11a:	b11d      	cbz	r5, 800c124 <_printf_i+0x19c>
 800c11c:	2310      	movs	r3, #16
 800c11e:	e7ad      	b.n	800c07c <_printf_i+0xf4>
 800c120:	4826      	ldr	r0, [pc, #152]	@ (800c1bc <_printf_i+0x234>)
 800c122:	e7e9      	b.n	800c0f8 <_printf_i+0x170>
 800c124:	6823      	ldr	r3, [r4, #0]
 800c126:	f023 0320 	bic.w	r3, r3, #32
 800c12a:	6023      	str	r3, [r4, #0]
 800c12c:	e7f6      	b.n	800c11c <_printf_i+0x194>
 800c12e:	4616      	mov	r6, r2
 800c130:	e7bd      	b.n	800c0ae <_printf_i+0x126>
 800c132:	6833      	ldr	r3, [r6, #0]
 800c134:	6825      	ldr	r5, [r4, #0]
 800c136:	6961      	ldr	r1, [r4, #20]
 800c138:	1d18      	adds	r0, r3, #4
 800c13a:	6030      	str	r0, [r6, #0]
 800c13c:	062e      	lsls	r6, r5, #24
 800c13e:	681b      	ldr	r3, [r3, #0]
 800c140:	d501      	bpl.n	800c146 <_printf_i+0x1be>
 800c142:	6019      	str	r1, [r3, #0]
 800c144:	e002      	b.n	800c14c <_printf_i+0x1c4>
 800c146:	0668      	lsls	r0, r5, #25
 800c148:	d5fb      	bpl.n	800c142 <_printf_i+0x1ba>
 800c14a:	8019      	strh	r1, [r3, #0]
 800c14c:	2300      	movs	r3, #0
 800c14e:	6123      	str	r3, [r4, #16]
 800c150:	4616      	mov	r6, r2
 800c152:	e7bc      	b.n	800c0ce <_printf_i+0x146>
 800c154:	6833      	ldr	r3, [r6, #0]
 800c156:	1d1a      	adds	r2, r3, #4
 800c158:	6032      	str	r2, [r6, #0]
 800c15a:	681e      	ldr	r6, [r3, #0]
 800c15c:	6862      	ldr	r2, [r4, #4]
 800c15e:	2100      	movs	r1, #0
 800c160:	4630      	mov	r0, r6
 800c162:	f7f4 f85d 	bl	8000220 <memchr>
 800c166:	b108      	cbz	r0, 800c16c <_printf_i+0x1e4>
 800c168:	1b80      	subs	r0, r0, r6
 800c16a:	6060      	str	r0, [r4, #4]
 800c16c:	6863      	ldr	r3, [r4, #4]
 800c16e:	6123      	str	r3, [r4, #16]
 800c170:	2300      	movs	r3, #0
 800c172:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c176:	e7aa      	b.n	800c0ce <_printf_i+0x146>
 800c178:	6923      	ldr	r3, [r4, #16]
 800c17a:	4632      	mov	r2, r6
 800c17c:	4649      	mov	r1, r9
 800c17e:	4640      	mov	r0, r8
 800c180:	47d0      	blx	sl
 800c182:	3001      	adds	r0, #1
 800c184:	d0ad      	beq.n	800c0e2 <_printf_i+0x15a>
 800c186:	6823      	ldr	r3, [r4, #0]
 800c188:	079b      	lsls	r3, r3, #30
 800c18a:	d413      	bmi.n	800c1b4 <_printf_i+0x22c>
 800c18c:	68e0      	ldr	r0, [r4, #12]
 800c18e:	9b03      	ldr	r3, [sp, #12]
 800c190:	4298      	cmp	r0, r3
 800c192:	bfb8      	it	lt
 800c194:	4618      	movlt	r0, r3
 800c196:	e7a6      	b.n	800c0e6 <_printf_i+0x15e>
 800c198:	2301      	movs	r3, #1
 800c19a:	4632      	mov	r2, r6
 800c19c:	4649      	mov	r1, r9
 800c19e:	4640      	mov	r0, r8
 800c1a0:	47d0      	blx	sl
 800c1a2:	3001      	adds	r0, #1
 800c1a4:	d09d      	beq.n	800c0e2 <_printf_i+0x15a>
 800c1a6:	3501      	adds	r5, #1
 800c1a8:	68e3      	ldr	r3, [r4, #12]
 800c1aa:	9903      	ldr	r1, [sp, #12]
 800c1ac:	1a5b      	subs	r3, r3, r1
 800c1ae:	42ab      	cmp	r3, r5
 800c1b0:	dcf2      	bgt.n	800c198 <_printf_i+0x210>
 800c1b2:	e7eb      	b.n	800c18c <_printf_i+0x204>
 800c1b4:	2500      	movs	r5, #0
 800c1b6:	f104 0619 	add.w	r6, r4, #25
 800c1ba:	e7f5      	b.n	800c1a8 <_printf_i+0x220>
 800c1bc:	0800e482 	.word	0x0800e482
 800c1c0:	0800e493 	.word	0x0800e493

0800c1c4 <std>:
 800c1c4:	2300      	movs	r3, #0
 800c1c6:	b510      	push	{r4, lr}
 800c1c8:	4604      	mov	r4, r0
 800c1ca:	e9c0 3300 	strd	r3, r3, [r0]
 800c1ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c1d2:	6083      	str	r3, [r0, #8]
 800c1d4:	8181      	strh	r1, [r0, #12]
 800c1d6:	6643      	str	r3, [r0, #100]	@ 0x64
 800c1d8:	81c2      	strh	r2, [r0, #14]
 800c1da:	6183      	str	r3, [r0, #24]
 800c1dc:	4619      	mov	r1, r3
 800c1de:	2208      	movs	r2, #8
 800c1e0:	305c      	adds	r0, #92	@ 0x5c
 800c1e2:	f000 fa0b 	bl	800c5fc <memset>
 800c1e6:	4b0d      	ldr	r3, [pc, #52]	@ (800c21c <std+0x58>)
 800c1e8:	6263      	str	r3, [r4, #36]	@ 0x24
 800c1ea:	4b0d      	ldr	r3, [pc, #52]	@ (800c220 <std+0x5c>)
 800c1ec:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c1ee:	4b0d      	ldr	r3, [pc, #52]	@ (800c224 <std+0x60>)
 800c1f0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c1f2:	4b0d      	ldr	r3, [pc, #52]	@ (800c228 <std+0x64>)
 800c1f4:	6323      	str	r3, [r4, #48]	@ 0x30
 800c1f6:	4b0d      	ldr	r3, [pc, #52]	@ (800c22c <std+0x68>)
 800c1f8:	6224      	str	r4, [r4, #32]
 800c1fa:	429c      	cmp	r4, r3
 800c1fc:	d006      	beq.n	800c20c <std+0x48>
 800c1fe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c202:	4294      	cmp	r4, r2
 800c204:	d002      	beq.n	800c20c <std+0x48>
 800c206:	33d0      	adds	r3, #208	@ 0xd0
 800c208:	429c      	cmp	r4, r3
 800c20a:	d105      	bne.n	800c218 <std+0x54>
 800c20c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c210:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c214:	f000 ba7e 	b.w	800c714 <__retarget_lock_init_recursive>
 800c218:	bd10      	pop	{r4, pc}
 800c21a:	bf00      	nop
 800c21c:	0800c44d 	.word	0x0800c44d
 800c220:	0800c46f 	.word	0x0800c46f
 800c224:	0800c4a7 	.word	0x0800c4a7
 800c228:	0800c4cb 	.word	0x0800c4cb
 800c22c:	20001de8 	.word	0x20001de8

0800c230 <stdio_exit_handler>:
 800c230:	4a02      	ldr	r2, [pc, #8]	@ (800c23c <stdio_exit_handler+0xc>)
 800c232:	4903      	ldr	r1, [pc, #12]	@ (800c240 <stdio_exit_handler+0x10>)
 800c234:	4803      	ldr	r0, [pc, #12]	@ (800c244 <stdio_exit_handler+0x14>)
 800c236:	f000 b87b 	b.w	800c330 <_fwalk_sglue>
 800c23a:	bf00      	nop
 800c23c:	20000120 	.word	0x20000120
 800c240:	0800deed 	.word	0x0800deed
 800c244:	20000130 	.word	0x20000130

0800c248 <cleanup_stdio>:
 800c248:	6841      	ldr	r1, [r0, #4]
 800c24a:	4b0c      	ldr	r3, [pc, #48]	@ (800c27c <cleanup_stdio+0x34>)
 800c24c:	4299      	cmp	r1, r3
 800c24e:	b510      	push	{r4, lr}
 800c250:	4604      	mov	r4, r0
 800c252:	d001      	beq.n	800c258 <cleanup_stdio+0x10>
 800c254:	f001 fe4a 	bl	800deec <_fflush_r>
 800c258:	68a1      	ldr	r1, [r4, #8]
 800c25a:	4b09      	ldr	r3, [pc, #36]	@ (800c280 <cleanup_stdio+0x38>)
 800c25c:	4299      	cmp	r1, r3
 800c25e:	d002      	beq.n	800c266 <cleanup_stdio+0x1e>
 800c260:	4620      	mov	r0, r4
 800c262:	f001 fe43 	bl	800deec <_fflush_r>
 800c266:	68e1      	ldr	r1, [r4, #12]
 800c268:	4b06      	ldr	r3, [pc, #24]	@ (800c284 <cleanup_stdio+0x3c>)
 800c26a:	4299      	cmp	r1, r3
 800c26c:	d004      	beq.n	800c278 <cleanup_stdio+0x30>
 800c26e:	4620      	mov	r0, r4
 800c270:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c274:	f001 be3a 	b.w	800deec <_fflush_r>
 800c278:	bd10      	pop	{r4, pc}
 800c27a:	bf00      	nop
 800c27c:	20001de8 	.word	0x20001de8
 800c280:	20001e50 	.word	0x20001e50
 800c284:	20001eb8 	.word	0x20001eb8

0800c288 <global_stdio_init.part.0>:
 800c288:	b510      	push	{r4, lr}
 800c28a:	4b0b      	ldr	r3, [pc, #44]	@ (800c2b8 <global_stdio_init.part.0+0x30>)
 800c28c:	4c0b      	ldr	r4, [pc, #44]	@ (800c2bc <global_stdio_init.part.0+0x34>)
 800c28e:	4a0c      	ldr	r2, [pc, #48]	@ (800c2c0 <global_stdio_init.part.0+0x38>)
 800c290:	601a      	str	r2, [r3, #0]
 800c292:	4620      	mov	r0, r4
 800c294:	2200      	movs	r2, #0
 800c296:	2104      	movs	r1, #4
 800c298:	f7ff ff94 	bl	800c1c4 <std>
 800c29c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c2a0:	2201      	movs	r2, #1
 800c2a2:	2109      	movs	r1, #9
 800c2a4:	f7ff ff8e 	bl	800c1c4 <std>
 800c2a8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c2ac:	2202      	movs	r2, #2
 800c2ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c2b2:	2112      	movs	r1, #18
 800c2b4:	f7ff bf86 	b.w	800c1c4 <std>
 800c2b8:	20001f20 	.word	0x20001f20
 800c2bc:	20001de8 	.word	0x20001de8
 800c2c0:	0800c231 	.word	0x0800c231

0800c2c4 <__sfp_lock_acquire>:
 800c2c4:	4801      	ldr	r0, [pc, #4]	@ (800c2cc <__sfp_lock_acquire+0x8>)
 800c2c6:	f000 ba26 	b.w	800c716 <__retarget_lock_acquire_recursive>
 800c2ca:	bf00      	nop
 800c2cc:	20001f29 	.word	0x20001f29

0800c2d0 <__sfp_lock_release>:
 800c2d0:	4801      	ldr	r0, [pc, #4]	@ (800c2d8 <__sfp_lock_release+0x8>)
 800c2d2:	f000 ba21 	b.w	800c718 <__retarget_lock_release_recursive>
 800c2d6:	bf00      	nop
 800c2d8:	20001f29 	.word	0x20001f29

0800c2dc <__sinit>:
 800c2dc:	b510      	push	{r4, lr}
 800c2de:	4604      	mov	r4, r0
 800c2e0:	f7ff fff0 	bl	800c2c4 <__sfp_lock_acquire>
 800c2e4:	6a23      	ldr	r3, [r4, #32]
 800c2e6:	b11b      	cbz	r3, 800c2f0 <__sinit+0x14>
 800c2e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c2ec:	f7ff bff0 	b.w	800c2d0 <__sfp_lock_release>
 800c2f0:	4b04      	ldr	r3, [pc, #16]	@ (800c304 <__sinit+0x28>)
 800c2f2:	6223      	str	r3, [r4, #32]
 800c2f4:	4b04      	ldr	r3, [pc, #16]	@ (800c308 <__sinit+0x2c>)
 800c2f6:	681b      	ldr	r3, [r3, #0]
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	d1f5      	bne.n	800c2e8 <__sinit+0xc>
 800c2fc:	f7ff ffc4 	bl	800c288 <global_stdio_init.part.0>
 800c300:	e7f2      	b.n	800c2e8 <__sinit+0xc>
 800c302:	bf00      	nop
 800c304:	0800c249 	.word	0x0800c249
 800c308:	20001f20 	.word	0x20001f20

0800c30c <fiprintf>:
 800c30c:	b40e      	push	{r1, r2, r3}
 800c30e:	b503      	push	{r0, r1, lr}
 800c310:	4601      	mov	r1, r0
 800c312:	ab03      	add	r3, sp, #12
 800c314:	4805      	ldr	r0, [pc, #20]	@ (800c32c <fiprintf+0x20>)
 800c316:	f853 2b04 	ldr.w	r2, [r3], #4
 800c31a:	6800      	ldr	r0, [r0, #0]
 800c31c:	9301      	str	r3, [sp, #4]
 800c31e:	f001 fc49 	bl	800dbb4 <_vfiprintf_r>
 800c322:	b002      	add	sp, #8
 800c324:	f85d eb04 	ldr.w	lr, [sp], #4
 800c328:	b003      	add	sp, #12
 800c32a:	4770      	bx	lr
 800c32c:	2000012c 	.word	0x2000012c

0800c330 <_fwalk_sglue>:
 800c330:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c334:	4607      	mov	r7, r0
 800c336:	4688      	mov	r8, r1
 800c338:	4614      	mov	r4, r2
 800c33a:	2600      	movs	r6, #0
 800c33c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c340:	f1b9 0901 	subs.w	r9, r9, #1
 800c344:	d505      	bpl.n	800c352 <_fwalk_sglue+0x22>
 800c346:	6824      	ldr	r4, [r4, #0]
 800c348:	2c00      	cmp	r4, #0
 800c34a:	d1f7      	bne.n	800c33c <_fwalk_sglue+0xc>
 800c34c:	4630      	mov	r0, r6
 800c34e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c352:	89ab      	ldrh	r3, [r5, #12]
 800c354:	2b01      	cmp	r3, #1
 800c356:	d907      	bls.n	800c368 <_fwalk_sglue+0x38>
 800c358:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c35c:	3301      	adds	r3, #1
 800c35e:	d003      	beq.n	800c368 <_fwalk_sglue+0x38>
 800c360:	4629      	mov	r1, r5
 800c362:	4638      	mov	r0, r7
 800c364:	47c0      	blx	r8
 800c366:	4306      	orrs	r6, r0
 800c368:	3568      	adds	r5, #104	@ 0x68
 800c36a:	e7e9      	b.n	800c340 <_fwalk_sglue+0x10>

0800c36c <iprintf>:
 800c36c:	b40f      	push	{r0, r1, r2, r3}
 800c36e:	b507      	push	{r0, r1, r2, lr}
 800c370:	4906      	ldr	r1, [pc, #24]	@ (800c38c <iprintf+0x20>)
 800c372:	ab04      	add	r3, sp, #16
 800c374:	6808      	ldr	r0, [r1, #0]
 800c376:	f853 2b04 	ldr.w	r2, [r3], #4
 800c37a:	6881      	ldr	r1, [r0, #8]
 800c37c:	9301      	str	r3, [sp, #4]
 800c37e:	f001 fc19 	bl	800dbb4 <_vfiprintf_r>
 800c382:	b003      	add	sp, #12
 800c384:	f85d eb04 	ldr.w	lr, [sp], #4
 800c388:	b004      	add	sp, #16
 800c38a:	4770      	bx	lr
 800c38c:	2000012c 	.word	0x2000012c

0800c390 <_puts_r>:
 800c390:	6a03      	ldr	r3, [r0, #32]
 800c392:	b570      	push	{r4, r5, r6, lr}
 800c394:	6884      	ldr	r4, [r0, #8]
 800c396:	4605      	mov	r5, r0
 800c398:	460e      	mov	r6, r1
 800c39a:	b90b      	cbnz	r3, 800c3a0 <_puts_r+0x10>
 800c39c:	f7ff ff9e 	bl	800c2dc <__sinit>
 800c3a0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c3a2:	07db      	lsls	r3, r3, #31
 800c3a4:	d405      	bmi.n	800c3b2 <_puts_r+0x22>
 800c3a6:	89a3      	ldrh	r3, [r4, #12]
 800c3a8:	0598      	lsls	r0, r3, #22
 800c3aa:	d402      	bmi.n	800c3b2 <_puts_r+0x22>
 800c3ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c3ae:	f000 f9b2 	bl	800c716 <__retarget_lock_acquire_recursive>
 800c3b2:	89a3      	ldrh	r3, [r4, #12]
 800c3b4:	0719      	lsls	r1, r3, #28
 800c3b6:	d502      	bpl.n	800c3be <_puts_r+0x2e>
 800c3b8:	6923      	ldr	r3, [r4, #16]
 800c3ba:	2b00      	cmp	r3, #0
 800c3bc:	d135      	bne.n	800c42a <_puts_r+0x9a>
 800c3be:	4621      	mov	r1, r4
 800c3c0:	4628      	mov	r0, r5
 800c3c2:	f000 f8c5 	bl	800c550 <__swsetup_r>
 800c3c6:	b380      	cbz	r0, 800c42a <_puts_r+0x9a>
 800c3c8:	f04f 35ff 	mov.w	r5, #4294967295
 800c3cc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c3ce:	07da      	lsls	r2, r3, #31
 800c3d0:	d405      	bmi.n	800c3de <_puts_r+0x4e>
 800c3d2:	89a3      	ldrh	r3, [r4, #12]
 800c3d4:	059b      	lsls	r3, r3, #22
 800c3d6:	d402      	bmi.n	800c3de <_puts_r+0x4e>
 800c3d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c3da:	f000 f99d 	bl	800c718 <__retarget_lock_release_recursive>
 800c3de:	4628      	mov	r0, r5
 800c3e0:	bd70      	pop	{r4, r5, r6, pc}
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	da04      	bge.n	800c3f0 <_puts_r+0x60>
 800c3e6:	69a2      	ldr	r2, [r4, #24]
 800c3e8:	429a      	cmp	r2, r3
 800c3ea:	dc17      	bgt.n	800c41c <_puts_r+0x8c>
 800c3ec:	290a      	cmp	r1, #10
 800c3ee:	d015      	beq.n	800c41c <_puts_r+0x8c>
 800c3f0:	6823      	ldr	r3, [r4, #0]
 800c3f2:	1c5a      	adds	r2, r3, #1
 800c3f4:	6022      	str	r2, [r4, #0]
 800c3f6:	7019      	strb	r1, [r3, #0]
 800c3f8:	68a3      	ldr	r3, [r4, #8]
 800c3fa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c3fe:	3b01      	subs	r3, #1
 800c400:	60a3      	str	r3, [r4, #8]
 800c402:	2900      	cmp	r1, #0
 800c404:	d1ed      	bne.n	800c3e2 <_puts_r+0x52>
 800c406:	2b00      	cmp	r3, #0
 800c408:	da11      	bge.n	800c42e <_puts_r+0x9e>
 800c40a:	4622      	mov	r2, r4
 800c40c:	210a      	movs	r1, #10
 800c40e:	4628      	mov	r0, r5
 800c410:	f000 f85f 	bl	800c4d2 <__swbuf_r>
 800c414:	3001      	adds	r0, #1
 800c416:	d0d7      	beq.n	800c3c8 <_puts_r+0x38>
 800c418:	250a      	movs	r5, #10
 800c41a:	e7d7      	b.n	800c3cc <_puts_r+0x3c>
 800c41c:	4622      	mov	r2, r4
 800c41e:	4628      	mov	r0, r5
 800c420:	f000 f857 	bl	800c4d2 <__swbuf_r>
 800c424:	3001      	adds	r0, #1
 800c426:	d1e7      	bne.n	800c3f8 <_puts_r+0x68>
 800c428:	e7ce      	b.n	800c3c8 <_puts_r+0x38>
 800c42a:	3e01      	subs	r6, #1
 800c42c:	e7e4      	b.n	800c3f8 <_puts_r+0x68>
 800c42e:	6823      	ldr	r3, [r4, #0]
 800c430:	1c5a      	adds	r2, r3, #1
 800c432:	6022      	str	r2, [r4, #0]
 800c434:	220a      	movs	r2, #10
 800c436:	701a      	strb	r2, [r3, #0]
 800c438:	e7ee      	b.n	800c418 <_puts_r+0x88>
	...

0800c43c <puts>:
 800c43c:	4b02      	ldr	r3, [pc, #8]	@ (800c448 <puts+0xc>)
 800c43e:	4601      	mov	r1, r0
 800c440:	6818      	ldr	r0, [r3, #0]
 800c442:	f7ff bfa5 	b.w	800c390 <_puts_r>
 800c446:	bf00      	nop
 800c448:	2000012c 	.word	0x2000012c

0800c44c <__sread>:
 800c44c:	b510      	push	{r4, lr}
 800c44e:	460c      	mov	r4, r1
 800c450:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c454:	f000 f900 	bl	800c658 <_read_r>
 800c458:	2800      	cmp	r0, #0
 800c45a:	bfab      	itete	ge
 800c45c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c45e:	89a3      	ldrhlt	r3, [r4, #12]
 800c460:	181b      	addge	r3, r3, r0
 800c462:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c466:	bfac      	ite	ge
 800c468:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c46a:	81a3      	strhlt	r3, [r4, #12]
 800c46c:	bd10      	pop	{r4, pc}

0800c46e <__swrite>:
 800c46e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c472:	461f      	mov	r7, r3
 800c474:	898b      	ldrh	r3, [r1, #12]
 800c476:	05db      	lsls	r3, r3, #23
 800c478:	4605      	mov	r5, r0
 800c47a:	460c      	mov	r4, r1
 800c47c:	4616      	mov	r6, r2
 800c47e:	d505      	bpl.n	800c48c <__swrite+0x1e>
 800c480:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c484:	2302      	movs	r3, #2
 800c486:	2200      	movs	r2, #0
 800c488:	f000 f8d4 	bl	800c634 <_lseek_r>
 800c48c:	89a3      	ldrh	r3, [r4, #12]
 800c48e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c492:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c496:	81a3      	strh	r3, [r4, #12]
 800c498:	4632      	mov	r2, r6
 800c49a:	463b      	mov	r3, r7
 800c49c:	4628      	mov	r0, r5
 800c49e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c4a2:	f000 b8fb 	b.w	800c69c <_write_r>

0800c4a6 <__sseek>:
 800c4a6:	b510      	push	{r4, lr}
 800c4a8:	460c      	mov	r4, r1
 800c4aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c4ae:	f000 f8c1 	bl	800c634 <_lseek_r>
 800c4b2:	1c43      	adds	r3, r0, #1
 800c4b4:	89a3      	ldrh	r3, [r4, #12]
 800c4b6:	bf15      	itete	ne
 800c4b8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c4ba:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c4be:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c4c2:	81a3      	strheq	r3, [r4, #12]
 800c4c4:	bf18      	it	ne
 800c4c6:	81a3      	strhne	r3, [r4, #12]
 800c4c8:	bd10      	pop	{r4, pc}

0800c4ca <__sclose>:
 800c4ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c4ce:	f000 b8a1 	b.w	800c614 <_close_r>

0800c4d2 <__swbuf_r>:
 800c4d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4d4:	460e      	mov	r6, r1
 800c4d6:	4614      	mov	r4, r2
 800c4d8:	4605      	mov	r5, r0
 800c4da:	b118      	cbz	r0, 800c4e4 <__swbuf_r+0x12>
 800c4dc:	6a03      	ldr	r3, [r0, #32]
 800c4de:	b90b      	cbnz	r3, 800c4e4 <__swbuf_r+0x12>
 800c4e0:	f7ff fefc 	bl	800c2dc <__sinit>
 800c4e4:	69a3      	ldr	r3, [r4, #24]
 800c4e6:	60a3      	str	r3, [r4, #8]
 800c4e8:	89a3      	ldrh	r3, [r4, #12]
 800c4ea:	071a      	lsls	r2, r3, #28
 800c4ec:	d501      	bpl.n	800c4f2 <__swbuf_r+0x20>
 800c4ee:	6923      	ldr	r3, [r4, #16]
 800c4f0:	b943      	cbnz	r3, 800c504 <__swbuf_r+0x32>
 800c4f2:	4621      	mov	r1, r4
 800c4f4:	4628      	mov	r0, r5
 800c4f6:	f000 f82b 	bl	800c550 <__swsetup_r>
 800c4fa:	b118      	cbz	r0, 800c504 <__swbuf_r+0x32>
 800c4fc:	f04f 37ff 	mov.w	r7, #4294967295
 800c500:	4638      	mov	r0, r7
 800c502:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c504:	6823      	ldr	r3, [r4, #0]
 800c506:	6922      	ldr	r2, [r4, #16]
 800c508:	1a98      	subs	r0, r3, r2
 800c50a:	6963      	ldr	r3, [r4, #20]
 800c50c:	b2f6      	uxtb	r6, r6
 800c50e:	4283      	cmp	r3, r0
 800c510:	4637      	mov	r7, r6
 800c512:	dc05      	bgt.n	800c520 <__swbuf_r+0x4e>
 800c514:	4621      	mov	r1, r4
 800c516:	4628      	mov	r0, r5
 800c518:	f001 fce8 	bl	800deec <_fflush_r>
 800c51c:	2800      	cmp	r0, #0
 800c51e:	d1ed      	bne.n	800c4fc <__swbuf_r+0x2a>
 800c520:	68a3      	ldr	r3, [r4, #8]
 800c522:	3b01      	subs	r3, #1
 800c524:	60a3      	str	r3, [r4, #8]
 800c526:	6823      	ldr	r3, [r4, #0]
 800c528:	1c5a      	adds	r2, r3, #1
 800c52a:	6022      	str	r2, [r4, #0]
 800c52c:	701e      	strb	r6, [r3, #0]
 800c52e:	6962      	ldr	r2, [r4, #20]
 800c530:	1c43      	adds	r3, r0, #1
 800c532:	429a      	cmp	r2, r3
 800c534:	d004      	beq.n	800c540 <__swbuf_r+0x6e>
 800c536:	89a3      	ldrh	r3, [r4, #12]
 800c538:	07db      	lsls	r3, r3, #31
 800c53a:	d5e1      	bpl.n	800c500 <__swbuf_r+0x2e>
 800c53c:	2e0a      	cmp	r6, #10
 800c53e:	d1df      	bne.n	800c500 <__swbuf_r+0x2e>
 800c540:	4621      	mov	r1, r4
 800c542:	4628      	mov	r0, r5
 800c544:	f001 fcd2 	bl	800deec <_fflush_r>
 800c548:	2800      	cmp	r0, #0
 800c54a:	d0d9      	beq.n	800c500 <__swbuf_r+0x2e>
 800c54c:	e7d6      	b.n	800c4fc <__swbuf_r+0x2a>
	...

0800c550 <__swsetup_r>:
 800c550:	b538      	push	{r3, r4, r5, lr}
 800c552:	4b29      	ldr	r3, [pc, #164]	@ (800c5f8 <__swsetup_r+0xa8>)
 800c554:	4605      	mov	r5, r0
 800c556:	6818      	ldr	r0, [r3, #0]
 800c558:	460c      	mov	r4, r1
 800c55a:	b118      	cbz	r0, 800c564 <__swsetup_r+0x14>
 800c55c:	6a03      	ldr	r3, [r0, #32]
 800c55e:	b90b      	cbnz	r3, 800c564 <__swsetup_r+0x14>
 800c560:	f7ff febc 	bl	800c2dc <__sinit>
 800c564:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c568:	0719      	lsls	r1, r3, #28
 800c56a:	d422      	bmi.n	800c5b2 <__swsetup_r+0x62>
 800c56c:	06da      	lsls	r2, r3, #27
 800c56e:	d407      	bmi.n	800c580 <__swsetup_r+0x30>
 800c570:	2209      	movs	r2, #9
 800c572:	602a      	str	r2, [r5, #0]
 800c574:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c578:	81a3      	strh	r3, [r4, #12]
 800c57a:	f04f 30ff 	mov.w	r0, #4294967295
 800c57e:	e033      	b.n	800c5e8 <__swsetup_r+0x98>
 800c580:	0758      	lsls	r0, r3, #29
 800c582:	d512      	bpl.n	800c5aa <__swsetup_r+0x5a>
 800c584:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c586:	b141      	cbz	r1, 800c59a <__swsetup_r+0x4a>
 800c588:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c58c:	4299      	cmp	r1, r3
 800c58e:	d002      	beq.n	800c596 <__swsetup_r+0x46>
 800c590:	4628      	mov	r0, r5
 800c592:	f000 ff21 	bl	800d3d8 <_free_r>
 800c596:	2300      	movs	r3, #0
 800c598:	6363      	str	r3, [r4, #52]	@ 0x34
 800c59a:	89a3      	ldrh	r3, [r4, #12]
 800c59c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c5a0:	81a3      	strh	r3, [r4, #12]
 800c5a2:	2300      	movs	r3, #0
 800c5a4:	6063      	str	r3, [r4, #4]
 800c5a6:	6923      	ldr	r3, [r4, #16]
 800c5a8:	6023      	str	r3, [r4, #0]
 800c5aa:	89a3      	ldrh	r3, [r4, #12]
 800c5ac:	f043 0308 	orr.w	r3, r3, #8
 800c5b0:	81a3      	strh	r3, [r4, #12]
 800c5b2:	6923      	ldr	r3, [r4, #16]
 800c5b4:	b94b      	cbnz	r3, 800c5ca <__swsetup_r+0x7a>
 800c5b6:	89a3      	ldrh	r3, [r4, #12]
 800c5b8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c5bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c5c0:	d003      	beq.n	800c5ca <__swsetup_r+0x7a>
 800c5c2:	4621      	mov	r1, r4
 800c5c4:	4628      	mov	r0, r5
 800c5c6:	f001 fcdf 	bl	800df88 <__smakebuf_r>
 800c5ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c5ce:	f013 0201 	ands.w	r2, r3, #1
 800c5d2:	d00a      	beq.n	800c5ea <__swsetup_r+0x9a>
 800c5d4:	2200      	movs	r2, #0
 800c5d6:	60a2      	str	r2, [r4, #8]
 800c5d8:	6962      	ldr	r2, [r4, #20]
 800c5da:	4252      	negs	r2, r2
 800c5dc:	61a2      	str	r2, [r4, #24]
 800c5de:	6922      	ldr	r2, [r4, #16]
 800c5e0:	b942      	cbnz	r2, 800c5f4 <__swsetup_r+0xa4>
 800c5e2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c5e6:	d1c5      	bne.n	800c574 <__swsetup_r+0x24>
 800c5e8:	bd38      	pop	{r3, r4, r5, pc}
 800c5ea:	0799      	lsls	r1, r3, #30
 800c5ec:	bf58      	it	pl
 800c5ee:	6962      	ldrpl	r2, [r4, #20]
 800c5f0:	60a2      	str	r2, [r4, #8]
 800c5f2:	e7f4      	b.n	800c5de <__swsetup_r+0x8e>
 800c5f4:	2000      	movs	r0, #0
 800c5f6:	e7f7      	b.n	800c5e8 <__swsetup_r+0x98>
 800c5f8:	2000012c 	.word	0x2000012c

0800c5fc <memset>:
 800c5fc:	4402      	add	r2, r0
 800c5fe:	4603      	mov	r3, r0
 800c600:	4293      	cmp	r3, r2
 800c602:	d100      	bne.n	800c606 <memset+0xa>
 800c604:	4770      	bx	lr
 800c606:	f803 1b01 	strb.w	r1, [r3], #1
 800c60a:	e7f9      	b.n	800c600 <memset+0x4>

0800c60c <_localeconv_r>:
 800c60c:	4800      	ldr	r0, [pc, #0]	@ (800c610 <_localeconv_r+0x4>)
 800c60e:	4770      	bx	lr
 800c610:	2000026c 	.word	0x2000026c

0800c614 <_close_r>:
 800c614:	b538      	push	{r3, r4, r5, lr}
 800c616:	4d06      	ldr	r5, [pc, #24]	@ (800c630 <_close_r+0x1c>)
 800c618:	2300      	movs	r3, #0
 800c61a:	4604      	mov	r4, r0
 800c61c:	4608      	mov	r0, r1
 800c61e:	602b      	str	r3, [r5, #0]
 800c620:	f7f7 f900 	bl	8003824 <_close>
 800c624:	1c43      	adds	r3, r0, #1
 800c626:	d102      	bne.n	800c62e <_close_r+0x1a>
 800c628:	682b      	ldr	r3, [r5, #0]
 800c62a:	b103      	cbz	r3, 800c62e <_close_r+0x1a>
 800c62c:	6023      	str	r3, [r4, #0]
 800c62e:	bd38      	pop	{r3, r4, r5, pc}
 800c630:	20001f24 	.word	0x20001f24

0800c634 <_lseek_r>:
 800c634:	b538      	push	{r3, r4, r5, lr}
 800c636:	4d07      	ldr	r5, [pc, #28]	@ (800c654 <_lseek_r+0x20>)
 800c638:	4604      	mov	r4, r0
 800c63a:	4608      	mov	r0, r1
 800c63c:	4611      	mov	r1, r2
 800c63e:	2200      	movs	r2, #0
 800c640:	602a      	str	r2, [r5, #0]
 800c642:	461a      	mov	r2, r3
 800c644:	f7f7 f915 	bl	8003872 <_lseek>
 800c648:	1c43      	adds	r3, r0, #1
 800c64a:	d102      	bne.n	800c652 <_lseek_r+0x1e>
 800c64c:	682b      	ldr	r3, [r5, #0]
 800c64e:	b103      	cbz	r3, 800c652 <_lseek_r+0x1e>
 800c650:	6023      	str	r3, [r4, #0]
 800c652:	bd38      	pop	{r3, r4, r5, pc}
 800c654:	20001f24 	.word	0x20001f24

0800c658 <_read_r>:
 800c658:	b538      	push	{r3, r4, r5, lr}
 800c65a:	4d07      	ldr	r5, [pc, #28]	@ (800c678 <_read_r+0x20>)
 800c65c:	4604      	mov	r4, r0
 800c65e:	4608      	mov	r0, r1
 800c660:	4611      	mov	r1, r2
 800c662:	2200      	movs	r2, #0
 800c664:	602a      	str	r2, [r5, #0]
 800c666:	461a      	mov	r2, r3
 800c668:	f7f7 f8a3 	bl	80037b2 <_read>
 800c66c:	1c43      	adds	r3, r0, #1
 800c66e:	d102      	bne.n	800c676 <_read_r+0x1e>
 800c670:	682b      	ldr	r3, [r5, #0]
 800c672:	b103      	cbz	r3, 800c676 <_read_r+0x1e>
 800c674:	6023      	str	r3, [r4, #0]
 800c676:	bd38      	pop	{r3, r4, r5, pc}
 800c678:	20001f24 	.word	0x20001f24

0800c67c <_sbrk_r>:
 800c67c:	b538      	push	{r3, r4, r5, lr}
 800c67e:	4d06      	ldr	r5, [pc, #24]	@ (800c698 <_sbrk_r+0x1c>)
 800c680:	2300      	movs	r3, #0
 800c682:	4604      	mov	r4, r0
 800c684:	4608      	mov	r0, r1
 800c686:	602b      	str	r3, [r5, #0]
 800c688:	f7f7 f900 	bl	800388c <_sbrk>
 800c68c:	1c43      	adds	r3, r0, #1
 800c68e:	d102      	bne.n	800c696 <_sbrk_r+0x1a>
 800c690:	682b      	ldr	r3, [r5, #0]
 800c692:	b103      	cbz	r3, 800c696 <_sbrk_r+0x1a>
 800c694:	6023      	str	r3, [r4, #0]
 800c696:	bd38      	pop	{r3, r4, r5, pc}
 800c698:	20001f24 	.word	0x20001f24

0800c69c <_write_r>:
 800c69c:	b538      	push	{r3, r4, r5, lr}
 800c69e:	4d07      	ldr	r5, [pc, #28]	@ (800c6bc <_write_r+0x20>)
 800c6a0:	4604      	mov	r4, r0
 800c6a2:	4608      	mov	r0, r1
 800c6a4:	4611      	mov	r1, r2
 800c6a6:	2200      	movs	r2, #0
 800c6a8:	602a      	str	r2, [r5, #0]
 800c6aa:	461a      	mov	r2, r3
 800c6ac:	f7f7 f89e 	bl	80037ec <_write>
 800c6b0:	1c43      	adds	r3, r0, #1
 800c6b2:	d102      	bne.n	800c6ba <_write_r+0x1e>
 800c6b4:	682b      	ldr	r3, [r5, #0]
 800c6b6:	b103      	cbz	r3, 800c6ba <_write_r+0x1e>
 800c6b8:	6023      	str	r3, [r4, #0]
 800c6ba:	bd38      	pop	{r3, r4, r5, pc}
 800c6bc:	20001f24 	.word	0x20001f24

0800c6c0 <__errno>:
 800c6c0:	4b01      	ldr	r3, [pc, #4]	@ (800c6c8 <__errno+0x8>)
 800c6c2:	6818      	ldr	r0, [r3, #0]
 800c6c4:	4770      	bx	lr
 800c6c6:	bf00      	nop
 800c6c8:	2000012c 	.word	0x2000012c

0800c6cc <__libc_init_array>:
 800c6cc:	b570      	push	{r4, r5, r6, lr}
 800c6ce:	4d0d      	ldr	r5, [pc, #52]	@ (800c704 <__libc_init_array+0x38>)
 800c6d0:	4c0d      	ldr	r4, [pc, #52]	@ (800c708 <__libc_init_array+0x3c>)
 800c6d2:	1b64      	subs	r4, r4, r5
 800c6d4:	10a4      	asrs	r4, r4, #2
 800c6d6:	2600      	movs	r6, #0
 800c6d8:	42a6      	cmp	r6, r4
 800c6da:	d109      	bne.n	800c6f0 <__libc_init_array+0x24>
 800c6dc:	4d0b      	ldr	r5, [pc, #44]	@ (800c70c <__libc_init_array+0x40>)
 800c6de:	4c0c      	ldr	r4, [pc, #48]	@ (800c710 <__libc_init_array+0x44>)
 800c6e0:	f001 fd36 	bl	800e150 <_init>
 800c6e4:	1b64      	subs	r4, r4, r5
 800c6e6:	10a4      	asrs	r4, r4, #2
 800c6e8:	2600      	movs	r6, #0
 800c6ea:	42a6      	cmp	r6, r4
 800c6ec:	d105      	bne.n	800c6fa <__libc_init_array+0x2e>
 800c6ee:	bd70      	pop	{r4, r5, r6, pc}
 800c6f0:	f855 3b04 	ldr.w	r3, [r5], #4
 800c6f4:	4798      	blx	r3
 800c6f6:	3601      	adds	r6, #1
 800c6f8:	e7ee      	b.n	800c6d8 <__libc_init_array+0xc>
 800c6fa:	f855 3b04 	ldr.w	r3, [r5], #4
 800c6fe:	4798      	blx	r3
 800c700:	3601      	adds	r6, #1
 800c702:	e7f2      	b.n	800c6ea <__libc_init_array+0x1e>
 800c704:	0800e7b4 	.word	0x0800e7b4
 800c708:	0800e7b4 	.word	0x0800e7b4
 800c70c:	0800e7b4 	.word	0x0800e7b4
 800c710:	0800e7b8 	.word	0x0800e7b8

0800c714 <__retarget_lock_init_recursive>:
 800c714:	4770      	bx	lr

0800c716 <__retarget_lock_acquire_recursive>:
 800c716:	4770      	bx	lr

0800c718 <__retarget_lock_release_recursive>:
 800c718:	4770      	bx	lr

0800c71a <abort>:
 800c71a:	b508      	push	{r3, lr}
 800c71c:	2006      	movs	r0, #6
 800c71e:	f001 fc97 	bl	800e050 <raise>
 800c722:	2001      	movs	r0, #1
 800c724:	f7f7 f83a 	bl	800379c <_exit>

0800c728 <quorem>:
 800c728:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c72c:	6903      	ldr	r3, [r0, #16]
 800c72e:	690c      	ldr	r4, [r1, #16]
 800c730:	42a3      	cmp	r3, r4
 800c732:	4607      	mov	r7, r0
 800c734:	db7e      	blt.n	800c834 <quorem+0x10c>
 800c736:	3c01      	subs	r4, #1
 800c738:	f101 0814 	add.w	r8, r1, #20
 800c73c:	00a3      	lsls	r3, r4, #2
 800c73e:	f100 0514 	add.w	r5, r0, #20
 800c742:	9300      	str	r3, [sp, #0]
 800c744:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c748:	9301      	str	r3, [sp, #4]
 800c74a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c74e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c752:	3301      	adds	r3, #1
 800c754:	429a      	cmp	r2, r3
 800c756:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c75a:	fbb2 f6f3 	udiv	r6, r2, r3
 800c75e:	d32e      	bcc.n	800c7be <quorem+0x96>
 800c760:	f04f 0a00 	mov.w	sl, #0
 800c764:	46c4      	mov	ip, r8
 800c766:	46ae      	mov	lr, r5
 800c768:	46d3      	mov	fp, sl
 800c76a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c76e:	b298      	uxth	r0, r3
 800c770:	fb06 a000 	mla	r0, r6, r0, sl
 800c774:	0c02      	lsrs	r2, r0, #16
 800c776:	0c1b      	lsrs	r3, r3, #16
 800c778:	fb06 2303 	mla	r3, r6, r3, r2
 800c77c:	f8de 2000 	ldr.w	r2, [lr]
 800c780:	b280      	uxth	r0, r0
 800c782:	b292      	uxth	r2, r2
 800c784:	1a12      	subs	r2, r2, r0
 800c786:	445a      	add	r2, fp
 800c788:	f8de 0000 	ldr.w	r0, [lr]
 800c78c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c790:	b29b      	uxth	r3, r3
 800c792:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c796:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c79a:	b292      	uxth	r2, r2
 800c79c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c7a0:	45e1      	cmp	r9, ip
 800c7a2:	f84e 2b04 	str.w	r2, [lr], #4
 800c7a6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c7aa:	d2de      	bcs.n	800c76a <quorem+0x42>
 800c7ac:	9b00      	ldr	r3, [sp, #0]
 800c7ae:	58eb      	ldr	r3, [r5, r3]
 800c7b0:	b92b      	cbnz	r3, 800c7be <quorem+0x96>
 800c7b2:	9b01      	ldr	r3, [sp, #4]
 800c7b4:	3b04      	subs	r3, #4
 800c7b6:	429d      	cmp	r5, r3
 800c7b8:	461a      	mov	r2, r3
 800c7ba:	d32f      	bcc.n	800c81c <quorem+0xf4>
 800c7bc:	613c      	str	r4, [r7, #16]
 800c7be:	4638      	mov	r0, r7
 800c7c0:	f001 f8c6 	bl	800d950 <__mcmp>
 800c7c4:	2800      	cmp	r0, #0
 800c7c6:	db25      	blt.n	800c814 <quorem+0xec>
 800c7c8:	4629      	mov	r1, r5
 800c7ca:	2000      	movs	r0, #0
 800c7cc:	f858 2b04 	ldr.w	r2, [r8], #4
 800c7d0:	f8d1 c000 	ldr.w	ip, [r1]
 800c7d4:	fa1f fe82 	uxth.w	lr, r2
 800c7d8:	fa1f f38c 	uxth.w	r3, ip
 800c7dc:	eba3 030e 	sub.w	r3, r3, lr
 800c7e0:	4403      	add	r3, r0
 800c7e2:	0c12      	lsrs	r2, r2, #16
 800c7e4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c7e8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c7ec:	b29b      	uxth	r3, r3
 800c7ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c7f2:	45c1      	cmp	r9, r8
 800c7f4:	f841 3b04 	str.w	r3, [r1], #4
 800c7f8:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c7fc:	d2e6      	bcs.n	800c7cc <quorem+0xa4>
 800c7fe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c802:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c806:	b922      	cbnz	r2, 800c812 <quorem+0xea>
 800c808:	3b04      	subs	r3, #4
 800c80a:	429d      	cmp	r5, r3
 800c80c:	461a      	mov	r2, r3
 800c80e:	d30b      	bcc.n	800c828 <quorem+0x100>
 800c810:	613c      	str	r4, [r7, #16]
 800c812:	3601      	adds	r6, #1
 800c814:	4630      	mov	r0, r6
 800c816:	b003      	add	sp, #12
 800c818:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c81c:	6812      	ldr	r2, [r2, #0]
 800c81e:	3b04      	subs	r3, #4
 800c820:	2a00      	cmp	r2, #0
 800c822:	d1cb      	bne.n	800c7bc <quorem+0x94>
 800c824:	3c01      	subs	r4, #1
 800c826:	e7c6      	b.n	800c7b6 <quorem+0x8e>
 800c828:	6812      	ldr	r2, [r2, #0]
 800c82a:	3b04      	subs	r3, #4
 800c82c:	2a00      	cmp	r2, #0
 800c82e:	d1ef      	bne.n	800c810 <quorem+0xe8>
 800c830:	3c01      	subs	r4, #1
 800c832:	e7ea      	b.n	800c80a <quorem+0xe2>
 800c834:	2000      	movs	r0, #0
 800c836:	e7ee      	b.n	800c816 <quorem+0xee>

0800c838 <_dtoa_r>:
 800c838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c83c:	69c7      	ldr	r7, [r0, #28]
 800c83e:	b097      	sub	sp, #92	@ 0x5c
 800c840:	ed8d 0b04 	vstr	d0, [sp, #16]
 800c844:	ec55 4b10 	vmov	r4, r5, d0
 800c848:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800c84a:	9107      	str	r1, [sp, #28]
 800c84c:	4681      	mov	r9, r0
 800c84e:	920c      	str	r2, [sp, #48]	@ 0x30
 800c850:	9311      	str	r3, [sp, #68]	@ 0x44
 800c852:	b97f      	cbnz	r7, 800c874 <_dtoa_r+0x3c>
 800c854:	2010      	movs	r0, #16
 800c856:	f7fe ffa1 	bl	800b79c <malloc>
 800c85a:	4602      	mov	r2, r0
 800c85c:	f8c9 001c 	str.w	r0, [r9, #28]
 800c860:	b920      	cbnz	r0, 800c86c <_dtoa_r+0x34>
 800c862:	4ba9      	ldr	r3, [pc, #676]	@ (800cb08 <_dtoa_r+0x2d0>)
 800c864:	21ef      	movs	r1, #239	@ 0xef
 800c866:	48a9      	ldr	r0, [pc, #676]	@ (800cb0c <_dtoa_r+0x2d4>)
 800c868:	f7fe ff7a 	bl	800b760 <__assert_func>
 800c86c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c870:	6007      	str	r7, [r0, #0]
 800c872:	60c7      	str	r7, [r0, #12]
 800c874:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c878:	6819      	ldr	r1, [r3, #0]
 800c87a:	b159      	cbz	r1, 800c894 <_dtoa_r+0x5c>
 800c87c:	685a      	ldr	r2, [r3, #4]
 800c87e:	604a      	str	r2, [r1, #4]
 800c880:	2301      	movs	r3, #1
 800c882:	4093      	lsls	r3, r2
 800c884:	608b      	str	r3, [r1, #8]
 800c886:	4648      	mov	r0, r9
 800c888:	f000 fe30 	bl	800d4ec <_Bfree>
 800c88c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c890:	2200      	movs	r2, #0
 800c892:	601a      	str	r2, [r3, #0]
 800c894:	1e2b      	subs	r3, r5, #0
 800c896:	bfb9      	ittee	lt
 800c898:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c89c:	9305      	strlt	r3, [sp, #20]
 800c89e:	2300      	movge	r3, #0
 800c8a0:	6033      	strge	r3, [r6, #0]
 800c8a2:	9f05      	ldr	r7, [sp, #20]
 800c8a4:	4b9a      	ldr	r3, [pc, #616]	@ (800cb10 <_dtoa_r+0x2d8>)
 800c8a6:	bfbc      	itt	lt
 800c8a8:	2201      	movlt	r2, #1
 800c8aa:	6032      	strlt	r2, [r6, #0]
 800c8ac:	43bb      	bics	r3, r7
 800c8ae:	d112      	bne.n	800c8d6 <_dtoa_r+0x9e>
 800c8b0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c8b2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c8b6:	6013      	str	r3, [r2, #0]
 800c8b8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c8bc:	4323      	orrs	r3, r4
 800c8be:	f000 855a 	beq.w	800d376 <_dtoa_r+0xb3e>
 800c8c2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c8c4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800cb24 <_dtoa_r+0x2ec>
 800c8c8:	2b00      	cmp	r3, #0
 800c8ca:	f000 855c 	beq.w	800d386 <_dtoa_r+0xb4e>
 800c8ce:	f10a 0303 	add.w	r3, sl, #3
 800c8d2:	f000 bd56 	b.w	800d382 <_dtoa_r+0xb4a>
 800c8d6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c8da:	2200      	movs	r2, #0
 800c8dc:	ec51 0b17 	vmov	r0, r1, d7
 800c8e0:	2300      	movs	r3, #0
 800c8e2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800c8e6:	f7f4 f917 	bl	8000b18 <__aeabi_dcmpeq>
 800c8ea:	4680      	mov	r8, r0
 800c8ec:	b158      	cbz	r0, 800c906 <_dtoa_r+0xce>
 800c8ee:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c8f0:	2301      	movs	r3, #1
 800c8f2:	6013      	str	r3, [r2, #0]
 800c8f4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c8f6:	b113      	cbz	r3, 800c8fe <_dtoa_r+0xc6>
 800c8f8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c8fa:	4b86      	ldr	r3, [pc, #536]	@ (800cb14 <_dtoa_r+0x2dc>)
 800c8fc:	6013      	str	r3, [r2, #0]
 800c8fe:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800cb28 <_dtoa_r+0x2f0>
 800c902:	f000 bd40 	b.w	800d386 <_dtoa_r+0xb4e>
 800c906:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800c90a:	aa14      	add	r2, sp, #80	@ 0x50
 800c90c:	a915      	add	r1, sp, #84	@ 0x54
 800c90e:	4648      	mov	r0, r9
 800c910:	f001 f8ce 	bl	800dab0 <__d2b>
 800c914:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c918:	9002      	str	r0, [sp, #8]
 800c91a:	2e00      	cmp	r6, #0
 800c91c:	d078      	beq.n	800ca10 <_dtoa_r+0x1d8>
 800c91e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c920:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800c924:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c928:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c92c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c930:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c934:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c938:	4619      	mov	r1, r3
 800c93a:	2200      	movs	r2, #0
 800c93c:	4b76      	ldr	r3, [pc, #472]	@ (800cb18 <_dtoa_r+0x2e0>)
 800c93e:	f7f3 fccb 	bl	80002d8 <__aeabi_dsub>
 800c942:	a36b      	add	r3, pc, #428	@ (adr r3, 800caf0 <_dtoa_r+0x2b8>)
 800c944:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c948:	f7f3 fe7e 	bl	8000648 <__aeabi_dmul>
 800c94c:	a36a      	add	r3, pc, #424	@ (adr r3, 800caf8 <_dtoa_r+0x2c0>)
 800c94e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c952:	f7f3 fcc3 	bl	80002dc <__adddf3>
 800c956:	4604      	mov	r4, r0
 800c958:	4630      	mov	r0, r6
 800c95a:	460d      	mov	r5, r1
 800c95c:	f7f3 fe0a 	bl	8000574 <__aeabi_i2d>
 800c960:	a367      	add	r3, pc, #412	@ (adr r3, 800cb00 <_dtoa_r+0x2c8>)
 800c962:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c966:	f7f3 fe6f 	bl	8000648 <__aeabi_dmul>
 800c96a:	4602      	mov	r2, r0
 800c96c:	460b      	mov	r3, r1
 800c96e:	4620      	mov	r0, r4
 800c970:	4629      	mov	r1, r5
 800c972:	f7f3 fcb3 	bl	80002dc <__adddf3>
 800c976:	4604      	mov	r4, r0
 800c978:	460d      	mov	r5, r1
 800c97a:	f7f4 f915 	bl	8000ba8 <__aeabi_d2iz>
 800c97e:	2200      	movs	r2, #0
 800c980:	4607      	mov	r7, r0
 800c982:	2300      	movs	r3, #0
 800c984:	4620      	mov	r0, r4
 800c986:	4629      	mov	r1, r5
 800c988:	f7f4 f8d0 	bl	8000b2c <__aeabi_dcmplt>
 800c98c:	b140      	cbz	r0, 800c9a0 <_dtoa_r+0x168>
 800c98e:	4638      	mov	r0, r7
 800c990:	f7f3 fdf0 	bl	8000574 <__aeabi_i2d>
 800c994:	4622      	mov	r2, r4
 800c996:	462b      	mov	r3, r5
 800c998:	f7f4 f8be 	bl	8000b18 <__aeabi_dcmpeq>
 800c99c:	b900      	cbnz	r0, 800c9a0 <_dtoa_r+0x168>
 800c99e:	3f01      	subs	r7, #1
 800c9a0:	2f16      	cmp	r7, #22
 800c9a2:	d852      	bhi.n	800ca4a <_dtoa_r+0x212>
 800c9a4:	4b5d      	ldr	r3, [pc, #372]	@ (800cb1c <_dtoa_r+0x2e4>)
 800c9a6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c9aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9ae:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c9b2:	f7f4 f8bb 	bl	8000b2c <__aeabi_dcmplt>
 800c9b6:	2800      	cmp	r0, #0
 800c9b8:	d049      	beq.n	800ca4e <_dtoa_r+0x216>
 800c9ba:	3f01      	subs	r7, #1
 800c9bc:	2300      	movs	r3, #0
 800c9be:	9310      	str	r3, [sp, #64]	@ 0x40
 800c9c0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c9c2:	1b9b      	subs	r3, r3, r6
 800c9c4:	1e5a      	subs	r2, r3, #1
 800c9c6:	bf45      	ittet	mi
 800c9c8:	f1c3 0301 	rsbmi	r3, r3, #1
 800c9cc:	9300      	strmi	r3, [sp, #0]
 800c9ce:	2300      	movpl	r3, #0
 800c9d0:	2300      	movmi	r3, #0
 800c9d2:	9206      	str	r2, [sp, #24]
 800c9d4:	bf54      	ite	pl
 800c9d6:	9300      	strpl	r3, [sp, #0]
 800c9d8:	9306      	strmi	r3, [sp, #24]
 800c9da:	2f00      	cmp	r7, #0
 800c9dc:	db39      	blt.n	800ca52 <_dtoa_r+0x21a>
 800c9de:	9b06      	ldr	r3, [sp, #24]
 800c9e0:	970d      	str	r7, [sp, #52]	@ 0x34
 800c9e2:	443b      	add	r3, r7
 800c9e4:	9306      	str	r3, [sp, #24]
 800c9e6:	2300      	movs	r3, #0
 800c9e8:	9308      	str	r3, [sp, #32]
 800c9ea:	9b07      	ldr	r3, [sp, #28]
 800c9ec:	2b09      	cmp	r3, #9
 800c9ee:	d863      	bhi.n	800cab8 <_dtoa_r+0x280>
 800c9f0:	2b05      	cmp	r3, #5
 800c9f2:	bfc4      	itt	gt
 800c9f4:	3b04      	subgt	r3, #4
 800c9f6:	9307      	strgt	r3, [sp, #28]
 800c9f8:	9b07      	ldr	r3, [sp, #28]
 800c9fa:	f1a3 0302 	sub.w	r3, r3, #2
 800c9fe:	bfcc      	ite	gt
 800ca00:	2400      	movgt	r4, #0
 800ca02:	2401      	movle	r4, #1
 800ca04:	2b03      	cmp	r3, #3
 800ca06:	d863      	bhi.n	800cad0 <_dtoa_r+0x298>
 800ca08:	e8df f003 	tbb	[pc, r3]
 800ca0c:	2b375452 	.word	0x2b375452
 800ca10:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800ca14:	441e      	add	r6, r3
 800ca16:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ca1a:	2b20      	cmp	r3, #32
 800ca1c:	bfc1      	itttt	gt
 800ca1e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ca22:	409f      	lslgt	r7, r3
 800ca24:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ca28:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ca2c:	bfd6      	itet	le
 800ca2e:	f1c3 0320 	rsble	r3, r3, #32
 800ca32:	ea47 0003 	orrgt.w	r0, r7, r3
 800ca36:	fa04 f003 	lslle.w	r0, r4, r3
 800ca3a:	f7f3 fd8b 	bl	8000554 <__aeabi_ui2d>
 800ca3e:	2201      	movs	r2, #1
 800ca40:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ca44:	3e01      	subs	r6, #1
 800ca46:	9212      	str	r2, [sp, #72]	@ 0x48
 800ca48:	e776      	b.n	800c938 <_dtoa_r+0x100>
 800ca4a:	2301      	movs	r3, #1
 800ca4c:	e7b7      	b.n	800c9be <_dtoa_r+0x186>
 800ca4e:	9010      	str	r0, [sp, #64]	@ 0x40
 800ca50:	e7b6      	b.n	800c9c0 <_dtoa_r+0x188>
 800ca52:	9b00      	ldr	r3, [sp, #0]
 800ca54:	1bdb      	subs	r3, r3, r7
 800ca56:	9300      	str	r3, [sp, #0]
 800ca58:	427b      	negs	r3, r7
 800ca5a:	9308      	str	r3, [sp, #32]
 800ca5c:	2300      	movs	r3, #0
 800ca5e:	930d      	str	r3, [sp, #52]	@ 0x34
 800ca60:	e7c3      	b.n	800c9ea <_dtoa_r+0x1b2>
 800ca62:	2301      	movs	r3, #1
 800ca64:	9309      	str	r3, [sp, #36]	@ 0x24
 800ca66:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ca68:	eb07 0b03 	add.w	fp, r7, r3
 800ca6c:	f10b 0301 	add.w	r3, fp, #1
 800ca70:	2b01      	cmp	r3, #1
 800ca72:	9303      	str	r3, [sp, #12]
 800ca74:	bfb8      	it	lt
 800ca76:	2301      	movlt	r3, #1
 800ca78:	e006      	b.n	800ca88 <_dtoa_r+0x250>
 800ca7a:	2301      	movs	r3, #1
 800ca7c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ca7e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ca80:	2b00      	cmp	r3, #0
 800ca82:	dd28      	ble.n	800cad6 <_dtoa_r+0x29e>
 800ca84:	469b      	mov	fp, r3
 800ca86:	9303      	str	r3, [sp, #12]
 800ca88:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800ca8c:	2100      	movs	r1, #0
 800ca8e:	2204      	movs	r2, #4
 800ca90:	f102 0514 	add.w	r5, r2, #20
 800ca94:	429d      	cmp	r5, r3
 800ca96:	d926      	bls.n	800cae6 <_dtoa_r+0x2ae>
 800ca98:	6041      	str	r1, [r0, #4]
 800ca9a:	4648      	mov	r0, r9
 800ca9c:	f000 fce6 	bl	800d46c <_Balloc>
 800caa0:	4682      	mov	sl, r0
 800caa2:	2800      	cmp	r0, #0
 800caa4:	d142      	bne.n	800cb2c <_dtoa_r+0x2f4>
 800caa6:	4b1e      	ldr	r3, [pc, #120]	@ (800cb20 <_dtoa_r+0x2e8>)
 800caa8:	4602      	mov	r2, r0
 800caaa:	f240 11af 	movw	r1, #431	@ 0x1af
 800caae:	e6da      	b.n	800c866 <_dtoa_r+0x2e>
 800cab0:	2300      	movs	r3, #0
 800cab2:	e7e3      	b.n	800ca7c <_dtoa_r+0x244>
 800cab4:	2300      	movs	r3, #0
 800cab6:	e7d5      	b.n	800ca64 <_dtoa_r+0x22c>
 800cab8:	2401      	movs	r4, #1
 800caba:	2300      	movs	r3, #0
 800cabc:	9307      	str	r3, [sp, #28]
 800cabe:	9409      	str	r4, [sp, #36]	@ 0x24
 800cac0:	f04f 3bff 	mov.w	fp, #4294967295
 800cac4:	2200      	movs	r2, #0
 800cac6:	f8cd b00c 	str.w	fp, [sp, #12]
 800caca:	2312      	movs	r3, #18
 800cacc:	920c      	str	r2, [sp, #48]	@ 0x30
 800cace:	e7db      	b.n	800ca88 <_dtoa_r+0x250>
 800cad0:	2301      	movs	r3, #1
 800cad2:	9309      	str	r3, [sp, #36]	@ 0x24
 800cad4:	e7f4      	b.n	800cac0 <_dtoa_r+0x288>
 800cad6:	f04f 0b01 	mov.w	fp, #1
 800cada:	f8cd b00c 	str.w	fp, [sp, #12]
 800cade:	465b      	mov	r3, fp
 800cae0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800cae4:	e7d0      	b.n	800ca88 <_dtoa_r+0x250>
 800cae6:	3101      	adds	r1, #1
 800cae8:	0052      	lsls	r2, r2, #1
 800caea:	e7d1      	b.n	800ca90 <_dtoa_r+0x258>
 800caec:	f3af 8000 	nop.w
 800caf0:	636f4361 	.word	0x636f4361
 800caf4:	3fd287a7 	.word	0x3fd287a7
 800caf8:	8b60c8b3 	.word	0x8b60c8b3
 800cafc:	3fc68a28 	.word	0x3fc68a28
 800cb00:	509f79fb 	.word	0x509f79fb
 800cb04:	3fd34413 	.word	0x3fd34413
 800cb08:	0800e4b1 	.word	0x0800e4b1
 800cb0c:	0800e4c8 	.word	0x0800e4c8
 800cb10:	7ff00000 	.word	0x7ff00000
 800cb14:	0800e481 	.word	0x0800e481
 800cb18:	3ff80000 	.word	0x3ff80000
 800cb1c:	0800e5e0 	.word	0x0800e5e0
 800cb20:	0800e520 	.word	0x0800e520
 800cb24:	0800e4ad 	.word	0x0800e4ad
 800cb28:	0800e480 	.word	0x0800e480
 800cb2c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800cb30:	6018      	str	r0, [r3, #0]
 800cb32:	9b03      	ldr	r3, [sp, #12]
 800cb34:	2b0e      	cmp	r3, #14
 800cb36:	f200 80a1 	bhi.w	800cc7c <_dtoa_r+0x444>
 800cb3a:	2c00      	cmp	r4, #0
 800cb3c:	f000 809e 	beq.w	800cc7c <_dtoa_r+0x444>
 800cb40:	2f00      	cmp	r7, #0
 800cb42:	dd33      	ble.n	800cbac <_dtoa_r+0x374>
 800cb44:	4b9c      	ldr	r3, [pc, #624]	@ (800cdb8 <_dtoa_r+0x580>)
 800cb46:	f007 020f 	and.w	r2, r7, #15
 800cb4a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cb4e:	ed93 7b00 	vldr	d7, [r3]
 800cb52:	05f8      	lsls	r0, r7, #23
 800cb54:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800cb58:	ea4f 1427 	mov.w	r4, r7, asr #4
 800cb5c:	d516      	bpl.n	800cb8c <_dtoa_r+0x354>
 800cb5e:	4b97      	ldr	r3, [pc, #604]	@ (800cdbc <_dtoa_r+0x584>)
 800cb60:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cb64:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800cb68:	f7f3 fe98 	bl	800089c <__aeabi_ddiv>
 800cb6c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cb70:	f004 040f 	and.w	r4, r4, #15
 800cb74:	2603      	movs	r6, #3
 800cb76:	4d91      	ldr	r5, [pc, #580]	@ (800cdbc <_dtoa_r+0x584>)
 800cb78:	b954      	cbnz	r4, 800cb90 <_dtoa_r+0x358>
 800cb7a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cb7e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cb82:	f7f3 fe8b 	bl	800089c <__aeabi_ddiv>
 800cb86:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cb8a:	e028      	b.n	800cbde <_dtoa_r+0x3a6>
 800cb8c:	2602      	movs	r6, #2
 800cb8e:	e7f2      	b.n	800cb76 <_dtoa_r+0x33e>
 800cb90:	07e1      	lsls	r1, r4, #31
 800cb92:	d508      	bpl.n	800cba6 <_dtoa_r+0x36e>
 800cb94:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800cb98:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cb9c:	f7f3 fd54 	bl	8000648 <__aeabi_dmul>
 800cba0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cba4:	3601      	adds	r6, #1
 800cba6:	1064      	asrs	r4, r4, #1
 800cba8:	3508      	adds	r5, #8
 800cbaa:	e7e5      	b.n	800cb78 <_dtoa_r+0x340>
 800cbac:	f000 80af 	beq.w	800cd0e <_dtoa_r+0x4d6>
 800cbb0:	427c      	negs	r4, r7
 800cbb2:	4b81      	ldr	r3, [pc, #516]	@ (800cdb8 <_dtoa_r+0x580>)
 800cbb4:	4d81      	ldr	r5, [pc, #516]	@ (800cdbc <_dtoa_r+0x584>)
 800cbb6:	f004 020f 	and.w	r2, r4, #15
 800cbba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cbbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbc2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cbc6:	f7f3 fd3f 	bl	8000648 <__aeabi_dmul>
 800cbca:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cbce:	1124      	asrs	r4, r4, #4
 800cbd0:	2300      	movs	r3, #0
 800cbd2:	2602      	movs	r6, #2
 800cbd4:	2c00      	cmp	r4, #0
 800cbd6:	f040 808f 	bne.w	800ccf8 <_dtoa_r+0x4c0>
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	d1d3      	bne.n	800cb86 <_dtoa_r+0x34e>
 800cbde:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cbe0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	f000 8094 	beq.w	800cd12 <_dtoa_r+0x4da>
 800cbea:	4b75      	ldr	r3, [pc, #468]	@ (800cdc0 <_dtoa_r+0x588>)
 800cbec:	2200      	movs	r2, #0
 800cbee:	4620      	mov	r0, r4
 800cbf0:	4629      	mov	r1, r5
 800cbf2:	f7f3 ff9b 	bl	8000b2c <__aeabi_dcmplt>
 800cbf6:	2800      	cmp	r0, #0
 800cbf8:	f000 808b 	beq.w	800cd12 <_dtoa_r+0x4da>
 800cbfc:	9b03      	ldr	r3, [sp, #12]
 800cbfe:	2b00      	cmp	r3, #0
 800cc00:	f000 8087 	beq.w	800cd12 <_dtoa_r+0x4da>
 800cc04:	f1bb 0f00 	cmp.w	fp, #0
 800cc08:	dd34      	ble.n	800cc74 <_dtoa_r+0x43c>
 800cc0a:	4620      	mov	r0, r4
 800cc0c:	4b6d      	ldr	r3, [pc, #436]	@ (800cdc4 <_dtoa_r+0x58c>)
 800cc0e:	2200      	movs	r2, #0
 800cc10:	4629      	mov	r1, r5
 800cc12:	f7f3 fd19 	bl	8000648 <__aeabi_dmul>
 800cc16:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cc1a:	f107 38ff 	add.w	r8, r7, #4294967295
 800cc1e:	3601      	adds	r6, #1
 800cc20:	465c      	mov	r4, fp
 800cc22:	4630      	mov	r0, r6
 800cc24:	f7f3 fca6 	bl	8000574 <__aeabi_i2d>
 800cc28:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cc2c:	f7f3 fd0c 	bl	8000648 <__aeabi_dmul>
 800cc30:	4b65      	ldr	r3, [pc, #404]	@ (800cdc8 <_dtoa_r+0x590>)
 800cc32:	2200      	movs	r2, #0
 800cc34:	f7f3 fb52 	bl	80002dc <__adddf3>
 800cc38:	4605      	mov	r5, r0
 800cc3a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800cc3e:	2c00      	cmp	r4, #0
 800cc40:	d16a      	bne.n	800cd18 <_dtoa_r+0x4e0>
 800cc42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cc46:	4b61      	ldr	r3, [pc, #388]	@ (800cdcc <_dtoa_r+0x594>)
 800cc48:	2200      	movs	r2, #0
 800cc4a:	f7f3 fb45 	bl	80002d8 <__aeabi_dsub>
 800cc4e:	4602      	mov	r2, r0
 800cc50:	460b      	mov	r3, r1
 800cc52:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cc56:	462a      	mov	r2, r5
 800cc58:	4633      	mov	r3, r6
 800cc5a:	f7f3 ff85 	bl	8000b68 <__aeabi_dcmpgt>
 800cc5e:	2800      	cmp	r0, #0
 800cc60:	f040 8298 	bne.w	800d194 <_dtoa_r+0x95c>
 800cc64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cc68:	462a      	mov	r2, r5
 800cc6a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800cc6e:	f7f3 ff5d 	bl	8000b2c <__aeabi_dcmplt>
 800cc72:	bb38      	cbnz	r0, 800ccc4 <_dtoa_r+0x48c>
 800cc74:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800cc78:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800cc7c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800cc7e:	2b00      	cmp	r3, #0
 800cc80:	f2c0 8157 	blt.w	800cf32 <_dtoa_r+0x6fa>
 800cc84:	2f0e      	cmp	r7, #14
 800cc86:	f300 8154 	bgt.w	800cf32 <_dtoa_r+0x6fa>
 800cc8a:	4b4b      	ldr	r3, [pc, #300]	@ (800cdb8 <_dtoa_r+0x580>)
 800cc8c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cc90:	ed93 7b00 	vldr	d7, [r3]
 800cc94:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	ed8d 7b00 	vstr	d7, [sp]
 800cc9c:	f280 80e5 	bge.w	800ce6a <_dtoa_r+0x632>
 800cca0:	9b03      	ldr	r3, [sp, #12]
 800cca2:	2b00      	cmp	r3, #0
 800cca4:	f300 80e1 	bgt.w	800ce6a <_dtoa_r+0x632>
 800cca8:	d10c      	bne.n	800ccc4 <_dtoa_r+0x48c>
 800ccaa:	4b48      	ldr	r3, [pc, #288]	@ (800cdcc <_dtoa_r+0x594>)
 800ccac:	2200      	movs	r2, #0
 800ccae:	ec51 0b17 	vmov	r0, r1, d7
 800ccb2:	f7f3 fcc9 	bl	8000648 <__aeabi_dmul>
 800ccb6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ccba:	f7f3 ff4b 	bl	8000b54 <__aeabi_dcmpge>
 800ccbe:	2800      	cmp	r0, #0
 800ccc0:	f000 8266 	beq.w	800d190 <_dtoa_r+0x958>
 800ccc4:	2400      	movs	r4, #0
 800ccc6:	4625      	mov	r5, r4
 800ccc8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ccca:	4656      	mov	r6, sl
 800cccc:	ea6f 0803 	mvn.w	r8, r3
 800ccd0:	2700      	movs	r7, #0
 800ccd2:	4621      	mov	r1, r4
 800ccd4:	4648      	mov	r0, r9
 800ccd6:	f000 fc09 	bl	800d4ec <_Bfree>
 800ccda:	2d00      	cmp	r5, #0
 800ccdc:	f000 80bd 	beq.w	800ce5a <_dtoa_r+0x622>
 800cce0:	b12f      	cbz	r7, 800ccee <_dtoa_r+0x4b6>
 800cce2:	42af      	cmp	r7, r5
 800cce4:	d003      	beq.n	800ccee <_dtoa_r+0x4b6>
 800cce6:	4639      	mov	r1, r7
 800cce8:	4648      	mov	r0, r9
 800ccea:	f000 fbff 	bl	800d4ec <_Bfree>
 800ccee:	4629      	mov	r1, r5
 800ccf0:	4648      	mov	r0, r9
 800ccf2:	f000 fbfb 	bl	800d4ec <_Bfree>
 800ccf6:	e0b0      	b.n	800ce5a <_dtoa_r+0x622>
 800ccf8:	07e2      	lsls	r2, r4, #31
 800ccfa:	d505      	bpl.n	800cd08 <_dtoa_r+0x4d0>
 800ccfc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cd00:	f7f3 fca2 	bl	8000648 <__aeabi_dmul>
 800cd04:	3601      	adds	r6, #1
 800cd06:	2301      	movs	r3, #1
 800cd08:	1064      	asrs	r4, r4, #1
 800cd0a:	3508      	adds	r5, #8
 800cd0c:	e762      	b.n	800cbd4 <_dtoa_r+0x39c>
 800cd0e:	2602      	movs	r6, #2
 800cd10:	e765      	b.n	800cbde <_dtoa_r+0x3a6>
 800cd12:	9c03      	ldr	r4, [sp, #12]
 800cd14:	46b8      	mov	r8, r7
 800cd16:	e784      	b.n	800cc22 <_dtoa_r+0x3ea>
 800cd18:	4b27      	ldr	r3, [pc, #156]	@ (800cdb8 <_dtoa_r+0x580>)
 800cd1a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cd1c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cd20:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800cd24:	4454      	add	r4, sl
 800cd26:	2900      	cmp	r1, #0
 800cd28:	d054      	beq.n	800cdd4 <_dtoa_r+0x59c>
 800cd2a:	4929      	ldr	r1, [pc, #164]	@ (800cdd0 <_dtoa_r+0x598>)
 800cd2c:	2000      	movs	r0, #0
 800cd2e:	f7f3 fdb5 	bl	800089c <__aeabi_ddiv>
 800cd32:	4633      	mov	r3, r6
 800cd34:	462a      	mov	r2, r5
 800cd36:	f7f3 facf 	bl	80002d8 <__aeabi_dsub>
 800cd3a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cd3e:	4656      	mov	r6, sl
 800cd40:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cd44:	f7f3 ff30 	bl	8000ba8 <__aeabi_d2iz>
 800cd48:	4605      	mov	r5, r0
 800cd4a:	f7f3 fc13 	bl	8000574 <__aeabi_i2d>
 800cd4e:	4602      	mov	r2, r0
 800cd50:	460b      	mov	r3, r1
 800cd52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cd56:	f7f3 fabf 	bl	80002d8 <__aeabi_dsub>
 800cd5a:	3530      	adds	r5, #48	@ 0x30
 800cd5c:	4602      	mov	r2, r0
 800cd5e:	460b      	mov	r3, r1
 800cd60:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cd64:	f806 5b01 	strb.w	r5, [r6], #1
 800cd68:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cd6c:	f7f3 fede 	bl	8000b2c <__aeabi_dcmplt>
 800cd70:	2800      	cmp	r0, #0
 800cd72:	d172      	bne.n	800ce5a <_dtoa_r+0x622>
 800cd74:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cd78:	4911      	ldr	r1, [pc, #68]	@ (800cdc0 <_dtoa_r+0x588>)
 800cd7a:	2000      	movs	r0, #0
 800cd7c:	f7f3 faac 	bl	80002d8 <__aeabi_dsub>
 800cd80:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cd84:	f7f3 fed2 	bl	8000b2c <__aeabi_dcmplt>
 800cd88:	2800      	cmp	r0, #0
 800cd8a:	f040 80b4 	bne.w	800cef6 <_dtoa_r+0x6be>
 800cd8e:	42a6      	cmp	r6, r4
 800cd90:	f43f af70 	beq.w	800cc74 <_dtoa_r+0x43c>
 800cd94:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800cd98:	4b0a      	ldr	r3, [pc, #40]	@ (800cdc4 <_dtoa_r+0x58c>)
 800cd9a:	2200      	movs	r2, #0
 800cd9c:	f7f3 fc54 	bl	8000648 <__aeabi_dmul>
 800cda0:	4b08      	ldr	r3, [pc, #32]	@ (800cdc4 <_dtoa_r+0x58c>)
 800cda2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cda6:	2200      	movs	r2, #0
 800cda8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cdac:	f7f3 fc4c 	bl	8000648 <__aeabi_dmul>
 800cdb0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cdb4:	e7c4      	b.n	800cd40 <_dtoa_r+0x508>
 800cdb6:	bf00      	nop
 800cdb8:	0800e5e0 	.word	0x0800e5e0
 800cdbc:	0800e5b8 	.word	0x0800e5b8
 800cdc0:	3ff00000 	.word	0x3ff00000
 800cdc4:	40240000 	.word	0x40240000
 800cdc8:	401c0000 	.word	0x401c0000
 800cdcc:	40140000 	.word	0x40140000
 800cdd0:	3fe00000 	.word	0x3fe00000
 800cdd4:	4631      	mov	r1, r6
 800cdd6:	4628      	mov	r0, r5
 800cdd8:	f7f3 fc36 	bl	8000648 <__aeabi_dmul>
 800cddc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cde0:	9413      	str	r4, [sp, #76]	@ 0x4c
 800cde2:	4656      	mov	r6, sl
 800cde4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cde8:	f7f3 fede 	bl	8000ba8 <__aeabi_d2iz>
 800cdec:	4605      	mov	r5, r0
 800cdee:	f7f3 fbc1 	bl	8000574 <__aeabi_i2d>
 800cdf2:	4602      	mov	r2, r0
 800cdf4:	460b      	mov	r3, r1
 800cdf6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cdfa:	f7f3 fa6d 	bl	80002d8 <__aeabi_dsub>
 800cdfe:	3530      	adds	r5, #48	@ 0x30
 800ce00:	f806 5b01 	strb.w	r5, [r6], #1
 800ce04:	4602      	mov	r2, r0
 800ce06:	460b      	mov	r3, r1
 800ce08:	42a6      	cmp	r6, r4
 800ce0a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ce0e:	f04f 0200 	mov.w	r2, #0
 800ce12:	d124      	bne.n	800ce5e <_dtoa_r+0x626>
 800ce14:	4baf      	ldr	r3, [pc, #700]	@ (800d0d4 <_dtoa_r+0x89c>)
 800ce16:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ce1a:	f7f3 fa5f 	bl	80002dc <__adddf3>
 800ce1e:	4602      	mov	r2, r0
 800ce20:	460b      	mov	r3, r1
 800ce22:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ce26:	f7f3 fe9f 	bl	8000b68 <__aeabi_dcmpgt>
 800ce2a:	2800      	cmp	r0, #0
 800ce2c:	d163      	bne.n	800cef6 <_dtoa_r+0x6be>
 800ce2e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ce32:	49a8      	ldr	r1, [pc, #672]	@ (800d0d4 <_dtoa_r+0x89c>)
 800ce34:	2000      	movs	r0, #0
 800ce36:	f7f3 fa4f 	bl	80002d8 <__aeabi_dsub>
 800ce3a:	4602      	mov	r2, r0
 800ce3c:	460b      	mov	r3, r1
 800ce3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ce42:	f7f3 fe73 	bl	8000b2c <__aeabi_dcmplt>
 800ce46:	2800      	cmp	r0, #0
 800ce48:	f43f af14 	beq.w	800cc74 <_dtoa_r+0x43c>
 800ce4c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800ce4e:	1e73      	subs	r3, r6, #1
 800ce50:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ce52:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ce56:	2b30      	cmp	r3, #48	@ 0x30
 800ce58:	d0f8      	beq.n	800ce4c <_dtoa_r+0x614>
 800ce5a:	4647      	mov	r7, r8
 800ce5c:	e03b      	b.n	800ced6 <_dtoa_r+0x69e>
 800ce5e:	4b9e      	ldr	r3, [pc, #632]	@ (800d0d8 <_dtoa_r+0x8a0>)
 800ce60:	f7f3 fbf2 	bl	8000648 <__aeabi_dmul>
 800ce64:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ce68:	e7bc      	b.n	800cde4 <_dtoa_r+0x5ac>
 800ce6a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800ce6e:	4656      	mov	r6, sl
 800ce70:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ce74:	4620      	mov	r0, r4
 800ce76:	4629      	mov	r1, r5
 800ce78:	f7f3 fd10 	bl	800089c <__aeabi_ddiv>
 800ce7c:	f7f3 fe94 	bl	8000ba8 <__aeabi_d2iz>
 800ce80:	4680      	mov	r8, r0
 800ce82:	f7f3 fb77 	bl	8000574 <__aeabi_i2d>
 800ce86:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ce8a:	f7f3 fbdd 	bl	8000648 <__aeabi_dmul>
 800ce8e:	4602      	mov	r2, r0
 800ce90:	460b      	mov	r3, r1
 800ce92:	4620      	mov	r0, r4
 800ce94:	4629      	mov	r1, r5
 800ce96:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ce9a:	f7f3 fa1d 	bl	80002d8 <__aeabi_dsub>
 800ce9e:	f806 4b01 	strb.w	r4, [r6], #1
 800cea2:	9d03      	ldr	r5, [sp, #12]
 800cea4:	eba6 040a 	sub.w	r4, r6, sl
 800cea8:	42a5      	cmp	r5, r4
 800ceaa:	4602      	mov	r2, r0
 800ceac:	460b      	mov	r3, r1
 800ceae:	d133      	bne.n	800cf18 <_dtoa_r+0x6e0>
 800ceb0:	f7f3 fa14 	bl	80002dc <__adddf3>
 800ceb4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ceb8:	4604      	mov	r4, r0
 800ceba:	460d      	mov	r5, r1
 800cebc:	f7f3 fe54 	bl	8000b68 <__aeabi_dcmpgt>
 800cec0:	b9c0      	cbnz	r0, 800cef4 <_dtoa_r+0x6bc>
 800cec2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cec6:	4620      	mov	r0, r4
 800cec8:	4629      	mov	r1, r5
 800ceca:	f7f3 fe25 	bl	8000b18 <__aeabi_dcmpeq>
 800cece:	b110      	cbz	r0, 800ced6 <_dtoa_r+0x69e>
 800ced0:	f018 0f01 	tst.w	r8, #1
 800ced4:	d10e      	bne.n	800cef4 <_dtoa_r+0x6bc>
 800ced6:	9902      	ldr	r1, [sp, #8]
 800ced8:	4648      	mov	r0, r9
 800ceda:	f000 fb07 	bl	800d4ec <_Bfree>
 800cede:	2300      	movs	r3, #0
 800cee0:	7033      	strb	r3, [r6, #0]
 800cee2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cee4:	3701      	adds	r7, #1
 800cee6:	601f      	str	r7, [r3, #0]
 800cee8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ceea:	2b00      	cmp	r3, #0
 800ceec:	f000 824b 	beq.w	800d386 <_dtoa_r+0xb4e>
 800cef0:	601e      	str	r6, [r3, #0]
 800cef2:	e248      	b.n	800d386 <_dtoa_r+0xb4e>
 800cef4:	46b8      	mov	r8, r7
 800cef6:	4633      	mov	r3, r6
 800cef8:	461e      	mov	r6, r3
 800cefa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cefe:	2a39      	cmp	r2, #57	@ 0x39
 800cf00:	d106      	bne.n	800cf10 <_dtoa_r+0x6d8>
 800cf02:	459a      	cmp	sl, r3
 800cf04:	d1f8      	bne.n	800cef8 <_dtoa_r+0x6c0>
 800cf06:	2230      	movs	r2, #48	@ 0x30
 800cf08:	f108 0801 	add.w	r8, r8, #1
 800cf0c:	f88a 2000 	strb.w	r2, [sl]
 800cf10:	781a      	ldrb	r2, [r3, #0]
 800cf12:	3201      	adds	r2, #1
 800cf14:	701a      	strb	r2, [r3, #0]
 800cf16:	e7a0      	b.n	800ce5a <_dtoa_r+0x622>
 800cf18:	4b6f      	ldr	r3, [pc, #444]	@ (800d0d8 <_dtoa_r+0x8a0>)
 800cf1a:	2200      	movs	r2, #0
 800cf1c:	f7f3 fb94 	bl	8000648 <__aeabi_dmul>
 800cf20:	2200      	movs	r2, #0
 800cf22:	2300      	movs	r3, #0
 800cf24:	4604      	mov	r4, r0
 800cf26:	460d      	mov	r5, r1
 800cf28:	f7f3 fdf6 	bl	8000b18 <__aeabi_dcmpeq>
 800cf2c:	2800      	cmp	r0, #0
 800cf2e:	d09f      	beq.n	800ce70 <_dtoa_r+0x638>
 800cf30:	e7d1      	b.n	800ced6 <_dtoa_r+0x69e>
 800cf32:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cf34:	2a00      	cmp	r2, #0
 800cf36:	f000 80ea 	beq.w	800d10e <_dtoa_r+0x8d6>
 800cf3a:	9a07      	ldr	r2, [sp, #28]
 800cf3c:	2a01      	cmp	r2, #1
 800cf3e:	f300 80cd 	bgt.w	800d0dc <_dtoa_r+0x8a4>
 800cf42:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800cf44:	2a00      	cmp	r2, #0
 800cf46:	f000 80c1 	beq.w	800d0cc <_dtoa_r+0x894>
 800cf4a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800cf4e:	9c08      	ldr	r4, [sp, #32]
 800cf50:	9e00      	ldr	r6, [sp, #0]
 800cf52:	9a00      	ldr	r2, [sp, #0]
 800cf54:	441a      	add	r2, r3
 800cf56:	9200      	str	r2, [sp, #0]
 800cf58:	9a06      	ldr	r2, [sp, #24]
 800cf5a:	2101      	movs	r1, #1
 800cf5c:	441a      	add	r2, r3
 800cf5e:	4648      	mov	r0, r9
 800cf60:	9206      	str	r2, [sp, #24]
 800cf62:	f000 fb77 	bl	800d654 <__i2b>
 800cf66:	4605      	mov	r5, r0
 800cf68:	b166      	cbz	r6, 800cf84 <_dtoa_r+0x74c>
 800cf6a:	9b06      	ldr	r3, [sp, #24]
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	dd09      	ble.n	800cf84 <_dtoa_r+0x74c>
 800cf70:	42b3      	cmp	r3, r6
 800cf72:	9a00      	ldr	r2, [sp, #0]
 800cf74:	bfa8      	it	ge
 800cf76:	4633      	movge	r3, r6
 800cf78:	1ad2      	subs	r2, r2, r3
 800cf7a:	9200      	str	r2, [sp, #0]
 800cf7c:	9a06      	ldr	r2, [sp, #24]
 800cf7e:	1af6      	subs	r6, r6, r3
 800cf80:	1ad3      	subs	r3, r2, r3
 800cf82:	9306      	str	r3, [sp, #24]
 800cf84:	9b08      	ldr	r3, [sp, #32]
 800cf86:	b30b      	cbz	r3, 800cfcc <_dtoa_r+0x794>
 800cf88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf8a:	2b00      	cmp	r3, #0
 800cf8c:	f000 80c6 	beq.w	800d11c <_dtoa_r+0x8e4>
 800cf90:	2c00      	cmp	r4, #0
 800cf92:	f000 80c0 	beq.w	800d116 <_dtoa_r+0x8de>
 800cf96:	4629      	mov	r1, r5
 800cf98:	4622      	mov	r2, r4
 800cf9a:	4648      	mov	r0, r9
 800cf9c:	f000 fc12 	bl	800d7c4 <__pow5mult>
 800cfa0:	9a02      	ldr	r2, [sp, #8]
 800cfa2:	4601      	mov	r1, r0
 800cfa4:	4605      	mov	r5, r0
 800cfa6:	4648      	mov	r0, r9
 800cfa8:	f000 fb6a 	bl	800d680 <__multiply>
 800cfac:	9902      	ldr	r1, [sp, #8]
 800cfae:	4680      	mov	r8, r0
 800cfb0:	4648      	mov	r0, r9
 800cfb2:	f000 fa9b 	bl	800d4ec <_Bfree>
 800cfb6:	9b08      	ldr	r3, [sp, #32]
 800cfb8:	1b1b      	subs	r3, r3, r4
 800cfba:	9308      	str	r3, [sp, #32]
 800cfbc:	f000 80b1 	beq.w	800d122 <_dtoa_r+0x8ea>
 800cfc0:	9a08      	ldr	r2, [sp, #32]
 800cfc2:	4641      	mov	r1, r8
 800cfc4:	4648      	mov	r0, r9
 800cfc6:	f000 fbfd 	bl	800d7c4 <__pow5mult>
 800cfca:	9002      	str	r0, [sp, #8]
 800cfcc:	2101      	movs	r1, #1
 800cfce:	4648      	mov	r0, r9
 800cfd0:	f000 fb40 	bl	800d654 <__i2b>
 800cfd4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cfd6:	4604      	mov	r4, r0
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	f000 81d8 	beq.w	800d38e <_dtoa_r+0xb56>
 800cfde:	461a      	mov	r2, r3
 800cfe0:	4601      	mov	r1, r0
 800cfe2:	4648      	mov	r0, r9
 800cfe4:	f000 fbee 	bl	800d7c4 <__pow5mult>
 800cfe8:	9b07      	ldr	r3, [sp, #28]
 800cfea:	2b01      	cmp	r3, #1
 800cfec:	4604      	mov	r4, r0
 800cfee:	f300 809f 	bgt.w	800d130 <_dtoa_r+0x8f8>
 800cff2:	9b04      	ldr	r3, [sp, #16]
 800cff4:	2b00      	cmp	r3, #0
 800cff6:	f040 8097 	bne.w	800d128 <_dtoa_r+0x8f0>
 800cffa:	9b05      	ldr	r3, [sp, #20]
 800cffc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d000:	2b00      	cmp	r3, #0
 800d002:	f040 8093 	bne.w	800d12c <_dtoa_r+0x8f4>
 800d006:	9b05      	ldr	r3, [sp, #20]
 800d008:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d00c:	0d1b      	lsrs	r3, r3, #20
 800d00e:	051b      	lsls	r3, r3, #20
 800d010:	b133      	cbz	r3, 800d020 <_dtoa_r+0x7e8>
 800d012:	9b00      	ldr	r3, [sp, #0]
 800d014:	3301      	adds	r3, #1
 800d016:	9300      	str	r3, [sp, #0]
 800d018:	9b06      	ldr	r3, [sp, #24]
 800d01a:	3301      	adds	r3, #1
 800d01c:	9306      	str	r3, [sp, #24]
 800d01e:	2301      	movs	r3, #1
 800d020:	9308      	str	r3, [sp, #32]
 800d022:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d024:	2b00      	cmp	r3, #0
 800d026:	f000 81b8 	beq.w	800d39a <_dtoa_r+0xb62>
 800d02a:	6923      	ldr	r3, [r4, #16]
 800d02c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d030:	6918      	ldr	r0, [r3, #16]
 800d032:	f000 fac3 	bl	800d5bc <__hi0bits>
 800d036:	f1c0 0020 	rsb	r0, r0, #32
 800d03a:	9b06      	ldr	r3, [sp, #24]
 800d03c:	4418      	add	r0, r3
 800d03e:	f010 001f 	ands.w	r0, r0, #31
 800d042:	f000 8082 	beq.w	800d14a <_dtoa_r+0x912>
 800d046:	f1c0 0320 	rsb	r3, r0, #32
 800d04a:	2b04      	cmp	r3, #4
 800d04c:	dd73      	ble.n	800d136 <_dtoa_r+0x8fe>
 800d04e:	9b00      	ldr	r3, [sp, #0]
 800d050:	f1c0 001c 	rsb	r0, r0, #28
 800d054:	4403      	add	r3, r0
 800d056:	9300      	str	r3, [sp, #0]
 800d058:	9b06      	ldr	r3, [sp, #24]
 800d05a:	4403      	add	r3, r0
 800d05c:	4406      	add	r6, r0
 800d05e:	9306      	str	r3, [sp, #24]
 800d060:	9b00      	ldr	r3, [sp, #0]
 800d062:	2b00      	cmp	r3, #0
 800d064:	dd05      	ble.n	800d072 <_dtoa_r+0x83a>
 800d066:	9902      	ldr	r1, [sp, #8]
 800d068:	461a      	mov	r2, r3
 800d06a:	4648      	mov	r0, r9
 800d06c:	f000 fc04 	bl	800d878 <__lshift>
 800d070:	9002      	str	r0, [sp, #8]
 800d072:	9b06      	ldr	r3, [sp, #24]
 800d074:	2b00      	cmp	r3, #0
 800d076:	dd05      	ble.n	800d084 <_dtoa_r+0x84c>
 800d078:	4621      	mov	r1, r4
 800d07a:	461a      	mov	r2, r3
 800d07c:	4648      	mov	r0, r9
 800d07e:	f000 fbfb 	bl	800d878 <__lshift>
 800d082:	4604      	mov	r4, r0
 800d084:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d086:	2b00      	cmp	r3, #0
 800d088:	d061      	beq.n	800d14e <_dtoa_r+0x916>
 800d08a:	9802      	ldr	r0, [sp, #8]
 800d08c:	4621      	mov	r1, r4
 800d08e:	f000 fc5f 	bl	800d950 <__mcmp>
 800d092:	2800      	cmp	r0, #0
 800d094:	da5b      	bge.n	800d14e <_dtoa_r+0x916>
 800d096:	2300      	movs	r3, #0
 800d098:	9902      	ldr	r1, [sp, #8]
 800d09a:	220a      	movs	r2, #10
 800d09c:	4648      	mov	r0, r9
 800d09e:	f000 fa47 	bl	800d530 <__multadd>
 800d0a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d0a4:	9002      	str	r0, [sp, #8]
 800d0a6:	f107 38ff 	add.w	r8, r7, #4294967295
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	f000 8177 	beq.w	800d39e <_dtoa_r+0xb66>
 800d0b0:	4629      	mov	r1, r5
 800d0b2:	2300      	movs	r3, #0
 800d0b4:	220a      	movs	r2, #10
 800d0b6:	4648      	mov	r0, r9
 800d0b8:	f000 fa3a 	bl	800d530 <__multadd>
 800d0bc:	f1bb 0f00 	cmp.w	fp, #0
 800d0c0:	4605      	mov	r5, r0
 800d0c2:	dc6f      	bgt.n	800d1a4 <_dtoa_r+0x96c>
 800d0c4:	9b07      	ldr	r3, [sp, #28]
 800d0c6:	2b02      	cmp	r3, #2
 800d0c8:	dc49      	bgt.n	800d15e <_dtoa_r+0x926>
 800d0ca:	e06b      	b.n	800d1a4 <_dtoa_r+0x96c>
 800d0cc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d0ce:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800d0d2:	e73c      	b.n	800cf4e <_dtoa_r+0x716>
 800d0d4:	3fe00000 	.word	0x3fe00000
 800d0d8:	40240000 	.word	0x40240000
 800d0dc:	9b03      	ldr	r3, [sp, #12]
 800d0de:	1e5c      	subs	r4, r3, #1
 800d0e0:	9b08      	ldr	r3, [sp, #32]
 800d0e2:	42a3      	cmp	r3, r4
 800d0e4:	db09      	blt.n	800d0fa <_dtoa_r+0x8c2>
 800d0e6:	1b1c      	subs	r4, r3, r4
 800d0e8:	9b03      	ldr	r3, [sp, #12]
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	f6bf af30 	bge.w	800cf50 <_dtoa_r+0x718>
 800d0f0:	9b00      	ldr	r3, [sp, #0]
 800d0f2:	9a03      	ldr	r2, [sp, #12]
 800d0f4:	1a9e      	subs	r6, r3, r2
 800d0f6:	2300      	movs	r3, #0
 800d0f8:	e72b      	b.n	800cf52 <_dtoa_r+0x71a>
 800d0fa:	9b08      	ldr	r3, [sp, #32]
 800d0fc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d0fe:	9408      	str	r4, [sp, #32]
 800d100:	1ae3      	subs	r3, r4, r3
 800d102:	441a      	add	r2, r3
 800d104:	9e00      	ldr	r6, [sp, #0]
 800d106:	9b03      	ldr	r3, [sp, #12]
 800d108:	920d      	str	r2, [sp, #52]	@ 0x34
 800d10a:	2400      	movs	r4, #0
 800d10c:	e721      	b.n	800cf52 <_dtoa_r+0x71a>
 800d10e:	9c08      	ldr	r4, [sp, #32]
 800d110:	9e00      	ldr	r6, [sp, #0]
 800d112:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800d114:	e728      	b.n	800cf68 <_dtoa_r+0x730>
 800d116:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800d11a:	e751      	b.n	800cfc0 <_dtoa_r+0x788>
 800d11c:	9a08      	ldr	r2, [sp, #32]
 800d11e:	9902      	ldr	r1, [sp, #8]
 800d120:	e750      	b.n	800cfc4 <_dtoa_r+0x78c>
 800d122:	f8cd 8008 	str.w	r8, [sp, #8]
 800d126:	e751      	b.n	800cfcc <_dtoa_r+0x794>
 800d128:	2300      	movs	r3, #0
 800d12a:	e779      	b.n	800d020 <_dtoa_r+0x7e8>
 800d12c:	9b04      	ldr	r3, [sp, #16]
 800d12e:	e777      	b.n	800d020 <_dtoa_r+0x7e8>
 800d130:	2300      	movs	r3, #0
 800d132:	9308      	str	r3, [sp, #32]
 800d134:	e779      	b.n	800d02a <_dtoa_r+0x7f2>
 800d136:	d093      	beq.n	800d060 <_dtoa_r+0x828>
 800d138:	9a00      	ldr	r2, [sp, #0]
 800d13a:	331c      	adds	r3, #28
 800d13c:	441a      	add	r2, r3
 800d13e:	9200      	str	r2, [sp, #0]
 800d140:	9a06      	ldr	r2, [sp, #24]
 800d142:	441a      	add	r2, r3
 800d144:	441e      	add	r6, r3
 800d146:	9206      	str	r2, [sp, #24]
 800d148:	e78a      	b.n	800d060 <_dtoa_r+0x828>
 800d14a:	4603      	mov	r3, r0
 800d14c:	e7f4      	b.n	800d138 <_dtoa_r+0x900>
 800d14e:	9b03      	ldr	r3, [sp, #12]
 800d150:	2b00      	cmp	r3, #0
 800d152:	46b8      	mov	r8, r7
 800d154:	dc20      	bgt.n	800d198 <_dtoa_r+0x960>
 800d156:	469b      	mov	fp, r3
 800d158:	9b07      	ldr	r3, [sp, #28]
 800d15a:	2b02      	cmp	r3, #2
 800d15c:	dd1e      	ble.n	800d19c <_dtoa_r+0x964>
 800d15e:	f1bb 0f00 	cmp.w	fp, #0
 800d162:	f47f adb1 	bne.w	800ccc8 <_dtoa_r+0x490>
 800d166:	4621      	mov	r1, r4
 800d168:	465b      	mov	r3, fp
 800d16a:	2205      	movs	r2, #5
 800d16c:	4648      	mov	r0, r9
 800d16e:	f000 f9df 	bl	800d530 <__multadd>
 800d172:	4601      	mov	r1, r0
 800d174:	4604      	mov	r4, r0
 800d176:	9802      	ldr	r0, [sp, #8]
 800d178:	f000 fbea 	bl	800d950 <__mcmp>
 800d17c:	2800      	cmp	r0, #0
 800d17e:	f77f ada3 	ble.w	800ccc8 <_dtoa_r+0x490>
 800d182:	4656      	mov	r6, sl
 800d184:	2331      	movs	r3, #49	@ 0x31
 800d186:	f806 3b01 	strb.w	r3, [r6], #1
 800d18a:	f108 0801 	add.w	r8, r8, #1
 800d18e:	e59f      	b.n	800ccd0 <_dtoa_r+0x498>
 800d190:	9c03      	ldr	r4, [sp, #12]
 800d192:	46b8      	mov	r8, r7
 800d194:	4625      	mov	r5, r4
 800d196:	e7f4      	b.n	800d182 <_dtoa_r+0x94a>
 800d198:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800d19c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	f000 8101 	beq.w	800d3a6 <_dtoa_r+0xb6e>
 800d1a4:	2e00      	cmp	r6, #0
 800d1a6:	dd05      	ble.n	800d1b4 <_dtoa_r+0x97c>
 800d1a8:	4629      	mov	r1, r5
 800d1aa:	4632      	mov	r2, r6
 800d1ac:	4648      	mov	r0, r9
 800d1ae:	f000 fb63 	bl	800d878 <__lshift>
 800d1b2:	4605      	mov	r5, r0
 800d1b4:	9b08      	ldr	r3, [sp, #32]
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d05c      	beq.n	800d274 <_dtoa_r+0xa3c>
 800d1ba:	6869      	ldr	r1, [r5, #4]
 800d1bc:	4648      	mov	r0, r9
 800d1be:	f000 f955 	bl	800d46c <_Balloc>
 800d1c2:	4606      	mov	r6, r0
 800d1c4:	b928      	cbnz	r0, 800d1d2 <_dtoa_r+0x99a>
 800d1c6:	4b82      	ldr	r3, [pc, #520]	@ (800d3d0 <_dtoa_r+0xb98>)
 800d1c8:	4602      	mov	r2, r0
 800d1ca:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d1ce:	f7ff bb4a 	b.w	800c866 <_dtoa_r+0x2e>
 800d1d2:	692a      	ldr	r2, [r5, #16]
 800d1d4:	3202      	adds	r2, #2
 800d1d6:	0092      	lsls	r2, r2, #2
 800d1d8:	f105 010c 	add.w	r1, r5, #12
 800d1dc:	300c      	adds	r0, #12
 800d1de:	f000 ff75 	bl	800e0cc <memcpy>
 800d1e2:	2201      	movs	r2, #1
 800d1e4:	4631      	mov	r1, r6
 800d1e6:	4648      	mov	r0, r9
 800d1e8:	f000 fb46 	bl	800d878 <__lshift>
 800d1ec:	f10a 0301 	add.w	r3, sl, #1
 800d1f0:	9300      	str	r3, [sp, #0]
 800d1f2:	eb0a 030b 	add.w	r3, sl, fp
 800d1f6:	9308      	str	r3, [sp, #32]
 800d1f8:	9b04      	ldr	r3, [sp, #16]
 800d1fa:	f003 0301 	and.w	r3, r3, #1
 800d1fe:	462f      	mov	r7, r5
 800d200:	9306      	str	r3, [sp, #24]
 800d202:	4605      	mov	r5, r0
 800d204:	9b00      	ldr	r3, [sp, #0]
 800d206:	9802      	ldr	r0, [sp, #8]
 800d208:	4621      	mov	r1, r4
 800d20a:	f103 3bff 	add.w	fp, r3, #4294967295
 800d20e:	f7ff fa8b 	bl	800c728 <quorem>
 800d212:	4603      	mov	r3, r0
 800d214:	3330      	adds	r3, #48	@ 0x30
 800d216:	9003      	str	r0, [sp, #12]
 800d218:	4639      	mov	r1, r7
 800d21a:	9802      	ldr	r0, [sp, #8]
 800d21c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d21e:	f000 fb97 	bl	800d950 <__mcmp>
 800d222:	462a      	mov	r2, r5
 800d224:	9004      	str	r0, [sp, #16]
 800d226:	4621      	mov	r1, r4
 800d228:	4648      	mov	r0, r9
 800d22a:	f000 fbad 	bl	800d988 <__mdiff>
 800d22e:	68c2      	ldr	r2, [r0, #12]
 800d230:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d232:	4606      	mov	r6, r0
 800d234:	bb02      	cbnz	r2, 800d278 <_dtoa_r+0xa40>
 800d236:	4601      	mov	r1, r0
 800d238:	9802      	ldr	r0, [sp, #8]
 800d23a:	f000 fb89 	bl	800d950 <__mcmp>
 800d23e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d240:	4602      	mov	r2, r0
 800d242:	4631      	mov	r1, r6
 800d244:	4648      	mov	r0, r9
 800d246:	920c      	str	r2, [sp, #48]	@ 0x30
 800d248:	9309      	str	r3, [sp, #36]	@ 0x24
 800d24a:	f000 f94f 	bl	800d4ec <_Bfree>
 800d24e:	9b07      	ldr	r3, [sp, #28]
 800d250:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d252:	9e00      	ldr	r6, [sp, #0]
 800d254:	ea42 0103 	orr.w	r1, r2, r3
 800d258:	9b06      	ldr	r3, [sp, #24]
 800d25a:	4319      	orrs	r1, r3
 800d25c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d25e:	d10d      	bne.n	800d27c <_dtoa_r+0xa44>
 800d260:	2b39      	cmp	r3, #57	@ 0x39
 800d262:	d027      	beq.n	800d2b4 <_dtoa_r+0xa7c>
 800d264:	9a04      	ldr	r2, [sp, #16]
 800d266:	2a00      	cmp	r2, #0
 800d268:	dd01      	ble.n	800d26e <_dtoa_r+0xa36>
 800d26a:	9b03      	ldr	r3, [sp, #12]
 800d26c:	3331      	adds	r3, #49	@ 0x31
 800d26e:	f88b 3000 	strb.w	r3, [fp]
 800d272:	e52e      	b.n	800ccd2 <_dtoa_r+0x49a>
 800d274:	4628      	mov	r0, r5
 800d276:	e7b9      	b.n	800d1ec <_dtoa_r+0x9b4>
 800d278:	2201      	movs	r2, #1
 800d27a:	e7e2      	b.n	800d242 <_dtoa_r+0xa0a>
 800d27c:	9904      	ldr	r1, [sp, #16]
 800d27e:	2900      	cmp	r1, #0
 800d280:	db04      	blt.n	800d28c <_dtoa_r+0xa54>
 800d282:	9807      	ldr	r0, [sp, #28]
 800d284:	4301      	orrs	r1, r0
 800d286:	9806      	ldr	r0, [sp, #24]
 800d288:	4301      	orrs	r1, r0
 800d28a:	d120      	bne.n	800d2ce <_dtoa_r+0xa96>
 800d28c:	2a00      	cmp	r2, #0
 800d28e:	ddee      	ble.n	800d26e <_dtoa_r+0xa36>
 800d290:	9902      	ldr	r1, [sp, #8]
 800d292:	9300      	str	r3, [sp, #0]
 800d294:	2201      	movs	r2, #1
 800d296:	4648      	mov	r0, r9
 800d298:	f000 faee 	bl	800d878 <__lshift>
 800d29c:	4621      	mov	r1, r4
 800d29e:	9002      	str	r0, [sp, #8]
 800d2a0:	f000 fb56 	bl	800d950 <__mcmp>
 800d2a4:	2800      	cmp	r0, #0
 800d2a6:	9b00      	ldr	r3, [sp, #0]
 800d2a8:	dc02      	bgt.n	800d2b0 <_dtoa_r+0xa78>
 800d2aa:	d1e0      	bne.n	800d26e <_dtoa_r+0xa36>
 800d2ac:	07da      	lsls	r2, r3, #31
 800d2ae:	d5de      	bpl.n	800d26e <_dtoa_r+0xa36>
 800d2b0:	2b39      	cmp	r3, #57	@ 0x39
 800d2b2:	d1da      	bne.n	800d26a <_dtoa_r+0xa32>
 800d2b4:	2339      	movs	r3, #57	@ 0x39
 800d2b6:	f88b 3000 	strb.w	r3, [fp]
 800d2ba:	4633      	mov	r3, r6
 800d2bc:	461e      	mov	r6, r3
 800d2be:	3b01      	subs	r3, #1
 800d2c0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d2c4:	2a39      	cmp	r2, #57	@ 0x39
 800d2c6:	d04e      	beq.n	800d366 <_dtoa_r+0xb2e>
 800d2c8:	3201      	adds	r2, #1
 800d2ca:	701a      	strb	r2, [r3, #0]
 800d2cc:	e501      	b.n	800ccd2 <_dtoa_r+0x49a>
 800d2ce:	2a00      	cmp	r2, #0
 800d2d0:	dd03      	ble.n	800d2da <_dtoa_r+0xaa2>
 800d2d2:	2b39      	cmp	r3, #57	@ 0x39
 800d2d4:	d0ee      	beq.n	800d2b4 <_dtoa_r+0xa7c>
 800d2d6:	3301      	adds	r3, #1
 800d2d8:	e7c9      	b.n	800d26e <_dtoa_r+0xa36>
 800d2da:	9a00      	ldr	r2, [sp, #0]
 800d2dc:	9908      	ldr	r1, [sp, #32]
 800d2de:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d2e2:	428a      	cmp	r2, r1
 800d2e4:	d028      	beq.n	800d338 <_dtoa_r+0xb00>
 800d2e6:	9902      	ldr	r1, [sp, #8]
 800d2e8:	2300      	movs	r3, #0
 800d2ea:	220a      	movs	r2, #10
 800d2ec:	4648      	mov	r0, r9
 800d2ee:	f000 f91f 	bl	800d530 <__multadd>
 800d2f2:	42af      	cmp	r7, r5
 800d2f4:	9002      	str	r0, [sp, #8]
 800d2f6:	f04f 0300 	mov.w	r3, #0
 800d2fa:	f04f 020a 	mov.w	r2, #10
 800d2fe:	4639      	mov	r1, r7
 800d300:	4648      	mov	r0, r9
 800d302:	d107      	bne.n	800d314 <_dtoa_r+0xadc>
 800d304:	f000 f914 	bl	800d530 <__multadd>
 800d308:	4607      	mov	r7, r0
 800d30a:	4605      	mov	r5, r0
 800d30c:	9b00      	ldr	r3, [sp, #0]
 800d30e:	3301      	adds	r3, #1
 800d310:	9300      	str	r3, [sp, #0]
 800d312:	e777      	b.n	800d204 <_dtoa_r+0x9cc>
 800d314:	f000 f90c 	bl	800d530 <__multadd>
 800d318:	4629      	mov	r1, r5
 800d31a:	4607      	mov	r7, r0
 800d31c:	2300      	movs	r3, #0
 800d31e:	220a      	movs	r2, #10
 800d320:	4648      	mov	r0, r9
 800d322:	f000 f905 	bl	800d530 <__multadd>
 800d326:	4605      	mov	r5, r0
 800d328:	e7f0      	b.n	800d30c <_dtoa_r+0xad4>
 800d32a:	f1bb 0f00 	cmp.w	fp, #0
 800d32e:	bfcc      	ite	gt
 800d330:	465e      	movgt	r6, fp
 800d332:	2601      	movle	r6, #1
 800d334:	4456      	add	r6, sl
 800d336:	2700      	movs	r7, #0
 800d338:	9902      	ldr	r1, [sp, #8]
 800d33a:	9300      	str	r3, [sp, #0]
 800d33c:	2201      	movs	r2, #1
 800d33e:	4648      	mov	r0, r9
 800d340:	f000 fa9a 	bl	800d878 <__lshift>
 800d344:	4621      	mov	r1, r4
 800d346:	9002      	str	r0, [sp, #8]
 800d348:	f000 fb02 	bl	800d950 <__mcmp>
 800d34c:	2800      	cmp	r0, #0
 800d34e:	dcb4      	bgt.n	800d2ba <_dtoa_r+0xa82>
 800d350:	d102      	bne.n	800d358 <_dtoa_r+0xb20>
 800d352:	9b00      	ldr	r3, [sp, #0]
 800d354:	07db      	lsls	r3, r3, #31
 800d356:	d4b0      	bmi.n	800d2ba <_dtoa_r+0xa82>
 800d358:	4633      	mov	r3, r6
 800d35a:	461e      	mov	r6, r3
 800d35c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d360:	2a30      	cmp	r2, #48	@ 0x30
 800d362:	d0fa      	beq.n	800d35a <_dtoa_r+0xb22>
 800d364:	e4b5      	b.n	800ccd2 <_dtoa_r+0x49a>
 800d366:	459a      	cmp	sl, r3
 800d368:	d1a8      	bne.n	800d2bc <_dtoa_r+0xa84>
 800d36a:	2331      	movs	r3, #49	@ 0x31
 800d36c:	f108 0801 	add.w	r8, r8, #1
 800d370:	f88a 3000 	strb.w	r3, [sl]
 800d374:	e4ad      	b.n	800ccd2 <_dtoa_r+0x49a>
 800d376:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d378:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800d3d4 <_dtoa_r+0xb9c>
 800d37c:	b11b      	cbz	r3, 800d386 <_dtoa_r+0xb4e>
 800d37e:	f10a 0308 	add.w	r3, sl, #8
 800d382:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d384:	6013      	str	r3, [r2, #0]
 800d386:	4650      	mov	r0, sl
 800d388:	b017      	add	sp, #92	@ 0x5c
 800d38a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d38e:	9b07      	ldr	r3, [sp, #28]
 800d390:	2b01      	cmp	r3, #1
 800d392:	f77f ae2e 	ble.w	800cff2 <_dtoa_r+0x7ba>
 800d396:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d398:	9308      	str	r3, [sp, #32]
 800d39a:	2001      	movs	r0, #1
 800d39c:	e64d      	b.n	800d03a <_dtoa_r+0x802>
 800d39e:	f1bb 0f00 	cmp.w	fp, #0
 800d3a2:	f77f aed9 	ble.w	800d158 <_dtoa_r+0x920>
 800d3a6:	4656      	mov	r6, sl
 800d3a8:	9802      	ldr	r0, [sp, #8]
 800d3aa:	4621      	mov	r1, r4
 800d3ac:	f7ff f9bc 	bl	800c728 <quorem>
 800d3b0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800d3b4:	f806 3b01 	strb.w	r3, [r6], #1
 800d3b8:	eba6 020a 	sub.w	r2, r6, sl
 800d3bc:	4593      	cmp	fp, r2
 800d3be:	ddb4      	ble.n	800d32a <_dtoa_r+0xaf2>
 800d3c0:	9902      	ldr	r1, [sp, #8]
 800d3c2:	2300      	movs	r3, #0
 800d3c4:	220a      	movs	r2, #10
 800d3c6:	4648      	mov	r0, r9
 800d3c8:	f000 f8b2 	bl	800d530 <__multadd>
 800d3cc:	9002      	str	r0, [sp, #8]
 800d3ce:	e7eb      	b.n	800d3a8 <_dtoa_r+0xb70>
 800d3d0:	0800e520 	.word	0x0800e520
 800d3d4:	0800e4a4 	.word	0x0800e4a4

0800d3d8 <_free_r>:
 800d3d8:	b538      	push	{r3, r4, r5, lr}
 800d3da:	4605      	mov	r5, r0
 800d3dc:	2900      	cmp	r1, #0
 800d3de:	d041      	beq.n	800d464 <_free_r+0x8c>
 800d3e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d3e4:	1f0c      	subs	r4, r1, #4
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	bfb8      	it	lt
 800d3ea:	18e4      	addlt	r4, r4, r3
 800d3ec:	f7fe fa88 	bl	800b900 <__malloc_lock>
 800d3f0:	4a1d      	ldr	r2, [pc, #116]	@ (800d468 <_free_r+0x90>)
 800d3f2:	6813      	ldr	r3, [r2, #0]
 800d3f4:	b933      	cbnz	r3, 800d404 <_free_r+0x2c>
 800d3f6:	6063      	str	r3, [r4, #4]
 800d3f8:	6014      	str	r4, [r2, #0]
 800d3fa:	4628      	mov	r0, r5
 800d3fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d400:	f7fe ba84 	b.w	800b90c <__malloc_unlock>
 800d404:	42a3      	cmp	r3, r4
 800d406:	d908      	bls.n	800d41a <_free_r+0x42>
 800d408:	6820      	ldr	r0, [r4, #0]
 800d40a:	1821      	adds	r1, r4, r0
 800d40c:	428b      	cmp	r3, r1
 800d40e:	bf01      	itttt	eq
 800d410:	6819      	ldreq	r1, [r3, #0]
 800d412:	685b      	ldreq	r3, [r3, #4]
 800d414:	1809      	addeq	r1, r1, r0
 800d416:	6021      	streq	r1, [r4, #0]
 800d418:	e7ed      	b.n	800d3f6 <_free_r+0x1e>
 800d41a:	461a      	mov	r2, r3
 800d41c:	685b      	ldr	r3, [r3, #4]
 800d41e:	b10b      	cbz	r3, 800d424 <_free_r+0x4c>
 800d420:	42a3      	cmp	r3, r4
 800d422:	d9fa      	bls.n	800d41a <_free_r+0x42>
 800d424:	6811      	ldr	r1, [r2, #0]
 800d426:	1850      	adds	r0, r2, r1
 800d428:	42a0      	cmp	r0, r4
 800d42a:	d10b      	bne.n	800d444 <_free_r+0x6c>
 800d42c:	6820      	ldr	r0, [r4, #0]
 800d42e:	4401      	add	r1, r0
 800d430:	1850      	adds	r0, r2, r1
 800d432:	4283      	cmp	r3, r0
 800d434:	6011      	str	r1, [r2, #0]
 800d436:	d1e0      	bne.n	800d3fa <_free_r+0x22>
 800d438:	6818      	ldr	r0, [r3, #0]
 800d43a:	685b      	ldr	r3, [r3, #4]
 800d43c:	6053      	str	r3, [r2, #4]
 800d43e:	4408      	add	r0, r1
 800d440:	6010      	str	r0, [r2, #0]
 800d442:	e7da      	b.n	800d3fa <_free_r+0x22>
 800d444:	d902      	bls.n	800d44c <_free_r+0x74>
 800d446:	230c      	movs	r3, #12
 800d448:	602b      	str	r3, [r5, #0]
 800d44a:	e7d6      	b.n	800d3fa <_free_r+0x22>
 800d44c:	6820      	ldr	r0, [r4, #0]
 800d44e:	1821      	adds	r1, r4, r0
 800d450:	428b      	cmp	r3, r1
 800d452:	bf04      	itt	eq
 800d454:	6819      	ldreq	r1, [r3, #0]
 800d456:	685b      	ldreq	r3, [r3, #4]
 800d458:	6063      	str	r3, [r4, #4]
 800d45a:	bf04      	itt	eq
 800d45c:	1809      	addeq	r1, r1, r0
 800d45e:	6021      	streq	r1, [r4, #0]
 800d460:	6054      	str	r4, [r2, #4]
 800d462:	e7ca      	b.n	800d3fa <_free_r+0x22>
 800d464:	bd38      	pop	{r3, r4, r5, pc}
 800d466:	bf00      	nop
 800d468:	20001de4 	.word	0x20001de4

0800d46c <_Balloc>:
 800d46c:	b570      	push	{r4, r5, r6, lr}
 800d46e:	69c6      	ldr	r6, [r0, #28]
 800d470:	4604      	mov	r4, r0
 800d472:	460d      	mov	r5, r1
 800d474:	b976      	cbnz	r6, 800d494 <_Balloc+0x28>
 800d476:	2010      	movs	r0, #16
 800d478:	f7fe f990 	bl	800b79c <malloc>
 800d47c:	4602      	mov	r2, r0
 800d47e:	61e0      	str	r0, [r4, #28]
 800d480:	b920      	cbnz	r0, 800d48c <_Balloc+0x20>
 800d482:	4b18      	ldr	r3, [pc, #96]	@ (800d4e4 <_Balloc+0x78>)
 800d484:	4818      	ldr	r0, [pc, #96]	@ (800d4e8 <_Balloc+0x7c>)
 800d486:	216b      	movs	r1, #107	@ 0x6b
 800d488:	f7fe f96a 	bl	800b760 <__assert_func>
 800d48c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d490:	6006      	str	r6, [r0, #0]
 800d492:	60c6      	str	r6, [r0, #12]
 800d494:	69e6      	ldr	r6, [r4, #28]
 800d496:	68f3      	ldr	r3, [r6, #12]
 800d498:	b183      	cbz	r3, 800d4bc <_Balloc+0x50>
 800d49a:	69e3      	ldr	r3, [r4, #28]
 800d49c:	68db      	ldr	r3, [r3, #12]
 800d49e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d4a2:	b9b8      	cbnz	r0, 800d4d4 <_Balloc+0x68>
 800d4a4:	2101      	movs	r1, #1
 800d4a6:	fa01 f605 	lsl.w	r6, r1, r5
 800d4aa:	1d72      	adds	r2, r6, #5
 800d4ac:	0092      	lsls	r2, r2, #2
 800d4ae:	4620      	mov	r0, r4
 800d4b0:	f000 fe1a 	bl	800e0e8 <_calloc_r>
 800d4b4:	b160      	cbz	r0, 800d4d0 <_Balloc+0x64>
 800d4b6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d4ba:	e00e      	b.n	800d4da <_Balloc+0x6e>
 800d4bc:	2221      	movs	r2, #33	@ 0x21
 800d4be:	2104      	movs	r1, #4
 800d4c0:	4620      	mov	r0, r4
 800d4c2:	f000 fe11 	bl	800e0e8 <_calloc_r>
 800d4c6:	69e3      	ldr	r3, [r4, #28]
 800d4c8:	60f0      	str	r0, [r6, #12]
 800d4ca:	68db      	ldr	r3, [r3, #12]
 800d4cc:	2b00      	cmp	r3, #0
 800d4ce:	d1e4      	bne.n	800d49a <_Balloc+0x2e>
 800d4d0:	2000      	movs	r0, #0
 800d4d2:	bd70      	pop	{r4, r5, r6, pc}
 800d4d4:	6802      	ldr	r2, [r0, #0]
 800d4d6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d4da:	2300      	movs	r3, #0
 800d4dc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d4e0:	e7f7      	b.n	800d4d2 <_Balloc+0x66>
 800d4e2:	bf00      	nop
 800d4e4:	0800e4b1 	.word	0x0800e4b1
 800d4e8:	0800e531 	.word	0x0800e531

0800d4ec <_Bfree>:
 800d4ec:	b570      	push	{r4, r5, r6, lr}
 800d4ee:	69c6      	ldr	r6, [r0, #28]
 800d4f0:	4605      	mov	r5, r0
 800d4f2:	460c      	mov	r4, r1
 800d4f4:	b976      	cbnz	r6, 800d514 <_Bfree+0x28>
 800d4f6:	2010      	movs	r0, #16
 800d4f8:	f7fe f950 	bl	800b79c <malloc>
 800d4fc:	4602      	mov	r2, r0
 800d4fe:	61e8      	str	r0, [r5, #28]
 800d500:	b920      	cbnz	r0, 800d50c <_Bfree+0x20>
 800d502:	4b09      	ldr	r3, [pc, #36]	@ (800d528 <_Bfree+0x3c>)
 800d504:	4809      	ldr	r0, [pc, #36]	@ (800d52c <_Bfree+0x40>)
 800d506:	218f      	movs	r1, #143	@ 0x8f
 800d508:	f7fe f92a 	bl	800b760 <__assert_func>
 800d50c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d510:	6006      	str	r6, [r0, #0]
 800d512:	60c6      	str	r6, [r0, #12]
 800d514:	b13c      	cbz	r4, 800d526 <_Bfree+0x3a>
 800d516:	69eb      	ldr	r3, [r5, #28]
 800d518:	6862      	ldr	r2, [r4, #4]
 800d51a:	68db      	ldr	r3, [r3, #12]
 800d51c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d520:	6021      	str	r1, [r4, #0]
 800d522:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d526:	bd70      	pop	{r4, r5, r6, pc}
 800d528:	0800e4b1 	.word	0x0800e4b1
 800d52c:	0800e531 	.word	0x0800e531

0800d530 <__multadd>:
 800d530:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d534:	690d      	ldr	r5, [r1, #16]
 800d536:	4607      	mov	r7, r0
 800d538:	460c      	mov	r4, r1
 800d53a:	461e      	mov	r6, r3
 800d53c:	f101 0c14 	add.w	ip, r1, #20
 800d540:	2000      	movs	r0, #0
 800d542:	f8dc 3000 	ldr.w	r3, [ip]
 800d546:	b299      	uxth	r1, r3
 800d548:	fb02 6101 	mla	r1, r2, r1, r6
 800d54c:	0c1e      	lsrs	r6, r3, #16
 800d54e:	0c0b      	lsrs	r3, r1, #16
 800d550:	fb02 3306 	mla	r3, r2, r6, r3
 800d554:	b289      	uxth	r1, r1
 800d556:	3001      	adds	r0, #1
 800d558:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d55c:	4285      	cmp	r5, r0
 800d55e:	f84c 1b04 	str.w	r1, [ip], #4
 800d562:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d566:	dcec      	bgt.n	800d542 <__multadd+0x12>
 800d568:	b30e      	cbz	r6, 800d5ae <__multadd+0x7e>
 800d56a:	68a3      	ldr	r3, [r4, #8]
 800d56c:	42ab      	cmp	r3, r5
 800d56e:	dc19      	bgt.n	800d5a4 <__multadd+0x74>
 800d570:	6861      	ldr	r1, [r4, #4]
 800d572:	4638      	mov	r0, r7
 800d574:	3101      	adds	r1, #1
 800d576:	f7ff ff79 	bl	800d46c <_Balloc>
 800d57a:	4680      	mov	r8, r0
 800d57c:	b928      	cbnz	r0, 800d58a <__multadd+0x5a>
 800d57e:	4602      	mov	r2, r0
 800d580:	4b0c      	ldr	r3, [pc, #48]	@ (800d5b4 <__multadd+0x84>)
 800d582:	480d      	ldr	r0, [pc, #52]	@ (800d5b8 <__multadd+0x88>)
 800d584:	21ba      	movs	r1, #186	@ 0xba
 800d586:	f7fe f8eb 	bl	800b760 <__assert_func>
 800d58a:	6922      	ldr	r2, [r4, #16]
 800d58c:	3202      	adds	r2, #2
 800d58e:	f104 010c 	add.w	r1, r4, #12
 800d592:	0092      	lsls	r2, r2, #2
 800d594:	300c      	adds	r0, #12
 800d596:	f000 fd99 	bl	800e0cc <memcpy>
 800d59a:	4621      	mov	r1, r4
 800d59c:	4638      	mov	r0, r7
 800d59e:	f7ff ffa5 	bl	800d4ec <_Bfree>
 800d5a2:	4644      	mov	r4, r8
 800d5a4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d5a8:	3501      	adds	r5, #1
 800d5aa:	615e      	str	r6, [r3, #20]
 800d5ac:	6125      	str	r5, [r4, #16]
 800d5ae:	4620      	mov	r0, r4
 800d5b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d5b4:	0800e520 	.word	0x0800e520
 800d5b8:	0800e531 	.word	0x0800e531

0800d5bc <__hi0bits>:
 800d5bc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d5c0:	4603      	mov	r3, r0
 800d5c2:	bf36      	itet	cc
 800d5c4:	0403      	lslcc	r3, r0, #16
 800d5c6:	2000      	movcs	r0, #0
 800d5c8:	2010      	movcc	r0, #16
 800d5ca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d5ce:	bf3c      	itt	cc
 800d5d0:	021b      	lslcc	r3, r3, #8
 800d5d2:	3008      	addcc	r0, #8
 800d5d4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d5d8:	bf3c      	itt	cc
 800d5da:	011b      	lslcc	r3, r3, #4
 800d5dc:	3004      	addcc	r0, #4
 800d5de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d5e2:	bf3c      	itt	cc
 800d5e4:	009b      	lslcc	r3, r3, #2
 800d5e6:	3002      	addcc	r0, #2
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	db05      	blt.n	800d5f8 <__hi0bits+0x3c>
 800d5ec:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d5f0:	f100 0001 	add.w	r0, r0, #1
 800d5f4:	bf08      	it	eq
 800d5f6:	2020      	moveq	r0, #32
 800d5f8:	4770      	bx	lr

0800d5fa <__lo0bits>:
 800d5fa:	6803      	ldr	r3, [r0, #0]
 800d5fc:	4602      	mov	r2, r0
 800d5fe:	f013 0007 	ands.w	r0, r3, #7
 800d602:	d00b      	beq.n	800d61c <__lo0bits+0x22>
 800d604:	07d9      	lsls	r1, r3, #31
 800d606:	d421      	bmi.n	800d64c <__lo0bits+0x52>
 800d608:	0798      	lsls	r0, r3, #30
 800d60a:	bf49      	itett	mi
 800d60c:	085b      	lsrmi	r3, r3, #1
 800d60e:	089b      	lsrpl	r3, r3, #2
 800d610:	2001      	movmi	r0, #1
 800d612:	6013      	strmi	r3, [r2, #0]
 800d614:	bf5c      	itt	pl
 800d616:	6013      	strpl	r3, [r2, #0]
 800d618:	2002      	movpl	r0, #2
 800d61a:	4770      	bx	lr
 800d61c:	b299      	uxth	r1, r3
 800d61e:	b909      	cbnz	r1, 800d624 <__lo0bits+0x2a>
 800d620:	0c1b      	lsrs	r3, r3, #16
 800d622:	2010      	movs	r0, #16
 800d624:	b2d9      	uxtb	r1, r3
 800d626:	b909      	cbnz	r1, 800d62c <__lo0bits+0x32>
 800d628:	3008      	adds	r0, #8
 800d62a:	0a1b      	lsrs	r3, r3, #8
 800d62c:	0719      	lsls	r1, r3, #28
 800d62e:	bf04      	itt	eq
 800d630:	091b      	lsreq	r3, r3, #4
 800d632:	3004      	addeq	r0, #4
 800d634:	0799      	lsls	r1, r3, #30
 800d636:	bf04      	itt	eq
 800d638:	089b      	lsreq	r3, r3, #2
 800d63a:	3002      	addeq	r0, #2
 800d63c:	07d9      	lsls	r1, r3, #31
 800d63e:	d403      	bmi.n	800d648 <__lo0bits+0x4e>
 800d640:	085b      	lsrs	r3, r3, #1
 800d642:	f100 0001 	add.w	r0, r0, #1
 800d646:	d003      	beq.n	800d650 <__lo0bits+0x56>
 800d648:	6013      	str	r3, [r2, #0]
 800d64a:	4770      	bx	lr
 800d64c:	2000      	movs	r0, #0
 800d64e:	4770      	bx	lr
 800d650:	2020      	movs	r0, #32
 800d652:	4770      	bx	lr

0800d654 <__i2b>:
 800d654:	b510      	push	{r4, lr}
 800d656:	460c      	mov	r4, r1
 800d658:	2101      	movs	r1, #1
 800d65a:	f7ff ff07 	bl	800d46c <_Balloc>
 800d65e:	4602      	mov	r2, r0
 800d660:	b928      	cbnz	r0, 800d66e <__i2b+0x1a>
 800d662:	4b05      	ldr	r3, [pc, #20]	@ (800d678 <__i2b+0x24>)
 800d664:	4805      	ldr	r0, [pc, #20]	@ (800d67c <__i2b+0x28>)
 800d666:	f240 1145 	movw	r1, #325	@ 0x145
 800d66a:	f7fe f879 	bl	800b760 <__assert_func>
 800d66e:	2301      	movs	r3, #1
 800d670:	6144      	str	r4, [r0, #20]
 800d672:	6103      	str	r3, [r0, #16]
 800d674:	bd10      	pop	{r4, pc}
 800d676:	bf00      	nop
 800d678:	0800e520 	.word	0x0800e520
 800d67c:	0800e531 	.word	0x0800e531

0800d680 <__multiply>:
 800d680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d684:	4617      	mov	r7, r2
 800d686:	690a      	ldr	r2, [r1, #16]
 800d688:	693b      	ldr	r3, [r7, #16]
 800d68a:	429a      	cmp	r2, r3
 800d68c:	bfa8      	it	ge
 800d68e:	463b      	movge	r3, r7
 800d690:	4689      	mov	r9, r1
 800d692:	bfa4      	itt	ge
 800d694:	460f      	movge	r7, r1
 800d696:	4699      	movge	r9, r3
 800d698:	693d      	ldr	r5, [r7, #16]
 800d69a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d69e:	68bb      	ldr	r3, [r7, #8]
 800d6a0:	6879      	ldr	r1, [r7, #4]
 800d6a2:	eb05 060a 	add.w	r6, r5, sl
 800d6a6:	42b3      	cmp	r3, r6
 800d6a8:	b085      	sub	sp, #20
 800d6aa:	bfb8      	it	lt
 800d6ac:	3101      	addlt	r1, #1
 800d6ae:	f7ff fedd 	bl	800d46c <_Balloc>
 800d6b2:	b930      	cbnz	r0, 800d6c2 <__multiply+0x42>
 800d6b4:	4602      	mov	r2, r0
 800d6b6:	4b41      	ldr	r3, [pc, #260]	@ (800d7bc <__multiply+0x13c>)
 800d6b8:	4841      	ldr	r0, [pc, #260]	@ (800d7c0 <__multiply+0x140>)
 800d6ba:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d6be:	f7fe f84f 	bl	800b760 <__assert_func>
 800d6c2:	f100 0414 	add.w	r4, r0, #20
 800d6c6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d6ca:	4623      	mov	r3, r4
 800d6cc:	2200      	movs	r2, #0
 800d6ce:	4573      	cmp	r3, lr
 800d6d0:	d320      	bcc.n	800d714 <__multiply+0x94>
 800d6d2:	f107 0814 	add.w	r8, r7, #20
 800d6d6:	f109 0114 	add.w	r1, r9, #20
 800d6da:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d6de:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d6e2:	9302      	str	r3, [sp, #8]
 800d6e4:	1beb      	subs	r3, r5, r7
 800d6e6:	3b15      	subs	r3, #21
 800d6e8:	f023 0303 	bic.w	r3, r3, #3
 800d6ec:	3304      	adds	r3, #4
 800d6ee:	3715      	adds	r7, #21
 800d6f0:	42bd      	cmp	r5, r7
 800d6f2:	bf38      	it	cc
 800d6f4:	2304      	movcc	r3, #4
 800d6f6:	9301      	str	r3, [sp, #4]
 800d6f8:	9b02      	ldr	r3, [sp, #8]
 800d6fa:	9103      	str	r1, [sp, #12]
 800d6fc:	428b      	cmp	r3, r1
 800d6fe:	d80c      	bhi.n	800d71a <__multiply+0x9a>
 800d700:	2e00      	cmp	r6, #0
 800d702:	dd03      	ble.n	800d70c <__multiply+0x8c>
 800d704:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d708:	2b00      	cmp	r3, #0
 800d70a:	d055      	beq.n	800d7b8 <__multiply+0x138>
 800d70c:	6106      	str	r6, [r0, #16]
 800d70e:	b005      	add	sp, #20
 800d710:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d714:	f843 2b04 	str.w	r2, [r3], #4
 800d718:	e7d9      	b.n	800d6ce <__multiply+0x4e>
 800d71a:	f8b1 a000 	ldrh.w	sl, [r1]
 800d71e:	f1ba 0f00 	cmp.w	sl, #0
 800d722:	d01f      	beq.n	800d764 <__multiply+0xe4>
 800d724:	46c4      	mov	ip, r8
 800d726:	46a1      	mov	r9, r4
 800d728:	2700      	movs	r7, #0
 800d72a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d72e:	f8d9 3000 	ldr.w	r3, [r9]
 800d732:	fa1f fb82 	uxth.w	fp, r2
 800d736:	b29b      	uxth	r3, r3
 800d738:	fb0a 330b 	mla	r3, sl, fp, r3
 800d73c:	443b      	add	r3, r7
 800d73e:	f8d9 7000 	ldr.w	r7, [r9]
 800d742:	0c12      	lsrs	r2, r2, #16
 800d744:	0c3f      	lsrs	r7, r7, #16
 800d746:	fb0a 7202 	mla	r2, sl, r2, r7
 800d74a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d74e:	b29b      	uxth	r3, r3
 800d750:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d754:	4565      	cmp	r5, ip
 800d756:	f849 3b04 	str.w	r3, [r9], #4
 800d75a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d75e:	d8e4      	bhi.n	800d72a <__multiply+0xaa>
 800d760:	9b01      	ldr	r3, [sp, #4]
 800d762:	50e7      	str	r7, [r4, r3]
 800d764:	9b03      	ldr	r3, [sp, #12]
 800d766:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d76a:	3104      	adds	r1, #4
 800d76c:	f1b9 0f00 	cmp.w	r9, #0
 800d770:	d020      	beq.n	800d7b4 <__multiply+0x134>
 800d772:	6823      	ldr	r3, [r4, #0]
 800d774:	4647      	mov	r7, r8
 800d776:	46a4      	mov	ip, r4
 800d778:	f04f 0a00 	mov.w	sl, #0
 800d77c:	f8b7 b000 	ldrh.w	fp, [r7]
 800d780:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d784:	fb09 220b 	mla	r2, r9, fp, r2
 800d788:	4452      	add	r2, sl
 800d78a:	b29b      	uxth	r3, r3
 800d78c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d790:	f84c 3b04 	str.w	r3, [ip], #4
 800d794:	f857 3b04 	ldr.w	r3, [r7], #4
 800d798:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d79c:	f8bc 3000 	ldrh.w	r3, [ip]
 800d7a0:	fb09 330a 	mla	r3, r9, sl, r3
 800d7a4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d7a8:	42bd      	cmp	r5, r7
 800d7aa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d7ae:	d8e5      	bhi.n	800d77c <__multiply+0xfc>
 800d7b0:	9a01      	ldr	r2, [sp, #4]
 800d7b2:	50a3      	str	r3, [r4, r2]
 800d7b4:	3404      	adds	r4, #4
 800d7b6:	e79f      	b.n	800d6f8 <__multiply+0x78>
 800d7b8:	3e01      	subs	r6, #1
 800d7ba:	e7a1      	b.n	800d700 <__multiply+0x80>
 800d7bc:	0800e520 	.word	0x0800e520
 800d7c0:	0800e531 	.word	0x0800e531

0800d7c4 <__pow5mult>:
 800d7c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d7c8:	4615      	mov	r5, r2
 800d7ca:	f012 0203 	ands.w	r2, r2, #3
 800d7ce:	4607      	mov	r7, r0
 800d7d0:	460e      	mov	r6, r1
 800d7d2:	d007      	beq.n	800d7e4 <__pow5mult+0x20>
 800d7d4:	4c25      	ldr	r4, [pc, #148]	@ (800d86c <__pow5mult+0xa8>)
 800d7d6:	3a01      	subs	r2, #1
 800d7d8:	2300      	movs	r3, #0
 800d7da:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d7de:	f7ff fea7 	bl	800d530 <__multadd>
 800d7e2:	4606      	mov	r6, r0
 800d7e4:	10ad      	asrs	r5, r5, #2
 800d7e6:	d03d      	beq.n	800d864 <__pow5mult+0xa0>
 800d7e8:	69fc      	ldr	r4, [r7, #28]
 800d7ea:	b97c      	cbnz	r4, 800d80c <__pow5mult+0x48>
 800d7ec:	2010      	movs	r0, #16
 800d7ee:	f7fd ffd5 	bl	800b79c <malloc>
 800d7f2:	4602      	mov	r2, r0
 800d7f4:	61f8      	str	r0, [r7, #28]
 800d7f6:	b928      	cbnz	r0, 800d804 <__pow5mult+0x40>
 800d7f8:	4b1d      	ldr	r3, [pc, #116]	@ (800d870 <__pow5mult+0xac>)
 800d7fa:	481e      	ldr	r0, [pc, #120]	@ (800d874 <__pow5mult+0xb0>)
 800d7fc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d800:	f7fd ffae 	bl	800b760 <__assert_func>
 800d804:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d808:	6004      	str	r4, [r0, #0]
 800d80a:	60c4      	str	r4, [r0, #12]
 800d80c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d810:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d814:	b94c      	cbnz	r4, 800d82a <__pow5mult+0x66>
 800d816:	f240 2171 	movw	r1, #625	@ 0x271
 800d81a:	4638      	mov	r0, r7
 800d81c:	f7ff ff1a 	bl	800d654 <__i2b>
 800d820:	2300      	movs	r3, #0
 800d822:	f8c8 0008 	str.w	r0, [r8, #8]
 800d826:	4604      	mov	r4, r0
 800d828:	6003      	str	r3, [r0, #0]
 800d82a:	f04f 0900 	mov.w	r9, #0
 800d82e:	07eb      	lsls	r3, r5, #31
 800d830:	d50a      	bpl.n	800d848 <__pow5mult+0x84>
 800d832:	4631      	mov	r1, r6
 800d834:	4622      	mov	r2, r4
 800d836:	4638      	mov	r0, r7
 800d838:	f7ff ff22 	bl	800d680 <__multiply>
 800d83c:	4631      	mov	r1, r6
 800d83e:	4680      	mov	r8, r0
 800d840:	4638      	mov	r0, r7
 800d842:	f7ff fe53 	bl	800d4ec <_Bfree>
 800d846:	4646      	mov	r6, r8
 800d848:	106d      	asrs	r5, r5, #1
 800d84a:	d00b      	beq.n	800d864 <__pow5mult+0xa0>
 800d84c:	6820      	ldr	r0, [r4, #0]
 800d84e:	b938      	cbnz	r0, 800d860 <__pow5mult+0x9c>
 800d850:	4622      	mov	r2, r4
 800d852:	4621      	mov	r1, r4
 800d854:	4638      	mov	r0, r7
 800d856:	f7ff ff13 	bl	800d680 <__multiply>
 800d85a:	6020      	str	r0, [r4, #0]
 800d85c:	f8c0 9000 	str.w	r9, [r0]
 800d860:	4604      	mov	r4, r0
 800d862:	e7e4      	b.n	800d82e <__pow5mult+0x6a>
 800d864:	4630      	mov	r0, r6
 800d866:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d86a:	bf00      	nop
 800d86c:	0800e5a8 	.word	0x0800e5a8
 800d870:	0800e4b1 	.word	0x0800e4b1
 800d874:	0800e531 	.word	0x0800e531

0800d878 <__lshift>:
 800d878:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d87c:	460c      	mov	r4, r1
 800d87e:	6849      	ldr	r1, [r1, #4]
 800d880:	6923      	ldr	r3, [r4, #16]
 800d882:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d886:	68a3      	ldr	r3, [r4, #8]
 800d888:	4607      	mov	r7, r0
 800d88a:	4691      	mov	r9, r2
 800d88c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d890:	f108 0601 	add.w	r6, r8, #1
 800d894:	42b3      	cmp	r3, r6
 800d896:	db0b      	blt.n	800d8b0 <__lshift+0x38>
 800d898:	4638      	mov	r0, r7
 800d89a:	f7ff fde7 	bl	800d46c <_Balloc>
 800d89e:	4605      	mov	r5, r0
 800d8a0:	b948      	cbnz	r0, 800d8b6 <__lshift+0x3e>
 800d8a2:	4602      	mov	r2, r0
 800d8a4:	4b28      	ldr	r3, [pc, #160]	@ (800d948 <__lshift+0xd0>)
 800d8a6:	4829      	ldr	r0, [pc, #164]	@ (800d94c <__lshift+0xd4>)
 800d8a8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d8ac:	f7fd ff58 	bl	800b760 <__assert_func>
 800d8b0:	3101      	adds	r1, #1
 800d8b2:	005b      	lsls	r3, r3, #1
 800d8b4:	e7ee      	b.n	800d894 <__lshift+0x1c>
 800d8b6:	2300      	movs	r3, #0
 800d8b8:	f100 0114 	add.w	r1, r0, #20
 800d8bc:	f100 0210 	add.w	r2, r0, #16
 800d8c0:	4618      	mov	r0, r3
 800d8c2:	4553      	cmp	r3, sl
 800d8c4:	db33      	blt.n	800d92e <__lshift+0xb6>
 800d8c6:	6920      	ldr	r0, [r4, #16]
 800d8c8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d8cc:	f104 0314 	add.w	r3, r4, #20
 800d8d0:	f019 091f 	ands.w	r9, r9, #31
 800d8d4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d8d8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d8dc:	d02b      	beq.n	800d936 <__lshift+0xbe>
 800d8de:	f1c9 0e20 	rsb	lr, r9, #32
 800d8e2:	468a      	mov	sl, r1
 800d8e4:	2200      	movs	r2, #0
 800d8e6:	6818      	ldr	r0, [r3, #0]
 800d8e8:	fa00 f009 	lsl.w	r0, r0, r9
 800d8ec:	4310      	orrs	r0, r2
 800d8ee:	f84a 0b04 	str.w	r0, [sl], #4
 800d8f2:	f853 2b04 	ldr.w	r2, [r3], #4
 800d8f6:	459c      	cmp	ip, r3
 800d8f8:	fa22 f20e 	lsr.w	r2, r2, lr
 800d8fc:	d8f3      	bhi.n	800d8e6 <__lshift+0x6e>
 800d8fe:	ebac 0304 	sub.w	r3, ip, r4
 800d902:	3b15      	subs	r3, #21
 800d904:	f023 0303 	bic.w	r3, r3, #3
 800d908:	3304      	adds	r3, #4
 800d90a:	f104 0015 	add.w	r0, r4, #21
 800d90e:	4560      	cmp	r0, ip
 800d910:	bf88      	it	hi
 800d912:	2304      	movhi	r3, #4
 800d914:	50ca      	str	r2, [r1, r3]
 800d916:	b10a      	cbz	r2, 800d91c <__lshift+0xa4>
 800d918:	f108 0602 	add.w	r6, r8, #2
 800d91c:	3e01      	subs	r6, #1
 800d91e:	4638      	mov	r0, r7
 800d920:	612e      	str	r6, [r5, #16]
 800d922:	4621      	mov	r1, r4
 800d924:	f7ff fde2 	bl	800d4ec <_Bfree>
 800d928:	4628      	mov	r0, r5
 800d92a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d92e:	f842 0f04 	str.w	r0, [r2, #4]!
 800d932:	3301      	adds	r3, #1
 800d934:	e7c5      	b.n	800d8c2 <__lshift+0x4a>
 800d936:	3904      	subs	r1, #4
 800d938:	f853 2b04 	ldr.w	r2, [r3], #4
 800d93c:	f841 2f04 	str.w	r2, [r1, #4]!
 800d940:	459c      	cmp	ip, r3
 800d942:	d8f9      	bhi.n	800d938 <__lshift+0xc0>
 800d944:	e7ea      	b.n	800d91c <__lshift+0xa4>
 800d946:	bf00      	nop
 800d948:	0800e520 	.word	0x0800e520
 800d94c:	0800e531 	.word	0x0800e531

0800d950 <__mcmp>:
 800d950:	690a      	ldr	r2, [r1, #16]
 800d952:	4603      	mov	r3, r0
 800d954:	6900      	ldr	r0, [r0, #16]
 800d956:	1a80      	subs	r0, r0, r2
 800d958:	b530      	push	{r4, r5, lr}
 800d95a:	d10e      	bne.n	800d97a <__mcmp+0x2a>
 800d95c:	3314      	adds	r3, #20
 800d95e:	3114      	adds	r1, #20
 800d960:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d964:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d968:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d96c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d970:	4295      	cmp	r5, r2
 800d972:	d003      	beq.n	800d97c <__mcmp+0x2c>
 800d974:	d205      	bcs.n	800d982 <__mcmp+0x32>
 800d976:	f04f 30ff 	mov.w	r0, #4294967295
 800d97a:	bd30      	pop	{r4, r5, pc}
 800d97c:	42a3      	cmp	r3, r4
 800d97e:	d3f3      	bcc.n	800d968 <__mcmp+0x18>
 800d980:	e7fb      	b.n	800d97a <__mcmp+0x2a>
 800d982:	2001      	movs	r0, #1
 800d984:	e7f9      	b.n	800d97a <__mcmp+0x2a>
	...

0800d988 <__mdiff>:
 800d988:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d98c:	4689      	mov	r9, r1
 800d98e:	4606      	mov	r6, r0
 800d990:	4611      	mov	r1, r2
 800d992:	4648      	mov	r0, r9
 800d994:	4614      	mov	r4, r2
 800d996:	f7ff ffdb 	bl	800d950 <__mcmp>
 800d99a:	1e05      	subs	r5, r0, #0
 800d99c:	d112      	bne.n	800d9c4 <__mdiff+0x3c>
 800d99e:	4629      	mov	r1, r5
 800d9a0:	4630      	mov	r0, r6
 800d9a2:	f7ff fd63 	bl	800d46c <_Balloc>
 800d9a6:	4602      	mov	r2, r0
 800d9a8:	b928      	cbnz	r0, 800d9b6 <__mdiff+0x2e>
 800d9aa:	4b3f      	ldr	r3, [pc, #252]	@ (800daa8 <__mdiff+0x120>)
 800d9ac:	f240 2137 	movw	r1, #567	@ 0x237
 800d9b0:	483e      	ldr	r0, [pc, #248]	@ (800daac <__mdiff+0x124>)
 800d9b2:	f7fd fed5 	bl	800b760 <__assert_func>
 800d9b6:	2301      	movs	r3, #1
 800d9b8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d9bc:	4610      	mov	r0, r2
 800d9be:	b003      	add	sp, #12
 800d9c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d9c4:	bfbc      	itt	lt
 800d9c6:	464b      	movlt	r3, r9
 800d9c8:	46a1      	movlt	r9, r4
 800d9ca:	4630      	mov	r0, r6
 800d9cc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d9d0:	bfba      	itte	lt
 800d9d2:	461c      	movlt	r4, r3
 800d9d4:	2501      	movlt	r5, #1
 800d9d6:	2500      	movge	r5, #0
 800d9d8:	f7ff fd48 	bl	800d46c <_Balloc>
 800d9dc:	4602      	mov	r2, r0
 800d9de:	b918      	cbnz	r0, 800d9e8 <__mdiff+0x60>
 800d9e0:	4b31      	ldr	r3, [pc, #196]	@ (800daa8 <__mdiff+0x120>)
 800d9e2:	f240 2145 	movw	r1, #581	@ 0x245
 800d9e6:	e7e3      	b.n	800d9b0 <__mdiff+0x28>
 800d9e8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d9ec:	6926      	ldr	r6, [r4, #16]
 800d9ee:	60c5      	str	r5, [r0, #12]
 800d9f0:	f109 0310 	add.w	r3, r9, #16
 800d9f4:	f109 0514 	add.w	r5, r9, #20
 800d9f8:	f104 0e14 	add.w	lr, r4, #20
 800d9fc:	f100 0b14 	add.w	fp, r0, #20
 800da00:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800da04:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800da08:	9301      	str	r3, [sp, #4]
 800da0a:	46d9      	mov	r9, fp
 800da0c:	f04f 0c00 	mov.w	ip, #0
 800da10:	9b01      	ldr	r3, [sp, #4]
 800da12:	f85e 0b04 	ldr.w	r0, [lr], #4
 800da16:	f853 af04 	ldr.w	sl, [r3, #4]!
 800da1a:	9301      	str	r3, [sp, #4]
 800da1c:	fa1f f38a 	uxth.w	r3, sl
 800da20:	4619      	mov	r1, r3
 800da22:	b283      	uxth	r3, r0
 800da24:	1acb      	subs	r3, r1, r3
 800da26:	0c00      	lsrs	r0, r0, #16
 800da28:	4463      	add	r3, ip
 800da2a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800da2e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800da32:	b29b      	uxth	r3, r3
 800da34:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800da38:	4576      	cmp	r6, lr
 800da3a:	f849 3b04 	str.w	r3, [r9], #4
 800da3e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800da42:	d8e5      	bhi.n	800da10 <__mdiff+0x88>
 800da44:	1b33      	subs	r3, r6, r4
 800da46:	3b15      	subs	r3, #21
 800da48:	f023 0303 	bic.w	r3, r3, #3
 800da4c:	3415      	adds	r4, #21
 800da4e:	3304      	adds	r3, #4
 800da50:	42a6      	cmp	r6, r4
 800da52:	bf38      	it	cc
 800da54:	2304      	movcc	r3, #4
 800da56:	441d      	add	r5, r3
 800da58:	445b      	add	r3, fp
 800da5a:	461e      	mov	r6, r3
 800da5c:	462c      	mov	r4, r5
 800da5e:	4544      	cmp	r4, r8
 800da60:	d30e      	bcc.n	800da80 <__mdiff+0xf8>
 800da62:	f108 0103 	add.w	r1, r8, #3
 800da66:	1b49      	subs	r1, r1, r5
 800da68:	f021 0103 	bic.w	r1, r1, #3
 800da6c:	3d03      	subs	r5, #3
 800da6e:	45a8      	cmp	r8, r5
 800da70:	bf38      	it	cc
 800da72:	2100      	movcc	r1, #0
 800da74:	440b      	add	r3, r1
 800da76:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800da7a:	b191      	cbz	r1, 800daa2 <__mdiff+0x11a>
 800da7c:	6117      	str	r7, [r2, #16]
 800da7e:	e79d      	b.n	800d9bc <__mdiff+0x34>
 800da80:	f854 1b04 	ldr.w	r1, [r4], #4
 800da84:	46e6      	mov	lr, ip
 800da86:	0c08      	lsrs	r0, r1, #16
 800da88:	fa1c fc81 	uxtah	ip, ip, r1
 800da8c:	4471      	add	r1, lr
 800da8e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800da92:	b289      	uxth	r1, r1
 800da94:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800da98:	f846 1b04 	str.w	r1, [r6], #4
 800da9c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800daa0:	e7dd      	b.n	800da5e <__mdiff+0xd6>
 800daa2:	3f01      	subs	r7, #1
 800daa4:	e7e7      	b.n	800da76 <__mdiff+0xee>
 800daa6:	bf00      	nop
 800daa8:	0800e520 	.word	0x0800e520
 800daac:	0800e531 	.word	0x0800e531

0800dab0 <__d2b>:
 800dab0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800dab4:	460f      	mov	r7, r1
 800dab6:	2101      	movs	r1, #1
 800dab8:	ec59 8b10 	vmov	r8, r9, d0
 800dabc:	4616      	mov	r6, r2
 800dabe:	f7ff fcd5 	bl	800d46c <_Balloc>
 800dac2:	4604      	mov	r4, r0
 800dac4:	b930      	cbnz	r0, 800dad4 <__d2b+0x24>
 800dac6:	4602      	mov	r2, r0
 800dac8:	4b23      	ldr	r3, [pc, #140]	@ (800db58 <__d2b+0xa8>)
 800daca:	4824      	ldr	r0, [pc, #144]	@ (800db5c <__d2b+0xac>)
 800dacc:	f240 310f 	movw	r1, #783	@ 0x30f
 800dad0:	f7fd fe46 	bl	800b760 <__assert_func>
 800dad4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800dad8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800dadc:	b10d      	cbz	r5, 800dae2 <__d2b+0x32>
 800dade:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800dae2:	9301      	str	r3, [sp, #4]
 800dae4:	f1b8 0300 	subs.w	r3, r8, #0
 800dae8:	d023      	beq.n	800db32 <__d2b+0x82>
 800daea:	4668      	mov	r0, sp
 800daec:	9300      	str	r3, [sp, #0]
 800daee:	f7ff fd84 	bl	800d5fa <__lo0bits>
 800daf2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800daf6:	b1d0      	cbz	r0, 800db2e <__d2b+0x7e>
 800daf8:	f1c0 0320 	rsb	r3, r0, #32
 800dafc:	fa02 f303 	lsl.w	r3, r2, r3
 800db00:	430b      	orrs	r3, r1
 800db02:	40c2      	lsrs	r2, r0
 800db04:	6163      	str	r3, [r4, #20]
 800db06:	9201      	str	r2, [sp, #4]
 800db08:	9b01      	ldr	r3, [sp, #4]
 800db0a:	61a3      	str	r3, [r4, #24]
 800db0c:	2b00      	cmp	r3, #0
 800db0e:	bf0c      	ite	eq
 800db10:	2201      	moveq	r2, #1
 800db12:	2202      	movne	r2, #2
 800db14:	6122      	str	r2, [r4, #16]
 800db16:	b1a5      	cbz	r5, 800db42 <__d2b+0x92>
 800db18:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800db1c:	4405      	add	r5, r0
 800db1e:	603d      	str	r5, [r7, #0]
 800db20:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800db24:	6030      	str	r0, [r6, #0]
 800db26:	4620      	mov	r0, r4
 800db28:	b003      	add	sp, #12
 800db2a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800db2e:	6161      	str	r1, [r4, #20]
 800db30:	e7ea      	b.n	800db08 <__d2b+0x58>
 800db32:	a801      	add	r0, sp, #4
 800db34:	f7ff fd61 	bl	800d5fa <__lo0bits>
 800db38:	9b01      	ldr	r3, [sp, #4]
 800db3a:	6163      	str	r3, [r4, #20]
 800db3c:	3020      	adds	r0, #32
 800db3e:	2201      	movs	r2, #1
 800db40:	e7e8      	b.n	800db14 <__d2b+0x64>
 800db42:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800db46:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800db4a:	6038      	str	r0, [r7, #0]
 800db4c:	6918      	ldr	r0, [r3, #16]
 800db4e:	f7ff fd35 	bl	800d5bc <__hi0bits>
 800db52:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800db56:	e7e5      	b.n	800db24 <__d2b+0x74>
 800db58:	0800e520 	.word	0x0800e520
 800db5c:	0800e531 	.word	0x0800e531

0800db60 <__sfputc_r>:
 800db60:	6893      	ldr	r3, [r2, #8]
 800db62:	3b01      	subs	r3, #1
 800db64:	2b00      	cmp	r3, #0
 800db66:	b410      	push	{r4}
 800db68:	6093      	str	r3, [r2, #8]
 800db6a:	da08      	bge.n	800db7e <__sfputc_r+0x1e>
 800db6c:	6994      	ldr	r4, [r2, #24]
 800db6e:	42a3      	cmp	r3, r4
 800db70:	db01      	blt.n	800db76 <__sfputc_r+0x16>
 800db72:	290a      	cmp	r1, #10
 800db74:	d103      	bne.n	800db7e <__sfputc_r+0x1e>
 800db76:	f85d 4b04 	ldr.w	r4, [sp], #4
 800db7a:	f7fe bcaa 	b.w	800c4d2 <__swbuf_r>
 800db7e:	6813      	ldr	r3, [r2, #0]
 800db80:	1c58      	adds	r0, r3, #1
 800db82:	6010      	str	r0, [r2, #0]
 800db84:	7019      	strb	r1, [r3, #0]
 800db86:	4608      	mov	r0, r1
 800db88:	f85d 4b04 	ldr.w	r4, [sp], #4
 800db8c:	4770      	bx	lr

0800db8e <__sfputs_r>:
 800db8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db90:	4606      	mov	r6, r0
 800db92:	460f      	mov	r7, r1
 800db94:	4614      	mov	r4, r2
 800db96:	18d5      	adds	r5, r2, r3
 800db98:	42ac      	cmp	r4, r5
 800db9a:	d101      	bne.n	800dba0 <__sfputs_r+0x12>
 800db9c:	2000      	movs	r0, #0
 800db9e:	e007      	b.n	800dbb0 <__sfputs_r+0x22>
 800dba0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dba4:	463a      	mov	r2, r7
 800dba6:	4630      	mov	r0, r6
 800dba8:	f7ff ffda 	bl	800db60 <__sfputc_r>
 800dbac:	1c43      	adds	r3, r0, #1
 800dbae:	d1f3      	bne.n	800db98 <__sfputs_r+0xa>
 800dbb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800dbb4 <_vfiprintf_r>:
 800dbb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dbb8:	460d      	mov	r5, r1
 800dbba:	b09d      	sub	sp, #116	@ 0x74
 800dbbc:	4614      	mov	r4, r2
 800dbbe:	4698      	mov	r8, r3
 800dbc0:	4606      	mov	r6, r0
 800dbc2:	b118      	cbz	r0, 800dbcc <_vfiprintf_r+0x18>
 800dbc4:	6a03      	ldr	r3, [r0, #32]
 800dbc6:	b90b      	cbnz	r3, 800dbcc <_vfiprintf_r+0x18>
 800dbc8:	f7fe fb88 	bl	800c2dc <__sinit>
 800dbcc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dbce:	07d9      	lsls	r1, r3, #31
 800dbd0:	d405      	bmi.n	800dbde <_vfiprintf_r+0x2a>
 800dbd2:	89ab      	ldrh	r3, [r5, #12]
 800dbd4:	059a      	lsls	r2, r3, #22
 800dbd6:	d402      	bmi.n	800dbde <_vfiprintf_r+0x2a>
 800dbd8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dbda:	f7fe fd9c 	bl	800c716 <__retarget_lock_acquire_recursive>
 800dbde:	89ab      	ldrh	r3, [r5, #12]
 800dbe0:	071b      	lsls	r3, r3, #28
 800dbe2:	d501      	bpl.n	800dbe8 <_vfiprintf_r+0x34>
 800dbe4:	692b      	ldr	r3, [r5, #16]
 800dbe6:	b99b      	cbnz	r3, 800dc10 <_vfiprintf_r+0x5c>
 800dbe8:	4629      	mov	r1, r5
 800dbea:	4630      	mov	r0, r6
 800dbec:	f7fe fcb0 	bl	800c550 <__swsetup_r>
 800dbf0:	b170      	cbz	r0, 800dc10 <_vfiprintf_r+0x5c>
 800dbf2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dbf4:	07dc      	lsls	r4, r3, #31
 800dbf6:	d504      	bpl.n	800dc02 <_vfiprintf_r+0x4e>
 800dbf8:	f04f 30ff 	mov.w	r0, #4294967295
 800dbfc:	b01d      	add	sp, #116	@ 0x74
 800dbfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc02:	89ab      	ldrh	r3, [r5, #12]
 800dc04:	0598      	lsls	r0, r3, #22
 800dc06:	d4f7      	bmi.n	800dbf8 <_vfiprintf_r+0x44>
 800dc08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dc0a:	f7fe fd85 	bl	800c718 <__retarget_lock_release_recursive>
 800dc0e:	e7f3      	b.n	800dbf8 <_vfiprintf_r+0x44>
 800dc10:	2300      	movs	r3, #0
 800dc12:	9309      	str	r3, [sp, #36]	@ 0x24
 800dc14:	2320      	movs	r3, #32
 800dc16:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800dc1a:	f8cd 800c 	str.w	r8, [sp, #12]
 800dc1e:	2330      	movs	r3, #48	@ 0x30
 800dc20:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ddd0 <_vfiprintf_r+0x21c>
 800dc24:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800dc28:	f04f 0901 	mov.w	r9, #1
 800dc2c:	4623      	mov	r3, r4
 800dc2e:	469a      	mov	sl, r3
 800dc30:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dc34:	b10a      	cbz	r2, 800dc3a <_vfiprintf_r+0x86>
 800dc36:	2a25      	cmp	r2, #37	@ 0x25
 800dc38:	d1f9      	bne.n	800dc2e <_vfiprintf_r+0x7a>
 800dc3a:	ebba 0b04 	subs.w	fp, sl, r4
 800dc3e:	d00b      	beq.n	800dc58 <_vfiprintf_r+0xa4>
 800dc40:	465b      	mov	r3, fp
 800dc42:	4622      	mov	r2, r4
 800dc44:	4629      	mov	r1, r5
 800dc46:	4630      	mov	r0, r6
 800dc48:	f7ff ffa1 	bl	800db8e <__sfputs_r>
 800dc4c:	3001      	adds	r0, #1
 800dc4e:	f000 80a7 	beq.w	800dda0 <_vfiprintf_r+0x1ec>
 800dc52:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dc54:	445a      	add	r2, fp
 800dc56:	9209      	str	r2, [sp, #36]	@ 0x24
 800dc58:	f89a 3000 	ldrb.w	r3, [sl]
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	f000 809f 	beq.w	800dda0 <_vfiprintf_r+0x1ec>
 800dc62:	2300      	movs	r3, #0
 800dc64:	f04f 32ff 	mov.w	r2, #4294967295
 800dc68:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dc6c:	f10a 0a01 	add.w	sl, sl, #1
 800dc70:	9304      	str	r3, [sp, #16]
 800dc72:	9307      	str	r3, [sp, #28]
 800dc74:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800dc78:	931a      	str	r3, [sp, #104]	@ 0x68
 800dc7a:	4654      	mov	r4, sl
 800dc7c:	2205      	movs	r2, #5
 800dc7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dc82:	4853      	ldr	r0, [pc, #332]	@ (800ddd0 <_vfiprintf_r+0x21c>)
 800dc84:	f7f2 facc 	bl	8000220 <memchr>
 800dc88:	9a04      	ldr	r2, [sp, #16]
 800dc8a:	b9d8      	cbnz	r0, 800dcc4 <_vfiprintf_r+0x110>
 800dc8c:	06d1      	lsls	r1, r2, #27
 800dc8e:	bf44      	itt	mi
 800dc90:	2320      	movmi	r3, #32
 800dc92:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dc96:	0713      	lsls	r3, r2, #28
 800dc98:	bf44      	itt	mi
 800dc9a:	232b      	movmi	r3, #43	@ 0x2b
 800dc9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dca0:	f89a 3000 	ldrb.w	r3, [sl]
 800dca4:	2b2a      	cmp	r3, #42	@ 0x2a
 800dca6:	d015      	beq.n	800dcd4 <_vfiprintf_r+0x120>
 800dca8:	9a07      	ldr	r2, [sp, #28]
 800dcaa:	4654      	mov	r4, sl
 800dcac:	2000      	movs	r0, #0
 800dcae:	f04f 0c0a 	mov.w	ip, #10
 800dcb2:	4621      	mov	r1, r4
 800dcb4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dcb8:	3b30      	subs	r3, #48	@ 0x30
 800dcba:	2b09      	cmp	r3, #9
 800dcbc:	d94b      	bls.n	800dd56 <_vfiprintf_r+0x1a2>
 800dcbe:	b1b0      	cbz	r0, 800dcee <_vfiprintf_r+0x13a>
 800dcc0:	9207      	str	r2, [sp, #28]
 800dcc2:	e014      	b.n	800dcee <_vfiprintf_r+0x13a>
 800dcc4:	eba0 0308 	sub.w	r3, r0, r8
 800dcc8:	fa09 f303 	lsl.w	r3, r9, r3
 800dccc:	4313      	orrs	r3, r2
 800dcce:	9304      	str	r3, [sp, #16]
 800dcd0:	46a2      	mov	sl, r4
 800dcd2:	e7d2      	b.n	800dc7a <_vfiprintf_r+0xc6>
 800dcd4:	9b03      	ldr	r3, [sp, #12]
 800dcd6:	1d19      	adds	r1, r3, #4
 800dcd8:	681b      	ldr	r3, [r3, #0]
 800dcda:	9103      	str	r1, [sp, #12]
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	bfbb      	ittet	lt
 800dce0:	425b      	neglt	r3, r3
 800dce2:	f042 0202 	orrlt.w	r2, r2, #2
 800dce6:	9307      	strge	r3, [sp, #28]
 800dce8:	9307      	strlt	r3, [sp, #28]
 800dcea:	bfb8      	it	lt
 800dcec:	9204      	strlt	r2, [sp, #16]
 800dcee:	7823      	ldrb	r3, [r4, #0]
 800dcf0:	2b2e      	cmp	r3, #46	@ 0x2e
 800dcf2:	d10a      	bne.n	800dd0a <_vfiprintf_r+0x156>
 800dcf4:	7863      	ldrb	r3, [r4, #1]
 800dcf6:	2b2a      	cmp	r3, #42	@ 0x2a
 800dcf8:	d132      	bne.n	800dd60 <_vfiprintf_r+0x1ac>
 800dcfa:	9b03      	ldr	r3, [sp, #12]
 800dcfc:	1d1a      	adds	r2, r3, #4
 800dcfe:	681b      	ldr	r3, [r3, #0]
 800dd00:	9203      	str	r2, [sp, #12]
 800dd02:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800dd06:	3402      	adds	r4, #2
 800dd08:	9305      	str	r3, [sp, #20]
 800dd0a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800dde0 <_vfiprintf_r+0x22c>
 800dd0e:	7821      	ldrb	r1, [r4, #0]
 800dd10:	2203      	movs	r2, #3
 800dd12:	4650      	mov	r0, sl
 800dd14:	f7f2 fa84 	bl	8000220 <memchr>
 800dd18:	b138      	cbz	r0, 800dd2a <_vfiprintf_r+0x176>
 800dd1a:	9b04      	ldr	r3, [sp, #16]
 800dd1c:	eba0 000a 	sub.w	r0, r0, sl
 800dd20:	2240      	movs	r2, #64	@ 0x40
 800dd22:	4082      	lsls	r2, r0
 800dd24:	4313      	orrs	r3, r2
 800dd26:	3401      	adds	r4, #1
 800dd28:	9304      	str	r3, [sp, #16]
 800dd2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dd2e:	4829      	ldr	r0, [pc, #164]	@ (800ddd4 <_vfiprintf_r+0x220>)
 800dd30:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800dd34:	2206      	movs	r2, #6
 800dd36:	f7f2 fa73 	bl	8000220 <memchr>
 800dd3a:	2800      	cmp	r0, #0
 800dd3c:	d03f      	beq.n	800ddbe <_vfiprintf_r+0x20a>
 800dd3e:	4b26      	ldr	r3, [pc, #152]	@ (800ddd8 <_vfiprintf_r+0x224>)
 800dd40:	bb1b      	cbnz	r3, 800dd8a <_vfiprintf_r+0x1d6>
 800dd42:	9b03      	ldr	r3, [sp, #12]
 800dd44:	3307      	adds	r3, #7
 800dd46:	f023 0307 	bic.w	r3, r3, #7
 800dd4a:	3308      	adds	r3, #8
 800dd4c:	9303      	str	r3, [sp, #12]
 800dd4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd50:	443b      	add	r3, r7
 800dd52:	9309      	str	r3, [sp, #36]	@ 0x24
 800dd54:	e76a      	b.n	800dc2c <_vfiprintf_r+0x78>
 800dd56:	fb0c 3202 	mla	r2, ip, r2, r3
 800dd5a:	460c      	mov	r4, r1
 800dd5c:	2001      	movs	r0, #1
 800dd5e:	e7a8      	b.n	800dcb2 <_vfiprintf_r+0xfe>
 800dd60:	2300      	movs	r3, #0
 800dd62:	3401      	adds	r4, #1
 800dd64:	9305      	str	r3, [sp, #20]
 800dd66:	4619      	mov	r1, r3
 800dd68:	f04f 0c0a 	mov.w	ip, #10
 800dd6c:	4620      	mov	r0, r4
 800dd6e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dd72:	3a30      	subs	r2, #48	@ 0x30
 800dd74:	2a09      	cmp	r2, #9
 800dd76:	d903      	bls.n	800dd80 <_vfiprintf_r+0x1cc>
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	d0c6      	beq.n	800dd0a <_vfiprintf_r+0x156>
 800dd7c:	9105      	str	r1, [sp, #20]
 800dd7e:	e7c4      	b.n	800dd0a <_vfiprintf_r+0x156>
 800dd80:	fb0c 2101 	mla	r1, ip, r1, r2
 800dd84:	4604      	mov	r4, r0
 800dd86:	2301      	movs	r3, #1
 800dd88:	e7f0      	b.n	800dd6c <_vfiprintf_r+0x1b8>
 800dd8a:	ab03      	add	r3, sp, #12
 800dd8c:	9300      	str	r3, [sp, #0]
 800dd8e:	462a      	mov	r2, r5
 800dd90:	4b12      	ldr	r3, [pc, #72]	@ (800dddc <_vfiprintf_r+0x228>)
 800dd92:	a904      	add	r1, sp, #16
 800dd94:	4630      	mov	r0, r6
 800dd96:	f7fd fe5f 	bl	800ba58 <_printf_float>
 800dd9a:	4607      	mov	r7, r0
 800dd9c:	1c78      	adds	r0, r7, #1
 800dd9e:	d1d6      	bne.n	800dd4e <_vfiprintf_r+0x19a>
 800dda0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dda2:	07d9      	lsls	r1, r3, #31
 800dda4:	d405      	bmi.n	800ddb2 <_vfiprintf_r+0x1fe>
 800dda6:	89ab      	ldrh	r3, [r5, #12]
 800dda8:	059a      	lsls	r2, r3, #22
 800ddaa:	d402      	bmi.n	800ddb2 <_vfiprintf_r+0x1fe>
 800ddac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ddae:	f7fe fcb3 	bl	800c718 <__retarget_lock_release_recursive>
 800ddb2:	89ab      	ldrh	r3, [r5, #12]
 800ddb4:	065b      	lsls	r3, r3, #25
 800ddb6:	f53f af1f 	bmi.w	800dbf8 <_vfiprintf_r+0x44>
 800ddba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ddbc:	e71e      	b.n	800dbfc <_vfiprintf_r+0x48>
 800ddbe:	ab03      	add	r3, sp, #12
 800ddc0:	9300      	str	r3, [sp, #0]
 800ddc2:	462a      	mov	r2, r5
 800ddc4:	4b05      	ldr	r3, [pc, #20]	@ (800dddc <_vfiprintf_r+0x228>)
 800ddc6:	a904      	add	r1, sp, #16
 800ddc8:	4630      	mov	r0, r6
 800ddca:	f7fe f8dd 	bl	800bf88 <_printf_i>
 800ddce:	e7e4      	b.n	800dd9a <_vfiprintf_r+0x1e6>
 800ddd0:	0800e58a 	.word	0x0800e58a
 800ddd4:	0800e594 	.word	0x0800e594
 800ddd8:	0800ba59 	.word	0x0800ba59
 800dddc:	0800db8f 	.word	0x0800db8f
 800dde0:	0800e590 	.word	0x0800e590

0800dde4 <__sflush_r>:
 800dde4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800dde8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ddec:	0716      	lsls	r6, r2, #28
 800ddee:	4605      	mov	r5, r0
 800ddf0:	460c      	mov	r4, r1
 800ddf2:	d454      	bmi.n	800de9e <__sflush_r+0xba>
 800ddf4:	684b      	ldr	r3, [r1, #4]
 800ddf6:	2b00      	cmp	r3, #0
 800ddf8:	dc02      	bgt.n	800de00 <__sflush_r+0x1c>
 800ddfa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ddfc:	2b00      	cmp	r3, #0
 800ddfe:	dd48      	ble.n	800de92 <__sflush_r+0xae>
 800de00:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800de02:	2e00      	cmp	r6, #0
 800de04:	d045      	beq.n	800de92 <__sflush_r+0xae>
 800de06:	2300      	movs	r3, #0
 800de08:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800de0c:	682f      	ldr	r7, [r5, #0]
 800de0e:	6a21      	ldr	r1, [r4, #32]
 800de10:	602b      	str	r3, [r5, #0]
 800de12:	d030      	beq.n	800de76 <__sflush_r+0x92>
 800de14:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800de16:	89a3      	ldrh	r3, [r4, #12]
 800de18:	0759      	lsls	r1, r3, #29
 800de1a:	d505      	bpl.n	800de28 <__sflush_r+0x44>
 800de1c:	6863      	ldr	r3, [r4, #4]
 800de1e:	1ad2      	subs	r2, r2, r3
 800de20:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800de22:	b10b      	cbz	r3, 800de28 <__sflush_r+0x44>
 800de24:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800de26:	1ad2      	subs	r2, r2, r3
 800de28:	2300      	movs	r3, #0
 800de2a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800de2c:	6a21      	ldr	r1, [r4, #32]
 800de2e:	4628      	mov	r0, r5
 800de30:	47b0      	blx	r6
 800de32:	1c43      	adds	r3, r0, #1
 800de34:	89a3      	ldrh	r3, [r4, #12]
 800de36:	d106      	bne.n	800de46 <__sflush_r+0x62>
 800de38:	6829      	ldr	r1, [r5, #0]
 800de3a:	291d      	cmp	r1, #29
 800de3c:	d82b      	bhi.n	800de96 <__sflush_r+0xb2>
 800de3e:	4a2a      	ldr	r2, [pc, #168]	@ (800dee8 <__sflush_r+0x104>)
 800de40:	40ca      	lsrs	r2, r1
 800de42:	07d6      	lsls	r6, r2, #31
 800de44:	d527      	bpl.n	800de96 <__sflush_r+0xb2>
 800de46:	2200      	movs	r2, #0
 800de48:	6062      	str	r2, [r4, #4]
 800de4a:	04d9      	lsls	r1, r3, #19
 800de4c:	6922      	ldr	r2, [r4, #16]
 800de4e:	6022      	str	r2, [r4, #0]
 800de50:	d504      	bpl.n	800de5c <__sflush_r+0x78>
 800de52:	1c42      	adds	r2, r0, #1
 800de54:	d101      	bne.n	800de5a <__sflush_r+0x76>
 800de56:	682b      	ldr	r3, [r5, #0]
 800de58:	b903      	cbnz	r3, 800de5c <__sflush_r+0x78>
 800de5a:	6560      	str	r0, [r4, #84]	@ 0x54
 800de5c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800de5e:	602f      	str	r7, [r5, #0]
 800de60:	b1b9      	cbz	r1, 800de92 <__sflush_r+0xae>
 800de62:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800de66:	4299      	cmp	r1, r3
 800de68:	d002      	beq.n	800de70 <__sflush_r+0x8c>
 800de6a:	4628      	mov	r0, r5
 800de6c:	f7ff fab4 	bl	800d3d8 <_free_r>
 800de70:	2300      	movs	r3, #0
 800de72:	6363      	str	r3, [r4, #52]	@ 0x34
 800de74:	e00d      	b.n	800de92 <__sflush_r+0xae>
 800de76:	2301      	movs	r3, #1
 800de78:	4628      	mov	r0, r5
 800de7a:	47b0      	blx	r6
 800de7c:	4602      	mov	r2, r0
 800de7e:	1c50      	adds	r0, r2, #1
 800de80:	d1c9      	bne.n	800de16 <__sflush_r+0x32>
 800de82:	682b      	ldr	r3, [r5, #0]
 800de84:	2b00      	cmp	r3, #0
 800de86:	d0c6      	beq.n	800de16 <__sflush_r+0x32>
 800de88:	2b1d      	cmp	r3, #29
 800de8a:	d001      	beq.n	800de90 <__sflush_r+0xac>
 800de8c:	2b16      	cmp	r3, #22
 800de8e:	d11e      	bne.n	800dece <__sflush_r+0xea>
 800de90:	602f      	str	r7, [r5, #0]
 800de92:	2000      	movs	r0, #0
 800de94:	e022      	b.n	800dedc <__sflush_r+0xf8>
 800de96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800de9a:	b21b      	sxth	r3, r3
 800de9c:	e01b      	b.n	800ded6 <__sflush_r+0xf2>
 800de9e:	690f      	ldr	r7, [r1, #16]
 800dea0:	2f00      	cmp	r7, #0
 800dea2:	d0f6      	beq.n	800de92 <__sflush_r+0xae>
 800dea4:	0793      	lsls	r3, r2, #30
 800dea6:	680e      	ldr	r6, [r1, #0]
 800dea8:	bf08      	it	eq
 800deaa:	694b      	ldreq	r3, [r1, #20]
 800deac:	600f      	str	r7, [r1, #0]
 800deae:	bf18      	it	ne
 800deb0:	2300      	movne	r3, #0
 800deb2:	eba6 0807 	sub.w	r8, r6, r7
 800deb6:	608b      	str	r3, [r1, #8]
 800deb8:	f1b8 0f00 	cmp.w	r8, #0
 800debc:	dde9      	ble.n	800de92 <__sflush_r+0xae>
 800debe:	6a21      	ldr	r1, [r4, #32]
 800dec0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800dec2:	4643      	mov	r3, r8
 800dec4:	463a      	mov	r2, r7
 800dec6:	4628      	mov	r0, r5
 800dec8:	47b0      	blx	r6
 800deca:	2800      	cmp	r0, #0
 800decc:	dc08      	bgt.n	800dee0 <__sflush_r+0xfc>
 800dece:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ded2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ded6:	81a3      	strh	r3, [r4, #12]
 800ded8:	f04f 30ff 	mov.w	r0, #4294967295
 800dedc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dee0:	4407      	add	r7, r0
 800dee2:	eba8 0800 	sub.w	r8, r8, r0
 800dee6:	e7e7      	b.n	800deb8 <__sflush_r+0xd4>
 800dee8:	20400001 	.word	0x20400001

0800deec <_fflush_r>:
 800deec:	b538      	push	{r3, r4, r5, lr}
 800deee:	690b      	ldr	r3, [r1, #16]
 800def0:	4605      	mov	r5, r0
 800def2:	460c      	mov	r4, r1
 800def4:	b913      	cbnz	r3, 800defc <_fflush_r+0x10>
 800def6:	2500      	movs	r5, #0
 800def8:	4628      	mov	r0, r5
 800defa:	bd38      	pop	{r3, r4, r5, pc}
 800defc:	b118      	cbz	r0, 800df06 <_fflush_r+0x1a>
 800defe:	6a03      	ldr	r3, [r0, #32]
 800df00:	b90b      	cbnz	r3, 800df06 <_fflush_r+0x1a>
 800df02:	f7fe f9eb 	bl	800c2dc <__sinit>
 800df06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800df0a:	2b00      	cmp	r3, #0
 800df0c:	d0f3      	beq.n	800def6 <_fflush_r+0xa>
 800df0e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800df10:	07d0      	lsls	r0, r2, #31
 800df12:	d404      	bmi.n	800df1e <_fflush_r+0x32>
 800df14:	0599      	lsls	r1, r3, #22
 800df16:	d402      	bmi.n	800df1e <_fflush_r+0x32>
 800df18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800df1a:	f7fe fbfc 	bl	800c716 <__retarget_lock_acquire_recursive>
 800df1e:	4628      	mov	r0, r5
 800df20:	4621      	mov	r1, r4
 800df22:	f7ff ff5f 	bl	800dde4 <__sflush_r>
 800df26:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800df28:	07da      	lsls	r2, r3, #31
 800df2a:	4605      	mov	r5, r0
 800df2c:	d4e4      	bmi.n	800def8 <_fflush_r+0xc>
 800df2e:	89a3      	ldrh	r3, [r4, #12]
 800df30:	059b      	lsls	r3, r3, #22
 800df32:	d4e1      	bmi.n	800def8 <_fflush_r+0xc>
 800df34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800df36:	f7fe fbef 	bl	800c718 <__retarget_lock_release_recursive>
 800df3a:	e7dd      	b.n	800def8 <_fflush_r+0xc>

0800df3c <__swhatbuf_r>:
 800df3c:	b570      	push	{r4, r5, r6, lr}
 800df3e:	460c      	mov	r4, r1
 800df40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800df44:	2900      	cmp	r1, #0
 800df46:	b096      	sub	sp, #88	@ 0x58
 800df48:	4615      	mov	r5, r2
 800df4a:	461e      	mov	r6, r3
 800df4c:	da0d      	bge.n	800df6a <__swhatbuf_r+0x2e>
 800df4e:	89a3      	ldrh	r3, [r4, #12]
 800df50:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800df54:	f04f 0100 	mov.w	r1, #0
 800df58:	bf14      	ite	ne
 800df5a:	2340      	movne	r3, #64	@ 0x40
 800df5c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800df60:	2000      	movs	r0, #0
 800df62:	6031      	str	r1, [r6, #0]
 800df64:	602b      	str	r3, [r5, #0]
 800df66:	b016      	add	sp, #88	@ 0x58
 800df68:	bd70      	pop	{r4, r5, r6, pc}
 800df6a:	466a      	mov	r2, sp
 800df6c:	f000 f878 	bl	800e060 <_fstat_r>
 800df70:	2800      	cmp	r0, #0
 800df72:	dbec      	blt.n	800df4e <__swhatbuf_r+0x12>
 800df74:	9901      	ldr	r1, [sp, #4]
 800df76:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800df7a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800df7e:	4259      	negs	r1, r3
 800df80:	4159      	adcs	r1, r3
 800df82:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800df86:	e7eb      	b.n	800df60 <__swhatbuf_r+0x24>

0800df88 <__smakebuf_r>:
 800df88:	898b      	ldrh	r3, [r1, #12]
 800df8a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800df8c:	079d      	lsls	r5, r3, #30
 800df8e:	4606      	mov	r6, r0
 800df90:	460c      	mov	r4, r1
 800df92:	d507      	bpl.n	800dfa4 <__smakebuf_r+0x1c>
 800df94:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800df98:	6023      	str	r3, [r4, #0]
 800df9a:	6123      	str	r3, [r4, #16]
 800df9c:	2301      	movs	r3, #1
 800df9e:	6163      	str	r3, [r4, #20]
 800dfa0:	b003      	add	sp, #12
 800dfa2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dfa4:	ab01      	add	r3, sp, #4
 800dfa6:	466a      	mov	r2, sp
 800dfa8:	f7ff ffc8 	bl	800df3c <__swhatbuf_r>
 800dfac:	9f00      	ldr	r7, [sp, #0]
 800dfae:	4605      	mov	r5, r0
 800dfb0:	4639      	mov	r1, r7
 800dfb2:	4630      	mov	r0, r6
 800dfb4:	f7fd fc24 	bl	800b800 <_malloc_r>
 800dfb8:	b948      	cbnz	r0, 800dfce <__smakebuf_r+0x46>
 800dfba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dfbe:	059a      	lsls	r2, r3, #22
 800dfc0:	d4ee      	bmi.n	800dfa0 <__smakebuf_r+0x18>
 800dfc2:	f023 0303 	bic.w	r3, r3, #3
 800dfc6:	f043 0302 	orr.w	r3, r3, #2
 800dfca:	81a3      	strh	r3, [r4, #12]
 800dfcc:	e7e2      	b.n	800df94 <__smakebuf_r+0xc>
 800dfce:	89a3      	ldrh	r3, [r4, #12]
 800dfd0:	6020      	str	r0, [r4, #0]
 800dfd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dfd6:	81a3      	strh	r3, [r4, #12]
 800dfd8:	9b01      	ldr	r3, [sp, #4]
 800dfda:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800dfde:	b15b      	cbz	r3, 800dff8 <__smakebuf_r+0x70>
 800dfe0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dfe4:	4630      	mov	r0, r6
 800dfe6:	f000 f84d 	bl	800e084 <_isatty_r>
 800dfea:	b128      	cbz	r0, 800dff8 <__smakebuf_r+0x70>
 800dfec:	89a3      	ldrh	r3, [r4, #12]
 800dfee:	f023 0303 	bic.w	r3, r3, #3
 800dff2:	f043 0301 	orr.w	r3, r3, #1
 800dff6:	81a3      	strh	r3, [r4, #12]
 800dff8:	89a3      	ldrh	r3, [r4, #12]
 800dffa:	431d      	orrs	r5, r3
 800dffc:	81a5      	strh	r5, [r4, #12]
 800dffe:	e7cf      	b.n	800dfa0 <__smakebuf_r+0x18>

0800e000 <_raise_r>:
 800e000:	291f      	cmp	r1, #31
 800e002:	b538      	push	{r3, r4, r5, lr}
 800e004:	4605      	mov	r5, r0
 800e006:	460c      	mov	r4, r1
 800e008:	d904      	bls.n	800e014 <_raise_r+0x14>
 800e00a:	2316      	movs	r3, #22
 800e00c:	6003      	str	r3, [r0, #0]
 800e00e:	f04f 30ff 	mov.w	r0, #4294967295
 800e012:	bd38      	pop	{r3, r4, r5, pc}
 800e014:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e016:	b112      	cbz	r2, 800e01e <_raise_r+0x1e>
 800e018:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e01c:	b94b      	cbnz	r3, 800e032 <_raise_r+0x32>
 800e01e:	4628      	mov	r0, r5
 800e020:	f000 f852 	bl	800e0c8 <_getpid_r>
 800e024:	4622      	mov	r2, r4
 800e026:	4601      	mov	r1, r0
 800e028:	4628      	mov	r0, r5
 800e02a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e02e:	f000 b839 	b.w	800e0a4 <_kill_r>
 800e032:	2b01      	cmp	r3, #1
 800e034:	d00a      	beq.n	800e04c <_raise_r+0x4c>
 800e036:	1c59      	adds	r1, r3, #1
 800e038:	d103      	bne.n	800e042 <_raise_r+0x42>
 800e03a:	2316      	movs	r3, #22
 800e03c:	6003      	str	r3, [r0, #0]
 800e03e:	2001      	movs	r0, #1
 800e040:	e7e7      	b.n	800e012 <_raise_r+0x12>
 800e042:	2100      	movs	r1, #0
 800e044:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e048:	4620      	mov	r0, r4
 800e04a:	4798      	blx	r3
 800e04c:	2000      	movs	r0, #0
 800e04e:	e7e0      	b.n	800e012 <_raise_r+0x12>

0800e050 <raise>:
 800e050:	4b02      	ldr	r3, [pc, #8]	@ (800e05c <raise+0xc>)
 800e052:	4601      	mov	r1, r0
 800e054:	6818      	ldr	r0, [r3, #0]
 800e056:	f7ff bfd3 	b.w	800e000 <_raise_r>
 800e05a:	bf00      	nop
 800e05c:	2000012c 	.word	0x2000012c

0800e060 <_fstat_r>:
 800e060:	b538      	push	{r3, r4, r5, lr}
 800e062:	4d07      	ldr	r5, [pc, #28]	@ (800e080 <_fstat_r+0x20>)
 800e064:	2300      	movs	r3, #0
 800e066:	4604      	mov	r4, r0
 800e068:	4608      	mov	r0, r1
 800e06a:	4611      	mov	r1, r2
 800e06c:	602b      	str	r3, [r5, #0]
 800e06e:	f7f5 fbe5 	bl	800383c <_fstat>
 800e072:	1c43      	adds	r3, r0, #1
 800e074:	d102      	bne.n	800e07c <_fstat_r+0x1c>
 800e076:	682b      	ldr	r3, [r5, #0]
 800e078:	b103      	cbz	r3, 800e07c <_fstat_r+0x1c>
 800e07a:	6023      	str	r3, [r4, #0]
 800e07c:	bd38      	pop	{r3, r4, r5, pc}
 800e07e:	bf00      	nop
 800e080:	20001f24 	.word	0x20001f24

0800e084 <_isatty_r>:
 800e084:	b538      	push	{r3, r4, r5, lr}
 800e086:	4d06      	ldr	r5, [pc, #24]	@ (800e0a0 <_isatty_r+0x1c>)
 800e088:	2300      	movs	r3, #0
 800e08a:	4604      	mov	r4, r0
 800e08c:	4608      	mov	r0, r1
 800e08e:	602b      	str	r3, [r5, #0]
 800e090:	f7f5 fbe4 	bl	800385c <_isatty>
 800e094:	1c43      	adds	r3, r0, #1
 800e096:	d102      	bne.n	800e09e <_isatty_r+0x1a>
 800e098:	682b      	ldr	r3, [r5, #0]
 800e09a:	b103      	cbz	r3, 800e09e <_isatty_r+0x1a>
 800e09c:	6023      	str	r3, [r4, #0]
 800e09e:	bd38      	pop	{r3, r4, r5, pc}
 800e0a0:	20001f24 	.word	0x20001f24

0800e0a4 <_kill_r>:
 800e0a4:	b538      	push	{r3, r4, r5, lr}
 800e0a6:	4d07      	ldr	r5, [pc, #28]	@ (800e0c4 <_kill_r+0x20>)
 800e0a8:	2300      	movs	r3, #0
 800e0aa:	4604      	mov	r4, r0
 800e0ac:	4608      	mov	r0, r1
 800e0ae:	4611      	mov	r1, r2
 800e0b0:	602b      	str	r3, [r5, #0]
 800e0b2:	f7f5 fb63 	bl	800377c <_kill>
 800e0b6:	1c43      	adds	r3, r0, #1
 800e0b8:	d102      	bne.n	800e0c0 <_kill_r+0x1c>
 800e0ba:	682b      	ldr	r3, [r5, #0]
 800e0bc:	b103      	cbz	r3, 800e0c0 <_kill_r+0x1c>
 800e0be:	6023      	str	r3, [r4, #0]
 800e0c0:	bd38      	pop	{r3, r4, r5, pc}
 800e0c2:	bf00      	nop
 800e0c4:	20001f24 	.word	0x20001f24

0800e0c8 <_getpid_r>:
 800e0c8:	f7f5 bb50 	b.w	800376c <_getpid>

0800e0cc <memcpy>:
 800e0cc:	440a      	add	r2, r1
 800e0ce:	4291      	cmp	r1, r2
 800e0d0:	f100 33ff 	add.w	r3, r0, #4294967295
 800e0d4:	d100      	bne.n	800e0d8 <memcpy+0xc>
 800e0d6:	4770      	bx	lr
 800e0d8:	b510      	push	{r4, lr}
 800e0da:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e0de:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e0e2:	4291      	cmp	r1, r2
 800e0e4:	d1f9      	bne.n	800e0da <memcpy+0xe>
 800e0e6:	bd10      	pop	{r4, pc}

0800e0e8 <_calloc_r>:
 800e0e8:	b570      	push	{r4, r5, r6, lr}
 800e0ea:	fba1 5402 	umull	r5, r4, r1, r2
 800e0ee:	b934      	cbnz	r4, 800e0fe <_calloc_r+0x16>
 800e0f0:	4629      	mov	r1, r5
 800e0f2:	f7fd fb85 	bl	800b800 <_malloc_r>
 800e0f6:	4606      	mov	r6, r0
 800e0f8:	b928      	cbnz	r0, 800e106 <_calloc_r+0x1e>
 800e0fa:	4630      	mov	r0, r6
 800e0fc:	bd70      	pop	{r4, r5, r6, pc}
 800e0fe:	220c      	movs	r2, #12
 800e100:	6002      	str	r2, [r0, #0]
 800e102:	2600      	movs	r6, #0
 800e104:	e7f9      	b.n	800e0fa <_calloc_r+0x12>
 800e106:	462a      	mov	r2, r5
 800e108:	4621      	mov	r1, r4
 800e10a:	f7fe fa77 	bl	800c5fc <memset>
 800e10e:	e7f4      	b.n	800e0fa <_calloc_r+0x12>

0800e110 <__ascii_mbtowc>:
 800e110:	b082      	sub	sp, #8
 800e112:	b901      	cbnz	r1, 800e116 <__ascii_mbtowc+0x6>
 800e114:	a901      	add	r1, sp, #4
 800e116:	b142      	cbz	r2, 800e12a <__ascii_mbtowc+0x1a>
 800e118:	b14b      	cbz	r3, 800e12e <__ascii_mbtowc+0x1e>
 800e11a:	7813      	ldrb	r3, [r2, #0]
 800e11c:	600b      	str	r3, [r1, #0]
 800e11e:	7812      	ldrb	r2, [r2, #0]
 800e120:	1e10      	subs	r0, r2, #0
 800e122:	bf18      	it	ne
 800e124:	2001      	movne	r0, #1
 800e126:	b002      	add	sp, #8
 800e128:	4770      	bx	lr
 800e12a:	4610      	mov	r0, r2
 800e12c:	e7fb      	b.n	800e126 <__ascii_mbtowc+0x16>
 800e12e:	f06f 0001 	mvn.w	r0, #1
 800e132:	e7f8      	b.n	800e126 <__ascii_mbtowc+0x16>

0800e134 <__ascii_wctomb>:
 800e134:	4603      	mov	r3, r0
 800e136:	4608      	mov	r0, r1
 800e138:	b141      	cbz	r1, 800e14c <__ascii_wctomb+0x18>
 800e13a:	2aff      	cmp	r2, #255	@ 0xff
 800e13c:	d904      	bls.n	800e148 <__ascii_wctomb+0x14>
 800e13e:	228a      	movs	r2, #138	@ 0x8a
 800e140:	601a      	str	r2, [r3, #0]
 800e142:	f04f 30ff 	mov.w	r0, #4294967295
 800e146:	4770      	bx	lr
 800e148:	700a      	strb	r2, [r1, #0]
 800e14a:	2001      	movs	r0, #1
 800e14c:	4770      	bx	lr
	...

0800e150 <_init>:
 800e150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e152:	bf00      	nop
 800e154:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e156:	bc08      	pop	{r3}
 800e158:	469e      	mov	lr, r3
 800e15a:	4770      	bx	lr

0800e15c <_fini>:
 800e15c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e15e:	bf00      	nop
 800e160:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e162:	bc08      	pop	{r3}
 800e164:	469e      	mov	lr, r3
 800e166:	4770      	bx	lr
