0.7
2020.2
Jun 10 2021
20:04:57
E:/Magisterio/IPD-432/Tarea_4/zynq_hls_coprocessor/solution1/sim/verilog/AESL_axi_slave_control.v,1650415009,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/Magisterio/IPD-432/Tarea_4/zynq_hls_coprocessor/solution1/sim/verilog/csv_file_dump.svh,1650415009,verilog,,,,,,,,,,,,
E:/Magisterio/IPD-432/Tarea_4/zynq_hls_coprocessor/solution1/sim/verilog/dataflow_monitor.sv,1650415009,systemVerilog,E:/Magisterio/IPD-432/Tarea_4/zynq_hls_coprocessor/solution1/sim/verilog/nodf_module_interface.svh;E:/Magisterio/IPD-432/Tarea_4/zynq_hls_coprocessor/solution1/sim/verilog/pp_loop_interface.svh,,E:/Magisterio/IPD-432/Tarea_4/zynq_hls_coprocessor/solution1/sim/verilog/dump_file_agent.svh;E:/Magisterio/IPD-432/Tarea_4/zynq_hls_coprocessor/solution1/sim/verilog/csv_file_dump.svh;E:/Magisterio/IPD-432/Tarea_4/zynq_hls_coprocessor/solution1/sim/verilog/sample_agent.svh;E:/Magisterio/IPD-432/Tarea_4/zynq_hls_coprocessor/solution1/sim/verilog/loop_sample_agent.svh;E:/Magisterio/IPD-432/Tarea_4/zynq_hls_coprocessor/solution1/sim/verilog/sample_manager.svh;E:/Magisterio/IPD-432/Tarea_4/zynq_hls_coprocessor/solution1/sim/verilog/nodf_module_interface.svh;E:/Magisterio/IPD-432/Tarea_4/zynq_hls_coprocessor/solution1/sim/verilog/nodf_module_monitor.svh;E:/Magisterio/IPD-432/Tarea_4/zynq_hls_coprocessor/solution1/sim/verilog/pp_loop_interface.svh;E:/Magisterio/IPD-432/Tarea_4/zynq_hls_coprocessor/solution1/sim/verilog/pp_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/Magisterio/IPD-432/Tarea_4/zynq_hls_coprocessor/solution1/sim/verilog/dump_file_agent.svh,1650415009,verilog,,,,,,,,,,,,
E:/Magisterio/IPD-432/Tarea_4/zynq_hls_coprocessor/solution1/sim/verilog/eucDis.autotb.v,1650415010,systemVerilog,,,E:/Magisterio/IPD-432/Tarea_4/zynq_hls_coprocessor/solution1/sim/verilog/fifo_para.vh,apatb_eucDis_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/Magisterio/IPD-432/Tarea_4/zynq_hls_coprocessor/solution1/sim/verilog/eucDis.v,1650414968,systemVerilog,,,,eucDis,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/Magisterio/IPD-432/Tarea_4/zynq_hls_coprocessor/solution1/sim/verilog/eucDis_control_s_axi.v,1650414969,systemVerilog,,,,eucDis_control_s_axi;eucDis_control_s_axi_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/Magisterio/IPD-432/Tarea_4/zynq_hls_coprocessor/solution1/sim/verilog/eucDis_mul_32s_32s_32_2_1.v,1650414968,systemVerilog,,,,eucDis_mul_32s_32s_32_2_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/Magisterio/IPD-432/Tarea_4/zynq_hls_coprocessor/solution1/sim/verilog/eucDis_sqrt_fixed_33_33_s.v,1650414967,systemVerilog,,,,eucDis_sqrt_fixed_33_33_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/Magisterio/IPD-432/Tarea_4/zynq_hls_coprocessor/solution1/sim/verilog/fifo_para.vh,1650415010,verilog,,,,,,,,,,,,
E:/Magisterio/IPD-432/Tarea_4/zynq_hls_coprocessor/solution1/sim/verilog/loop_sample_agent.svh,1650415009,verilog,,,,,,,,,,,,
E:/Magisterio/IPD-432/Tarea_4/zynq_hls_coprocessor/solution1/sim/verilog/nodf_module_interface.svh,1650415009,verilog,,,,nodf_module_intf,,,,,,,,
E:/Magisterio/IPD-432/Tarea_4/zynq_hls_coprocessor/solution1/sim/verilog/nodf_module_monitor.svh,1650415009,verilog,,,,,,,,,,,,
E:/Magisterio/IPD-432/Tarea_4/zynq_hls_coprocessor/solution1/sim/verilog/pp_loop_interface.svh,1650415009,verilog,,,,pp_loop_intf,,,,,,,,
E:/Magisterio/IPD-432/Tarea_4/zynq_hls_coprocessor/solution1/sim/verilog/pp_loop_monitor.svh,1650415009,verilog,,,,,,,,,,,,
E:/Magisterio/IPD-432/Tarea_4/zynq_hls_coprocessor/solution1/sim/verilog/sample_agent.svh,1650415009,verilog,,,,,,,,,,,,
E:/Magisterio/IPD-432/Tarea_4/zynq_hls_coprocessor/solution1/sim/verilog/sample_manager.svh,1650415009,verilog,,,,,,,,,,,,
