// Seed: 967776403
module module_0 (
    input tri0 id_0,
    input wor id_1,
    output tri0 id_2,
    input tri1 id_3,
    input supply0 id_4,
    input wire id_5,
    input wand id_6,
    output supply0 module_0,
    input uwire id_8,
    input uwire id_9,
    input tri0 id_10
);
  wire id_12;
endmodule
module module_1 (
    output wand id_0,
    output wand id_1,
    input wor id_2,
    output supply0 id_3,
    input tri1 id_4,
    input wor id_5,
    input supply0 id_6,
    output supply1 id_7,
    output tri0 id_8
);
  assign id_7 = 1;
  module_0(
      id_4, id_2, id_1, id_2, id_5, id_5, id_6, id_1, id_6, id_2, id_4
  );
  wire id_10;
  wire id_11;
endmodule
