-- Copyright (C) 1991-2006 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--D1_Frame_Cont[0] is CCD_Capture:u3|Frame_Cont[0] at LCFF_X25_Y14_N1
D1_Frame_Cont[0] = DFFEAS(D1L3, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[1] is CCD_Capture:u3|Frame_Cont[1] at LCFF_X25_Y14_N3
D1_Frame_Cont[1] = DFFEAS(D1L6, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[2] is CCD_Capture:u3|Frame_Cont[2] at LCFF_X25_Y14_N5
D1_Frame_Cont[2] = DFFEAS(D1L9, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[3] is CCD_Capture:u3|Frame_Cont[3] at LCFF_X25_Y14_N7
D1_Frame_Cont[3] = DFFEAS(D1L12, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L167,  ,  ,  ,  );


--S1L1 is SEG7_LUT_8:u5|SEG7_LUT:u0|oSEG[0]~70 at LCCOMB_X25_Y1_N0
S1L1 = D1_Frame_Cont[2] & !D1_Frame_Cont[1] & (D1_Frame_Cont[0] $ !D1_Frame_Cont[3]) # !D1_Frame_Cont[2] & D1_Frame_Cont[0] & (D1_Frame_Cont[1] $ !D1_Frame_Cont[3]);


--S1L2 is SEG7_LUT_8:u5|SEG7_LUT:u0|oSEG[1]~71 at LCCOMB_X25_Y1_N16
S1L2 = D1_Frame_Cont[1] & (D1_Frame_Cont[0] & (D1_Frame_Cont[3]) # !D1_Frame_Cont[0] & D1_Frame_Cont[2]) # !D1_Frame_Cont[1] & D1_Frame_Cont[2] & (D1_Frame_Cont[0] $ D1_Frame_Cont[3]);


--S1L3 is SEG7_LUT_8:u5|SEG7_LUT:u0|oSEG[2]~72 at LCCOMB_X25_Y1_N4
S1L3 = D1_Frame_Cont[2] & D1_Frame_Cont[3] & (D1_Frame_Cont[1] # !D1_Frame_Cont[0]) # !D1_Frame_Cont[2] & D1_Frame_Cont[1] & !D1_Frame_Cont[0] & !D1_Frame_Cont[3];


--S1L4 is SEG7_LUT_8:u5|SEG7_LUT:u0|oSEG[3]~73 at LCCOMB_X25_Y1_N8
S1L4 = D1_Frame_Cont[0] & (D1_Frame_Cont[2] $ !D1_Frame_Cont[1]) # !D1_Frame_Cont[0] & (D1_Frame_Cont[2] & !D1_Frame_Cont[1] & !D1_Frame_Cont[3] # !D1_Frame_Cont[2] & D1_Frame_Cont[1] & D1_Frame_Cont[3]);


--S1L5 is SEG7_LUT_8:u5|SEG7_LUT:u0|oSEG[4]~74 at LCCOMB_X25_Y1_N10
S1L5 = D1_Frame_Cont[1] & (D1_Frame_Cont[0] & !D1_Frame_Cont[3]) # !D1_Frame_Cont[1] & (D1_Frame_Cont[2] & (!D1_Frame_Cont[3]) # !D1_Frame_Cont[2] & D1_Frame_Cont[0]);


--S1L6 is SEG7_LUT_8:u5|SEG7_LUT:u0|oSEG[5]~75 at LCCOMB_X25_Y1_N18
S1L6 = D1_Frame_Cont[2] & D1_Frame_Cont[0] & (D1_Frame_Cont[1] $ D1_Frame_Cont[3]) # !D1_Frame_Cont[2] & !D1_Frame_Cont[3] & (D1_Frame_Cont[1] # D1_Frame_Cont[0]);


--S1L7 is SEG7_LUT_8:u5|SEG7_LUT:u0|oSEG[6]~76 at LCCOMB_X25_Y1_N12
S1L7 = D1_Frame_Cont[0] & (D1_Frame_Cont[3] # D1_Frame_Cont[2] $ D1_Frame_Cont[1]) # !D1_Frame_Cont[0] & (D1_Frame_Cont[1] # D1_Frame_Cont[2] $ D1_Frame_Cont[3]);


--D1_Frame_Cont[4] is CCD_Capture:u3|Frame_Cont[4] at LCFF_X25_Y14_N9
D1_Frame_Cont[4] = DFFEAS(D1L15, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[5] is CCD_Capture:u3|Frame_Cont[5] at LCFF_X25_Y14_N11
D1_Frame_Cont[5] = DFFEAS(D1L18, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[6] is CCD_Capture:u3|Frame_Cont[6] at LCFF_X25_Y14_N13
D1_Frame_Cont[6] = DFFEAS(D1L21, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[7] is CCD_Capture:u3|Frame_Cont[7] at LCFF_X25_Y14_N15
D1_Frame_Cont[7] = DFFEAS(D1L24, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L167,  ,  ,  ,  );


--S2L1 is SEG7_LUT_8:u5|SEG7_LUT:u1|oSEG[0]~70 at LCCOMB_X64_Y5_N16
S2L1 = D1_Frame_Cont[7] & D1_Frame_Cont[4] & (D1_Frame_Cont[5] $ D1_Frame_Cont[6]) # !D1_Frame_Cont[7] & !D1_Frame_Cont[5] & (D1_Frame_Cont[4] $ D1_Frame_Cont[6]);


--S2L2 is SEG7_LUT_8:u5|SEG7_LUT:u1|oSEG[1]~71 at LCCOMB_X64_Y5_N22
S2L2 = D1_Frame_Cont[5] & (D1_Frame_Cont[4] & D1_Frame_Cont[7] # !D1_Frame_Cont[4] & (D1_Frame_Cont[6])) # !D1_Frame_Cont[5] & D1_Frame_Cont[6] & (D1_Frame_Cont[4] $ D1_Frame_Cont[7]);


--S2L3 is SEG7_LUT_8:u5|SEG7_LUT:u1|oSEG[2]~72 at LCCOMB_X64_Y5_N12
S2L3 = D1_Frame_Cont[7] & D1_Frame_Cont[6] & (D1_Frame_Cont[5] # !D1_Frame_Cont[4]) # !D1_Frame_Cont[7] & !D1_Frame_Cont[4] & D1_Frame_Cont[5] & !D1_Frame_Cont[6];


--S2L4 is SEG7_LUT_8:u5|SEG7_LUT:u1|oSEG[3]~73 at LCCOMB_X64_Y5_N4
S2L4 = D1_Frame_Cont[4] & (D1_Frame_Cont[5] $ (!D1_Frame_Cont[6])) # !D1_Frame_Cont[4] & (D1_Frame_Cont[5] & D1_Frame_Cont[7] & !D1_Frame_Cont[6] # !D1_Frame_Cont[5] & !D1_Frame_Cont[7] & D1_Frame_Cont[6]);


--S2L5 is SEG7_LUT_8:u5|SEG7_LUT:u1|oSEG[4]~74 at LCCOMB_X64_Y5_N8
S2L5 = D1_Frame_Cont[5] & D1_Frame_Cont[4] & !D1_Frame_Cont[7] # !D1_Frame_Cont[5] & (D1_Frame_Cont[6] & (!D1_Frame_Cont[7]) # !D1_Frame_Cont[6] & D1_Frame_Cont[4]);


--S2L6 is SEG7_LUT_8:u5|SEG7_LUT:u1|oSEG[5]~75 at LCCOMB_X64_Y5_N6
S2L6 = D1_Frame_Cont[4] & (D1_Frame_Cont[7] $ (D1_Frame_Cont[5] # !D1_Frame_Cont[6])) # !D1_Frame_Cont[4] & D1_Frame_Cont[5] & !D1_Frame_Cont[7] & !D1_Frame_Cont[6];


--S2L7 is SEG7_LUT_8:u5|SEG7_LUT:u1|oSEG[6]~76 at LCCOMB_X64_Y5_N18
S2L7 = D1_Frame_Cont[4] & (D1_Frame_Cont[7] # D1_Frame_Cont[5] $ D1_Frame_Cont[6]) # !D1_Frame_Cont[4] & (D1_Frame_Cont[5] # D1_Frame_Cont[7] $ D1_Frame_Cont[6]);


--D1_Frame_Cont[8] is CCD_Capture:u3|Frame_Cont[8] at LCFF_X25_Y14_N17
D1_Frame_Cont[8] = DFFEAS(D1L27, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[9] is CCD_Capture:u3|Frame_Cont[9] at LCFF_X25_Y14_N19
D1_Frame_Cont[9] = DFFEAS(D1L30, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[10] is CCD_Capture:u3|Frame_Cont[10] at LCFF_X25_Y14_N21
D1_Frame_Cont[10] = DFFEAS(D1L33, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[11] is CCD_Capture:u3|Frame_Cont[11] at LCFF_X25_Y14_N23
D1_Frame_Cont[11] = DFFEAS(D1L36, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L167,  ,  ,  ,  );


--S3L1 is SEG7_LUT_8:u5|SEG7_LUT:u2|oSEG[0]~70 at LCCOMB_X64_Y7_N18
S3L1 = D1_Frame_Cont[10] & !D1_Frame_Cont[9] & (D1_Frame_Cont[8] $ !D1_Frame_Cont[11]) # !D1_Frame_Cont[10] & D1_Frame_Cont[8] & (D1_Frame_Cont[9] $ !D1_Frame_Cont[11]);


--S3L2 is SEG7_LUT_8:u5|SEG7_LUT:u2|oSEG[1]~71 at LCCOMB_X64_Y7_N16
S3L2 = D1_Frame_Cont[9] & (D1_Frame_Cont[8] & (D1_Frame_Cont[11]) # !D1_Frame_Cont[8] & D1_Frame_Cont[10]) # !D1_Frame_Cont[9] & D1_Frame_Cont[10] & (D1_Frame_Cont[8] $ D1_Frame_Cont[11]);


--S3L3 is SEG7_LUT_8:u5|SEG7_LUT:u2|oSEG[2]~72 at LCCOMB_X64_Y7_N12
S3L3 = D1_Frame_Cont[10] & D1_Frame_Cont[11] & (D1_Frame_Cont[9] # !D1_Frame_Cont[8]) # !D1_Frame_Cont[10] & !D1_Frame_Cont[8] & D1_Frame_Cont[9] & !D1_Frame_Cont[11];


--S3L4 is SEG7_LUT_8:u5|SEG7_LUT:u2|oSEG[3]~73 at LCCOMB_X64_Y7_N10
S3L4 = D1_Frame_Cont[8] & (D1_Frame_Cont[10] $ !D1_Frame_Cont[9]) # !D1_Frame_Cont[8] & (D1_Frame_Cont[10] & !D1_Frame_Cont[9] & !D1_Frame_Cont[11] # !D1_Frame_Cont[10] & D1_Frame_Cont[9] & D1_Frame_Cont[11]);


--S3L5 is SEG7_LUT_8:u5|SEG7_LUT:u2|oSEG[4]~74 at LCCOMB_X64_Y7_N6
S3L5 = D1_Frame_Cont[9] & D1_Frame_Cont[8] & (!D1_Frame_Cont[11]) # !D1_Frame_Cont[9] & (D1_Frame_Cont[10] & (!D1_Frame_Cont[11]) # !D1_Frame_Cont[10] & D1_Frame_Cont[8]);


--S3L6 is SEG7_LUT_8:u5|SEG7_LUT:u2|oSEG[5]~75 at LCCOMB_X64_Y7_N8
S3L6 = D1_Frame_Cont[8] & (D1_Frame_Cont[11] $ (D1_Frame_Cont[9] # !D1_Frame_Cont[10])) # !D1_Frame_Cont[8] & !D1_Frame_Cont[10] & D1_Frame_Cont[9] & !D1_Frame_Cont[11];


--S3L7 is SEG7_LUT_8:u5|SEG7_LUT:u2|oSEG[6]~76 at LCCOMB_X64_Y7_N4
S3L7 = D1_Frame_Cont[8] & (D1_Frame_Cont[11] # D1_Frame_Cont[10] $ D1_Frame_Cont[9]) # !D1_Frame_Cont[8] & (D1_Frame_Cont[9] # D1_Frame_Cont[10] $ D1_Frame_Cont[11]);


--D1_Frame_Cont[12] is CCD_Capture:u3|Frame_Cont[12] at LCFF_X25_Y14_N25
D1_Frame_Cont[12] = DFFEAS(D1L39, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[13] is CCD_Capture:u3|Frame_Cont[13] at LCFF_X25_Y14_N27
D1_Frame_Cont[13] = DFFEAS(D1L42, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[14] is CCD_Capture:u3|Frame_Cont[14] at LCFF_X25_Y14_N29
D1_Frame_Cont[14] = DFFEAS(D1L45, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[15] is CCD_Capture:u3|Frame_Cont[15] at LCFF_X25_Y14_N31
D1_Frame_Cont[15] = DFFEAS(D1L48, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L167,  ,  ,  ,  );


--S4L1 is SEG7_LUT_8:u5|SEG7_LUT:u3|oSEG[0]~70 at LCCOMB_X64_Y9_N16
S4L1 = D1_Frame_Cont[15] & D1_Frame_Cont[12] & (D1_Frame_Cont[13] $ D1_Frame_Cont[14]) # !D1_Frame_Cont[15] & !D1_Frame_Cont[13] & (D1_Frame_Cont[14] $ D1_Frame_Cont[12]);


--S4L2 is SEG7_LUT_8:u5|SEG7_LUT:u3|oSEG[1]~71 at LCCOMB_X64_Y9_N22
S4L2 = D1_Frame_Cont[13] & (D1_Frame_Cont[12] & D1_Frame_Cont[15] # !D1_Frame_Cont[12] & (D1_Frame_Cont[14])) # !D1_Frame_Cont[13] & D1_Frame_Cont[14] & (D1_Frame_Cont[15] $ D1_Frame_Cont[12]);


--S4L3 is SEG7_LUT_8:u5|SEG7_LUT:u3|oSEG[2]~72 at LCCOMB_X64_Y9_N12
S4L3 = D1_Frame_Cont[15] & D1_Frame_Cont[14] & (D1_Frame_Cont[13] # !D1_Frame_Cont[12]) # !D1_Frame_Cont[15] & D1_Frame_Cont[13] & !D1_Frame_Cont[14] & !D1_Frame_Cont[12];


--S4L4 is SEG7_LUT_8:u5|SEG7_LUT:u3|oSEG[3]~73 at LCCOMB_X64_Y9_N4
S4L4 = D1_Frame_Cont[12] & (D1_Frame_Cont[13] $ (!D1_Frame_Cont[14])) # !D1_Frame_Cont[12] & (D1_Frame_Cont[13] & D1_Frame_Cont[15] & !D1_Frame_Cont[14] # !D1_Frame_Cont[13] & !D1_Frame_Cont[15] & D1_Frame_Cont[14]);


--S4L5 is SEG7_LUT_8:u5|SEG7_LUT:u3|oSEG[4]~74 at LCCOMB_X64_Y9_N8
S4L5 = D1_Frame_Cont[13] & !D1_Frame_Cont[15] & (D1_Frame_Cont[12]) # !D1_Frame_Cont[13] & (D1_Frame_Cont[14] & !D1_Frame_Cont[15] # !D1_Frame_Cont[14] & (D1_Frame_Cont[12]));


--S4L6 is SEG7_LUT_8:u5|SEG7_LUT:u3|oSEG[5]~75 at LCCOMB_X64_Y9_N6
S4L6 = D1_Frame_Cont[13] & !D1_Frame_Cont[15] & (D1_Frame_Cont[12] # !D1_Frame_Cont[14]) # !D1_Frame_Cont[13] & D1_Frame_Cont[12] & (D1_Frame_Cont[15] $ !D1_Frame_Cont[14]);


--S4L7 is SEG7_LUT_8:u5|SEG7_LUT:u3|oSEG[6]~76 at LCCOMB_X64_Y9_N18
S4L7 = D1_Frame_Cont[12] & (D1_Frame_Cont[15] # D1_Frame_Cont[13] $ D1_Frame_Cont[14]) # !D1_Frame_Cont[12] & (D1_Frame_Cont[13] # D1_Frame_Cont[15] $ D1_Frame_Cont[14]);


--D1_Frame_Cont[16] is CCD_Capture:u3|Frame_Cont[16] at LCFF_X25_Y13_N1
D1_Frame_Cont[16] = DFFEAS(D1L51, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[17] is CCD_Capture:u3|Frame_Cont[17] at LCFF_X25_Y13_N3
D1_Frame_Cont[17] = DFFEAS(D1L54, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[18] is CCD_Capture:u3|Frame_Cont[18] at LCFF_X25_Y13_N5
D1_Frame_Cont[18] = DFFEAS(D1L57, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[19] is CCD_Capture:u3|Frame_Cont[19] at LCFF_X25_Y13_N7
D1_Frame_Cont[19] = DFFEAS(D1L60, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L167,  ,  ,  ,  );


--S5L1 is SEG7_LUT_8:u5|SEG7_LUT:u4|oSEG[0]~70 at LCCOMB_X1_Y13_N28
S5L1 = D1_Frame_Cont[18] & !D1_Frame_Cont[17] & (D1_Frame_Cont[19] $ !D1_Frame_Cont[16]) # !D1_Frame_Cont[18] & D1_Frame_Cont[16] & (D1_Frame_Cont[19] $ !D1_Frame_Cont[17]);


--S5L2 is SEG7_LUT_8:u5|SEG7_LUT:u4|oSEG[1]~71 at LCCOMB_X1_Y13_N20
S5L2 = D1_Frame_Cont[19] & (D1_Frame_Cont[16] & (D1_Frame_Cont[17]) # !D1_Frame_Cont[16] & D1_Frame_Cont[18]) # !D1_Frame_Cont[19] & D1_Frame_Cont[18] & (D1_Frame_Cont[17] $ D1_Frame_Cont[16]);


--S5L3 is SEG7_LUT_8:u5|SEG7_LUT:u4|oSEG[2]~72 at LCCOMB_X1_Y13_N10
S5L3 = D1_Frame_Cont[18] & D1_Frame_Cont[19] & (D1_Frame_Cont[17] # !D1_Frame_Cont[16]) # !D1_Frame_Cont[18] & !D1_Frame_Cont[19] & D1_Frame_Cont[17] & !D1_Frame_Cont[16];


--S5L4 is SEG7_LUT_8:u5|SEG7_LUT:u4|oSEG[3]~73 at LCCOMB_X1_Y13_N0
S5L4 = D1_Frame_Cont[16] & (D1_Frame_Cont[18] $ (!D1_Frame_Cont[17])) # !D1_Frame_Cont[16] & (D1_Frame_Cont[18] & !D1_Frame_Cont[19] & !D1_Frame_Cont[17] # !D1_Frame_Cont[18] & D1_Frame_Cont[19] & D1_Frame_Cont[17]);


--S5L5 is SEG7_LUT_8:u5|SEG7_LUT:u4|oSEG[4]~74 at LCCOMB_X1_Y13_N26
S5L5 = D1_Frame_Cont[17] & (!D1_Frame_Cont[19] & D1_Frame_Cont[16]) # !D1_Frame_Cont[17] & (D1_Frame_Cont[18] & !D1_Frame_Cont[19] # !D1_Frame_Cont[18] & (D1_Frame_Cont[16]));


--S5L6 is SEG7_LUT_8:u5|SEG7_LUT:u4|oSEG[5]~75 at LCCOMB_X1_Y13_N4
S5L6 = D1_Frame_Cont[18] & D1_Frame_Cont[16] & (D1_Frame_Cont[19] $ D1_Frame_Cont[17]) # !D1_Frame_Cont[18] & !D1_Frame_Cont[19] & (D1_Frame_Cont[17] # D1_Frame_Cont[16]);


--S5L7 is SEG7_LUT_8:u5|SEG7_LUT:u4|oSEG[6]~76 at LCCOMB_X1_Y13_N12
S5L7 = D1_Frame_Cont[16] & (D1_Frame_Cont[19] # D1_Frame_Cont[18] $ D1_Frame_Cont[17]) # !D1_Frame_Cont[16] & (D1_Frame_Cont[17] # D1_Frame_Cont[18] $ D1_Frame_Cont[19]);


--D1_Frame_Cont[20] is CCD_Capture:u3|Frame_Cont[20] at LCFF_X25_Y13_N9
D1_Frame_Cont[20] = DFFEAS(D1L63, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[21] is CCD_Capture:u3|Frame_Cont[21] at LCFF_X25_Y13_N11
D1_Frame_Cont[21] = DFFEAS(D1L66, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[22] is CCD_Capture:u3|Frame_Cont[22] at LCFF_X25_Y13_N13
D1_Frame_Cont[22] = DFFEAS(D1L69, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[23] is CCD_Capture:u3|Frame_Cont[23] at LCFF_X25_Y13_N15
D1_Frame_Cont[23] = DFFEAS(D1L72, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L167,  ,  ,  ,  );


--S6L1 is SEG7_LUT_8:u5|SEG7_LUT:u5|oSEG[0]~70 at LCCOMB_X1_Y15_N12
S6L1 = D1_Frame_Cont[22] & !D1_Frame_Cont[21] & (D1_Frame_Cont[23] $ !D1_Frame_Cont[20]) # !D1_Frame_Cont[22] & D1_Frame_Cont[20] & (D1_Frame_Cont[21] $ !D1_Frame_Cont[23]);


--S6L2 is SEG7_LUT_8:u5|SEG7_LUT:u5|oSEG[1]~71 at LCCOMB_X1_Y15_N28
S6L2 = D1_Frame_Cont[21] & (D1_Frame_Cont[20] & (D1_Frame_Cont[23]) # !D1_Frame_Cont[20] & D1_Frame_Cont[22]) # !D1_Frame_Cont[21] & D1_Frame_Cont[22] & (D1_Frame_Cont[23] $ D1_Frame_Cont[20]);


--S6L3 is SEG7_LUT_8:u5|SEG7_LUT:u5|oSEG[2]~72 at LCCOMB_X1_Y15_N20
S6L3 = D1_Frame_Cont[22] & D1_Frame_Cont[23] & (D1_Frame_Cont[21] # !D1_Frame_Cont[20]) # !D1_Frame_Cont[22] & D1_Frame_Cont[21] & !D1_Frame_Cont[23] & !D1_Frame_Cont[20];


--S6L4 is SEG7_LUT_8:u5|SEG7_LUT:u5|oSEG[3]~73 at LCCOMB_X1_Y15_N0
S6L4 = D1_Frame_Cont[20] & (D1_Frame_Cont[21] $ !D1_Frame_Cont[22]) # !D1_Frame_Cont[20] & (D1_Frame_Cont[21] & !D1_Frame_Cont[22] & D1_Frame_Cont[23] # !D1_Frame_Cont[21] & D1_Frame_Cont[22] & !D1_Frame_Cont[23]);


--S6L5 is SEG7_LUT_8:u5|SEG7_LUT:u5|oSEG[4]~74 at LCCOMB_X1_Y15_N26
S6L5 = D1_Frame_Cont[21] & (!D1_Frame_Cont[23] & D1_Frame_Cont[20]) # !D1_Frame_Cont[21] & (D1_Frame_Cont[22] & !D1_Frame_Cont[23] # !D1_Frame_Cont[22] & (D1_Frame_Cont[20]));


--S6L6 is SEG7_LUT_8:u5|SEG7_LUT:u5|oSEG[5]~75 at LCCOMB_X1_Y15_N4
S6L6 = D1_Frame_Cont[21] & !D1_Frame_Cont[23] & (D1_Frame_Cont[20] # !D1_Frame_Cont[22]) # !D1_Frame_Cont[21] & D1_Frame_Cont[20] & (D1_Frame_Cont[22] $ !D1_Frame_Cont[23]);


--S6L7 is SEG7_LUT_8:u5|SEG7_LUT:u5|oSEG[6]~76 at LCCOMB_X1_Y15_N10
S6L7 = D1_Frame_Cont[20] & (D1_Frame_Cont[23] # D1_Frame_Cont[21] $ D1_Frame_Cont[22]) # !D1_Frame_Cont[20] & (D1_Frame_Cont[21] # D1_Frame_Cont[22] $ D1_Frame_Cont[23]);


--D1_Frame_Cont[24] is CCD_Capture:u3|Frame_Cont[24] at LCFF_X25_Y13_N17
D1_Frame_Cont[24] = DFFEAS(D1L75, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[25] is CCD_Capture:u3|Frame_Cont[25] at LCFF_X25_Y13_N19
D1_Frame_Cont[25] = DFFEAS(D1L78, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[26] is CCD_Capture:u3|Frame_Cont[26] at LCFF_X25_Y13_N21
D1_Frame_Cont[26] = DFFEAS(D1L81, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[27] is CCD_Capture:u3|Frame_Cont[27] at LCFF_X25_Y13_N23
D1_Frame_Cont[27] = DFFEAS(D1L84, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L167,  ,  ,  ,  );


--S7L1 is SEG7_LUT_8:u5|SEG7_LUT:u6|oSEG[0]~70 at LCCOMB_X1_Y17_N28
S7L1 = D1_Frame_Cont[26] & !D1_Frame_Cont[25] & (D1_Frame_Cont[27] $ !D1_Frame_Cont[24]) # !D1_Frame_Cont[26] & D1_Frame_Cont[24] & (D1_Frame_Cont[25] $ !D1_Frame_Cont[27]);


--S7L2 is SEG7_LUT_8:u5|SEG7_LUT:u6|oSEG[1]~71 at LCCOMB_X1_Y17_N18
S7L2 = D1_Frame_Cont[25] & (D1_Frame_Cont[24] & (D1_Frame_Cont[27]) # !D1_Frame_Cont[24] & D1_Frame_Cont[26]) # !D1_Frame_Cont[25] & D1_Frame_Cont[26] & (D1_Frame_Cont[27] $ D1_Frame_Cont[24]);


--S7L3 is SEG7_LUT_8:u5|SEG7_LUT:u6|oSEG[2]~72 at LCCOMB_X1_Y17_N20
S7L3 = D1_Frame_Cont[26] & D1_Frame_Cont[27] & (D1_Frame_Cont[25] # !D1_Frame_Cont[24]) # !D1_Frame_Cont[26] & D1_Frame_Cont[25] & !D1_Frame_Cont[27] & !D1_Frame_Cont[24];


--S7L4 is SEG7_LUT_8:u5|SEG7_LUT:u6|oSEG[3]~73 at LCCOMB_X1_Y17_N12
S7L4 = D1_Frame_Cont[24] & (D1_Frame_Cont[25] $ !D1_Frame_Cont[26]) # !D1_Frame_Cont[24] & (D1_Frame_Cont[25] & !D1_Frame_Cont[26] & D1_Frame_Cont[27] # !D1_Frame_Cont[25] & D1_Frame_Cont[26] & !D1_Frame_Cont[27]);


--S7L5 is SEG7_LUT_8:u5|SEG7_LUT:u6|oSEG[4]~74 at LCCOMB_X1_Y17_N26
S7L5 = D1_Frame_Cont[25] & (!D1_Frame_Cont[27] & D1_Frame_Cont[24]) # !D1_Frame_Cont[25] & (D1_Frame_Cont[26] & !D1_Frame_Cont[27] # !D1_Frame_Cont[26] & (D1_Frame_Cont[24]));


--S7L6 is SEG7_LUT_8:u5|SEG7_LUT:u6|oSEG[5]~75 at LCCOMB_X1_Y17_N10
S7L6 = D1_Frame_Cont[25] & !D1_Frame_Cont[27] & (D1_Frame_Cont[24] # !D1_Frame_Cont[26]) # !D1_Frame_Cont[25] & D1_Frame_Cont[24] & (D1_Frame_Cont[26] $ !D1_Frame_Cont[27]);


--S7L7 is SEG7_LUT_8:u5|SEG7_LUT:u6|oSEG[6]~76 at LCCOMB_X1_Y17_N4
S7L7 = D1_Frame_Cont[24] & (D1_Frame_Cont[27] # D1_Frame_Cont[25] $ D1_Frame_Cont[26]) # !D1_Frame_Cont[24] & (D1_Frame_Cont[25] # D1_Frame_Cont[26] $ D1_Frame_Cont[27]);


--D1_Frame_Cont[28] is CCD_Capture:u3|Frame_Cont[28] at LCFF_X25_Y13_N25
D1_Frame_Cont[28] = DFFEAS(D1L87, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[29] is CCD_Capture:u3|Frame_Cont[29] at LCFF_X25_Y13_N27
D1_Frame_Cont[29] = DFFEAS(D1L90, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[30] is CCD_Capture:u3|Frame_Cont[30] at LCFF_X25_Y13_N29
D1_Frame_Cont[30] = DFFEAS(D1L93, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L167,  ,  ,  ,  );


--D1_Frame_Cont[31] is CCD_Capture:u3|Frame_Cont[31] at LCFF_X25_Y13_N31
D1_Frame_Cont[31] = DFFEAS(D1L96, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L167,  ,  ,  ,  );


--S8L1 is SEG7_LUT_8:u5|SEG7_LUT:u7|oSEG[0]~70 at LCCOMB_X1_Y24_N28
S8L1 = D1_Frame_Cont[31] & D1_Frame_Cont[28] & (D1_Frame_Cont[30] $ D1_Frame_Cont[29]) # !D1_Frame_Cont[31] & !D1_Frame_Cont[29] & (D1_Frame_Cont[30] $ D1_Frame_Cont[28]);


--S8L2 is SEG7_LUT_8:u5|SEG7_LUT:u7|oSEG[1]~71 at LCCOMB_X1_Y24_N12
S8L2 = D1_Frame_Cont[31] & (D1_Frame_Cont[28] & (D1_Frame_Cont[29]) # !D1_Frame_Cont[28] & D1_Frame_Cont[30]) # !D1_Frame_Cont[31] & D1_Frame_Cont[30] & (D1_Frame_Cont[29] $ D1_Frame_Cont[28]);


--S8L3 is SEG7_LUT_8:u5|SEG7_LUT:u7|oSEG[2]~72 at LCCOMB_X1_Y24_N26
S8L3 = D1_Frame_Cont[31] & D1_Frame_Cont[30] & (D1_Frame_Cont[29] # !D1_Frame_Cont[28]) # !D1_Frame_Cont[31] & !D1_Frame_Cont[30] & D1_Frame_Cont[29] & !D1_Frame_Cont[28];


--S8L4 is SEG7_LUT_8:u5|SEG7_LUT:u7|oSEG[3]~73 at LCCOMB_X1_Y24_N20
S8L4 = D1_Frame_Cont[28] & (D1_Frame_Cont[30] $ !D1_Frame_Cont[29]) # !D1_Frame_Cont[28] & (D1_Frame_Cont[31] & !D1_Frame_Cont[30] & D1_Frame_Cont[29] # !D1_Frame_Cont[31] & D1_Frame_Cont[30] & !D1_Frame_Cont[29]);


--S8L5 is SEG7_LUT_8:u5|SEG7_LUT:u7|oSEG[4]~74 at LCCOMB_X1_Y24_N4
S8L5 = D1_Frame_Cont[29] & !D1_Frame_Cont[31] & (D1_Frame_Cont[28]) # !D1_Frame_Cont[29] & (D1_Frame_Cont[30] & !D1_Frame_Cont[31] # !D1_Frame_Cont[30] & (D1_Frame_Cont[28]));


--S8L6 is SEG7_LUT_8:u5|SEG7_LUT:u7|oSEG[5]~75 at LCCOMB_X1_Y24_N0
S8L6 = D1_Frame_Cont[30] & D1_Frame_Cont[28] & (D1_Frame_Cont[31] $ D1_Frame_Cont[29]) # !D1_Frame_Cont[30] & !D1_Frame_Cont[31] & (D1_Frame_Cont[29] # D1_Frame_Cont[28]);


--S8L7 is SEG7_LUT_8:u5|SEG7_LUT:u7|oSEG[6]~76 at LCCOMB_X1_Y24_N10
S8L7 = D1_Frame_Cont[28] & (D1_Frame_Cont[31] # D1_Frame_Cont[30] $ D1_Frame_Cont[29]) # !D1_Frame_Cont[28] & (D1_Frame_Cont[29] # D1_Frame_Cont[31] $ D1_Frame_Cont[30]);


--D1_Y_Cont[0] is CCD_Capture:u3|Y_Cont[0] at LCFF_X35_Y14_N13
D1_Y_Cont[0] = DFFEAS(D1L140, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L142,  ,  , !D1_mCCD_FVAL,  );


--D1_Y_Cont[1] is CCD_Capture:u3|Y_Cont[1] at LCFF_X35_Y14_N15
D1_Y_Cont[1] = DFFEAS(D1L144, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L142,  ,  , !D1_mCCD_FVAL,  );


--D1_Y_Cont[2] is CCD_Capture:u3|Y_Cont[2] at LCFF_X35_Y14_N17
D1_Y_Cont[2] = DFFEAS(D1L147, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L142,  ,  , !D1_mCCD_FVAL,  );


--D1_Y_Cont[3] is CCD_Capture:u3|Y_Cont[3] at LCFF_X35_Y14_N19
D1_Y_Cont[3] = DFFEAS(D1L150, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L142,  ,  , !D1_mCCD_FVAL,  );


--D1_Y_Cont[4] is CCD_Capture:u3|Y_Cont[4] at LCFF_X35_Y14_N21
D1_Y_Cont[4] = DFFEAS(D1L153, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L142,  ,  , !D1_mCCD_FVAL,  );


--D1_Y_Cont[5] is CCD_Capture:u3|Y_Cont[5] at LCFF_X35_Y14_N23
D1_Y_Cont[5] = DFFEAS(D1L156, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L142,  ,  , !D1_mCCD_FVAL,  );


--D1_Y_Cont[6] is CCD_Capture:u3|Y_Cont[6] at LCFF_X35_Y14_N25
D1_Y_Cont[6] = DFFEAS(D1L159, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L142,  ,  , !D1_mCCD_FVAL,  );


--D1_Y_Cont[7] is CCD_Capture:u3|Y_Cont[7] at LCFF_X35_Y14_N27
D1_Y_Cont[7] = DFFEAS(D1L162, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L142,  ,  , !D1_mCCD_FVAL,  );


--D1_Y_Cont[8] is CCD_Capture:u3|Y_Cont[8] at LCFF_X35_Y14_N29
D1_Y_Cont[8] = DFFEAS(D1L165, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L142,  ,  , !D1_mCCD_FVAL,  );


--G1_SA[0] is Sdram_Control_4Port:u6|SA[0] at LCFF_X32_Y18_N5
G1_SA[0] = DFFEAS(G1L79, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1_SA[1] is Sdram_Control_4Port:u6|SA[1] at LCFF_X32_Y18_N9
G1_SA[1] = DFFEAS(G1L80, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1_SA[2] is Sdram_Control_4Port:u6|SA[2] at LCFF_X32_Y18_N29
G1_SA[2] = DFFEAS(G1L81, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1_SA[3] is Sdram_Control_4Port:u6|SA[3] at LCFF_X32_Y18_N21
G1_SA[3] = DFFEAS(G1L82, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1_SA[4] is Sdram_Control_4Port:u6|SA[4] at LCFF_X33_Y18_N5
G1_SA[4] = DFFEAS(G1L83, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1_SA[5] is Sdram_Control_4Port:u6|SA[5] at LCFF_X33_Y18_N13
G1_SA[5] = DFFEAS(G1L84, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1_SA[6] is Sdram_Control_4Port:u6|SA[6] at LCFF_X31_Y18_N25
G1_SA[6] = DFFEAS(G1L85, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1_SA[7] is Sdram_Control_4Port:u6|SA[7] at LCFF_X31_Y18_N17
G1_SA[7] = DFFEAS(G1L86, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1_SA[8] is Sdram_Control_4Port:u6|SA[8] at LCFF_X31_Y18_N9
G1_SA[8] = DFFEAS(G1L87, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1_SA[9] is Sdram_Control_4Port:u6|SA[9] at LCFF_X31_Y18_N1
G1_SA[9] = DFFEAS(G1L88, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1_SA[10] is Sdram_Control_4Port:u6|SA[10] at LCFF_X33_Y20_N13
G1_SA[10] = DFFEAS(G1L89, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1_SA[11] is Sdram_Control_4Port:u6|SA[11] at LCFF_X33_Y20_N29
G1_SA[11] = DFFEAS(G1L90, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1_DQM[1] is Sdram_Control_4Port:u6|DQM[1] at LCFF_X31_Y17_N17
G1_DQM[1] = DFFEAS(G1L17, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1_WE_N is Sdram_Control_4Port:u6|WE_N at LCFF_X33_Y20_N9
G1_WE_N = DFFEAS(G1L119, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1_CAS_N is Sdram_Control_4Port:u6|CAS_N at LCFF_X33_Y20_N3
G1_CAS_N = DFFEAS(G1L7, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1_RAS_N is Sdram_Control_4Port:u6|RAS_N at LCFF_X33_Y20_N17
G1_RAS_N = DFFEAS(G1L53, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1_CS_N[0] is Sdram_Control_4Port:u6|CS_N[0] at LCFF_X20_Y10_N13
G1_CS_N[0] = DFFEAS(G1L14, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1_BA[0] is Sdram_Control_4Port:u6|BA[0] at LCFF_X35_Y19_N9
G1_BA[0] = DFFEAS(G1L3, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1_BA[1] is Sdram_Control_4Port:u6|BA[1] at LCFF_X35_Y19_N5
G1_BA[1] = DFFEAS(G1L5, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--MB1__clk0 is Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 at PLL_1
MB1__clk0 = PLL.CLK0(.ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .INCLK(CLOCK_50), .INCLK());

--MB1__clk1 is Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 at PLL_1
MB1__clk1 = PLL.CLK1(.ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .INCLK(CLOCK_50), .INCLK());


--CCD1_MCLK is CCD1_MCLK at LCFF_X35_Y17_N27
CCD1_MCLK = DFFEAS(A1L8, GLOBAL(A1L18),  ,  ,  ,  ,  ,  ,  );


--B1_oVGA_H_SYNC is VGA_Controller:u1|oVGA_H_SYNC at LCFF_X23_Y18_N29
B1_oVGA_H_SYNC = DFFEAS(B1L43, GLOBAL(A1L9), GLOBAL(C1L84),  ,  ,  ,  ,  ,  );


--B1_oVGA_V_SYNC is VGA_Controller:u1|oVGA_V_SYNC at LCFF_X23_Y19_N31
B1_oVGA_V_SYNC = DFFEAS(B1L158, GLOBAL(A1L9), GLOBAL(C1L84),  ,  ,  ,  ,  ,  );


--B1_oVGA_BLANK is VGA_Controller:u1|oVGA_BLANK at LCCOMB_X14_Y35_N8
B1_oVGA_BLANK = B1_oVGA_V_SYNC & B1_oVGA_H_SYNC;


--B1_H_Cont[4] is VGA_Controller:u1|H_Cont[4] at LCFF_X24_Y18_N21
B1_H_Cont[4] = DFFEAS(B1L20, GLOBAL(A1L9), GLOBAL(C1L84),  ,  ,  ,  , B1L44,  );


--B1_H_Cont[5] is VGA_Controller:u1|H_Cont[5] at LCFF_X24_Y18_N23
B1_H_Cont[5] = DFFEAS(B1L23, GLOBAL(A1L9), GLOBAL(C1L84),  ,  ,  ,  , B1L44,  );


--B1_H_Cont[6] is VGA_Controller:u1|H_Cont[6] at LCFF_X24_Y18_N25
B1_H_Cont[6] = DFFEAS(B1L27, GLOBAL(A1L9), GLOBAL(C1L84),  ,  ,  ,  , B1L44,  );


--B1L1 is VGA_Controller:u1|Equal~115 at LCCOMB_X23_Y18_N2
B1L1 = !B1_H_Cont[5] & !B1_H_Cont[4] & !B1_H_Cont[6];


--B1_H_Cont[7] is VGA_Controller:u1|H_Cont[7] at LCFF_X24_Y18_N27
B1_H_Cont[7] = DFFEAS(B1L30, GLOBAL(A1L9), GLOBAL(C1L84),  ,  ,  ,  , B1L44,  );


--B1_H_Cont[8] is VGA_Controller:u1|H_Cont[8] at LCFF_X24_Y18_N29
B1_H_Cont[8] = DFFEAS(B1L33, GLOBAL(A1L9), GLOBAL(C1L84),  ,  ,  ,  , B1L44,  );


--B1_H_Cont[9] is VGA_Controller:u1|H_Cont[9] at LCFF_X24_Y18_N31
B1_H_Cont[9] = DFFEAS(B1L36, GLOBAL(A1L9), GLOBAL(C1L84),  ,  ,  ,  , B1L44,  );


--B1L155 is VGA_Controller:u1|oVGA_R~876 at LCCOMB_X23_Y18_N4
B1L155 = B1_H_Cont[9] & (B1L1 & !B1_H_Cont[7] # !B1_H_Cont[8]) # !B1_H_Cont[9] & (B1_H_Cont[8] # !B1L1 & B1_H_Cont[7]);


--B1_V_Cont[9] is VGA_Controller:u1|V_Cont[9] at LCFF_X23_Y20_N19
B1_V_Cont[9] = DFFEAS(B1L77, GLOBAL(A1L9), GLOBAL(C1L84),  , B1L5,  ,  , B1L46,  );


--B1_V_Cont[1] is VGA_Controller:u1|V_Cont[1] at LCFF_X23_Y20_N3
B1_V_Cont[1] = DFFEAS(B1L53, GLOBAL(A1L9), GLOBAL(C1L84),  , B1L5,  ,  , B1L46,  );


--B1_V_Cont[2] is VGA_Controller:u1|V_Cont[2] at LCFF_X23_Y20_N5
B1_V_Cont[2] = DFFEAS(B1L56, GLOBAL(A1L9), GLOBAL(C1L84),  , B1L5,  ,  , B1L46,  );


--B1_V_Cont[3] is VGA_Controller:u1|V_Cont[3] at LCFF_X23_Y20_N7
B1_V_Cont[3] = DFFEAS(B1L59, GLOBAL(A1L9), GLOBAL(C1L84),  , B1L5,  ,  , B1L46,  );


--B1_V_Cont[6] is VGA_Controller:u1|V_Cont[6] at LCFF_X23_Y20_N13
B1_V_Cont[6] = DFFEAS(B1L68, GLOBAL(A1L9), GLOBAL(C1L84),  , B1L5,  ,  , B1L46,  );


--B1_V_Cont[7] is VGA_Controller:u1|V_Cont[7] at LCFF_X23_Y20_N15
B1_V_Cont[7] = DFFEAS(B1L71, GLOBAL(A1L9), GLOBAL(C1L84),  , B1L5,  ,  , B1L46,  );


--B1_V_Cont[8] is VGA_Controller:u1|V_Cont[8] at LCFF_X23_Y20_N17
B1_V_Cont[8] = DFFEAS(B1L74, GLOBAL(A1L9), GLOBAL(C1L84),  , B1L5,  ,  , B1L46,  );


--B1L38 is VGA_Controller:u1|LessThan~1087 at LCCOMB_X23_Y19_N28
B1L38 = !B1_V_Cont[7] & !B1_V_Cont[6] & !B1_V_Cont[8];


--B1_V_Cont[4] is VGA_Controller:u1|V_Cont[4] at LCFF_X23_Y20_N9
B1_V_Cont[4] = DFFEAS(B1L62, GLOBAL(A1L9), GLOBAL(C1L84),  , B1L5,  ,  , B1L46,  );


--B1_V_Cont[5] is VGA_Controller:u1|V_Cont[5] at LCFF_X23_Y20_N11
B1_V_Cont[5] = DFFEAS(B1L65, GLOBAL(A1L9), GLOBAL(C1L84),  , B1L5,  ,  , B1L46,  );


--B1L39 is VGA_Controller:u1|LessThan~1088 at LCCOMB_X23_Y19_N26
B1L39 = !B1_V_Cont[5] & B1L38 & !B1_V_Cont[4];


--B1L40 is VGA_Controller:u1|LessThan~1089 at LCCOMB_X23_Y19_N4
B1L40 = B1_V_Cont[2] # B1_V_Cont[3] # B1_V_Cont[1] # !B1L39;


--B1L41 is VGA_Controller:u1|LessThan~1090 at LCCOMB_X23_Y19_N6
B1L41 = !B1_V_Cont[2] & !B1_V_Cont[4] & !B1_V_Cont[3] & !B1_V_Cont[1];


--B1L42 is VGA_Controller:u1|LessThan~1091 at LCCOMB_X27_Y19_N12
B1L42 = B1L38 & !B1_V_Cont[9] & (B1L41 # !B1_V_Cont[5]);


--B1L156 is VGA_Controller:u1|oVGA_R~877 at LCCOMB_X23_Y20_N22
B1L156 = B1L155 & !B1L42 & (!B1_V_Cont[9] # !B1L40);


--B1_oCoord_Y[9] is VGA_Controller:u1|oCoord_Y[9] at LCFF_X23_Y19_N25
B1_oCoord_Y[9] = DFFEAS(B1L135, GLOBAL(A1L9), GLOBAL(C1L84),  , B1L80,  ,  ,  ,  );


--B1_oCoord_Y[6] is VGA_Controller:u1|oCoord_Y[6] at LCFF_X23_Y19_N19
B1_oCoord_Y[6] = DFFEAS(B1L126, GLOBAL(A1L9), GLOBAL(C1L84),  , B1L80,  ,  ,  ,  );


--B1_oCoord_Y[7] is VGA_Controller:u1|oCoord_Y[7] at LCFF_X23_Y19_N21
B1_oCoord_Y[7] = DFFEAS(B1L129, GLOBAL(A1L9), GLOBAL(C1L84),  , B1L80,  ,  ,  ,  );


--Z4L49 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|valid_rdreq~68 at LCCOMB_X22_Y19_N22
Z4L49 = B1_oCoord_Y[7] & B1_oCoord_Y[6];


--B1_oCoord_Y[8] is VGA_Controller:u1|oCoord_Y[8] at LCFF_X23_Y19_N23
B1_oCoord_Y[8] = DFFEAS(B1L132, GLOBAL(A1L9), GLOBAL(C1L84),  , B1L80,  ,  ,  ,  );


--B1_oCoord_Y[4] is VGA_Controller:u1|oCoord_Y[4] at LCFF_X23_Y19_N15
B1_oCoord_Y[4] = DFFEAS(B1L120, GLOBAL(A1L9), GLOBAL(C1L84),  , B1L80,  ,  ,  ,  );


--B1_oCoord_Y[5] is VGA_Controller:u1|oCoord_Y[5] at LCFF_X23_Y19_N17
B1_oCoord_Y[5] = DFFEAS(B1L123, GLOBAL(A1L9), GLOBAL(C1L84),  , B1L80,  ,  ,  ,  );


--B1_oCoord_Y[1] is VGA_Controller:u1|oCoord_Y[1] at LCFF_X23_Y19_N9
B1_oCoord_Y[1] = DFFEAS(B1L111, GLOBAL(A1L9), GLOBAL(C1L84),  , B1L80,  ,  ,  ,  );


--B1_oCoord_Y[2] is VGA_Controller:u1|oCoord_Y[2] at LCFF_X23_Y19_N11
B1_oCoord_Y[2] = DFFEAS(B1L114, GLOBAL(A1L9), GLOBAL(C1L84),  , B1L80,  ,  ,  ,  );


--B1_oCoord_Y[3] is VGA_Controller:u1|oCoord_Y[3] at LCFF_X23_Y19_N13
B1_oCoord_Y[3] = DFFEAS(B1L117, GLOBAL(A1L9), GLOBAL(C1L84),  , B1L80,  ,  ,  ,  );


--Z4L50 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|valid_rdreq~69 at LCCOMB_X22_Y19_N18
Z4L50 = B1_oCoord_Y[3] # B1_oCoord_Y[2] & B1_oCoord_Y[1];


--Z4L51 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|valid_rdreq~70 at LCCOMB_X22_Y19_N24
Z4L51 = B1_oCoord_Y[5] & (Z4L50 # B1_oCoord_Y[4] # B1_oCoord_Y[8]) # !B1_oCoord_Y[5] & Z4L50 & B1_oCoord_Y[4] & B1_oCoord_Y[8];


--Z4L52 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|valid_rdreq~71 at LCCOMB_X22_Y19_N20
Z4L52 = !B1_oCoord_Y[9] & (B1_oCoord_Y[8] $ (Z4L49 & Z4L51));


--B1_oCoord_X[9] is VGA_Controller:u1|oCoord_X[9] at LCFF_X23_Y18_N27
B1_oCoord_X[9] = DFFEAS(B1L107, GLOBAL(A1L9), GLOBAL(C1L84),  , B1L80,  ,  ,  ,  );


--B1_oCoord_X[8] is VGA_Controller:u1|oCoord_X[8] at LCFF_X23_Y18_N25
B1_oCoord_X[8] = DFFEAS(B1L104, GLOBAL(A1L9), GLOBAL(C1L84),  , B1L80,  ,  ,  ,  );


--B1_oCoord_X[7] is VGA_Controller:u1|oCoord_X[7] at LCFF_X23_Y18_N23
B1_oCoord_X[7] = DFFEAS(B1L101, GLOBAL(A1L9), GLOBAL(C1L84),  , B1L80,  ,  ,  ,  );


--A1L352 is LessThan~972 at LCCOMB_X22_Y19_N30
A1L352 = !B1_oCoord_X[7] & !B1_oCoord_X[8];


--B1_oCoord_X[6] is VGA_Controller:u1|oCoord_X[6] at LCFF_X23_Y18_N21
B1_oCoord_X[6] = DFFEAS(B1L98, GLOBAL(A1L9), GLOBAL(C1L84),  , B1L80,  ,  ,  ,  );


--B1_oCoord_X[3] is VGA_Controller:u1|oCoord_X[3] at LCFF_X23_Y18_N15
B1_oCoord_X[3] = DFFEAS(B1L89, GLOBAL(A1L9), GLOBAL(C1L84),  , B1L80,  ,  ,  ,  );


--B1_oCoord_X[4] is VGA_Controller:u1|oCoord_X[4] at LCFF_X23_Y18_N17
B1_oCoord_X[4] = DFFEAS(B1L92, GLOBAL(A1L9), GLOBAL(C1L84),  , B1L80,  ,  ,  ,  );


--B1_oCoord_X[5] is VGA_Controller:u1|oCoord_X[5] at LCFF_X23_Y18_N19
B1_oCoord_X[5] = DFFEAS(B1L95, GLOBAL(A1L9), GLOBAL(C1L84),  , B1L80,  ,  ,  ,  );


--A1L391 is Pre_Read~186 at LCCOMB_X23_Y18_N30
A1L391 = B1_oCoord_X[4] & B1_oCoord_X[3] & B1_oCoord_X[5];


--A1L392 is Pre_Read~187 at LCCOMB_X22_Y19_N6
A1L392 = A1L352 & B1_oCoord_X[9] & (!B1_oCoord_X[6] # !A1L391);


--A1L353 is LessThan~973 at LCCOMB_X22_Y19_N10
A1L353 = !B1_oCoord_X[7] & !B1_oCoord_X[6];


--A1L393 is Pre_Read~188 at LCCOMB_X22_Y19_N8
A1L393 = B1_oCoord_X[8] & !B1_oCoord_X[9] & (A1L391 # !A1L353);


--A1L394 is Pre_Read~189 at LCCOMB_X22_Y18_N8
A1L394 = Z4L52 & (A1L393 # A1L392);


--B1L150 is VGA_Controller:u1|oVGA_R[5]~878 at LCCOMB_X23_Y20_N28
B1L150 = B1L156 & (A1L394 & JB4_q_a[10] # !A1L394 & (JB3_q_a[10]));


--B1L151 is VGA_Controller:u1|oVGA_R[6]~879 at LCCOMB_X24_Y20_N16
B1L151 = B1L156 & (A1L394 & (JB4_q_a[11]) # !A1L394 & JB3_q_a[11]);


--B1L152 is VGA_Controller:u1|oVGA_R[7]~880 at LCCOMB_X24_Y20_N30
B1L152 = B1L156 & (A1L394 & JB4_q_a[12] # !A1L394 & (JB3_q_a[12]));


--B1L153 is VGA_Controller:u1|oVGA_R[8]~881 at LCCOMB_X24_Y20_N0
B1L153 = B1L156 & (A1L394 & (JB4_q_a[13]) # !A1L394 & JB3_q_a[13]);


--B1L154 is VGA_Controller:u1|oVGA_R[9]~882 at LCCOMB_X24_Y20_N18
B1L154 = B1L156 & (A1L394 & (JB4_q_a[14]) # !A1L394 & JB3_q_a[14]);


--B1L144 is VGA_Controller:u1|oVGA_G[5]~720 at LCCOMB_X24_Y20_N12
B1L144 = B1L156 & (A1L394 & (JB4_q_a[5]) # !A1L394 & JB3_q_a[5]);


--B1L145 is VGA_Controller:u1|oVGA_G[6]~721 at LCCOMB_X24_Y20_N26
B1L145 = B1L156 & (A1L394 & (JB4_q_a[6]) # !A1L394 & JB3_q_a[6]);


--B1L146 is VGA_Controller:u1|oVGA_G[7]~722 at LCCOMB_X24_Y20_N8
B1L146 = B1L156 & (A1L394 & (JB4_q_a[7]) # !A1L394 & JB3_q_a[7]);


--B1L147 is VGA_Controller:u1|oVGA_G[8]~723 at LCCOMB_X24_Y20_N4
B1L147 = B1L156 & (A1L394 & (JB4_q_a[8]) # !A1L394 & JB3_q_a[8]);


--B1L148 is VGA_Controller:u1|oVGA_G[9]~724 at LCCOMB_X24_Y20_N10
B1L148 = B1L156 & (A1L394 & JB4_q_a[9] # !A1L394 & (JB3_q_a[9]));


--JB4_q_a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[0] at M4K_X13_Y19
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 6, Port B Depth: 512, Port B Width: 6
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB4_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC);
JB4_q_a[0]_PORT_A_data_in_reg = DFFE(JB4_q_a[0]_PORT_A_data_in, JB4_q_a[0]_clock_0, , , JB4_q_a[0]_clock_enable_0);
JB4_q_a[0]_PORT_B_data_in = BUS(G1_mDATAOUT[0], G1_mDATAOUT[1], G1_mDATAOUT[4], G1_mDATAOUT[8], G1_mDATAOUT[9], G1_mDATAOUT[11]);
JB4_q_a[0]_PORT_B_data_in_reg = DFFE(JB4_q_a[0]_PORT_B_data_in, JB4_q_a[0]_clock_1, , , JB4_q_a[0]_clock_enable_1);
JB4_q_a[0]_PORT_A_address = BUS(BB4_power_modified_counter_values[0], BB4_power_modified_counter_values[1], BB4_power_modified_counter_values[2], BB4_power_modified_counter_values[3], BB4_power_modified_counter_values[4], BB4_power_modified_counter_values[5], BB4_power_modified_counter_values[6], BB4_power_modified_counter_values[7], BB4_power_modified_counter_values[8]);
JB4_q_a[0]_PORT_A_address_reg = DFFE(JB4_q_a[0]_PORT_A_address, JB4_q_a[0]_clock_0, , , JB4_q_a[0]_clock_enable_0);
JB4_q_a[0]_PORT_B_address = BUS(Z4_wrptr_g[0], Z4_wrptr_g[1], Z4_wrptr_g[2], Z4_wrptr_g[3], Z4_wrptr_g[4], Z4_wrptr_g[5], Z4_wrptr_g[6], Z4_wrptr_g[7], Z4_wrptr_g[8]);
JB4_q_a[0]_PORT_B_address_reg = DFFE(JB4_q_a[0]_PORT_B_address, JB4_q_a[0]_clock_1, , , JB4_q_a[0]_clock_enable_1);
JB4_q_a[0]_PORT_A_write_enable = GND;
JB4_q_a[0]_PORT_A_write_enable_reg = DFFE(JB4_q_a[0]_PORT_A_write_enable, JB4_q_a[0]_clock_0, , , JB4_q_a[0]_clock_enable_0);
JB4_q_a[0]_PORT_B_write_enable = Z4_valid_wrreq;
JB4_q_a[0]_PORT_B_write_enable_reg = DFFE(JB4_q_a[0]_PORT_B_write_enable, JB4_q_a[0]_clock_1, , , JB4_q_a[0]_clock_enable_1);
JB4_q_a[0]_clock_0 = GLOBAL(A1L9);
JB4_q_a[0]_clock_1 = GLOBAL(MB1L2);
JB4_q_a[0]_clock_enable_0 = Z4_valid_rdreq;
JB4_q_a[0]_clock_enable_1 = Z4_valid_wrreq;
JB4_q_a[0]_clear_1 = !GLOBAL(C1L78);
JB4_q_a[0]_PORT_A_data_out = MEMORY(JB4_q_a[0]_PORT_A_data_in_reg, JB4_q_a[0]_PORT_B_data_in_reg, JB4_q_a[0]_PORT_A_address_reg, JB4_q_a[0]_PORT_B_address_reg, JB4_q_a[0]_PORT_A_write_enable_reg, JB4_q_a[0]_PORT_B_write_enable_reg, , , JB4_q_a[0]_clock_0, JB4_q_a[0]_clock_1, JB4_q_a[0]_clock_enable_0, JB4_q_a[0]_clock_enable_1, , JB4_q_a[0]_clear_1);
JB4_q_a[0]_PORT_A_data_out_reg = DFFE(JB4_q_a[0]_PORT_A_data_out, JB4_q_a[0]_clock_0, JB4_q_a[0]_clear_1, , JB4_q_a[0]_clock_enable_0);
JB4_q_a[0] = JB4_q_a[0]_PORT_A_data_out_reg[0];

--JB4_q_a[11] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[11] at M4K_X13_Y19
JB4_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC);
JB4_q_a[0]_PORT_A_data_in_reg = DFFE(JB4_q_a[0]_PORT_A_data_in, JB4_q_a[0]_clock_0, , , JB4_q_a[0]_clock_enable_0);
JB4_q_a[0]_PORT_B_data_in = BUS(G1_mDATAOUT[0], G1_mDATAOUT[1], G1_mDATAOUT[4], G1_mDATAOUT[8], G1_mDATAOUT[9], G1_mDATAOUT[11]);
JB4_q_a[0]_PORT_B_data_in_reg = DFFE(JB4_q_a[0]_PORT_B_data_in, JB4_q_a[0]_clock_1, , , JB4_q_a[0]_clock_enable_1);
JB4_q_a[0]_PORT_A_address = BUS(BB4_power_modified_counter_values[0], BB4_power_modified_counter_values[1], BB4_power_modified_counter_values[2], BB4_power_modified_counter_values[3], BB4_power_modified_counter_values[4], BB4_power_modified_counter_values[5], BB4_power_modified_counter_values[6], BB4_power_modified_counter_values[7], BB4_power_modified_counter_values[8]);
JB4_q_a[0]_PORT_A_address_reg = DFFE(JB4_q_a[0]_PORT_A_address, JB4_q_a[0]_clock_0, , , JB4_q_a[0]_clock_enable_0);
JB4_q_a[0]_PORT_B_address = BUS(Z4_wrptr_g[0], Z4_wrptr_g[1], Z4_wrptr_g[2], Z4_wrptr_g[3], Z4_wrptr_g[4], Z4_wrptr_g[5], Z4_wrptr_g[6], Z4_wrptr_g[7], Z4_wrptr_g[8]);
JB4_q_a[0]_PORT_B_address_reg = DFFE(JB4_q_a[0]_PORT_B_address, JB4_q_a[0]_clock_1, , , JB4_q_a[0]_clock_enable_1);
JB4_q_a[0]_PORT_A_write_enable = GND;
JB4_q_a[0]_PORT_A_write_enable_reg = DFFE(JB4_q_a[0]_PORT_A_write_enable, JB4_q_a[0]_clock_0, , , JB4_q_a[0]_clock_enable_0);
JB4_q_a[0]_PORT_B_write_enable = Z4_valid_wrreq;
JB4_q_a[0]_PORT_B_write_enable_reg = DFFE(JB4_q_a[0]_PORT_B_write_enable, JB4_q_a[0]_clock_1, , , JB4_q_a[0]_clock_enable_1);
JB4_q_a[0]_clock_0 = GLOBAL(A1L9);
JB4_q_a[0]_clock_1 = GLOBAL(MB1L2);
JB4_q_a[0]_clock_enable_0 = Z4_valid_rdreq;
JB4_q_a[0]_clock_enable_1 = Z4_valid_wrreq;
JB4_q_a[0]_clear_1 = !GLOBAL(C1L78);
JB4_q_a[0]_PORT_A_data_out = MEMORY(JB4_q_a[0]_PORT_A_data_in_reg, JB4_q_a[0]_PORT_B_data_in_reg, JB4_q_a[0]_PORT_A_address_reg, JB4_q_a[0]_PORT_B_address_reg, JB4_q_a[0]_PORT_A_write_enable_reg, JB4_q_a[0]_PORT_B_write_enable_reg, , , JB4_q_a[0]_clock_0, JB4_q_a[0]_clock_1, JB4_q_a[0]_clock_enable_0, JB4_q_a[0]_clock_enable_1, , JB4_q_a[0]_clear_1);
JB4_q_a[0]_PORT_A_data_out_reg = DFFE(JB4_q_a[0]_PORT_A_data_out, JB4_q_a[0]_clock_0, JB4_q_a[0]_clear_1, , JB4_q_a[0]_clock_enable_0);
JB4_q_a[11] = JB4_q_a[0]_PORT_A_data_out_reg[5];

--JB4_q_a[9] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[9] at M4K_X13_Y19
JB4_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC);
JB4_q_a[0]_PORT_A_data_in_reg = DFFE(JB4_q_a[0]_PORT_A_data_in, JB4_q_a[0]_clock_0, , , JB4_q_a[0]_clock_enable_0);
JB4_q_a[0]_PORT_B_data_in = BUS(G1_mDATAOUT[0], G1_mDATAOUT[1], G1_mDATAOUT[4], G1_mDATAOUT[8], G1_mDATAOUT[9], G1_mDATAOUT[11]);
JB4_q_a[0]_PORT_B_data_in_reg = DFFE(JB4_q_a[0]_PORT_B_data_in, JB4_q_a[0]_clock_1, , , JB4_q_a[0]_clock_enable_1);
JB4_q_a[0]_PORT_A_address = BUS(BB4_power_modified_counter_values[0], BB4_power_modified_counter_values[1], BB4_power_modified_counter_values[2], BB4_power_modified_counter_values[3], BB4_power_modified_counter_values[4], BB4_power_modified_counter_values[5], BB4_power_modified_counter_values[6], BB4_power_modified_counter_values[7], BB4_power_modified_counter_values[8]);
JB4_q_a[0]_PORT_A_address_reg = DFFE(JB4_q_a[0]_PORT_A_address, JB4_q_a[0]_clock_0, , , JB4_q_a[0]_clock_enable_0);
JB4_q_a[0]_PORT_B_address = BUS(Z4_wrptr_g[0], Z4_wrptr_g[1], Z4_wrptr_g[2], Z4_wrptr_g[3], Z4_wrptr_g[4], Z4_wrptr_g[5], Z4_wrptr_g[6], Z4_wrptr_g[7], Z4_wrptr_g[8]);
JB4_q_a[0]_PORT_B_address_reg = DFFE(JB4_q_a[0]_PORT_B_address, JB4_q_a[0]_clock_1, , , JB4_q_a[0]_clock_enable_1);
JB4_q_a[0]_PORT_A_write_enable = GND;
JB4_q_a[0]_PORT_A_write_enable_reg = DFFE(JB4_q_a[0]_PORT_A_write_enable, JB4_q_a[0]_clock_0, , , JB4_q_a[0]_clock_enable_0);
JB4_q_a[0]_PORT_B_write_enable = Z4_valid_wrreq;
JB4_q_a[0]_PORT_B_write_enable_reg = DFFE(JB4_q_a[0]_PORT_B_write_enable, JB4_q_a[0]_clock_1, , , JB4_q_a[0]_clock_enable_1);
JB4_q_a[0]_clock_0 = GLOBAL(A1L9);
JB4_q_a[0]_clock_1 = GLOBAL(MB1L2);
JB4_q_a[0]_clock_enable_0 = Z4_valid_rdreq;
JB4_q_a[0]_clock_enable_1 = Z4_valid_wrreq;
JB4_q_a[0]_clear_1 = !GLOBAL(C1L78);
JB4_q_a[0]_PORT_A_data_out = MEMORY(JB4_q_a[0]_PORT_A_data_in_reg, JB4_q_a[0]_PORT_B_data_in_reg, JB4_q_a[0]_PORT_A_address_reg, JB4_q_a[0]_PORT_B_address_reg, JB4_q_a[0]_PORT_A_write_enable_reg, JB4_q_a[0]_PORT_B_write_enable_reg, , , JB4_q_a[0]_clock_0, JB4_q_a[0]_clock_1, JB4_q_a[0]_clock_enable_0, JB4_q_a[0]_clock_enable_1, , JB4_q_a[0]_clear_1);
JB4_q_a[0]_PORT_A_data_out_reg = DFFE(JB4_q_a[0]_PORT_A_data_out, JB4_q_a[0]_clock_0, JB4_q_a[0]_clear_1, , JB4_q_a[0]_clock_enable_0);
JB4_q_a[9] = JB4_q_a[0]_PORT_A_data_out_reg[4];

--JB4_q_a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[8] at M4K_X13_Y19
JB4_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC);
JB4_q_a[0]_PORT_A_data_in_reg = DFFE(JB4_q_a[0]_PORT_A_data_in, JB4_q_a[0]_clock_0, , , JB4_q_a[0]_clock_enable_0);
JB4_q_a[0]_PORT_B_data_in = BUS(G1_mDATAOUT[0], G1_mDATAOUT[1], G1_mDATAOUT[4], G1_mDATAOUT[8], G1_mDATAOUT[9], G1_mDATAOUT[11]);
JB4_q_a[0]_PORT_B_data_in_reg = DFFE(JB4_q_a[0]_PORT_B_data_in, JB4_q_a[0]_clock_1, , , JB4_q_a[0]_clock_enable_1);
JB4_q_a[0]_PORT_A_address = BUS(BB4_power_modified_counter_values[0], BB4_power_modified_counter_values[1], BB4_power_modified_counter_values[2], BB4_power_modified_counter_values[3], BB4_power_modified_counter_values[4], BB4_power_modified_counter_values[5], BB4_power_modified_counter_values[6], BB4_power_modified_counter_values[7], BB4_power_modified_counter_values[8]);
JB4_q_a[0]_PORT_A_address_reg = DFFE(JB4_q_a[0]_PORT_A_address, JB4_q_a[0]_clock_0, , , JB4_q_a[0]_clock_enable_0);
JB4_q_a[0]_PORT_B_address = BUS(Z4_wrptr_g[0], Z4_wrptr_g[1], Z4_wrptr_g[2], Z4_wrptr_g[3], Z4_wrptr_g[4], Z4_wrptr_g[5], Z4_wrptr_g[6], Z4_wrptr_g[7], Z4_wrptr_g[8]);
JB4_q_a[0]_PORT_B_address_reg = DFFE(JB4_q_a[0]_PORT_B_address, JB4_q_a[0]_clock_1, , , JB4_q_a[0]_clock_enable_1);
JB4_q_a[0]_PORT_A_write_enable = GND;
JB4_q_a[0]_PORT_A_write_enable_reg = DFFE(JB4_q_a[0]_PORT_A_write_enable, JB4_q_a[0]_clock_0, , , JB4_q_a[0]_clock_enable_0);
JB4_q_a[0]_PORT_B_write_enable = Z4_valid_wrreq;
JB4_q_a[0]_PORT_B_write_enable_reg = DFFE(JB4_q_a[0]_PORT_B_write_enable, JB4_q_a[0]_clock_1, , , JB4_q_a[0]_clock_enable_1);
JB4_q_a[0]_clock_0 = GLOBAL(A1L9);
JB4_q_a[0]_clock_1 = GLOBAL(MB1L2);
JB4_q_a[0]_clock_enable_0 = Z4_valid_rdreq;
JB4_q_a[0]_clock_enable_1 = Z4_valid_wrreq;
JB4_q_a[0]_clear_1 = !GLOBAL(C1L78);
JB4_q_a[0]_PORT_A_data_out = MEMORY(JB4_q_a[0]_PORT_A_data_in_reg, JB4_q_a[0]_PORT_B_data_in_reg, JB4_q_a[0]_PORT_A_address_reg, JB4_q_a[0]_PORT_B_address_reg, JB4_q_a[0]_PORT_A_write_enable_reg, JB4_q_a[0]_PORT_B_write_enable_reg, , , JB4_q_a[0]_clock_0, JB4_q_a[0]_clock_1, JB4_q_a[0]_clock_enable_0, JB4_q_a[0]_clock_enable_1, , JB4_q_a[0]_clear_1);
JB4_q_a[0]_PORT_A_data_out_reg = DFFE(JB4_q_a[0]_PORT_A_data_out, JB4_q_a[0]_clock_0, JB4_q_a[0]_clear_1, , JB4_q_a[0]_clock_enable_0);
JB4_q_a[8] = JB4_q_a[0]_PORT_A_data_out_reg[3];

--JB4_q_a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[4] at M4K_X13_Y19
JB4_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC);
JB4_q_a[0]_PORT_A_data_in_reg = DFFE(JB4_q_a[0]_PORT_A_data_in, JB4_q_a[0]_clock_0, , , JB4_q_a[0]_clock_enable_0);
JB4_q_a[0]_PORT_B_data_in = BUS(G1_mDATAOUT[0], G1_mDATAOUT[1], G1_mDATAOUT[4], G1_mDATAOUT[8], G1_mDATAOUT[9], G1_mDATAOUT[11]);
JB4_q_a[0]_PORT_B_data_in_reg = DFFE(JB4_q_a[0]_PORT_B_data_in, JB4_q_a[0]_clock_1, , , JB4_q_a[0]_clock_enable_1);
JB4_q_a[0]_PORT_A_address = BUS(BB4_power_modified_counter_values[0], BB4_power_modified_counter_values[1], BB4_power_modified_counter_values[2], BB4_power_modified_counter_values[3], BB4_power_modified_counter_values[4], BB4_power_modified_counter_values[5], BB4_power_modified_counter_values[6], BB4_power_modified_counter_values[7], BB4_power_modified_counter_values[8]);
JB4_q_a[0]_PORT_A_address_reg = DFFE(JB4_q_a[0]_PORT_A_address, JB4_q_a[0]_clock_0, , , JB4_q_a[0]_clock_enable_0);
JB4_q_a[0]_PORT_B_address = BUS(Z4_wrptr_g[0], Z4_wrptr_g[1], Z4_wrptr_g[2], Z4_wrptr_g[3], Z4_wrptr_g[4], Z4_wrptr_g[5], Z4_wrptr_g[6], Z4_wrptr_g[7], Z4_wrptr_g[8]);
JB4_q_a[0]_PORT_B_address_reg = DFFE(JB4_q_a[0]_PORT_B_address, JB4_q_a[0]_clock_1, , , JB4_q_a[0]_clock_enable_1);
JB4_q_a[0]_PORT_A_write_enable = GND;
JB4_q_a[0]_PORT_A_write_enable_reg = DFFE(JB4_q_a[0]_PORT_A_write_enable, JB4_q_a[0]_clock_0, , , JB4_q_a[0]_clock_enable_0);
JB4_q_a[0]_PORT_B_write_enable = Z4_valid_wrreq;
JB4_q_a[0]_PORT_B_write_enable_reg = DFFE(JB4_q_a[0]_PORT_B_write_enable, JB4_q_a[0]_clock_1, , , JB4_q_a[0]_clock_enable_1);
JB4_q_a[0]_clock_0 = GLOBAL(A1L9);
JB4_q_a[0]_clock_1 = GLOBAL(MB1L2);
JB4_q_a[0]_clock_enable_0 = Z4_valid_rdreq;
JB4_q_a[0]_clock_enable_1 = Z4_valid_wrreq;
JB4_q_a[0]_clear_1 = !GLOBAL(C1L78);
JB4_q_a[0]_PORT_A_data_out = MEMORY(JB4_q_a[0]_PORT_A_data_in_reg, JB4_q_a[0]_PORT_B_data_in_reg, JB4_q_a[0]_PORT_A_address_reg, JB4_q_a[0]_PORT_B_address_reg, JB4_q_a[0]_PORT_A_write_enable_reg, JB4_q_a[0]_PORT_B_write_enable_reg, , , JB4_q_a[0]_clock_0, JB4_q_a[0]_clock_1, JB4_q_a[0]_clock_enable_0, JB4_q_a[0]_clock_enable_1, , JB4_q_a[0]_clear_1);
JB4_q_a[0]_PORT_A_data_out_reg = DFFE(JB4_q_a[0]_PORT_A_data_out, JB4_q_a[0]_clock_0, JB4_q_a[0]_clear_1, , JB4_q_a[0]_clock_enable_0);
JB4_q_a[4] = JB4_q_a[0]_PORT_A_data_out_reg[2];

--JB4_q_a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[1] at M4K_X13_Y19
JB4_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC);
JB4_q_a[0]_PORT_A_data_in_reg = DFFE(JB4_q_a[0]_PORT_A_data_in, JB4_q_a[0]_clock_0, , , JB4_q_a[0]_clock_enable_0);
JB4_q_a[0]_PORT_B_data_in = BUS(G1_mDATAOUT[0], G1_mDATAOUT[1], G1_mDATAOUT[4], G1_mDATAOUT[8], G1_mDATAOUT[9], G1_mDATAOUT[11]);
JB4_q_a[0]_PORT_B_data_in_reg = DFFE(JB4_q_a[0]_PORT_B_data_in, JB4_q_a[0]_clock_1, , , JB4_q_a[0]_clock_enable_1);
JB4_q_a[0]_PORT_A_address = BUS(BB4_power_modified_counter_values[0], BB4_power_modified_counter_values[1], BB4_power_modified_counter_values[2], BB4_power_modified_counter_values[3], BB4_power_modified_counter_values[4], BB4_power_modified_counter_values[5], BB4_power_modified_counter_values[6], BB4_power_modified_counter_values[7], BB4_power_modified_counter_values[8]);
JB4_q_a[0]_PORT_A_address_reg = DFFE(JB4_q_a[0]_PORT_A_address, JB4_q_a[0]_clock_0, , , JB4_q_a[0]_clock_enable_0);
JB4_q_a[0]_PORT_B_address = BUS(Z4_wrptr_g[0], Z4_wrptr_g[1], Z4_wrptr_g[2], Z4_wrptr_g[3], Z4_wrptr_g[4], Z4_wrptr_g[5], Z4_wrptr_g[6], Z4_wrptr_g[7], Z4_wrptr_g[8]);
JB4_q_a[0]_PORT_B_address_reg = DFFE(JB4_q_a[0]_PORT_B_address, JB4_q_a[0]_clock_1, , , JB4_q_a[0]_clock_enable_1);
JB4_q_a[0]_PORT_A_write_enable = GND;
JB4_q_a[0]_PORT_A_write_enable_reg = DFFE(JB4_q_a[0]_PORT_A_write_enable, JB4_q_a[0]_clock_0, , , JB4_q_a[0]_clock_enable_0);
JB4_q_a[0]_PORT_B_write_enable = Z4_valid_wrreq;
JB4_q_a[0]_PORT_B_write_enable_reg = DFFE(JB4_q_a[0]_PORT_B_write_enable, JB4_q_a[0]_clock_1, , , JB4_q_a[0]_clock_enable_1);
JB4_q_a[0]_clock_0 = GLOBAL(A1L9);
JB4_q_a[0]_clock_1 = GLOBAL(MB1L2);
JB4_q_a[0]_clock_enable_0 = Z4_valid_rdreq;
JB4_q_a[0]_clock_enable_1 = Z4_valid_wrreq;
JB4_q_a[0]_clear_1 = !GLOBAL(C1L78);
JB4_q_a[0]_PORT_A_data_out = MEMORY(JB4_q_a[0]_PORT_A_data_in_reg, JB4_q_a[0]_PORT_B_data_in_reg, JB4_q_a[0]_PORT_A_address_reg, JB4_q_a[0]_PORT_B_address_reg, JB4_q_a[0]_PORT_A_write_enable_reg, JB4_q_a[0]_PORT_B_write_enable_reg, , , JB4_q_a[0]_clock_0, JB4_q_a[0]_clock_1, JB4_q_a[0]_clock_enable_0, JB4_q_a[0]_clock_enable_1, , JB4_q_a[0]_clear_1);
JB4_q_a[0]_PORT_A_data_out_reg = DFFE(JB4_q_a[0]_PORT_A_data_out, JB4_q_a[0]_clock_0, JB4_q_a[0]_clear_1, , JB4_q_a[0]_clock_enable_0);
JB4_q_a[1] = JB4_q_a[0]_PORT_A_data_out_reg[1];


--JB3_q_a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[0] at M4K_X26_Y19
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 9, Port B Depth: 512, Port B Width: 9
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB3_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB3_q_a[0]_PORT_A_data_in_reg = DFFE(JB3_q_a[0]_PORT_A_data_in, JB3_q_a[0]_clock_0, , , JB3_q_a[0]_clock_enable_0);
JB3_q_a[0]_PORT_B_data_in = BUS(G1_mDATAOUT[0], G1_mDATAOUT[1], G1_mDATAOUT[6], G1_mDATAOUT[7], G1_mDATAOUT[8], G1_mDATAOUT[10], G1_mDATAOUT[11], G1_mDATAOUT[12], G1_mDATAOUT[13]);
JB3_q_a[0]_PORT_B_data_in_reg = DFFE(JB3_q_a[0]_PORT_B_data_in, JB3_q_a[0]_clock_1, , , JB3_q_a[0]_clock_enable_1);
JB3_q_a[0]_PORT_A_address = BUS(BB3_power_modified_counter_values[0], BB3_power_modified_counter_values[1], BB3_power_modified_counter_values[2], BB3_power_modified_counter_values[3], BB3_power_modified_counter_values[4], BB3_power_modified_counter_values[5], BB3_power_modified_counter_values[6], BB3_power_modified_counter_values[7], BB3_power_modified_counter_values[8]);
JB3_q_a[0]_PORT_A_address_reg = DFFE(JB3_q_a[0]_PORT_A_address, JB3_q_a[0]_clock_0, , , JB3_q_a[0]_clock_enable_0);
JB3_q_a[0]_PORT_B_address = BUS(Z3_wrptr_g[0], Z3_wrptr_g[1], Z3_wrptr_g[2], Z3_wrptr_g[3], Z3_wrptr_g[4], Z3_wrptr_g[5], Z3_wrptr_g[6], Z3_wrptr_g[7], Z3_wrptr_g[8]);
JB3_q_a[0]_PORT_B_address_reg = DFFE(JB3_q_a[0]_PORT_B_address, JB3_q_a[0]_clock_1, , , JB3_q_a[0]_clock_enable_1);
JB3_q_a[0]_PORT_A_write_enable = GND;
JB3_q_a[0]_PORT_A_write_enable_reg = DFFE(JB3_q_a[0]_PORT_A_write_enable, JB3_q_a[0]_clock_0, , , JB3_q_a[0]_clock_enable_0);
JB3_q_a[0]_PORT_B_write_enable = Z3_valid_wrreq;
JB3_q_a[0]_PORT_B_write_enable_reg = DFFE(JB3_q_a[0]_PORT_B_write_enable, JB3_q_a[0]_clock_1, , , JB3_q_a[0]_clock_enable_1);
JB3_q_a[0]_clock_0 = GLOBAL(A1L9);
JB3_q_a[0]_clock_1 = GLOBAL(MB1L2);
JB3_q_a[0]_clock_enable_0 = Z3_valid_rdreq;
JB3_q_a[0]_clock_enable_1 = Z3_valid_wrreq;
JB3_q_a[0]_clear_1 = !GLOBAL(C1L78);
JB3_q_a[0]_PORT_A_data_out = MEMORY(JB3_q_a[0]_PORT_A_data_in_reg, JB3_q_a[0]_PORT_B_data_in_reg, JB3_q_a[0]_PORT_A_address_reg, JB3_q_a[0]_PORT_B_address_reg, JB3_q_a[0]_PORT_A_write_enable_reg, JB3_q_a[0]_PORT_B_write_enable_reg, , , JB3_q_a[0]_clock_0, JB3_q_a[0]_clock_1, JB3_q_a[0]_clock_enable_0, JB3_q_a[0]_clock_enable_1, , JB3_q_a[0]_clear_1);
JB3_q_a[0]_PORT_A_data_out_reg = DFFE(JB3_q_a[0]_PORT_A_data_out, JB3_q_a[0]_clock_0, JB3_q_a[0]_clear_1, , JB3_q_a[0]_clock_enable_0);
JB3_q_a[0] = JB3_q_a[0]_PORT_A_data_out_reg[0];

--JB3_q_a[13] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[13] at M4K_X26_Y19
JB3_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB3_q_a[0]_PORT_A_data_in_reg = DFFE(JB3_q_a[0]_PORT_A_data_in, JB3_q_a[0]_clock_0, , , JB3_q_a[0]_clock_enable_0);
JB3_q_a[0]_PORT_B_data_in = BUS(G1_mDATAOUT[0], G1_mDATAOUT[1], G1_mDATAOUT[6], G1_mDATAOUT[7], G1_mDATAOUT[8], G1_mDATAOUT[10], G1_mDATAOUT[11], G1_mDATAOUT[12], G1_mDATAOUT[13]);
JB3_q_a[0]_PORT_B_data_in_reg = DFFE(JB3_q_a[0]_PORT_B_data_in, JB3_q_a[0]_clock_1, , , JB3_q_a[0]_clock_enable_1);
JB3_q_a[0]_PORT_A_address = BUS(BB3_power_modified_counter_values[0], BB3_power_modified_counter_values[1], BB3_power_modified_counter_values[2], BB3_power_modified_counter_values[3], BB3_power_modified_counter_values[4], BB3_power_modified_counter_values[5], BB3_power_modified_counter_values[6], BB3_power_modified_counter_values[7], BB3_power_modified_counter_values[8]);
JB3_q_a[0]_PORT_A_address_reg = DFFE(JB3_q_a[0]_PORT_A_address, JB3_q_a[0]_clock_0, , , JB3_q_a[0]_clock_enable_0);
JB3_q_a[0]_PORT_B_address = BUS(Z3_wrptr_g[0], Z3_wrptr_g[1], Z3_wrptr_g[2], Z3_wrptr_g[3], Z3_wrptr_g[4], Z3_wrptr_g[5], Z3_wrptr_g[6], Z3_wrptr_g[7], Z3_wrptr_g[8]);
JB3_q_a[0]_PORT_B_address_reg = DFFE(JB3_q_a[0]_PORT_B_address, JB3_q_a[0]_clock_1, , , JB3_q_a[0]_clock_enable_1);
JB3_q_a[0]_PORT_A_write_enable = GND;
JB3_q_a[0]_PORT_A_write_enable_reg = DFFE(JB3_q_a[0]_PORT_A_write_enable, JB3_q_a[0]_clock_0, , , JB3_q_a[0]_clock_enable_0);
JB3_q_a[0]_PORT_B_write_enable = Z3_valid_wrreq;
JB3_q_a[0]_PORT_B_write_enable_reg = DFFE(JB3_q_a[0]_PORT_B_write_enable, JB3_q_a[0]_clock_1, , , JB3_q_a[0]_clock_enable_1);
JB3_q_a[0]_clock_0 = GLOBAL(A1L9);
JB3_q_a[0]_clock_1 = GLOBAL(MB1L2);
JB3_q_a[0]_clock_enable_0 = Z3_valid_rdreq;
JB3_q_a[0]_clock_enable_1 = Z3_valid_wrreq;
JB3_q_a[0]_clear_1 = !GLOBAL(C1L78);
JB3_q_a[0]_PORT_A_data_out = MEMORY(JB3_q_a[0]_PORT_A_data_in_reg, JB3_q_a[0]_PORT_B_data_in_reg, JB3_q_a[0]_PORT_A_address_reg, JB3_q_a[0]_PORT_B_address_reg, JB3_q_a[0]_PORT_A_write_enable_reg, JB3_q_a[0]_PORT_B_write_enable_reg, , , JB3_q_a[0]_clock_0, JB3_q_a[0]_clock_1, JB3_q_a[0]_clock_enable_0, JB3_q_a[0]_clock_enable_1, , JB3_q_a[0]_clear_1);
JB3_q_a[0]_PORT_A_data_out_reg = DFFE(JB3_q_a[0]_PORT_A_data_out, JB3_q_a[0]_clock_0, JB3_q_a[0]_clear_1, , JB3_q_a[0]_clock_enable_0);
JB3_q_a[13] = JB3_q_a[0]_PORT_A_data_out_reg[8];

--JB3_q_a[12] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[12] at M4K_X26_Y19
JB3_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB3_q_a[0]_PORT_A_data_in_reg = DFFE(JB3_q_a[0]_PORT_A_data_in, JB3_q_a[0]_clock_0, , , JB3_q_a[0]_clock_enable_0);
JB3_q_a[0]_PORT_B_data_in = BUS(G1_mDATAOUT[0], G1_mDATAOUT[1], G1_mDATAOUT[6], G1_mDATAOUT[7], G1_mDATAOUT[8], G1_mDATAOUT[10], G1_mDATAOUT[11], G1_mDATAOUT[12], G1_mDATAOUT[13]);
JB3_q_a[0]_PORT_B_data_in_reg = DFFE(JB3_q_a[0]_PORT_B_data_in, JB3_q_a[0]_clock_1, , , JB3_q_a[0]_clock_enable_1);
JB3_q_a[0]_PORT_A_address = BUS(BB3_power_modified_counter_values[0], BB3_power_modified_counter_values[1], BB3_power_modified_counter_values[2], BB3_power_modified_counter_values[3], BB3_power_modified_counter_values[4], BB3_power_modified_counter_values[5], BB3_power_modified_counter_values[6], BB3_power_modified_counter_values[7], BB3_power_modified_counter_values[8]);
JB3_q_a[0]_PORT_A_address_reg = DFFE(JB3_q_a[0]_PORT_A_address, JB3_q_a[0]_clock_0, , , JB3_q_a[0]_clock_enable_0);
JB3_q_a[0]_PORT_B_address = BUS(Z3_wrptr_g[0], Z3_wrptr_g[1], Z3_wrptr_g[2], Z3_wrptr_g[3], Z3_wrptr_g[4], Z3_wrptr_g[5], Z3_wrptr_g[6], Z3_wrptr_g[7], Z3_wrptr_g[8]);
JB3_q_a[0]_PORT_B_address_reg = DFFE(JB3_q_a[0]_PORT_B_address, JB3_q_a[0]_clock_1, , , JB3_q_a[0]_clock_enable_1);
JB3_q_a[0]_PORT_A_write_enable = GND;
JB3_q_a[0]_PORT_A_write_enable_reg = DFFE(JB3_q_a[0]_PORT_A_write_enable, JB3_q_a[0]_clock_0, , , JB3_q_a[0]_clock_enable_0);
JB3_q_a[0]_PORT_B_write_enable = Z3_valid_wrreq;
JB3_q_a[0]_PORT_B_write_enable_reg = DFFE(JB3_q_a[0]_PORT_B_write_enable, JB3_q_a[0]_clock_1, , , JB3_q_a[0]_clock_enable_1);
JB3_q_a[0]_clock_0 = GLOBAL(A1L9);
JB3_q_a[0]_clock_1 = GLOBAL(MB1L2);
JB3_q_a[0]_clock_enable_0 = Z3_valid_rdreq;
JB3_q_a[0]_clock_enable_1 = Z3_valid_wrreq;
JB3_q_a[0]_clear_1 = !GLOBAL(C1L78);
JB3_q_a[0]_PORT_A_data_out = MEMORY(JB3_q_a[0]_PORT_A_data_in_reg, JB3_q_a[0]_PORT_B_data_in_reg, JB3_q_a[0]_PORT_A_address_reg, JB3_q_a[0]_PORT_B_address_reg, JB3_q_a[0]_PORT_A_write_enable_reg, JB3_q_a[0]_PORT_B_write_enable_reg, , , JB3_q_a[0]_clock_0, JB3_q_a[0]_clock_1, JB3_q_a[0]_clock_enable_0, JB3_q_a[0]_clock_enable_1, , JB3_q_a[0]_clear_1);
JB3_q_a[0]_PORT_A_data_out_reg = DFFE(JB3_q_a[0]_PORT_A_data_out, JB3_q_a[0]_clock_0, JB3_q_a[0]_clear_1, , JB3_q_a[0]_clock_enable_0);
JB3_q_a[12] = JB3_q_a[0]_PORT_A_data_out_reg[7];

--JB3_q_a[11] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[11] at M4K_X26_Y19
JB3_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB3_q_a[0]_PORT_A_data_in_reg = DFFE(JB3_q_a[0]_PORT_A_data_in, JB3_q_a[0]_clock_0, , , JB3_q_a[0]_clock_enable_0);
JB3_q_a[0]_PORT_B_data_in = BUS(G1_mDATAOUT[0], G1_mDATAOUT[1], G1_mDATAOUT[6], G1_mDATAOUT[7], G1_mDATAOUT[8], G1_mDATAOUT[10], G1_mDATAOUT[11], G1_mDATAOUT[12], G1_mDATAOUT[13]);
JB3_q_a[0]_PORT_B_data_in_reg = DFFE(JB3_q_a[0]_PORT_B_data_in, JB3_q_a[0]_clock_1, , , JB3_q_a[0]_clock_enable_1);
JB3_q_a[0]_PORT_A_address = BUS(BB3_power_modified_counter_values[0], BB3_power_modified_counter_values[1], BB3_power_modified_counter_values[2], BB3_power_modified_counter_values[3], BB3_power_modified_counter_values[4], BB3_power_modified_counter_values[5], BB3_power_modified_counter_values[6], BB3_power_modified_counter_values[7], BB3_power_modified_counter_values[8]);
JB3_q_a[0]_PORT_A_address_reg = DFFE(JB3_q_a[0]_PORT_A_address, JB3_q_a[0]_clock_0, , , JB3_q_a[0]_clock_enable_0);
JB3_q_a[0]_PORT_B_address = BUS(Z3_wrptr_g[0], Z3_wrptr_g[1], Z3_wrptr_g[2], Z3_wrptr_g[3], Z3_wrptr_g[4], Z3_wrptr_g[5], Z3_wrptr_g[6], Z3_wrptr_g[7], Z3_wrptr_g[8]);
JB3_q_a[0]_PORT_B_address_reg = DFFE(JB3_q_a[0]_PORT_B_address, JB3_q_a[0]_clock_1, , , JB3_q_a[0]_clock_enable_1);
JB3_q_a[0]_PORT_A_write_enable = GND;
JB3_q_a[0]_PORT_A_write_enable_reg = DFFE(JB3_q_a[0]_PORT_A_write_enable, JB3_q_a[0]_clock_0, , , JB3_q_a[0]_clock_enable_0);
JB3_q_a[0]_PORT_B_write_enable = Z3_valid_wrreq;
JB3_q_a[0]_PORT_B_write_enable_reg = DFFE(JB3_q_a[0]_PORT_B_write_enable, JB3_q_a[0]_clock_1, , , JB3_q_a[0]_clock_enable_1);
JB3_q_a[0]_clock_0 = GLOBAL(A1L9);
JB3_q_a[0]_clock_1 = GLOBAL(MB1L2);
JB3_q_a[0]_clock_enable_0 = Z3_valid_rdreq;
JB3_q_a[0]_clock_enable_1 = Z3_valid_wrreq;
JB3_q_a[0]_clear_1 = !GLOBAL(C1L78);
JB3_q_a[0]_PORT_A_data_out = MEMORY(JB3_q_a[0]_PORT_A_data_in_reg, JB3_q_a[0]_PORT_B_data_in_reg, JB3_q_a[0]_PORT_A_address_reg, JB3_q_a[0]_PORT_B_address_reg, JB3_q_a[0]_PORT_A_write_enable_reg, JB3_q_a[0]_PORT_B_write_enable_reg, , , JB3_q_a[0]_clock_0, JB3_q_a[0]_clock_1, JB3_q_a[0]_clock_enable_0, JB3_q_a[0]_clock_enable_1, , JB3_q_a[0]_clear_1);
JB3_q_a[0]_PORT_A_data_out_reg = DFFE(JB3_q_a[0]_PORT_A_data_out, JB3_q_a[0]_clock_0, JB3_q_a[0]_clear_1, , JB3_q_a[0]_clock_enable_0);
JB3_q_a[11] = JB3_q_a[0]_PORT_A_data_out_reg[6];

--JB3_q_a[10] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[10] at M4K_X26_Y19
JB3_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB3_q_a[0]_PORT_A_data_in_reg = DFFE(JB3_q_a[0]_PORT_A_data_in, JB3_q_a[0]_clock_0, , , JB3_q_a[0]_clock_enable_0);
JB3_q_a[0]_PORT_B_data_in = BUS(G1_mDATAOUT[0], G1_mDATAOUT[1], G1_mDATAOUT[6], G1_mDATAOUT[7], G1_mDATAOUT[8], G1_mDATAOUT[10], G1_mDATAOUT[11], G1_mDATAOUT[12], G1_mDATAOUT[13]);
JB3_q_a[0]_PORT_B_data_in_reg = DFFE(JB3_q_a[0]_PORT_B_data_in, JB3_q_a[0]_clock_1, , , JB3_q_a[0]_clock_enable_1);
JB3_q_a[0]_PORT_A_address = BUS(BB3_power_modified_counter_values[0], BB3_power_modified_counter_values[1], BB3_power_modified_counter_values[2], BB3_power_modified_counter_values[3], BB3_power_modified_counter_values[4], BB3_power_modified_counter_values[5], BB3_power_modified_counter_values[6], BB3_power_modified_counter_values[7], BB3_power_modified_counter_values[8]);
JB3_q_a[0]_PORT_A_address_reg = DFFE(JB3_q_a[0]_PORT_A_address, JB3_q_a[0]_clock_0, , , JB3_q_a[0]_clock_enable_0);
JB3_q_a[0]_PORT_B_address = BUS(Z3_wrptr_g[0], Z3_wrptr_g[1], Z3_wrptr_g[2], Z3_wrptr_g[3], Z3_wrptr_g[4], Z3_wrptr_g[5], Z3_wrptr_g[6], Z3_wrptr_g[7], Z3_wrptr_g[8]);
JB3_q_a[0]_PORT_B_address_reg = DFFE(JB3_q_a[0]_PORT_B_address, JB3_q_a[0]_clock_1, , , JB3_q_a[0]_clock_enable_1);
JB3_q_a[0]_PORT_A_write_enable = GND;
JB3_q_a[0]_PORT_A_write_enable_reg = DFFE(JB3_q_a[0]_PORT_A_write_enable, JB3_q_a[0]_clock_0, , , JB3_q_a[0]_clock_enable_0);
JB3_q_a[0]_PORT_B_write_enable = Z3_valid_wrreq;
JB3_q_a[0]_PORT_B_write_enable_reg = DFFE(JB3_q_a[0]_PORT_B_write_enable, JB3_q_a[0]_clock_1, , , JB3_q_a[0]_clock_enable_1);
JB3_q_a[0]_clock_0 = GLOBAL(A1L9);
JB3_q_a[0]_clock_1 = GLOBAL(MB1L2);
JB3_q_a[0]_clock_enable_0 = Z3_valid_rdreq;
JB3_q_a[0]_clock_enable_1 = Z3_valid_wrreq;
JB3_q_a[0]_clear_1 = !GLOBAL(C1L78);
JB3_q_a[0]_PORT_A_data_out = MEMORY(JB3_q_a[0]_PORT_A_data_in_reg, JB3_q_a[0]_PORT_B_data_in_reg, JB3_q_a[0]_PORT_A_address_reg, JB3_q_a[0]_PORT_B_address_reg, JB3_q_a[0]_PORT_A_write_enable_reg, JB3_q_a[0]_PORT_B_write_enable_reg, , , JB3_q_a[0]_clock_0, JB3_q_a[0]_clock_1, JB3_q_a[0]_clock_enable_0, JB3_q_a[0]_clock_enable_1, , JB3_q_a[0]_clear_1);
JB3_q_a[0]_PORT_A_data_out_reg = DFFE(JB3_q_a[0]_PORT_A_data_out, JB3_q_a[0]_clock_0, JB3_q_a[0]_clear_1, , JB3_q_a[0]_clock_enable_0);
JB3_q_a[10] = JB3_q_a[0]_PORT_A_data_out_reg[5];

--JB3_q_a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[8] at M4K_X26_Y19
JB3_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB3_q_a[0]_PORT_A_data_in_reg = DFFE(JB3_q_a[0]_PORT_A_data_in, JB3_q_a[0]_clock_0, , , JB3_q_a[0]_clock_enable_0);
JB3_q_a[0]_PORT_B_data_in = BUS(G1_mDATAOUT[0], G1_mDATAOUT[1], G1_mDATAOUT[6], G1_mDATAOUT[7], G1_mDATAOUT[8], G1_mDATAOUT[10], G1_mDATAOUT[11], G1_mDATAOUT[12], G1_mDATAOUT[13]);
JB3_q_a[0]_PORT_B_data_in_reg = DFFE(JB3_q_a[0]_PORT_B_data_in, JB3_q_a[0]_clock_1, , , JB3_q_a[0]_clock_enable_1);
JB3_q_a[0]_PORT_A_address = BUS(BB3_power_modified_counter_values[0], BB3_power_modified_counter_values[1], BB3_power_modified_counter_values[2], BB3_power_modified_counter_values[3], BB3_power_modified_counter_values[4], BB3_power_modified_counter_values[5], BB3_power_modified_counter_values[6], BB3_power_modified_counter_values[7], BB3_power_modified_counter_values[8]);
JB3_q_a[0]_PORT_A_address_reg = DFFE(JB3_q_a[0]_PORT_A_address, JB3_q_a[0]_clock_0, , , JB3_q_a[0]_clock_enable_0);
JB3_q_a[0]_PORT_B_address = BUS(Z3_wrptr_g[0], Z3_wrptr_g[1], Z3_wrptr_g[2], Z3_wrptr_g[3], Z3_wrptr_g[4], Z3_wrptr_g[5], Z3_wrptr_g[6], Z3_wrptr_g[7], Z3_wrptr_g[8]);
JB3_q_a[0]_PORT_B_address_reg = DFFE(JB3_q_a[0]_PORT_B_address, JB3_q_a[0]_clock_1, , , JB3_q_a[0]_clock_enable_1);
JB3_q_a[0]_PORT_A_write_enable = GND;
JB3_q_a[0]_PORT_A_write_enable_reg = DFFE(JB3_q_a[0]_PORT_A_write_enable, JB3_q_a[0]_clock_0, , , JB3_q_a[0]_clock_enable_0);
JB3_q_a[0]_PORT_B_write_enable = Z3_valid_wrreq;
JB3_q_a[0]_PORT_B_write_enable_reg = DFFE(JB3_q_a[0]_PORT_B_write_enable, JB3_q_a[0]_clock_1, , , JB3_q_a[0]_clock_enable_1);
JB3_q_a[0]_clock_0 = GLOBAL(A1L9);
JB3_q_a[0]_clock_1 = GLOBAL(MB1L2);
JB3_q_a[0]_clock_enable_0 = Z3_valid_rdreq;
JB3_q_a[0]_clock_enable_1 = Z3_valid_wrreq;
JB3_q_a[0]_clear_1 = !GLOBAL(C1L78);
JB3_q_a[0]_PORT_A_data_out = MEMORY(JB3_q_a[0]_PORT_A_data_in_reg, JB3_q_a[0]_PORT_B_data_in_reg, JB3_q_a[0]_PORT_A_address_reg, JB3_q_a[0]_PORT_B_address_reg, JB3_q_a[0]_PORT_A_write_enable_reg, JB3_q_a[0]_PORT_B_write_enable_reg, , , JB3_q_a[0]_clock_0, JB3_q_a[0]_clock_1, JB3_q_a[0]_clock_enable_0, JB3_q_a[0]_clock_enable_1, , JB3_q_a[0]_clear_1);
JB3_q_a[0]_PORT_A_data_out_reg = DFFE(JB3_q_a[0]_PORT_A_data_out, JB3_q_a[0]_clock_0, JB3_q_a[0]_clear_1, , JB3_q_a[0]_clock_enable_0);
JB3_q_a[8] = JB3_q_a[0]_PORT_A_data_out_reg[4];

--JB3_q_a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[7] at M4K_X26_Y19
JB3_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB3_q_a[0]_PORT_A_data_in_reg = DFFE(JB3_q_a[0]_PORT_A_data_in, JB3_q_a[0]_clock_0, , , JB3_q_a[0]_clock_enable_0);
JB3_q_a[0]_PORT_B_data_in = BUS(G1_mDATAOUT[0], G1_mDATAOUT[1], G1_mDATAOUT[6], G1_mDATAOUT[7], G1_mDATAOUT[8], G1_mDATAOUT[10], G1_mDATAOUT[11], G1_mDATAOUT[12], G1_mDATAOUT[13]);
JB3_q_a[0]_PORT_B_data_in_reg = DFFE(JB3_q_a[0]_PORT_B_data_in, JB3_q_a[0]_clock_1, , , JB3_q_a[0]_clock_enable_1);
JB3_q_a[0]_PORT_A_address = BUS(BB3_power_modified_counter_values[0], BB3_power_modified_counter_values[1], BB3_power_modified_counter_values[2], BB3_power_modified_counter_values[3], BB3_power_modified_counter_values[4], BB3_power_modified_counter_values[5], BB3_power_modified_counter_values[6], BB3_power_modified_counter_values[7], BB3_power_modified_counter_values[8]);
JB3_q_a[0]_PORT_A_address_reg = DFFE(JB3_q_a[0]_PORT_A_address, JB3_q_a[0]_clock_0, , , JB3_q_a[0]_clock_enable_0);
JB3_q_a[0]_PORT_B_address = BUS(Z3_wrptr_g[0], Z3_wrptr_g[1], Z3_wrptr_g[2], Z3_wrptr_g[3], Z3_wrptr_g[4], Z3_wrptr_g[5], Z3_wrptr_g[6], Z3_wrptr_g[7], Z3_wrptr_g[8]);
JB3_q_a[0]_PORT_B_address_reg = DFFE(JB3_q_a[0]_PORT_B_address, JB3_q_a[0]_clock_1, , , JB3_q_a[0]_clock_enable_1);
JB3_q_a[0]_PORT_A_write_enable = GND;
JB3_q_a[0]_PORT_A_write_enable_reg = DFFE(JB3_q_a[0]_PORT_A_write_enable, JB3_q_a[0]_clock_0, , , JB3_q_a[0]_clock_enable_0);
JB3_q_a[0]_PORT_B_write_enable = Z3_valid_wrreq;
JB3_q_a[0]_PORT_B_write_enable_reg = DFFE(JB3_q_a[0]_PORT_B_write_enable, JB3_q_a[0]_clock_1, , , JB3_q_a[0]_clock_enable_1);
JB3_q_a[0]_clock_0 = GLOBAL(A1L9);
JB3_q_a[0]_clock_1 = GLOBAL(MB1L2);
JB3_q_a[0]_clock_enable_0 = Z3_valid_rdreq;
JB3_q_a[0]_clock_enable_1 = Z3_valid_wrreq;
JB3_q_a[0]_clear_1 = !GLOBAL(C1L78);
JB3_q_a[0]_PORT_A_data_out = MEMORY(JB3_q_a[0]_PORT_A_data_in_reg, JB3_q_a[0]_PORT_B_data_in_reg, JB3_q_a[0]_PORT_A_address_reg, JB3_q_a[0]_PORT_B_address_reg, JB3_q_a[0]_PORT_A_write_enable_reg, JB3_q_a[0]_PORT_B_write_enable_reg, , , JB3_q_a[0]_clock_0, JB3_q_a[0]_clock_1, JB3_q_a[0]_clock_enable_0, JB3_q_a[0]_clock_enable_1, , JB3_q_a[0]_clear_1);
JB3_q_a[0]_PORT_A_data_out_reg = DFFE(JB3_q_a[0]_PORT_A_data_out, JB3_q_a[0]_clock_0, JB3_q_a[0]_clear_1, , JB3_q_a[0]_clock_enable_0);
JB3_q_a[7] = JB3_q_a[0]_PORT_A_data_out_reg[3];

--JB3_q_a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[6] at M4K_X26_Y19
JB3_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB3_q_a[0]_PORT_A_data_in_reg = DFFE(JB3_q_a[0]_PORT_A_data_in, JB3_q_a[0]_clock_0, , , JB3_q_a[0]_clock_enable_0);
JB3_q_a[0]_PORT_B_data_in = BUS(G1_mDATAOUT[0], G1_mDATAOUT[1], G1_mDATAOUT[6], G1_mDATAOUT[7], G1_mDATAOUT[8], G1_mDATAOUT[10], G1_mDATAOUT[11], G1_mDATAOUT[12], G1_mDATAOUT[13]);
JB3_q_a[0]_PORT_B_data_in_reg = DFFE(JB3_q_a[0]_PORT_B_data_in, JB3_q_a[0]_clock_1, , , JB3_q_a[0]_clock_enable_1);
JB3_q_a[0]_PORT_A_address = BUS(BB3_power_modified_counter_values[0], BB3_power_modified_counter_values[1], BB3_power_modified_counter_values[2], BB3_power_modified_counter_values[3], BB3_power_modified_counter_values[4], BB3_power_modified_counter_values[5], BB3_power_modified_counter_values[6], BB3_power_modified_counter_values[7], BB3_power_modified_counter_values[8]);
JB3_q_a[0]_PORT_A_address_reg = DFFE(JB3_q_a[0]_PORT_A_address, JB3_q_a[0]_clock_0, , , JB3_q_a[0]_clock_enable_0);
JB3_q_a[0]_PORT_B_address = BUS(Z3_wrptr_g[0], Z3_wrptr_g[1], Z3_wrptr_g[2], Z3_wrptr_g[3], Z3_wrptr_g[4], Z3_wrptr_g[5], Z3_wrptr_g[6], Z3_wrptr_g[7], Z3_wrptr_g[8]);
JB3_q_a[0]_PORT_B_address_reg = DFFE(JB3_q_a[0]_PORT_B_address, JB3_q_a[0]_clock_1, , , JB3_q_a[0]_clock_enable_1);
JB3_q_a[0]_PORT_A_write_enable = GND;
JB3_q_a[0]_PORT_A_write_enable_reg = DFFE(JB3_q_a[0]_PORT_A_write_enable, JB3_q_a[0]_clock_0, , , JB3_q_a[0]_clock_enable_0);
JB3_q_a[0]_PORT_B_write_enable = Z3_valid_wrreq;
JB3_q_a[0]_PORT_B_write_enable_reg = DFFE(JB3_q_a[0]_PORT_B_write_enable, JB3_q_a[0]_clock_1, , , JB3_q_a[0]_clock_enable_1);
JB3_q_a[0]_clock_0 = GLOBAL(A1L9);
JB3_q_a[0]_clock_1 = GLOBAL(MB1L2);
JB3_q_a[0]_clock_enable_0 = Z3_valid_rdreq;
JB3_q_a[0]_clock_enable_1 = Z3_valid_wrreq;
JB3_q_a[0]_clear_1 = !GLOBAL(C1L78);
JB3_q_a[0]_PORT_A_data_out = MEMORY(JB3_q_a[0]_PORT_A_data_in_reg, JB3_q_a[0]_PORT_B_data_in_reg, JB3_q_a[0]_PORT_A_address_reg, JB3_q_a[0]_PORT_B_address_reg, JB3_q_a[0]_PORT_A_write_enable_reg, JB3_q_a[0]_PORT_B_write_enable_reg, , , JB3_q_a[0]_clock_0, JB3_q_a[0]_clock_1, JB3_q_a[0]_clock_enable_0, JB3_q_a[0]_clock_enable_1, , JB3_q_a[0]_clear_1);
JB3_q_a[0]_PORT_A_data_out_reg = DFFE(JB3_q_a[0]_PORT_A_data_out, JB3_q_a[0]_clock_0, JB3_q_a[0]_clear_1, , JB3_q_a[0]_clock_enable_0);
JB3_q_a[6] = JB3_q_a[0]_PORT_A_data_out_reg[2];

--JB3_q_a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[1] at M4K_X26_Y19
JB3_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB3_q_a[0]_PORT_A_data_in_reg = DFFE(JB3_q_a[0]_PORT_A_data_in, JB3_q_a[0]_clock_0, , , JB3_q_a[0]_clock_enable_0);
JB3_q_a[0]_PORT_B_data_in = BUS(G1_mDATAOUT[0], G1_mDATAOUT[1], G1_mDATAOUT[6], G1_mDATAOUT[7], G1_mDATAOUT[8], G1_mDATAOUT[10], G1_mDATAOUT[11], G1_mDATAOUT[12], G1_mDATAOUT[13]);
JB3_q_a[0]_PORT_B_data_in_reg = DFFE(JB3_q_a[0]_PORT_B_data_in, JB3_q_a[0]_clock_1, , , JB3_q_a[0]_clock_enable_1);
JB3_q_a[0]_PORT_A_address = BUS(BB3_power_modified_counter_values[0], BB3_power_modified_counter_values[1], BB3_power_modified_counter_values[2], BB3_power_modified_counter_values[3], BB3_power_modified_counter_values[4], BB3_power_modified_counter_values[5], BB3_power_modified_counter_values[6], BB3_power_modified_counter_values[7], BB3_power_modified_counter_values[8]);
JB3_q_a[0]_PORT_A_address_reg = DFFE(JB3_q_a[0]_PORT_A_address, JB3_q_a[0]_clock_0, , , JB3_q_a[0]_clock_enable_0);
JB3_q_a[0]_PORT_B_address = BUS(Z3_wrptr_g[0], Z3_wrptr_g[1], Z3_wrptr_g[2], Z3_wrptr_g[3], Z3_wrptr_g[4], Z3_wrptr_g[5], Z3_wrptr_g[6], Z3_wrptr_g[7], Z3_wrptr_g[8]);
JB3_q_a[0]_PORT_B_address_reg = DFFE(JB3_q_a[0]_PORT_B_address, JB3_q_a[0]_clock_1, , , JB3_q_a[0]_clock_enable_1);
JB3_q_a[0]_PORT_A_write_enable = GND;
JB3_q_a[0]_PORT_A_write_enable_reg = DFFE(JB3_q_a[0]_PORT_A_write_enable, JB3_q_a[0]_clock_0, , , JB3_q_a[0]_clock_enable_0);
JB3_q_a[0]_PORT_B_write_enable = Z3_valid_wrreq;
JB3_q_a[0]_PORT_B_write_enable_reg = DFFE(JB3_q_a[0]_PORT_B_write_enable, JB3_q_a[0]_clock_1, , , JB3_q_a[0]_clock_enable_1);
JB3_q_a[0]_clock_0 = GLOBAL(A1L9);
JB3_q_a[0]_clock_1 = GLOBAL(MB1L2);
JB3_q_a[0]_clock_enable_0 = Z3_valid_rdreq;
JB3_q_a[0]_clock_enable_1 = Z3_valid_wrreq;
JB3_q_a[0]_clear_1 = !GLOBAL(C1L78);
JB3_q_a[0]_PORT_A_data_out = MEMORY(JB3_q_a[0]_PORT_A_data_in_reg, JB3_q_a[0]_PORT_B_data_in_reg, JB3_q_a[0]_PORT_A_address_reg, JB3_q_a[0]_PORT_B_address_reg, JB3_q_a[0]_PORT_A_write_enable_reg, JB3_q_a[0]_PORT_B_write_enable_reg, , , JB3_q_a[0]_clock_0, JB3_q_a[0]_clock_1, JB3_q_a[0]_clock_enable_0, JB3_q_a[0]_clock_enable_1, , JB3_q_a[0]_clear_1);
JB3_q_a[0]_PORT_A_data_out_reg = DFFE(JB3_q_a[0]_PORT_A_data_out, JB3_q_a[0]_clock_0, JB3_q_a[0]_clear_1, , JB3_q_a[0]_clock_enable_0);
JB3_q_a[1] = JB3_q_a[0]_PORT_A_data_out_reg[1];


--B1L139 is VGA_Controller:u1|oVGA_B[5]~720 at LCCOMB_X24_Y20_N6
B1L139 = B1L156 & (A1L394 & (JB4_q_a[0]) # !A1L394 & JB3_q_a[0]);


--B1L140 is VGA_Controller:u1|oVGA_B[6]~721 at LCCOMB_X24_Y20_N20
B1L140 = B1L156 & (A1L394 & (JB4_q_a[1]) # !A1L394 & JB3_q_a[1]);


--JB4_q_a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[2] at M4K_X13_Y20
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 9, Port B Depth: 512, Port B Width: 9
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB4_q_a[2]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB4_q_a[2]_PORT_A_data_in_reg = DFFE(JB4_q_a[2]_PORT_A_data_in, JB4_q_a[2]_clock_0, , , JB4_q_a[2]_clock_enable_0);
JB4_q_a[2]_PORT_B_data_in = BUS(G1_mDATAOUT[2], G1_mDATAOUT[3], G1_mDATAOUT[5], G1_mDATAOUT[6], G1_mDATAOUT[7], G1_mDATAOUT[10], G1_mDATAOUT[12], G1_mDATAOUT[13], G1_mDATAOUT[14]);
JB4_q_a[2]_PORT_B_data_in_reg = DFFE(JB4_q_a[2]_PORT_B_data_in, JB4_q_a[2]_clock_1, , , JB4_q_a[2]_clock_enable_1);
JB4_q_a[2]_PORT_A_address = BUS(BB4_power_modified_counter_values[0], BB4_power_modified_counter_values[1], BB4_power_modified_counter_values[2], BB4_power_modified_counter_values[3], BB4_power_modified_counter_values[4], BB4_power_modified_counter_values[5], BB4_power_modified_counter_values[6], BB4_power_modified_counter_values[7], BB4_power_modified_counter_values[8]);
JB4_q_a[2]_PORT_A_address_reg = DFFE(JB4_q_a[2]_PORT_A_address, JB4_q_a[2]_clock_0, , , JB4_q_a[2]_clock_enable_0);
JB4_q_a[2]_PORT_B_address = BUS(Z4_wrptr_g[0], Z4_wrptr_g[1], Z4_wrptr_g[2], Z4_wrptr_g[3], Z4_wrptr_g[4], Z4_wrptr_g[5], Z4_wrptr_g[6], Z4_wrptr_g[7], Z4_wrptr_g[8]);
JB4_q_a[2]_PORT_B_address_reg = DFFE(JB4_q_a[2]_PORT_B_address, JB4_q_a[2]_clock_1, , , JB4_q_a[2]_clock_enable_1);
JB4_q_a[2]_PORT_A_write_enable = GND;
JB4_q_a[2]_PORT_A_write_enable_reg = DFFE(JB4_q_a[2]_PORT_A_write_enable, JB4_q_a[2]_clock_0, , , JB4_q_a[2]_clock_enable_0);
JB4_q_a[2]_PORT_B_write_enable = Z4_valid_wrreq;
JB4_q_a[2]_PORT_B_write_enable_reg = DFFE(JB4_q_a[2]_PORT_B_write_enable, JB4_q_a[2]_clock_1, , , JB4_q_a[2]_clock_enable_1);
JB4_q_a[2]_clock_0 = GLOBAL(A1L9);
JB4_q_a[2]_clock_1 = GLOBAL(MB1L2);
JB4_q_a[2]_clock_enable_0 = Z4_valid_rdreq;
JB4_q_a[2]_clock_enable_1 = Z4_valid_wrreq;
JB4_q_a[2]_clear_1 = !GLOBAL(C1L78);
JB4_q_a[2]_PORT_A_data_out = MEMORY(JB4_q_a[2]_PORT_A_data_in_reg, JB4_q_a[2]_PORT_B_data_in_reg, JB4_q_a[2]_PORT_A_address_reg, JB4_q_a[2]_PORT_B_address_reg, JB4_q_a[2]_PORT_A_write_enable_reg, JB4_q_a[2]_PORT_B_write_enable_reg, , , JB4_q_a[2]_clock_0, JB4_q_a[2]_clock_1, JB4_q_a[2]_clock_enable_0, JB4_q_a[2]_clock_enable_1, , JB4_q_a[2]_clear_1);
JB4_q_a[2]_PORT_A_data_out_reg = DFFE(JB4_q_a[2]_PORT_A_data_out, JB4_q_a[2]_clock_0, JB4_q_a[2]_clear_1, , JB4_q_a[2]_clock_enable_0);
JB4_q_a[2] = JB4_q_a[2]_PORT_A_data_out_reg[0];

--JB4_q_a[14] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[14] at M4K_X13_Y20
JB4_q_a[2]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB4_q_a[2]_PORT_A_data_in_reg = DFFE(JB4_q_a[2]_PORT_A_data_in, JB4_q_a[2]_clock_0, , , JB4_q_a[2]_clock_enable_0);
JB4_q_a[2]_PORT_B_data_in = BUS(G1_mDATAOUT[2], G1_mDATAOUT[3], G1_mDATAOUT[5], G1_mDATAOUT[6], G1_mDATAOUT[7], G1_mDATAOUT[10], G1_mDATAOUT[12], G1_mDATAOUT[13], G1_mDATAOUT[14]);
JB4_q_a[2]_PORT_B_data_in_reg = DFFE(JB4_q_a[2]_PORT_B_data_in, JB4_q_a[2]_clock_1, , , JB4_q_a[2]_clock_enable_1);
JB4_q_a[2]_PORT_A_address = BUS(BB4_power_modified_counter_values[0], BB4_power_modified_counter_values[1], BB4_power_modified_counter_values[2], BB4_power_modified_counter_values[3], BB4_power_modified_counter_values[4], BB4_power_modified_counter_values[5], BB4_power_modified_counter_values[6], BB4_power_modified_counter_values[7], BB4_power_modified_counter_values[8]);
JB4_q_a[2]_PORT_A_address_reg = DFFE(JB4_q_a[2]_PORT_A_address, JB4_q_a[2]_clock_0, , , JB4_q_a[2]_clock_enable_0);
JB4_q_a[2]_PORT_B_address = BUS(Z4_wrptr_g[0], Z4_wrptr_g[1], Z4_wrptr_g[2], Z4_wrptr_g[3], Z4_wrptr_g[4], Z4_wrptr_g[5], Z4_wrptr_g[6], Z4_wrptr_g[7], Z4_wrptr_g[8]);
JB4_q_a[2]_PORT_B_address_reg = DFFE(JB4_q_a[2]_PORT_B_address, JB4_q_a[2]_clock_1, , , JB4_q_a[2]_clock_enable_1);
JB4_q_a[2]_PORT_A_write_enable = GND;
JB4_q_a[2]_PORT_A_write_enable_reg = DFFE(JB4_q_a[2]_PORT_A_write_enable, JB4_q_a[2]_clock_0, , , JB4_q_a[2]_clock_enable_0);
JB4_q_a[2]_PORT_B_write_enable = Z4_valid_wrreq;
JB4_q_a[2]_PORT_B_write_enable_reg = DFFE(JB4_q_a[2]_PORT_B_write_enable, JB4_q_a[2]_clock_1, , , JB4_q_a[2]_clock_enable_1);
JB4_q_a[2]_clock_0 = GLOBAL(A1L9);
JB4_q_a[2]_clock_1 = GLOBAL(MB1L2);
JB4_q_a[2]_clock_enable_0 = Z4_valid_rdreq;
JB4_q_a[2]_clock_enable_1 = Z4_valid_wrreq;
JB4_q_a[2]_clear_1 = !GLOBAL(C1L78);
JB4_q_a[2]_PORT_A_data_out = MEMORY(JB4_q_a[2]_PORT_A_data_in_reg, JB4_q_a[2]_PORT_B_data_in_reg, JB4_q_a[2]_PORT_A_address_reg, JB4_q_a[2]_PORT_B_address_reg, JB4_q_a[2]_PORT_A_write_enable_reg, JB4_q_a[2]_PORT_B_write_enable_reg, , , JB4_q_a[2]_clock_0, JB4_q_a[2]_clock_1, JB4_q_a[2]_clock_enable_0, JB4_q_a[2]_clock_enable_1, , JB4_q_a[2]_clear_1);
JB4_q_a[2]_PORT_A_data_out_reg = DFFE(JB4_q_a[2]_PORT_A_data_out, JB4_q_a[2]_clock_0, JB4_q_a[2]_clear_1, , JB4_q_a[2]_clock_enable_0);
JB4_q_a[14] = JB4_q_a[2]_PORT_A_data_out_reg[8];

--JB4_q_a[13] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[13] at M4K_X13_Y20
JB4_q_a[2]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB4_q_a[2]_PORT_A_data_in_reg = DFFE(JB4_q_a[2]_PORT_A_data_in, JB4_q_a[2]_clock_0, , , JB4_q_a[2]_clock_enable_0);
JB4_q_a[2]_PORT_B_data_in = BUS(G1_mDATAOUT[2], G1_mDATAOUT[3], G1_mDATAOUT[5], G1_mDATAOUT[6], G1_mDATAOUT[7], G1_mDATAOUT[10], G1_mDATAOUT[12], G1_mDATAOUT[13], G1_mDATAOUT[14]);
JB4_q_a[2]_PORT_B_data_in_reg = DFFE(JB4_q_a[2]_PORT_B_data_in, JB4_q_a[2]_clock_1, , , JB4_q_a[2]_clock_enable_1);
JB4_q_a[2]_PORT_A_address = BUS(BB4_power_modified_counter_values[0], BB4_power_modified_counter_values[1], BB4_power_modified_counter_values[2], BB4_power_modified_counter_values[3], BB4_power_modified_counter_values[4], BB4_power_modified_counter_values[5], BB4_power_modified_counter_values[6], BB4_power_modified_counter_values[7], BB4_power_modified_counter_values[8]);
JB4_q_a[2]_PORT_A_address_reg = DFFE(JB4_q_a[2]_PORT_A_address, JB4_q_a[2]_clock_0, , , JB4_q_a[2]_clock_enable_0);
JB4_q_a[2]_PORT_B_address = BUS(Z4_wrptr_g[0], Z4_wrptr_g[1], Z4_wrptr_g[2], Z4_wrptr_g[3], Z4_wrptr_g[4], Z4_wrptr_g[5], Z4_wrptr_g[6], Z4_wrptr_g[7], Z4_wrptr_g[8]);
JB4_q_a[2]_PORT_B_address_reg = DFFE(JB4_q_a[2]_PORT_B_address, JB4_q_a[2]_clock_1, , , JB4_q_a[2]_clock_enable_1);
JB4_q_a[2]_PORT_A_write_enable = GND;
JB4_q_a[2]_PORT_A_write_enable_reg = DFFE(JB4_q_a[2]_PORT_A_write_enable, JB4_q_a[2]_clock_0, , , JB4_q_a[2]_clock_enable_0);
JB4_q_a[2]_PORT_B_write_enable = Z4_valid_wrreq;
JB4_q_a[2]_PORT_B_write_enable_reg = DFFE(JB4_q_a[2]_PORT_B_write_enable, JB4_q_a[2]_clock_1, , , JB4_q_a[2]_clock_enable_1);
JB4_q_a[2]_clock_0 = GLOBAL(A1L9);
JB4_q_a[2]_clock_1 = GLOBAL(MB1L2);
JB4_q_a[2]_clock_enable_0 = Z4_valid_rdreq;
JB4_q_a[2]_clock_enable_1 = Z4_valid_wrreq;
JB4_q_a[2]_clear_1 = !GLOBAL(C1L78);
JB4_q_a[2]_PORT_A_data_out = MEMORY(JB4_q_a[2]_PORT_A_data_in_reg, JB4_q_a[2]_PORT_B_data_in_reg, JB4_q_a[2]_PORT_A_address_reg, JB4_q_a[2]_PORT_B_address_reg, JB4_q_a[2]_PORT_A_write_enable_reg, JB4_q_a[2]_PORT_B_write_enable_reg, , , JB4_q_a[2]_clock_0, JB4_q_a[2]_clock_1, JB4_q_a[2]_clock_enable_0, JB4_q_a[2]_clock_enable_1, , JB4_q_a[2]_clear_1);
JB4_q_a[2]_PORT_A_data_out_reg = DFFE(JB4_q_a[2]_PORT_A_data_out, JB4_q_a[2]_clock_0, JB4_q_a[2]_clear_1, , JB4_q_a[2]_clock_enable_0);
JB4_q_a[13] = JB4_q_a[2]_PORT_A_data_out_reg[7];

--JB4_q_a[12] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[12] at M4K_X13_Y20
JB4_q_a[2]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB4_q_a[2]_PORT_A_data_in_reg = DFFE(JB4_q_a[2]_PORT_A_data_in, JB4_q_a[2]_clock_0, , , JB4_q_a[2]_clock_enable_0);
JB4_q_a[2]_PORT_B_data_in = BUS(G1_mDATAOUT[2], G1_mDATAOUT[3], G1_mDATAOUT[5], G1_mDATAOUT[6], G1_mDATAOUT[7], G1_mDATAOUT[10], G1_mDATAOUT[12], G1_mDATAOUT[13], G1_mDATAOUT[14]);
JB4_q_a[2]_PORT_B_data_in_reg = DFFE(JB4_q_a[2]_PORT_B_data_in, JB4_q_a[2]_clock_1, , , JB4_q_a[2]_clock_enable_1);
JB4_q_a[2]_PORT_A_address = BUS(BB4_power_modified_counter_values[0], BB4_power_modified_counter_values[1], BB4_power_modified_counter_values[2], BB4_power_modified_counter_values[3], BB4_power_modified_counter_values[4], BB4_power_modified_counter_values[5], BB4_power_modified_counter_values[6], BB4_power_modified_counter_values[7], BB4_power_modified_counter_values[8]);
JB4_q_a[2]_PORT_A_address_reg = DFFE(JB4_q_a[2]_PORT_A_address, JB4_q_a[2]_clock_0, , , JB4_q_a[2]_clock_enable_0);
JB4_q_a[2]_PORT_B_address = BUS(Z4_wrptr_g[0], Z4_wrptr_g[1], Z4_wrptr_g[2], Z4_wrptr_g[3], Z4_wrptr_g[4], Z4_wrptr_g[5], Z4_wrptr_g[6], Z4_wrptr_g[7], Z4_wrptr_g[8]);
JB4_q_a[2]_PORT_B_address_reg = DFFE(JB4_q_a[2]_PORT_B_address, JB4_q_a[2]_clock_1, , , JB4_q_a[2]_clock_enable_1);
JB4_q_a[2]_PORT_A_write_enable = GND;
JB4_q_a[2]_PORT_A_write_enable_reg = DFFE(JB4_q_a[2]_PORT_A_write_enable, JB4_q_a[2]_clock_0, , , JB4_q_a[2]_clock_enable_0);
JB4_q_a[2]_PORT_B_write_enable = Z4_valid_wrreq;
JB4_q_a[2]_PORT_B_write_enable_reg = DFFE(JB4_q_a[2]_PORT_B_write_enable, JB4_q_a[2]_clock_1, , , JB4_q_a[2]_clock_enable_1);
JB4_q_a[2]_clock_0 = GLOBAL(A1L9);
JB4_q_a[2]_clock_1 = GLOBAL(MB1L2);
JB4_q_a[2]_clock_enable_0 = Z4_valid_rdreq;
JB4_q_a[2]_clock_enable_1 = Z4_valid_wrreq;
JB4_q_a[2]_clear_1 = !GLOBAL(C1L78);
JB4_q_a[2]_PORT_A_data_out = MEMORY(JB4_q_a[2]_PORT_A_data_in_reg, JB4_q_a[2]_PORT_B_data_in_reg, JB4_q_a[2]_PORT_A_address_reg, JB4_q_a[2]_PORT_B_address_reg, JB4_q_a[2]_PORT_A_write_enable_reg, JB4_q_a[2]_PORT_B_write_enable_reg, , , JB4_q_a[2]_clock_0, JB4_q_a[2]_clock_1, JB4_q_a[2]_clock_enable_0, JB4_q_a[2]_clock_enable_1, , JB4_q_a[2]_clear_1);
JB4_q_a[2]_PORT_A_data_out_reg = DFFE(JB4_q_a[2]_PORT_A_data_out, JB4_q_a[2]_clock_0, JB4_q_a[2]_clear_1, , JB4_q_a[2]_clock_enable_0);
JB4_q_a[12] = JB4_q_a[2]_PORT_A_data_out_reg[6];

--JB4_q_a[10] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[10] at M4K_X13_Y20
JB4_q_a[2]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB4_q_a[2]_PORT_A_data_in_reg = DFFE(JB4_q_a[2]_PORT_A_data_in, JB4_q_a[2]_clock_0, , , JB4_q_a[2]_clock_enable_0);
JB4_q_a[2]_PORT_B_data_in = BUS(G1_mDATAOUT[2], G1_mDATAOUT[3], G1_mDATAOUT[5], G1_mDATAOUT[6], G1_mDATAOUT[7], G1_mDATAOUT[10], G1_mDATAOUT[12], G1_mDATAOUT[13], G1_mDATAOUT[14]);
JB4_q_a[2]_PORT_B_data_in_reg = DFFE(JB4_q_a[2]_PORT_B_data_in, JB4_q_a[2]_clock_1, , , JB4_q_a[2]_clock_enable_1);
JB4_q_a[2]_PORT_A_address = BUS(BB4_power_modified_counter_values[0], BB4_power_modified_counter_values[1], BB4_power_modified_counter_values[2], BB4_power_modified_counter_values[3], BB4_power_modified_counter_values[4], BB4_power_modified_counter_values[5], BB4_power_modified_counter_values[6], BB4_power_modified_counter_values[7], BB4_power_modified_counter_values[8]);
JB4_q_a[2]_PORT_A_address_reg = DFFE(JB4_q_a[2]_PORT_A_address, JB4_q_a[2]_clock_0, , , JB4_q_a[2]_clock_enable_0);
JB4_q_a[2]_PORT_B_address = BUS(Z4_wrptr_g[0], Z4_wrptr_g[1], Z4_wrptr_g[2], Z4_wrptr_g[3], Z4_wrptr_g[4], Z4_wrptr_g[5], Z4_wrptr_g[6], Z4_wrptr_g[7], Z4_wrptr_g[8]);
JB4_q_a[2]_PORT_B_address_reg = DFFE(JB4_q_a[2]_PORT_B_address, JB4_q_a[2]_clock_1, , , JB4_q_a[2]_clock_enable_1);
JB4_q_a[2]_PORT_A_write_enable = GND;
JB4_q_a[2]_PORT_A_write_enable_reg = DFFE(JB4_q_a[2]_PORT_A_write_enable, JB4_q_a[2]_clock_0, , , JB4_q_a[2]_clock_enable_0);
JB4_q_a[2]_PORT_B_write_enable = Z4_valid_wrreq;
JB4_q_a[2]_PORT_B_write_enable_reg = DFFE(JB4_q_a[2]_PORT_B_write_enable, JB4_q_a[2]_clock_1, , , JB4_q_a[2]_clock_enable_1);
JB4_q_a[2]_clock_0 = GLOBAL(A1L9);
JB4_q_a[2]_clock_1 = GLOBAL(MB1L2);
JB4_q_a[2]_clock_enable_0 = Z4_valid_rdreq;
JB4_q_a[2]_clock_enable_1 = Z4_valid_wrreq;
JB4_q_a[2]_clear_1 = !GLOBAL(C1L78);
JB4_q_a[2]_PORT_A_data_out = MEMORY(JB4_q_a[2]_PORT_A_data_in_reg, JB4_q_a[2]_PORT_B_data_in_reg, JB4_q_a[2]_PORT_A_address_reg, JB4_q_a[2]_PORT_B_address_reg, JB4_q_a[2]_PORT_A_write_enable_reg, JB4_q_a[2]_PORT_B_write_enable_reg, , , JB4_q_a[2]_clock_0, JB4_q_a[2]_clock_1, JB4_q_a[2]_clock_enable_0, JB4_q_a[2]_clock_enable_1, , JB4_q_a[2]_clear_1);
JB4_q_a[2]_PORT_A_data_out_reg = DFFE(JB4_q_a[2]_PORT_A_data_out, JB4_q_a[2]_clock_0, JB4_q_a[2]_clear_1, , JB4_q_a[2]_clock_enable_0);
JB4_q_a[10] = JB4_q_a[2]_PORT_A_data_out_reg[5];

--JB4_q_a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[7] at M4K_X13_Y20
JB4_q_a[2]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB4_q_a[2]_PORT_A_data_in_reg = DFFE(JB4_q_a[2]_PORT_A_data_in, JB4_q_a[2]_clock_0, , , JB4_q_a[2]_clock_enable_0);
JB4_q_a[2]_PORT_B_data_in = BUS(G1_mDATAOUT[2], G1_mDATAOUT[3], G1_mDATAOUT[5], G1_mDATAOUT[6], G1_mDATAOUT[7], G1_mDATAOUT[10], G1_mDATAOUT[12], G1_mDATAOUT[13], G1_mDATAOUT[14]);
JB4_q_a[2]_PORT_B_data_in_reg = DFFE(JB4_q_a[2]_PORT_B_data_in, JB4_q_a[2]_clock_1, , , JB4_q_a[2]_clock_enable_1);
JB4_q_a[2]_PORT_A_address = BUS(BB4_power_modified_counter_values[0], BB4_power_modified_counter_values[1], BB4_power_modified_counter_values[2], BB4_power_modified_counter_values[3], BB4_power_modified_counter_values[4], BB4_power_modified_counter_values[5], BB4_power_modified_counter_values[6], BB4_power_modified_counter_values[7], BB4_power_modified_counter_values[8]);
JB4_q_a[2]_PORT_A_address_reg = DFFE(JB4_q_a[2]_PORT_A_address, JB4_q_a[2]_clock_0, , , JB4_q_a[2]_clock_enable_0);
JB4_q_a[2]_PORT_B_address = BUS(Z4_wrptr_g[0], Z4_wrptr_g[1], Z4_wrptr_g[2], Z4_wrptr_g[3], Z4_wrptr_g[4], Z4_wrptr_g[5], Z4_wrptr_g[6], Z4_wrptr_g[7], Z4_wrptr_g[8]);
JB4_q_a[2]_PORT_B_address_reg = DFFE(JB4_q_a[2]_PORT_B_address, JB4_q_a[2]_clock_1, , , JB4_q_a[2]_clock_enable_1);
JB4_q_a[2]_PORT_A_write_enable = GND;
JB4_q_a[2]_PORT_A_write_enable_reg = DFFE(JB4_q_a[2]_PORT_A_write_enable, JB4_q_a[2]_clock_0, , , JB4_q_a[2]_clock_enable_0);
JB4_q_a[2]_PORT_B_write_enable = Z4_valid_wrreq;
JB4_q_a[2]_PORT_B_write_enable_reg = DFFE(JB4_q_a[2]_PORT_B_write_enable, JB4_q_a[2]_clock_1, , , JB4_q_a[2]_clock_enable_1);
JB4_q_a[2]_clock_0 = GLOBAL(A1L9);
JB4_q_a[2]_clock_1 = GLOBAL(MB1L2);
JB4_q_a[2]_clock_enable_0 = Z4_valid_rdreq;
JB4_q_a[2]_clock_enable_1 = Z4_valid_wrreq;
JB4_q_a[2]_clear_1 = !GLOBAL(C1L78);
JB4_q_a[2]_PORT_A_data_out = MEMORY(JB4_q_a[2]_PORT_A_data_in_reg, JB4_q_a[2]_PORT_B_data_in_reg, JB4_q_a[2]_PORT_A_address_reg, JB4_q_a[2]_PORT_B_address_reg, JB4_q_a[2]_PORT_A_write_enable_reg, JB4_q_a[2]_PORT_B_write_enable_reg, , , JB4_q_a[2]_clock_0, JB4_q_a[2]_clock_1, JB4_q_a[2]_clock_enable_0, JB4_q_a[2]_clock_enable_1, , JB4_q_a[2]_clear_1);
JB4_q_a[2]_PORT_A_data_out_reg = DFFE(JB4_q_a[2]_PORT_A_data_out, JB4_q_a[2]_clock_0, JB4_q_a[2]_clear_1, , JB4_q_a[2]_clock_enable_0);
JB4_q_a[7] = JB4_q_a[2]_PORT_A_data_out_reg[4];

--JB4_q_a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[6] at M4K_X13_Y20
JB4_q_a[2]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB4_q_a[2]_PORT_A_data_in_reg = DFFE(JB4_q_a[2]_PORT_A_data_in, JB4_q_a[2]_clock_0, , , JB4_q_a[2]_clock_enable_0);
JB4_q_a[2]_PORT_B_data_in = BUS(G1_mDATAOUT[2], G1_mDATAOUT[3], G1_mDATAOUT[5], G1_mDATAOUT[6], G1_mDATAOUT[7], G1_mDATAOUT[10], G1_mDATAOUT[12], G1_mDATAOUT[13], G1_mDATAOUT[14]);
JB4_q_a[2]_PORT_B_data_in_reg = DFFE(JB4_q_a[2]_PORT_B_data_in, JB4_q_a[2]_clock_1, , , JB4_q_a[2]_clock_enable_1);
JB4_q_a[2]_PORT_A_address = BUS(BB4_power_modified_counter_values[0], BB4_power_modified_counter_values[1], BB4_power_modified_counter_values[2], BB4_power_modified_counter_values[3], BB4_power_modified_counter_values[4], BB4_power_modified_counter_values[5], BB4_power_modified_counter_values[6], BB4_power_modified_counter_values[7], BB4_power_modified_counter_values[8]);
JB4_q_a[2]_PORT_A_address_reg = DFFE(JB4_q_a[2]_PORT_A_address, JB4_q_a[2]_clock_0, , , JB4_q_a[2]_clock_enable_0);
JB4_q_a[2]_PORT_B_address = BUS(Z4_wrptr_g[0], Z4_wrptr_g[1], Z4_wrptr_g[2], Z4_wrptr_g[3], Z4_wrptr_g[4], Z4_wrptr_g[5], Z4_wrptr_g[6], Z4_wrptr_g[7], Z4_wrptr_g[8]);
JB4_q_a[2]_PORT_B_address_reg = DFFE(JB4_q_a[2]_PORT_B_address, JB4_q_a[2]_clock_1, , , JB4_q_a[2]_clock_enable_1);
JB4_q_a[2]_PORT_A_write_enable = GND;
JB4_q_a[2]_PORT_A_write_enable_reg = DFFE(JB4_q_a[2]_PORT_A_write_enable, JB4_q_a[2]_clock_0, , , JB4_q_a[2]_clock_enable_0);
JB4_q_a[2]_PORT_B_write_enable = Z4_valid_wrreq;
JB4_q_a[2]_PORT_B_write_enable_reg = DFFE(JB4_q_a[2]_PORT_B_write_enable, JB4_q_a[2]_clock_1, , , JB4_q_a[2]_clock_enable_1);
JB4_q_a[2]_clock_0 = GLOBAL(A1L9);
JB4_q_a[2]_clock_1 = GLOBAL(MB1L2);
JB4_q_a[2]_clock_enable_0 = Z4_valid_rdreq;
JB4_q_a[2]_clock_enable_1 = Z4_valid_wrreq;
JB4_q_a[2]_clear_1 = !GLOBAL(C1L78);
JB4_q_a[2]_PORT_A_data_out = MEMORY(JB4_q_a[2]_PORT_A_data_in_reg, JB4_q_a[2]_PORT_B_data_in_reg, JB4_q_a[2]_PORT_A_address_reg, JB4_q_a[2]_PORT_B_address_reg, JB4_q_a[2]_PORT_A_write_enable_reg, JB4_q_a[2]_PORT_B_write_enable_reg, , , JB4_q_a[2]_clock_0, JB4_q_a[2]_clock_1, JB4_q_a[2]_clock_enable_0, JB4_q_a[2]_clock_enable_1, , JB4_q_a[2]_clear_1);
JB4_q_a[2]_PORT_A_data_out_reg = DFFE(JB4_q_a[2]_PORT_A_data_out, JB4_q_a[2]_clock_0, JB4_q_a[2]_clear_1, , JB4_q_a[2]_clock_enable_0);
JB4_q_a[6] = JB4_q_a[2]_PORT_A_data_out_reg[3];

--JB4_q_a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[5] at M4K_X13_Y20
JB4_q_a[2]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB4_q_a[2]_PORT_A_data_in_reg = DFFE(JB4_q_a[2]_PORT_A_data_in, JB4_q_a[2]_clock_0, , , JB4_q_a[2]_clock_enable_0);
JB4_q_a[2]_PORT_B_data_in = BUS(G1_mDATAOUT[2], G1_mDATAOUT[3], G1_mDATAOUT[5], G1_mDATAOUT[6], G1_mDATAOUT[7], G1_mDATAOUT[10], G1_mDATAOUT[12], G1_mDATAOUT[13], G1_mDATAOUT[14]);
JB4_q_a[2]_PORT_B_data_in_reg = DFFE(JB4_q_a[2]_PORT_B_data_in, JB4_q_a[2]_clock_1, , , JB4_q_a[2]_clock_enable_1);
JB4_q_a[2]_PORT_A_address = BUS(BB4_power_modified_counter_values[0], BB4_power_modified_counter_values[1], BB4_power_modified_counter_values[2], BB4_power_modified_counter_values[3], BB4_power_modified_counter_values[4], BB4_power_modified_counter_values[5], BB4_power_modified_counter_values[6], BB4_power_modified_counter_values[7], BB4_power_modified_counter_values[8]);
JB4_q_a[2]_PORT_A_address_reg = DFFE(JB4_q_a[2]_PORT_A_address, JB4_q_a[2]_clock_0, , , JB4_q_a[2]_clock_enable_0);
JB4_q_a[2]_PORT_B_address = BUS(Z4_wrptr_g[0], Z4_wrptr_g[1], Z4_wrptr_g[2], Z4_wrptr_g[3], Z4_wrptr_g[4], Z4_wrptr_g[5], Z4_wrptr_g[6], Z4_wrptr_g[7], Z4_wrptr_g[8]);
JB4_q_a[2]_PORT_B_address_reg = DFFE(JB4_q_a[2]_PORT_B_address, JB4_q_a[2]_clock_1, , , JB4_q_a[2]_clock_enable_1);
JB4_q_a[2]_PORT_A_write_enable = GND;
JB4_q_a[2]_PORT_A_write_enable_reg = DFFE(JB4_q_a[2]_PORT_A_write_enable, JB4_q_a[2]_clock_0, , , JB4_q_a[2]_clock_enable_0);
JB4_q_a[2]_PORT_B_write_enable = Z4_valid_wrreq;
JB4_q_a[2]_PORT_B_write_enable_reg = DFFE(JB4_q_a[2]_PORT_B_write_enable, JB4_q_a[2]_clock_1, , , JB4_q_a[2]_clock_enable_1);
JB4_q_a[2]_clock_0 = GLOBAL(A1L9);
JB4_q_a[2]_clock_1 = GLOBAL(MB1L2);
JB4_q_a[2]_clock_enable_0 = Z4_valid_rdreq;
JB4_q_a[2]_clock_enable_1 = Z4_valid_wrreq;
JB4_q_a[2]_clear_1 = !GLOBAL(C1L78);
JB4_q_a[2]_PORT_A_data_out = MEMORY(JB4_q_a[2]_PORT_A_data_in_reg, JB4_q_a[2]_PORT_B_data_in_reg, JB4_q_a[2]_PORT_A_address_reg, JB4_q_a[2]_PORT_B_address_reg, JB4_q_a[2]_PORT_A_write_enable_reg, JB4_q_a[2]_PORT_B_write_enable_reg, , , JB4_q_a[2]_clock_0, JB4_q_a[2]_clock_1, JB4_q_a[2]_clock_enable_0, JB4_q_a[2]_clock_enable_1, , JB4_q_a[2]_clear_1);
JB4_q_a[2]_PORT_A_data_out_reg = DFFE(JB4_q_a[2]_PORT_A_data_out, JB4_q_a[2]_clock_0, JB4_q_a[2]_clear_1, , JB4_q_a[2]_clock_enable_0);
JB4_q_a[5] = JB4_q_a[2]_PORT_A_data_out_reg[2];

--JB4_q_a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[3] at M4K_X13_Y20
JB4_q_a[2]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB4_q_a[2]_PORT_A_data_in_reg = DFFE(JB4_q_a[2]_PORT_A_data_in, JB4_q_a[2]_clock_0, , , JB4_q_a[2]_clock_enable_0);
JB4_q_a[2]_PORT_B_data_in = BUS(G1_mDATAOUT[2], G1_mDATAOUT[3], G1_mDATAOUT[5], G1_mDATAOUT[6], G1_mDATAOUT[7], G1_mDATAOUT[10], G1_mDATAOUT[12], G1_mDATAOUT[13], G1_mDATAOUT[14]);
JB4_q_a[2]_PORT_B_data_in_reg = DFFE(JB4_q_a[2]_PORT_B_data_in, JB4_q_a[2]_clock_1, , , JB4_q_a[2]_clock_enable_1);
JB4_q_a[2]_PORT_A_address = BUS(BB4_power_modified_counter_values[0], BB4_power_modified_counter_values[1], BB4_power_modified_counter_values[2], BB4_power_modified_counter_values[3], BB4_power_modified_counter_values[4], BB4_power_modified_counter_values[5], BB4_power_modified_counter_values[6], BB4_power_modified_counter_values[7], BB4_power_modified_counter_values[8]);
JB4_q_a[2]_PORT_A_address_reg = DFFE(JB4_q_a[2]_PORT_A_address, JB4_q_a[2]_clock_0, , , JB4_q_a[2]_clock_enable_0);
JB4_q_a[2]_PORT_B_address = BUS(Z4_wrptr_g[0], Z4_wrptr_g[1], Z4_wrptr_g[2], Z4_wrptr_g[3], Z4_wrptr_g[4], Z4_wrptr_g[5], Z4_wrptr_g[6], Z4_wrptr_g[7], Z4_wrptr_g[8]);
JB4_q_a[2]_PORT_B_address_reg = DFFE(JB4_q_a[2]_PORT_B_address, JB4_q_a[2]_clock_1, , , JB4_q_a[2]_clock_enable_1);
JB4_q_a[2]_PORT_A_write_enable = GND;
JB4_q_a[2]_PORT_A_write_enable_reg = DFFE(JB4_q_a[2]_PORT_A_write_enable, JB4_q_a[2]_clock_0, , , JB4_q_a[2]_clock_enable_0);
JB4_q_a[2]_PORT_B_write_enable = Z4_valid_wrreq;
JB4_q_a[2]_PORT_B_write_enable_reg = DFFE(JB4_q_a[2]_PORT_B_write_enable, JB4_q_a[2]_clock_1, , , JB4_q_a[2]_clock_enable_1);
JB4_q_a[2]_clock_0 = GLOBAL(A1L9);
JB4_q_a[2]_clock_1 = GLOBAL(MB1L2);
JB4_q_a[2]_clock_enable_0 = Z4_valid_rdreq;
JB4_q_a[2]_clock_enable_1 = Z4_valid_wrreq;
JB4_q_a[2]_clear_1 = !GLOBAL(C1L78);
JB4_q_a[2]_PORT_A_data_out = MEMORY(JB4_q_a[2]_PORT_A_data_in_reg, JB4_q_a[2]_PORT_B_data_in_reg, JB4_q_a[2]_PORT_A_address_reg, JB4_q_a[2]_PORT_B_address_reg, JB4_q_a[2]_PORT_A_write_enable_reg, JB4_q_a[2]_PORT_B_write_enable_reg, , , JB4_q_a[2]_clock_0, JB4_q_a[2]_clock_1, JB4_q_a[2]_clock_enable_0, JB4_q_a[2]_clock_enable_1, , JB4_q_a[2]_clear_1);
JB4_q_a[2]_PORT_A_data_out_reg = DFFE(JB4_q_a[2]_PORT_A_data_out, JB4_q_a[2]_clock_0, JB4_q_a[2]_clear_1, , JB4_q_a[2]_clock_enable_0);
JB4_q_a[3] = JB4_q_a[2]_PORT_A_data_out_reg[1];


--JB3_q_a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[2] at M4K_X26_Y20
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 6, Port B Depth: 512, Port B Width: 6
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB3_q_a[2]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC);
JB3_q_a[2]_PORT_A_data_in_reg = DFFE(JB3_q_a[2]_PORT_A_data_in, JB3_q_a[2]_clock_0, , , JB3_q_a[2]_clock_enable_0);
JB3_q_a[2]_PORT_B_data_in = BUS(G1_mDATAOUT[2], G1_mDATAOUT[3], G1_mDATAOUT[4], G1_mDATAOUT[5], G1_mDATAOUT[9], G1_mDATAOUT[14]);
JB3_q_a[2]_PORT_B_data_in_reg = DFFE(JB3_q_a[2]_PORT_B_data_in, JB3_q_a[2]_clock_1, , , JB3_q_a[2]_clock_enable_1);
JB3_q_a[2]_PORT_A_address = BUS(BB3_power_modified_counter_values[0], BB3_power_modified_counter_values[1], BB3_power_modified_counter_values[2], BB3_power_modified_counter_values[3], BB3_power_modified_counter_values[4], BB3_power_modified_counter_values[5], BB3_power_modified_counter_values[6], BB3_power_modified_counter_values[7], BB3_power_modified_counter_values[8]);
JB3_q_a[2]_PORT_A_address_reg = DFFE(JB3_q_a[2]_PORT_A_address, JB3_q_a[2]_clock_0, , , JB3_q_a[2]_clock_enable_0);
JB3_q_a[2]_PORT_B_address = BUS(Z3_wrptr_g[0], Z3_wrptr_g[1], Z3_wrptr_g[2], Z3_wrptr_g[3], Z3_wrptr_g[4], Z3_wrptr_g[5], Z3_wrptr_g[6], Z3_wrptr_g[7], Z3_wrptr_g[8]);
JB3_q_a[2]_PORT_B_address_reg = DFFE(JB3_q_a[2]_PORT_B_address, JB3_q_a[2]_clock_1, , , JB3_q_a[2]_clock_enable_1);
JB3_q_a[2]_PORT_A_write_enable = GND;
JB3_q_a[2]_PORT_A_write_enable_reg = DFFE(JB3_q_a[2]_PORT_A_write_enable, JB3_q_a[2]_clock_0, , , JB3_q_a[2]_clock_enable_0);
JB3_q_a[2]_PORT_B_write_enable = Z3_valid_wrreq;
JB3_q_a[2]_PORT_B_write_enable_reg = DFFE(JB3_q_a[2]_PORT_B_write_enable, JB3_q_a[2]_clock_1, , , JB3_q_a[2]_clock_enable_1);
JB3_q_a[2]_clock_0 = GLOBAL(A1L9);
JB3_q_a[2]_clock_1 = GLOBAL(MB1L2);
JB3_q_a[2]_clock_enable_0 = Z3_valid_rdreq;
JB3_q_a[2]_clock_enable_1 = Z3_valid_wrreq;
JB3_q_a[2]_clear_1 = !GLOBAL(C1L78);
JB3_q_a[2]_PORT_A_data_out = MEMORY(JB3_q_a[2]_PORT_A_data_in_reg, JB3_q_a[2]_PORT_B_data_in_reg, JB3_q_a[2]_PORT_A_address_reg, JB3_q_a[2]_PORT_B_address_reg, JB3_q_a[2]_PORT_A_write_enable_reg, JB3_q_a[2]_PORT_B_write_enable_reg, , , JB3_q_a[2]_clock_0, JB3_q_a[2]_clock_1, JB3_q_a[2]_clock_enable_0, JB3_q_a[2]_clock_enable_1, , JB3_q_a[2]_clear_1);
JB3_q_a[2]_PORT_A_data_out_reg = DFFE(JB3_q_a[2]_PORT_A_data_out, JB3_q_a[2]_clock_0, JB3_q_a[2]_clear_1, , JB3_q_a[2]_clock_enable_0);
JB3_q_a[2] = JB3_q_a[2]_PORT_A_data_out_reg[0];

--JB3_q_a[14] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[14] at M4K_X26_Y20
JB3_q_a[2]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC);
JB3_q_a[2]_PORT_A_data_in_reg = DFFE(JB3_q_a[2]_PORT_A_data_in, JB3_q_a[2]_clock_0, , , JB3_q_a[2]_clock_enable_0);
JB3_q_a[2]_PORT_B_data_in = BUS(G1_mDATAOUT[2], G1_mDATAOUT[3], G1_mDATAOUT[4], G1_mDATAOUT[5], G1_mDATAOUT[9], G1_mDATAOUT[14]);
JB3_q_a[2]_PORT_B_data_in_reg = DFFE(JB3_q_a[2]_PORT_B_data_in, JB3_q_a[2]_clock_1, , , JB3_q_a[2]_clock_enable_1);
JB3_q_a[2]_PORT_A_address = BUS(BB3_power_modified_counter_values[0], BB3_power_modified_counter_values[1], BB3_power_modified_counter_values[2], BB3_power_modified_counter_values[3], BB3_power_modified_counter_values[4], BB3_power_modified_counter_values[5], BB3_power_modified_counter_values[6], BB3_power_modified_counter_values[7], BB3_power_modified_counter_values[8]);
JB3_q_a[2]_PORT_A_address_reg = DFFE(JB3_q_a[2]_PORT_A_address, JB3_q_a[2]_clock_0, , , JB3_q_a[2]_clock_enable_0);
JB3_q_a[2]_PORT_B_address = BUS(Z3_wrptr_g[0], Z3_wrptr_g[1], Z3_wrptr_g[2], Z3_wrptr_g[3], Z3_wrptr_g[4], Z3_wrptr_g[5], Z3_wrptr_g[6], Z3_wrptr_g[7], Z3_wrptr_g[8]);
JB3_q_a[2]_PORT_B_address_reg = DFFE(JB3_q_a[2]_PORT_B_address, JB3_q_a[2]_clock_1, , , JB3_q_a[2]_clock_enable_1);
JB3_q_a[2]_PORT_A_write_enable = GND;
JB3_q_a[2]_PORT_A_write_enable_reg = DFFE(JB3_q_a[2]_PORT_A_write_enable, JB3_q_a[2]_clock_0, , , JB3_q_a[2]_clock_enable_0);
JB3_q_a[2]_PORT_B_write_enable = Z3_valid_wrreq;
JB3_q_a[2]_PORT_B_write_enable_reg = DFFE(JB3_q_a[2]_PORT_B_write_enable, JB3_q_a[2]_clock_1, , , JB3_q_a[2]_clock_enable_1);
JB3_q_a[2]_clock_0 = GLOBAL(A1L9);
JB3_q_a[2]_clock_1 = GLOBAL(MB1L2);
JB3_q_a[2]_clock_enable_0 = Z3_valid_rdreq;
JB3_q_a[2]_clock_enable_1 = Z3_valid_wrreq;
JB3_q_a[2]_clear_1 = !GLOBAL(C1L78);
JB3_q_a[2]_PORT_A_data_out = MEMORY(JB3_q_a[2]_PORT_A_data_in_reg, JB3_q_a[2]_PORT_B_data_in_reg, JB3_q_a[2]_PORT_A_address_reg, JB3_q_a[2]_PORT_B_address_reg, JB3_q_a[2]_PORT_A_write_enable_reg, JB3_q_a[2]_PORT_B_write_enable_reg, , , JB3_q_a[2]_clock_0, JB3_q_a[2]_clock_1, JB3_q_a[2]_clock_enable_0, JB3_q_a[2]_clock_enable_1, , JB3_q_a[2]_clear_1);
JB3_q_a[2]_PORT_A_data_out_reg = DFFE(JB3_q_a[2]_PORT_A_data_out, JB3_q_a[2]_clock_0, JB3_q_a[2]_clear_1, , JB3_q_a[2]_clock_enable_0);
JB3_q_a[14] = JB3_q_a[2]_PORT_A_data_out_reg[5];

--JB3_q_a[9] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[9] at M4K_X26_Y20
JB3_q_a[2]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC);
JB3_q_a[2]_PORT_A_data_in_reg = DFFE(JB3_q_a[2]_PORT_A_data_in, JB3_q_a[2]_clock_0, , , JB3_q_a[2]_clock_enable_0);
JB3_q_a[2]_PORT_B_data_in = BUS(G1_mDATAOUT[2], G1_mDATAOUT[3], G1_mDATAOUT[4], G1_mDATAOUT[5], G1_mDATAOUT[9], G1_mDATAOUT[14]);
JB3_q_a[2]_PORT_B_data_in_reg = DFFE(JB3_q_a[2]_PORT_B_data_in, JB3_q_a[2]_clock_1, , , JB3_q_a[2]_clock_enable_1);
JB3_q_a[2]_PORT_A_address = BUS(BB3_power_modified_counter_values[0], BB3_power_modified_counter_values[1], BB3_power_modified_counter_values[2], BB3_power_modified_counter_values[3], BB3_power_modified_counter_values[4], BB3_power_modified_counter_values[5], BB3_power_modified_counter_values[6], BB3_power_modified_counter_values[7], BB3_power_modified_counter_values[8]);
JB3_q_a[2]_PORT_A_address_reg = DFFE(JB3_q_a[2]_PORT_A_address, JB3_q_a[2]_clock_0, , , JB3_q_a[2]_clock_enable_0);
JB3_q_a[2]_PORT_B_address = BUS(Z3_wrptr_g[0], Z3_wrptr_g[1], Z3_wrptr_g[2], Z3_wrptr_g[3], Z3_wrptr_g[4], Z3_wrptr_g[5], Z3_wrptr_g[6], Z3_wrptr_g[7], Z3_wrptr_g[8]);
JB3_q_a[2]_PORT_B_address_reg = DFFE(JB3_q_a[2]_PORT_B_address, JB3_q_a[2]_clock_1, , , JB3_q_a[2]_clock_enable_1);
JB3_q_a[2]_PORT_A_write_enable = GND;
JB3_q_a[2]_PORT_A_write_enable_reg = DFFE(JB3_q_a[2]_PORT_A_write_enable, JB3_q_a[2]_clock_0, , , JB3_q_a[2]_clock_enable_0);
JB3_q_a[2]_PORT_B_write_enable = Z3_valid_wrreq;
JB3_q_a[2]_PORT_B_write_enable_reg = DFFE(JB3_q_a[2]_PORT_B_write_enable, JB3_q_a[2]_clock_1, , , JB3_q_a[2]_clock_enable_1);
JB3_q_a[2]_clock_0 = GLOBAL(A1L9);
JB3_q_a[2]_clock_1 = GLOBAL(MB1L2);
JB3_q_a[2]_clock_enable_0 = Z3_valid_rdreq;
JB3_q_a[2]_clock_enable_1 = Z3_valid_wrreq;
JB3_q_a[2]_clear_1 = !GLOBAL(C1L78);
JB3_q_a[2]_PORT_A_data_out = MEMORY(JB3_q_a[2]_PORT_A_data_in_reg, JB3_q_a[2]_PORT_B_data_in_reg, JB3_q_a[2]_PORT_A_address_reg, JB3_q_a[2]_PORT_B_address_reg, JB3_q_a[2]_PORT_A_write_enable_reg, JB3_q_a[2]_PORT_B_write_enable_reg, , , JB3_q_a[2]_clock_0, JB3_q_a[2]_clock_1, JB3_q_a[2]_clock_enable_0, JB3_q_a[2]_clock_enable_1, , JB3_q_a[2]_clear_1);
JB3_q_a[2]_PORT_A_data_out_reg = DFFE(JB3_q_a[2]_PORT_A_data_out, JB3_q_a[2]_clock_0, JB3_q_a[2]_clear_1, , JB3_q_a[2]_clock_enable_0);
JB3_q_a[9] = JB3_q_a[2]_PORT_A_data_out_reg[4];

--JB3_q_a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[5] at M4K_X26_Y20
JB3_q_a[2]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC);
JB3_q_a[2]_PORT_A_data_in_reg = DFFE(JB3_q_a[2]_PORT_A_data_in, JB3_q_a[2]_clock_0, , , JB3_q_a[2]_clock_enable_0);
JB3_q_a[2]_PORT_B_data_in = BUS(G1_mDATAOUT[2], G1_mDATAOUT[3], G1_mDATAOUT[4], G1_mDATAOUT[5], G1_mDATAOUT[9], G1_mDATAOUT[14]);
JB3_q_a[2]_PORT_B_data_in_reg = DFFE(JB3_q_a[2]_PORT_B_data_in, JB3_q_a[2]_clock_1, , , JB3_q_a[2]_clock_enable_1);
JB3_q_a[2]_PORT_A_address = BUS(BB3_power_modified_counter_values[0], BB3_power_modified_counter_values[1], BB3_power_modified_counter_values[2], BB3_power_modified_counter_values[3], BB3_power_modified_counter_values[4], BB3_power_modified_counter_values[5], BB3_power_modified_counter_values[6], BB3_power_modified_counter_values[7], BB3_power_modified_counter_values[8]);
JB3_q_a[2]_PORT_A_address_reg = DFFE(JB3_q_a[2]_PORT_A_address, JB3_q_a[2]_clock_0, , , JB3_q_a[2]_clock_enable_0);
JB3_q_a[2]_PORT_B_address = BUS(Z3_wrptr_g[0], Z3_wrptr_g[1], Z3_wrptr_g[2], Z3_wrptr_g[3], Z3_wrptr_g[4], Z3_wrptr_g[5], Z3_wrptr_g[6], Z3_wrptr_g[7], Z3_wrptr_g[8]);
JB3_q_a[2]_PORT_B_address_reg = DFFE(JB3_q_a[2]_PORT_B_address, JB3_q_a[2]_clock_1, , , JB3_q_a[2]_clock_enable_1);
JB3_q_a[2]_PORT_A_write_enable = GND;
JB3_q_a[2]_PORT_A_write_enable_reg = DFFE(JB3_q_a[2]_PORT_A_write_enable, JB3_q_a[2]_clock_0, , , JB3_q_a[2]_clock_enable_0);
JB3_q_a[2]_PORT_B_write_enable = Z3_valid_wrreq;
JB3_q_a[2]_PORT_B_write_enable_reg = DFFE(JB3_q_a[2]_PORT_B_write_enable, JB3_q_a[2]_clock_1, , , JB3_q_a[2]_clock_enable_1);
JB3_q_a[2]_clock_0 = GLOBAL(A1L9);
JB3_q_a[2]_clock_1 = GLOBAL(MB1L2);
JB3_q_a[2]_clock_enable_0 = Z3_valid_rdreq;
JB3_q_a[2]_clock_enable_1 = Z3_valid_wrreq;
JB3_q_a[2]_clear_1 = !GLOBAL(C1L78);
JB3_q_a[2]_PORT_A_data_out = MEMORY(JB3_q_a[2]_PORT_A_data_in_reg, JB3_q_a[2]_PORT_B_data_in_reg, JB3_q_a[2]_PORT_A_address_reg, JB3_q_a[2]_PORT_B_address_reg, JB3_q_a[2]_PORT_A_write_enable_reg, JB3_q_a[2]_PORT_B_write_enable_reg, , , JB3_q_a[2]_clock_0, JB3_q_a[2]_clock_1, JB3_q_a[2]_clock_enable_0, JB3_q_a[2]_clock_enable_1, , JB3_q_a[2]_clear_1);
JB3_q_a[2]_PORT_A_data_out_reg = DFFE(JB3_q_a[2]_PORT_A_data_out, JB3_q_a[2]_clock_0, JB3_q_a[2]_clear_1, , JB3_q_a[2]_clock_enable_0);
JB3_q_a[5] = JB3_q_a[2]_PORT_A_data_out_reg[3];

--JB3_q_a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[4] at M4K_X26_Y20
JB3_q_a[2]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC);
JB3_q_a[2]_PORT_A_data_in_reg = DFFE(JB3_q_a[2]_PORT_A_data_in, JB3_q_a[2]_clock_0, , , JB3_q_a[2]_clock_enable_0);
JB3_q_a[2]_PORT_B_data_in = BUS(G1_mDATAOUT[2], G1_mDATAOUT[3], G1_mDATAOUT[4], G1_mDATAOUT[5], G1_mDATAOUT[9], G1_mDATAOUT[14]);
JB3_q_a[2]_PORT_B_data_in_reg = DFFE(JB3_q_a[2]_PORT_B_data_in, JB3_q_a[2]_clock_1, , , JB3_q_a[2]_clock_enable_1);
JB3_q_a[2]_PORT_A_address = BUS(BB3_power_modified_counter_values[0], BB3_power_modified_counter_values[1], BB3_power_modified_counter_values[2], BB3_power_modified_counter_values[3], BB3_power_modified_counter_values[4], BB3_power_modified_counter_values[5], BB3_power_modified_counter_values[6], BB3_power_modified_counter_values[7], BB3_power_modified_counter_values[8]);
JB3_q_a[2]_PORT_A_address_reg = DFFE(JB3_q_a[2]_PORT_A_address, JB3_q_a[2]_clock_0, , , JB3_q_a[2]_clock_enable_0);
JB3_q_a[2]_PORT_B_address = BUS(Z3_wrptr_g[0], Z3_wrptr_g[1], Z3_wrptr_g[2], Z3_wrptr_g[3], Z3_wrptr_g[4], Z3_wrptr_g[5], Z3_wrptr_g[6], Z3_wrptr_g[7], Z3_wrptr_g[8]);
JB3_q_a[2]_PORT_B_address_reg = DFFE(JB3_q_a[2]_PORT_B_address, JB3_q_a[2]_clock_1, , , JB3_q_a[2]_clock_enable_1);
JB3_q_a[2]_PORT_A_write_enable = GND;
JB3_q_a[2]_PORT_A_write_enable_reg = DFFE(JB3_q_a[2]_PORT_A_write_enable, JB3_q_a[2]_clock_0, , , JB3_q_a[2]_clock_enable_0);
JB3_q_a[2]_PORT_B_write_enable = Z3_valid_wrreq;
JB3_q_a[2]_PORT_B_write_enable_reg = DFFE(JB3_q_a[2]_PORT_B_write_enable, JB3_q_a[2]_clock_1, , , JB3_q_a[2]_clock_enable_1);
JB3_q_a[2]_clock_0 = GLOBAL(A1L9);
JB3_q_a[2]_clock_1 = GLOBAL(MB1L2);
JB3_q_a[2]_clock_enable_0 = Z3_valid_rdreq;
JB3_q_a[2]_clock_enable_1 = Z3_valid_wrreq;
JB3_q_a[2]_clear_1 = !GLOBAL(C1L78);
JB3_q_a[2]_PORT_A_data_out = MEMORY(JB3_q_a[2]_PORT_A_data_in_reg, JB3_q_a[2]_PORT_B_data_in_reg, JB3_q_a[2]_PORT_A_address_reg, JB3_q_a[2]_PORT_B_address_reg, JB3_q_a[2]_PORT_A_write_enable_reg, JB3_q_a[2]_PORT_B_write_enable_reg, , , JB3_q_a[2]_clock_0, JB3_q_a[2]_clock_1, JB3_q_a[2]_clock_enable_0, JB3_q_a[2]_clock_enable_1, , JB3_q_a[2]_clear_1);
JB3_q_a[2]_PORT_A_data_out_reg = DFFE(JB3_q_a[2]_PORT_A_data_out, JB3_q_a[2]_clock_0, JB3_q_a[2]_clear_1, , JB3_q_a[2]_clock_enable_0);
JB3_q_a[4] = JB3_q_a[2]_PORT_A_data_out_reg[2];

--JB3_q_a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[3] at M4K_X26_Y20
JB3_q_a[2]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC);
JB3_q_a[2]_PORT_A_data_in_reg = DFFE(JB3_q_a[2]_PORT_A_data_in, JB3_q_a[2]_clock_0, , , JB3_q_a[2]_clock_enable_0);
JB3_q_a[2]_PORT_B_data_in = BUS(G1_mDATAOUT[2], G1_mDATAOUT[3], G1_mDATAOUT[4], G1_mDATAOUT[5], G1_mDATAOUT[9], G1_mDATAOUT[14]);
JB3_q_a[2]_PORT_B_data_in_reg = DFFE(JB3_q_a[2]_PORT_B_data_in, JB3_q_a[2]_clock_1, , , JB3_q_a[2]_clock_enable_1);
JB3_q_a[2]_PORT_A_address = BUS(BB3_power_modified_counter_values[0], BB3_power_modified_counter_values[1], BB3_power_modified_counter_values[2], BB3_power_modified_counter_values[3], BB3_power_modified_counter_values[4], BB3_power_modified_counter_values[5], BB3_power_modified_counter_values[6], BB3_power_modified_counter_values[7], BB3_power_modified_counter_values[8]);
JB3_q_a[2]_PORT_A_address_reg = DFFE(JB3_q_a[2]_PORT_A_address, JB3_q_a[2]_clock_0, , , JB3_q_a[2]_clock_enable_0);
JB3_q_a[2]_PORT_B_address = BUS(Z3_wrptr_g[0], Z3_wrptr_g[1], Z3_wrptr_g[2], Z3_wrptr_g[3], Z3_wrptr_g[4], Z3_wrptr_g[5], Z3_wrptr_g[6], Z3_wrptr_g[7], Z3_wrptr_g[8]);
JB3_q_a[2]_PORT_B_address_reg = DFFE(JB3_q_a[2]_PORT_B_address, JB3_q_a[2]_clock_1, , , JB3_q_a[2]_clock_enable_1);
JB3_q_a[2]_PORT_A_write_enable = GND;
JB3_q_a[2]_PORT_A_write_enable_reg = DFFE(JB3_q_a[2]_PORT_A_write_enable, JB3_q_a[2]_clock_0, , , JB3_q_a[2]_clock_enable_0);
JB3_q_a[2]_PORT_B_write_enable = Z3_valid_wrreq;
JB3_q_a[2]_PORT_B_write_enable_reg = DFFE(JB3_q_a[2]_PORT_B_write_enable, JB3_q_a[2]_clock_1, , , JB3_q_a[2]_clock_enable_1);
JB3_q_a[2]_clock_0 = GLOBAL(A1L9);
JB3_q_a[2]_clock_1 = GLOBAL(MB1L2);
JB3_q_a[2]_clock_enable_0 = Z3_valid_rdreq;
JB3_q_a[2]_clock_enable_1 = Z3_valid_wrreq;
JB3_q_a[2]_clear_1 = !GLOBAL(C1L78);
JB3_q_a[2]_PORT_A_data_out = MEMORY(JB3_q_a[2]_PORT_A_data_in_reg, JB3_q_a[2]_PORT_B_data_in_reg, JB3_q_a[2]_PORT_A_address_reg, JB3_q_a[2]_PORT_B_address_reg, JB3_q_a[2]_PORT_A_write_enable_reg, JB3_q_a[2]_PORT_B_write_enable_reg, , , JB3_q_a[2]_clock_0, JB3_q_a[2]_clock_1, JB3_q_a[2]_clock_enable_0, JB3_q_a[2]_clock_enable_1, , JB3_q_a[2]_clear_1);
JB3_q_a[2]_PORT_A_data_out_reg = DFFE(JB3_q_a[2]_PORT_A_data_out, JB3_q_a[2]_clock_0, JB3_q_a[2]_clear_1, , JB3_q_a[2]_clock_enable_0);
JB3_q_a[3] = JB3_q_a[2]_PORT_A_data_out_reg[1];


--B1L141 is VGA_Controller:u1|oVGA_B[7]~722 at LCCOMB_X24_Y20_N28
B1L141 = B1L156 & (A1L394 & (JB4_q_a[2]) # !A1L394 & JB3_q_a[2]);


--B1L142 is VGA_Controller:u1|oVGA_B[8]~723 at LCCOMB_X24_Y20_N24
B1L142 = B1L156 & (A1L394 & (JB4_q_a[3]) # !A1L394 & JB3_q_a[3]);


--B1L143 is VGA_Controller:u1|oVGA_B[9]~724 at LCCOMB_X24_Y20_N22
B1L143 = B1L156 & (A1L394 & (JB4_q_a[4]) # !A1L394 & JB3_q_a[4]);


--D1L3 is CCD_Capture:u3|Frame_Cont[0]~1192 at LCCOMB_X25_Y14_N0
D1L3 = D1_Frame_Cont[0] $ VCC;

--D1L4 is CCD_Capture:u3|Frame_Cont[0]~1193 at LCCOMB_X25_Y14_N0
D1L4 = CARRY(D1_Frame_Cont[0]);


--C1_oRST_1 is Reset_Delay:u2|oRST_1 at LCFF_X30_Y21_N5
C1_oRST_1 = DFFEAS(C1L80, GLOBAL(A1L18), KEY[0],  ,  ,  ,  ,  ,  );


--D1_mSTART is CCD_Capture:u3|mSTART at LCFF_X36_Y14_N27
D1_mSTART = DFFEAS(D1L191, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L190,  ,  ,  ,  );


--D1_Pre_FVAL is CCD_Capture:u3|Pre_FVAL at LCFF_X36_Y14_N5
D1_Pre_FVAL = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L11), GLOBAL(C1L81),  ,  , rCCD1_FVAL,  ,  , VCC);


--D1L167 is CCD_Capture:u3|always2~28 at LCCOMB_X36_Y14_N4
D1L167 = rCCD1_FVAL & !D1_Pre_FVAL & D1_mSTART;


--D1L6 is CCD_Capture:u3|Frame_Cont[1]~1194 at LCCOMB_X25_Y14_N2
D1L6 = D1_Frame_Cont[1] & !D1L4 # !D1_Frame_Cont[1] & (D1L4 # GND);

--D1L7 is CCD_Capture:u3|Frame_Cont[1]~1195 at LCCOMB_X25_Y14_N2
D1L7 = CARRY(!D1L4 # !D1_Frame_Cont[1]);


--D1L9 is CCD_Capture:u3|Frame_Cont[2]~1196 at LCCOMB_X25_Y14_N4
D1L9 = D1_Frame_Cont[2] & (D1L7 $ GND) # !D1_Frame_Cont[2] & !D1L7 & VCC;

--D1L10 is CCD_Capture:u3|Frame_Cont[2]~1197 at LCCOMB_X25_Y14_N4
D1L10 = CARRY(D1_Frame_Cont[2] & !D1L7);


--D1L12 is CCD_Capture:u3|Frame_Cont[3]~1198 at LCCOMB_X25_Y14_N6
D1L12 = D1_Frame_Cont[3] & !D1L10 # !D1_Frame_Cont[3] & (D1L10 # GND);

--D1L13 is CCD_Capture:u3|Frame_Cont[3]~1199 at LCCOMB_X25_Y14_N6
D1L13 = CARRY(!D1L10 # !D1_Frame_Cont[3]);


--D1L15 is CCD_Capture:u3|Frame_Cont[4]~1200 at LCCOMB_X25_Y14_N8
D1L15 = D1_Frame_Cont[4] & (D1L13 $ GND) # !D1_Frame_Cont[4] & !D1L13 & VCC;

--D1L16 is CCD_Capture:u3|Frame_Cont[4]~1201 at LCCOMB_X25_Y14_N8
D1L16 = CARRY(D1_Frame_Cont[4] & !D1L13);


--D1L18 is CCD_Capture:u3|Frame_Cont[5]~1202 at LCCOMB_X25_Y14_N10
D1L18 = D1_Frame_Cont[5] & !D1L16 # !D1_Frame_Cont[5] & (D1L16 # GND);

--D1L19 is CCD_Capture:u3|Frame_Cont[5]~1203 at LCCOMB_X25_Y14_N10
D1L19 = CARRY(!D1L16 # !D1_Frame_Cont[5]);


--D1L21 is CCD_Capture:u3|Frame_Cont[6]~1204 at LCCOMB_X25_Y14_N12
D1L21 = D1_Frame_Cont[6] & (D1L19 $ GND) # !D1_Frame_Cont[6] & !D1L19 & VCC;

--D1L22 is CCD_Capture:u3|Frame_Cont[6]~1205 at LCCOMB_X25_Y14_N12
D1L22 = CARRY(D1_Frame_Cont[6] & !D1L19);


--D1L24 is CCD_Capture:u3|Frame_Cont[7]~1206 at LCCOMB_X25_Y14_N14
D1L24 = D1_Frame_Cont[7] & !D1L22 # !D1_Frame_Cont[7] & (D1L22 # GND);

--D1L25 is CCD_Capture:u3|Frame_Cont[7]~1207 at LCCOMB_X25_Y14_N14
D1L25 = CARRY(!D1L22 # !D1_Frame_Cont[7]);


--D1L27 is CCD_Capture:u3|Frame_Cont[8]~1208 at LCCOMB_X25_Y14_N16
D1L27 = D1_Frame_Cont[8] & (D1L25 $ GND) # !D1_Frame_Cont[8] & !D1L25 & VCC;

--D1L28 is CCD_Capture:u3|Frame_Cont[8]~1209 at LCCOMB_X25_Y14_N16
D1L28 = CARRY(D1_Frame_Cont[8] & !D1L25);


--D1L30 is CCD_Capture:u3|Frame_Cont[9]~1210 at LCCOMB_X25_Y14_N18
D1L30 = D1_Frame_Cont[9] & !D1L28 # !D1_Frame_Cont[9] & (D1L28 # GND);

--D1L31 is CCD_Capture:u3|Frame_Cont[9]~1211 at LCCOMB_X25_Y14_N18
D1L31 = CARRY(!D1L28 # !D1_Frame_Cont[9]);


--D1L33 is CCD_Capture:u3|Frame_Cont[10]~1212 at LCCOMB_X25_Y14_N20
D1L33 = D1_Frame_Cont[10] & (D1L31 $ GND) # !D1_Frame_Cont[10] & !D1L31 & VCC;

--D1L34 is CCD_Capture:u3|Frame_Cont[10]~1213 at LCCOMB_X25_Y14_N20
D1L34 = CARRY(D1_Frame_Cont[10] & !D1L31);


--D1L36 is CCD_Capture:u3|Frame_Cont[11]~1214 at LCCOMB_X25_Y14_N22
D1L36 = D1_Frame_Cont[11] & !D1L34 # !D1_Frame_Cont[11] & (D1L34 # GND);

--D1L37 is CCD_Capture:u3|Frame_Cont[11]~1215 at LCCOMB_X25_Y14_N22
D1L37 = CARRY(!D1L34 # !D1_Frame_Cont[11]);


--D1L39 is CCD_Capture:u3|Frame_Cont[12]~1216 at LCCOMB_X25_Y14_N24
D1L39 = D1_Frame_Cont[12] & (D1L37 $ GND) # !D1_Frame_Cont[12] & !D1L37 & VCC;

--D1L40 is CCD_Capture:u3|Frame_Cont[12]~1217 at LCCOMB_X25_Y14_N24
D1L40 = CARRY(D1_Frame_Cont[12] & !D1L37);


--D1L42 is CCD_Capture:u3|Frame_Cont[13]~1218 at LCCOMB_X25_Y14_N26
D1L42 = D1_Frame_Cont[13] & !D1L40 # !D1_Frame_Cont[13] & (D1L40 # GND);

--D1L43 is CCD_Capture:u3|Frame_Cont[13]~1219 at LCCOMB_X25_Y14_N26
D1L43 = CARRY(!D1L40 # !D1_Frame_Cont[13]);


--D1L45 is CCD_Capture:u3|Frame_Cont[14]~1220 at LCCOMB_X25_Y14_N28
D1L45 = D1_Frame_Cont[14] & (D1L43 $ GND) # !D1_Frame_Cont[14] & !D1L43 & VCC;

--D1L46 is CCD_Capture:u3|Frame_Cont[14]~1221 at LCCOMB_X25_Y14_N28
D1L46 = CARRY(D1_Frame_Cont[14] & !D1L43);


--D1L48 is CCD_Capture:u3|Frame_Cont[15]~1222 at LCCOMB_X25_Y14_N30
D1L48 = D1_Frame_Cont[15] & !D1L46 # !D1_Frame_Cont[15] & (D1L46 # GND);

--D1L49 is CCD_Capture:u3|Frame_Cont[15]~1223 at LCCOMB_X25_Y14_N30
D1L49 = CARRY(!D1L46 # !D1_Frame_Cont[15]);


--D1L51 is CCD_Capture:u3|Frame_Cont[16]~1224 at LCCOMB_X25_Y13_N0
D1L51 = D1_Frame_Cont[16] & (D1L49 $ GND) # !D1_Frame_Cont[16] & !D1L49 & VCC;

--D1L52 is CCD_Capture:u3|Frame_Cont[16]~1225 at LCCOMB_X25_Y13_N0
D1L52 = CARRY(D1_Frame_Cont[16] & !D1L49);


--D1L54 is CCD_Capture:u3|Frame_Cont[17]~1226 at LCCOMB_X25_Y13_N2
D1L54 = D1_Frame_Cont[17] & !D1L52 # !D1_Frame_Cont[17] & (D1L52 # GND);

--D1L55 is CCD_Capture:u3|Frame_Cont[17]~1227 at LCCOMB_X25_Y13_N2
D1L55 = CARRY(!D1L52 # !D1_Frame_Cont[17]);


--D1L57 is CCD_Capture:u3|Frame_Cont[18]~1228 at LCCOMB_X25_Y13_N4
D1L57 = D1_Frame_Cont[18] & (D1L55 $ GND) # !D1_Frame_Cont[18] & !D1L55 & VCC;

--D1L58 is CCD_Capture:u3|Frame_Cont[18]~1229 at LCCOMB_X25_Y13_N4
D1L58 = CARRY(D1_Frame_Cont[18] & !D1L55);


--D1L60 is CCD_Capture:u3|Frame_Cont[19]~1230 at LCCOMB_X25_Y13_N6
D1L60 = D1_Frame_Cont[19] & !D1L58 # !D1_Frame_Cont[19] & (D1L58 # GND);

--D1L61 is CCD_Capture:u3|Frame_Cont[19]~1231 at LCCOMB_X25_Y13_N6
D1L61 = CARRY(!D1L58 # !D1_Frame_Cont[19]);


--D1L63 is CCD_Capture:u3|Frame_Cont[20]~1232 at LCCOMB_X25_Y13_N8
D1L63 = D1_Frame_Cont[20] & (D1L61 $ GND) # !D1_Frame_Cont[20] & !D1L61 & VCC;

--D1L64 is CCD_Capture:u3|Frame_Cont[20]~1233 at LCCOMB_X25_Y13_N8
D1L64 = CARRY(D1_Frame_Cont[20] & !D1L61);


--D1L66 is CCD_Capture:u3|Frame_Cont[21]~1234 at LCCOMB_X25_Y13_N10
D1L66 = D1_Frame_Cont[21] & !D1L64 # !D1_Frame_Cont[21] & (D1L64 # GND);

--D1L67 is CCD_Capture:u3|Frame_Cont[21]~1235 at LCCOMB_X25_Y13_N10
D1L67 = CARRY(!D1L64 # !D1_Frame_Cont[21]);


--D1L69 is CCD_Capture:u3|Frame_Cont[22]~1236 at LCCOMB_X25_Y13_N12
D1L69 = D1_Frame_Cont[22] & (D1L67 $ GND) # !D1_Frame_Cont[22] & !D1L67 & VCC;

--D1L70 is CCD_Capture:u3|Frame_Cont[22]~1237 at LCCOMB_X25_Y13_N12
D1L70 = CARRY(D1_Frame_Cont[22] & !D1L67);


--D1L72 is CCD_Capture:u3|Frame_Cont[23]~1238 at LCCOMB_X25_Y13_N14
D1L72 = D1_Frame_Cont[23] & !D1L70 # !D1_Frame_Cont[23] & (D1L70 # GND);

--D1L73 is CCD_Capture:u3|Frame_Cont[23]~1239 at LCCOMB_X25_Y13_N14
D1L73 = CARRY(!D1L70 # !D1_Frame_Cont[23]);


--D1L75 is CCD_Capture:u3|Frame_Cont[24]~1240 at LCCOMB_X25_Y13_N16
D1L75 = D1_Frame_Cont[24] & (D1L73 $ GND) # !D1_Frame_Cont[24] & !D1L73 & VCC;

--D1L76 is CCD_Capture:u3|Frame_Cont[24]~1241 at LCCOMB_X25_Y13_N16
D1L76 = CARRY(D1_Frame_Cont[24] & !D1L73);


--D1L78 is CCD_Capture:u3|Frame_Cont[25]~1242 at LCCOMB_X25_Y13_N18
D1L78 = D1_Frame_Cont[25] & !D1L76 # !D1_Frame_Cont[25] & (D1L76 # GND);

--D1L79 is CCD_Capture:u3|Frame_Cont[25]~1243 at LCCOMB_X25_Y13_N18
D1L79 = CARRY(!D1L76 # !D1_Frame_Cont[25]);


--D1L81 is CCD_Capture:u3|Frame_Cont[26]~1244 at LCCOMB_X25_Y13_N20
D1L81 = D1_Frame_Cont[26] & (D1L79 $ GND) # !D1_Frame_Cont[26] & !D1L79 & VCC;

--D1L82 is CCD_Capture:u3|Frame_Cont[26]~1245 at LCCOMB_X25_Y13_N20
D1L82 = CARRY(D1_Frame_Cont[26] & !D1L79);


--D1L84 is CCD_Capture:u3|Frame_Cont[27]~1246 at LCCOMB_X25_Y13_N22
D1L84 = D1_Frame_Cont[27] & !D1L82 # !D1_Frame_Cont[27] & (D1L82 # GND);

--D1L85 is CCD_Capture:u3|Frame_Cont[27]~1247 at LCCOMB_X25_Y13_N22
D1L85 = CARRY(!D1L82 # !D1_Frame_Cont[27]);


--D1L87 is CCD_Capture:u3|Frame_Cont[28]~1248 at LCCOMB_X25_Y13_N24
D1L87 = D1_Frame_Cont[28] & (D1L85 $ GND) # !D1_Frame_Cont[28] & !D1L85 & VCC;

--D1L88 is CCD_Capture:u3|Frame_Cont[28]~1249 at LCCOMB_X25_Y13_N24
D1L88 = CARRY(D1_Frame_Cont[28] & !D1L85);


--D1L90 is CCD_Capture:u3|Frame_Cont[29]~1250 at LCCOMB_X25_Y13_N26
D1L90 = D1_Frame_Cont[29] & !D1L88 # !D1_Frame_Cont[29] & (D1L88 # GND);

--D1L91 is CCD_Capture:u3|Frame_Cont[29]~1251 at LCCOMB_X25_Y13_N26
D1L91 = CARRY(!D1L88 # !D1_Frame_Cont[29]);


--D1L93 is CCD_Capture:u3|Frame_Cont[30]~1252 at LCCOMB_X25_Y13_N28
D1L93 = D1_Frame_Cont[30] & (D1L91 $ GND) # !D1_Frame_Cont[30] & !D1L91 & VCC;

--D1L94 is CCD_Capture:u3|Frame_Cont[30]~1253 at LCCOMB_X25_Y13_N28
D1L94 = CARRY(D1_Frame_Cont[30] & !D1L91);


--D1L96 is CCD_Capture:u3|Frame_Cont[31]~1254 at LCCOMB_X25_Y13_N30
D1L96 = D1L94 $ D1_Frame_Cont[31];


--D1_X_Cont[8] is CCD_Capture:u3|X_Cont[8] at LCFF_X34_Y14_N21
D1_X_Cont[8] = DFFEAS(D1L129, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L142,  ,  , D1L135,  );


--D1_X_Cont[9] is CCD_Capture:u3|X_Cont[9] at LCFF_X34_Y14_N23
D1_X_Cont[9] = DFFEAS(D1L132, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L142,  ,  , D1L135,  );


--D1L98 is CCD_Capture:u3|LessThan~137 at LCCOMB_X35_Y14_N2
D1L98 = !D1_X_Cont[8] & !D1_X_Cont[9];


--D1_X_Cont[0] is CCD_Capture:u3|X_Cont[0] at LCFF_X34_Y14_N5
D1_X_Cont[0] = DFFEAS(D1L105, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L142,  ,  , D1L135,  );


--D1_X_Cont[1] is CCD_Capture:u3|X_Cont[1] at LCFF_X34_Y14_N7
D1_X_Cont[1] = DFFEAS(D1L108, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L142,  ,  , D1L135,  );


--D1_X_Cont[2] is CCD_Capture:u3|X_Cont[2] at LCFF_X34_Y14_N9
D1_X_Cont[2] = DFFEAS(D1L111, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L142,  ,  , D1L135,  );


--D1_X_Cont[3] is CCD_Capture:u3|X_Cont[3] at LCFF_X34_Y14_N11
D1_X_Cont[3] = DFFEAS(D1L114, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L142,  ,  , D1L135,  );


--D1L99 is CCD_Capture:u3|LessThan~138 at LCCOMB_X35_Y14_N4
D1L99 = !D1_X_Cont[2] # !D1_X_Cont[1] # !D1_X_Cont[0] # !D1_X_Cont[3];


--D1_X_Cont[4] is CCD_Capture:u3|X_Cont[4] at LCFF_X34_Y14_N13
D1_X_Cont[4] = DFFEAS(D1L117, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L142,  ,  , D1L135,  );


--D1_X_Cont[5] is CCD_Capture:u3|X_Cont[5] at LCFF_X34_Y14_N15
D1_X_Cont[5] = DFFEAS(D1L120, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L142,  ,  , D1L135,  );


--D1_X_Cont[6] is CCD_Capture:u3|X_Cont[6] at LCFF_X34_Y14_N17
D1_X_Cont[6] = DFFEAS(D1L123, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L142,  ,  , D1L135,  );


--D1_X_Cont[7] is CCD_Capture:u3|X_Cont[7] at LCFF_X34_Y14_N19
D1_X_Cont[7] = DFFEAS(D1L126, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L142,  ,  , D1L135,  );


--D1L100 is CCD_Capture:u3|LessThan~139 at LCCOMB_X35_Y14_N6
D1L100 = !D1_X_Cont[6] # !D1_X_Cont[5] # !D1_X_Cont[7] # !D1_X_Cont[4];


--D1_X_Cont[10] is CCD_Capture:u3|X_Cont[10] at LCFF_X34_Y14_N25
D1_X_Cont[10] = DFFEAS(D1L136, GLOBAL(A1L11), GLOBAL(C1L81),  , D1L142,  ,  , D1L135,  );


--D1L101 is CCD_Capture:u3|LessThan~140 at LCCOMB_X35_Y14_N0
D1L101 = D1L98 & (D1L100 # D1L99) # !D1_X_Cont[10];


--D1L140 is CCD_Capture:u3|Y_Cont[0]~822 at LCCOMB_X35_Y14_N12
D1L140 = D1_Y_Cont[0] & (D1L101 $ GND) # !D1_Y_Cont[0] & !D1L101 & VCC;

--D1L141 is CCD_Capture:u3|Y_Cont[0]~823 at LCCOMB_X35_Y14_N12
D1L141 = CARRY(D1_Y_Cont[0] & !D1L101);


--D1_mCCD_FVAL is CCD_Capture:u3|mCCD_FVAL at LCFF_X35_Y14_N11
D1_mCCD_FVAL = DFFEAS(D1L187, GLOBAL(A1L11), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--D1_mCCD_LVAL is CCD_Capture:u3|mCCD_LVAL at LCFF_X35_Y16_N17
D1_mCCD_LVAL = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L11), GLOBAL(C1L81),  ,  , rCCD1_LVAL,  ,  , VCC);


--D1L142 is CCD_Capture:u3|Y_Cont[0]~824 at LCCOMB_X35_Y14_N30
D1L142 = D1_mCCD_LVAL # !D1_mCCD_FVAL;


--D1L144 is CCD_Capture:u3|Y_Cont[1]~825 at LCCOMB_X35_Y14_N14
D1L144 = D1_Y_Cont[1] & !D1L141 # !D1_Y_Cont[1] & (D1L141 # GND);

--D1L145 is CCD_Capture:u3|Y_Cont[1]~826 at LCCOMB_X35_Y14_N14
D1L145 = CARRY(!D1L141 # !D1_Y_Cont[1]);


--D1L147 is CCD_Capture:u3|Y_Cont[2]~827 at LCCOMB_X35_Y14_N16
D1L147 = D1_Y_Cont[2] & (D1L145 $ GND) # !D1_Y_Cont[2] & !D1L145 & VCC;

--D1L148 is CCD_Capture:u3|Y_Cont[2]~828 at LCCOMB_X35_Y14_N16
D1L148 = CARRY(D1_Y_Cont[2] & !D1L145);


--D1L150 is CCD_Capture:u3|Y_Cont[3]~829 at LCCOMB_X35_Y14_N18
D1L150 = D1_Y_Cont[3] & !D1L148 # !D1_Y_Cont[3] & (D1L148 # GND);

--D1L151 is CCD_Capture:u3|Y_Cont[3]~830 at LCCOMB_X35_Y14_N18
D1L151 = CARRY(!D1L148 # !D1_Y_Cont[3]);


--D1L153 is CCD_Capture:u3|Y_Cont[4]~831 at LCCOMB_X35_Y14_N20
D1L153 = D1_Y_Cont[4] & (D1L151 $ GND) # !D1_Y_Cont[4] & !D1L151 & VCC;

--D1L154 is CCD_Capture:u3|Y_Cont[4]~832 at LCCOMB_X35_Y14_N20
D1L154 = CARRY(D1_Y_Cont[4] & !D1L151);


--D1L156 is CCD_Capture:u3|Y_Cont[5]~833 at LCCOMB_X35_Y14_N22
D1L156 = D1_Y_Cont[5] & !D1L154 # !D1_Y_Cont[5] & (D1L154 # GND);

--D1L157 is CCD_Capture:u3|Y_Cont[5]~834 at LCCOMB_X35_Y14_N22
D1L157 = CARRY(!D1L154 # !D1_Y_Cont[5]);


--D1L159 is CCD_Capture:u3|Y_Cont[6]~835 at LCCOMB_X35_Y14_N24
D1L159 = D1_Y_Cont[6] & (D1L157 $ GND) # !D1_Y_Cont[6] & !D1L157 & VCC;

--D1L160 is CCD_Capture:u3|Y_Cont[6]~836 at LCCOMB_X35_Y14_N24
D1L160 = CARRY(D1_Y_Cont[6] & !D1L157);


--D1L162 is CCD_Capture:u3|Y_Cont[7]~837 at LCCOMB_X35_Y14_N26
D1L162 = D1_Y_Cont[7] & !D1L160 # !D1_Y_Cont[7] & (D1L160 # GND);

--D1L163 is CCD_Capture:u3|Y_Cont[7]~838 at LCCOMB_X35_Y14_N26
D1L163 = CARRY(!D1L160 # !D1_Y_Cont[7]);


--D1L165 is CCD_Capture:u3|Y_Cont[8]~839 at LCCOMB_X35_Y14_N28
D1L165 = D1L163 $ !D1_Y_Cont[8];


--T1_SA[0] is Sdram_Control_4Port:u6|command:command1|SA[0] at LCFF_X32_Y18_N3
T1_SA[0] = DFFEAS(T1L33, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1_ST[2] is Sdram_Control_4Port:u6|ST[2] at LCFF_X33_Y17_N5
G1_ST[2] = DFFEAS(G1L101, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1_ST[0] is Sdram_Control_4Port:u6|ST[0] at LCFF_X33_Y17_N1
G1_ST[0] = DFFEAS(G1L94, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1_ST[9] is Sdram_Control_4Port:u6|ST[9] at LCFF_X32_Y17_N19
G1_ST[9] = DFFEAS(G1L115, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1_ST[7] is Sdram_Control_4Port:u6|ST[7] at LCFF_X32_Y17_N7
G1_ST[7] = DFFEAS(G1L111, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1_ST[6] is Sdram_Control_4Port:u6|ST[6] at LCFF_X32_Y17_N9
G1_ST[6] = DFFEAS(G1L109, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1_ST[5] is Sdram_Control_4Port:u6|ST[5] at LCFF_X32_Y17_N11
G1_ST[5] = DFFEAS(G1L107, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1L18 is Sdram_Control_4Port:u6|Equal~1115 at LCCOMB_X32_Y17_N22
G1L18 = !G1_ST[5] & !G1_ST[9] & !G1_ST[6] & !G1_ST[7];


--G1_ST[4] is Sdram_Control_4Port:u6|ST[4] at LCFF_X32_Y17_N13
G1_ST[4] = DFFEAS(G1L105, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1_ST[3] is Sdram_Control_4Port:u6|ST[3] at LCFF_X32_Y17_N5
G1_ST[3] = DFFEAS(G1L103, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1L19 is Sdram_Control_4Port:u6|Equal~1116 at LCCOMB_X32_Y17_N16
G1L19 = !G1_ST[3] & !G1_ST[4];


--G1_ST[8] is Sdram_Control_4Port:u6|ST[8] at LCFF_X33_Y17_N29
G1_ST[8] = DFFEAS(G1L113, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1_ST[1] is Sdram_Control_4Port:u6|ST[1] at LCFF_X33_Y17_N7
G1_ST[1] = DFFEAS(G1L99, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1L20 is Sdram_Control_4Port:u6|Equal~1117 at LCCOMB_X32_Y17_N2
G1L20 = G1_ST[1] & G1L18 & G1L19 & G1_ST[8];


--G1L79 is Sdram_Control_4Port:u6|SA~484 at LCCOMB_X32_Y18_N4
G1L79 = T1_SA[0] & (G1_ST[2] # !G1_ST[0] # !G1L20);


--T1_SA[1] is Sdram_Control_4Port:u6|command:command1|SA[1] at LCFF_X32_Y18_N19
T1_SA[1] = DFFEAS(T1L34, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1L80 is Sdram_Control_4Port:u6|SA~485 at LCCOMB_X32_Y18_N8
G1L80 = T1_SA[1] & (G1_ST[2] # !G1_ST[0] # !G1L20);


--T1_SA[2] is Sdram_Control_4Port:u6|command:command1|SA[2] at LCFF_X32_Y18_N13
T1_SA[2] = DFFEAS(T1L35, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1L81 is Sdram_Control_4Port:u6|SA~486 at LCCOMB_X32_Y18_N28
G1L81 = T1_SA[2] & (G1_ST[2] # !G1_ST[0] # !G1L20);


--T1_SA[3] is Sdram_Control_4Port:u6|command:command1|SA[3] at LCFF_X32_Y18_N31
T1_SA[3] = DFFEAS(T1L36, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1L82 is Sdram_Control_4Port:u6|SA~487 at LCCOMB_X32_Y18_N20
G1L82 = T1_SA[3] & (G1_ST[2] # !G1_ST[0] # !G1L20);


--T1_SA[4] is Sdram_Control_4Port:u6|command:command1|SA[4] at LCFF_X33_Y18_N31
T1_SA[4] = DFFEAS(T1L37, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1L83 is Sdram_Control_4Port:u6|SA~488 at LCCOMB_X33_Y18_N4
G1L83 = T1_SA[4] & (G1_ST[2] # !G1_ST[0] # !G1L20);


--T1_SA[5] is Sdram_Control_4Port:u6|command:command1|SA[5] at LCFF_X33_Y18_N29
T1_SA[5] = DFFEAS(T1L38, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1L84 is Sdram_Control_4Port:u6|SA~489 at LCCOMB_X33_Y18_N12
G1L84 = T1_SA[5] & (G1_ST[2] # !G1_ST[0] # !G1L20);


--T1_SA[6] is Sdram_Control_4Port:u6|command:command1|SA[6] at LCFF_X31_Y18_N31
T1_SA[6] = DFFEAS(T1L39, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1L85 is Sdram_Control_4Port:u6|SA~490 at LCCOMB_X31_Y18_N24
G1L85 = T1_SA[6] & (G1_ST[2] # !G1_ST[0] # !G1L20);


--T1_SA[7] is Sdram_Control_4Port:u6|command:command1|SA[7] at LCFF_X31_Y18_N27
T1_SA[7] = DFFEAS(T1L40, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1L86 is Sdram_Control_4Port:u6|SA~491 at LCCOMB_X31_Y18_N16
G1L86 = T1_SA[7] & (G1_ST[2] # !G1_ST[0] # !G1L20);


--T1_SA[8] is Sdram_Control_4Port:u6|command:command1|SA[8] at LCFF_X31_Y18_N11
T1_SA[8] = DFFEAS(T1L41, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1L87 is Sdram_Control_4Port:u6|SA~492 at LCCOMB_X31_Y18_N8
G1L87 = T1_SA[8] & (G1_ST[2] # !G1_ST[0] # !G1L20);


--T1_SA[9] is Sdram_Control_4Port:u6|command:command1|SA[9] at LCFF_X31_Y18_N19
T1_SA[9] = DFFEAS(T1L42, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1L88 is Sdram_Control_4Port:u6|SA~493 at LCCOMB_X31_Y18_N0
G1L88 = T1_SA[9] # G1L20 & !G1_ST[2] & G1_ST[0];


--T1_SA[10] is Sdram_Control_4Port:u6|command:command1|SA[10] at LCFF_X33_Y20_N27
T1_SA[10] = DFFEAS(T1L43, GLOBAL(MB1L2),  ,  ,  ,  ,  , T1_do_load_mode,  );


--G1L89 is Sdram_Control_4Port:u6|SA~494 at LCCOMB_X33_Y20_N12
G1L89 = T1_SA[10] & (G1_ST[2] # !G1L20 # !G1_ST[0]);


--T1_SA[11] is Sdram_Control_4Port:u6|command:command1|SA[11] at LCFF_X33_Y20_N31
T1_SA[11] = DFFEAS(T1L44, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1L90 is Sdram_Control_4Port:u6|SA~495 at LCCOMB_X33_Y20_N28
G1L90 = T1_SA[11] & (G1_ST[2] # !G1L20 # !G1_ST[0]);


--G1L21 is Sdram_Control_4Port:u6|Equal~1118 at LCCOMB_X34_Y17_N16
G1L21 = G1L18 & !G1_ST[4] & !G1_ST[3];


--G1L35 is Sdram_Control_4Port:u6|LessThan~1264 at LCCOMB_X33_Y20_N20
G1L35 = G1_ST[1] & G1_ST[0];


--G1L36 is Sdram_Control_4Port:u6|LessThan~1265 at LCCOMB_X31_Y17_N14
G1L36 = !G1L35 & !G1_ST[8] & !G1_ST[2] & G1L21;


--G1L22 is Sdram_Control_4Port:u6|Equal~1119 at LCCOMB_X33_Y20_N24
G1L22 = G1_ST[0] & !G1_ST[2] & G1L20;


--G1_Write is Sdram_Control_4Port:u6|Write at LCFF_X31_Y17_N19
G1_Write = DFFEAS(G1L128, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1_Read is Sdram_Control_4Port:u6|Read at LCFF_X31_Y17_N31
G1_Read = DFFEAS(G1L65, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1L17 is Sdram_Control_4Port:u6|DQM~82 at LCCOMB_X31_Y17_N16
G1L17 = G1L36 # G1_Write & (G1L22) # !G1_Write & !G1_Read;


--T1_WE_N is Sdram_Control_4Port:u6|command:command1|WE_N at LCFF_X34_Y19_N25
T1_WE_N = DFFEAS(T1L47, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1L119 is Sdram_Control_4Port:u6|WE_N~43 at LCCOMB_X33_Y20_N8
G1L119 = T1_WE_N & (G1_ST[2] # !G1L20 # !G1_ST[0]);


--T1_CAS_N is Sdram_Control_4Port:u6|command:command1|CAS_N at LCFF_X34_Y19_N5
T1_CAS_N = DFFEAS(T1L7, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1L7 is Sdram_Control_4Port:u6|CAS_N~9 at LCCOMB_X33_Y20_N2
G1L7 = T1_CAS_N # G1_ST[0] & !G1_ST[2] & G1L20;


--T1_RAS_N is Sdram_Control_4Port:u6|command:command1|RAS_N at LCFF_X34_Y19_N9
T1_RAS_N = DFFEAS(T1L16, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1L53 is Sdram_Control_4Port:u6|RAS_N~43 at LCCOMB_X33_Y20_N16
G1L53 = T1_RAS_N & (G1_ST[2] # !G1L20 # !G1_ST[0]);


--T1_CS_N[0] is Sdram_Control_4Port:u6|command:command1|CS_N[0] at LCFF_X34_Y19_N17
T1_CS_N[0] = DFFEAS(T1L12, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--T1_BA[0] is Sdram_Control_4Port:u6|command:command1|BA[0] at LCFF_X35_Y19_N19
T1_BA[0] = DFFEAS(T1L4, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--T1_BA[1] is Sdram_Control_4Port:u6|command:command1|BA[1] at LCFF_X35_Y19_N1
T1_BA[1] = DFFEAS(T1L5, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--B1L2 is VGA_Controller:u1|Equal~116 at LCCOMB_X23_Y20_N20
B1L2 = !B1_H_Cont[8] & !B1_H_Cont[9];


--B1L43 is VGA_Controller:u1|LessThan~1092 at LCCOMB_X23_Y18_N28
B1L43 = B1_H_Cont[7] # B1_H_Cont[5] & B1_H_Cont[6] # !B1L2;


--C1_oRST_2 is Reset_Delay:u2|oRST_2 at LCFF_X30_Y21_N3
C1_oRST_2 = DFFEAS(C1L83, GLOBAL(A1L18), KEY[0],  ,  ,  ,  ,  ,  );


--B1_H_Cont[0] is VGA_Controller:u1|H_Cont[0] at LCFF_X24_Y18_N13
B1_H_Cont[0] = DFFEAS(B1L8, GLOBAL(A1L9), GLOBAL(C1L84),  ,  ,  ,  , B1L44,  );


--B1_H_Cont[1] is VGA_Controller:u1|H_Cont[1] at LCFF_X24_Y18_N15
B1_H_Cont[1] = DFFEAS(B1L11, GLOBAL(A1L9), GLOBAL(C1L84),  ,  ,  ,  , B1L44,  );


--B1L3 is VGA_Controller:u1|Equal~117 at LCCOMB_X23_Y20_N26
B1L3 = !B1_H_Cont[8] & !B1_H_Cont[9] & !B1_H_Cont[0] & !B1_H_Cont[1];


--B1_H_Cont[2] is VGA_Controller:u1|H_Cont[2] at LCFF_X24_Y18_N17
B1_H_Cont[2] = DFFEAS(B1L14, GLOBAL(A1L9), GLOBAL(C1L84),  ,  ,  ,  , B1L44,  );


--B1_H_Cont[3] is VGA_Controller:u1|H_Cont[3] at LCFF_X24_Y18_N19
B1_H_Cont[3] = DFFEAS(B1L17, GLOBAL(A1L9), GLOBAL(C1L84),  ,  ,  ,  , B1L44,  );


--B1L4 is VGA_Controller:u1|Equal~118 at LCCOMB_X23_Y20_N30
B1L4 = !B1_H_Cont[3] & !B1_H_Cont[2];


--B1L5 is VGA_Controller:u1|Equal~119 at LCCOMB_X23_Y20_N24
B1L5 = B1L1 & B1L4 & !B1_H_Cont[7] & B1L3;


--B1L158 is VGA_Controller:u1|oVGA_V_SYNC~174 at LCCOMB_X23_Y19_N30
B1L158 = B1L5 & (B1_V_Cont[9] # B1L40) # !B1L5 & (B1_oVGA_V_SYNC);


--B1L8 is VGA_Controller:u1|H_Cont[0]~246 at LCCOMB_X24_Y18_N12
B1L8 = B1_H_Cont[0] $ VCC;

--B1L9 is VGA_Controller:u1|H_Cont[0]~247 at LCCOMB_X24_Y18_N12
B1L9 = CARRY(B1_H_Cont[0]);


--B1L11 is VGA_Controller:u1|H_Cont[1]~248 at LCCOMB_X24_Y18_N14
B1L11 = B1_H_Cont[1] & !B1L9 # !B1_H_Cont[1] & (B1L9 # GND);

--B1L12 is VGA_Controller:u1|H_Cont[1]~249 at LCCOMB_X24_Y18_N14
B1L12 = CARRY(!B1L9 # !B1_H_Cont[1]);


--B1L14 is VGA_Controller:u1|H_Cont[2]~250 at LCCOMB_X24_Y18_N16
B1L14 = B1_H_Cont[2] & (B1L12 $ GND) # !B1_H_Cont[2] & !B1L12 & VCC;

--B1L15 is VGA_Controller:u1|H_Cont[2]~251 at LCCOMB_X24_Y18_N16
B1L15 = CARRY(B1_H_Cont[2] & !B1L12);


--B1L17 is VGA_Controller:u1|H_Cont[3]~252 at LCCOMB_X24_Y18_N18
B1L17 = B1_H_Cont[3] & !B1L15 # !B1_H_Cont[3] & (B1L15 # GND);

--B1L18 is VGA_Controller:u1|H_Cont[3]~253 at LCCOMB_X24_Y18_N18
B1L18 = CARRY(!B1L15 # !B1_H_Cont[3]);


--B1L20 is VGA_Controller:u1|H_Cont[4]~254 at LCCOMB_X24_Y18_N20
B1L20 = B1_H_Cont[4] & (B1L18 $ GND) # !B1_H_Cont[4] & !B1L18 & VCC;

--B1L21 is VGA_Controller:u1|H_Cont[4]~255 at LCCOMB_X24_Y18_N20
B1L21 = CARRY(B1_H_Cont[4] & !B1L18);


--B1L26 is VGA_Controller:u1|H_Cont[6]~256 at LCCOMB_X23_Y18_N6
B1L26 = !B1_H_Cont[5] & !B1_H_Cont[6];


--B1L44 is VGA_Controller:u1|LessThan~1093 at LCCOMB_X23_Y18_N0
B1L44 = B1_H_Cont[9] & B1_H_Cont[8] & (B1_H_Cont[7] # !B1L26);


--B1L23 is VGA_Controller:u1|H_Cont[5]~257 at LCCOMB_X24_Y18_N22
B1L23 = B1_H_Cont[5] & !B1L21 # !B1_H_Cont[5] & (B1L21 # GND);

--B1L24 is VGA_Controller:u1|H_Cont[5]~258 at LCCOMB_X24_Y18_N22
B1L24 = CARRY(!B1L21 # !B1_H_Cont[5]);


--B1L27 is VGA_Controller:u1|H_Cont[6]~259 at LCCOMB_X24_Y18_N24
B1L27 = B1_H_Cont[6] & (B1L24 $ GND) # !B1_H_Cont[6] & !B1L24 & VCC;

--B1L28 is VGA_Controller:u1|H_Cont[6]~260 at LCCOMB_X24_Y18_N24
B1L28 = CARRY(B1_H_Cont[6] & !B1L24);


--B1L30 is VGA_Controller:u1|H_Cont[7]~261 at LCCOMB_X24_Y18_N26
B1L30 = B1_H_Cont[7] & !B1L28 # !B1_H_Cont[7] & (B1L28 # GND);

--B1L31 is VGA_Controller:u1|H_Cont[7]~262 at LCCOMB_X24_Y18_N26
B1L31 = CARRY(!B1L28 # !B1_H_Cont[7]);


--B1L33 is VGA_Controller:u1|H_Cont[8]~263 at LCCOMB_X24_Y18_N28
B1L33 = B1_H_Cont[8] & (B1L31 $ GND) # !B1_H_Cont[8] & !B1L31 & VCC;

--B1L34 is VGA_Controller:u1|H_Cont[8]~264 at LCCOMB_X24_Y18_N28
B1L34 = CARRY(B1_H_Cont[8] & !B1L31);


--B1L36 is VGA_Controller:u1|H_Cont[9]~265 at LCCOMB_X24_Y18_N30
B1L36 = B1L34 $ B1_H_Cont[9];


--B1_V_Cont[0] is VGA_Controller:u1|V_Cont[0] at LCFF_X23_Y20_N1
B1_V_Cont[0] = DFFEAS(B1L50, GLOBAL(A1L9), GLOBAL(C1L84),  , B1L5,  ,  , B1L46,  );


--B1L50 is VGA_Controller:u1|V_Cont[0]~900 at LCCOMB_X23_Y20_N0
B1L50 = B1_V_Cont[0] $ VCC;

--B1L51 is VGA_Controller:u1|V_Cont[0]~901 at LCCOMB_X23_Y20_N0
B1L51 = CARRY(B1_V_Cont[0]);


--B1L53 is VGA_Controller:u1|V_Cont[1]~902 at LCCOMB_X23_Y20_N2
B1L53 = B1_V_Cont[1] & !B1L51 # !B1_V_Cont[1] & (B1L51 # GND);

--B1L54 is VGA_Controller:u1|V_Cont[1]~903 at LCCOMB_X23_Y20_N2
B1L54 = CARRY(!B1L51 # !B1_V_Cont[1]);


--B1L56 is VGA_Controller:u1|V_Cont[2]~904 at LCCOMB_X23_Y20_N4
B1L56 = B1_V_Cont[2] & (B1L54 $ GND) # !B1_V_Cont[2] & !B1L54 & VCC;

--B1L57 is VGA_Controller:u1|V_Cont[2]~905 at LCCOMB_X23_Y20_N4
B1L57 = CARRY(B1_V_Cont[2] & !B1L54);


--B1L59 is VGA_Controller:u1|V_Cont[3]~906 at LCCOMB_X23_Y20_N6
B1L59 = B1_V_Cont[3] & !B1L57 # !B1_V_Cont[3] & (B1L57 # GND);

--B1L60 is VGA_Controller:u1|V_Cont[3]~907 at LCCOMB_X23_Y20_N6
B1L60 = CARRY(!B1L57 # !B1_V_Cont[3]);


--B1L62 is VGA_Controller:u1|V_Cont[4]~908 at LCCOMB_X23_Y20_N8
B1L62 = B1_V_Cont[4] & (B1L60 $ GND) # !B1_V_Cont[4] & !B1L60 & VCC;

--B1L63 is VGA_Controller:u1|V_Cont[4]~909 at LCCOMB_X23_Y20_N8
B1L63 = CARRY(B1_V_Cont[4] & !B1L60);


--B1L65 is VGA_Controller:u1|V_Cont[5]~910 at LCCOMB_X23_Y20_N10
B1L65 = B1_V_Cont[5] & !B1L63 # !B1_V_Cont[5] & (B1L63 # GND);

--B1L66 is VGA_Controller:u1|V_Cont[5]~911 at LCCOMB_X23_Y20_N10
B1L66 = CARRY(!B1L63 # !B1_V_Cont[5]);


--B1L68 is VGA_Controller:u1|V_Cont[6]~912 at LCCOMB_X23_Y20_N12
B1L68 = B1_V_Cont[6] & (B1L66 $ GND) # !B1_V_Cont[6] & !B1L66 & VCC;

--B1L69 is VGA_Controller:u1|V_Cont[6]~913 at LCCOMB_X23_Y20_N12
B1L69 = CARRY(B1_V_Cont[6] & !B1L66);


--B1L71 is VGA_Controller:u1|V_Cont[7]~914 at LCCOMB_X23_Y20_N14
B1L71 = B1_V_Cont[7] & !B1L69 # !B1_V_Cont[7] & (B1L69 # GND);

--B1L72 is VGA_Controller:u1|V_Cont[7]~915 at LCCOMB_X23_Y20_N14
B1L72 = CARRY(!B1L69 # !B1_V_Cont[7]);


--B1L74 is VGA_Controller:u1|V_Cont[8]~916 at LCCOMB_X23_Y20_N16
B1L74 = B1_V_Cont[8] & (B1L72 $ GND) # !B1_V_Cont[8] & !B1L72 & VCC;

--B1L75 is VGA_Controller:u1|V_Cont[8]~917 at LCCOMB_X23_Y20_N16
B1L75 = CARRY(B1_V_Cont[8] & !B1L72);


--B1L77 is VGA_Controller:u1|V_Cont[9]~918 at LCCOMB_X23_Y20_N18
B1L77 = B1L75 $ B1_V_Cont[9];


--B1L45 is VGA_Controller:u1|LessThan~1094 at LCCOMB_X23_Y19_N2
B1L45 = !B1_V_Cont[1] & !B1_V_Cont[0] # !B1_V_Cont[3] # !B1_V_Cont[2];


--B1L46 is VGA_Controller:u1|LessThan~1095 at LCCOMB_X23_Y19_N0
B1L46 = B1_V_Cont[9] & (!B1L45 # !B1L39);


--B1_oCoord_X[1] is VGA_Controller:u1|oCoord_X[1] at LCFF_X23_Y18_N11
B1_oCoord_X[1] = DFFEAS(B1L83, GLOBAL(A1L9), GLOBAL(C1L84),  , B1L80,  ,  ,  ,  );


--B1_oCoord_X[2] is VGA_Controller:u1|oCoord_X[2] at LCFF_X23_Y18_N13
B1_oCoord_X[2] = DFFEAS(B1L86, GLOBAL(A1L9), GLOBAL(C1L84),  , B1L80,  ,  ,  ,  );


--A1L354 is LessThan~974 at LCCOMB_X22_Y19_N4
A1L354 = B1_oCoord_X[4] & B1_oCoord_X[5];


--A1L355 is LessThan~975 at LCCOMB_X22_Y19_N26
A1L355 = !B1_oCoord_X[3] & (!B1_oCoord_X[2] # !B1_oCoord_X[1]) # !A1L354;


--A1L356 is LessThan~976 at LCCOMB_X22_Y19_N12
A1L356 = A1L352 & (A1L355 # !B1_oCoord_X[6]) # !B1_oCoord_X[9];


--Z4L53 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|valid_rdreq~72 at LCCOMB_X22_Y19_N28
Z4L53 = B1_oCoord_X[9] # B1_oCoord_X[8] & (!A1L355 # !A1L353);


--Z4_rdptr_g[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[0] at LCFF_X19_Y19_N23
Z4_rdptr_g[0] = DFFEAS(Z4L33, GLOBAL(A1L9), GLOBAL(C1L78),  , Z4_valid_rdreq,  ,  ,  ,  );


--Z4_rdptr_g[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2] at LCFF_X19_Y19_N11
Z4_rdptr_g[2] = DFFEAS(Z4L37, GLOBAL(A1L9), GLOBAL(C1L78),  , Z4_valid_rdreq,  ,  ,  ,  );


--KB4_dffe7a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[2] at LCFF_X19_Y19_N3
KB4_dffe7a[2] = DFFEAS(KB4L5, GLOBAL(A1L9), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--KB4_dffe7a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[0] at LCFF_X19_Y19_N27
KB4_dffe7a[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L9), GLOBAL(C1L78),  ,  , Z4_delayed_wrptr_g[0],  ,  , VCC);


--Z4L26 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~55 at LCCOMB_X19_Y19_N26
Z4L26 = Z4_rdptr_g[2] & KB4_dffe7a[2] & (KB4_dffe7a[0] $ !Z4_rdptr_g[0]) # !Z4_rdptr_g[2] & !KB4_dffe7a[2] & (KB4_dffe7a[0] $ !Z4_rdptr_g[0]);


--Z4_rdptr_g[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[6] at LCFF_X19_Y19_N31
Z4_rdptr_g[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L9), GLOBAL(C1L78),  , Z4_valid_rdreq, BB4_power_modified_counter_values[6],  ,  , VCC);


--Z4_rdptr_g[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1] at LCFF_X19_Y19_N19
Z4_rdptr_g[1] = DFFEAS(Z4L35, GLOBAL(A1L9), GLOBAL(C1L78),  , Z4_valid_rdreq,  ,  ,  ,  );


--KB4_dffe7a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[1] at LCFF_X18_Y19_N1
KB4_dffe7a[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L9), GLOBAL(C1L78),  ,  , Z4_delayed_wrptr_g[1],  ,  , VCC);


--KB4_dffe7a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6] at LCFF_X16_Y19_N3
KB4_dffe7a[6] = DFFEAS(KB4L11, GLOBAL(A1L9), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z4L27 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~56 at LCCOMB_X18_Y19_N0
Z4L27 = KB4_dffe7a[6] & Z4_rdptr_g[6] & (Z4_rdptr_g[1] $ !KB4_dffe7a[1]) # !KB4_dffe7a[6] & !Z4_rdptr_g[6] & (Z4_rdptr_g[1] $ !KB4_dffe7a[1]);


--Z4_rdptr_g[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3] at LCFF_X19_Y19_N13
Z4_rdptr_g[3] = DFFEAS(Z4L39, GLOBAL(A1L9), GLOBAL(C1L78),  , Z4_valid_rdreq,  ,  ,  ,  );


--Z4_rdptr_g[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8] at LCFF_X18_Y19_N31
Z4_rdptr_g[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L9), GLOBAL(C1L78),  , Z4_valid_rdreq, BB4_power_modified_counter_values[8],  ,  , VCC);


--KB4_dffe7a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[8] at LCFF_X18_Y19_N5
KB4_dffe7a[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L9), GLOBAL(C1L78),  ,  , Z4_delayed_wrptr_g[8],  ,  , VCC);


--KB4_dffe7a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[3] at LCFF_X19_Y18_N5
KB4_dffe7a[3] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L9), GLOBAL(C1L78),  ,  , Z4_delayed_wrptr_g[3],  ,  , VCC);


--Z4L28 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~57 at LCCOMB_X18_Y19_N4
Z4L28 = KB4_dffe7a[3] & Z4_rdptr_g[3] & (KB4_dffe7a[8] $ !Z4_rdptr_g[8]) # !KB4_dffe7a[3] & !Z4_rdptr_g[3] & (KB4_dffe7a[8] $ !Z4_rdptr_g[8]);


--Z4_rdptr_g[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5] at LCFF_X19_Y19_N29
Z4_rdptr_g[5] = DFFEAS(Z4L43, GLOBAL(A1L9), GLOBAL(C1L78),  , Z4_valid_rdreq,  ,  ,  ,  );


--Z4_rdptr_g[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[4] at LCFF_X19_Y19_N25
Z4_rdptr_g[4] = DFFEAS(Z4L41, GLOBAL(A1L9), GLOBAL(C1L78),  , Z4_valid_rdreq,  ,  ,  ,  );


--KB4_dffe7a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[4] at LCFF_X18_Y19_N3
KB4_dffe7a[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L9), GLOBAL(C1L78),  ,  , Z4_delayed_wrptr_g[4],  ,  , VCC);


--KB4_dffe7a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[5] at LCFF_X17_Y19_N15
KB4_dffe7a[5] = DFFEAS(KB4L9, GLOBAL(A1L9), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z4L29 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~58 at LCCOMB_X18_Y19_N2
Z4L29 = KB4_dffe7a[5] & Z4_rdptr_g[5] & (Z4_rdptr_g[4] $ !KB4_dffe7a[4]) # !KB4_dffe7a[5] & !Z4_rdptr_g[5] & (Z4_rdptr_g[4] $ !KB4_dffe7a[4]);


--Z4L30 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~59 at LCCOMB_X18_Y19_N28
Z4L30 = Z4L26 & Z4L27 & Z4L28 & Z4L29;


--Z4_rdptr_g[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[7] at LCFF_X22_Y19_N17
Z4_rdptr_g[7] = DFFEAS(Z4L46, GLOBAL(A1L9), GLOBAL(C1L78),  , Z4_valid_rdreq,  ,  ,  ,  );


--KB4_dffe7a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[7] at LCFF_X18_Y19_N27
KB4_dffe7a[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L9), GLOBAL(C1L78),  ,  , Z4_delayed_wrptr_g[7],  ,  , VCC);


--Z4L25 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~0 at LCCOMB_X18_Y19_N26
Z4L25 = Z4L30 & (KB4_dffe7a[7] $ !Z4_rdptr_g[7]);


--Z4_valid_rdreq is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|valid_rdreq at LCCOMB_X22_Y19_N2
Z4_valid_rdreq = A1L356 & Z4L53 & Z4L52 & !Z4L25;


--Z4_p0addr is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|p0addr at LCFF_X22_Y20_N17
Z4_p0addr = DFFEAS(Z4L20, GLOBAL(A1L9), GLOBAL(Z4L22),  ,  ,  ,  ,  ,  );


--Z4_rdcnt_addr_ena is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdcnt_addr_ena at LCCOMB_X22_Y19_N0
Z4_rdcnt_addr_ena = Z4_valid_rdreq # !Z4_p0addr;


--G1_OUT_VALID is Sdram_Control_4Port:u6|OUT_VALID at LCFF_X30_Y17_N29
G1_OUT_VALID = DFFEAS(G1L48, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1_RD_MASK[1] is Sdram_Control_4Port:u6|RD_MASK[1] at LCFF_X29_Y19_N7
G1_RD_MASK[1] = DFFEAS(G1L61, GLOBAL(MB1L2),  ,  , G1L60,  ,  ,  ,  );


--LB4_dffe9a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[7] at LCFF_X22_Y19_N15
LB4_dffe9a[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  , Z4_rdptr_g[7],  ,  , VCC);


--GB4_power_modified_counter_values[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7] at LCFF_X21_Y19_N29
GB4_power_modified_counter_values[7] = DFFEAS(GB4_countera7, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z4L1 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|_~16 at LCCOMB_X22_Y19_N14
Z4L1 = LB4_dffe9a[7] $ GB4_power_modified_counter_values[7];


--LB4_dffe9a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2] at LCFF_X20_Y18_N23
LB4_dffe9a[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  , Z4_rdptr_g[2],  ,  , VCC);


--GB4_power_modified_counter_values[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2] at LCFF_X21_Y19_N19
GB4_power_modified_counter_values[2] = DFFEAS(GB4_countera2, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--LB4_dffe9a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[0] at LCFF_X21_Y19_N11
LB4_dffe9a[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  , Z4_rdptr_g[0],  ,  , VCC);


--GB4_counter_ffa[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0] at LCFF_X21_Y19_N15
GB4_counter_ffa[0] = DFFEAS(GB4_countera0, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z4L55 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~55 at LCCOMB_X21_Y19_N10
Z4L55 = LB4_dffe9a[2] & GB4_power_modified_counter_values[2] & (GB4_counter_ffa[0] $ LB4_dffe9a[0]) # !LB4_dffe9a[2] & !GB4_power_modified_counter_values[2] & (GB4_counter_ffa[0] $ LB4_dffe9a[0]);


--LB4_dffe9a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6] at LCFF_X25_Y19_N9
LB4_dffe9a[6] = DFFEAS(LB4L10, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--LB4_dffe9a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[1] at LCFF_X21_Y19_N1
LB4_dffe9a[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  , Z4_rdptr_g[1],  ,  , VCC);


--GB4_power_modified_counter_values[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] at LCFF_X21_Y19_N17
GB4_power_modified_counter_values[1] = DFFEAS(GB4_countera1, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--GB4_power_modified_counter_values[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] at LCFF_X21_Y19_N27
GB4_power_modified_counter_values[6] = DFFEAS(GB4_countera6, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z4L56 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~56 at LCCOMB_X21_Y19_N0
Z4L56 = GB4_power_modified_counter_values[1] & LB4_dffe9a[1] & (LB4_dffe9a[6] $ !GB4_power_modified_counter_values[6]) # !GB4_power_modified_counter_values[1] & !LB4_dffe9a[1] & (LB4_dffe9a[6] $ !GB4_power_modified_counter_values[6]);


--LB4_dffe9a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3] at LCFF_X20_Y20_N17
LB4_dffe9a[3] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  , Z4_rdptr_g[3],  ,  , VCC);


--LB4_dffe9a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[8] at LCFF_X21_Y19_N3
LB4_dffe9a[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  , Z4_rdptr_g[8],  ,  , VCC);


--GB4_power_modified_counter_values[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] at LCFF_X21_Y19_N31
GB4_power_modified_counter_values[8] = DFFEAS(GB4_countera8, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--GB4_power_modified_counter_values[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3] at LCFF_X21_Y19_N21
GB4_power_modified_counter_values[3] = DFFEAS(GB4_countera3, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z4L57 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~57 at LCCOMB_X21_Y19_N2
Z4L57 = GB4_power_modified_counter_values[3] & LB4_dffe9a[3] & (GB4_power_modified_counter_values[8] $ !LB4_dffe9a[8]) # !GB4_power_modified_counter_values[3] & !LB4_dffe9a[3] & (GB4_power_modified_counter_values[8] $ !LB4_dffe9a[8]);


--LB4_dffe9a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5] at LCFF_X25_Y19_N19
LB4_dffe9a[5] = DFFEAS(LB4L8, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--LB4_dffe9a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[4] at LCFF_X21_Y19_N7
LB4_dffe9a[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  , Z4_rdptr_g[4],  ,  , VCC);


--GB4_power_modified_counter_values[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4] at LCFF_X21_Y19_N23
GB4_power_modified_counter_values[4] = DFFEAS(GB4_countera4, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--GB4_power_modified_counter_values[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5] at LCFF_X21_Y19_N25
GB4_power_modified_counter_values[5] = DFFEAS(GB4_countera5, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z4L58 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~58 at LCCOMB_X21_Y19_N6
Z4L58 = GB4_power_modified_counter_values[5] & LB4_dffe9a[5] & (LB4_dffe9a[4] $ !GB4_power_modified_counter_values[4]) # !GB4_power_modified_counter_values[5] & !LB4_dffe9a[5] & (LB4_dffe9a[4] $ !GB4_power_modified_counter_values[4]);


--Z4L59 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~59 at LCCOMB_X21_Y19_N4
Z4L59 = Z4L58 & Z4L57 & Z4L56 & Z4L55;


--Z4_valid_wrreq is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|valid_wrreq at LCCOMB_X21_Y19_N8
Z4_valid_wrreq = G1_OUT_VALID & G1_RD_MASK[1] & (Z4L1 # !Z4L59);


--C1_oRST_0 is Reset_Delay:u2|oRST_0 at LCFF_X30_Y19_N1
C1_oRST_0 = DFFEAS(C1L77, GLOBAL(A1L18), KEY[0],  ,  ,  ,  ,  ,  );


--BB4_power_modified_counter_values[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0] at LCFF_X18_Y19_N9
BB4_power_modified_counter_values[0] = DFFEAS(BB4_countera0, GLOBAL(A1L9), GLOBAL(Z4L22),  ,  ,  ,  ,  ,  );


--BB4_power_modified_counter_values[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1] at LCFF_X18_Y19_N11
BB4_power_modified_counter_values[1] = DFFEAS(BB4_countera1, GLOBAL(A1L9), GLOBAL(Z4L22),  ,  ,  ,  ,  ,  );


--BB4_power_modified_counter_values[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2] at LCFF_X18_Y19_N13
BB4_power_modified_counter_values[2] = DFFEAS(BB4_countera2, GLOBAL(A1L9), GLOBAL(Z4L22),  ,  ,  ,  ,  ,  );


--BB4_power_modified_counter_values[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] at LCFF_X18_Y19_N15
BB4_power_modified_counter_values[3] = DFFEAS(BB4_countera3, GLOBAL(A1L9), GLOBAL(Z4L22),  ,  ,  ,  ,  ,  );


--BB4_power_modified_counter_values[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] at LCFF_X18_Y19_N17
BB4_power_modified_counter_values[4] = DFFEAS(BB4_countera4, GLOBAL(A1L9), GLOBAL(Z4L22),  ,  ,  ,  ,  ,  );


--BB4_power_modified_counter_values[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] at LCFF_X18_Y19_N19
BB4_power_modified_counter_values[5] = DFFEAS(BB4_countera5, GLOBAL(A1L9), GLOBAL(Z4L22),  ,  ,  ,  ,  ,  );


--BB4_power_modified_counter_values[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] at LCFF_X18_Y19_N21
BB4_power_modified_counter_values[6] = DFFEAS(BB4_countera6, GLOBAL(A1L9), GLOBAL(Z4L22),  ,  ,  ,  ,  ,  );


--BB4_power_modified_counter_values[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] at LCFF_X18_Y19_N23
BB4_power_modified_counter_values[7] = DFFEAS(BB4_countera7, GLOBAL(A1L9), GLOBAL(Z4L22),  ,  ,  ,  ,  ,  );


--BB4_power_modified_counter_values[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] at LCFF_X18_Y19_N25
BB4_power_modified_counter_values[8] = DFFEAS(BB4_countera8, GLOBAL(A1L9), GLOBAL(Z4L22),  ,  ,  ,  ,  ,  );


--G1_mDATAOUT[10] is Sdram_Control_4Port:u6|mDATAOUT[10] at LCFF_X12_Y13_N23
G1_mDATAOUT[10] = DFFEAS(G1L261, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--Z4_wrptr_g[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0] at LCFF_X20_Y19_N25
Z4_wrptr_g[0] = DFFEAS(Z4L62, GLOBAL(MB1L2), GLOBAL(C1L78),  , Z4_valid_wrreq,  ,  ,  ,  );


--Z4_wrptr_g[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[1] at LCFF_X20_Y19_N17
Z4_wrptr_g[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  , Z4_valid_wrreq, GB4_power_modified_counter_values[1],  ,  , VCC);


--Z4_wrptr_g[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[2] at LCFF_X20_Y19_N23
Z4_wrptr_g[2] = DFFEAS(Z4L65, GLOBAL(MB1L2), GLOBAL(C1L78),  , Z4_valid_wrreq,  ,  ,  ,  );


--Z4_wrptr_g[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[3] at LCFF_X20_Y19_N19
Z4_wrptr_g[3] = DFFEAS(Z4L67, GLOBAL(MB1L2), GLOBAL(C1L78),  , Z4_valid_wrreq,  ,  ,  ,  );


--Z4_wrptr_g[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[4] at LCFF_X20_Y19_N9
Z4_wrptr_g[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  , Z4_valid_wrreq, GB4_power_modified_counter_values[4],  ,  , VCC);


--Z4_wrptr_g[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[5] at LCFF_X20_Y19_N13
Z4_wrptr_g[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  , Z4_valid_wrreq, GB4_power_modified_counter_values[5],  ,  , VCC);


--Z4_wrptr_g[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[6] at LCFF_X20_Y19_N5
Z4_wrptr_g[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  , Z4_valid_wrreq, GB4_power_modified_counter_values[6],  ,  , VCC);


--Z4_wrptr_g[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[7] at LCFF_X20_Y19_N7
Z4_wrptr_g[7] = DFFEAS(Z4L72, GLOBAL(MB1L2), GLOBAL(C1L78),  , Z4_valid_wrreq,  ,  ,  ,  );


--Z4_wrptr_g[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[8] at LCFF_X20_Y19_N11
Z4_wrptr_g[8] = DFFEAS(Z4L74, GLOBAL(MB1L2), GLOBAL(C1L78),  , Z4_valid_wrreq,  ,  ,  ,  );


--B1_oRequest is VGA_Controller:u1|oRequest at LCFF_X27_Y19_N17
B1_oRequest = DFFEAS(B1L80, GLOBAL(A1L9), GLOBAL(C1L84),  ,  ,  ,  ,  ,  );


--Z3_rdptr_g[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[7] at LCFF_X28_Y20_N9
Z3_rdptr_g[7] = DFFEAS(Z3L38, GLOBAL(A1L9), GLOBAL(C1L78),  , Z3_valid_rdreq,  ,  ,  ,  );


--KB3_dffe7a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[7] at LCFF_X27_Y19_N15
KB3_dffe7a[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L9), GLOBAL(C1L78),  ,  , Z3_delayed_wrptr_g[7],  ,  , VCC);


--Z3_rdptr_g[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[0] at LCFF_X28_Y20_N15
Z3_rdptr_g[0] = DFFEAS(Z3L26, GLOBAL(A1L9), GLOBAL(C1L78),  , Z3_valid_rdreq,  ,  ,  ,  );


--Z3_rdptr_g[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2] at LCFF_X27_Y20_N3
Z3_rdptr_g[2] = DFFEAS(Z3L30, GLOBAL(A1L9), GLOBAL(C1L78),  , Z3_valid_rdreq,  ,  ,  ,  );


--KB3_dffe7a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[2] at LCFF_X27_Y19_N19
KB3_dffe7a[2] = DFFEAS(KB3L6, GLOBAL(A1L9), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--KB3_dffe7a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[0] at LCFF_X27_Y19_N25
KB3_dffe7a[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L9), GLOBAL(C1L78),  ,  , Z3_delayed_wrptr_g[0],  ,  , VCC);


--Z3L19 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~54 at LCCOMB_X27_Y19_N24
Z3L19 = Z3_rdptr_g[0] & KB3_dffe7a[0] & (Z3_rdptr_g[2] $ !KB3_dffe7a[2]) # !Z3_rdptr_g[0] & !KB3_dffe7a[0] & (Z3_rdptr_g[2] $ !KB3_dffe7a[2]);


--Z3_rdptr_g[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[6] at LCFF_X28_Y20_N17
Z3_rdptr_g[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L9), GLOBAL(C1L78),  , Z3_valid_rdreq, BB3_power_modified_counter_values[6],  ,  , VCC);


--Z3_rdptr_g[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1] at LCFF_X28_Y20_N7
Z3_rdptr_g[1] = DFFEAS(Z3L28, GLOBAL(A1L9), GLOBAL(C1L78),  , Z3_valid_rdreq,  ,  ,  ,  );


--KB3_dffe7a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[1] at LCFF_X27_Y19_N3
KB3_dffe7a[1] = DFFEAS(KB3L4, GLOBAL(A1L9), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--KB3_dffe7a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6] at LCFF_X27_Y19_N29
KB3_dffe7a[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L9), GLOBAL(C1L78),  ,  , Z3_delayed_wrptr_g[6],  ,  , VCC);


--Z3L20 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~55 at LCCOMB_X27_Y19_N28
Z3L20 = Z3_rdptr_g[6] & KB3_dffe7a[6] & (Z3_rdptr_g[1] $ !KB3_dffe7a[1]) # !Z3_rdptr_g[6] & !KB3_dffe7a[6] & (Z3_rdptr_g[1] $ !KB3_dffe7a[1]);


--Z3_rdptr_g[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3] at LCFF_X27_Y20_N27
Z3_rdptr_g[3] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L9), GLOBAL(C1L78),  , Z3_valid_rdreq, BB3_power_modified_counter_values[3],  ,  , VCC);


--Z3_rdptr_g[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8] at LCFF_X27_Y20_N29
Z3_rdptr_g[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L9), GLOBAL(C1L78),  , Z3_valid_rdreq, BB3_power_modified_counter_values[8],  ,  , VCC);


--KB3_dffe7a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[8] at LCFF_X27_Y19_N9
KB3_dffe7a[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L9), GLOBAL(C1L78),  ,  , Z3_delayed_wrptr_g[8],  ,  , VCC);


--KB3_dffe7a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[3] at LCFF_X27_Y19_N7
KB3_dffe7a[3] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L9), GLOBAL(C1L78),  ,  , Z3_delayed_wrptr_g[3],  ,  , VCC);


--Z3L21 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~56 at LCCOMB_X27_Y19_N8
Z3L21 = Z3_rdptr_g[8] & KB3_dffe7a[8] & (Z3_rdptr_g[3] $ !KB3_dffe7a[3]) # !Z3_rdptr_g[8] & !KB3_dffe7a[8] & (Z3_rdptr_g[3] $ !KB3_dffe7a[3]);


--Z3_rdptr_g[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5] at LCFF_X28_Y20_N3
Z3_rdptr_g[5] = DFFEAS(Z3L35, GLOBAL(A1L9), GLOBAL(C1L78),  , Z3_valid_rdreq,  ,  ,  ,  );


--Z3_rdptr_g[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[4] at LCFF_X28_Y20_N11
Z3_rdptr_g[4] = DFFEAS(Z3L33, GLOBAL(A1L9), GLOBAL(C1L78),  , Z3_valid_rdreq,  ,  ,  ,  );


--KB3_dffe7a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[4] at LCFF_X27_Y19_N27
KB3_dffe7a[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L9), GLOBAL(C1L78),  ,  , Z3_delayed_wrptr_g[4],  ,  , VCC);


--KB3_dffe7a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[5] at LCFF_X27_Y19_N31
KB3_dffe7a[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L9), GLOBAL(C1L78),  ,  , Z3_delayed_wrptr_g[5],  ,  , VCC);


--Z3L22 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~57 at LCCOMB_X27_Y19_N26
Z3L22 = Z3_rdptr_g[5] & KB3_dffe7a[5] & (KB3_dffe7a[4] $ !Z3_rdptr_g[4]) # !Z3_rdptr_g[5] & !KB3_dffe7a[5] & (KB3_dffe7a[4] $ !Z3_rdptr_g[4]);


--Z3L23 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~58 at LCCOMB_X27_Y19_N22
Z3L23 = Z3L19 & Z3L22 & Z3L21 & Z3L20;


--Z3_valid_rdreq is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|valid_rdreq at LCCOMB_X27_Y19_N14
Z3_valid_rdreq = B1_oRequest & (KB3_dffe7a[7] $ Z3_rdptr_g[7] # !Z3L23);


--Z3_rdcnt_addr_ena is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdcnt_addr_ena at LCCOMB_X27_Y19_N0
Z3_rdcnt_addr_ena = Z3_valid_rdreq # !Z4_p0addr;


--G1_RD_MASK[0] is Sdram_Control_4Port:u6|RD_MASK[0] at LCFF_X29_Y19_N3
G1_RD_MASK[0] = DFFEAS(G1L62, GLOBAL(MB1L2),  ,  , G1L60,  ,  ,  ,  );


--LB3_dffe9a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[7] at LCFF_X28_Y20_N25
LB3_dffe9a[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  , Z3_rdptr_g[7],  ,  , VCC);


--GB3_power_modified_counter_values[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7] at LCFF_X29_Y19_N27
GB3_power_modified_counter_values[7] = DFFEAS(GB3_countera7, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z3L1 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|_~16 at LCCOMB_X28_Y20_N24
Z3L1 = LB3_dffe9a[7] $ GB3_power_modified_counter_values[7];


--LB3_dffe9a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2] at LCFF_X27_Y21_N17
LB3_dffe9a[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  , Z3_rdptr_g[2],  ,  , VCC);


--GB3_power_modified_counter_values[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2] at LCFF_X29_Y19_N17
GB3_power_modified_counter_values[2] = DFFEAS(GB3_countera2, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--LB3_dffe9a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[0] at LCFF_X28_Y20_N23
LB3_dffe9a[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  , Z3_rdptr_g[0],  ,  , VCC);


--GB3_counter_ffa[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0] at LCFF_X29_Y19_N13
GB3_counter_ffa[0] = DFFEAS(GB3_countera0, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z3L42 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~55 at LCCOMB_X28_Y20_N22
Z3L42 = LB3_dffe9a[2] & GB3_power_modified_counter_values[2] & (GB3_counter_ffa[0] $ LB3_dffe9a[0]) # !LB3_dffe9a[2] & !GB3_power_modified_counter_values[2] & (GB3_counter_ffa[0] $ LB3_dffe9a[0]);


--LB3_dffe9a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6] at LCFF_X28_Y20_N29
LB3_dffe9a[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  , Z3_rdptr_g[6],  ,  , VCC);


--LB3_dffe9a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[1] at LCFF_X28_Y20_N31
LB3_dffe9a[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  , Z3_rdptr_g[1],  ,  , VCC);


--GB3_power_modified_counter_values[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] at LCFF_X29_Y19_N15
GB3_power_modified_counter_values[1] = DFFEAS(GB3_countera1, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--GB3_power_modified_counter_values[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] at LCFF_X29_Y19_N25
GB3_power_modified_counter_values[6] = DFFEAS(GB3_countera6, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z3L43 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~56 at LCCOMB_X28_Y20_N30
Z3L43 = GB3_power_modified_counter_values[6] & LB3_dffe9a[6] & (GB3_power_modified_counter_values[1] $ !LB3_dffe9a[1]) # !GB3_power_modified_counter_values[6] & !LB3_dffe9a[6] & (GB3_power_modified_counter_values[1] $ !LB3_dffe9a[1]);


--LB3_dffe9a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3] at LCFF_X27_Y19_N5
LB3_dffe9a[3] = DFFEAS(LB3L6, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--LB3_dffe9a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[8] at LCFF_X27_Y19_N21
LB3_dffe9a[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  , Z3_rdptr_g[8],  ,  , VCC);


--GB3_power_modified_counter_values[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] at LCFF_X29_Y19_N29
GB3_power_modified_counter_values[8] = DFFEAS(GB3_countera8, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--GB3_power_modified_counter_values[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3] at LCFF_X29_Y19_N19
GB3_power_modified_counter_values[3] = DFFEAS(GB3_countera3, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z3L44 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~57 at LCCOMB_X27_Y19_N20
Z3L44 = GB3_power_modified_counter_values[8] & LB3_dffe9a[8] & (LB3_dffe9a[3] $ !GB3_power_modified_counter_values[3]) # !GB3_power_modified_counter_values[8] & !LB3_dffe9a[8] & (LB3_dffe9a[3] $ !GB3_power_modified_counter_values[3]);


--LB3_dffe9a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5] at LCFF_X28_Y20_N19
LB3_dffe9a[5] = DFFEAS(LB3L9, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--LB3_dffe9a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[4] at LCFF_X28_Y20_N5
LB3_dffe9a[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  , Z3_rdptr_g[4],  ,  , VCC);


--GB3_power_modified_counter_values[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4] at LCFF_X29_Y19_N21
GB3_power_modified_counter_values[4] = DFFEAS(GB3_countera4, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--GB3_power_modified_counter_values[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5] at LCFF_X29_Y19_N23
GB3_power_modified_counter_values[5] = DFFEAS(GB3_countera5, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z3L45 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~58 at LCCOMB_X28_Y20_N4
Z3L45 = GB3_power_modified_counter_values[5] & LB3_dffe9a[5] & (GB3_power_modified_counter_values[4] $ !LB3_dffe9a[4]) # !GB3_power_modified_counter_values[5] & !LB3_dffe9a[5] & (GB3_power_modified_counter_values[4] $ !LB3_dffe9a[4]);


--Z3L46 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~59 at LCCOMB_X29_Y19_N8
Z3L46 = Z3L43 & Z3L42 & Z3L45 & Z3L44;


--Z3_valid_wrreq is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|valid_wrreq at LCCOMB_X29_Y19_N0
Z3_valid_wrreq = G1_OUT_VALID & G1_RD_MASK[0] & (Z3L1 # !Z3L46);


--BB3_power_modified_counter_values[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0] at LCFF_X27_Y20_N9
BB3_power_modified_counter_values[0] = DFFEAS(BB3_countera0, GLOBAL(A1L9), GLOBAL(Z4L22),  ,  ,  ,  ,  ,  );


--BB3_power_modified_counter_values[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1] at LCFF_X27_Y20_N11
BB3_power_modified_counter_values[1] = DFFEAS(BB3_countera1, GLOBAL(A1L9), GLOBAL(Z4L22),  ,  ,  ,  ,  ,  );


--BB3_power_modified_counter_values[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2] at LCFF_X27_Y20_N13
BB3_power_modified_counter_values[2] = DFFEAS(BB3_countera2, GLOBAL(A1L9), GLOBAL(Z4L22),  ,  ,  ,  ,  ,  );


--BB3_power_modified_counter_values[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] at LCFF_X27_Y20_N15
BB3_power_modified_counter_values[3] = DFFEAS(BB3_countera3, GLOBAL(A1L9), GLOBAL(Z4L22),  ,  ,  ,  ,  ,  );


--BB3_power_modified_counter_values[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] at LCFF_X27_Y20_N17
BB3_power_modified_counter_values[4] = DFFEAS(BB3_countera4, GLOBAL(A1L9), GLOBAL(Z4L22),  ,  ,  ,  ,  ,  );


--BB3_power_modified_counter_values[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] at LCFF_X27_Y20_N19
BB3_power_modified_counter_values[5] = DFFEAS(BB3_countera5, GLOBAL(A1L9), GLOBAL(Z4L22),  ,  ,  ,  ,  ,  );


--BB3_power_modified_counter_values[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] at LCFF_X27_Y20_N21
BB3_power_modified_counter_values[6] = DFFEAS(BB3_countera6, GLOBAL(A1L9), GLOBAL(Z4L22),  ,  ,  ,  ,  ,  );


--BB3_power_modified_counter_values[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] at LCFF_X27_Y20_N23
BB3_power_modified_counter_values[7] = DFFEAS(BB3_countera7, GLOBAL(A1L9), GLOBAL(Z4L22),  ,  ,  ,  ,  ,  );


--BB3_power_modified_counter_values[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] at LCFF_X27_Y20_N25
BB3_power_modified_counter_values[8] = DFFEAS(BB3_countera8, GLOBAL(A1L9), GLOBAL(Z4L22),  ,  ,  ,  ,  ,  );


--Z3_wrptr_g[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0] at LCFF_X29_Y20_N5
Z3_wrptr_g[0] = DFFEAS(Z3L49, GLOBAL(MB1L2), GLOBAL(C1L78),  , Z3_valid_wrreq,  ,  ,  ,  );


--Z3_wrptr_g[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[1] at LCFF_X29_Y20_N15
Z3_wrptr_g[1] = DFFEAS(Z3L51, GLOBAL(MB1L2), GLOBAL(C1L78),  , Z3_valid_wrreq,  ,  ,  ,  );


--Z3_wrptr_g[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[2] at LCFF_X29_Y20_N13
Z3_wrptr_g[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  , Z3_valid_wrreq, GB3_power_modified_counter_values[2],  ,  , VCC);


--Z3_wrptr_g[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[3] at LCFF_X29_Y20_N3
Z3_wrptr_g[3] = DFFEAS(Z3L54, GLOBAL(MB1L2), GLOBAL(C1L78),  , Z3_valid_wrreq,  ,  ,  ,  );


--Z3_wrptr_g[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[4] at LCFF_X29_Y20_N25
Z3_wrptr_g[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  , Z3_valid_wrreq, GB3_power_modified_counter_values[4],  ,  , VCC);


--Z3_wrptr_g[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[5] at LCFF_X29_Y20_N19
Z3_wrptr_g[5] = DFFEAS(Z3L57, GLOBAL(MB1L2), GLOBAL(C1L78),  , Z3_valid_wrreq,  ,  ,  ,  );


--Z3_wrptr_g[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[6] at LCFF_X29_Y20_N31
Z3_wrptr_g[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  , Z3_valid_wrreq, GB3_power_modified_counter_values[6],  ,  , VCC);


--Z3_wrptr_g[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[7] at LCFF_X29_Y20_N7
Z3_wrptr_g[7] = DFFEAS(Z3L60, GLOBAL(MB1L2), GLOBAL(C1L78),  , Z3_valid_wrreq,  ,  ,  ,  );


--Z3_wrptr_g[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[8] at LCFF_X29_Y20_N1
Z3_wrptr_g[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  , Z3_valid_wrreq, GB3_power_modified_counter_values[8],  ,  , VCC);


--B1L111 is VGA_Controller:u1|oCoord_Y[1]~127 at LCCOMB_X23_Y19_N8
B1L111 = B1_V_Cont[1] $ VCC;

--B1L112 is VGA_Controller:u1|oCoord_Y[1]~128 at LCCOMB_X23_Y19_N8
B1L112 = CARRY(B1_V_Cont[1]);


--B1L114 is VGA_Controller:u1|oCoord_Y[2]~129 at LCCOMB_X23_Y19_N10
B1L114 = B1_V_Cont[2] & B1L112 & VCC # !B1_V_Cont[2] & !B1L112;

--B1L115 is VGA_Controller:u1|oCoord_Y[2]~130 at LCCOMB_X23_Y19_N10
B1L115 = CARRY(!B1_V_Cont[2] & !B1L112);


--B1L117 is VGA_Controller:u1|oCoord_Y[3]~131 at LCCOMB_X23_Y19_N12
B1L117 = B1_V_Cont[3] & (GND # !B1L115) # !B1_V_Cont[3] & (B1L115 $ GND);

--B1L118 is VGA_Controller:u1|oCoord_Y[3]~132 at LCCOMB_X23_Y19_N12
B1L118 = CARRY(B1_V_Cont[3] # !B1L115);


--B1L120 is VGA_Controller:u1|oCoord_Y[4]~133 at LCCOMB_X23_Y19_N14
B1L120 = B1_V_Cont[4] & B1L118 & VCC # !B1_V_Cont[4] & !B1L118;

--B1L121 is VGA_Controller:u1|oCoord_Y[4]~134 at LCCOMB_X23_Y19_N14
B1L121 = CARRY(!B1_V_Cont[4] & !B1L118);


--B1L123 is VGA_Controller:u1|oCoord_Y[5]~135 at LCCOMB_X23_Y19_N16
B1L123 = B1_V_Cont[5] & (B1L121 $ GND) # !B1_V_Cont[5] & !B1L121 & VCC;

--B1L124 is VGA_Controller:u1|oCoord_Y[5]~136 at LCCOMB_X23_Y19_N16
B1L124 = CARRY(B1_V_Cont[5] & !B1L121);


--B1L126 is VGA_Controller:u1|oCoord_Y[6]~137 at LCCOMB_X23_Y19_N18
B1L126 = B1_V_Cont[6] & B1L124 & VCC # !B1_V_Cont[6] & !B1L124;

--B1L127 is VGA_Controller:u1|oCoord_Y[6]~138 at LCCOMB_X23_Y19_N18
B1L127 = CARRY(!B1_V_Cont[6] & !B1L124);


--B1L129 is VGA_Controller:u1|oCoord_Y[7]~139 at LCCOMB_X23_Y19_N20
B1L129 = B1_V_Cont[7] & (GND # !B1L127) # !B1_V_Cont[7] & (B1L127 $ GND);

--B1L130 is VGA_Controller:u1|oCoord_Y[7]~140 at LCCOMB_X23_Y19_N20
B1L130 = CARRY(B1_V_Cont[7] # !B1L127);


--B1L132 is VGA_Controller:u1|oCoord_Y[8]~141 at LCCOMB_X23_Y19_N22
B1L132 = B1_V_Cont[8] & B1L130 & VCC # !B1_V_Cont[8] & !B1L130;

--B1L133 is VGA_Controller:u1|oCoord_Y[8]~142 at LCCOMB_X23_Y19_N22
B1L133 = CARRY(!B1_V_Cont[8] & !B1L130);


--B1L135 is VGA_Controller:u1|oCoord_Y[9]~143 at LCCOMB_X23_Y19_N24
B1L135 = B1_V_Cont[9] $ B1L133;


--B1L47 is VGA_Controller:u1|LessThan~1096 at LCCOMB_X23_Y18_N8
B1L47 = B1L1 & (!B1_H_Cont[3] # !B1_H_Cont[1] # !B1_H_Cont[2]);


--B1L79 is VGA_Controller:u1|always0~225 at LCCOMB_X27_Y19_N10
B1L79 = B1_H_Cont[8] & (B1L47 & !B1_H_Cont[7] # !B1_H_Cont[9]) # !B1_H_Cont[8] & (B1_H_Cont[9] # !B1L47 & B1_H_Cont[7]);


--B1L80 is VGA_Controller:u1|always0~226 at LCCOMB_X27_Y19_N16
B1L80 = B1L79 & !B1L42 & (!B1L40 # !B1_V_Cont[9]);


--B1L83 is VGA_Controller:u1|oCoord_X[1]~890 at LCCOMB_X23_Y18_N10
B1L83 = B1_H_Cont[1] $ VCC;

--B1L84 is VGA_Controller:u1|oCoord_X[1]~891 at LCCOMB_X23_Y18_N10
B1L84 = CARRY(B1_H_Cont[1]);


--B1L86 is VGA_Controller:u1|oCoord_X[2]~892 at LCCOMB_X23_Y18_N12
B1L86 = B1_H_Cont[2] & !B1L84 # !B1_H_Cont[2] & (B1L84 # GND);

--B1L87 is VGA_Controller:u1|oCoord_X[2]~893 at LCCOMB_X23_Y18_N12
B1L87 = CARRY(!B1L84 # !B1_H_Cont[2]);


--B1L89 is VGA_Controller:u1|oCoord_X[3]~894 at LCCOMB_X23_Y18_N14
B1L89 = B1_H_Cont[3] & (B1L87 $ GND) # !B1_H_Cont[3] & !B1L87 & VCC;

--B1L90 is VGA_Controller:u1|oCoord_X[3]~895 at LCCOMB_X23_Y18_N14
B1L90 = CARRY(B1_H_Cont[3] & !B1L87);


--B1L92 is VGA_Controller:u1|oCoord_X[4]~896 at LCCOMB_X23_Y18_N16
B1L92 = B1_H_Cont[4] & B1L90 & VCC # !B1_H_Cont[4] & !B1L90;

--B1L93 is VGA_Controller:u1|oCoord_X[4]~897 at LCCOMB_X23_Y18_N16
B1L93 = CARRY(!B1_H_Cont[4] & !B1L90);


--B1L95 is VGA_Controller:u1|oCoord_X[5]~898 at LCCOMB_X23_Y18_N18
B1L95 = B1_H_Cont[5] & (GND # !B1L93) # !B1_H_Cont[5] & (B1L93 $ GND);

--B1L96 is VGA_Controller:u1|oCoord_X[5]~899 at LCCOMB_X23_Y18_N18
B1L96 = CARRY(B1_H_Cont[5] # !B1L93);


--B1L98 is VGA_Controller:u1|oCoord_X[6]~900 at LCCOMB_X23_Y18_N20
B1L98 = B1_H_Cont[6] & B1L96 & VCC # !B1_H_Cont[6] & !B1L96;

--B1L99 is VGA_Controller:u1|oCoord_X[6]~901 at LCCOMB_X23_Y18_N20
B1L99 = CARRY(!B1_H_Cont[6] & !B1L96);


--B1L101 is VGA_Controller:u1|oCoord_X[7]~902 at LCCOMB_X23_Y18_N22
B1L101 = B1_H_Cont[7] & (B1L99 $ GND) # !B1_H_Cont[7] & !B1L99 & VCC;

--B1L102 is VGA_Controller:u1|oCoord_X[7]~903 at LCCOMB_X23_Y18_N22
B1L102 = CARRY(B1_H_Cont[7] & !B1L99);


--B1L104 is VGA_Controller:u1|oCoord_X[8]~904 at LCCOMB_X23_Y18_N24
B1L104 = B1_H_Cont[8] & B1L102 & VCC # !B1_H_Cont[8] & !B1L102;

--B1L105 is VGA_Controller:u1|oCoord_X[8]~905 at LCCOMB_X23_Y18_N24
B1L105 = CARRY(!B1_H_Cont[8] & !B1L102);


--B1L107 is VGA_Controller:u1|oCoord_X[9]~906 at LCCOMB_X23_Y18_N26
B1L107 = B1L105 $ B1_H_Cont[9];


--G1_mDATAOUT[11] is Sdram_Control_4Port:u6|mDATAOUT[11] at LCFF_X12_Y16_N11
G1_mDATAOUT[11] = DFFEAS(G1L263, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1_mDATAOUT[12] is Sdram_Control_4Port:u6|mDATAOUT[12] at LCFF_X12_Y17_N23
G1_mDATAOUT[12] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2),  ,  ,  , A1L65,  ,  , VCC);


--G1_mDATAOUT[13] is Sdram_Control_4Port:u6|mDATAOUT[13] at LCFF_X11_Y13_N23
G1_mDATAOUT[13] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2),  ,  ,  , A1L67,  ,  , VCC);


--G1_mDATAOUT[14] is Sdram_Control_4Port:u6|mDATAOUT[14] at LCFF_X11_Y16_N3
G1_mDATAOUT[14] = DFFEAS(G1L267, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1_mDATAOUT[5] is Sdram_Control_4Port:u6|mDATAOUT[5] at LCFF_X11_Y17_N5
G1_mDATAOUT[5] = DFFEAS(G1L253, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1_mDATAOUT[6] is Sdram_Control_4Port:u6|mDATAOUT[6] at LCFF_X10_Y15_N25
G1_mDATAOUT[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2),  ,  ,  , A1L53,  ,  , VCC);


--G1_mDATAOUT[7] is Sdram_Control_4Port:u6|mDATAOUT[7] at LCFF_X12_Y19_N17
G1_mDATAOUT[7] = DFFEAS(G1L256, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1_mDATAOUT[8] is Sdram_Control_4Port:u6|mDATAOUT[8] at LCFF_X12_Y15_N23
G1_mDATAOUT[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2),  ,  ,  , A1L57,  ,  , VCC);


--G1_mDATAOUT[9] is Sdram_Control_4Port:u6|mDATAOUT[9] at LCFF_X11_Y19_N1
G1_mDATAOUT[9] = DFFEAS(G1L259, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1_mDATAOUT[0] is Sdram_Control_4Port:u6|mDATAOUT[0] at LCFF_X12_Y18_N21
G1_mDATAOUT[0] = DFFEAS(G1L244, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1_mDATAOUT[1] is Sdram_Control_4Port:u6|mDATAOUT[1] at LCFF_X12_Y12_N11
G1_mDATAOUT[1] = DFFEAS(G1L246, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1_mDATAOUT[2] is Sdram_Control_4Port:u6|mDATAOUT[2] at LCFF_X10_Y19_N1
G1_mDATAOUT[2] = DFFEAS(G1L248, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1_mDATAOUT[3] is Sdram_Control_4Port:u6|mDATAOUT[3] at LCFF_X12_Y14_N5
G1_mDATAOUT[3] = DFFEAS(G1L250, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1_mDATAOUT[4] is Sdram_Control_4Port:u6|mDATAOUT[4] at LCFF_X11_Y18_N5
G1_mDATAOUT[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2),  ,  ,  , A1L49,  ,  , VCC);


--C1_Cont[21] is Reset_Delay:u2|Cont[21] at LCFF_X30_Y20_N21
C1_Cont[21] = DFFEAS(C1L66, GLOBAL(A1L18), KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[20] is Reset_Delay:u2|Cont[20] at LCFF_X30_Y20_N19
C1_Cont[20] = DFFEAS(C1L63, GLOBAL(A1L18), KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[0] is Reset_Delay:u2|Cont[0] at LCFF_X30_Y21_N11
C1_Cont[0] = DFFEAS(C1L3, GLOBAL(A1L18), KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[1] is Reset_Delay:u2|Cont[1] at LCFF_X30_Y21_N13
C1_Cont[1] = DFFEAS(C1L6, GLOBAL(A1L18), KEY[0],  , C1L75,  ,  ,  ,  );


--C1L68 is Reset_Delay:u2|Equal~199 at LCCOMB_X30_Y21_N0
C1L68 = C1_Cont[1] & C1_Cont[0];


--C1_Cont[2] is Reset_Delay:u2|Cont[2] at LCFF_X30_Y21_N15
C1_Cont[2] = DFFEAS(C1L9, GLOBAL(A1L18), KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[3] is Reset_Delay:u2|Cont[3] at LCFF_X30_Y21_N17
C1_Cont[3] = DFFEAS(C1L12, GLOBAL(A1L18), KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[4] is Reset_Delay:u2|Cont[4] at LCFF_X30_Y21_N19
C1_Cont[4] = DFFEAS(C1L15, GLOBAL(A1L18), KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[5] is Reset_Delay:u2|Cont[5] at LCFF_X30_Y21_N21
C1_Cont[5] = DFFEAS(C1L18, GLOBAL(A1L18), KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[6] is Reset_Delay:u2|Cont[6] at LCFF_X30_Y21_N23
C1_Cont[6] = DFFEAS(C1L21, GLOBAL(A1L18), KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[7] is Reset_Delay:u2|Cont[7] at LCFF_X30_Y21_N25
C1_Cont[7] = DFFEAS(C1L24, GLOBAL(A1L18), KEY[0],  , C1L75,  ,  ,  ,  );


--C1L69 is Reset_Delay:u2|Equal~200 at LCCOMB_X30_Y21_N8
C1L69 = C1_Cont[7] & C1_Cont[6] & C1_Cont[5] & C1_Cont[4];


--C1L70 is Reset_Delay:u2|Equal~201 at LCCOMB_X30_Y20_N26
C1L70 = C1L68 & C1L69 & C1_Cont[3] & C1_Cont[2];


--C1_Cont[8] is Reset_Delay:u2|Cont[8] at LCFF_X30_Y21_N27
C1_Cont[8] = DFFEAS(C1L27, GLOBAL(A1L18), KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[9] is Reset_Delay:u2|Cont[9] at LCFF_X30_Y21_N29
C1_Cont[9] = DFFEAS(C1L30, GLOBAL(A1L18), KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[10] is Reset_Delay:u2|Cont[10] at LCFF_X30_Y21_N31
C1_Cont[10] = DFFEAS(C1L33, GLOBAL(A1L18), KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[11] is Reset_Delay:u2|Cont[11] at LCFF_X30_Y20_N1
C1_Cont[11] = DFFEAS(C1L36, GLOBAL(A1L18), KEY[0],  , C1L75,  ,  ,  ,  );


--C1L71 is Reset_Delay:u2|Equal~202 at LCCOMB_X30_Y21_N6
C1L71 = C1_Cont[9] & C1_Cont[10] & C1_Cont[11] & C1_Cont[8];


--C1_Cont[12] is Reset_Delay:u2|Cont[12] at LCFF_X30_Y20_N3
C1_Cont[12] = DFFEAS(C1L39, GLOBAL(A1L18), KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[13] is Reset_Delay:u2|Cont[13] at LCFF_X30_Y20_N5
C1_Cont[13] = DFFEAS(C1L42, GLOBAL(A1L18), KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[14] is Reset_Delay:u2|Cont[14] at LCFF_X30_Y20_N7
C1_Cont[14] = DFFEAS(C1L45, GLOBAL(A1L18), KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[15] is Reset_Delay:u2|Cont[15] at LCFF_X30_Y20_N9
C1_Cont[15] = DFFEAS(C1L48, GLOBAL(A1L18), KEY[0],  , C1L75,  ,  ,  ,  );


--C1L72 is Reset_Delay:u2|Equal~203 at LCCOMB_X30_Y20_N22
C1L72 = C1_Cont[14] & C1_Cont[15] & C1_Cont[13] & C1_Cont[12];


--C1_Cont[16] is Reset_Delay:u2|Cont[16] at LCFF_X30_Y20_N11
C1_Cont[16] = DFFEAS(C1L51, GLOBAL(A1L18), KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[17] is Reset_Delay:u2|Cont[17] at LCFF_X30_Y20_N13
C1_Cont[17] = DFFEAS(C1L54, GLOBAL(A1L18), KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[18] is Reset_Delay:u2|Cont[18] at LCFF_X30_Y20_N15
C1_Cont[18] = DFFEAS(C1L57, GLOBAL(A1L18), KEY[0],  , C1L75,  ,  ,  ,  );


--C1_Cont[19] is Reset_Delay:u2|Cont[19] at LCFF_X30_Y20_N17
C1_Cont[19] = DFFEAS(C1L60, GLOBAL(A1L18), KEY[0],  , C1L75,  ,  ,  ,  );


--C1L73 is Reset_Delay:u2|Equal~204 at LCCOMB_X30_Y20_N24
C1L73 = C1_Cont[17] & C1_Cont[18] & C1_Cont[19] & C1_Cont[16];


--C1L74 is Reset_Delay:u2|Equal~205 at LCCOMB_X30_Y20_N28
C1L74 = C1L73 & C1L70 & C1L71 & C1L72;


--C1L80 is Reset_Delay:u2|oRST_1~54 at LCCOMB_X30_Y21_N4
C1L80 = C1_oRST_1 # C1_Cont[21] & (C1L74 # C1_Cont[20]);


--D1L190 is CCD_Capture:u3|mSTART~563 at LCCOMB_X36_Y14_N16
D1L190 = !KEY[2] # !KEY[3];


--D1L105 is CCD_Capture:u3|X_Cont[0]~934 at LCCOMB_X34_Y14_N4
D1L105 = D1_X_Cont[0] $ VCC;

--D1L106 is CCD_Capture:u3|X_Cont[0]~935 at LCCOMB_X34_Y14_N4
D1L106 = CARRY(D1_X_Cont[0]);


--D1L108 is CCD_Capture:u3|X_Cont[1]~936 at LCCOMB_X34_Y14_N6
D1L108 = D1_X_Cont[1] & !D1L106 # !D1_X_Cont[1] & (D1L106 # GND);

--D1L109 is CCD_Capture:u3|X_Cont[1]~937 at LCCOMB_X34_Y14_N6
D1L109 = CARRY(!D1L106 # !D1_X_Cont[1]);


--D1L111 is CCD_Capture:u3|X_Cont[2]~938 at LCCOMB_X34_Y14_N8
D1L111 = D1_X_Cont[2] & (D1L109 $ GND) # !D1_X_Cont[2] & !D1L109 & VCC;

--D1L112 is CCD_Capture:u3|X_Cont[2]~939 at LCCOMB_X34_Y14_N8
D1L112 = CARRY(D1_X_Cont[2] & !D1L109);


--D1L114 is CCD_Capture:u3|X_Cont[3]~940 at LCCOMB_X34_Y14_N10
D1L114 = D1_X_Cont[3] & !D1L112 # !D1_X_Cont[3] & (D1L112 # GND);

--D1L115 is CCD_Capture:u3|X_Cont[3]~941 at LCCOMB_X34_Y14_N10
D1L115 = CARRY(!D1L112 # !D1_X_Cont[3]);


--D1L117 is CCD_Capture:u3|X_Cont[4]~942 at LCCOMB_X34_Y14_N12
D1L117 = D1_X_Cont[4] & (D1L115 $ GND) # !D1_X_Cont[4] & !D1L115 & VCC;

--D1L118 is CCD_Capture:u3|X_Cont[4]~943 at LCCOMB_X34_Y14_N12
D1L118 = CARRY(D1_X_Cont[4] & !D1L115);


--D1L120 is CCD_Capture:u3|X_Cont[5]~944 at LCCOMB_X34_Y14_N14
D1L120 = D1_X_Cont[5] & !D1L118 # !D1_X_Cont[5] & (D1L118 # GND);

--D1L121 is CCD_Capture:u3|X_Cont[5]~945 at LCCOMB_X34_Y14_N14
D1L121 = CARRY(!D1L118 # !D1_X_Cont[5]);


--D1L123 is CCD_Capture:u3|X_Cont[6]~946 at LCCOMB_X34_Y14_N16
D1L123 = D1_X_Cont[6] & (D1L121 $ GND) # !D1_X_Cont[6] & !D1L121 & VCC;

--D1L124 is CCD_Capture:u3|X_Cont[6]~947 at LCCOMB_X34_Y14_N16
D1L124 = CARRY(D1_X_Cont[6] & !D1L121);


--D1L126 is CCD_Capture:u3|X_Cont[7]~948 at LCCOMB_X34_Y14_N18
D1L126 = D1_X_Cont[7] & !D1L124 # !D1_X_Cont[7] & (D1L124 # GND);

--D1L127 is CCD_Capture:u3|X_Cont[7]~949 at LCCOMB_X34_Y14_N18
D1L127 = CARRY(!D1L124 # !D1_X_Cont[7]);


--D1L129 is CCD_Capture:u3|X_Cont[8]~950 at LCCOMB_X34_Y14_N20
D1L129 = D1_X_Cont[8] & (D1L127 $ GND) # !D1_X_Cont[8] & !D1L127 & VCC;

--D1L130 is CCD_Capture:u3|X_Cont[8]~951 at LCCOMB_X34_Y14_N20
D1L130 = CARRY(D1_X_Cont[8] & !D1L127);


--D1L135 is CCD_Capture:u3|X_Cont[10]~952 at LCCOMB_X35_Y14_N8
D1L135 = !D1_mCCD_FVAL # !D1L101;


--D1L132 is CCD_Capture:u3|X_Cont[9]~953 at LCCOMB_X34_Y14_N22
D1L132 = D1_X_Cont[9] & !D1L130 # !D1_X_Cont[9] & (D1L130 # GND);

--D1L133 is CCD_Capture:u3|X_Cont[9]~954 at LCCOMB_X34_Y14_N22
D1L133 = CARRY(!D1L130 # !D1_X_Cont[9]);


--D1L136 is CCD_Capture:u3|X_Cont[10]~955 at LCCOMB_X34_Y14_N24
D1L136 = D1_X_Cont[10] $ !D1L133;


--D1L187 is CCD_Capture:u3|mCCD_FVAL~40 at LCCOMB_X35_Y14_N10
D1L187 = rCCD1_FVAL & (D1_mCCD_FVAL # D1_mSTART & !D1_Pre_FVAL) # !rCCD1_FVAL & (D1_mCCD_FVAL & !D1_Pre_FVAL);


--T1_do_load_mode is Sdram_Control_4Port:u6|command:command1|do_load_mode at LCFF_X34_Y20_N13
T1_do_load_mode = DFFEAS(T1L50, GLOBAL(MB1L2),  ,  ,  ,  ,  , U1_INIT_REQ,  );


--U1_SADDR[8] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[8] at LCFF_X32_Y18_N23
U1_SADDR[8] = DFFEAS(U1L36, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--T1_do_writea is Sdram_Control_4Port:u6|command:command1|do_writea at LCFF_X34_Y20_N15
T1_do_writea = DFFEAS(T1L86, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--T1_do_reada is Sdram_Control_4Port:u6|command:command1|do_reada at LCFF_X35_Y20_N27
T1_do_reada = DFFEAS(T1L81, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--T1L33 is Sdram_Control_4Port:u6|command:command1|SA~489 at LCCOMB_X32_Y18_N2
T1L33 = T1_do_load_mode # U1_SADDR[8] & (T1_do_reada # T1_do_writea);


--G1L23 is Sdram_Control_4Port:u6|Equal~1120 at LCCOMB_X32_Y17_N20
G1L23 = !G1_ST[2] & G1L18 & G1L19 & !G1_ST[8];


--G1L24 is Sdram_Control_4Port:u6|Equal~1121 at LCCOMB_X33_Y17_N30
G1L24 = G1_ST[8] & G1_ST[1];


--G1L25 is Sdram_Control_4Port:u6|Equal~1122 at LCCOMB_X32_Y17_N30
G1L25 = G1_ST[2] & G1L18 & G1L19 & G1L24;


--G1L96 is Sdram_Control_4Port:u6|ST[1]~2688 at LCCOMB_X32_Y17_N14
G1L96 = G1_ST[0] & (!G1L25) # !G1_ST[0] & (G1_ST[1] # !G1L23);


--G1L129 is Sdram_Control_4Port:u6|add~2849 at LCCOMB_X33_Y17_N8
G1L129 = G1_ST[0] $ VCC;

--G1L130 is Sdram_Control_4Port:u6|add~2850 at LCCOMB_X33_Y17_N8
G1L130 = CARRY(G1_ST[0]);


--G1L131 is Sdram_Control_4Port:u6|add~2851 at LCCOMB_X33_Y17_N10
G1L131 = G1_ST[1] & !G1L130 # !G1_ST[1] & (G1L130 # GND);

--G1L132 is Sdram_Control_4Port:u6|add~2852 at LCCOMB_X33_Y17_N10
G1L132 = CARRY(!G1L130 # !G1_ST[1]);


--G1L133 is Sdram_Control_4Port:u6|add~2853 at LCCOMB_X33_Y17_N12
G1L133 = G1_ST[2] & (G1L132 $ GND) # !G1_ST[2] & !G1L132 & VCC;

--G1L134 is Sdram_Control_4Port:u6|add~2854 at LCCOMB_X33_Y17_N12
G1L134 = CARRY(G1_ST[2] & !G1L132);


--G1L26 is Sdram_Control_4Port:u6|Equal~1123 at LCCOMB_X32_Y17_N26
G1L26 = !G1_ST[1] & G1_ST[0] & G1L23;


--G1L27 is Sdram_Control_4Port:u6|Equal~1124 at LCCOMB_X32_Y17_N24
G1L27 = !G1_ST[1] & !G1_ST[0] & G1L23;


--G1_Pre_RD is Sdram_Control_4Port:u6|Pre_RD at LCFF_X29_Y18_N25
G1_Pre_RD = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2),  ,  ,  , G1_mRD,  ,  , VCC);


--G1_Pre_WR is Sdram_Control_4Port:u6|Pre_WR at LCFF_X29_Y18_N17
G1_Pre_WR = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2),  ,  ,  , G1_mWR,  ,  , VCC);


--G1_mWR is Sdram_Control_4Port:u6|mWR at LCFF_X30_Y19_N25
G1_mWR = DFFEAS(G1L277, GLOBAL(MB1L2),  ,  , G1L278,  ,  ,  ,  );


--G1_mRD is Sdram_Control_4Port:u6|mRD at LCFF_X29_Y19_N31
G1_mRD = DFFEAS(G1L271, GLOBAL(MB1L2),  ,  , G1L60,  ,  ,  ,  );


--G1L97 is Sdram_Control_4Port:u6|ST[1]~2689 at LCCOMB_X29_Y18_N16
G1L97 = G1_mRD & G1_Pre_RD & (G1_Pre_WR # !G1_mWR) # !G1_mRD & (G1_Pre_WR # !G1_mWR);


--U1_CMD_ACK is Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK at LCFF_X36_Y20_N9
U1_CMD_ACK = DFFEAS(U1L64, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1L98 is Sdram_Control_4Port:u6|ST[1]~2690 at LCCOMB_X32_Y17_N28
G1L98 = G1L27 & (G1L97 # G1L26 & !U1_CMD_ACK) # !G1L27 & G1L26 & (!U1_CMD_ACK);


--G1L101 is Sdram_Control_4Port:u6|ST[2]~2691 at LCCOMB_X33_Y17_N4
G1L101 = G1L96 & !G1L98 & !G1L26 & G1L133;


--G1L93 is Sdram_Control_4Port:u6|ST[0]~2692 at LCCOMB_X33_Y17_N2
G1L93 = G1L27 # G1L129 & (!G1_ST[0] # !G1L25);


--G1L94 is Sdram_Control_4Port:u6|ST[0]~2693 at LCCOMB_X33_Y17_N0
G1L94 = G1L98 & (G1_ST[0]) # !G1L98 & !G1L26 & (G1L93);


--G1L135 is Sdram_Control_4Port:u6|add~2855 at LCCOMB_X33_Y17_N14
G1L135 = G1_ST[3] & !G1L134 # !G1_ST[3] & (G1L134 # GND);

--G1L136 is Sdram_Control_4Port:u6|add~2856 at LCCOMB_X33_Y17_N14
G1L136 = CARRY(!G1L134 # !G1_ST[3]);


--G1L137 is Sdram_Control_4Port:u6|add~2857 at LCCOMB_X33_Y17_N16
G1L137 = G1_ST[4] & (G1L136 $ GND) # !G1_ST[4] & !G1L136 & VCC;

--G1L138 is Sdram_Control_4Port:u6|add~2858 at LCCOMB_X33_Y17_N16
G1L138 = CARRY(G1_ST[4] & !G1L136);


--G1L139 is Sdram_Control_4Port:u6|add~2859 at LCCOMB_X33_Y17_N18
G1L139 = G1_ST[5] & !G1L138 # !G1_ST[5] & (G1L138 # GND);

--G1L140 is Sdram_Control_4Port:u6|add~2860 at LCCOMB_X33_Y17_N18
G1L140 = CARRY(!G1L138 # !G1_ST[5]);


--G1L141 is Sdram_Control_4Port:u6|add~2861 at LCCOMB_X33_Y17_N20
G1L141 = G1_ST[6] & (G1L140 $ GND) # !G1_ST[6] & !G1L140 & VCC;

--G1L142 is Sdram_Control_4Port:u6|add~2862 at LCCOMB_X33_Y17_N20
G1L142 = CARRY(G1_ST[6] & !G1L140);


--G1L143 is Sdram_Control_4Port:u6|add~2863 at LCCOMB_X33_Y17_N22
G1L143 = G1_ST[7] & !G1L142 # !G1_ST[7] & (G1L142 # GND);

--G1L144 is Sdram_Control_4Port:u6|add~2864 at LCCOMB_X33_Y17_N22
G1L144 = CARRY(!G1L142 # !G1_ST[7]);


--G1L145 is Sdram_Control_4Port:u6|add~2865 at LCCOMB_X33_Y17_N24
G1L145 = G1_ST[8] & (G1L144 $ GND) # !G1_ST[8] & !G1L144 & VCC;

--G1L146 is Sdram_Control_4Port:u6|add~2866 at LCCOMB_X33_Y17_N24
G1L146 = CARRY(G1_ST[8] & !G1L144);


--G1L147 is Sdram_Control_4Port:u6|add~2867 at LCCOMB_X33_Y17_N26
G1L147 = G1L146 $ G1_ST[9];


--G1L115 is Sdram_Control_4Port:u6|ST[9]~2694 at LCCOMB_X32_Y17_N18
G1L115 = G1L147 & !G1L26 & G1L96 & !G1L98;


--G1L111 is Sdram_Control_4Port:u6|ST[7]~2695 at LCCOMB_X32_Y17_N6
G1L111 = G1L143 & !G1L98 & G1L96 & !G1L26;


--G1L109 is Sdram_Control_4Port:u6|ST[6]~2696 at LCCOMB_X32_Y17_N8
G1L109 = !G1L26 & !G1L98 & G1L96 & G1L141;


--G1L107 is Sdram_Control_4Port:u6|ST[5]~2697 at LCCOMB_X32_Y17_N10
G1L107 = !G1L26 & !G1L98 & G1L96 & G1L139;


--G1L105 is Sdram_Control_4Port:u6|ST[4]~2698 at LCCOMB_X32_Y17_N12
G1L105 = G1L137 & !G1L26 & G1L96 & !G1L98;


--G1L103 is Sdram_Control_4Port:u6|ST[3]~2699 at LCCOMB_X32_Y17_N4
G1L103 = !G1L26 & G1L96 & G1L135 & !G1L98;


--G1L113 is Sdram_Control_4Port:u6|ST[8]~2700 at LCCOMB_X33_Y17_N28
G1L113 = G1L96 & !G1L26 & G1L145 & !G1L98;


--G1L99 is Sdram_Control_4Port:u6|ST[1]~2701 at LCCOMB_X33_Y17_N6
G1L99 = !G1L98 & (G1L26 # G1L96 & G1L131);


--U1_SADDR[9] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[9] at LCFF_X32_Y18_N11
U1_SADDR[9] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2),  ,  ,  , G1_mADDR[9],  ,  , VCC);


--T1L34 is Sdram_Control_4Port:u6|command:command1|SA~490 at LCCOMB_X32_Y18_N18
T1L34 = T1_do_load_mode # U1_SADDR[9] & (T1_do_writea # T1_do_reada);


--U1_SADDR[10] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[10] at LCFF_X32_Y18_N25
U1_SADDR[10] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2),  ,  ,  , G1_mADDR[10],  ,  , VCC);


--T1L35 is Sdram_Control_4Port:u6|command:command1|SA~491 at LCCOMB_X32_Y18_N12
T1L35 = T1_do_load_mode # U1_SADDR[10] & (T1_do_reada # T1_do_writea);


--U1_SADDR[11] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[11] at LCFF_X32_Y18_N17
U1_SADDR[11] = DFFEAS(U1L40, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--T1L36 is Sdram_Control_4Port:u6|command:command1|SA~492 at LCCOMB_X32_Y18_N30
T1L36 = U1_SADDR[11] & !T1_do_load_mode & (T1_do_reada # T1_do_writea);


--U1_SADDR[12] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[12] at LCFF_X33_Y18_N19
U1_SADDR[12] = DFFEAS(U1L42, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--T1L37 is Sdram_Control_4Port:u6|command:command1|SA~493 at LCCOMB_X33_Y18_N30
T1L37 = T1_do_load_mode # U1_SADDR[12] & (T1_do_writea # T1_do_reada);


--U1_SADDR[13] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[13] at LCFF_X33_Y18_N27
U1_SADDR[13] = DFFEAS(U1L44, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--T1L38 is Sdram_Control_4Port:u6|command:command1|SA~494 at LCCOMB_X33_Y18_N28
T1L38 = T1_do_load_mode # U1_SADDR[13] & (T1_do_writea # T1_do_reada);


--U1_SADDR[14] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[14] at LCFF_X31_Y18_N23
U1_SADDR[14] = DFFEAS(U1L46, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--T1L39 is Sdram_Control_4Port:u6|command:command1|SA~495 at LCCOMB_X31_Y18_N30
T1L39 = U1_SADDR[14] & !T1_do_load_mode & (T1_do_writea # T1_do_reada);


--U1_SADDR[15] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[15] at LCFF_X31_Y18_N29
U1_SADDR[15] = DFFEAS(U1L48, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--T1L40 is Sdram_Control_4Port:u6|command:command1|SA~496 at LCCOMB_X31_Y18_N26
T1L40 = U1_SADDR[15] & !T1_do_load_mode & (T1_do_writea # T1_do_reada);


--U1_SADDR[16] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[16] at LCFF_X31_Y18_N15
U1_SADDR[16] = DFFEAS(U1L50, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--T1L41 is Sdram_Control_4Port:u6|command:command1|SA~497 at LCCOMB_X31_Y18_N10
T1L41 = U1_SADDR[16] & !T1_do_load_mode & (T1_do_writea # T1_do_reada);


--U1_SADDR[17] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[17] at LCFF_X32_Y16_N1
U1_SADDR[17] = DFFEAS(U1L52, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--T1L42 is Sdram_Control_4Port:u6|command:command1|SA~498 at LCCOMB_X31_Y18_N18
T1L42 = U1_SADDR[17] & !T1_do_load_mode & (T1_do_writea # T1_do_reada);


--T1L57 is Sdram_Control_4Port:u6|command:command1|always4~0 at LCCOMB_X33_Y20_N18
T1L57 = T1_do_reada # T1_do_writea;


--U1_SADDR[18] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[18] at LCFF_X33_Y20_N23
U1_SADDR[18] = DFFEAS(U1L54, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--T1_do_precharge is Sdram_Control_4Port:u6|command:command1|do_precharge at LCFF_X35_Y19_N23
T1_do_precharge = DFFEAS(T1L53, GLOBAL(MB1L2),  ,  ,  ,  ,  , U1_INIT_REQ,  );


--T1_do_rw is Sdram_Control_4Port:u6|command:command1|do_rw at LCFF_X33_Y20_N11
T1_do_rw = DFFEAS(T1L84, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--T1L43 is Sdram_Control_4Port:u6|command:command1|SA~499 at LCCOMB_X33_Y20_N26
T1L43 = !T1_do_rw & T1L57 & !T1_do_precharge & U1_SADDR[18];


--U1_SADDR[19] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[19] at LCFF_X33_Y20_N1
U1_SADDR[19] = DFFEAS(U1L56, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--T1L44 is Sdram_Control_4Port:u6|command:command1|SA~500 at LCCOMB_X33_Y20_N30
T1L44 = !T1_do_load_mode & U1_SADDR[19] & (T1_do_reada # T1_do_writea);


--G1L28 is Sdram_Control_4Port:u6|Equal~1125 at LCCOMB_X29_Y18_N24
G1L28 = G1_mRD & !G1_Pre_RD;


--G1L64 is Sdram_Control_4Port:u6|Read~463 at LCCOMB_X31_Y17_N20
G1L64 = !G1_ST[0] & !G1_ST[1] & G1L28 & G1L23;


--G1L126 is Sdram_Control_4Port:u6|Write~320 at LCCOMB_X31_Y17_N8
G1L126 = !G1L64 & G1_Write & (G1_ST[0] # !G1L25);


--G1L127 is Sdram_Control_4Port:u6|Write~321 at LCCOMB_X31_Y17_N22
G1L127 = G1L27 & !G1_Pre_WR & G1_mWR;


--G1L128 is Sdram_Control_4Port:u6|Write~322 at LCCOMB_X31_Y17_N18
G1L128 = G1L126 # !G1L28 & !G1_Write & G1L127;


--G1L29 is Sdram_Control_4Port:u6|Equal~1126 at LCCOMB_X31_Y17_N24
G1L29 = !G1L24 # !G1_ST[2] # !G1L21 # !G1_ST[0];


--G1L65 is Sdram_Control_4Port:u6|Read~464 at LCCOMB_X31_Y17_N30
G1L65 = G1_Read & (G1L29 $ (!G1L64 & G1L127)) # !G1_Read & G1L64;


--T1_do_refresh is Sdram_Control_4Port:u6|command:command1|do_refresh at LCFF_X36_Y20_N21
T1_do_refresh = DFFEAS(T1L55, GLOBAL(MB1L2),  ,  ,  ,  ,  , U1_INIT_REQ,  );


--T1L109 is Sdram_Control_4Port:u6|command:command1|rw_flag~24 at LCCOMB_X34_Y19_N18
T1L109 = !T1_do_load_mode & !T1_do_precharge;


--T1_rw_flag is Sdram_Control_4Port:u6|command:command1|rw_flag at LCFF_X34_Y20_N17
T1_rw_flag = DFFEAS(T1L110, GLOBAL(MB1L2),  ,  ,  ,  ,  , U1_INIT_REQ,  );


--T1L46 is Sdram_Control_4Port:u6|command:command1|WE_N~73 at LCCOMB_X34_Y19_N2
T1L46 = !T1_do_reada & !T1_do_writea & T1_do_rw;


--T1L47 is Sdram_Control_4Port:u6|command:command1|WE_N~74 at LCCOMB_X34_Y19_N24
T1L47 = T1_do_refresh # T1L109 & (T1_rw_flag # !T1L46);


--T1L7 is Sdram_Control_4Port:u6|command:command1|CAS_N~114 at LCCOMB_X34_Y19_N4
T1L7 = !T1_do_refresh & (T1_do_precharge # !T1_do_load_mode & !T1L46);


--T1_oe4 is Sdram_Control_4Port:u6|command:command1|oe4 at LCFF_X34_Y19_N11
T1_oe4 = DFFEAS(T1L93, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--T1L15 is Sdram_Control_4Port:u6|command:command1|RAS_N~164 at LCCOMB_X34_Y19_N12
T1L15 = T1_do_precharge & (T1_rw_flag # T1_oe4);


--T1L16 is Sdram_Control_4Port:u6|command:command1|RAS_N~165 at LCCOMB_X34_Y19_N8
T1L16 = !T1_do_refresh & (T1L15 # !T1L57 & T1L109);


--U1_SADDR[22] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[22] at LCFF_X34_Y19_N7
U1_SADDR[22] = DFFEAS(U1L62, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--T1_do_initial is Sdram_Control_4Port:u6|command:command1|do_initial at LCFF_X34_Y19_N23
T1_do_initial = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2),  ,  ,  , U1_INIT_REQ,  ,  , VCC);


--T1L12 is Sdram_Control_4Port:u6|command:command1|CS_N~22 at LCCOMB_X34_Y19_N16
T1L12 = U1_SADDR[22] & T1L109 & !T1_do_refresh & !T1_do_initial;


--U1_SADDR[20] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[20] at LCFF_X35_Y19_N13
U1_SADDR[20] = DFFEAS(U1L58, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--T1L4 is Sdram_Control_4Port:u6|command:command1|BA~32 at LCCOMB_X35_Y19_N18
T1L4 = U1_SADDR[20] & !T1_do_load_mode & !T1_do_precharge;


--U1_SADDR[21] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[21] at LCFF_X35_Y19_N11
U1_SADDR[21] = DFFEAS(U1L60, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--T1L5 is Sdram_Control_4Port:u6|command:command1|BA~33 at LCCOMB_X35_Y19_N0
T1L5 = U1_SADDR[21] & !T1_do_load_mode & !T1_do_precharge;


--C1L83 is Reset_Delay:u2|oRST_2~15 at LCCOMB_X30_Y21_N2
C1L83 = C1_oRST_2 # C1L74 & C1_Cont[20] & C1_Cont[21];


--Z4_delayed_wrptr_g[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[2] at LCFF_X20_Y19_N31
Z4_delayed_wrptr_g[2] = DFFEAS(Z4L6, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z4_delayed_wrptr_g[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[0] at LCFF_X20_Y19_N15
Z4_delayed_wrptr_g[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  , Z4_wrptr_g[0],  ,  , VCC);


--Z4_delayed_wrptr_g[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[1] at LCFF_X20_Y19_N1
Z4_delayed_wrptr_g[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  , Z4_wrptr_g[1],  ,  , VCC);


--Z4_delayed_wrptr_g[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[6] at LCFF_X16_Y19_N7
Z4_delayed_wrptr_g[6] = DFFEAS(Z4L14, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z4_delayed_wrptr_g[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[8] at LCFF_X19_Y20_N17
Z4_delayed_wrptr_g[8] = DFFEAS(Z4L18, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z4_delayed_wrptr_g[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[3] at LCFF_X20_Y19_N27
Z4_delayed_wrptr_g[3] = DFFEAS(Z4L8, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z4_delayed_wrptr_g[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[4] at LCFF_X18_Y20_N17
Z4_delayed_wrptr_g[4] = DFFEAS(Z4L10, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z4_delayed_wrptr_g[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[5] at LCFF_X17_Y19_N3
Z4_delayed_wrptr_g[5] = DFFEAS(Z4L12, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z4_delayed_wrptr_g[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[7] at LCFF_X17_Y20_N17
Z4_delayed_wrptr_g[7] = DFFEAS(Z4L16, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z4_rdaclr is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdaclr at LCFF_X33_Y2_N17
Z4_rdaclr = DFFEAS(Z4L23, !GLOBAL(A1L9), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--G1L30 is Sdram_Control_4Port:u6|Equal~1127 at LCCOMB_X31_Y17_N6
G1L30 = G1L35 & !G1_ST[8] & G1_ST[2] & G1L21;


--G1L48 is Sdram_Control_4Port:u6|OUT_VALID~138 at LCCOMB_X30_Y17_N28
G1L48 = G1_Read & (G1L30 # G1L29 & G1_OUT_VALID) # !G1_Read & (G1_OUT_VALID);


--EB11_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[8] at LCFF_X28_Y21_N29
EB11_dffe5a[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  , LB3_dffe9a[8],  ,  , VCC);


--Z3_delayed_wrptr_g[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[8] at LCFF_X29_Y21_N27
Z3_delayed_wrptr_g[8] = DFFEAS(Z3L17, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB12_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[7] at LCFF_X29_Y20_N29
EB12_dffe5a[7] = DFFEAS(CB11_xor7, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB11_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[7] at LCFF_X28_Y20_N1
EB11_dffe5a[7] = DFFEAS(CB12_xor7, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB12_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[6] at LCFF_X29_Y20_N21
EB12_dffe5a[6] = DFFEAS(CB11_xor6, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB11_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[6] at LCFF_X28_Y20_N27
EB11_dffe5a[6] = DFFEAS(CB12_xor6, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB12_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5] at LCFF_X28_Y21_N23
EB12_dffe5a[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  , CB11_xor5,  ,  , VCC);


--EB11_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5] at LCFF_X28_Y20_N13
EB11_dffe5a[5] = DFFEAS(CB12_xor5, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB12_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[4] at LCFF_X29_Y20_N23
EB12_dffe5a[4] = DFFEAS(CB11_xor4, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB11_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[4] at LCFF_X28_Y20_N21
EB11_dffe5a[4] = DFFEAS(CB12_xor4, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB12_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[3] at LCFF_X28_Y21_N9
EB12_dffe5a[3] = DFFEAS(CB11_xor3, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB11_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3] at LCFF_X28_Y21_N3
EB11_dffe5a[3] = DFFEAS(CB12_xor3, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB12_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2] at LCFF_X28_Y21_N17
EB12_dffe5a[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  , CB11_xor2,  ,  , VCC);


--EB11_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[2] at LCFF_X28_Y21_N1
EB11_dffe5a[2] = DFFEAS(CB12_xor2, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB12_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1] at LCFF_X28_Y21_N7
EB12_dffe5a[1] = DFFEAS(CB11_xor1, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB11_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[1] at LCFF_X28_Y21_N5
EB11_dffe5a[1] = DFFEAS(CB12_xor1, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB12_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0] at LCFF_X28_Y21_N11
EB12_dffe5a[0] = DFFEAS(CB11_xor0, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB11_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[0] at LCFF_X28_Y21_N31
EB11_dffe5a[0] = DFFEAS(CB12_xor0, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--DB6L2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~260 at LCCOMB_X28_Y21_N12
DB6L2 = CARRY(EB12_dffe5a[0] # !EB11_dffe5a[0]);


--DB6L4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~262 at LCCOMB_X28_Y21_N14
DB6L4 = CARRY(EB12_dffe5a[1] & EB11_dffe5a[1] & !DB6L2 # !EB12_dffe5a[1] & (EB11_dffe5a[1] # !DB6L2));


--DB6L6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~264 at LCCOMB_X28_Y21_N16
DB6L6 = CARRY(EB12_dffe5a[2] & (!DB6L4 # !EB11_dffe5a[2]) # !EB12_dffe5a[2] & !EB11_dffe5a[2] & !DB6L4);


--DB6L8 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~266 at LCCOMB_X28_Y21_N18
DB6L8 = CARRY(EB12_dffe5a[3] & EB11_dffe5a[3] & !DB6L6 # !EB12_dffe5a[3] & (EB11_dffe5a[3] # !DB6L6));


--DB6L10 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~268 at LCCOMB_X28_Y21_N20
DB6L10 = CARRY(EB12_dffe5a[4] & (!DB6L8 # !EB11_dffe5a[4]) # !EB12_dffe5a[4] & !EB11_dffe5a[4] & !DB6L8);


--DB6L12 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~270 at LCCOMB_X28_Y21_N22
DB6L12 = CARRY(EB11_dffe5a[5] & (!DB6L10 # !EB12_dffe5a[5]) # !EB11_dffe5a[5] & !EB12_dffe5a[5] & !DB6L10);


--DB6L14 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~272 at LCCOMB_X28_Y21_N24
DB6L14 = CARRY(EB12_dffe5a[6] & (!DB6L12 # !EB11_dffe5a[6]) # !EB12_dffe5a[6] & !EB11_dffe5a[6] & !DB6L12);


--DB6L16 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~274 at LCCOMB_X28_Y21_N26
DB6L16 = CARRY(EB12_dffe5a[7] & EB11_dffe5a[7] & !DB6L14 # !EB12_dffe5a[7] & (EB11_dffe5a[7] # !DB6L14));


--DB6L17 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~275 at LCCOMB_X28_Y21_N28
DB6L17 = Z3_delayed_wrptr_g[8] $ DB6L16 $ !EB11_dffe5a[8];


--EB2_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[8] at LCFF_X28_Y19_N23
EB2_dffe5a[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  , KB1_dffe7a[8],  ,  , VCC);


--EB1_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[8] at LCFF_X27_Y16_N25
EB1_dffe5a[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  , Z1_rdptr_g[8],  ,  , VCC);


--EB2_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[7] at LCFF_X28_Y17_N9
EB2_dffe5a[7] = DFFEAS(CB2_xor7, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB1_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[7] at LCFF_X28_Y17_N11
EB1_dffe5a[7] = DFFEAS(CB1_xor7, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB2_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[6] at LCFF_X28_Y17_N23
EB2_dffe5a[6] = DFFEAS(CB2_xor6, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB1_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[6] at LCFF_X28_Y17_N17
EB1_dffe5a[6] = DFFEAS(CB1_xor6, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB2_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[5] at LCFF_X28_Y19_N17
EB2_dffe5a[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  , CB2_xor5,  ,  , VCC);


--EB1_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[5] at LCFF_X28_Y17_N13
EB1_dffe5a[5] = DFFEAS(CB1_xor5, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB2_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[4] at LCFF_X28_Y17_N15
EB2_dffe5a[4] = DFFEAS(CB2_xor4, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB1_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[4] at LCFF_X27_Y16_N15
EB1_dffe5a[4] = DFFEAS(CB1_xor4, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB2_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[3] at LCFF_X28_Y19_N29
EB2_dffe5a[3] = DFFEAS(CB2_xor3, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB1_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[3] at LCFF_X28_Y17_N29
EB1_dffe5a[3] = DFFEAS(CB1_xor3, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB2_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[2] at LCFF_X28_Y19_N11
EB2_dffe5a[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  , CB2_xor2,  ,  , VCC);


--EB1_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2] at LCFF_X28_Y17_N5
EB1_dffe5a[2] = DFFEAS(CB1_xor2, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB2_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[1] at LCFF_X28_Y18_N1
EB2_dffe5a[1] = DFFEAS(CB2_xor1, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB1_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[1] at LCFF_X27_Y16_N5
EB1_dffe5a[1] = DFFEAS(CB1_xor1, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB2_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[0] at LCFF_X28_Y18_N13
EB2_dffe5a[0] = DFFEAS(CB2_xor0, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB1_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[0] at LCFF_X27_Y16_N17
EB1_dffe5a[0] = DFFEAS(CB1_xor0, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--DB1L2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~274 at LCCOMB_X28_Y19_N6
DB1L2 = CARRY(EB2_dffe5a[0] # !EB1_dffe5a[0]);


--DB1L4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~276 at LCCOMB_X28_Y19_N8
DB1L4 = CARRY(EB1_dffe5a[1] & (!DB1L2 # !EB2_dffe5a[1]) # !EB1_dffe5a[1] & !EB2_dffe5a[1] & !DB1L2);


--DB1L6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~278 at LCCOMB_X28_Y19_N10
DB1L6 = CARRY(EB2_dffe5a[2] & (!DB1L4 # !EB1_dffe5a[2]) # !EB2_dffe5a[2] & !EB1_dffe5a[2] & !DB1L4);


--DB1L8 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~280 at LCCOMB_X28_Y19_N12
DB1L8 = CARRY(EB1_dffe5a[3] & (!DB1L6 # !EB2_dffe5a[3]) # !EB1_dffe5a[3] & !EB2_dffe5a[3] & !DB1L6);


--DB1L10 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~282 at LCCOMB_X28_Y19_N14
DB1L10 = CARRY(EB1_dffe5a[4] & EB2_dffe5a[4] & !DB1L8 # !EB1_dffe5a[4] & (EB2_dffe5a[4] # !DB1L8));


--DB1L12 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~284 at LCCOMB_X28_Y19_N16
DB1L12 = CARRY(EB2_dffe5a[5] & EB1_dffe5a[5] & !DB1L10 # !EB2_dffe5a[5] & (EB1_dffe5a[5] # !DB1L10));


--DB1L14 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~286 at LCCOMB_X28_Y19_N18
DB1L14 = CARRY(EB2_dffe5a[6] & (!DB1L12 # !EB1_dffe5a[6]) # !EB2_dffe5a[6] & !EB1_dffe5a[6] & !DB1L12);


--DB1L16 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~288 at LCCOMB_X28_Y19_N20
DB1L16 = CARRY(EB2_dffe5a[7] & EB1_dffe5a[7] & !DB1L14 # !EB2_dffe5a[7] & (EB1_dffe5a[7] # !DB1L14));


--DB1L17 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~289 at LCCOMB_X28_Y19_N22
DB1L17 = EB1_dffe5a[8] $ DB1L16 $ EB2_dffe5a[8];


--G1_mRD_DONE is Sdram_Control_4Port:u6|mRD_DONE at LCFF_X30_Y17_N1
G1_mRD_DONE = DFFEAS(G1L270, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--EB6_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[8] at LCFF_X48_Y19_N25
EB6_dffe5a[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  , KB2_dffe7a[8],  ,  , VCC);


--EB5_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[8] at LCFF_X47_Y21_N19
EB5_dffe5a[8] = DFFEAS(EB5L11, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB6_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[7] at LCFF_X49_Y19_N7
EB6_dffe5a[7] = DFFEAS(CB6_xor7, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB5_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[7] at LCFF_X49_Y19_N13
EB5_dffe5a[7] = DFFEAS(CB5_xor7, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB6_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[6] at LCFF_X49_Y19_N25
EB6_dffe5a[6] = DFFEAS(CB6_xor6, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB5_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[6] at LCFF_X49_Y19_N23
EB5_dffe5a[6] = DFFEAS(CB5_xor6, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB6_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[5] at LCFF_X48_Y19_N19
EB6_dffe5a[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  , CB6_xor5,  ,  , VCC);


--EB5_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[5] at LCFF_X49_Y19_N27
EB5_dffe5a[5] = DFFEAS(CB5_xor5, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB6_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[4] at LCFF_X49_Y19_N5
EB6_dffe5a[4] = DFFEAS(CB6_xor4, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB5_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[4] at LCFF_X49_Y19_N11
EB5_dffe5a[4] = DFFEAS(CB5_xor4, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB6_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[3] at LCFF_X48_Y19_N5
EB6_dffe5a[3] = DFFEAS(CB6_xor3, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB5_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[3] at LCFF_X49_Y19_N17
EB5_dffe5a[3] = DFFEAS(CB5_xor3, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB6_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[2] at LCFF_X48_Y19_N13
EB6_dffe5a[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  , CB6_xor2,  ,  , VCC);


--EB5_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2] at LCFF_X49_Y19_N9
EB5_dffe5a[2] = DFFEAS(CB5_xor2, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB6_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[1] at LCFF_X51_Y19_N7
EB6_dffe5a[1] = DFFEAS(CB6_xor1, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB5_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[1] at LCFF_X47_Y19_N3
EB5_dffe5a[1] = DFFEAS(CB5_xor1, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB6_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[0] at LCFF_X51_Y19_N1
EB6_dffe5a[0] = DFFEAS(CB6_xor0, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB5_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[0] at LCFF_X47_Y19_N15
EB5_dffe5a[0] = DFFEAS(CB5_xor0, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--DB3L2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~267 at LCCOMB_X48_Y19_N8
DB3L2 = CARRY(EB6_dffe5a[0] # !EB5_dffe5a[0]);


--DB3L4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~269 at LCCOMB_X48_Y19_N10
DB3L4 = CARRY(EB5_dffe5a[1] & (!DB3L2 # !EB6_dffe5a[1]) # !EB5_dffe5a[1] & !EB6_dffe5a[1] & !DB3L2);


--DB3L6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~271 at LCCOMB_X48_Y19_N12
DB3L6 = CARRY(EB6_dffe5a[2] & (!DB3L4 # !EB5_dffe5a[2]) # !EB6_dffe5a[2] & !EB5_dffe5a[2] & !DB3L4);


--DB3L8 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~273 at LCCOMB_X48_Y19_N14
DB3L8 = CARRY(EB5_dffe5a[3] & (!DB3L6 # !EB6_dffe5a[3]) # !EB5_dffe5a[3] & !EB6_dffe5a[3] & !DB3L6);


--DB3L10 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~275 at LCCOMB_X48_Y19_N16
DB3L10 = CARRY(EB6_dffe5a[4] & (!DB3L8 # !EB5_dffe5a[4]) # !EB6_dffe5a[4] & !EB5_dffe5a[4] & !DB3L8);


--DB3L12 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~277 at LCCOMB_X48_Y19_N18
DB3L12 = CARRY(EB5_dffe5a[5] & (!DB3L10 # !EB6_dffe5a[5]) # !EB5_dffe5a[5] & !EB6_dffe5a[5] & !DB3L10);


--DB3L14 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~279 at LCCOMB_X48_Y19_N20
DB3L14 = CARRY(EB6_dffe5a[6] & (!DB3L12 # !EB5_dffe5a[6]) # !EB6_dffe5a[6] & !EB5_dffe5a[6] & !DB3L12);


--DB3L16 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~281 at LCCOMB_X48_Y19_N22
DB3L16 = CARRY(EB6_dffe5a[7] & EB5_dffe5a[7] & !DB3L14 # !EB6_dffe5a[7] & (EB5_dffe5a[7] # !DB3L14));


--DB3L17 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:rdusedw_sub|add_sub_cella[0]~282 at LCCOMB_X48_Y19_N24
DB3L17 = EB6_dffe5a[8] $ DB3L16 $ !EB5_dffe5a[8];


--G1L61 is Sdram_Control_4Port:u6|RD_MASK~239 at LCCOMB_X29_Y19_N6
G1L61 = !DB6L17 & !DB1L17 & DB3L17 & !G1_mRD_DONE;


--EB15_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[8] at LCFF_X24_Y19_N25
EB15_dffe5a[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  , LB4_dffe9a[8],  ,  , VCC);


--EB16_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[7] at LCFF_X20_Y19_N3
EB16_dffe5a[7] = DFFEAS(CB15_xor7, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB15_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[7] at LCFF_X25_Y19_N7
EB15_dffe5a[7] = DFFEAS(CB16_xor7, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB16_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[6] at LCFF_X20_Y19_N29
EB16_dffe5a[6] = DFFEAS(CB15_xor6, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB15_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[6] at LCFF_X25_Y19_N23
EB15_dffe5a[6] = DFFEAS(CB16_xor6, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB16_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5] at LCFF_X24_Y19_N19
EB16_dffe5a[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  , CB15_xor5,  ,  , VCC);


--EB15_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5] at LCFF_X25_Y19_N11
EB15_dffe5a[5] = DFFEAS(CB16_xor5, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB16_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[4] at LCFF_X20_Y19_N21
EB16_dffe5a[4] = DFFEAS(CB15_xor4, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB15_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[4] at LCFF_X25_Y19_N31
EB15_dffe5a[4] = DFFEAS(CB16_xor4, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB16_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[3] at LCFF_X24_Y19_N29
EB16_dffe5a[3] = DFFEAS(CB15_xor3, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB15_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3] at LCFF_X24_Y19_N3
EB15_dffe5a[3] = DFFEAS(CB16_xor3, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB16_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2] at LCFF_X24_Y19_N13
EB16_dffe5a[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  , CB15_xor2,  ,  , VCC);


--EB15_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[2] at LCFF_X24_Y19_N7
EB15_dffe5a[2] = DFFEAS(CB16_xor2, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB16_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1] at LCFF_X24_Y19_N5
EB16_dffe5a[1] = DFFEAS(CB15_xor1, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB15_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[1] at LCFF_X24_Y19_N1
EB15_dffe5a[1] = DFFEAS(CB16_xor1, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB16_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0] at LCFF_X24_Y19_N27
EB16_dffe5a[0] = DFFEAS(CB15_xor0, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--EB15_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[0] at LCFF_X24_Y19_N31
EB15_dffe5a[0] = DFFEAS(CB16_xor0, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--DB8L2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~331 at LCCOMB_X24_Y19_N8
DB8L2 = CARRY(EB16_dffe5a[0] # !EB15_dffe5a[0]);


--DB8L4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~333 at LCCOMB_X24_Y19_N10
DB8L4 = CARRY(EB16_dffe5a[1] & EB15_dffe5a[1] & !DB8L2 # !EB16_dffe5a[1] & (EB15_dffe5a[1] # !DB8L2));


--DB8L6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~335 at LCCOMB_X24_Y19_N12
DB8L6 = CARRY(EB16_dffe5a[2] & (!DB8L4 # !EB15_dffe5a[2]) # !EB16_dffe5a[2] & !EB15_dffe5a[2] & !DB8L4);


--DB8L8 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~337 at LCCOMB_X24_Y19_N14
DB8L8 = CARRY(EB16_dffe5a[3] & EB15_dffe5a[3] & !DB8L6 # !EB16_dffe5a[3] & (EB15_dffe5a[3] # !DB8L6));


--DB8L10 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~339 at LCCOMB_X24_Y19_N16
DB8L10 = CARRY(EB16_dffe5a[4] & (!DB8L8 # !EB15_dffe5a[4]) # !EB16_dffe5a[4] & !EB15_dffe5a[4] & !DB8L8);


--DB8L12 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~341 at LCCOMB_X24_Y19_N18
DB8L12 = CARRY(EB15_dffe5a[5] & (!DB8L10 # !EB16_dffe5a[5]) # !EB15_dffe5a[5] & !EB16_dffe5a[5] & !DB8L10);


--DB8L14 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~343 at LCCOMB_X24_Y19_N20
DB8L14 = CARRY(EB16_dffe5a[6] & (!DB8L12 # !EB15_dffe5a[6]) # !EB16_dffe5a[6] & !EB15_dffe5a[6] & !DB8L12);


--DB8L16 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~345 at LCCOMB_X24_Y19_N22
DB8L16 = CARRY(EB15_dffe5a[7] & (!DB8L14 # !EB16_dffe5a[7]) # !EB15_dffe5a[7] & !EB16_dffe5a[7] & !DB8L14);


--DB8L17 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~346 at LCCOMB_X24_Y19_N24
DB8L17 = EB15_dffe5a[8] $ Z4_delayed_wrptr_g[8] $ DB8L16;


--DB8L19 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~348 at LCCOMB_X28_Y19_N24
DB8L19 = DB3L17 & !DB6L17 & !DB1L17 & DB8L17;


--G1L57 is Sdram_Control_4Port:u6|RD_MASK[1]~240 at LCCOMB_X30_Y19_N26
G1L57 = G1_mWR # G1_RD_MASK[1] # G1_RD_MASK[0] # !C1_oRST_0;


--G1_WR_MASK[1] is Sdram_Control_4Port:u6|WR_MASK[1] at LCFF_X30_Y19_N19
G1_WR_MASK[1] = DFFEAS(G1L123, GLOBAL(MB1L2),  ,  , G1L278,  ,  ,  ,  );


--G1_WR_MASK[0] is Sdram_Control_4Port:u6|WR_MASK[0] at LCFF_X30_Y19_N11
G1_WR_MASK[0] = DFFEAS(G1L124, GLOBAL(MB1L2),  ,  , G1L278,  ,  ,  ,  );


--G1L58 is Sdram_Control_4Port:u6|RD_MASK[1]~241 at LCCOMB_X29_Y18_N0
G1L58 = G1_mRD # G1_WR_MASK[0] # G1_WR_MASK[1];


--G1L59 is Sdram_Control_4Port:u6|RD_MASK[1]~242 at LCCOMB_X30_Y19_N16
G1L59 = !G1L58 & G1L27 & !DB8L19 & !G1L57;


--G1L60 is Sdram_Control_4Port:u6|RD_MASK[1]~243 at LCCOMB_X30_Y19_N20
G1L60 = G1L59 # G1_mRD_DONE;


--GB4_parity_ff is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity_ff at LCFF_X21_Y19_N13
GB4_parity_ff = DFFEAS(GB4_parity, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--GB4_parity is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity at LCCOMB_X21_Y19_N12
GB4_parity = GB4_parity_ff & !Z4_valid_wrreq & VCC # !GB4_parity_ff & Z4_valid_wrreq;

--GB4L31 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity~COUT at LCCOMB_X21_Y19_N12
GB4L31 = CARRY(!GB4_parity_ff & Z4_valid_wrreq);


--GB4_countera0 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera0 at LCCOMB_X21_Y19_N14
GB4_countera0 = Z4_valid_wrreq & (GB4L31 $ (GND # !GB4_counter_ffa[0])) # !Z4_valid_wrreq & (GB4_counter_ffa[0] # GND);

--GB4L12 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera0~COUT at LCCOMB_X21_Y19_N14
GB4L12 = CARRY(!GB4L31 # !Z4_valid_wrreq);


--GB4_countera1 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera1 at LCCOMB_X21_Y19_N16
GB4_countera1 = GB4L12 & GB4_power_modified_counter_values[1] & (VCC) # !GB4L12 & (GB4_counter_ffa[0] $ (!GB4_power_modified_counter_values[1] & VCC));

--GB4L14 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera1~COUT at LCCOMB_X21_Y19_N16
GB4L14 = CARRY(GB4_counter_ffa[0] & !GB4L12);


--GB4_countera2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera2 at LCCOMB_X21_Y19_N18
GB4_countera2 = GB4L14 & (GB4_power_modified_counter_values[1] $ (GB4_power_modified_counter_values[2] & VCC)) # !GB4L14 & (GB4_power_modified_counter_values[2] # GND);

--GB4L16 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera2~COUT at LCCOMB_X21_Y19_N18
GB4L16 = CARRY(GB4_power_modified_counter_values[1] # !GB4L14);


--GB4_countera3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera3 at LCCOMB_X21_Y19_N20
GB4_countera3 = GB4L16 & GB4_power_modified_counter_values[3] & (VCC) # !GB4L16 & (GB4_power_modified_counter_values[2] $ (GB4_power_modified_counter_values[3] # GND));

--GB4L18 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera3~COUT at LCCOMB_X21_Y19_N20
GB4L18 = CARRY(!GB4_power_modified_counter_values[2] & !GB4L16);


--GB4_countera4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera4 at LCCOMB_X21_Y19_N22
GB4_countera4 = GB4L18 & (GB4_power_modified_counter_values[3] $ (GB4_power_modified_counter_values[4] & VCC)) # !GB4L18 & (GB4_power_modified_counter_values[4] # GND);

--GB4L20 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera4~COUT at LCCOMB_X21_Y19_N22
GB4L20 = CARRY(GB4_power_modified_counter_values[3] # !GB4L18);


--GB4_countera5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera5 at LCCOMB_X21_Y19_N24
GB4_countera5 = GB4L20 & GB4_power_modified_counter_values[5] & (VCC) # !GB4L20 & (GB4_power_modified_counter_values[4] $ (GB4_power_modified_counter_values[5] # GND));

--GB4L22 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera5~COUT at LCCOMB_X21_Y19_N24
GB4L22 = CARRY(!GB4_power_modified_counter_values[4] & !GB4L20);


--GB4_countera6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera6 at LCCOMB_X21_Y19_N26
GB4_countera6 = GB4L22 & (GB4_power_modified_counter_values[5] $ (GB4_power_modified_counter_values[6] & VCC)) # !GB4L22 & (GB4_power_modified_counter_values[6] # GND);

--GB4L24 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera6~COUT at LCCOMB_X21_Y19_N26
GB4L24 = CARRY(GB4_power_modified_counter_values[5] # !GB4L22);


--GB4_countera7 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera7 at LCCOMB_X21_Y19_N28
GB4_countera7 = GB4L24 & GB4_power_modified_counter_values[7] & (VCC) # !GB4L24 & (GB4_power_modified_counter_values[6] $ (GB4_power_modified_counter_values[7] # GND));

--GB4L26 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera7~COUT at LCCOMB_X21_Y19_N28
GB4L26 = CARRY(!GB4_power_modified_counter_values[6] & !GB4L24);


--GB4_countera8 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera8 at LCCOMB_X21_Y19_N30
GB4_countera8 = GB4L26 $ GB4_power_modified_counter_values[8];


--C1L77 is Reset_Delay:u2|oRST_0~31 at LCCOMB_X30_Y19_N0
C1L77 = C1_oRST_0 # C1_Cont[21] # C1L74 & C1_Cont[20];


--BB4_parity_ff is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity_ff at LCFF_X18_Y19_N7
BB4_parity_ff = DFFEAS(BB4_parity, GLOBAL(A1L9), GLOBAL(Z4L22),  ,  ,  ,  ,  ,  );


--BB4_parity is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity at LCCOMB_X18_Y19_N6
BB4_parity = BB4_parity_ff & (Z4_rdcnt_addr_ena $ VCC) # !BB4_parity_ff & Z4_rdcnt_addr_ena & VCC;

--BB4L31 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity~COUT at LCCOMB_X18_Y19_N6
BB4L31 = CARRY(BB4_parity_ff & Z4_rdcnt_addr_ena);


--BB4_countera0 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0 at LCCOMB_X18_Y19_N8
BB4_countera0 = Z4_rdcnt_addr_ena & (BB4L31 $ (GND # !BB4_power_modified_counter_values[0])) # !Z4_rdcnt_addr_ena & (BB4_power_modified_counter_values[0] # GND);

--BB4L12 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0~COUT at LCCOMB_X18_Y19_N8
BB4L12 = CARRY(!BB4L31 # !Z4_rdcnt_addr_ena);


--BB4_countera1 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1 at LCCOMB_X18_Y19_N10
BB4_countera1 = BB4L12 & BB4_power_modified_counter_values[1] & (VCC) # !BB4L12 & (BB4_power_modified_counter_values[0] $ (BB4_power_modified_counter_values[1] # GND));

--BB4L14 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1~COUT at LCCOMB_X18_Y19_N10
BB4L14 = CARRY(!BB4_power_modified_counter_values[0] & !BB4L12);


--BB4_countera2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2 at LCCOMB_X18_Y19_N12
BB4_countera2 = BB4L14 & (BB4_power_modified_counter_values[1] $ (BB4_power_modified_counter_values[2] & VCC)) # !BB4L14 & (BB4_power_modified_counter_values[2] # GND);

--BB4L16 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2~COUT at LCCOMB_X18_Y19_N12
BB4L16 = CARRY(BB4_power_modified_counter_values[1] # !BB4L14);


--BB4_countera3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3 at LCCOMB_X18_Y19_N14
BB4_countera3 = BB4L16 & (BB4_power_modified_counter_values[3] & VCC) # !BB4L16 & (BB4_power_modified_counter_values[2] $ (BB4_power_modified_counter_values[3] # GND));

--BB4L18 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3~COUT at LCCOMB_X18_Y19_N14
BB4L18 = CARRY(!BB4_power_modified_counter_values[2] & !BB4L16);


--BB4_countera4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4 at LCCOMB_X18_Y19_N16
BB4_countera4 = BB4L18 & (BB4_power_modified_counter_values[3] $ (BB4_power_modified_counter_values[4] & VCC)) # !BB4L18 & (BB4_power_modified_counter_values[4] # GND);

--BB4L20 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4~COUT at LCCOMB_X18_Y19_N16
BB4L20 = CARRY(BB4_power_modified_counter_values[3] # !BB4L18);


--BB4_countera5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5 at LCCOMB_X18_Y19_N18
BB4_countera5 = BB4L20 & (BB4_power_modified_counter_values[5] & VCC) # !BB4L20 & (BB4_power_modified_counter_values[4] $ (BB4_power_modified_counter_values[5] # GND));

--BB4L22 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5~COUT at LCCOMB_X18_Y19_N18
BB4L22 = CARRY(!BB4_power_modified_counter_values[4] & !BB4L20);


--BB4_countera6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6 at LCCOMB_X18_Y19_N20
BB4_countera6 = BB4L22 & (BB4_power_modified_counter_values[5] $ (BB4_power_modified_counter_values[6] & VCC)) # !BB4L22 & (BB4_power_modified_counter_values[6] # GND);

--BB4L24 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6~COUT at LCCOMB_X18_Y19_N20
BB4L24 = CARRY(BB4_power_modified_counter_values[5] # !BB4L22);


--BB4_countera7 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7 at LCCOMB_X18_Y19_N22
BB4_countera7 = BB4L24 & (BB4_power_modified_counter_values[7] & VCC) # !BB4L24 & (BB4_power_modified_counter_values[6] $ (BB4_power_modified_counter_values[7] # GND));

--BB4L26 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7~COUT at LCCOMB_X18_Y19_N22
BB4L26 = CARRY(!BB4_power_modified_counter_values[6] & !BB4L24);


--BB4_countera8 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera8 at LCCOMB_X18_Y19_N24
BB4_countera8 = BB4_power_modified_counter_values[8] $ BB4L26;


--Z3_delayed_wrptr_g[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[7] at LCFF_X27_Y22_N9
Z3_delayed_wrptr_g[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  , Z3_wrptr_g[7],  ,  , VCC);


--Z3_delayed_wrptr_g[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[2] at LCFF_X29_Y20_N17
Z3_delayed_wrptr_g[2] = DFFEAS(Z3L6, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z3_delayed_wrptr_g[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[0] at LCFF_X29_Y20_N11
Z3_delayed_wrptr_g[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  , Z3_wrptr_g[0],  ,  , VCC);


--Z3_delayed_wrptr_g[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[1] at LCFF_X29_Y20_N27
Z3_delayed_wrptr_g[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  , Z3_wrptr_g[1],  ,  , VCC);


--Z3_delayed_wrptr_g[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[6] at LCFF_X25_Y18_N5
Z3_delayed_wrptr_g[6] = DFFEAS(Z3L14, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z3_delayed_wrptr_g[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[3] at LCFF_X29_Y20_N9
Z3_delayed_wrptr_g[3] = DFFEAS(Z3L8, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z3_delayed_wrptr_g[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[4] at LCFF_X25_Y21_N31
Z3_delayed_wrptr_g[4] = DFFEAS(Z3L10, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z3_delayed_wrptr_g[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[5] at LCFF_X25_Y20_N17
Z3_delayed_wrptr_g[5] = DFFEAS(Z3L12, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--G1L62 is Sdram_Control_4Port:u6|RD_MASK~244 at LCCOMB_X29_Y19_N2
G1L62 = DB6L17 & !DB1L17 & DB3L17 & !G1_mRD_DONE;


--GB3_parity_ff is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity_ff at LCFF_X29_Y19_N11
GB3_parity_ff = DFFEAS(GB3_parity, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--GB3_parity is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity at LCCOMB_X29_Y19_N10
GB3_parity = GB3_parity_ff & !Z3_valid_wrreq & VCC # !GB3_parity_ff & Z3_valid_wrreq;

--GB3L31 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity~COUT at LCCOMB_X29_Y19_N10
GB3L31 = CARRY(!GB3_parity_ff & Z3_valid_wrreq);


--GB3_countera0 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera0 at LCCOMB_X29_Y19_N12
GB3_countera0 = Z3_valid_wrreq & (GB3L31 $ (GND # !GB3_counter_ffa[0])) # !Z3_valid_wrreq & (GB3_counter_ffa[0] # GND);

--GB3L12 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera0~COUT at LCCOMB_X29_Y19_N12
GB3L12 = CARRY(!GB3L31 # !Z3_valid_wrreq);


--GB3_countera1 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera1 at LCCOMB_X29_Y19_N14
GB3_countera1 = GB3L12 & (GB3_power_modified_counter_values[1] & VCC) # !GB3L12 & (GB3_counter_ffa[0] $ (!GB3_power_modified_counter_values[1] & VCC));

--GB3L14 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera1~COUT at LCCOMB_X29_Y19_N14
GB3L14 = CARRY(GB3_counter_ffa[0] & !GB3L12);


--GB3_countera2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera2 at LCCOMB_X29_Y19_N16
GB3_countera2 = GB3L14 & (GB3_power_modified_counter_values[1] $ (GB3_power_modified_counter_values[2] & VCC)) # !GB3L14 & (GB3_power_modified_counter_values[2] # GND);

--GB3L16 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera2~COUT at LCCOMB_X29_Y19_N16
GB3L16 = CARRY(GB3_power_modified_counter_values[1] # !GB3L14);


--GB3_countera3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera3 at LCCOMB_X29_Y19_N18
GB3_countera3 = GB3L16 & (GB3_power_modified_counter_values[3] & VCC) # !GB3L16 & (GB3_power_modified_counter_values[2] $ (GB3_power_modified_counter_values[3] # GND));

--GB3L18 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera3~COUT at LCCOMB_X29_Y19_N18
GB3L18 = CARRY(!GB3_power_modified_counter_values[2] & !GB3L16);


--GB3_countera4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera4 at LCCOMB_X29_Y19_N20
GB3_countera4 = GB3L18 & (GB3_power_modified_counter_values[3] $ (GB3_power_modified_counter_values[4] & VCC)) # !GB3L18 & (GB3_power_modified_counter_values[4] # GND);

--GB3L20 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera4~COUT at LCCOMB_X29_Y19_N20
GB3L20 = CARRY(GB3_power_modified_counter_values[3] # !GB3L18);


--GB3_countera5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera5 at LCCOMB_X29_Y19_N22
GB3_countera5 = GB3L20 & (GB3_power_modified_counter_values[5] & VCC) # !GB3L20 & (GB3_power_modified_counter_values[4] $ (GB3_power_modified_counter_values[5] # GND));

--GB3L22 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera5~COUT at LCCOMB_X29_Y19_N22
GB3L22 = CARRY(!GB3_power_modified_counter_values[4] & !GB3L20);


--GB3_countera6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera6 at LCCOMB_X29_Y19_N24
GB3_countera6 = GB3L22 & (GB3_power_modified_counter_values[5] $ (GB3_power_modified_counter_values[6] & VCC)) # !GB3L22 & (GB3_power_modified_counter_values[6] # GND);

--GB3L24 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera6~COUT at LCCOMB_X29_Y19_N24
GB3L24 = CARRY(GB3_power_modified_counter_values[5] # !GB3L22);


--GB3_countera7 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera7 at LCCOMB_X29_Y19_N26
GB3_countera7 = GB3L24 & (GB3_power_modified_counter_values[7] & VCC) # !GB3L24 & (GB3_power_modified_counter_values[6] $ (GB3_power_modified_counter_values[7] # GND));

--GB3L26 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera7~COUT at LCCOMB_X29_Y19_N26
GB3L26 = CARRY(!GB3_power_modified_counter_values[6] & !GB3L24);


--GB3_countera8 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera8 at LCCOMB_X29_Y19_N28
GB3_countera8 = GB3L26 $ GB3_power_modified_counter_values[8];


--BB3_parity_ff is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity_ff at LCFF_X27_Y20_N7
BB3_parity_ff = DFFEAS(BB3_parity, GLOBAL(A1L9), GLOBAL(Z4L22),  ,  ,  ,  ,  ,  );


--BB3_parity is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity at LCCOMB_X27_Y20_N6
BB3_parity = BB3_parity_ff & (Z3_rdcnt_addr_ena $ VCC) # !BB3_parity_ff & Z3_rdcnt_addr_ena & VCC;

--BB3L31 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity~COUT at LCCOMB_X27_Y20_N6
BB3L31 = CARRY(BB3_parity_ff & Z3_rdcnt_addr_ena);


--BB3_countera0 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0 at LCCOMB_X27_Y20_N8
BB3_countera0 = Z3_rdcnt_addr_ena & (BB3L31 $ (GND # !BB3_power_modified_counter_values[0])) # !Z3_rdcnt_addr_ena & (BB3_power_modified_counter_values[0] # GND);

--BB3L12 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0~COUT at LCCOMB_X27_Y20_N8
BB3L12 = CARRY(!BB3L31 # !Z3_rdcnt_addr_ena);


--BB3_countera1 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1 at LCCOMB_X27_Y20_N10
BB3_countera1 = BB3L12 & BB3_power_modified_counter_values[1] & (VCC) # !BB3L12 & (BB3_power_modified_counter_values[0] $ (BB3_power_modified_counter_values[1] # GND));

--BB3L14 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1~COUT at LCCOMB_X27_Y20_N10
BB3L14 = CARRY(!BB3_power_modified_counter_values[0] & !BB3L12);


--BB3_countera2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2 at LCCOMB_X27_Y20_N12
BB3_countera2 = BB3L14 & (BB3_power_modified_counter_values[1] $ (BB3_power_modified_counter_values[2] & VCC)) # !BB3L14 & (BB3_power_modified_counter_values[2] # GND);

--BB3L16 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2~COUT at LCCOMB_X27_Y20_N12
BB3L16 = CARRY(BB3_power_modified_counter_values[1] # !BB3L14);


--BB3_countera3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3 at LCCOMB_X27_Y20_N14
BB3_countera3 = BB3L16 & (BB3_power_modified_counter_values[3] & VCC) # !BB3L16 & (BB3_power_modified_counter_values[2] $ (BB3_power_modified_counter_values[3] # GND));

--BB3L18 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3~COUT at LCCOMB_X27_Y20_N14
BB3L18 = CARRY(!BB3_power_modified_counter_values[2] & !BB3L16);


--BB3_countera4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4 at LCCOMB_X27_Y20_N16
BB3_countera4 = BB3L18 & (BB3_power_modified_counter_values[3] $ (BB3_power_modified_counter_values[4] & VCC)) # !BB3L18 & (BB3_power_modified_counter_values[4] # GND);

--BB3L20 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4~COUT at LCCOMB_X27_Y20_N16
BB3L20 = CARRY(BB3_power_modified_counter_values[3] # !BB3L18);


--BB3_countera5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5 at LCCOMB_X27_Y20_N18
BB3_countera5 = BB3L20 & (BB3_power_modified_counter_values[5] & VCC) # !BB3L20 & (BB3_power_modified_counter_values[4] $ (BB3_power_modified_counter_values[5] # GND));

--BB3L22 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5~COUT at LCCOMB_X27_Y20_N18
BB3L22 = CARRY(!BB3_power_modified_counter_values[4] & !BB3L20);


--BB3_countera6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6 at LCCOMB_X27_Y20_N20
BB3_countera6 = BB3L22 & (BB3_power_modified_counter_values[5] $ (BB3_power_modified_counter_values[6] & VCC)) # !BB3L22 & (BB3_power_modified_counter_values[6] # GND);

--BB3L24 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6~COUT at LCCOMB_X27_Y20_N20
BB3L24 = CARRY(BB3_power_modified_counter_values[5] # !BB3L22);


--BB3_countera7 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7 at LCCOMB_X27_Y20_N22
BB3_countera7 = BB3L24 & (BB3_power_modified_counter_values[7] & VCC) # !BB3L24 & (BB3_power_modified_counter_values[6] $ (BB3_power_modified_counter_values[7] # GND));

--BB3L26 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7~COUT at LCCOMB_X27_Y20_N22
BB3L26 = CARRY(!BB3_power_modified_counter_values[6] & !BB3L24);


--BB3_countera8 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera8 at LCCOMB_X27_Y20_N24
BB3_countera8 = BB3_power_modified_counter_values[8] $ BB3L26;


--JB1_q_a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[0] at M4K_X26_Y18
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 9, Port B Depth: 512, Port B Width: 9
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB1_q_a[0]_PORT_A_data_in_reg = DFFE(JB1_q_a[0]_PORT_A_data_in, JB1_q_a[0]_clock_0, , , JB1_q_a[0]_clock_enable_0);
JB1_q_a[0]_PORT_B_data_in = BUS(RB3_q_b[5], RB3_q_b[6], RB3_q_b[7], RB3_q_b[8], RB3_q_b[9], RB2_q_b[6], RB2_q_b[8], RB2_q_b[9], RB1_q_b[5]);
JB1_q_a[0]_PORT_B_data_in_reg = DFFE(JB1_q_a[0]_PORT_B_data_in, JB1_q_a[0]_clock_1, , , JB1_q_a[0]_clock_enable_1);
JB1_q_a[0]_PORT_A_address = BUS(BB1_power_modified_counter_values[0], BB1_power_modified_counter_values[1], BB1_power_modified_counter_values[2], BB1_power_modified_counter_values[3], BB1_power_modified_counter_values[4], BB1_power_modified_counter_values[5], BB1_power_modified_counter_values[6], BB1_power_modified_counter_values[7], BB1_power_modified_counter_values[8]);
JB1_q_a[0]_PORT_A_address_reg = DFFE(JB1_q_a[0]_PORT_A_address, JB1_q_a[0]_clock_0, , , JB1_q_a[0]_clock_enable_0);
JB1_q_a[0]_PORT_B_address = BUS(Z1_wrptr_g[0], Z1_wrptr_g[1], Z1_wrptr_g[2], Z1_wrptr_g[3], Z1_wrptr_g[4], Z1_wrptr_g[5], Z1_wrptr_g[6], Z1_wrptr_g[7], Z1_wrptr_g[8]);
JB1_q_a[0]_PORT_B_address_reg = DFFE(JB1_q_a[0]_PORT_B_address, JB1_q_a[0]_clock_1, , , JB1_q_a[0]_clock_enable_1);
JB1_q_a[0]_PORT_A_write_enable = GND;
JB1_q_a[0]_PORT_A_write_enable_reg = DFFE(JB1_q_a[0]_PORT_A_write_enable, JB1_q_a[0]_clock_0, , , JB1_q_a[0]_clock_enable_0);
JB1_q_a[0]_PORT_B_write_enable = Z1_valid_wrreq;
JB1_q_a[0]_PORT_B_write_enable_reg = DFFE(JB1_q_a[0]_PORT_B_write_enable, JB1_q_a[0]_clock_1, , , JB1_q_a[0]_clock_enable_1);
JB1_q_a[0]_clock_0 = GLOBAL(MB1L2);
JB1_q_a[0]_clock_1 = GLOBAL(A1L11);
JB1_q_a[0]_clock_enable_0 = Z1_valid_rdreq;
JB1_q_a[0]_clock_enable_1 = Z1_valid_wrreq;
JB1_q_a[0]_clear_1 = !GLOBAL(C1L78);
JB1_q_a[0]_PORT_A_data_out = MEMORY(JB1_q_a[0]_PORT_A_data_in_reg, JB1_q_a[0]_PORT_B_data_in_reg, JB1_q_a[0]_PORT_A_address_reg, JB1_q_a[0]_PORT_B_address_reg, JB1_q_a[0]_PORT_A_write_enable_reg, JB1_q_a[0]_PORT_B_write_enable_reg, , , JB1_q_a[0]_clock_0, JB1_q_a[0]_clock_1, JB1_q_a[0]_clock_enable_0, JB1_q_a[0]_clock_enable_1, , JB1_q_a[0]_clear_1);
JB1_q_a[0]_PORT_A_data_out_reg = DFFE(JB1_q_a[0]_PORT_A_data_out, JB1_q_a[0]_clock_0, JB1_q_a[0]_clear_1, , JB1_q_a[0]_clock_enable_0);
JB1_q_a[0] = JB1_q_a[0]_PORT_A_data_out_reg[0];

--JB1_q_a[10] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[10] at M4K_X26_Y18
JB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB1_q_a[0]_PORT_A_data_in_reg = DFFE(JB1_q_a[0]_PORT_A_data_in, JB1_q_a[0]_clock_0, , , JB1_q_a[0]_clock_enable_0);
JB1_q_a[0]_PORT_B_data_in = BUS(RB3_q_b[5], RB3_q_b[6], RB3_q_b[7], RB3_q_b[8], RB3_q_b[9], RB2_q_b[6], RB2_q_b[8], RB2_q_b[9], RB1_q_b[5]);
JB1_q_a[0]_PORT_B_data_in_reg = DFFE(JB1_q_a[0]_PORT_B_data_in, JB1_q_a[0]_clock_1, , , JB1_q_a[0]_clock_enable_1);
JB1_q_a[0]_PORT_A_address = BUS(BB1_power_modified_counter_values[0], BB1_power_modified_counter_values[1], BB1_power_modified_counter_values[2], BB1_power_modified_counter_values[3], BB1_power_modified_counter_values[4], BB1_power_modified_counter_values[5], BB1_power_modified_counter_values[6], BB1_power_modified_counter_values[7], BB1_power_modified_counter_values[8]);
JB1_q_a[0]_PORT_A_address_reg = DFFE(JB1_q_a[0]_PORT_A_address, JB1_q_a[0]_clock_0, , , JB1_q_a[0]_clock_enable_0);
JB1_q_a[0]_PORT_B_address = BUS(Z1_wrptr_g[0], Z1_wrptr_g[1], Z1_wrptr_g[2], Z1_wrptr_g[3], Z1_wrptr_g[4], Z1_wrptr_g[5], Z1_wrptr_g[6], Z1_wrptr_g[7], Z1_wrptr_g[8]);
JB1_q_a[0]_PORT_B_address_reg = DFFE(JB1_q_a[0]_PORT_B_address, JB1_q_a[0]_clock_1, , , JB1_q_a[0]_clock_enable_1);
JB1_q_a[0]_PORT_A_write_enable = GND;
JB1_q_a[0]_PORT_A_write_enable_reg = DFFE(JB1_q_a[0]_PORT_A_write_enable, JB1_q_a[0]_clock_0, , , JB1_q_a[0]_clock_enable_0);
JB1_q_a[0]_PORT_B_write_enable = Z1_valid_wrreq;
JB1_q_a[0]_PORT_B_write_enable_reg = DFFE(JB1_q_a[0]_PORT_B_write_enable, JB1_q_a[0]_clock_1, , , JB1_q_a[0]_clock_enable_1);
JB1_q_a[0]_clock_0 = GLOBAL(MB1L2);
JB1_q_a[0]_clock_1 = GLOBAL(A1L11);
JB1_q_a[0]_clock_enable_0 = Z1_valid_rdreq;
JB1_q_a[0]_clock_enable_1 = Z1_valid_wrreq;
JB1_q_a[0]_clear_1 = !GLOBAL(C1L78);
JB1_q_a[0]_PORT_A_data_out = MEMORY(JB1_q_a[0]_PORT_A_data_in_reg, JB1_q_a[0]_PORT_B_data_in_reg, JB1_q_a[0]_PORT_A_address_reg, JB1_q_a[0]_PORT_B_address_reg, JB1_q_a[0]_PORT_A_write_enable_reg, JB1_q_a[0]_PORT_B_write_enable_reg, , , JB1_q_a[0]_clock_0, JB1_q_a[0]_clock_1, JB1_q_a[0]_clock_enable_0, JB1_q_a[0]_clock_enable_1, , JB1_q_a[0]_clear_1);
JB1_q_a[0]_PORT_A_data_out_reg = DFFE(JB1_q_a[0]_PORT_A_data_out, JB1_q_a[0]_clock_0, JB1_q_a[0]_clear_1, , JB1_q_a[0]_clock_enable_0);
JB1_q_a[10] = JB1_q_a[0]_PORT_A_data_out_reg[8];

--JB1_q_a[9] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[9] at M4K_X26_Y18
JB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB1_q_a[0]_PORT_A_data_in_reg = DFFE(JB1_q_a[0]_PORT_A_data_in, JB1_q_a[0]_clock_0, , , JB1_q_a[0]_clock_enable_0);
JB1_q_a[0]_PORT_B_data_in = BUS(RB3_q_b[5], RB3_q_b[6], RB3_q_b[7], RB3_q_b[8], RB3_q_b[9], RB2_q_b[6], RB2_q_b[8], RB2_q_b[9], RB1_q_b[5]);
JB1_q_a[0]_PORT_B_data_in_reg = DFFE(JB1_q_a[0]_PORT_B_data_in, JB1_q_a[0]_clock_1, , , JB1_q_a[0]_clock_enable_1);
JB1_q_a[0]_PORT_A_address = BUS(BB1_power_modified_counter_values[0], BB1_power_modified_counter_values[1], BB1_power_modified_counter_values[2], BB1_power_modified_counter_values[3], BB1_power_modified_counter_values[4], BB1_power_modified_counter_values[5], BB1_power_modified_counter_values[6], BB1_power_modified_counter_values[7], BB1_power_modified_counter_values[8]);
JB1_q_a[0]_PORT_A_address_reg = DFFE(JB1_q_a[0]_PORT_A_address, JB1_q_a[0]_clock_0, , , JB1_q_a[0]_clock_enable_0);
JB1_q_a[0]_PORT_B_address = BUS(Z1_wrptr_g[0], Z1_wrptr_g[1], Z1_wrptr_g[2], Z1_wrptr_g[3], Z1_wrptr_g[4], Z1_wrptr_g[5], Z1_wrptr_g[6], Z1_wrptr_g[7], Z1_wrptr_g[8]);
JB1_q_a[0]_PORT_B_address_reg = DFFE(JB1_q_a[0]_PORT_B_address, JB1_q_a[0]_clock_1, , , JB1_q_a[0]_clock_enable_1);
JB1_q_a[0]_PORT_A_write_enable = GND;
JB1_q_a[0]_PORT_A_write_enable_reg = DFFE(JB1_q_a[0]_PORT_A_write_enable, JB1_q_a[0]_clock_0, , , JB1_q_a[0]_clock_enable_0);
JB1_q_a[0]_PORT_B_write_enable = Z1_valid_wrreq;
JB1_q_a[0]_PORT_B_write_enable_reg = DFFE(JB1_q_a[0]_PORT_B_write_enable, JB1_q_a[0]_clock_1, , , JB1_q_a[0]_clock_enable_1);
JB1_q_a[0]_clock_0 = GLOBAL(MB1L2);
JB1_q_a[0]_clock_1 = GLOBAL(A1L11);
JB1_q_a[0]_clock_enable_0 = Z1_valid_rdreq;
JB1_q_a[0]_clock_enable_1 = Z1_valid_wrreq;
JB1_q_a[0]_clear_1 = !GLOBAL(C1L78);
JB1_q_a[0]_PORT_A_data_out = MEMORY(JB1_q_a[0]_PORT_A_data_in_reg, JB1_q_a[0]_PORT_B_data_in_reg, JB1_q_a[0]_PORT_A_address_reg, JB1_q_a[0]_PORT_B_address_reg, JB1_q_a[0]_PORT_A_write_enable_reg, JB1_q_a[0]_PORT_B_write_enable_reg, , , JB1_q_a[0]_clock_0, JB1_q_a[0]_clock_1, JB1_q_a[0]_clock_enable_0, JB1_q_a[0]_clock_enable_1, , JB1_q_a[0]_clear_1);
JB1_q_a[0]_PORT_A_data_out_reg = DFFE(JB1_q_a[0]_PORT_A_data_out, JB1_q_a[0]_clock_0, JB1_q_a[0]_clear_1, , JB1_q_a[0]_clock_enable_0);
JB1_q_a[9] = JB1_q_a[0]_PORT_A_data_out_reg[7];

--JB1_q_a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[8] at M4K_X26_Y18
JB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB1_q_a[0]_PORT_A_data_in_reg = DFFE(JB1_q_a[0]_PORT_A_data_in, JB1_q_a[0]_clock_0, , , JB1_q_a[0]_clock_enable_0);
JB1_q_a[0]_PORT_B_data_in = BUS(RB3_q_b[5], RB3_q_b[6], RB3_q_b[7], RB3_q_b[8], RB3_q_b[9], RB2_q_b[6], RB2_q_b[8], RB2_q_b[9], RB1_q_b[5]);
JB1_q_a[0]_PORT_B_data_in_reg = DFFE(JB1_q_a[0]_PORT_B_data_in, JB1_q_a[0]_clock_1, , , JB1_q_a[0]_clock_enable_1);
JB1_q_a[0]_PORT_A_address = BUS(BB1_power_modified_counter_values[0], BB1_power_modified_counter_values[1], BB1_power_modified_counter_values[2], BB1_power_modified_counter_values[3], BB1_power_modified_counter_values[4], BB1_power_modified_counter_values[5], BB1_power_modified_counter_values[6], BB1_power_modified_counter_values[7], BB1_power_modified_counter_values[8]);
JB1_q_a[0]_PORT_A_address_reg = DFFE(JB1_q_a[0]_PORT_A_address, JB1_q_a[0]_clock_0, , , JB1_q_a[0]_clock_enable_0);
JB1_q_a[0]_PORT_B_address = BUS(Z1_wrptr_g[0], Z1_wrptr_g[1], Z1_wrptr_g[2], Z1_wrptr_g[3], Z1_wrptr_g[4], Z1_wrptr_g[5], Z1_wrptr_g[6], Z1_wrptr_g[7], Z1_wrptr_g[8]);
JB1_q_a[0]_PORT_B_address_reg = DFFE(JB1_q_a[0]_PORT_B_address, JB1_q_a[0]_clock_1, , , JB1_q_a[0]_clock_enable_1);
JB1_q_a[0]_PORT_A_write_enable = GND;
JB1_q_a[0]_PORT_A_write_enable_reg = DFFE(JB1_q_a[0]_PORT_A_write_enable, JB1_q_a[0]_clock_0, , , JB1_q_a[0]_clock_enable_0);
JB1_q_a[0]_PORT_B_write_enable = Z1_valid_wrreq;
JB1_q_a[0]_PORT_B_write_enable_reg = DFFE(JB1_q_a[0]_PORT_B_write_enable, JB1_q_a[0]_clock_1, , , JB1_q_a[0]_clock_enable_1);
JB1_q_a[0]_clock_0 = GLOBAL(MB1L2);
JB1_q_a[0]_clock_1 = GLOBAL(A1L11);
JB1_q_a[0]_clock_enable_0 = Z1_valid_rdreq;
JB1_q_a[0]_clock_enable_1 = Z1_valid_wrreq;
JB1_q_a[0]_clear_1 = !GLOBAL(C1L78);
JB1_q_a[0]_PORT_A_data_out = MEMORY(JB1_q_a[0]_PORT_A_data_in_reg, JB1_q_a[0]_PORT_B_data_in_reg, JB1_q_a[0]_PORT_A_address_reg, JB1_q_a[0]_PORT_B_address_reg, JB1_q_a[0]_PORT_A_write_enable_reg, JB1_q_a[0]_PORT_B_write_enable_reg, , , JB1_q_a[0]_clock_0, JB1_q_a[0]_clock_1, JB1_q_a[0]_clock_enable_0, JB1_q_a[0]_clock_enable_1, , JB1_q_a[0]_clear_1);
JB1_q_a[0]_PORT_A_data_out_reg = DFFE(JB1_q_a[0]_PORT_A_data_out, JB1_q_a[0]_clock_0, JB1_q_a[0]_clear_1, , JB1_q_a[0]_clock_enable_0);
JB1_q_a[8] = JB1_q_a[0]_PORT_A_data_out_reg[6];

--JB1_q_a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[6] at M4K_X26_Y18
JB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB1_q_a[0]_PORT_A_data_in_reg = DFFE(JB1_q_a[0]_PORT_A_data_in, JB1_q_a[0]_clock_0, , , JB1_q_a[0]_clock_enable_0);
JB1_q_a[0]_PORT_B_data_in = BUS(RB3_q_b[5], RB3_q_b[6], RB3_q_b[7], RB3_q_b[8], RB3_q_b[9], RB2_q_b[6], RB2_q_b[8], RB2_q_b[9], RB1_q_b[5]);
JB1_q_a[0]_PORT_B_data_in_reg = DFFE(JB1_q_a[0]_PORT_B_data_in, JB1_q_a[0]_clock_1, , , JB1_q_a[0]_clock_enable_1);
JB1_q_a[0]_PORT_A_address = BUS(BB1_power_modified_counter_values[0], BB1_power_modified_counter_values[1], BB1_power_modified_counter_values[2], BB1_power_modified_counter_values[3], BB1_power_modified_counter_values[4], BB1_power_modified_counter_values[5], BB1_power_modified_counter_values[6], BB1_power_modified_counter_values[7], BB1_power_modified_counter_values[8]);
JB1_q_a[0]_PORT_A_address_reg = DFFE(JB1_q_a[0]_PORT_A_address, JB1_q_a[0]_clock_0, , , JB1_q_a[0]_clock_enable_0);
JB1_q_a[0]_PORT_B_address = BUS(Z1_wrptr_g[0], Z1_wrptr_g[1], Z1_wrptr_g[2], Z1_wrptr_g[3], Z1_wrptr_g[4], Z1_wrptr_g[5], Z1_wrptr_g[6], Z1_wrptr_g[7], Z1_wrptr_g[8]);
JB1_q_a[0]_PORT_B_address_reg = DFFE(JB1_q_a[0]_PORT_B_address, JB1_q_a[0]_clock_1, , , JB1_q_a[0]_clock_enable_1);
JB1_q_a[0]_PORT_A_write_enable = GND;
JB1_q_a[0]_PORT_A_write_enable_reg = DFFE(JB1_q_a[0]_PORT_A_write_enable, JB1_q_a[0]_clock_0, , , JB1_q_a[0]_clock_enable_0);
JB1_q_a[0]_PORT_B_write_enable = Z1_valid_wrreq;
JB1_q_a[0]_PORT_B_write_enable_reg = DFFE(JB1_q_a[0]_PORT_B_write_enable, JB1_q_a[0]_clock_1, , , JB1_q_a[0]_clock_enable_1);
JB1_q_a[0]_clock_0 = GLOBAL(MB1L2);
JB1_q_a[0]_clock_1 = GLOBAL(A1L11);
JB1_q_a[0]_clock_enable_0 = Z1_valid_rdreq;
JB1_q_a[0]_clock_enable_1 = Z1_valid_wrreq;
JB1_q_a[0]_clear_1 = !GLOBAL(C1L78);
JB1_q_a[0]_PORT_A_data_out = MEMORY(JB1_q_a[0]_PORT_A_data_in_reg, JB1_q_a[0]_PORT_B_data_in_reg, JB1_q_a[0]_PORT_A_address_reg, JB1_q_a[0]_PORT_B_address_reg, JB1_q_a[0]_PORT_A_write_enable_reg, JB1_q_a[0]_PORT_B_write_enable_reg, , , JB1_q_a[0]_clock_0, JB1_q_a[0]_clock_1, JB1_q_a[0]_clock_enable_0, JB1_q_a[0]_clock_enable_1, , JB1_q_a[0]_clear_1);
JB1_q_a[0]_PORT_A_data_out_reg = DFFE(JB1_q_a[0]_PORT_A_data_out, JB1_q_a[0]_clock_0, JB1_q_a[0]_clear_1, , JB1_q_a[0]_clock_enable_0);
JB1_q_a[6] = JB1_q_a[0]_PORT_A_data_out_reg[5];

--JB1_q_a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[4] at M4K_X26_Y18
JB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB1_q_a[0]_PORT_A_data_in_reg = DFFE(JB1_q_a[0]_PORT_A_data_in, JB1_q_a[0]_clock_0, , , JB1_q_a[0]_clock_enable_0);
JB1_q_a[0]_PORT_B_data_in = BUS(RB3_q_b[5], RB3_q_b[6], RB3_q_b[7], RB3_q_b[8], RB3_q_b[9], RB2_q_b[6], RB2_q_b[8], RB2_q_b[9], RB1_q_b[5]);
JB1_q_a[0]_PORT_B_data_in_reg = DFFE(JB1_q_a[0]_PORT_B_data_in, JB1_q_a[0]_clock_1, , , JB1_q_a[0]_clock_enable_1);
JB1_q_a[0]_PORT_A_address = BUS(BB1_power_modified_counter_values[0], BB1_power_modified_counter_values[1], BB1_power_modified_counter_values[2], BB1_power_modified_counter_values[3], BB1_power_modified_counter_values[4], BB1_power_modified_counter_values[5], BB1_power_modified_counter_values[6], BB1_power_modified_counter_values[7], BB1_power_modified_counter_values[8]);
JB1_q_a[0]_PORT_A_address_reg = DFFE(JB1_q_a[0]_PORT_A_address, JB1_q_a[0]_clock_0, , , JB1_q_a[0]_clock_enable_0);
JB1_q_a[0]_PORT_B_address = BUS(Z1_wrptr_g[0], Z1_wrptr_g[1], Z1_wrptr_g[2], Z1_wrptr_g[3], Z1_wrptr_g[4], Z1_wrptr_g[5], Z1_wrptr_g[6], Z1_wrptr_g[7], Z1_wrptr_g[8]);
JB1_q_a[0]_PORT_B_address_reg = DFFE(JB1_q_a[0]_PORT_B_address, JB1_q_a[0]_clock_1, , , JB1_q_a[0]_clock_enable_1);
JB1_q_a[0]_PORT_A_write_enable = GND;
JB1_q_a[0]_PORT_A_write_enable_reg = DFFE(JB1_q_a[0]_PORT_A_write_enable, JB1_q_a[0]_clock_0, , , JB1_q_a[0]_clock_enable_0);
JB1_q_a[0]_PORT_B_write_enable = Z1_valid_wrreq;
JB1_q_a[0]_PORT_B_write_enable_reg = DFFE(JB1_q_a[0]_PORT_B_write_enable, JB1_q_a[0]_clock_1, , , JB1_q_a[0]_clock_enable_1);
JB1_q_a[0]_clock_0 = GLOBAL(MB1L2);
JB1_q_a[0]_clock_1 = GLOBAL(A1L11);
JB1_q_a[0]_clock_enable_0 = Z1_valid_rdreq;
JB1_q_a[0]_clock_enable_1 = Z1_valid_wrreq;
JB1_q_a[0]_clear_1 = !GLOBAL(C1L78);
JB1_q_a[0]_PORT_A_data_out = MEMORY(JB1_q_a[0]_PORT_A_data_in_reg, JB1_q_a[0]_PORT_B_data_in_reg, JB1_q_a[0]_PORT_A_address_reg, JB1_q_a[0]_PORT_B_address_reg, JB1_q_a[0]_PORT_A_write_enable_reg, JB1_q_a[0]_PORT_B_write_enable_reg, , , JB1_q_a[0]_clock_0, JB1_q_a[0]_clock_1, JB1_q_a[0]_clock_enable_0, JB1_q_a[0]_clock_enable_1, , JB1_q_a[0]_clear_1);
JB1_q_a[0]_PORT_A_data_out_reg = DFFE(JB1_q_a[0]_PORT_A_data_out, JB1_q_a[0]_clock_0, JB1_q_a[0]_clear_1, , JB1_q_a[0]_clock_enable_0);
JB1_q_a[4] = JB1_q_a[0]_PORT_A_data_out_reg[4];

--JB1_q_a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[3] at M4K_X26_Y18
JB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB1_q_a[0]_PORT_A_data_in_reg = DFFE(JB1_q_a[0]_PORT_A_data_in, JB1_q_a[0]_clock_0, , , JB1_q_a[0]_clock_enable_0);
JB1_q_a[0]_PORT_B_data_in = BUS(RB3_q_b[5], RB3_q_b[6], RB3_q_b[7], RB3_q_b[8], RB3_q_b[9], RB2_q_b[6], RB2_q_b[8], RB2_q_b[9], RB1_q_b[5]);
JB1_q_a[0]_PORT_B_data_in_reg = DFFE(JB1_q_a[0]_PORT_B_data_in, JB1_q_a[0]_clock_1, , , JB1_q_a[0]_clock_enable_1);
JB1_q_a[0]_PORT_A_address = BUS(BB1_power_modified_counter_values[0], BB1_power_modified_counter_values[1], BB1_power_modified_counter_values[2], BB1_power_modified_counter_values[3], BB1_power_modified_counter_values[4], BB1_power_modified_counter_values[5], BB1_power_modified_counter_values[6], BB1_power_modified_counter_values[7], BB1_power_modified_counter_values[8]);
JB1_q_a[0]_PORT_A_address_reg = DFFE(JB1_q_a[0]_PORT_A_address, JB1_q_a[0]_clock_0, , , JB1_q_a[0]_clock_enable_0);
JB1_q_a[0]_PORT_B_address = BUS(Z1_wrptr_g[0], Z1_wrptr_g[1], Z1_wrptr_g[2], Z1_wrptr_g[3], Z1_wrptr_g[4], Z1_wrptr_g[5], Z1_wrptr_g[6], Z1_wrptr_g[7], Z1_wrptr_g[8]);
JB1_q_a[0]_PORT_B_address_reg = DFFE(JB1_q_a[0]_PORT_B_address, JB1_q_a[0]_clock_1, , , JB1_q_a[0]_clock_enable_1);
JB1_q_a[0]_PORT_A_write_enable = GND;
JB1_q_a[0]_PORT_A_write_enable_reg = DFFE(JB1_q_a[0]_PORT_A_write_enable, JB1_q_a[0]_clock_0, , , JB1_q_a[0]_clock_enable_0);
JB1_q_a[0]_PORT_B_write_enable = Z1_valid_wrreq;
JB1_q_a[0]_PORT_B_write_enable_reg = DFFE(JB1_q_a[0]_PORT_B_write_enable, JB1_q_a[0]_clock_1, , , JB1_q_a[0]_clock_enable_1);
JB1_q_a[0]_clock_0 = GLOBAL(MB1L2);
JB1_q_a[0]_clock_1 = GLOBAL(A1L11);
JB1_q_a[0]_clock_enable_0 = Z1_valid_rdreq;
JB1_q_a[0]_clock_enable_1 = Z1_valid_wrreq;
JB1_q_a[0]_clear_1 = !GLOBAL(C1L78);
JB1_q_a[0]_PORT_A_data_out = MEMORY(JB1_q_a[0]_PORT_A_data_in_reg, JB1_q_a[0]_PORT_B_data_in_reg, JB1_q_a[0]_PORT_A_address_reg, JB1_q_a[0]_PORT_B_address_reg, JB1_q_a[0]_PORT_A_write_enable_reg, JB1_q_a[0]_PORT_B_write_enable_reg, , , JB1_q_a[0]_clock_0, JB1_q_a[0]_clock_1, JB1_q_a[0]_clock_enable_0, JB1_q_a[0]_clock_enable_1, , JB1_q_a[0]_clear_1);
JB1_q_a[0]_PORT_A_data_out_reg = DFFE(JB1_q_a[0]_PORT_A_data_out, JB1_q_a[0]_clock_0, JB1_q_a[0]_clear_1, , JB1_q_a[0]_clock_enable_0);
JB1_q_a[3] = JB1_q_a[0]_PORT_A_data_out_reg[3];

--JB1_q_a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[2] at M4K_X26_Y18
JB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB1_q_a[0]_PORT_A_data_in_reg = DFFE(JB1_q_a[0]_PORT_A_data_in, JB1_q_a[0]_clock_0, , , JB1_q_a[0]_clock_enable_0);
JB1_q_a[0]_PORT_B_data_in = BUS(RB3_q_b[5], RB3_q_b[6], RB3_q_b[7], RB3_q_b[8], RB3_q_b[9], RB2_q_b[6], RB2_q_b[8], RB2_q_b[9], RB1_q_b[5]);
JB1_q_a[0]_PORT_B_data_in_reg = DFFE(JB1_q_a[0]_PORT_B_data_in, JB1_q_a[0]_clock_1, , , JB1_q_a[0]_clock_enable_1);
JB1_q_a[0]_PORT_A_address = BUS(BB1_power_modified_counter_values[0], BB1_power_modified_counter_values[1], BB1_power_modified_counter_values[2], BB1_power_modified_counter_values[3], BB1_power_modified_counter_values[4], BB1_power_modified_counter_values[5], BB1_power_modified_counter_values[6], BB1_power_modified_counter_values[7], BB1_power_modified_counter_values[8]);
JB1_q_a[0]_PORT_A_address_reg = DFFE(JB1_q_a[0]_PORT_A_address, JB1_q_a[0]_clock_0, , , JB1_q_a[0]_clock_enable_0);
JB1_q_a[0]_PORT_B_address = BUS(Z1_wrptr_g[0], Z1_wrptr_g[1], Z1_wrptr_g[2], Z1_wrptr_g[3], Z1_wrptr_g[4], Z1_wrptr_g[5], Z1_wrptr_g[6], Z1_wrptr_g[7], Z1_wrptr_g[8]);
JB1_q_a[0]_PORT_B_address_reg = DFFE(JB1_q_a[0]_PORT_B_address, JB1_q_a[0]_clock_1, , , JB1_q_a[0]_clock_enable_1);
JB1_q_a[0]_PORT_A_write_enable = GND;
JB1_q_a[0]_PORT_A_write_enable_reg = DFFE(JB1_q_a[0]_PORT_A_write_enable, JB1_q_a[0]_clock_0, , , JB1_q_a[0]_clock_enable_0);
JB1_q_a[0]_PORT_B_write_enable = Z1_valid_wrreq;
JB1_q_a[0]_PORT_B_write_enable_reg = DFFE(JB1_q_a[0]_PORT_B_write_enable, JB1_q_a[0]_clock_1, , , JB1_q_a[0]_clock_enable_1);
JB1_q_a[0]_clock_0 = GLOBAL(MB1L2);
JB1_q_a[0]_clock_1 = GLOBAL(A1L11);
JB1_q_a[0]_clock_enable_0 = Z1_valid_rdreq;
JB1_q_a[0]_clock_enable_1 = Z1_valid_wrreq;
JB1_q_a[0]_clear_1 = !GLOBAL(C1L78);
JB1_q_a[0]_PORT_A_data_out = MEMORY(JB1_q_a[0]_PORT_A_data_in_reg, JB1_q_a[0]_PORT_B_data_in_reg, JB1_q_a[0]_PORT_A_address_reg, JB1_q_a[0]_PORT_B_address_reg, JB1_q_a[0]_PORT_A_write_enable_reg, JB1_q_a[0]_PORT_B_write_enable_reg, , , JB1_q_a[0]_clock_0, JB1_q_a[0]_clock_1, JB1_q_a[0]_clock_enable_0, JB1_q_a[0]_clock_enable_1, , JB1_q_a[0]_clear_1);
JB1_q_a[0]_PORT_A_data_out_reg = DFFE(JB1_q_a[0]_PORT_A_data_out, JB1_q_a[0]_clock_0, JB1_q_a[0]_clear_1, , JB1_q_a[0]_clock_enable_0);
JB1_q_a[2] = JB1_q_a[0]_PORT_A_data_out_reg[2];

--JB1_q_a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[1] at M4K_X26_Y18
JB1_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB1_q_a[0]_PORT_A_data_in_reg = DFFE(JB1_q_a[0]_PORT_A_data_in, JB1_q_a[0]_clock_0, , , JB1_q_a[0]_clock_enable_0);
JB1_q_a[0]_PORT_B_data_in = BUS(RB3_q_b[5], RB3_q_b[6], RB3_q_b[7], RB3_q_b[8], RB3_q_b[9], RB2_q_b[6], RB2_q_b[8], RB2_q_b[9], RB1_q_b[5]);
JB1_q_a[0]_PORT_B_data_in_reg = DFFE(JB1_q_a[0]_PORT_B_data_in, JB1_q_a[0]_clock_1, , , JB1_q_a[0]_clock_enable_1);
JB1_q_a[0]_PORT_A_address = BUS(BB1_power_modified_counter_values[0], BB1_power_modified_counter_values[1], BB1_power_modified_counter_values[2], BB1_power_modified_counter_values[3], BB1_power_modified_counter_values[4], BB1_power_modified_counter_values[5], BB1_power_modified_counter_values[6], BB1_power_modified_counter_values[7], BB1_power_modified_counter_values[8]);
JB1_q_a[0]_PORT_A_address_reg = DFFE(JB1_q_a[0]_PORT_A_address, JB1_q_a[0]_clock_0, , , JB1_q_a[0]_clock_enable_0);
JB1_q_a[0]_PORT_B_address = BUS(Z1_wrptr_g[0], Z1_wrptr_g[1], Z1_wrptr_g[2], Z1_wrptr_g[3], Z1_wrptr_g[4], Z1_wrptr_g[5], Z1_wrptr_g[6], Z1_wrptr_g[7], Z1_wrptr_g[8]);
JB1_q_a[0]_PORT_B_address_reg = DFFE(JB1_q_a[0]_PORT_B_address, JB1_q_a[0]_clock_1, , , JB1_q_a[0]_clock_enable_1);
JB1_q_a[0]_PORT_A_write_enable = GND;
JB1_q_a[0]_PORT_A_write_enable_reg = DFFE(JB1_q_a[0]_PORT_A_write_enable, JB1_q_a[0]_clock_0, , , JB1_q_a[0]_clock_enable_0);
JB1_q_a[0]_PORT_B_write_enable = Z1_valid_wrreq;
JB1_q_a[0]_PORT_B_write_enable_reg = DFFE(JB1_q_a[0]_PORT_B_write_enable, JB1_q_a[0]_clock_1, , , JB1_q_a[0]_clock_enable_1);
JB1_q_a[0]_clock_0 = GLOBAL(MB1L2);
JB1_q_a[0]_clock_1 = GLOBAL(A1L11);
JB1_q_a[0]_clock_enable_0 = Z1_valid_rdreq;
JB1_q_a[0]_clock_enable_1 = Z1_valid_wrreq;
JB1_q_a[0]_clear_1 = !GLOBAL(C1L78);
JB1_q_a[0]_PORT_A_data_out = MEMORY(JB1_q_a[0]_PORT_A_data_in_reg, JB1_q_a[0]_PORT_B_data_in_reg, JB1_q_a[0]_PORT_A_address_reg, JB1_q_a[0]_PORT_B_address_reg, JB1_q_a[0]_PORT_A_write_enable_reg, JB1_q_a[0]_PORT_B_write_enable_reg, , , JB1_q_a[0]_clock_0, JB1_q_a[0]_clock_1, JB1_q_a[0]_clock_enable_0, JB1_q_a[0]_clock_enable_1, , JB1_q_a[0]_clear_1);
JB1_q_a[0]_PORT_A_data_out_reg = DFFE(JB1_q_a[0]_PORT_A_data_out, JB1_q_a[0]_clock_0, JB1_q_a[0]_clear_1, , JB1_q_a[0]_clock_enable_0);
JB1_q_a[1] = JB1_q_a[0]_PORT_A_data_out_reg[1];


--JB2_q_a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[0] at M4K_X52_Y20
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 7, Port B Depth: 512, Port B Width: 7
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB2_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB2_q_a[0]_PORT_A_data_in_reg = DFFE(JB2_q_a[0]_PORT_A_data_in, JB2_q_a[0]_clock_0, , , JB2_q_a[0]_clock_enable_0);
JB2_q_a[0]_PORT_B_data_in = BUS(TB3_q_b[5], TB3_q_b[6], TB3_q_b[7], TB3_q_b[8], TB3_q_b[9], TB2_q_b[8], TB1_q_b[5]);
JB2_q_a[0]_PORT_B_data_in_reg = DFFE(JB2_q_a[0]_PORT_B_data_in, JB2_q_a[0]_clock_1, , , JB2_q_a[0]_clock_enable_1);
JB2_q_a[0]_PORT_A_address = BUS(BB2_power_modified_counter_values[0], BB2_power_modified_counter_values[1], BB2_power_modified_counter_values[2], BB2_power_modified_counter_values[3], BB2_power_modified_counter_values[4], BB2_power_modified_counter_values[5], BB2_power_modified_counter_values[6], BB2_power_modified_counter_values[7], BB2_power_modified_counter_values[8]);
JB2_q_a[0]_PORT_A_address_reg = DFFE(JB2_q_a[0]_PORT_A_address, JB2_q_a[0]_clock_0, , , JB2_q_a[0]_clock_enable_0);
JB2_q_a[0]_PORT_B_address = BUS(Z2_wrptr_g[0], Z2_wrptr_g[1], Z2_wrptr_g[2], Z2_wrptr_g[3], Z2_wrptr_g[4], Z2_wrptr_g[5], Z2_wrptr_g[6], Z2_wrptr_g[7], Z2_wrptr_g[8]);
JB2_q_a[0]_PORT_B_address_reg = DFFE(JB2_q_a[0]_PORT_B_address, JB2_q_a[0]_clock_1, , , JB2_q_a[0]_clock_enable_1);
JB2_q_a[0]_PORT_A_write_enable = GND;
JB2_q_a[0]_PORT_A_write_enable_reg = DFFE(JB2_q_a[0]_PORT_A_write_enable, JB2_q_a[0]_clock_0, , , JB2_q_a[0]_clock_enable_0);
JB2_q_a[0]_PORT_B_write_enable = Z2_valid_wrreq;
JB2_q_a[0]_PORT_B_write_enable_reg = DFFE(JB2_q_a[0]_PORT_B_write_enable, JB2_q_a[0]_clock_1, , , JB2_q_a[0]_clock_enable_1);
JB2_q_a[0]_clock_0 = GLOBAL(MB1L2);
JB2_q_a[0]_clock_1 = GLOBAL(A1L14);
JB2_q_a[0]_clock_enable_0 = Z2_valid_rdreq;
JB2_q_a[0]_clock_enable_1 = Z2_valid_wrreq;
JB2_q_a[0]_clear_1 = !GLOBAL(C1L78);
JB2_q_a[0]_PORT_A_data_out = MEMORY(JB2_q_a[0]_PORT_A_data_in_reg, JB2_q_a[0]_PORT_B_data_in_reg, JB2_q_a[0]_PORT_A_address_reg, JB2_q_a[0]_PORT_B_address_reg, JB2_q_a[0]_PORT_A_write_enable_reg, JB2_q_a[0]_PORT_B_write_enable_reg, , , JB2_q_a[0]_clock_0, JB2_q_a[0]_clock_1, JB2_q_a[0]_clock_enable_0, JB2_q_a[0]_clock_enable_1, , JB2_q_a[0]_clear_1);
JB2_q_a[0]_PORT_A_data_out_reg = DFFE(JB2_q_a[0]_PORT_A_data_out, JB2_q_a[0]_clock_0, JB2_q_a[0]_clear_1, , JB2_q_a[0]_clock_enable_0);
JB2_q_a[0] = JB2_q_a[0]_PORT_A_data_out_reg[0];

--JB2_q_a[10] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[10] at M4K_X52_Y20
JB2_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB2_q_a[0]_PORT_A_data_in_reg = DFFE(JB2_q_a[0]_PORT_A_data_in, JB2_q_a[0]_clock_0, , , JB2_q_a[0]_clock_enable_0);
JB2_q_a[0]_PORT_B_data_in = BUS(TB3_q_b[5], TB3_q_b[6], TB3_q_b[7], TB3_q_b[8], TB3_q_b[9], TB2_q_b[8], TB1_q_b[5]);
JB2_q_a[0]_PORT_B_data_in_reg = DFFE(JB2_q_a[0]_PORT_B_data_in, JB2_q_a[0]_clock_1, , , JB2_q_a[0]_clock_enable_1);
JB2_q_a[0]_PORT_A_address = BUS(BB2_power_modified_counter_values[0], BB2_power_modified_counter_values[1], BB2_power_modified_counter_values[2], BB2_power_modified_counter_values[3], BB2_power_modified_counter_values[4], BB2_power_modified_counter_values[5], BB2_power_modified_counter_values[6], BB2_power_modified_counter_values[7], BB2_power_modified_counter_values[8]);
JB2_q_a[0]_PORT_A_address_reg = DFFE(JB2_q_a[0]_PORT_A_address, JB2_q_a[0]_clock_0, , , JB2_q_a[0]_clock_enable_0);
JB2_q_a[0]_PORT_B_address = BUS(Z2_wrptr_g[0], Z2_wrptr_g[1], Z2_wrptr_g[2], Z2_wrptr_g[3], Z2_wrptr_g[4], Z2_wrptr_g[5], Z2_wrptr_g[6], Z2_wrptr_g[7], Z2_wrptr_g[8]);
JB2_q_a[0]_PORT_B_address_reg = DFFE(JB2_q_a[0]_PORT_B_address, JB2_q_a[0]_clock_1, , , JB2_q_a[0]_clock_enable_1);
JB2_q_a[0]_PORT_A_write_enable = GND;
JB2_q_a[0]_PORT_A_write_enable_reg = DFFE(JB2_q_a[0]_PORT_A_write_enable, JB2_q_a[0]_clock_0, , , JB2_q_a[0]_clock_enable_0);
JB2_q_a[0]_PORT_B_write_enable = Z2_valid_wrreq;
JB2_q_a[0]_PORT_B_write_enable_reg = DFFE(JB2_q_a[0]_PORT_B_write_enable, JB2_q_a[0]_clock_1, , , JB2_q_a[0]_clock_enable_1);
JB2_q_a[0]_clock_0 = GLOBAL(MB1L2);
JB2_q_a[0]_clock_1 = GLOBAL(A1L14);
JB2_q_a[0]_clock_enable_0 = Z2_valid_rdreq;
JB2_q_a[0]_clock_enable_1 = Z2_valid_wrreq;
JB2_q_a[0]_clear_1 = !GLOBAL(C1L78);
JB2_q_a[0]_PORT_A_data_out = MEMORY(JB2_q_a[0]_PORT_A_data_in_reg, JB2_q_a[0]_PORT_B_data_in_reg, JB2_q_a[0]_PORT_A_address_reg, JB2_q_a[0]_PORT_B_address_reg, JB2_q_a[0]_PORT_A_write_enable_reg, JB2_q_a[0]_PORT_B_write_enable_reg, , , JB2_q_a[0]_clock_0, JB2_q_a[0]_clock_1, JB2_q_a[0]_clock_enable_0, JB2_q_a[0]_clock_enable_1, , JB2_q_a[0]_clear_1);
JB2_q_a[0]_PORT_A_data_out_reg = DFFE(JB2_q_a[0]_PORT_A_data_out, JB2_q_a[0]_clock_0, JB2_q_a[0]_clear_1, , JB2_q_a[0]_clock_enable_0);
JB2_q_a[10] = JB2_q_a[0]_PORT_A_data_out_reg[6];

--JB2_q_a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[8] at M4K_X52_Y20
JB2_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB2_q_a[0]_PORT_A_data_in_reg = DFFE(JB2_q_a[0]_PORT_A_data_in, JB2_q_a[0]_clock_0, , , JB2_q_a[0]_clock_enable_0);
JB2_q_a[0]_PORT_B_data_in = BUS(TB3_q_b[5], TB3_q_b[6], TB3_q_b[7], TB3_q_b[8], TB3_q_b[9], TB2_q_b[8], TB1_q_b[5]);
JB2_q_a[0]_PORT_B_data_in_reg = DFFE(JB2_q_a[0]_PORT_B_data_in, JB2_q_a[0]_clock_1, , , JB2_q_a[0]_clock_enable_1);
JB2_q_a[0]_PORT_A_address = BUS(BB2_power_modified_counter_values[0], BB2_power_modified_counter_values[1], BB2_power_modified_counter_values[2], BB2_power_modified_counter_values[3], BB2_power_modified_counter_values[4], BB2_power_modified_counter_values[5], BB2_power_modified_counter_values[6], BB2_power_modified_counter_values[7], BB2_power_modified_counter_values[8]);
JB2_q_a[0]_PORT_A_address_reg = DFFE(JB2_q_a[0]_PORT_A_address, JB2_q_a[0]_clock_0, , , JB2_q_a[0]_clock_enable_0);
JB2_q_a[0]_PORT_B_address = BUS(Z2_wrptr_g[0], Z2_wrptr_g[1], Z2_wrptr_g[2], Z2_wrptr_g[3], Z2_wrptr_g[4], Z2_wrptr_g[5], Z2_wrptr_g[6], Z2_wrptr_g[7], Z2_wrptr_g[8]);
JB2_q_a[0]_PORT_B_address_reg = DFFE(JB2_q_a[0]_PORT_B_address, JB2_q_a[0]_clock_1, , , JB2_q_a[0]_clock_enable_1);
JB2_q_a[0]_PORT_A_write_enable = GND;
JB2_q_a[0]_PORT_A_write_enable_reg = DFFE(JB2_q_a[0]_PORT_A_write_enable, JB2_q_a[0]_clock_0, , , JB2_q_a[0]_clock_enable_0);
JB2_q_a[0]_PORT_B_write_enable = Z2_valid_wrreq;
JB2_q_a[0]_PORT_B_write_enable_reg = DFFE(JB2_q_a[0]_PORT_B_write_enable, JB2_q_a[0]_clock_1, , , JB2_q_a[0]_clock_enable_1);
JB2_q_a[0]_clock_0 = GLOBAL(MB1L2);
JB2_q_a[0]_clock_1 = GLOBAL(A1L14);
JB2_q_a[0]_clock_enable_0 = Z2_valid_rdreq;
JB2_q_a[0]_clock_enable_1 = Z2_valid_wrreq;
JB2_q_a[0]_clear_1 = !GLOBAL(C1L78);
JB2_q_a[0]_PORT_A_data_out = MEMORY(JB2_q_a[0]_PORT_A_data_in_reg, JB2_q_a[0]_PORT_B_data_in_reg, JB2_q_a[0]_PORT_A_address_reg, JB2_q_a[0]_PORT_B_address_reg, JB2_q_a[0]_PORT_A_write_enable_reg, JB2_q_a[0]_PORT_B_write_enable_reg, , , JB2_q_a[0]_clock_0, JB2_q_a[0]_clock_1, JB2_q_a[0]_clock_enable_0, JB2_q_a[0]_clock_enable_1, , JB2_q_a[0]_clear_1);
JB2_q_a[0]_PORT_A_data_out_reg = DFFE(JB2_q_a[0]_PORT_A_data_out, JB2_q_a[0]_clock_0, JB2_q_a[0]_clear_1, , JB2_q_a[0]_clock_enable_0);
JB2_q_a[8] = JB2_q_a[0]_PORT_A_data_out_reg[5];

--JB2_q_a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[4] at M4K_X52_Y20
JB2_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB2_q_a[0]_PORT_A_data_in_reg = DFFE(JB2_q_a[0]_PORT_A_data_in, JB2_q_a[0]_clock_0, , , JB2_q_a[0]_clock_enable_0);
JB2_q_a[0]_PORT_B_data_in = BUS(TB3_q_b[5], TB3_q_b[6], TB3_q_b[7], TB3_q_b[8], TB3_q_b[9], TB2_q_b[8], TB1_q_b[5]);
JB2_q_a[0]_PORT_B_data_in_reg = DFFE(JB2_q_a[0]_PORT_B_data_in, JB2_q_a[0]_clock_1, , , JB2_q_a[0]_clock_enable_1);
JB2_q_a[0]_PORT_A_address = BUS(BB2_power_modified_counter_values[0], BB2_power_modified_counter_values[1], BB2_power_modified_counter_values[2], BB2_power_modified_counter_values[3], BB2_power_modified_counter_values[4], BB2_power_modified_counter_values[5], BB2_power_modified_counter_values[6], BB2_power_modified_counter_values[7], BB2_power_modified_counter_values[8]);
JB2_q_a[0]_PORT_A_address_reg = DFFE(JB2_q_a[0]_PORT_A_address, JB2_q_a[0]_clock_0, , , JB2_q_a[0]_clock_enable_0);
JB2_q_a[0]_PORT_B_address = BUS(Z2_wrptr_g[0], Z2_wrptr_g[1], Z2_wrptr_g[2], Z2_wrptr_g[3], Z2_wrptr_g[4], Z2_wrptr_g[5], Z2_wrptr_g[6], Z2_wrptr_g[7], Z2_wrptr_g[8]);
JB2_q_a[0]_PORT_B_address_reg = DFFE(JB2_q_a[0]_PORT_B_address, JB2_q_a[0]_clock_1, , , JB2_q_a[0]_clock_enable_1);
JB2_q_a[0]_PORT_A_write_enable = GND;
JB2_q_a[0]_PORT_A_write_enable_reg = DFFE(JB2_q_a[0]_PORT_A_write_enable, JB2_q_a[0]_clock_0, , , JB2_q_a[0]_clock_enable_0);
JB2_q_a[0]_PORT_B_write_enable = Z2_valid_wrreq;
JB2_q_a[0]_PORT_B_write_enable_reg = DFFE(JB2_q_a[0]_PORT_B_write_enable, JB2_q_a[0]_clock_1, , , JB2_q_a[0]_clock_enable_1);
JB2_q_a[0]_clock_0 = GLOBAL(MB1L2);
JB2_q_a[0]_clock_1 = GLOBAL(A1L14);
JB2_q_a[0]_clock_enable_0 = Z2_valid_rdreq;
JB2_q_a[0]_clock_enable_1 = Z2_valid_wrreq;
JB2_q_a[0]_clear_1 = !GLOBAL(C1L78);
JB2_q_a[0]_PORT_A_data_out = MEMORY(JB2_q_a[0]_PORT_A_data_in_reg, JB2_q_a[0]_PORT_B_data_in_reg, JB2_q_a[0]_PORT_A_address_reg, JB2_q_a[0]_PORT_B_address_reg, JB2_q_a[0]_PORT_A_write_enable_reg, JB2_q_a[0]_PORT_B_write_enable_reg, , , JB2_q_a[0]_clock_0, JB2_q_a[0]_clock_1, JB2_q_a[0]_clock_enable_0, JB2_q_a[0]_clock_enable_1, , JB2_q_a[0]_clear_1);
JB2_q_a[0]_PORT_A_data_out_reg = DFFE(JB2_q_a[0]_PORT_A_data_out, JB2_q_a[0]_clock_0, JB2_q_a[0]_clear_1, , JB2_q_a[0]_clock_enable_0);
JB2_q_a[4] = JB2_q_a[0]_PORT_A_data_out_reg[4];

--JB2_q_a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[3] at M4K_X52_Y20
JB2_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB2_q_a[0]_PORT_A_data_in_reg = DFFE(JB2_q_a[0]_PORT_A_data_in, JB2_q_a[0]_clock_0, , , JB2_q_a[0]_clock_enable_0);
JB2_q_a[0]_PORT_B_data_in = BUS(TB3_q_b[5], TB3_q_b[6], TB3_q_b[7], TB3_q_b[8], TB3_q_b[9], TB2_q_b[8], TB1_q_b[5]);
JB2_q_a[0]_PORT_B_data_in_reg = DFFE(JB2_q_a[0]_PORT_B_data_in, JB2_q_a[0]_clock_1, , , JB2_q_a[0]_clock_enable_1);
JB2_q_a[0]_PORT_A_address = BUS(BB2_power_modified_counter_values[0], BB2_power_modified_counter_values[1], BB2_power_modified_counter_values[2], BB2_power_modified_counter_values[3], BB2_power_modified_counter_values[4], BB2_power_modified_counter_values[5], BB2_power_modified_counter_values[6], BB2_power_modified_counter_values[7], BB2_power_modified_counter_values[8]);
JB2_q_a[0]_PORT_A_address_reg = DFFE(JB2_q_a[0]_PORT_A_address, JB2_q_a[0]_clock_0, , , JB2_q_a[0]_clock_enable_0);
JB2_q_a[0]_PORT_B_address = BUS(Z2_wrptr_g[0], Z2_wrptr_g[1], Z2_wrptr_g[2], Z2_wrptr_g[3], Z2_wrptr_g[4], Z2_wrptr_g[5], Z2_wrptr_g[6], Z2_wrptr_g[7], Z2_wrptr_g[8]);
JB2_q_a[0]_PORT_B_address_reg = DFFE(JB2_q_a[0]_PORT_B_address, JB2_q_a[0]_clock_1, , , JB2_q_a[0]_clock_enable_1);
JB2_q_a[0]_PORT_A_write_enable = GND;
JB2_q_a[0]_PORT_A_write_enable_reg = DFFE(JB2_q_a[0]_PORT_A_write_enable, JB2_q_a[0]_clock_0, , , JB2_q_a[0]_clock_enable_0);
JB2_q_a[0]_PORT_B_write_enable = Z2_valid_wrreq;
JB2_q_a[0]_PORT_B_write_enable_reg = DFFE(JB2_q_a[0]_PORT_B_write_enable, JB2_q_a[0]_clock_1, , , JB2_q_a[0]_clock_enable_1);
JB2_q_a[0]_clock_0 = GLOBAL(MB1L2);
JB2_q_a[0]_clock_1 = GLOBAL(A1L14);
JB2_q_a[0]_clock_enable_0 = Z2_valid_rdreq;
JB2_q_a[0]_clock_enable_1 = Z2_valid_wrreq;
JB2_q_a[0]_clear_1 = !GLOBAL(C1L78);
JB2_q_a[0]_PORT_A_data_out = MEMORY(JB2_q_a[0]_PORT_A_data_in_reg, JB2_q_a[0]_PORT_B_data_in_reg, JB2_q_a[0]_PORT_A_address_reg, JB2_q_a[0]_PORT_B_address_reg, JB2_q_a[0]_PORT_A_write_enable_reg, JB2_q_a[0]_PORT_B_write_enable_reg, , , JB2_q_a[0]_clock_0, JB2_q_a[0]_clock_1, JB2_q_a[0]_clock_enable_0, JB2_q_a[0]_clock_enable_1, , JB2_q_a[0]_clear_1);
JB2_q_a[0]_PORT_A_data_out_reg = DFFE(JB2_q_a[0]_PORT_A_data_out, JB2_q_a[0]_clock_0, JB2_q_a[0]_clear_1, , JB2_q_a[0]_clock_enable_0);
JB2_q_a[3] = JB2_q_a[0]_PORT_A_data_out_reg[3];

--JB2_q_a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[2] at M4K_X52_Y20
JB2_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB2_q_a[0]_PORT_A_data_in_reg = DFFE(JB2_q_a[0]_PORT_A_data_in, JB2_q_a[0]_clock_0, , , JB2_q_a[0]_clock_enable_0);
JB2_q_a[0]_PORT_B_data_in = BUS(TB3_q_b[5], TB3_q_b[6], TB3_q_b[7], TB3_q_b[8], TB3_q_b[9], TB2_q_b[8], TB1_q_b[5]);
JB2_q_a[0]_PORT_B_data_in_reg = DFFE(JB2_q_a[0]_PORT_B_data_in, JB2_q_a[0]_clock_1, , , JB2_q_a[0]_clock_enable_1);
JB2_q_a[0]_PORT_A_address = BUS(BB2_power_modified_counter_values[0], BB2_power_modified_counter_values[1], BB2_power_modified_counter_values[2], BB2_power_modified_counter_values[3], BB2_power_modified_counter_values[4], BB2_power_modified_counter_values[5], BB2_power_modified_counter_values[6], BB2_power_modified_counter_values[7], BB2_power_modified_counter_values[8]);
JB2_q_a[0]_PORT_A_address_reg = DFFE(JB2_q_a[0]_PORT_A_address, JB2_q_a[0]_clock_0, , , JB2_q_a[0]_clock_enable_0);
JB2_q_a[0]_PORT_B_address = BUS(Z2_wrptr_g[0], Z2_wrptr_g[1], Z2_wrptr_g[2], Z2_wrptr_g[3], Z2_wrptr_g[4], Z2_wrptr_g[5], Z2_wrptr_g[6], Z2_wrptr_g[7], Z2_wrptr_g[8]);
JB2_q_a[0]_PORT_B_address_reg = DFFE(JB2_q_a[0]_PORT_B_address, JB2_q_a[0]_clock_1, , , JB2_q_a[0]_clock_enable_1);
JB2_q_a[0]_PORT_A_write_enable = GND;
JB2_q_a[0]_PORT_A_write_enable_reg = DFFE(JB2_q_a[0]_PORT_A_write_enable, JB2_q_a[0]_clock_0, , , JB2_q_a[0]_clock_enable_0);
JB2_q_a[0]_PORT_B_write_enable = Z2_valid_wrreq;
JB2_q_a[0]_PORT_B_write_enable_reg = DFFE(JB2_q_a[0]_PORT_B_write_enable, JB2_q_a[0]_clock_1, , , JB2_q_a[0]_clock_enable_1);
JB2_q_a[0]_clock_0 = GLOBAL(MB1L2);
JB2_q_a[0]_clock_1 = GLOBAL(A1L14);
JB2_q_a[0]_clock_enable_0 = Z2_valid_rdreq;
JB2_q_a[0]_clock_enable_1 = Z2_valid_wrreq;
JB2_q_a[0]_clear_1 = !GLOBAL(C1L78);
JB2_q_a[0]_PORT_A_data_out = MEMORY(JB2_q_a[0]_PORT_A_data_in_reg, JB2_q_a[0]_PORT_B_data_in_reg, JB2_q_a[0]_PORT_A_address_reg, JB2_q_a[0]_PORT_B_address_reg, JB2_q_a[0]_PORT_A_write_enable_reg, JB2_q_a[0]_PORT_B_write_enable_reg, , , JB2_q_a[0]_clock_0, JB2_q_a[0]_clock_1, JB2_q_a[0]_clock_enable_0, JB2_q_a[0]_clock_enable_1, , JB2_q_a[0]_clear_1);
JB2_q_a[0]_PORT_A_data_out_reg = DFFE(JB2_q_a[0]_PORT_A_data_out, JB2_q_a[0]_clock_0, JB2_q_a[0]_clear_1, , JB2_q_a[0]_clock_enable_0);
JB2_q_a[2] = JB2_q_a[0]_PORT_A_data_out_reg[2];

--JB2_q_a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[1] at M4K_X52_Y20
JB2_q_a[0]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB2_q_a[0]_PORT_A_data_in_reg = DFFE(JB2_q_a[0]_PORT_A_data_in, JB2_q_a[0]_clock_0, , , JB2_q_a[0]_clock_enable_0);
JB2_q_a[0]_PORT_B_data_in = BUS(TB3_q_b[5], TB3_q_b[6], TB3_q_b[7], TB3_q_b[8], TB3_q_b[9], TB2_q_b[8], TB1_q_b[5]);
JB2_q_a[0]_PORT_B_data_in_reg = DFFE(JB2_q_a[0]_PORT_B_data_in, JB2_q_a[0]_clock_1, , , JB2_q_a[0]_clock_enable_1);
JB2_q_a[0]_PORT_A_address = BUS(BB2_power_modified_counter_values[0], BB2_power_modified_counter_values[1], BB2_power_modified_counter_values[2], BB2_power_modified_counter_values[3], BB2_power_modified_counter_values[4], BB2_power_modified_counter_values[5], BB2_power_modified_counter_values[6], BB2_power_modified_counter_values[7], BB2_power_modified_counter_values[8]);
JB2_q_a[0]_PORT_A_address_reg = DFFE(JB2_q_a[0]_PORT_A_address, JB2_q_a[0]_clock_0, , , JB2_q_a[0]_clock_enable_0);
JB2_q_a[0]_PORT_B_address = BUS(Z2_wrptr_g[0], Z2_wrptr_g[1], Z2_wrptr_g[2], Z2_wrptr_g[3], Z2_wrptr_g[4], Z2_wrptr_g[5], Z2_wrptr_g[6], Z2_wrptr_g[7], Z2_wrptr_g[8]);
JB2_q_a[0]_PORT_B_address_reg = DFFE(JB2_q_a[0]_PORT_B_address, JB2_q_a[0]_clock_1, , , JB2_q_a[0]_clock_enable_1);
JB2_q_a[0]_PORT_A_write_enable = GND;
JB2_q_a[0]_PORT_A_write_enable_reg = DFFE(JB2_q_a[0]_PORT_A_write_enable, JB2_q_a[0]_clock_0, , , JB2_q_a[0]_clock_enable_0);
JB2_q_a[0]_PORT_B_write_enable = Z2_valid_wrreq;
JB2_q_a[0]_PORT_B_write_enable_reg = DFFE(JB2_q_a[0]_PORT_B_write_enable, JB2_q_a[0]_clock_1, , , JB2_q_a[0]_clock_enable_1);
JB2_q_a[0]_clock_0 = GLOBAL(MB1L2);
JB2_q_a[0]_clock_1 = GLOBAL(A1L14);
JB2_q_a[0]_clock_enable_0 = Z2_valid_rdreq;
JB2_q_a[0]_clock_enable_1 = Z2_valid_wrreq;
JB2_q_a[0]_clear_1 = !GLOBAL(C1L78);
JB2_q_a[0]_PORT_A_data_out = MEMORY(JB2_q_a[0]_PORT_A_data_in_reg, JB2_q_a[0]_PORT_B_data_in_reg, JB2_q_a[0]_PORT_A_address_reg, JB2_q_a[0]_PORT_B_address_reg, JB2_q_a[0]_PORT_A_write_enable_reg, JB2_q_a[0]_PORT_B_write_enable_reg, , , JB2_q_a[0]_clock_0, JB2_q_a[0]_clock_1, JB2_q_a[0]_clock_enable_0, JB2_q_a[0]_clock_enable_1, , JB2_q_a[0]_clear_1);
JB2_q_a[0]_PORT_A_data_out_reg = DFFE(JB2_q_a[0]_PORT_A_data_out, JB2_q_a[0]_clock_0, JB2_q_a[0]_clear_1, , JB2_q_a[0]_clock_enable_0);
JB2_q_a[1] = JB2_q_a[0]_PORT_A_data_out_reg[1];


--G1L226 is Sdram_Control_4Port:u6|mDATAIN[0]~160 at LCCOMB_X29_Y18_N4
G1L226 = G1_WR_MASK[0] & (JB1_q_a[0]) # !G1_WR_MASK[0] & JB2_q_a[0];


--T1_OE is Sdram_Control_4Port:u6|command:command1|OE at LCFF_X1_Y8_N17
T1_OE = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2),  ,  ,  , T1_oe4,  ,  , VCC);


--G1L227 is Sdram_Control_4Port:u6|mDATAIN[1]~161 at LCCOMB_X29_Y18_N28
G1L227 = G1_WR_MASK[0] & JB1_q_a[1] # !G1_WR_MASK[0] & (JB2_q_a[1]);


--G1L228 is Sdram_Control_4Port:u6|mDATAIN[2]~162 at LCCOMB_X29_Y18_N22
G1L228 = G1_WR_MASK[0] & (JB1_q_a[2]) # !G1_WR_MASK[0] & JB2_q_a[2];


--G1L229 is Sdram_Control_4Port:u6|mDATAIN[3]~163 at LCCOMB_X29_Y18_N2
G1L229 = G1_WR_MASK[0] & (JB1_q_a[3]) # !G1_WR_MASK[0] & JB2_q_a[3];


--G1L230 is Sdram_Control_4Port:u6|mDATAIN[4]~164 at LCCOMB_X29_Y18_N8
G1L230 = G1_WR_MASK[0] & JB1_q_a[4] # !G1_WR_MASK[0] & (JB2_q_a[4]);


--JB1_q_a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[5] at M4K_X26_Y17
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 7, Port B Depth: 512, Port B Width: 7
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[5]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB1_q_a[5]_PORT_A_data_in_reg = DFFE(JB1_q_a[5]_PORT_A_data_in, JB1_q_a[5]_clock_0, , , JB1_q_a[5]_clock_enable_0);
JB1_q_a[5]_PORT_B_data_in = BUS(RB2_q_b[5], RB2_q_b[7], RB1_q_b[6], RB1_q_b[7], RB1_q_b[8], RB1_q_b[9], ~GND);
JB1_q_a[5]_PORT_B_data_in_reg = DFFE(JB1_q_a[5]_PORT_B_data_in, JB1_q_a[5]_clock_1, , , JB1_q_a[5]_clock_enable_1);
JB1_q_a[5]_PORT_A_address = BUS(BB1_power_modified_counter_values[0], BB1_power_modified_counter_values[1], BB1_power_modified_counter_values[2], BB1_power_modified_counter_values[3], BB1_power_modified_counter_values[4], BB1_power_modified_counter_values[5], BB1_power_modified_counter_values[6], BB1_power_modified_counter_values[7], BB1_power_modified_counter_values[8]);
JB1_q_a[5]_PORT_A_address_reg = DFFE(JB1_q_a[5]_PORT_A_address, JB1_q_a[5]_clock_0, , , JB1_q_a[5]_clock_enable_0);
JB1_q_a[5]_PORT_B_address = BUS(Z1_wrptr_g[0], Z1_wrptr_g[1], Z1_wrptr_g[2], Z1_wrptr_g[3], Z1_wrptr_g[4], Z1_wrptr_g[5], Z1_wrptr_g[6], Z1_wrptr_g[7], Z1_wrptr_g[8]);
JB1_q_a[5]_PORT_B_address_reg = DFFE(JB1_q_a[5]_PORT_B_address, JB1_q_a[5]_clock_1, , , JB1_q_a[5]_clock_enable_1);
JB1_q_a[5]_PORT_A_write_enable = GND;
JB1_q_a[5]_PORT_A_write_enable_reg = DFFE(JB1_q_a[5]_PORT_A_write_enable, JB1_q_a[5]_clock_0, , , JB1_q_a[5]_clock_enable_0);
JB1_q_a[5]_PORT_B_write_enable = Z1_valid_wrreq;
JB1_q_a[5]_PORT_B_write_enable_reg = DFFE(JB1_q_a[5]_PORT_B_write_enable, JB1_q_a[5]_clock_1, , , JB1_q_a[5]_clock_enable_1);
JB1_q_a[5]_clock_0 = GLOBAL(MB1L2);
JB1_q_a[5]_clock_1 = GLOBAL(A1L11);
JB1_q_a[5]_clock_enable_0 = Z1_valid_rdreq;
JB1_q_a[5]_clock_enable_1 = Z1_valid_wrreq;
JB1_q_a[5]_clear_1 = !GLOBAL(C1L78);
JB1_q_a[5]_PORT_A_data_out = MEMORY(JB1_q_a[5]_PORT_A_data_in_reg, JB1_q_a[5]_PORT_B_data_in_reg, JB1_q_a[5]_PORT_A_address_reg, JB1_q_a[5]_PORT_B_address_reg, JB1_q_a[5]_PORT_A_write_enable_reg, JB1_q_a[5]_PORT_B_write_enable_reg, , , JB1_q_a[5]_clock_0, JB1_q_a[5]_clock_1, JB1_q_a[5]_clock_enable_0, JB1_q_a[5]_clock_enable_1, , JB1_q_a[5]_clear_1);
JB1_q_a[5]_PORT_A_data_out_reg = DFFE(JB1_q_a[5]_PORT_A_data_out, JB1_q_a[5]_clock_0, JB1_q_a[5]_clear_1, , JB1_q_a[5]_clock_enable_0);
JB1_q_a[5] = JB1_q_a[5]_PORT_A_data_out_reg[0];

--JB1_q_a[15] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[15] at M4K_X26_Y17
JB1_q_a[5]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB1_q_a[5]_PORT_A_data_in_reg = DFFE(JB1_q_a[5]_PORT_A_data_in, JB1_q_a[5]_clock_0, , , JB1_q_a[5]_clock_enable_0);
JB1_q_a[5]_PORT_B_data_in = BUS(RB2_q_b[5], RB2_q_b[7], RB1_q_b[6], RB1_q_b[7], RB1_q_b[8], RB1_q_b[9], ~GND);
JB1_q_a[5]_PORT_B_data_in_reg = DFFE(JB1_q_a[5]_PORT_B_data_in, JB1_q_a[5]_clock_1, , , JB1_q_a[5]_clock_enable_1);
JB1_q_a[5]_PORT_A_address = BUS(BB1_power_modified_counter_values[0], BB1_power_modified_counter_values[1], BB1_power_modified_counter_values[2], BB1_power_modified_counter_values[3], BB1_power_modified_counter_values[4], BB1_power_modified_counter_values[5], BB1_power_modified_counter_values[6], BB1_power_modified_counter_values[7], BB1_power_modified_counter_values[8]);
JB1_q_a[5]_PORT_A_address_reg = DFFE(JB1_q_a[5]_PORT_A_address, JB1_q_a[5]_clock_0, , , JB1_q_a[5]_clock_enable_0);
JB1_q_a[5]_PORT_B_address = BUS(Z1_wrptr_g[0], Z1_wrptr_g[1], Z1_wrptr_g[2], Z1_wrptr_g[3], Z1_wrptr_g[4], Z1_wrptr_g[5], Z1_wrptr_g[6], Z1_wrptr_g[7], Z1_wrptr_g[8]);
JB1_q_a[5]_PORT_B_address_reg = DFFE(JB1_q_a[5]_PORT_B_address, JB1_q_a[5]_clock_1, , , JB1_q_a[5]_clock_enable_1);
JB1_q_a[5]_PORT_A_write_enable = GND;
JB1_q_a[5]_PORT_A_write_enable_reg = DFFE(JB1_q_a[5]_PORT_A_write_enable, JB1_q_a[5]_clock_0, , , JB1_q_a[5]_clock_enable_0);
JB1_q_a[5]_PORT_B_write_enable = Z1_valid_wrreq;
JB1_q_a[5]_PORT_B_write_enable_reg = DFFE(JB1_q_a[5]_PORT_B_write_enable, JB1_q_a[5]_clock_1, , , JB1_q_a[5]_clock_enable_1);
JB1_q_a[5]_clock_0 = GLOBAL(MB1L2);
JB1_q_a[5]_clock_1 = GLOBAL(A1L11);
JB1_q_a[5]_clock_enable_0 = Z1_valid_rdreq;
JB1_q_a[5]_clock_enable_1 = Z1_valid_wrreq;
JB1_q_a[5]_clear_1 = !GLOBAL(C1L78);
JB1_q_a[5]_PORT_A_data_out = MEMORY(JB1_q_a[5]_PORT_A_data_in_reg, JB1_q_a[5]_PORT_B_data_in_reg, JB1_q_a[5]_PORT_A_address_reg, JB1_q_a[5]_PORT_B_address_reg, JB1_q_a[5]_PORT_A_write_enable_reg, JB1_q_a[5]_PORT_B_write_enable_reg, , , JB1_q_a[5]_clock_0, JB1_q_a[5]_clock_1, JB1_q_a[5]_clock_enable_0, JB1_q_a[5]_clock_enable_1, , JB1_q_a[5]_clear_1);
JB1_q_a[5]_PORT_A_data_out_reg = DFFE(JB1_q_a[5]_PORT_A_data_out, JB1_q_a[5]_clock_0, JB1_q_a[5]_clear_1, , JB1_q_a[5]_clock_enable_0);
JB1_q_a[15] = JB1_q_a[5]_PORT_A_data_out_reg[6];

--JB1_q_a[14] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[14] at M4K_X26_Y17
JB1_q_a[5]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB1_q_a[5]_PORT_A_data_in_reg = DFFE(JB1_q_a[5]_PORT_A_data_in, JB1_q_a[5]_clock_0, , , JB1_q_a[5]_clock_enable_0);
JB1_q_a[5]_PORT_B_data_in = BUS(RB2_q_b[5], RB2_q_b[7], RB1_q_b[6], RB1_q_b[7], RB1_q_b[8], RB1_q_b[9], ~GND);
JB1_q_a[5]_PORT_B_data_in_reg = DFFE(JB1_q_a[5]_PORT_B_data_in, JB1_q_a[5]_clock_1, , , JB1_q_a[5]_clock_enable_1);
JB1_q_a[5]_PORT_A_address = BUS(BB1_power_modified_counter_values[0], BB1_power_modified_counter_values[1], BB1_power_modified_counter_values[2], BB1_power_modified_counter_values[3], BB1_power_modified_counter_values[4], BB1_power_modified_counter_values[5], BB1_power_modified_counter_values[6], BB1_power_modified_counter_values[7], BB1_power_modified_counter_values[8]);
JB1_q_a[5]_PORT_A_address_reg = DFFE(JB1_q_a[5]_PORT_A_address, JB1_q_a[5]_clock_0, , , JB1_q_a[5]_clock_enable_0);
JB1_q_a[5]_PORT_B_address = BUS(Z1_wrptr_g[0], Z1_wrptr_g[1], Z1_wrptr_g[2], Z1_wrptr_g[3], Z1_wrptr_g[4], Z1_wrptr_g[5], Z1_wrptr_g[6], Z1_wrptr_g[7], Z1_wrptr_g[8]);
JB1_q_a[5]_PORT_B_address_reg = DFFE(JB1_q_a[5]_PORT_B_address, JB1_q_a[5]_clock_1, , , JB1_q_a[5]_clock_enable_1);
JB1_q_a[5]_PORT_A_write_enable = GND;
JB1_q_a[5]_PORT_A_write_enable_reg = DFFE(JB1_q_a[5]_PORT_A_write_enable, JB1_q_a[5]_clock_0, , , JB1_q_a[5]_clock_enable_0);
JB1_q_a[5]_PORT_B_write_enable = Z1_valid_wrreq;
JB1_q_a[5]_PORT_B_write_enable_reg = DFFE(JB1_q_a[5]_PORT_B_write_enable, JB1_q_a[5]_clock_1, , , JB1_q_a[5]_clock_enable_1);
JB1_q_a[5]_clock_0 = GLOBAL(MB1L2);
JB1_q_a[5]_clock_1 = GLOBAL(A1L11);
JB1_q_a[5]_clock_enable_0 = Z1_valid_rdreq;
JB1_q_a[5]_clock_enable_1 = Z1_valid_wrreq;
JB1_q_a[5]_clear_1 = !GLOBAL(C1L78);
JB1_q_a[5]_PORT_A_data_out = MEMORY(JB1_q_a[5]_PORT_A_data_in_reg, JB1_q_a[5]_PORT_B_data_in_reg, JB1_q_a[5]_PORT_A_address_reg, JB1_q_a[5]_PORT_B_address_reg, JB1_q_a[5]_PORT_A_write_enable_reg, JB1_q_a[5]_PORT_B_write_enable_reg, , , JB1_q_a[5]_clock_0, JB1_q_a[5]_clock_1, JB1_q_a[5]_clock_enable_0, JB1_q_a[5]_clock_enable_1, , JB1_q_a[5]_clear_1);
JB1_q_a[5]_PORT_A_data_out_reg = DFFE(JB1_q_a[5]_PORT_A_data_out, JB1_q_a[5]_clock_0, JB1_q_a[5]_clear_1, , JB1_q_a[5]_clock_enable_0);
JB1_q_a[14] = JB1_q_a[5]_PORT_A_data_out_reg[5];

--JB1_q_a[13] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[13] at M4K_X26_Y17
JB1_q_a[5]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB1_q_a[5]_PORT_A_data_in_reg = DFFE(JB1_q_a[5]_PORT_A_data_in, JB1_q_a[5]_clock_0, , , JB1_q_a[5]_clock_enable_0);
JB1_q_a[5]_PORT_B_data_in = BUS(RB2_q_b[5], RB2_q_b[7], RB1_q_b[6], RB1_q_b[7], RB1_q_b[8], RB1_q_b[9], ~GND);
JB1_q_a[5]_PORT_B_data_in_reg = DFFE(JB1_q_a[5]_PORT_B_data_in, JB1_q_a[5]_clock_1, , , JB1_q_a[5]_clock_enable_1);
JB1_q_a[5]_PORT_A_address = BUS(BB1_power_modified_counter_values[0], BB1_power_modified_counter_values[1], BB1_power_modified_counter_values[2], BB1_power_modified_counter_values[3], BB1_power_modified_counter_values[4], BB1_power_modified_counter_values[5], BB1_power_modified_counter_values[6], BB1_power_modified_counter_values[7], BB1_power_modified_counter_values[8]);
JB1_q_a[5]_PORT_A_address_reg = DFFE(JB1_q_a[5]_PORT_A_address, JB1_q_a[5]_clock_0, , , JB1_q_a[5]_clock_enable_0);
JB1_q_a[5]_PORT_B_address = BUS(Z1_wrptr_g[0], Z1_wrptr_g[1], Z1_wrptr_g[2], Z1_wrptr_g[3], Z1_wrptr_g[4], Z1_wrptr_g[5], Z1_wrptr_g[6], Z1_wrptr_g[7], Z1_wrptr_g[8]);
JB1_q_a[5]_PORT_B_address_reg = DFFE(JB1_q_a[5]_PORT_B_address, JB1_q_a[5]_clock_1, , , JB1_q_a[5]_clock_enable_1);
JB1_q_a[5]_PORT_A_write_enable = GND;
JB1_q_a[5]_PORT_A_write_enable_reg = DFFE(JB1_q_a[5]_PORT_A_write_enable, JB1_q_a[5]_clock_0, , , JB1_q_a[5]_clock_enable_0);
JB1_q_a[5]_PORT_B_write_enable = Z1_valid_wrreq;
JB1_q_a[5]_PORT_B_write_enable_reg = DFFE(JB1_q_a[5]_PORT_B_write_enable, JB1_q_a[5]_clock_1, , , JB1_q_a[5]_clock_enable_1);
JB1_q_a[5]_clock_0 = GLOBAL(MB1L2);
JB1_q_a[5]_clock_1 = GLOBAL(A1L11);
JB1_q_a[5]_clock_enable_0 = Z1_valid_rdreq;
JB1_q_a[5]_clock_enable_1 = Z1_valid_wrreq;
JB1_q_a[5]_clear_1 = !GLOBAL(C1L78);
JB1_q_a[5]_PORT_A_data_out = MEMORY(JB1_q_a[5]_PORT_A_data_in_reg, JB1_q_a[5]_PORT_B_data_in_reg, JB1_q_a[5]_PORT_A_address_reg, JB1_q_a[5]_PORT_B_address_reg, JB1_q_a[5]_PORT_A_write_enable_reg, JB1_q_a[5]_PORT_B_write_enable_reg, , , JB1_q_a[5]_clock_0, JB1_q_a[5]_clock_1, JB1_q_a[5]_clock_enable_0, JB1_q_a[5]_clock_enable_1, , JB1_q_a[5]_clear_1);
JB1_q_a[5]_PORT_A_data_out_reg = DFFE(JB1_q_a[5]_PORT_A_data_out, JB1_q_a[5]_clock_0, JB1_q_a[5]_clear_1, , JB1_q_a[5]_clock_enable_0);
JB1_q_a[13] = JB1_q_a[5]_PORT_A_data_out_reg[4];

--JB1_q_a[12] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[12] at M4K_X26_Y17
JB1_q_a[5]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB1_q_a[5]_PORT_A_data_in_reg = DFFE(JB1_q_a[5]_PORT_A_data_in, JB1_q_a[5]_clock_0, , , JB1_q_a[5]_clock_enable_0);
JB1_q_a[5]_PORT_B_data_in = BUS(RB2_q_b[5], RB2_q_b[7], RB1_q_b[6], RB1_q_b[7], RB1_q_b[8], RB1_q_b[9], ~GND);
JB1_q_a[5]_PORT_B_data_in_reg = DFFE(JB1_q_a[5]_PORT_B_data_in, JB1_q_a[5]_clock_1, , , JB1_q_a[5]_clock_enable_1);
JB1_q_a[5]_PORT_A_address = BUS(BB1_power_modified_counter_values[0], BB1_power_modified_counter_values[1], BB1_power_modified_counter_values[2], BB1_power_modified_counter_values[3], BB1_power_modified_counter_values[4], BB1_power_modified_counter_values[5], BB1_power_modified_counter_values[6], BB1_power_modified_counter_values[7], BB1_power_modified_counter_values[8]);
JB1_q_a[5]_PORT_A_address_reg = DFFE(JB1_q_a[5]_PORT_A_address, JB1_q_a[5]_clock_0, , , JB1_q_a[5]_clock_enable_0);
JB1_q_a[5]_PORT_B_address = BUS(Z1_wrptr_g[0], Z1_wrptr_g[1], Z1_wrptr_g[2], Z1_wrptr_g[3], Z1_wrptr_g[4], Z1_wrptr_g[5], Z1_wrptr_g[6], Z1_wrptr_g[7], Z1_wrptr_g[8]);
JB1_q_a[5]_PORT_B_address_reg = DFFE(JB1_q_a[5]_PORT_B_address, JB1_q_a[5]_clock_1, , , JB1_q_a[5]_clock_enable_1);
JB1_q_a[5]_PORT_A_write_enable = GND;
JB1_q_a[5]_PORT_A_write_enable_reg = DFFE(JB1_q_a[5]_PORT_A_write_enable, JB1_q_a[5]_clock_0, , , JB1_q_a[5]_clock_enable_0);
JB1_q_a[5]_PORT_B_write_enable = Z1_valid_wrreq;
JB1_q_a[5]_PORT_B_write_enable_reg = DFFE(JB1_q_a[5]_PORT_B_write_enable, JB1_q_a[5]_clock_1, , , JB1_q_a[5]_clock_enable_1);
JB1_q_a[5]_clock_0 = GLOBAL(MB1L2);
JB1_q_a[5]_clock_1 = GLOBAL(A1L11);
JB1_q_a[5]_clock_enable_0 = Z1_valid_rdreq;
JB1_q_a[5]_clock_enable_1 = Z1_valid_wrreq;
JB1_q_a[5]_clear_1 = !GLOBAL(C1L78);
JB1_q_a[5]_PORT_A_data_out = MEMORY(JB1_q_a[5]_PORT_A_data_in_reg, JB1_q_a[5]_PORT_B_data_in_reg, JB1_q_a[5]_PORT_A_address_reg, JB1_q_a[5]_PORT_B_address_reg, JB1_q_a[5]_PORT_A_write_enable_reg, JB1_q_a[5]_PORT_B_write_enable_reg, , , JB1_q_a[5]_clock_0, JB1_q_a[5]_clock_1, JB1_q_a[5]_clock_enable_0, JB1_q_a[5]_clock_enable_1, , JB1_q_a[5]_clear_1);
JB1_q_a[5]_PORT_A_data_out_reg = DFFE(JB1_q_a[5]_PORT_A_data_out, JB1_q_a[5]_clock_0, JB1_q_a[5]_clear_1, , JB1_q_a[5]_clock_enable_0);
JB1_q_a[12] = JB1_q_a[5]_PORT_A_data_out_reg[3];

--JB1_q_a[11] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[11] at M4K_X26_Y17
JB1_q_a[5]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB1_q_a[5]_PORT_A_data_in_reg = DFFE(JB1_q_a[5]_PORT_A_data_in, JB1_q_a[5]_clock_0, , , JB1_q_a[5]_clock_enable_0);
JB1_q_a[5]_PORT_B_data_in = BUS(RB2_q_b[5], RB2_q_b[7], RB1_q_b[6], RB1_q_b[7], RB1_q_b[8], RB1_q_b[9], ~GND);
JB1_q_a[5]_PORT_B_data_in_reg = DFFE(JB1_q_a[5]_PORT_B_data_in, JB1_q_a[5]_clock_1, , , JB1_q_a[5]_clock_enable_1);
JB1_q_a[5]_PORT_A_address = BUS(BB1_power_modified_counter_values[0], BB1_power_modified_counter_values[1], BB1_power_modified_counter_values[2], BB1_power_modified_counter_values[3], BB1_power_modified_counter_values[4], BB1_power_modified_counter_values[5], BB1_power_modified_counter_values[6], BB1_power_modified_counter_values[7], BB1_power_modified_counter_values[8]);
JB1_q_a[5]_PORT_A_address_reg = DFFE(JB1_q_a[5]_PORT_A_address, JB1_q_a[5]_clock_0, , , JB1_q_a[5]_clock_enable_0);
JB1_q_a[5]_PORT_B_address = BUS(Z1_wrptr_g[0], Z1_wrptr_g[1], Z1_wrptr_g[2], Z1_wrptr_g[3], Z1_wrptr_g[4], Z1_wrptr_g[5], Z1_wrptr_g[6], Z1_wrptr_g[7], Z1_wrptr_g[8]);
JB1_q_a[5]_PORT_B_address_reg = DFFE(JB1_q_a[5]_PORT_B_address, JB1_q_a[5]_clock_1, , , JB1_q_a[5]_clock_enable_1);
JB1_q_a[5]_PORT_A_write_enable = GND;
JB1_q_a[5]_PORT_A_write_enable_reg = DFFE(JB1_q_a[5]_PORT_A_write_enable, JB1_q_a[5]_clock_0, , , JB1_q_a[5]_clock_enable_0);
JB1_q_a[5]_PORT_B_write_enable = Z1_valid_wrreq;
JB1_q_a[5]_PORT_B_write_enable_reg = DFFE(JB1_q_a[5]_PORT_B_write_enable, JB1_q_a[5]_clock_1, , , JB1_q_a[5]_clock_enable_1);
JB1_q_a[5]_clock_0 = GLOBAL(MB1L2);
JB1_q_a[5]_clock_1 = GLOBAL(A1L11);
JB1_q_a[5]_clock_enable_0 = Z1_valid_rdreq;
JB1_q_a[5]_clock_enable_1 = Z1_valid_wrreq;
JB1_q_a[5]_clear_1 = !GLOBAL(C1L78);
JB1_q_a[5]_PORT_A_data_out = MEMORY(JB1_q_a[5]_PORT_A_data_in_reg, JB1_q_a[5]_PORT_B_data_in_reg, JB1_q_a[5]_PORT_A_address_reg, JB1_q_a[5]_PORT_B_address_reg, JB1_q_a[5]_PORT_A_write_enable_reg, JB1_q_a[5]_PORT_B_write_enable_reg, , , JB1_q_a[5]_clock_0, JB1_q_a[5]_clock_1, JB1_q_a[5]_clock_enable_0, JB1_q_a[5]_clock_enable_1, , JB1_q_a[5]_clear_1);
JB1_q_a[5]_PORT_A_data_out_reg = DFFE(JB1_q_a[5]_PORT_A_data_out, JB1_q_a[5]_clock_0, JB1_q_a[5]_clear_1, , JB1_q_a[5]_clock_enable_0);
JB1_q_a[11] = JB1_q_a[5]_PORT_A_data_out_reg[2];

--JB1_q_a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[7] at M4K_X26_Y17
JB1_q_a[5]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB1_q_a[5]_PORT_A_data_in_reg = DFFE(JB1_q_a[5]_PORT_A_data_in, JB1_q_a[5]_clock_0, , , JB1_q_a[5]_clock_enable_0);
JB1_q_a[5]_PORT_B_data_in = BUS(RB2_q_b[5], RB2_q_b[7], RB1_q_b[6], RB1_q_b[7], RB1_q_b[8], RB1_q_b[9], ~GND);
JB1_q_a[5]_PORT_B_data_in_reg = DFFE(JB1_q_a[5]_PORT_B_data_in, JB1_q_a[5]_clock_1, , , JB1_q_a[5]_clock_enable_1);
JB1_q_a[5]_PORT_A_address = BUS(BB1_power_modified_counter_values[0], BB1_power_modified_counter_values[1], BB1_power_modified_counter_values[2], BB1_power_modified_counter_values[3], BB1_power_modified_counter_values[4], BB1_power_modified_counter_values[5], BB1_power_modified_counter_values[6], BB1_power_modified_counter_values[7], BB1_power_modified_counter_values[8]);
JB1_q_a[5]_PORT_A_address_reg = DFFE(JB1_q_a[5]_PORT_A_address, JB1_q_a[5]_clock_0, , , JB1_q_a[5]_clock_enable_0);
JB1_q_a[5]_PORT_B_address = BUS(Z1_wrptr_g[0], Z1_wrptr_g[1], Z1_wrptr_g[2], Z1_wrptr_g[3], Z1_wrptr_g[4], Z1_wrptr_g[5], Z1_wrptr_g[6], Z1_wrptr_g[7], Z1_wrptr_g[8]);
JB1_q_a[5]_PORT_B_address_reg = DFFE(JB1_q_a[5]_PORT_B_address, JB1_q_a[5]_clock_1, , , JB1_q_a[5]_clock_enable_1);
JB1_q_a[5]_PORT_A_write_enable = GND;
JB1_q_a[5]_PORT_A_write_enable_reg = DFFE(JB1_q_a[5]_PORT_A_write_enable, JB1_q_a[5]_clock_0, , , JB1_q_a[5]_clock_enable_0);
JB1_q_a[5]_PORT_B_write_enable = Z1_valid_wrreq;
JB1_q_a[5]_PORT_B_write_enable_reg = DFFE(JB1_q_a[5]_PORT_B_write_enable, JB1_q_a[5]_clock_1, , , JB1_q_a[5]_clock_enable_1);
JB1_q_a[5]_clock_0 = GLOBAL(MB1L2);
JB1_q_a[5]_clock_1 = GLOBAL(A1L11);
JB1_q_a[5]_clock_enable_0 = Z1_valid_rdreq;
JB1_q_a[5]_clock_enable_1 = Z1_valid_wrreq;
JB1_q_a[5]_clear_1 = !GLOBAL(C1L78);
JB1_q_a[5]_PORT_A_data_out = MEMORY(JB1_q_a[5]_PORT_A_data_in_reg, JB1_q_a[5]_PORT_B_data_in_reg, JB1_q_a[5]_PORT_A_address_reg, JB1_q_a[5]_PORT_B_address_reg, JB1_q_a[5]_PORT_A_write_enable_reg, JB1_q_a[5]_PORT_B_write_enable_reg, , , JB1_q_a[5]_clock_0, JB1_q_a[5]_clock_1, JB1_q_a[5]_clock_enable_0, JB1_q_a[5]_clock_enable_1, , JB1_q_a[5]_clear_1);
JB1_q_a[5]_PORT_A_data_out_reg = DFFE(JB1_q_a[5]_PORT_A_data_out, JB1_q_a[5]_clock_0, JB1_q_a[5]_clear_1, , JB1_q_a[5]_clock_enable_0);
JB1_q_a[7] = JB1_q_a[5]_PORT_A_data_out_reg[1];


--JB2_q_a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[5] at M4K_X52_Y19
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 9, Port B Depth: 512, Port B Width: 9
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
JB2_q_a[5]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB2_q_a[5]_PORT_A_data_in_reg = DFFE(JB2_q_a[5]_PORT_A_data_in, JB2_q_a[5]_clock_0, , , JB2_q_a[5]_clock_enable_0);
JB2_q_a[5]_PORT_B_data_in = BUS(TB2_q_b[5], TB2_q_b[6], TB2_q_b[7], TB2_q_b[9], TB1_q_b[6], TB1_q_b[7], TB1_q_b[8], TB1_q_b[9], ~GND);
JB2_q_a[5]_PORT_B_data_in_reg = DFFE(JB2_q_a[5]_PORT_B_data_in, JB2_q_a[5]_clock_1, , , JB2_q_a[5]_clock_enable_1);
JB2_q_a[5]_PORT_A_address = BUS(BB2_power_modified_counter_values[0], BB2_power_modified_counter_values[1], BB2_power_modified_counter_values[2], BB2_power_modified_counter_values[3], BB2_power_modified_counter_values[4], BB2_power_modified_counter_values[5], BB2_power_modified_counter_values[6], BB2_power_modified_counter_values[7], BB2_power_modified_counter_values[8]);
JB2_q_a[5]_PORT_A_address_reg = DFFE(JB2_q_a[5]_PORT_A_address, JB2_q_a[5]_clock_0, , , JB2_q_a[5]_clock_enable_0);
JB2_q_a[5]_PORT_B_address = BUS(Z2_wrptr_g[0], Z2_wrptr_g[1], Z2_wrptr_g[2], Z2_wrptr_g[3], Z2_wrptr_g[4], Z2_wrptr_g[5], Z2_wrptr_g[6], Z2_wrptr_g[7], Z2_wrptr_g[8]);
JB2_q_a[5]_PORT_B_address_reg = DFFE(JB2_q_a[5]_PORT_B_address, JB2_q_a[5]_clock_1, , , JB2_q_a[5]_clock_enable_1);
JB2_q_a[5]_PORT_A_write_enable = GND;
JB2_q_a[5]_PORT_A_write_enable_reg = DFFE(JB2_q_a[5]_PORT_A_write_enable, JB2_q_a[5]_clock_0, , , JB2_q_a[5]_clock_enable_0);
JB2_q_a[5]_PORT_B_write_enable = Z2_valid_wrreq;
JB2_q_a[5]_PORT_B_write_enable_reg = DFFE(JB2_q_a[5]_PORT_B_write_enable, JB2_q_a[5]_clock_1, , , JB2_q_a[5]_clock_enable_1);
JB2_q_a[5]_clock_0 = GLOBAL(MB1L2);
JB2_q_a[5]_clock_1 = GLOBAL(A1L14);
JB2_q_a[5]_clock_enable_0 = Z2_valid_rdreq;
JB2_q_a[5]_clock_enable_1 = Z2_valid_wrreq;
JB2_q_a[5]_clear_1 = !GLOBAL(C1L78);
JB2_q_a[5]_PORT_A_data_out = MEMORY(JB2_q_a[5]_PORT_A_data_in_reg, JB2_q_a[5]_PORT_B_data_in_reg, JB2_q_a[5]_PORT_A_address_reg, JB2_q_a[5]_PORT_B_address_reg, JB2_q_a[5]_PORT_A_write_enable_reg, JB2_q_a[5]_PORT_B_write_enable_reg, , , JB2_q_a[5]_clock_0, JB2_q_a[5]_clock_1, JB2_q_a[5]_clock_enable_0, JB2_q_a[5]_clock_enable_1, , JB2_q_a[5]_clear_1);
JB2_q_a[5]_PORT_A_data_out_reg = DFFE(JB2_q_a[5]_PORT_A_data_out, JB2_q_a[5]_clock_0, JB2_q_a[5]_clear_1, , JB2_q_a[5]_clock_enable_0);
JB2_q_a[5] = JB2_q_a[5]_PORT_A_data_out_reg[0];

--JB2_q_a[15] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[15] at M4K_X52_Y19
JB2_q_a[5]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB2_q_a[5]_PORT_A_data_in_reg = DFFE(JB2_q_a[5]_PORT_A_data_in, JB2_q_a[5]_clock_0, , , JB2_q_a[5]_clock_enable_0);
JB2_q_a[5]_PORT_B_data_in = BUS(TB2_q_b[5], TB2_q_b[6], TB2_q_b[7], TB2_q_b[9], TB1_q_b[6], TB1_q_b[7], TB1_q_b[8], TB1_q_b[9], ~GND);
JB2_q_a[5]_PORT_B_data_in_reg = DFFE(JB2_q_a[5]_PORT_B_data_in, JB2_q_a[5]_clock_1, , , JB2_q_a[5]_clock_enable_1);
JB2_q_a[5]_PORT_A_address = BUS(BB2_power_modified_counter_values[0], BB2_power_modified_counter_values[1], BB2_power_modified_counter_values[2], BB2_power_modified_counter_values[3], BB2_power_modified_counter_values[4], BB2_power_modified_counter_values[5], BB2_power_modified_counter_values[6], BB2_power_modified_counter_values[7], BB2_power_modified_counter_values[8]);
JB2_q_a[5]_PORT_A_address_reg = DFFE(JB2_q_a[5]_PORT_A_address, JB2_q_a[5]_clock_0, , , JB2_q_a[5]_clock_enable_0);
JB2_q_a[5]_PORT_B_address = BUS(Z2_wrptr_g[0], Z2_wrptr_g[1], Z2_wrptr_g[2], Z2_wrptr_g[3], Z2_wrptr_g[4], Z2_wrptr_g[5], Z2_wrptr_g[6], Z2_wrptr_g[7], Z2_wrptr_g[8]);
JB2_q_a[5]_PORT_B_address_reg = DFFE(JB2_q_a[5]_PORT_B_address, JB2_q_a[5]_clock_1, , , JB2_q_a[5]_clock_enable_1);
JB2_q_a[5]_PORT_A_write_enable = GND;
JB2_q_a[5]_PORT_A_write_enable_reg = DFFE(JB2_q_a[5]_PORT_A_write_enable, JB2_q_a[5]_clock_0, , , JB2_q_a[5]_clock_enable_0);
JB2_q_a[5]_PORT_B_write_enable = Z2_valid_wrreq;
JB2_q_a[5]_PORT_B_write_enable_reg = DFFE(JB2_q_a[5]_PORT_B_write_enable, JB2_q_a[5]_clock_1, , , JB2_q_a[5]_clock_enable_1);
JB2_q_a[5]_clock_0 = GLOBAL(MB1L2);
JB2_q_a[5]_clock_1 = GLOBAL(A1L14);
JB2_q_a[5]_clock_enable_0 = Z2_valid_rdreq;
JB2_q_a[5]_clock_enable_1 = Z2_valid_wrreq;
JB2_q_a[5]_clear_1 = !GLOBAL(C1L78);
JB2_q_a[5]_PORT_A_data_out = MEMORY(JB2_q_a[5]_PORT_A_data_in_reg, JB2_q_a[5]_PORT_B_data_in_reg, JB2_q_a[5]_PORT_A_address_reg, JB2_q_a[5]_PORT_B_address_reg, JB2_q_a[5]_PORT_A_write_enable_reg, JB2_q_a[5]_PORT_B_write_enable_reg, , , JB2_q_a[5]_clock_0, JB2_q_a[5]_clock_1, JB2_q_a[5]_clock_enable_0, JB2_q_a[5]_clock_enable_1, , JB2_q_a[5]_clear_1);
JB2_q_a[5]_PORT_A_data_out_reg = DFFE(JB2_q_a[5]_PORT_A_data_out, JB2_q_a[5]_clock_0, JB2_q_a[5]_clear_1, , JB2_q_a[5]_clock_enable_0);
JB2_q_a[15] = JB2_q_a[5]_PORT_A_data_out_reg[8];

--JB2_q_a[14] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[14] at M4K_X52_Y19
JB2_q_a[5]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB2_q_a[5]_PORT_A_data_in_reg = DFFE(JB2_q_a[5]_PORT_A_data_in, JB2_q_a[5]_clock_0, , , JB2_q_a[5]_clock_enable_0);
JB2_q_a[5]_PORT_B_data_in = BUS(TB2_q_b[5], TB2_q_b[6], TB2_q_b[7], TB2_q_b[9], TB1_q_b[6], TB1_q_b[7], TB1_q_b[8], TB1_q_b[9], ~GND);
JB2_q_a[5]_PORT_B_data_in_reg = DFFE(JB2_q_a[5]_PORT_B_data_in, JB2_q_a[5]_clock_1, , , JB2_q_a[5]_clock_enable_1);
JB2_q_a[5]_PORT_A_address = BUS(BB2_power_modified_counter_values[0], BB2_power_modified_counter_values[1], BB2_power_modified_counter_values[2], BB2_power_modified_counter_values[3], BB2_power_modified_counter_values[4], BB2_power_modified_counter_values[5], BB2_power_modified_counter_values[6], BB2_power_modified_counter_values[7], BB2_power_modified_counter_values[8]);
JB2_q_a[5]_PORT_A_address_reg = DFFE(JB2_q_a[5]_PORT_A_address, JB2_q_a[5]_clock_0, , , JB2_q_a[5]_clock_enable_0);
JB2_q_a[5]_PORT_B_address = BUS(Z2_wrptr_g[0], Z2_wrptr_g[1], Z2_wrptr_g[2], Z2_wrptr_g[3], Z2_wrptr_g[4], Z2_wrptr_g[5], Z2_wrptr_g[6], Z2_wrptr_g[7], Z2_wrptr_g[8]);
JB2_q_a[5]_PORT_B_address_reg = DFFE(JB2_q_a[5]_PORT_B_address, JB2_q_a[5]_clock_1, , , JB2_q_a[5]_clock_enable_1);
JB2_q_a[5]_PORT_A_write_enable = GND;
JB2_q_a[5]_PORT_A_write_enable_reg = DFFE(JB2_q_a[5]_PORT_A_write_enable, JB2_q_a[5]_clock_0, , , JB2_q_a[5]_clock_enable_0);
JB2_q_a[5]_PORT_B_write_enable = Z2_valid_wrreq;
JB2_q_a[5]_PORT_B_write_enable_reg = DFFE(JB2_q_a[5]_PORT_B_write_enable, JB2_q_a[5]_clock_1, , , JB2_q_a[5]_clock_enable_1);
JB2_q_a[5]_clock_0 = GLOBAL(MB1L2);
JB2_q_a[5]_clock_1 = GLOBAL(A1L14);
JB2_q_a[5]_clock_enable_0 = Z2_valid_rdreq;
JB2_q_a[5]_clock_enable_1 = Z2_valid_wrreq;
JB2_q_a[5]_clear_1 = !GLOBAL(C1L78);
JB2_q_a[5]_PORT_A_data_out = MEMORY(JB2_q_a[5]_PORT_A_data_in_reg, JB2_q_a[5]_PORT_B_data_in_reg, JB2_q_a[5]_PORT_A_address_reg, JB2_q_a[5]_PORT_B_address_reg, JB2_q_a[5]_PORT_A_write_enable_reg, JB2_q_a[5]_PORT_B_write_enable_reg, , , JB2_q_a[5]_clock_0, JB2_q_a[5]_clock_1, JB2_q_a[5]_clock_enable_0, JB2_q_a[5]_clock_enable_1, , JB2_q_a[5]_clear_1);
JB2_q_a[5]_PORT_A_data_out_reg = DFFE(JB2_q_a[5]_PORT_A_data_out, JB2_q_a[5]_clock_0, JB2_q_a[5]_clear_1, , JB2_q_a[5]_clock_enable_0);
JB2_q_a[14] = JB2_q_a[5]_PORT_A_data_out_reg[7];

--JB2_q_a[13] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[13] at M4K_X52_Y19
JB2_q_a[5]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB2_q_a[5]_PORT_A_data_in_reg = DFFE(JB2_q_a[5]_PORT_A_data_in, JB2_q_a[5]_clock_0, , , JB2_q_a[5]_clock_enable_0);
JB2_q_a[5]_PORT_B_data_in = BUS(TB2_q_b[5], TB2_q_b[6], TB2_q_b[7], TB2_q_b[9], TB1_q_b[6], TB1_q_b[7], TB1_q_b[8], TB1_q_b[9], ~GND);
JB2_q_a[5]_PORT_B_data_in_reg = DFFE(JB2_q_a[5]_PORT_B_data_in, JB2_q_a[5]_clock_1, , , JB2_q_a[5]_clock_enable_1);
JB2_q_a[5]_PORT_A_address = BUS(BB2_power_modified_counter_values[0], BB2_power_modified_counter_values[1], BB2_power_modified_counter_values[2], BB2_power_modified_counter_values[3], BB2_power_modified_counter_values[4], BB2_power_modified_counter_values[5], BB2_power_modified_counter_values[6], BB2_power_modified_counter_values[7], BB2_power_modified_counter_values[8]);
JB2_q_a[5]_PORT_A_address_reg = DFFE(JB2_q_a[5]_PORT_A_address, JB2_q_a[5]_clock_0, , , JB2_q_a[5]_clock_enable_0);
JB2_q_a[5]_PORT_B_address = BUS(Z2_wrptr_g[0], Z2_wrptr_g[1], Z2_wrptr_g[2], Z2_wrptr_g[3], Z2_wrptr_g[4], Z2_wrptr_g[5], Z2_wrptr_g[6], Z2_wrptr_g[7], Z2_wrptr_g[8]);
JB2_q_a[5]_PORT_B_address_reg = DFFE(JB2_q_a[5]_PORT_B_address, JB2_q_a[5]_clock_1, , , JB2_q_a[5]_clock_enable_1);
JB2_q_a[5]_PORT_A_write_enable = GND;
JB2_q_a[5]_PORT_A_write_enable_reg = DFFE(JB2_q_a[5]_PORT_A_write_enable, JB2_q_a[5]_clock_0, , , JB2_q_a[5]_clock_enable_0);
JB2_q_a[5]_PORT_B_write_enable = Z2_valid_wrreq;
JB2_q_a[5]_PORT_B_write_enable_reg = DFFE(JB2_q_a[5]_PORT_B_write_enable, JB2_q_a[5]_clock_1, , , JB2_q_a[5]_clock_enable_1);
JB2_q_a[5]_clock_0 = GLOBAL(MB1L2);
JB2_q_a[5]_clock_1 = GLOBAL(A1L14);
JB2_q_a[5]_clock_enable_0 = Z2_valid_rdreq;
JB2_q_a[5]_clock_enable_1 = Z2_valid_wrreq;
JB2_q_a[5]_clear_1 = !GLOBAL(C1L78);
JB2_q_a[5]_PORT_A_data_out = MEMORY(JB2_q_a[5]_PORT_A_data_in_reg, JB2_q_a[5]_PORT_B_data_in_reg, JB2_q_a[5]_PORT_A_address_reg, JB2_q_a[5]_PORT_B_address_reg, JB2_q_a[5]_PORT_A_write_enable_reg, JB2_q_a[5]_PORT_B_write_enable_reg, , , JB2_q_a[5]_clock_0, JB2_q_a[5]_clock_1, JB2_q_a[5]_clock_enable_0, JB2_q_a[5]_clock_enable_1, , JB2_q_a[5]_clear_1);
JB2_q_a[5]_PORT_A_data_out_reg = DFFE(JB2_q_a[5]_PORT_A_data_out, JB2_q_a[5]_clock_0, JB2_q_a[5]_clear_1, , JB2_q_a[5]_clock_enable_0);
JB2_q_a[13] = JB2_q_a[5]_PORT_A_data_out_reg[6];

--JB2_q_a[12] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[12] at M4K_X52_Y19
JB2_q_a[5]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB2_q_a[5]_PORT_A_data_in_reg = DFFE(JB2_q_a[5]_PORT_A_data_in, JB2_q_a[5]_clock_0, , , JB2_q_a[5]_clock_enable_0);
JB2_q_a[5]_PORT_B_data_in = BUS(TB2_q_b[5], TB2_q_b[6], TB2_q_b[7], TB2_q_b[9], TB1_q_b[6], TB1_q_b[7], TB1_q_b[8], TB1_q_b[9], ~GND);
JB2_q_a[5]_PORT_B_data_in_reg = DFFE(JB2_q_a[5]_PORT_B_data_in, JB2_q_a[5]_clock_1, , , JB2_q_a[5]_clock_enable_1);
JB2_q_a[5]_PORT_A_address = BUS(BB2_power_modified_counter_values[0], BB2_power_modified_counter_values[1], BB2_power_modified_counter_values[2], BB2_power_modified_counter_values[3], BB2_power_modified_counter_values[4], BB2_power_modified_counter_values[5], BB2_power_modified_counter_values[6], BB2_power_modified_counter_values[7], BB2_power_modified_counter_values[8]);
JB2_q_a[5]_PORT_A_address_reg = DFFE(JB2_q_a[5]_PORT_A_address, JB2_q_a[5]_clock_0, , , JB2_q_a[5]_clock_enable_0);
JB2_q_a[5]_PORT_B_address = BUS(Z2_wrptr_g[0], Z2_wrptr_g[1], Z2_wrptr_g[2], Z2_wrptr_g[3], Z2_wrptr_g[4], Z2_wrptr_g[5], Z2_wrptr_g[6], Z2_wrptr_g[7], Z2_wrptr_g[8]);
JB2_q_a[5]_PORT_B_address_reg = DFFE(JB2_q_a[5]_PORT_B_address, JB2_q_a[5]_clock_1, , , JB2_q_a[5]_clock_enable_1);
JB2_q_a[5]_PORT_A_write_enable = GND;
JB2_q_a[5]_PORT_A_write_enable_reg = DFFE(JB2_q_a[5]_PORT_A_write_enable, JB2_q_a[5]_clock_0, , , JB2_q_a[5]_clock_enable_0);
JB2_q_a[5]_PORT_B_write_enable = Z2_valid_wrreq;
JB2_q_a[5]_PORT_B_write_enable_reg = DFFE(JB2_q_a[5]_PORT_B_write_enable, JB2_q_a[5]_clock_1, , , JB2_q_a[5]_clock_enable_1);
JB2_q_a[5]_clock_0 = GLOBAL(MB1L2);
JB2_q_a[5]_clock_1 = GLOBAL(A1L14);
JB2_q_a[5]_clock_enable_0 = Z2_valid_rdreq;
JB2_q_a[5]_clock_enable_1 = Z2_valid_wrreq;
JB2_q_a[5]_clear_1 = !GLOBAL(C1L78);
JB2_q_a[5]_PORT_A_data_out = MEMORY(JB2_q_a[5]_PORT_A_data_in_reg, JB2_q_a[5]_PORT_B_data_in_reg, JB2_q_a[5]_PORT_A_address_reg, JB2_q_a[5]_PORT_B_address_reg, JB2_q_a[5]_PORT_A_write_enable_reg, JB2_q_a[5]_PORT_B_write_enable_reg, , , JB2_q_a[5]_clock_0, JB2_q_a[5]_clock_1, JB2_q_a[5]_clock_enable_0, JB2_q_a[5]_clock_enable_1, , JB2_q_a[5]_clear_1);
JB2_q_a[5]_PORT_A_data_out_reg = DFFE(JB2_q_a[5]_PORT_A_data_out, JB2_q_a[5]_clock_0, JB2_q_a[5]_clear_1, , JB2_q_a[5]_clock_enable_0);
JB2_q_a[12] = JB2_q_a[5]_PORT_A_data_out_reg[5];

--JB2_q_a[11] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[11] at M4K_X52_Y19
JB2_q_a[5]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB2_q_a[5]_PORT_A_data_in_reg = DFFE(JB2_q_a[5]_PORT_A_data_in, JB2_q_a[5]_clock_0, , , JB2_q_a[5]_clock_enable_0);
JB2_q_a[5]_PORT_B_data_in = BUS(TB2_q_b[5], TB2_q_b[6], TB2_q_b[7], TB2_q_b[9], TB1_q_b[6], TB1_q_b[7], TB1_q_b[8], TB1_q_b[9], ~GND);
JB2_q_a[5]_PORT_B_data_in_reg = DFFE(JB2_q_a[5]_PORT_B_data_in, JB2_q_a[5]_clock_1, , , JB2_q_a[5]_clock_enable_1);
JB2_q_a[5]_PORT_A_address = BUS(BB2_power_modified_counter_values[0], BB2_power_modified_counter_values[1], BB2_power_modified_counter_values[2], BB2_power_modified_counter_values[3], BB2_power_modified_counter_values[4], BB2_power_modified_counter_values[5], BB2_power_modified_counter_values[6], BB2_power_modified_counter_values[7], BB2_power_modified_counter_values[8]);
JB2_q_a[5]_PORT_A_address_reg = DFFE(JB2_q_a[5]_PORT_A_address, JB2_q_a[5]_clock_0, , , JB2_q_a[5]_clock_enable_0);
JB2_q_a[5]_PORT_B_address = BUS(Z2_wrptr_g[0], Z2_wrptr_g[1], Z2_wrptr_g[2], Z2_wrptr_g[3], Z2_wrptr_g[4], Z2_wrptr_g[5], Z2_wrptr_g[6], Z2_wrptr_g[7], Z2_wrptr_g[8]);
JB2_q_a[5]_PORT_B_address_reg = DFFE(JB2_q_a[5]_PORT_B_address, JB2_q_a[5]_clock_1, , , JB2_q_a[5]_clock_enable_1);
JB2_q_a[5]_PORT_A_write_enable = GND;
JB2_q_a[5]_PORT_A_write_enable_reg = DFFE(JB2_q_a[5]_PORT_A_write_enable, JB2_q_a[5]_clock_0, , , JB2_q_a[5]_clock_enable_0);
JB2_q_a[5]_PORT_B_write_enable = Z2_valid_wrreq;
JB2_q_a[5]_PORT_B_write_enable_reg = DFFE(JB2_q_a[5]_PORT_B_write_enable, JB2_q_a[5]_clock_1, , , JB2_q_a[5]_clock_enable_1);
JB2_q_a[5]_clock_0 = GLOBAL(MB1L2);
JB2_q_a[5]_clock_1 = GLOBAL(A1L14);
JB2_q_a[5]_clock_enable_0 = Z2_valid_rdreq;
JB2_q_a[5]_clock_enable_1 = Z2_valid_wrreq;
JB2_q_a[5]_clear_1 = !GLOBAL(C1L78);
JB2_q_a[5]_PORT_A_data_out = MEMORY(JB2_q_a[5]_PORT_A_data_in_reg, JB2_q_a[5]_PORT_B_data_in_reg, JB2_q_a[5]_PORT_A_address_reg, JB2_q_a[5]_PORT_B_address_reg, JB2_q_a[5]_PORT_A_write_enable_reg, JB2_q_a[5]_PORT_B_write_enable_reg, , , JB2_q_a[5]_clock_0, JB2_q_a[5]_clock_1, JB2_q_a[5]_clock_enable_0, JB2_q_a[5]_clock_enable_1, , JB2_q_a[5]_clear_1);
JB2_q_a[5]_PORT_A_data_out_reg = DFFE(JB2_q_a[5]_PORT_A_data_out, JB2_q_a[5]_clock_0, JB2_q_a[5]_clear_1, , JB2_q_a[5]_clock_enable_0);
JB2_q_a[11] = JB2_q_a[5]_PORT_A_data_out_reg[4];

--JB2_q_a[9] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[9] at M4K_X52_Y19
JB2_q_a[5]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB2_q_a[5]_PORT_A_data_in_reg = DFFE(JB2_q_a[5]_PORT_A_data_in, JB2_q_a[5]_clock_0, , , JB2_q_a[5]_clock_enable_0);
JB2_q_a[5]_PORT_B_data_in = BUS(TB2_q_b[5], TB2_q_b[6], TB2_q_b[7], TB2_q_b[9], TB1_q_b[6], TB1_q_b[7], TB1_q_b[8], TB1_q_b[9], ~GND);
JB2_q_a[5]_PORT_B_data_in_reg = DFFE(JB2_q_a[5]_PORT_B_data_in, JB2_q_a[5]_clock_1, , , JB2_q_a[5]_clock_enable_1);
JB2_q_a[5]_PORT_A_address = BUS(BB2_power_modified_counter_values[0], BB2_power_modified_counter_values[1], BB2_power_modified_counter_values[2], BB2_power_modified_counter_values[3], BB2_power_modified_counter_values[4], BB2_power_modified_counter_values[5], BB2_power_modified_counter_values[6], BB2_power_modified_counter_values[7], BB2_power_modified_counter_values[8]);
JB2_q_a[5]_PORT_A_address_reg = DFFE(JB2_q_a[5]_PORT_A_address, JB2_q_a[5]_clock_0, , , JB2_q_a[5]_clock_enable_0);
JB2_q_a[5]_PORT_B_address = BUS(Z2_wrptr_g[0], Z2_wrptr_g[1], Z2_wrptr_g[2], Z2_wrptr_g[3], Z2_wrptr_g[4], Z2_wrptr_g[5], Z2_wrptr_g[6], Z2_wrptr_g[7], Z2_wrptr_g[8]);
JB2_q_a[5]_PORT_B_address_reg = DFFE(JB2_q_a[5]_PORT_B_address, JB2_q_a[5]_clock_1, , , JB2_q_a[5]_clock_enable_1);
JB2_q_a[5]_PORT_A_write_enable = GND;
JB2_q_a[5]_PORT_A_write_enable_reg = DFFE(JB2_q_a[5]_PORT_A_write_enable, JB2_q_a[5]_clock_0, , , JB2_q_a[5]_clock_enable_0);
JB2_q_a[5]_PORT_B_write_enable = Z2_valid_wrreq;
JB2_q_a[5]_PORT_B_write_enable_reg = DFFE(JB2_q_a[5]_PORT_B_write_enable, JB2_q_a[5]_clock_1, , , JB2_q_a[5]_clock_enable_1);
JB2_q_a[5]_clock_0 = GLOBAL(MB1L2);
JB2_q_a[5]_clock_1 = GLOBAL(A1L14);
JB2_q_a[5]_clock_enable_0 = Z2_valid_rdreq;
JB2_q_a[5]_clock_enable_1 = Z2_valid_wrreq;
JB2_q_a[5]_clear_1 = !GLOBAL(C1L78);
JB2_q_a[5]_PORT_A_data_out = MEMORY(JB2_q_a[5]_PORT_A_data_in_reg, JB2_q_a[5]_PORT_B_data_in_reg, JB2_q_a[5]_PORT_A_address_reg, JB2_q_a[5]_PORT_B_address_reg, JB2_q_a[5]_PORT_A_write_enable_reg, JB2_q_a[5]_PORT_B_write_enable_reg, , , JB2_q_a[5]_clock_0, JB2_q_a[5]_clock_1, JB2_q_a[5]_clock_enable_0, JB2_q_a[5]_clock_enable_1, , JB2_q_a[5]_clear_1);
JB2_q_a[5]_PORT_A_data_out_reg = DFFE(JB2_q_a[5]_PORT_A_data_out, JB2_q_a[5]_clock_0, JB2_q_a[5]_clear_1, , JB2_q_a[5]_clock_enable_0);
JB2_q_a[9] = JB2_q_a[5]_PORT_A_data_out_reg[3];

--JB2_q_a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[7] at M4K_X52_Y19
JB2_q_a[5]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB2_q_a[5]_PORT_A_data_in_reg = DFFE(JB2_q_a[5]_PORT_A_data_in, JB2_q_a[5]_clock_0, , , JB2_q_a[5]_clock_enable_0);
JB2_q_a[5]_PORT_B_data_in = BUS(TB2_q_b[5], TB2_q_b[6], TB2_q_b[7], TB2_q_b[9], TB1_q_b[6], TB1_q_b[7], TB1_q_b[8], TB1_q_b[9], ~GND);
JB2_q_a[5]_PORT_B_data_in_reg = DFFE(JB2_q_a[5]_PORT_B_data_in, JB2_q_a[5]_clock_1, , , JB2_q_a[5]_clock_enable_1);
JB2_q_a[5]_PORT_A_address = BUS(BB2_power_modified_counter_values[0], BB2_power_modified_counter_values[1], BB2_power_modified_counter_values[2], BB2_power_modified_counter_values[3], BB2_power_modified_counter_values[4], BB2_power_modified_counter_values[5], BB2_power_modified_counter_values[6], BB2_power_modified_counter_values[7], BB2_power_modified_counter_values[8]);
JB2_q_a[5]_PORT_A_address_reg = DFFE(JB2_q_a[5]_PORT_A_address, JB2_q_a[5]_clock_0, , , JB2_q_a[5]_clock_enable_0);
JB2_q_a[5]_PORT_B_address = BUS(Z2_wrptr_g[0], Z2_wrptr_g[1], Z2_wrptr_g[2], Z2_wrptr_g[3], Z2_wrptr_g[4], Z2_wrptr_g[5], Z2_wrptr_g[6], Z2_wrptr_g[7], Z2_wrptr_g[8]);
JB2_q_a[5]_PORT_B_address_reg = DFFE(JB2_q_a[5]_PORT_B_address, JB2_q_a[5]_clock_1, , , JB2_q_a[5]_clock_enable_1);
JB2_q_a[5]_PORT_A_write_enable = GND;
JB2_q_a[5]_PORT_A_write_enable_reg = DFFE(JB2_q_a[5]_PORT_A_write_enable, JB2_q_a[5]_clock_0, , , JB2_q_a[5]_clock_enable_0);
JB2_q_a[5]_PORT_B_write_enable = Z2_valid_wrreq;
JB2_q_a[5]_PORT_B_write_enable_reg = DFFE(JB2_q_a[5]_PORT_B_write_enable, JB2_q_a[5]_clock_1, , , JB2_q_a[5]_clock_enable_1);
JB2_q_a[5]_clock_0 = GLOBAL(MB1L2);
JB2_q_a[5]_clock_1 = GLOBAL(A1L14);
JB2_q_a[5]_clock_enable_0 = Z2_valid_rdreq;
JB2_q_a[5]_clock_enable_1 = Z2_valid_wrreq;
JB2_q_a[5]_clear_1 = !GLOBAL(C1L78);
JB2_q_a[5]_PORT_A_data_out = MEMORY(JB2_q_a[5]_PORT_A_data_in_reg, JB2_q_a[5]_PORT_B_data_in_reg, JB2_q_a[5]_PORT_A_address_reg, JB2_q_a[5]_PORT_B_address_reg, JB2_q_a[5]_PORT_A_write_enable_reg, JB2_q_a[5]_PORT_B_write_enable_reg, , , JB2_q_a[5]_clock_0, JB2_q_a[5]_clock_1, JB2_q_a[5]_clock_enable_0, JB2_q_a[5]_clock_enable_1, , JB2_q_a[5]_clear_1);
JB2_q_a[5]_PORT_A_data_out_reg = DFFE(JB2_q_a[5]_PORT_A_data_out, JB2_q_a[5]_clock_0, JB2_q_a[5]_clear_1, , JB2_q_a[5]_clock_enable_0);
JB2_q_a[7] = JB2_q_a[5]_PORT_A_data_out_reg[2];

--JB2_q_a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[6] at M4K_X52_Y19
JB2_q_a[5]_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
JB2_q_a[5]_PORT_A_data_in_reg = DFFE(JB2_q_a[5]_PORT_A_data_in, JB2_q_a[5]_clock_0, , , JB2_q_a[5]_clock_enable_0);
JB2_q_a[5]_PORT_B_data_in = BUS(TB2_q_b[5], TB2_q_b[6], TB2_q_b[7], TB2_q_b[9], TB1_q_b[6], TB1_q_b[7], TB1_q_b[8], TB1_q_b[9], ~GND);
JB2_q_a[5]_PORT_B_data_in_reg = DFFE(JB2_q_a[5]_PORT_B_data_in, JB2_q_a[5]_clock_1, , , JB2_q_a[5]_clock_enable_1);
JB2_q_a[5]_PORT_A_address = BUS(BB2_power_modified_counter_values[0], BB2_power_modified_counter_values[1], BB2_power_modified_counter_values[2], BB2_power_modified_counter_values[3], BB2_power_modified_counter_values[4], BB2_power_modified_counter_values[5], BB2_power_modified_counter_values[6], BB2_power_modified_counter_values[7], BB2_power_modified_counter_values[8]);
JB2_q_a[5]_PORT_A_address_reg = DFFE(JB2_q_a[5]_PORT_A_address, JB2_q_a[5]_clock_0, , , JB2_q_a[5]_clock_enable_0);
JB2_q_a[5]_PORT_B_address = BUS(Z2_wrptr_g[0], Z2_wrptr_g[1], Z2_wrptr_g[2], Z2_wrptr_g[3], Z2_wrptr_g[4], Z2_wrptr_g[5], Z2_wrptr_g[6], Z2_wrptr_g[7], Z2_wrptr_g[8]);
JB2_q_a[5]_PORT_B_address_reg = DFFE(JB2_q_a[5]_PORT_B_address, JB2_q_a[5]_clock_1, , , JB2_q_a[5]_clock_enable_1);
JB2_q_a[5]_PORT_A_write_enable = GND;
JB2_q_a[5]_PORT_A_write_enable_reg = DFFE(JB2_q_a[5]_PORT_A_write_enable, JB2_q_a[5]_clock_0, , , JB2_q_a[5]_clock_enable_0);
JB2_q_a[5]_PORT_B_write_enable = Z2_valid_wrreq;
JB2_q_a[5]_PORT_B_write_enable_reg = DFFE(JB2_q_a[5]_PORT_B_write_enable, JB2_q_a[5]_clock_1, , , JB2_q_a[5]_clock_enable_1);
JB2_q_a[5]_clock_0 = GLOBAL(MB1L2);
JB2_q_a[5]_clock_1 = GLOBAL(A1L14);
JB2_q_a[5]_clock_enable_0 = Z2_valid_rdreq;
JB2_q_a[5]_clock_enable_1 = Z2_valid_wrreq;
JB2_q_a[5]_clear_1 = !GLOBAL(C1L78);
JB2_q_a[5]_PORT_A_data_out = MEMORY(JB2_q_a[5]_PORT_A_data_in_reg, JB2_q_a[5]_PORT_B_data_in_reg, JB2_q_a[5]_PORT_A_address_reg, JB2_q_a[5]_PORT_B_address_reg, JB2_q_a[5]_PORT_A_write_enable_reg, JB2_q_a[5]_PORT_B_write_enable_reg, , , JB2_q_a[5]_clock_0, JB2_q_a[5]_clock_1, JB2_q_a[5]_clock_enable_0, JB2_q_a[5]_clock_enable_1, , JB2_q_a[5]_clear_1);
JB2_q_a[5]_PORT_A_data_out_reg = DFFE(JB2_q_a[5]_PORT_A_data_out, JB2_q_a[5]_clock_0, JB2_q_a[5]_clear_1, , JB2_q_a[5]_clock_enable_0);
JB2_q_a[6] = JB2_q_a[5]_PORT_A_data_out_reg[1];


--G1L231 is Sdram_Control_4Port:u6|mDATAIN[5]~165 at LCCOMB_X29_Y18_N30
G1L231 = G1_WR_MASK[0] & (JB1_q_a[5]) # !G1_WR_MASK[0] & JB2_q_a[5];


--G1L232 is Sdram_Control_4Port:u6|mDATAIN[6]~166 at LCCOMB_X29_Y18_N26
G1L232 = G1_WR_MASK[0] & (JB1_q_a[6]) # !G1_WR_MASK[0] & JB2_q_a[6];


--G1L233 is Sdram_Control_4Port:u6|mDATAIN[7]~167 at LCCOMB_X29_Y18_N18
G1L233 = G1_WR_MASK[0] & (JB1_q_a[7]) # !G1_WR_MASK[0] & JB2_q_a[7];


--G1L234 is Sdram_Control_4Port:u6|mDATAIN[8]~168 at LCCOMB_X29_Y18_N20
G1L234 = G1_WR_MASK[0] & (JB1_q_a[8]) # !G1_WR_MASK[0] & JB2_q_a[8];


--G1L235 is Sdram_Control_4Port:u6|mDATAIN[9]~169 at LCCOMB_X29_Y18_N6
G1L235 = G1_WR_MASK[0] & (JB1_q_a[9]) # !G1_WR_MASK[0] & JB2_q_a[9];


--G1L236 is Sdram_Control_4Port:u6|mDATAIN[10]~170 at LCCOMB_X29_Y18_N10
G1L236 = G1_WR_MASK[0] & (JB1_q_a[10]) # !G1_WR_MASK[0] & JB2_q_a[10];


--G1L237 is Sdram_Control_4Port:u6|mDATAIN[11]~171 at LCCOMB_X25_Y17_N2
G1L237 = G1_WR_MASK[0] & JB1_q_a[11] # !G1_WR_MASK[0] & (JB2_q_a[11]);


--G1L238 is Sdram_Control_4Port:u6|mDATAIN[12]~172 at LCCOMB_X25_Y17_N4
G1L238 = G1_WR_MASK[0] & (JB1_q_a[12]) # !G1_WR_MASK[0] & JB2_q_a[12];


--G1L239 is Sdram_Control_4Port:u6|mDATAIN[13]~173 at LCCOMB_X25_Y17_N10
G1L239 = G1_WR_MASK[0] & (JB1_q_a[13]) # !G1_WR_MASK[0] & JB2_q_a[13];


--G1L240 is Sdram_Control_4Port:u6|mDATAIN[14]~174 at LCCOMB_X25_Y17_N8
G1L240 = G1_WR_MASK[0] & (JB1_q_a[14]) # !G1_WR_MASK[0] & JB2_q_a[14];


--G1L241 is Sdram_Control_4Port:u6|mDATAIN[15]~175 at LCCOMB_X25_Y17_N16
G1L241 = G1_WR_MASK[0] & JB1_q_a[15] # !G1_WR_MASK[0] & (JB2_q_a[15]);


--NB1L51Q is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]~reg0 at LCFF_X48_Y15_N11
NB1L51Q = DFFEAS(NB1L49, GLOBAL(H2L39), GLOBAL(A1L306),  ,  , VCC,  ,  , !H1_mI2C_GO);


--NB1L57Q is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]~reg0 at LCFF_X48_Y15_N15
NB1L57Q = DFFEAS(NB1L55, GLOBAL(H2L39), GLOBAL(A1L306),  ,  , VCC,  ,  , !H1_mI2C_GO);


--NB1L60Q is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]~reg0 at LCFF_X48_Y15_N17
NB1L60Q = DFFEAS(NB1L58, GLOBAL(H2L39), GLOBAL(A1L306),  ,  , VCC,  ,  , !H1_mI2C_GO);


--NB1L54Q is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]~reg0 at LCFF_X48_Y15_N13
NB1L54Q = DFFEAS(NB1L52, GLOBAL(H2L39), GLOBAL(A1L306),  ,  , VCC,  ,  , !H1_mI2C_GO);


--NB1L15 is I2C_CCD_Config:u7|I2C_Controller:u0|I2C_SCLK~253 at LCCOMB_X47_Y15_N18
NB1L15 = NB1L60Q # NB1L54Q # NB1L57Q # NB1L51Q;


--NB1L63Q is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]~reg0 at LCFF_X48_Y15_N19
NB1L63Q = DFFEAS(NB1L61, GLOBAL(H2L39), GLOBAL(A1L306),  ,  , VCC,  ,  , !H1_mI2C_GO);


--NB1L16 is I2C_CCD_Config:u7|I2C_Controller:u0|I2C_SCLK~254 at LCCOMB_X47_Y15_N14
NB1L16 = NB1L63Q & (!NB1L57Q # !NB1L60Q) # !NB1L63Q & (NB1L15);


--NB1L66Q is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]~reg0 at LCFF_X48_Y15_N21
NB1L66Q = DFFEAS(NB1L64, GLOBAL(H2L39), GLOBAL(A1L306),  ,  , VCC,  ,  , !H1_mI2C_GO);


--H2_mI2C_CTRL_CLK is I2C_CCD_Config:v7|mI2C_CTRL_CLK at LCFF_X38_Y19_N25
H2_mI2C_CTRL_CLK = DFFEAS(H2L38, GLOBAL(A1L18), GLOBAL(A1L306),  ,  ,  ,  ,  ,  );


--NB1_SCLK is I2C_CCD_Config:u7|I2C_Controller:u0|SCLK at LCFF_X48_Y15_N29
NB1_SCLK = DFFEAS(NB1L23, GLOBAL(H2L39), GLOBAL(A1L306),  ,  ,  ,  ,  ,  );


--NB1L17 is I2C_CCD_Config:u7|I2C_Controller:u0|I2C_SCLK~255 at LCCOMB_X48_Y15_N22
NB1L17 = !H2_mI2C_CTRL_CLK & NB1L66Q & NB1L16 # !NB1_SCLK;


--NB1L25Q is I2C_CCD_Config:u7|I2C_Controller:u0|SDO~reg0 at LCFF_X47_Y14_N5
NB1L25Q = DFFEAS(NB1L84, GLOBAL(H2L39), GLOBAL(A1L306),  ,  ,  ,  ,  ,  );


--NB2L50Q is I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[0]~reg0 at LCFF_X48_Y10_N19
NB2L50Q = DFFEAS(NB2L48, GLOBAL(H2L39), GLOBAL(A1L306),  ,  , VCC,  ,  , !H2_mI2C_GO);


--NB2L56Q is I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[2]~reg0 at LCFF_X48_Y10_N23
NB2L56Q = DFFEAS(NB2L54, GLOBAL(H2L39), GLOBAL(A1L306),  ,  , VCC,  ,  , !H2_mI2C_GO);


--NB2L59Q is I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[3]~reg0 at LCFF_X48_Y10_N25
NB2L59Q = DFFEAS(NB2L57, GLOBAL(H2L39), GLOBAL(A1L306),  ,  , VCC,  ,  , !H2_mI2C_GO);


--NB2L53Q is I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[1]~reg0 at LCFF_X48_Y10_N21
NB2L53Q = DFFEAS(NB2L51, GLOBAL(H2L39), GLOBAL(A1L306),  ,  , VCC,  ,  , !H2_mI2C_GO);


--NB2L15 is I2C_CCD_Config:v7|I2C_Controller:u0|I2C_SCLK~253 at LCCOMB_X49_Y10_N2
NB2L15 = NB2L59Q # NB2L50Q # NB2L53Q # NB2L56Q;


--NB2L62Q is I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[4]~reg0 at LCFF_X48_Y10_N27
NB2L62Q = DFFEAS(NB2L60, GLOBAL(H2L39), GLOBAL(A1L306),  ,  , VCC,  ,  , !H2_mI2C_GO);


--NB2L16 is I2C_CCD_Config:v7|I2C_Controller:u0|I2C_SCLK~254 at LCCOMB_X49_Y10_N30
NB2L16 = NB2L62Q & (!NB2L59Q # !NB2L56Q) # !NB2L62Q & (NB2L15);


--NB2L65Q is I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[5]~reg0 at LCFF_X48_Y10_N29
NB2L65Q = DFFEAS(NB2L63, GLOBAL(H2L39), GLOBAL(A1L306),  ,  , VCC,  ,  , !H2_mI2C_GO);


--NB2_SCLK is I2C_CCD_Config:v7|I2C_Controller:u0|SCLK at LCFF_X48_Y10_N31
NB2_SCLK = DFFEAS(NB2L23, GLOBAL(H2L39), GLOBAL(A1L306),  ,  ,  ,  ,  ,  );


--NB2L17 is I2C_CCD_Config:v7|I2C_Controller:u0|I2C_SCLK~255 at LCCOMB_X48_Y10_N10
NB2L17 = !H2_mI2C_CTRL_CLK & NB2L65Q & NB2L16 # !NB2_SCLK;


--NB2L25Q is I2C_CCD_Config:v7|I2C_Controller:u0|SDO~reg0 at LCFF_X49_Y11_N5
NB2L25Q = DFFEAS(NB2L83, GLOBAL(H2L39), GLOBAL(A1L306),  ,  ,  ,  ,  ,  );


--C1L3 is Reset_Delay:u2|Cont[0]~1196 at LCCOMB_X30_Y21_N10
C1L3 = C1_Cont[0] $ VCC;

--C1L4 is Reset_Delay:u2|Cont[0]~1197 at LCCOMB_X30_Y21_N10
C1L4 = CARRY(C1_Cont[0]);


--C1L6 is Reset_Delay:u2|Cont[1]~1198 at LCCOMB_X30_Y21_N12
C1L6 = C1_Cont[1] & !C1L4 # !C1_Cont[1] & (C1L4 # GND);

--C1L7 is Reset_Delay:u2|Cont[1]~1199 at LCCOMB_X30_Y21_N12
C1L7 = CARRY(!C1L4 # !C1_Cont[1]);


--C1L9 is Reset_Delay:u2|Cont[2]~1200 at LCCOMB_X30_Y21_N14
C1L9 = C1_Cont[2] & (C1L7 $ GND) # !C1_Cont[2] & !C1L7 & VCC;

--C1L10 is Reset_Delay:u2|Cont[2]~1201 at LCCOMB_X30_Y21_N14
C1L10 = CARRY(C1_Cont[2] & !C1L7);


--C1L12 is Reset_Delay:u2|Cont[3]~1202 at LCCOMB_X30_Y21_N16
C1L12 = C1_Cont[3] & !C1L10 # !C1_Cont[3] & (C1L10 # GND);

--C1L13 is Reset_Delay:u2|Cont[3]~1203 at LCCOMB_X30_Y21_N16
C1L13 = CARRY(!C1L10 # !C1_Cont[3]);


--C1L15 is Reset_Delay:u2|Cont[4]~1204 at LCCOMB_X30_Y21_N18
C1L15 = C1_Cont[4] & (C1L13 $ GND) # !C1_Cont[4] & !C1L13 & VCC;

--C1L16 is Reset_Delay:u2|Cont[4]~1205 at LCCOMB_X30_Y21_N18
C1L16 = CARRY(C1_Cont[4] & !C1L13);


--C1L18 is Reset_Delay:u2|Cont[5]~1206 at LCCOMB_X30_Y21_N20
C1L18 = C1_Cont[5] & !C1L16 # !C1_Cont[5] & (C1L16 # GND);

--C1L19 is Reset_Delay:u2|Cont[5]~1207 at LCCOMB_X30_Y21_N20
C1L19 = CARRY(!C1L16 # !C1_Cont[5]);


--C1L21 is Reset_Delay:u2|Cont[6]~1208 at LCCOMB_X30_Y21_N22
C1L21 = C1_Cont[6] & (C1L19 $ GND) # !C1_Cont[6] & !C1L19 & VCC;

--C1L22 is Reset_Delay:u2|Cont[6]~1209 at LCCOMB_X30_Y21_N22
C1L22 = CARRY(C1_Cont[6] & !C1L19);


--C1L24 is Reset_Delay:u2|Cont[7]~1210 at LCCOMB_X30_Y21_N24
C1L24 = C1_Cont[7] & !C1L22 # !C1_Cont[7] & (C1L22 # GND);

--C1L25 is Reset_Delay:u2|Cont[7]~1211 at LCCOMB_X30_Y21_N24
C1L25 = CARRY(!C1L22 # !C1_Cont[7]);


--C1L27 is Reset_Delay:u2|Cont[8]~1212 at LCCOMB_X30_Y21_N26
C1L27 = C1_Cont[8] & (C1L25 $ GND) # !C1_Cont[8] & !C1L25 & VCC;

--C1L28 is Reset_Delay:u2|Cont[8]~1213 at LCCOMB_X30_Y21_N26
C1L28 = CARRY(C1_Cont[8] & !C1L25);


--C1L30 is Reset_Delay:u2|Cont[9]~1214 at LCCOMB_X30_Y21_N28
C1L30 = C1_Cont[9] & !C1L28 # !C1_Cont[9] & (C1L28 # GND);

--C1L31 is Reset_Delay:u2|Cont[9]~1215 at LCCOMB_X30_Y21_N28
C1L31 = CARRY(!C1L28 # !C1_Cont[9]);


--C1L33 is Reset_Delay:u2|Cont[10]~1216 at LCCOMB_X30_Y21_N30
C1L33 = C1_Cont[10] & (C1L31 $ GND) # !C1_Cont[10] & !C1L31 & VCC;

--C1L34 is Reset_Delay:u2|Cont[10]~1217 at LCCOMB_X30_Y21_N30
C1L34 = CARRY(C1_Cont[10] & !C1L31);


--C1L36 is Reset_Delay:u2|Cont[11]~1218 at LCCOMB_X30_Y20_N0
C1L36 = C1_Cont[11] & !C1L34 # !C1_Cont[11] & (C1L34 # GND);

--C1L37 is Reset_Delay:u2|Cont[11]~1219 at LCCOMB_X30_Y20_N0
C1L37 = CARRY(!C1L34 # !C1_Cont[11]);


--C1L39 is Reset_Delay:u2|Cont[12]~1220 at LCCOMB_X30_Y20_N2
C1L39 = C1_Cont[12] & (C1L37 $ GND) # !C1_Cont[12] & !C1L37 & VCC;

--C1L40 is Reset_Delay:u2|Cont[12]~1221 at LCCOMB_X30_Y20_N2
C1L40 = CARRY(C1_Cont[12] & !C1L37);


--C1L42 is Reset_Delay:u2|Cont[13]~1222 at LCCOMB_X30_Y20_N4
C1L42 = C1_Cont[13] & !C1L40 # !C1_Cont[13] & (C1L40 # GND);

--C1L43 is Reset_Delay:u2|Cont[13]~1223 at LCCOMB_X30_Y20_N4
C1L43 = CARRY(!C1L40 # !C1_Cont[13]);


--C1L45 is Reset_Delay:u2|Cont[14]~1224 at LCCOMB_X30_Y20_N6
C1L45 = C1_Cont[14] & (C1L43 $ GND) # !C1_Cont[14] & !C1L43 & VCC;

--C1L46 is Reset_Delay:u2|Cont[14]~1225 at LCCOMB_X30_Y20_N6
C1L46 = CARRY(C1_Cont[14] & !C1L43);


--C1L48 is Reset_Delay:u2|Cont[15]~1226 at LCCOMB_X30_Y20_N8
C1L48 = C1_Cont[15] & !C1L46 # !C1_Cont[15] & (C1L46 # GND);

--C1L49 is Reset_Delay:u2|Cont[15]~1227 at LCCOMB_X30_Y20_N8
C1L49 = CARRY(!C1L46 # !C1_Cont[15]);


--C1L51 is Reset_Delay:u2|Cont[16]~1228 at LCCOMB_X30_Y20_N10
C1L51 = C1_Cont[16] & (C1L49 $ GND) # !C1_Cont[16] & !C1L49 & VCC;

--C1L52 is Reset_Delay:u2|Cont[16]~1229 at LCCOMB_X30_Y20_N10
C1L52 = CARRY(C1_Cont[16] & !C1L49);


--C1L54 is Reset_Delay:u2|Cont[17]~1230 at LCCOMB_X30_Y20_N12
C1L54 = C1_Cont[17] & !C1L52 # !C1_Cont[17] & (C1L52 # GND);

--C1L55 is Reset_Delay:u2|Cont[17]~1231 at LCCOMB_X30_Y20_N12
C1L55 = CARRY(!C1L52 # !C1_Cont[17]);


--C1L57 is Reset_Delay:u2|Cont[18]~1232 at LCCOMB_X30_Y20_N14
C1L57 = C1_Cont[18] & (C1L55 $ GND) # !C1_Cont[18] & !C1L55 & VCC;

--C1L58 is Reset_Delay:u2|Cont[18]~1233 at LCCOMB_X30_Y20_N14
C1L58 = CARRY(C1_Cont[18] & !C1L55);


--C1L60 is Reset_Delay:u2|Cont[19]~1234 at LCCOMB_X30_Y20_N16
C1L60 = C1_Cont[19] & !C1L58 # !C1_Cont[19] & (C1L58 # GND);

--C1L61 is Reset_Delay:u2|Cont[19]~1235 at LCCOMB_X30_Y20_N16
C1L61 = CARRY(!C1L58 # !C1_Cont[19]);


--C1L63 is Reset_Delay:u2|Cont[20]~1236 at LCCOMB_X30_Y20_N18
C1L63 = C1_Cont[20] & (C1L61 $ GND) # !C1_Cont[20] & !C1L61 & VCC;

--C1L64 is Reset_Delay:u2|Cont[20]~1237 at LCCOMB_X30_Y20_N18
C1L64 = CARRY(C1_Cont[20] & !C1L61);


--C1L66 is Reset_Delay:u2|Cont[21]~1238 at LCCOMB_X30_Y20_N20
C1L66 = C1_Cont[21] $ C1L64;


--C1L75 is Reset_Delay:u2|Equal~206 at LCCOMB_X30_Y20_N30
C1L75 = !C1_Cont[20] # !C1_Cont[21] # !C1L74;


--U1_LOAD_MODE is Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE at LCFF_X36_Y19_N19
U1_LOAD_MODE = DFFEAS(U1L16, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--T1_command_done is Sdram_Control_4Port:u6|command:command1|command_done at LCFF_X35_Y20_N25
T1_command_done = DFFEAS(T1L76, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--T1L50 is Sdram_Control_4Port:u6|command:command1|always0~155 at LCCOMB_X34_Y20_N12
T1L50 = !T1_command_done & !T1_do_load_mode & U1_LOAD_MODE;


--U1_INIT_REQ is Sdram_Control_4Port:u6|control_interface:control1|INIT_REQ at LCFF_X35_Y19_N15
U1_INIT_REQ = DFFEAS(U1L19, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1_mADDR[8] is Sdram_Control_4Port:u6|mADDR[8] at LCFF_X32_Y19_N9
G1_mADDR[8] = DFFEAS(G1L197, GLOBAL(MB1L2),  ,  , G1L59,  ,  ,  ,  );


--U1_WRITEA is Sdram_Control_4Port:u6|control_interface:control1|WRITEA at LCFF_X36_Y20_N3
U1_WRITEA = DFFEAS(U1L2, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--T1_rp_done is Sdram_Control_4Port:u6|command:command1|rp_done at LCFF_X35_Y20_N9
T1_rp_done = DFFEAS(T1L95, GLOBAL(MB1L2),  ,  , T1L101,  ,  ,  ,  );


--T1L51 is Sdram_Control_4Port:u6|command:command1|always0~156 at LCCOMB_X35_Y20_N20
T1L51 = !T1_rp_done & !T1_command_done;


--U1_REF_REQ is Sdram_Control_4Port:u6|control_interface:control1|REF_REQ at LCFF_X36_Y20_N19
U1_REF_REQ = DFFEAS(U1L32, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--T1L49 is Sdram_Control_4Port:u6|command:command1|always0~13 at LCCOMB_X36_Y20_N4
T1L49 = T1L51 & !U1_REF_REQ & !T1_do_writea & U1_WRITEA;


--T1L86 is Sdram_Control_4Port:u6|command:command1|do_writea~38 at LCCOMB_X34_Y20_N14
T1L86 = !U1_INIT_REQ & T1L49;


--U1_READA is Sdram_Control_4Port:u6|control_interface:control1|READA at LCFF_X36_Y20_N23
U1_READA = DFFEAS(U1L8, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--T1L52 is Sdram_Control_4Port:u6|command:command1|always0~157 at LCCOMB_X35_Y20_N14
T1L52 = !T1_rp_done & !T1_command_done & !T1_do_reada;


--T1L81 is Sdram_Control_4Port:u6|command:command1|do_reada~36 at LCCOMB_X35_Y20_N26
T1L81 = !U1_INIT_REQ & !U1_REF_REQ & T1L52 & U1_READA;


--G1_mWR_DONE is Sdram_Control_4Port:u6|mWR_DONE at LCFF_X31_Y17_N11
G1_mWR_DONE = DFFEAS(G1L276, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--G1L277 is Sdram_Control_4Port:u6|mWR~679 at LCCOMB_X30_Y19_N24
G1L277 = !G1_mWR_DONE & (DB1L17 # !DB3L17);


--G1L278 is Sdram_Control_4Port:u6|mWR~680 at LCCOMB_X30_Y19_N14
G1L278 = G1L59 # G1_mWR_DONE;


--G1L271 is Sdram_Control_4Port:u6|mRD~591 at LCCOMB_X29_Y19_N30
G1L271 = !DB1L17 & DB3L17 & !G1_mRD_DONE;


--T1_CM_ACK is Sdram_Control_4Port:u6|command:command1|CM_ACK at LCFF_X36_Y20_N7
T1_CM_ACK = DFFEAS(T1L9, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--U1L64 is Sdram_Control_4Port:u6|control_interface:control1|always1~0 at LCCOMB_X36_Y20_N8
U1L64 = !U1_CMD_ACK & T1_CM_ACK;


--G1_mADDR[9] is Sdram_Control_4Port:u6|mADDR[9] at LCFF_X32_Y19_N21
G1_mADDR[9] = DFFEAS(G1L199, GLOBAL(MB1L2),  ,  , G1L59,  ,  ,  ,  );


--G1_mADDR[10] is Sdram_Control_4Port:u6|mADDR[10] at LCFF_X32_Y18_N15
G1_mADDR[10] = DFFEAS(G1L201, GLOBAL(MB1L2),  ,  , G1L59,  ,  ,  ,  );


--G1_mADDR[11] is Sdram_Control_4Port:u6|mADDR[11] at LCFF_X32_Y18_N27
G1_mADDR[11] = DFFEAS(G1L203, GLOBAL(MB1L2),  ,  , G1L59,  ,  ,  ,  );


--G1_mADDR[12] is Sdram_Control_4Port:u6|mADDR[12] at LCFF_X33_Y18_N23
G1_mADDR[12] = DFFEAS(G1L205, GLOBAL(MB1L2),  ,  , G1L59,  ,  ,  ,  );


--G1_mADDR[13] is Sdram_Control_4Port:u6|mADDR[13] at LCFF_X33_Y18_N3
G1_mADDR[13] = DFFEAS(G1L207, GLOBAL(MB1L2),  ,  , G1L59,  ,  ,  ,  );


--G1_mADDR[14] is Sdram_Control_4Port:u6|mADDR[14] at LCFF_X33_Y18_N17
G1_mADDR[14] = DFFEAS(G1L209, GLOBAL(MB1L2),  ,  , G1L59,  ,  ,  ,  );


--G1_mADDR[15] is Sdram_Control_4Port:u6|mADDR[15] at LCFF_X31_Y18_N13
G1_mADDR[15] = DFFEAS(G1L211, GLOBAL(MB1L2),  ,  , G1L59,  ,  ,  ,  );


--G1_mADDR[16] is Sdram_Control_4Port:u6|mADDR[16] at LCFF_X31_Y18_N3
G1_mADDR[16] = DFFEAS(G1L213, GLOBAL(MB1L2),  ,  , G1L59,  ,  ,  ,  );


--G1_mADDR[17] is Sdram_Control_4Port:u6|mADDR[17] at LCFF_X32_Y19_N29
G1_mADDR[17] = DFFEAS(G1L215, GLOBAL(MB1L2),  ,  , G1L59,  ,  ,  ,  );


--G1_mADDR[18] is Sdram_Control_4Port:u6|mADDR[18] at LCFF_X32_Y19_N17
G1_mADDR[18] = DFFEAS(G1L217, GLOBAL(MB1L2),  ,  , G1L59,  ,  ,  ,  );


--U1_PRECHARGE is Sdram_Control_4Port:u6|control_interface:control1|PRECHARGE at LCFF_X35_Y19_N3
U1_PRECHARGE = DFFEAS(U1L27, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--T1L53 is Sdram_Control_4Port:u6|command:command1|always0~158 at LCCOMB_X35_Y19_N22
T1L53 = !T1_command_done & !T1_do_precharge & U1_PRECHARGE;


--T1_rw_shift[0] is Sdram_Control_4Port:u6|command:command1|rw_shift[0] at LCFF_X33_Y20_N7
T1_rw_shift[0] = DFFEAS(T1L114, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--T1L84 is Sdram_Control_4Port:u6|command:command1|do_rw~49 at LCCOMB_X33_Y20_N10
T1L84 = T1_do_writea & (T1_do_rw) # !T1_do_writea & (T1_do_reada & (T1_do_rw) # !T1_do_reada & T1_rw_shift[0]);


--G1_mADDR[19] is Sdram_Control_4Port:u6|mADDR[19] at LCFF_X32_Y19_N1
G1_mADDR[19] = DFFEAS(G1L219, GLOBAL(MB1L2),  ,  , G1L59,  ,  ,  ,  );


--T1L54 is Sdram_Control_4Port:u6|command:command1|always0~159 at LCCOMB_X36_Y20_N16
T1L54 = !T1_do_writea & !T1_do_refresh;


--U1_REFRESH is Sdram_Control_4Port:u6|control_interface:control1|REFRESH at LCFF_X36_Y19_N1
U1_REFRESH = DFFEAS(U1L30, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--T1L55 is Sdram_Control_4Port:u6|command:command1|always0~160 at LCCOMB_X36_Y20_N20
T1L55 = T1L52 & T1L54 & (U1_REF_REQ # U1_REFRESH);


--T1L110 is Sdram_Control_4Port:u6|command:command1|rw_flag~25 at LCCOMB_X34_Y20_N16
T1L110 = T1_do_reada # T1L109 & T1_rw_flag & T1L54;


--T1L92 is Sdram_Control_4Port:u6|command:command1|oe4~33 at LCCOMB_X34_Y19_N22
T1L92 = !T1_do_refresh & !T1_do_reada & !T1_do_initial & !T1_do_precharge;


--G1_PM_STOP is Sdram_Control_4Port:u6|PM_STOP at LCFF_X33_Y20_N25
G1_PM_STOP = DFFEAS(G1L22, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--T1L93 is Sdram_Control_4Port:u6|command:command1|oe4~34 at LCCOMB_X34_Y19_N10
T1L93 = T1_do_writea # !G1_PM_STOP & T1_oe4 & T1L92;


--G1_mADDR[22] is Sdram_Control_4Port:u6|mADDR[22] at LCFF_X34_Y19_N27
G1_mADDR[22] = DFFEAS(G1L221, GLOBAL(MB1L2),  ,  , G1L59,  ,  ,  ,  );


--G1_mADDR[20] is Sdram_Control_4Port:u6|mADDR[20] at LCFF_X35_Y19_N29
G1_mADDR[20] = DFFEAS(G1L223, GLOBAL(MB1L2),  ,  , G1L59,  ,  ,  ,  );


--G1_mADDR[21] is Sdram_Control_4Port:u6|mADDR[21] at LCFF_X35_Y19_N27
G1_mADDR[21] = DFFEAS(G1L225, GLOBAL(MB1L2),  ,  , G1L59,  ,  ,  ,  );


--CB11_xor7 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor7 at LCCOMB_X29_Y20_N28
CB11_xor7 = Z3_wrptr_g[7] $ Z3_wrptr_g[8];


--CB12_xor7 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor7 at LCCOMB_X28_Y20_N0
CB12_xor7 = LB3_dffe9a[7] $ LB3_dffe9a[8];


--CB11_xor6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor6 at LCCOMB_X29_Y20_N20
CB11_xor6 = Z3_wrptr_g[7] $ Z3_wrptr_g[6] $ Z3_wrptr_g[8];


--CB12_xor6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor6 at LCCOMB_X28_Y20_N26
CB12_xor6 = LB3_dffe9a[7] $ LB3_dffe9a[6] $ LB3_dffe9a[8];


--CB11_xor5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor5 at LCCOMB_X29_Y20_N0
CB11_xor5 = Z3_wrptr_g[7] $ Z3_wrptr_g[5] $ Z3_wrptr_g[8] $ Z3_wrptr_g[6];


--CB12_xor5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor5 at LCCOMB_X28_Y20_N12
CB12_xor5 = LB3_dffe9a[7] $ LB3_dffe9a[6] $ LB3_dffe9a[8] $ LB3_dffe9a[5];


--CB11_xor4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor4 at LCCOMB_X29_Y20_N22
CB11_xor4 = Z3_wrptr_g[4] $ CB11_xor5;


--CB12_xor4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor4 at LCCOMB_X28_Y20_N20
CB12_xor4 = LB3_dffe9a[4] $ CB12_xor5;


--CB11_xor3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor3 at LCCOMB_X28_Y21_N8
CB11_xor3 = CB11_xor5 $ Z3_wrptr_g[3] $ Z3_wrptr_g[4];


--CB12_xor3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor3 at LCCOMB_X28_Y21_N2
CB12_xor3 = LB3_dffe9a[3] $ LB3_dffe9a[4] $ CB12_xor5;


--CB11_xor2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor2 at LCCOMB_X29_Y20_N24
CB11_xor2 = Z3_wrptr_g[2] $ CB11_xor5 $ Z3_wrptr_g[4] $ Z3_wrptr_g[3];


--CB12_xor2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor2 at LCCOMB_X28_Y21_N0
CB12_xor2 = LB3_dffe9a[3] $ LB3_dffe9a[4] $ CB12_xor5 $ LB3_dffe9a[2];


--CB11_xor1 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor1 at LCCOMB_X28_Y21_N6
CB11_xor1 = CB11_xor2 $ Z3_wrptr_g[1];


--CB12_xor1 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor1 at LCCOMB_X28_Y21_N4
CB12_xor1 = CB12_xor2 $ LB3_dffe9a[1];


--CB11_xor0 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor0 at LCCOMB_X28_Y21_N10
CB11_xor0 = Z3_wrptr_g[0] $ CB11_xor2 $ Z3_wrptr_g[1];


--CB12_xor0 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor0 at LCCOMB_X28_Y21_N30
CB12_xor0 = CB12_xor2 $ LB3_dffe9a[0] $ LB3_dffe9a[1];


--KB1_dffe7a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[8] at LCFF_X28_Y17_N1
KB1_dffe7a[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  , Z1_delayed_wrptr_g[8],  ,  , VCC);


--Z1_rdptr_g[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8] at LCFF_X28_Y17_N19
Z1_rdptr_g[8] = DFFEAS(Z1L39, GLOBAL(MB1L2), GLOBAL(C1L78),  , Z1_valid_rdreq,  ,  ,  ,  );


--KB1_dffe7a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[7] at LCFF_X28_Y17_N27
KB1_dffe7a[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  , Z1_delayed_wrptr_g[7],  ,  , VCC);


--CB2_xor7 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin|xor7 at LCCOMB_X28_Y17_N8
CB2_xor7 = KB1_dffe7a[8] $ KB1_dffe7a[7];


--Z1_rdptr_g[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[7] at LCFF_X28_Y17_N31
Z1_rdptr_g[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  , Z1_valid_rdreq, BB1_power_modified_counter_values[7],  ,  , VCC);


--CB1_xor7 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin|xor7 at LCCOMB_X28_Y17_N10
CB1_xor7 = Z1_rdptr_g[8] $ Z1_rdptr_g[7];


--KB1_dffe7a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6] at LCFF_X28_Y17_N21
KB1_dffe7a[6] = DFFEAS(KB1L14, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--CB2_xor6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin|xor6 at LCCOMB_X28_Y17_N22
CB2_xor6 = KB1_dffe7a[8] $ KB1_dffe7a[6] $ KB1_dffe7a[7];


--Z1_rdptr_g[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[6] at LCFF_X28_Y17_N7
Z1_rdptr_g[6] = DFFEAS(Z1L36, GLOBAL(MB1L2), GLOBAL(C1L78),  , Z1_valid_rdreq,  ,  ,  ,  );


--CB1_xor6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin|xor6 at LCCOMB_X28_Y17_N16
CB1_xor6 = Z1_rdptr_g[6] $ Z1_rdptr_g[8] $ Z1_rdptr_g[7];


--KB1_dffe7a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[5] at LCFF_X28_Y17_N3
KB1_dffe7a[5] = DFFEAS(KB1L12, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--CB2_xor5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin|xor5 at LCCOMB_X28_Y17_N0
CB2_xor5 = KB1_dffe7a[6] $ KB1_dffe7a[5] $ KB1_dffe7a[8] $ KB1_dffe7a[7];


--Z1_rdptr_g[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5] at LCFF_X28_Y17_N25
Z1_rdptr_g[5] = DFFEAS(Z1L34, GLOBAL(MB1L2), GLOBAL(C1L78),  , Z1_valid_rdreq,  ,  ,  ,  );


--CB1_xor5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin|xor5 at LCCOMB_X28_Y17_N12
CB1_xor5 = Z1_rdptr_g[6] $ Z1_rdptr_g[8] $ Z1_rdptr_g[5] $ Z1_rdptr_g[7];


--KB1_dffe7a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[4] at LCFF_X24_Y17_N13
KB1_dffe7a[4] = DFFEAS(KB1L10, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--CB2_xor4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin|xor4 at LCCOMB_X28_Y17_N14
CB2_xor4 = KB1_dffe7a[4] $ CB2_xor5;


--Z1_rdptr_g[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[4] at LCFF_X27_Y17_N29
Z1_rdptr_g[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  , Z1_valid_rdreq, BB1_power_modified_counter_values[4],  ,  , VCC);


--CB1_xor4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin|xor4 at LCCOMB_X27_Y16_N14
CB1_xor4 = Z1_rdptr_g[4] $ CB1_xor5;


--KB1_dffe7a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[3] at LCFF_X23_Y17_N13
KB1_dffe7a[3] = DFFEAS(KB1L8, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--CB2_xor3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin|xor3 at LCCOMB_X28_Y19_N28
CB2_xor3 = KB1_dffe7a[4] $ KB1_dffe7a[3] $ CB2_xor5;


--Z1_rdptr_g[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3] at LCFF_X27_Y17_N31
Z1_rdptr_g[3] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  , Z1_valid_rdreq, BB1_power_modified_counter_values[3],  ,  , VCC);


--CB1_xor3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin|xor3 at LCCOMB_X28_Y17_N28
CB1_xor3 = CB1_xor5 $ Z1_rdptr_g[3] $ Z1_rdptr_g[4];


--KB1_dffe7a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[2] at LCFF_X28_Y19_N31
KB1_dffe7a[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  , Z1_delayed_wrptr_g[2],  ,  , VCC);


--CB2_xor2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin|xor2 at LCCOMB_X28_Y19_N30
CB2_xor2 = KB1_dffe7a[3] $ KB1_dffe7a[4] $ KB1_dffe7a[2] $ CB2_xor5;


--Z1_rdptr_g[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2] at LCFF_X28_Y19_N27
Z1_rdptr_g[2] = DFFEAS(Z1L30, GLOBAL(MB1L2), GLOBAL(C1L78),  , Z1_valid_rdreq,  ,  ,  ,  );


--CB1_xor2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin|xor2 at LCCOMB_X28_Y17_N4
CB1_xor2 = Z1_rdptr_g[2] $ Z1_rdptr_g[4] $ Z1_rdptr_g[3] $ CB1_xor5;


--KB1_dffe7a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[1] at LCFF_X28_Y18_N23
KB1_dffe7a[1] = DFFEAS(KB1L5, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--CB2_xor1 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin|xor1 at LCCOMB_X28_Y18_N0
CB2_xor1 = KB1_dffe7a[1] $ CB2_xor2;


--Z1_rdptr_g[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1] at LCFF_X27_Y17_N3
Z1_rdptr_g[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  , Z1_valid_rdreq, BB1_power_modified_counter_values[1],  ,  , VCC);


--CB1_xor1 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin|xor1 at LCCOMB_X27_Y16_N4
CB1_xor1 = CB1_xor2 $ Z1_rdptr_g[1];


--KB1_dffe7a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[0] at LCFF_X28_Y19_N3
KB1_dffe7a[0] = DFFEAS(KB1L3, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--CB2_xor0 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin|xor0 at LCCOMB_X28_Y18_N12
CB2_xor0 = KB1_dffe7a[0] $ KB1_dffe7a[1] $ CB2_xor2;


--Z1_rdptr_g[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[0] at LCFF_X28_Y19_N1
Z1_rdptr_g[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  , Z1_valid_rdreq, BB1_power_modified_counter_values[0],  ,  , VCC);


--CB1_xor0 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin|xor0 at LCCOMB_X27_Y16_N16
CB1_xor0 = CB1_xor2 $ Z1_rdptr_g[0] $ Z1_rdptr_g[1];


--G1L270 is Sdram_Control_4Port:u6|mRD_DONE~77 at LCCOMB_X30_Y17_N0
G1L270 = G1_Read & (G1_mRD_DONE # !G1L30 & !G1L29);


--KB2_dffe7a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[8] at LCFF_X49_Y19_N19
KB2_dffe7a[8] = DFFEAS(KB2L15, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z2_rdptr_g[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8] at LCFF_X49_Y19_N21
Z2_rdptr_g[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  , Z2_valid_rdreq, BB2_power_modified_counter_values[8],  ,  , VCC);


--KB2_dffe7a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[7] at LCFF_X49_Y19_N29
KB2_dffe7a[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  , Z2_delayed_wrptr_g[7],  ,  , VCC);


--CB6_xor7 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin|xor7 at LCCOMB_X49_Y19_N6
CB6_xor7 = KB2_dffe7a[8] $ KB2_dffe7a[7];


--Z2_rdptr_g[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[7] at LCFF_X49_Y19_N1
Z2_rdptr_g[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  , Z2_valid_rdreq, BB2_power_modified_counter_values[7],  ,  , VCC);


--CB5_xor7 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin|xor7 at LCCOMB_X49_Y19_N12
CB5_xor7 = Z2_rdptr_g[8] $ Z2_rdptr_g[7];


--KB2_dffe7a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6] at LCFF_X49_Y19_N3
KB2_dffe7a[6] = DFFEAS(KB2L12, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--CB6_xor6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin|xor6 at LCCOMB_X49_Y19_N24
CB6_xor6 = KB2_dffe7a[6] $ KB2_dffe7a[8] $ KB2_dffe7a[7];


--Z2_rdptr_g[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[6] at LCFF_X50_Y19_N5
Z2_rdptr_g[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  , Z2_valid_rdreq, BB2_power_modified_counter_values[6],  ,  , VCC);


--CB5_xor6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin|xor6 at LCCOMB_X49_Y19_N22
CB5_xor6 = Z2_rdptr_g[8] $ Z2_rdptr_g[6] $ Z2_rdptr_g[7];


--KB2_dffe7a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[5] at LCFF_X49_Y19_N31
KB2_dffe7a[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  , Z2_delayed_wrptr_g[5],  ,  , VCC);


--CB6_xor5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin|xor5 at LCCOMB_X49_Y19_N30
CB6_xor5 = KB2_dffe7a[6] $ KB2_dffe7a[8] $ KB2_dffe7a[5] $ KB2_dffe7a[7];


--Z2_rdptr_g[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5] at LCFF_X49_Y19_N15
Z2_rdptr_g[5] = DFFEAS(Z2L38, GLOBAL(MB1L2), GLOBAL(C1L78),  , Z2_valid_rdreq,  ,  ,  ,  );


--CB5_xor5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin|xor5 at LCCOMB_X49_Y19_N26
CB5_xor5 = Z2_rdptr_g[5] $ Z2_rdptr_g[8] $ Z2_rdptr_g[6] $ Z2_rdptr_g[7];


--KB2_dffe7a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[4] at LCFF_X48_Y21_N17
KB2_dffe7a[4] = DFFEAS(KB2L9, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--CB6_xor4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin|xor4 at LCCOMB_X49_Y19_N4
CB6_xor4 = KB2_dffe7a[4] $ CB6_xor5;


--Z2_rdptr_g[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[4] at LCFF_X50_Y19_N3
Z2_rdptr_g[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  , Z2_valid_rdreq, BB2_power_modified_counter_values[4],  ,  , VCC);


--CB5_xor4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin|xor4 at LCCOMB_X49_Y19_N10
CB5_xor4 = CB5_xor5 $ Z2_rdptr_g[4];


--KB2_dffe7a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[3] at LCFF_X48_Y19_N1
KB2_dffe7a[3] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  , Z2_delayed_wrptr_g[3],  ,  , VCC);


--CB6_xor3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin|xor3 at LCCOMB_X48_Y19_N4
CB6_xor3 = KB2_dffe7a[4] $ CB6_xor5 $ KB2_dffe7a[3];


--Z2_rdptr_g[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3] at LCFF_X50_Y19_N29
Z2_rdptr_g[3] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  , Z2_valid_rdreq, BB2_power_modified_counter_values[3],  ,  , VCC);


--CB5_xor3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin|xor3 at LCCOMB_X49_Y19_N16
CB5_xor3 = Z2_rdptr_g[4] $ Z2_rdptr_g[3] $ CB5_xor5;


--KB2_dffe7a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[2] at LCFF_X48_Y19_N27
KB2_dffe7a[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  , Z2_delayed_wrptr_g[2],  ,  , VCC);


--CB6_xor2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin|xor2 at LCCOMB_X48_Y19_N0
CB6_xor2 = CB6_xor5 $ KB2_dffe7a[2] $ KB2_dffe7a[3] $ KB2_dffe7a[4];


--Z2_rdptr_g[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2] at LCFF_X48_Y19_N31
Z2_rdptr_g[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(MB1L2), GLOBAL(C1L78),  , Z2_valid_rdreq, BB2_power_modified_counter_values[2],  ,  , VCC);


--CB5_xor2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin|xor2 at LCCOMB_X49_Y19_N8
CB5_xor2 = Z2_rdptr_g[4] $ Z2_rdptr_g[3] $ Z2_rdptr_g[2] $ CB5_xor5;


--KB2_dffe7a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[1] at LCFF_X51_Y19_N31
KB2_dffe7a[1] = DFFEAS(KB2L5, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--CB6_xor1 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin|xor1 at LCCOMB_X51_Y19_N6
CB6_xor1 = KB2_dffe7a[1] $ CB6_xor2;


--Z2_rdptr_g[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1] at LCFF_X47_Y19_N7
Z2_rdptr_g[1] = DFFEAS(Z2L33, GLOBAL(MB1L2), GLOBAL(C1L78),  , Z2_valid_rdreq,  ,  ,  ,  );


--CB5_xor1 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin|xor1 at LCCOMB_X47_Y19_N2
CB5_xor1 = Z2_rdptr_g[1] $ CB5_xor2;


--KB2_dffe7a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[0] at LCFF_X48_Y19_N3
KB2_dffe7a[0] = DFFEAS(KB2L3, GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--CB6_xor0 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin|xor0 at LCCOMB_X51_Y19_N0
CB6_xor0 = KB2_dffe7a[0] $ KB2_dffe7a[1] $ CB6_xor2;


--Z2_rdptr_g[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[0] at LCFF_X48_Y19_N7
Z2_rdptr_g[0] = DFFEAS(Z2L31, GLOBAL(MB1L2), GLOBAL(C1L78),  , Z2_valid_rdreq,  ,  ,  ,  );


--CB5_xor0 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin|xor0 at LCCOMB_X47_Y19_N14
CB5_xor0 = Z2_rdptr_g[1] $ Z2_rdptr_g[0] $ CB5_xor2;


--CB15_xor7 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor7 at LCCOMB_X20_Y19_N2
CB15_xor7 = Z4_wrptr_g[7] $ Z4_wrptr_g[8];


--CB16_xor7 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor7 at LCCOMB_X25_Y19_N6
CB16_xor7 = LB4_dffe9a[7] $ LB4_dffe9a[8];


--CB15_xor6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor6 at LCCOMB_X20_Y19_N28
CB15_xor6 = Z4_wrptr_g[7] $ Z4_wrptr_g[6] $ Z4_wrptr_g[8];


--CB16_xor6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor6 at LCCOMB_X25_Y19_N22
CB16_xor6 = LB4_dffe9a[7] $ LB4_dffe9a[6] $ LB4_dffe9a[8];


--CB15_xor5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor5 at LCCOMB_X20_Y19_N12
CB15_xor5 = Z4_wrptr_g[6] $ Z4_wrptr_g[7] $ Z4_wrptr_g[5] $ Z4_wrptr_g[8];


--CB16_xor5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor5 at LCCOMB_X25_Y19_N10
CB16_xor5 = LB4_dffe9a[7] $ LB4_dffe9a[5] $ LB4_dffe9a[6] $ LB4_dffe9a[8];


--CB15_xor4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor4 at LCCOMB_X20_Y19_N20
CB15_xor4 = CB15_xor5 $ Z4_wrptr_g[4];


--CB16_xor4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor4 at LCCOMB_X25_Y19_N30
CB16_xor4 = CB16_xor5 $ LB4_dffe9a[4];


--CB15_xor3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor3 at LCCOMB_X24_Y19_N28
CB15_xor3 = Z4_wrptr_g[3] $ CB15_xor5 $ Z4_wrptr_g[4];


--CB16_xor3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor3 at LCCOMB_X24_Y19_N2
CB16_xor3 = LB4_dffe9a[3] $ CB16_xor5 $ LB4_dffe9a[4];


--CB15_xor2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor2 at LCCOMB_X20_Y19_N8
CB15_xor2 = CB15_xor5 $ Z4_wrptr_g[2] $ Z4_wrptr_g[4] $ Z4_wrptr_g[3];


--CB16_xor2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor2 at LCCOMB_X24_Y19_N6
CB16_xor2 = LB4_dffe9a[3] $ LB4_dffe9a[2] $ CB16_xor5 $ LB4_dffe9a[4];


--CB15_xor1 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor1 at LCCOMB_X24_Y19_N4
CB15_xor1 = Z4_wrptr_g[1] $ CB15_xor2;


--CB16_xor1 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor1 at LCCOMB_X24_Y19_N0
CB16_xor1 = CB16_xor2 $ LB4_dffe9a[1];


--CB15_xor0 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin|xor0 at LCCOMB_X24_Y19_N26
CB15_xor0 = Z4_wrptr_g[0] $ CB15_xor2 $ Z4_wrptr_g[1];


--CB16_xor0 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin|xor0 at LCCOMB_X24_Y19_N30
CB16_xor0 = CB16_xor2 $ LB4_dffe9a[1] $ LB4_dffe9a[0];


--G1L123 is Sdram_Control_4Port:u6|WR_MASK~82 at LCCOMB_X30_Y19_N18
G1L123 = !DB1L17 & !DB3L17 & !G1_mWR_DONE;


--G1L124 is Sdram_Control_4Port:u6|WR_MASK~83 at LCCOMB_X30_Y19_N10
G1L124 = DB1L17 & !G1_mWR_DONE;


--G1_IN_REQ is Sdram_Control_4Port:u6|IN_REQ at LCFF_X31_Y17_N5
G1_IN_REQ = DFFEAS(G1L34, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--Z1L1 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|_~7 at LCCOMB_X28_Y17_N26
Z1L1 = KB1_dffe7a[7] $ Z1_rdptr_g[7];


--Z1L21 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~55 at LCCOMB_X28_Y19_N0
Z1L21 = Z1_rdptr_g[2] & KB1_dffe7a[2] & (KB1_dffe7a[0] $ !Z1_rdptr_g[0]) # !Z1_rdptr_g[2] & !KB1_dffe7a[2] & (KB1_dffe7a[0] $ !Z1_rdptr_g[0]);


--Z1L22 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~56 at LCCOMB_X27_Y17_N2
Z1L22 = Z1_rdptr_g[6] & KB1_dffe7a[6] & (Z1_rdptr_g[1] $ !KB1_dffe7a[1]) # !Z1_rdptr_g[6] & !KB1_dffe7a[6] & (Z1_rdptr_g[1] $ !KB1_dffe7a[1]);


--Z1L23 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~57 at LCCOMB_X27_Y17_N30
Z1L23 = KB1_dffe7a[3] & Z1_rdptr_g[3] & (Z1_rdptr_g[8] $ !KB1_dffe7a[8]) # !KB1_dffe7a[3] & !Z1_rdptr_g[3] & (Z1_rdptr_g[8] $ !KB1_dffe7a[8]);


--Z1L24 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~58 at LCCOMB_X27_Y17_N28
Z1L24 = KB1_dffe7a[5] & Z1_rdptr_g[5] & (KB1_dffe7a[4] $ !Z1_rdptr_g[4]) # !KB1_dffe7a[5] & !Z1_rdptr_g[5] & (KB1_dffe7a[4] $ !Z1_rdptr_g[4]);


--Z1L25 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~59 at LCCOMB_X27_Y17_N26
Z1L25 = Z1L22 & Z1L23 & Z1L21 & Z1L24;


--Z1_valid_rdreq is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|valid_rdreq at LCCOMB_X27_Y17_N0
Z1_valid_rdreq = G1_IN_REQ & G1_WR_MASK[0] & (Z1L1 # !Z1L25);


--Z2_p0addr is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|p0addr at LCFF_X38_Y18_N17
Z2_p0addr = DFFEAS(Z2L19, GLOBAL(MB1L2), GLOBAL(Z2L21),  ,  ,  ,  ,  ,  );


--Z1_rdcnt_addr_ena is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdcnt_addr_ena at LCCOMB_X27_Y17_N24
Z1_rdcnt_addr_ena = Z1_valid_rdreq # !Z2_p0addr;


--J1_mCCD_DVAL is Mirror_Col_2X:u8|mCCD_DVAL at LCFF_X27_Y16_N31
J1_mCCD_DVAL = DFFEAS(J1L43, GLOBAL(A1L11), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--LB1_dffe9a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[7] at LCFF_X27_Y16_N1
LB1_dffe9a[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L11), GLOBAL(C1L78),  ,  , Z1_rdptr_g[7],  ,  , VCC);


--GB1_power_modified_counter_values[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7] at LCFF_X25_Y16_N29
GB1_power_modified_counter_values[7] = DFFEAS(GB1_countera7, GLOBAL(A1L11), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--LB1_dffe9a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2] at LCFF_X27_Y16_N19
LB1_dffe9a[2] = DFFEAS(LB1L5, GLOBAL(A1L11), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--GB1_power_modified_counter_values[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2] at LCFF_X25_Y16_N19
GB1_power_modified_counter_values[2] = DFFEAS(GB1_countera2, GLOBAL(A1L11), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--LB1_dffe9a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[0] at LCFF_X27_Y16_N21
LB1_dffe9a[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L11), GLOBAL(C1L78),  ,  , Z1_rdptr_g[0],  ,  , VCC);


--GB1_counter_ffa[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0] at LCFF_X25_Y16_N15
GB1_counter_ffa[0] = DFFEAS(GB1_countera0, GLOBAL(A1L11), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z1L42 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~54 at LCCOMB_X27_Y16_N20
Z1L42 = GB1_power_modified_counter_values[2] & LB1_dffe9a[2] & (GB1_counter_ffa[0] $ LB1_dffe9a[0]) # !GB1_power_modified_counter_values[2] & !LB1_dffe9a[2] & (GB1_counter_ffa[0] $ LB1_dffe9a[0]);


--LB1_dffe9a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6] at LCFF_X27_Y16_N23
LB1_dffe9a[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L11), GLOBAL(C1L78),  ,  , Z1_rdptr_g[6],  ,  , VCC);


--LB1_dffe9a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[1] at LCFF_X27_Y16_N11
LB1_dffe9a[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L11), GLOBAL(C1L78),  ,  , Z1_rdptr_g[1],  ,  , VCC);


--GB1_power_modified_counter_values[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] at LCFF_X25_Y16_N17
GB1_power_modified_counter_values[1] = DFFEAS(GB1_countera1, GLOBAL(A1L11), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--GB1_power_modified_counter_values[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] at LCFF_X25_Y16_N27
GB1_power_modified_counter_values[6] = DFFEAS(GB1_countera6, GLOBAL(A1L11), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z1L43 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~55 at LCCOMB_X27_Y16_N10
Z1L43 = GB1_power_modified_counter_values[1] & LB1_dffe9a[1] & (GB1_power_modified_counter_values[6] $ !LB1_dffe9a[6]) # !GB1_power_modified_counter_values[1] & !LB1_dffe9a[1] & (GB1_power_modified_counter_values[6] $ !LB1_dffe9a[6]);


--LB1_dffe9a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3] at LCFF_X27_Y16_N9
LB1_dffe9a[3] = DFFEAS(LB1L7, GLOBAL(A1L11), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--LB1_dffe9a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[8] at LCFF_X27_Y16_N3
LB1_dffe9a[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L11), GLOBAL(C1L78),  ,  , Z1_rdptr_g[8],  ,  , VCC);


--GB1_power_modified_counter_values[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] at LCFF_X25_Y16_N31
GB1_power_modified_counter_values[8] = DFFEAS(GB1_countera8, GLOBAL(A1L11), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--GB1_power_modified_counter_values[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3] at LCFF_X25_Y16_N21
GB1_power_modified_counter_values[3] = DFFEAS(GB1_countera3, GLOBAL(A1L11), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z1L44 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~56 at LCCOMB_X27_Y16_N2
Z1L44 = GB1_power_modified_counter_values[8] & LB1_dffe9a[8] & (LB1_dffe9a[3] $ !GB1_power_modified_counter_values[3]) # !GB1_power_modified_counter_values[8] & !LB1_dffe9a[8] & (LB1_dffe9a[3] $ !GB1_power_modified_counter_values[3]);


--LB1_dffe9a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5] at LCFF_X27_Y16_N7
LB1_dffe9a[5] = DFFEAS(LB1L10, GLOBAL(A1L11), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--LB1_dffe9a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[4] at LCFF_X27_Y16_N27
LB1_dffe9a[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L11), GLOBAL(C1L78),  ,  , Z1_rdptr_g[4],  ,  , VCC);


--GB1_power_modified_counter_values[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4] at LCFF_X25_Y16_N23
GB1_power_modified_counter_values[4] = DFFEAS(GB1_countera4, GLOBAL(A1L11), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--GB1_power_modified_counter_values[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5] at LCFF_X25_Y16_N25
GB1_power_modified_counter_values[5] = DFFEAS(GB1_countera5, GLOBAL(A1L11), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z1L45 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~57 at LCCOMB_X27_Y16_N26
Z1L45 = GB1_power_modified_counter_values[4] & LB1_dffe9a[4] & (GB1_power_modified_counter_values[5] $ !LB1_dffe9a[5]) # !GB1_power_modified_counter_values[4] & !LB1_dffe9a[4] & (GB1_power_modified_counter_values[5] $ !LB1_dffe9a[5]);


--Z1L46 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~58 at LCCOMB_X27_Y16_N12
Z1L46 = Z1L43 & Z1L44 & Z1L42 & Z1L45;


--Z1_valid_wrreq is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|valid_wrreq at LCCOMB_X27_Y16_N0
Z1_valid_wrreq = J1_mCCD_DVAL & (GB1_power_modified_counter_values[7] $ LB1_dffe9a[7] # !Z1L46);


--BB1_power_modified_counter_values[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0] at LCFF_X27_Y17_N7
BB1_power_modified_counter_values[0] = DFFEAS(BB1_countera0, GLOBAL(MB1L2), GLOBAL(Z2L21),  ,  ,  ,  ,  ,  );


--BB1_power_modified_counter_values[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1] at LCFF_X27_Y17_N9
BB1_power_modified_counter_values[1] = DFFEAS(BB1_countera1, GLOBAL(MB1L2), GLOBAL(Z2L21),  ,  ,  ,  ,  ,  );


--BB1_power_modified_counter_values[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2] at LCFF_X27_Y17_N11
BB1_power_modified_counter_values[2] = DFFEAS(BB1_countera2, GLOBAL(MB1L2), GLOBAL(Z2L21),  ,  ,  ,  ,  ,  );


--BB1_power_modified_counter_values[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] at LCFF_X27_Y17_N13
BB1_power_modified_counter_values[3] = DFFEAS(BB1_countera3, GLOBAL(MB1L2), GLOBAL(Z2L21),  ,  ,  ,  ,  ,  );


--BB1_power_modified_counter_values[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] at LCFF_X27_Y17_N15
BB1_power_modified_counter_values[4] = DFFEAS(BB1_countera4, GLOBAL(MB1L2), GLOBAL(Z2L21),  ,  ,  ,  ,  ,  );


--BB1_power_modified_counter_values[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] at LCFF_X27_Y17_N17
BB1_power_modified_counter_values[5] = DFFEAS(BB1_countera5, GLOBAL(MB1L2), GLOBAL(Z2L21),  ,  ,  ,  ,  ,  );


--BB1_power_modified_counter_values[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] at LCFF_X27_Y17_N19
BB1_power_modified_counter_values[6] = DFFEAS(BB1_countera6, GLOBAL(MB1L2), GLOBAL(Z2L21),  ,  ,  ,  ,  ,  );


--BB1_power_modified_counter_values[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] at LCFF_X27_Y17_N21
BB1_power_modified_counter_values[7] = DFFEAS(BB1_countera7, GLOBAL(MB1L2), GLOBAL(Z2L21),  ,  ,  ,  ,  ,  );


--BB1_power_modified_counter_values[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] at LCFF_X27_Y17_N23
BB1_power_modified_counter_values[8] = DFFEAS(BB1_countera8, GLOBAL(MB1L2), GLOBAL(Z2L21),  ,  ,  ,  ,  ,  );


--Z1_wrptr_g[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0] at LCFF_X27_Y18_N31
Z1_wrptr_g[0] = DFFEAS(Z1L49, GLOBAL(A1L11), GLOBAL(C1L78),  , Z1_valid_wrreq,  ,  ,  ,  );


--Z1_wrptr_g[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[1] at LCFF_X27_Y18_N15
Z1_wrptr_g[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L11), GLOBAL(C1L78),  , Z1_valid_wrreq, GB1_power_modified_counter_values[1],  ,  , VCC);


--Z1_wrptr_g[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[2] at LCFF_X27_Y18_N17
Z1_wrptr_g[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L11), GLOBAL(C1L78),  , Z1_valid_wrreq, GB1_power_modified_counter_values[2],  ,  , VCC);


--Z1_wrptr_g[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[3] at LCFF_X25_Y16_N9
Z1_wrptr_g[3] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L11), GLOBAL(C1L78),  , Z1_valid_wrreq, GB1_power_modified_counter_values[3],  ,  , VCC);


--Z1_wrptr_g[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[4] at LCFF_X25_Y16_N1
Z1_wrptr_g[4] = DFFEAS(Z1L54, GLOBAL(A1L11), GLOBAL(C1L78),  , Z1_valid_wrreq,  ,  ,  ,  );


--Z1_wrptr_g[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[5] at LCFF_X25_Y16_N7
Z1_wrptr_g[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L11), GLOBAL(C1L78),  , Z1_valid_wrreq, GB1_power_modified_counter_values[5],  ,  , VCC);


--Z1_wrptr_g[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[6] at LCFF_X25_Y16_N5
Z1_wrptr_g[6] = DFFEAS(Z1L57, GLOBAL(A1L11), GLOBAL(C1L78),  , Z1_valid_wrreq,  ,  ,  ,  );


--Z1_wrptr_g[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[7] at LCFF_X25_Y16_N11
Z1_wrptr_g[7] = DFFEAS(Z1L59, GLOBAL(A1L11), GLOBAL(C1L78),  , Z1_valid_wrreq,  ,  ,  ,  );


--Z1_wrptr_g[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[8] at LCFF_X25_Y16_N3
Z1_wrptr_g[8] = DFFEAS(Z1L61, GLOBAL(A1L11), GLOBAL(C1L78),  , Z1_valid_wrreq,  ,  ,  ,  );


--Z2L1 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|_~7 at LCCOMB_X49_Y19_N0
Z2L1 = Z2_rdptr_g[7] $ KB2_dffe7a[7];


--Z2L24 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~55 at LCCOMB_X48_Y19_N30
Z2L24 = Z2_rdptr_g[0] & KB2_dffe7a[0] & (Z2_rdptr_g[2] $ !KB2_dffe7a[2]) # !Z2_rdptr_g[0] & !KB2_dffe7a[0] & (Z2_rdptr_g[2] $ !KB2_dffe7a[2]);


--Z2L25 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~56 at LCCOMB_X50_Y19_N4
Z2L25 = KB2_dffe7a[6] & Z2_rdptr_g[6] & (Z2_rdptr_g[1] $ !KB2_dffe7a[1]) # !KB2_dffe7a[6] & !Z2_rdptr_g[6] & (Z2_rdptr_g[1] $ !KB2_dffe7a[1]);


--Z2L26 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~57 at LCCOMB_X50_Y19_N28
Z2L26 = Z2_rdptr_g[8] & KB2_dffe7a[8] & (KB2_dffe7a[3] $ !Z2_rdptr_g[3]) # !Z2_rdptr_g[8] & !KB2_dffe7a[8] & (KB2_dffe7a[3] $ !Z2_rdptr_g[3]);


--Z2L27 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~58 at LCCOMB_X50_Y19_N2
Z2L27 = Z2_rdptr_g[5] & KB2_dffe7a[5] & (KB2_dffe7a[4] $ !Z2_rdptr_g[4]) # !Z2_rdptr_g[5] & !KB2_dffe7a[5] & (KB2_dffe7a[4] $ !Z2_rdptr_g[4]);


--Z2L28 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~59 at LCCOMB_X50_Y19_N30
Z2L28 = Z2L24 & Z2L26 & Z2L25 & Z2L27;


--Z2_valid_rdreq is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|valid_rdreq at LCCOMB_X50_Y19_N6
Z2_valid_rdreq = G1_WR_MASK[1] & G1_IN_REQ & (Z2L1 # !Z2L28);


--Z2_rdcnt_addr_ena is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdcnt_addr_ena at LCCOMB_X50_Y19_N0
Z2_rdcnt_addr_ena = Z2_valid_rdreq # !Z2_p0addr;


--K1_mCCD_DVAL is Mirror_Col_4X:u9|mCCD_DVAL at LCFF_X51_Y18_N5
K1_mCCD_DVAL = DFFEAS(K1L42, GLOBAL(A1L14), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--LB2_dffe9a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[7] at LCFF_X50_Y20_N7
LB2_dffe9a[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), GLOBAL(C1L78),  ,  , Z2_rdptr_g[7],  ,  , VCC);


--GB2_power_modified_counter_values[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7] at LCFF_X50_Y20_N29
GB2_power_modified_counter_values[7] = DFFEAS(GB2_countera7, GLOBAL(A1L14), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--LB2_dffe9a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2] at LCFF_X48_Y20_N19
LB2_dffe9a[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), GLOBAL(C1L78),  ,  , Z2_rdptr_g[2],  ,  , VCC);


--GB2_power_modified_counter_values[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2] at LCFF_X50_Y20_N19
GB2_power_modified_counter_values[2] = DFFEAS(GB2_countera2, GLOBAL(A1L14), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--LB2_dffe9a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[0] at LCFF_X50_Y20_N5
LB2_dffe9a[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), GLOBAL(C1L78),  ,  , Z2_rdptr_g[0],  ,  , VCC);


--GB2_counter_ffa[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0] at LCFF_X50_Y20_N15
GB2_counter_ffa[0] = DFFEAS(GB2_countera0, GLOBAL(A1L14), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z2L44 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~54 at LCCOMB_X50_Y20_N4
Z2L44 = LB2_dffe9a[2] & GB2_power_modified_counter_values[2] & (GB2_counter_ffa[0] $ LB2_dffe9a[0]) # !LB2_dffe9a[2] & !GB2_power_modified_counter_values[2] & (GB2_counter_ffa[0] $ LB2_dffe9a[0]);


--LB2_dffe9a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6] at LCFF_X49_Y21_N17
LB2_dffe9a[6] = DFFEAS(LB2L9, GLOBAL(A1L14), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--LB2_dffe9a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[1] at LCFF_X50_Y20_N1
LB2_dffe9a[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), GLOBAL(C1L78),  ,  , Z2_rdptr_g[1],  ,  , VCC);


--GB2_power_modified_counter_values[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] at LCFF_X50_Y20_N17
GB2_power_modified_counter_values[1] = DFFEAS(GB2_countera1, GLOBAL(A1L14), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--GB2_power_modified_counter_values[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] at LCFF_X50_Y20_N27
GB2_power_modified_counter_values[6] = DFFEAS(GB2_countera6, GLOBAL(A1L14), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z2L45 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~55 at LCCOMB_X50_Y20_N0
Z2L45 = GB2_power_modified_counter_values[1] & LB2_dffe9a[1] & (GB2_power_modified_counter_values[6] $ !LB2_dffe9a[6]) # !GB2_power_modified_counter_values[1] & !LB2_dffe9a[1] & (GB2_power_modified_counter_values[6] $ !LB2_dffe9a[6]);


--LB2_dffe9a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3] at LCFF_X50_Y21_N17
LB2_dffe9a[3] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), GLOBAL(C1L78),  ,  , Z2_rdptr_g[3],  ,  , VCC);


--LB2_dffe9a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[8] at LCFF_X50_Y20_N9
LB2_dffe9a[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), GLOBAL(C1L78),  ,  , Z2_rdptr_g[8],  ,  , VCC);


--GB2_power_modified_counter_values[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] at LCFF_X50_Y20_N31
GB2_power_modified_counter_values[8] = DFFEAS(GB2_countera8, GLOBAL(A1L14), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--GB2_power_modified_counter_values[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3] at LCFF_X50_Y20_N21
GB2_power_modified_counter_values[3] = DFFEAS(GB2_countera3, GLOBAL(A1L14), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z2L46 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~56 at LCCOMB_X50_Y20_N8
Z2L46 = LB2_dffe9a[3] & GB2_power_modified_counter_values[3] & (GB2_power_modified_counter_values[8] $ !LB2_dffe9a[8]) # !LB2_dffe9a[3] & !GB2_power_modified_counter_values[3] & (GB2_power_modified_counter_values[8] $ !LB2_dffe9a[8]);


--LB2_dffe9a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5] at LCFF_X47_Y20_N19
LB2_dffe9a[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), GLOBAL(C1L78),  ,  , Z2_rdptr_g[5],  ,  , VCC);


--LB2_dffe9a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[4] at LCFF_X50_Y20_N3
LB2_dffe9a[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), GLOBAL(C1L78),  ,  , Z2_rdptr_g[4],  ,  , VCC);


--GB2_power_modified_counter_values[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4] at LCFF_X50_Y20_N23
GB2_power_modified_counter_values[4] = DFFEAS(GB2_countera4, GLOBAL(A1L14), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--GB2_power_modified_counter_values[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5] at LCFF_X50_Y20_N25
GB2_power_modified_counter_values[5] = DFFEAS(GB2_countera5, GLOBAL(A1L14), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z2L47 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~57 at LCCOMB_X50_Y20_N2
Z2L47 = GB2_power_modified_counter_values[5] & LB2_dffe9a[5] & (LB2_dffe9a[4] $ !GB2_power_modified_counter_values[4]) # !GB2_power_modified_counter_values[5] & !LB2_dffe9a[5] & (LB2_dffe9a[4] $ !GB2_power_modified_counter_values[4]);


--Z2L48 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrfull_eq_comp_aeb_int~58 at LCCOMB_X50_Y20_N10
Z2L48 = Z2L46 & Z2L45 & Z2L44 & Z2L47;


--Z2_valid_wrreq is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|valid_wrreq at LCCOMB_X50_Y20_N6
Z2_valid_wrreq = K1_mCCD_DVAL & (GB2_power_modified_counter_values[7] $ LB2_dffe9a[7] # !Z2L48);


--BB2_power_modified_counter_values[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0] at LCFF_X50_Y19_N11
BB2_power_modified_counter_values[0] = DFFEAS(BB2_countera0, GLOBAL(MB1L2), GLOBAL(Z2L21),  ,  ,  ,  ,  ,  );


--BB2_power_modified_counter_values[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1] at LCFF_X50_Y19_N13
BB2_power_modified_counter_values[1] = DFFEAS(BB2_countera1, GLOBAL(MB1L2), GLOBAL(Z2L21),  ,  ,  ,  ,  ,  );


--BB2_power_modified_counter_values[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2] at LCFF_X50_Y19_N15
BB2_power_modified_counter_values[2] = DFFEAS(BB2_countera2, GLOBAL(MB1L2), GLOBAL(Z2L21),  ,  ,  ,  ,  ,  );


--BB2_power_modified_counter_values[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] at LCFF_X50_Y19_N17
BB2_power_modified_counter_values[3] = DFFEAS(BB2_countera3, GLOBAL(MB1L2), GLOBAL(Z2L21),  ,  ,  ,  ,  ,  );


--BB2_power_modified_counter_values[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] at LCFF_X50_Y19_N19
BB2_power_modified_counter_values[4] = DFFEAS(BB2_countera4, GLOBAL(MB1L2), GLOBAL(Z2L21),  ,  ,  ,  ,  ,  );


--BB2_power_modified_counter_values[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] at LCFF_X50_Y19_N21
BB2_power_modified_counter_values[5] = DFFEAS(BB2_countera5, GLOBAL(MB1L2), GLOBAL(Z2L21),  ,  ,  ,  ,  ,  );


--BB2_power_modified_counter_values[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] at LCFF_X50_Y19_N23
BB2_power_modified_counter_values[6] = DFFEAS(BB2_countera6, GLOBAL(MB1L2), GLOBAL(Z2L21),  ,  ,  ,  ,  ,  );


--BB2_power_modified_counter_values[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] at LCFF_X50_Y19_N25
BB2_power_modified_counter_values[7] = DFFEAS(BB2_countera7, GLOBAL(MB1L2), GLOBAL(Z2L21),  ,  ,  ,  ,  ,  );


--BB2_power_modified_counter_values[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] at LCFF_X50_Y19_N27
BB2_power_modified_counter_values[8] = DFFEAS(BB2_countera8, GLOBAL(MB1L2), GLOBAL(Z2L21),  ,  ,  ,  ,  ,  );


--Z2_wrptr_g[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0] at LCFF_X51_Y20_N19
Z2_wrptr_g[0] = DFFEAS(Z2L51, GLOBAL(A1L14), GLOBAL(C1L78),  , Z2_valid_wrreq,  ,  ,  ,  );


--Z2_wrptr_g[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[1] at LCFF_X51_Y20_N31
Z2_wrptr_g[1] = DFFEAS(Z2L53, GLOBAL(A1L14), GLOBAL(C1L78),  , Z2_valid_wrreq,  ,  ,  ,  );


--Z2_wrptr_g[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[2] at LCFF_X51_Y20_N7
Z2_wrptr_g[2] = DFFEAS(Z2L55, GLOBAL(A1L14), GLOBAL(C1L78),  , Z2_valid_wrreq,  ,  ,  ,  );


--Z2_wrptr_g[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[3] at LCFF_X51_Y20_N29
Z2_wrptr_g[3] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), GLOBAL(C1L78),  , Z2_valid_wrreq, GB2_power_modified_counter_values[3],  ,  , VCC);


--Z2_wrptr_g[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[4] at LCFF_X51_Y20_N11
Z2_wrptr_g[4] = DFFEAS(Z2L58, GLOBAL(A1L14), GLOBAL(C1L78),  , Z2_valid_wrreq,  ,  ,  ,  );


--Z2_wrptr_g[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[5] at LCFF_X51_Y20_N13
Z2_wrptr_g[5] = DFFEAS(Z2L60, GLOBAL(A1L14), GLOBAL(C1L78),  , Z2_valid_wrreq,  ,  ,  ,  );


--Z2_wrptr_g[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[6] at LCFF_X51_Y20_N25
Z2_wrptr_g[6] = DFFEAS(Z2L62, GLOBAL(A1L14), GLOBAL(C1L78),  , Z2_valid_wrreq,  ,  ,  ,  );


--Z2_wrptr_g[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[7] at LCFF_X51_Y20_N15
Z2_wrptr_g[7] = DFFEAS(Z2L64, GLOBAL(A1L14), GLOBAL(C1L78),  , Z2_valid_wrreq,  ,  ,  ,  );


--Z2_wrptr_g[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[8] at LCFF_X51_Y20_N21
Z2_wrptr_g[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), GLOBAL(C1L78),  , Z2_valid_wrreq, GB2_power_modified_counter_values[8],  ,  , VCC);


--RB2_q_b[6] is Mirror_Col_2X:u8|Stack_2X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|q_b[6] at M4K_X26_Y6
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 3, Port B Depth: 1024, Port B Width: 3
--Port A Logical Depth: 640, Port A Logical Width: 10, Port B Logical Depth: 640, Port B Logical Width: 10
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB2_q_b[6]_PORT_A_data_in = BUS(E1_mCCD_G[7], E1_mCCD_G[9], E1_mCCD_G[10]);
RB2_q_b[6]_PORT_A_data_in_reg = DFFE(RB2_q_b[6]_PORT_A_data_in, RB2_q_b[6]_clock_0, , , RB2_q_b[6]_clock_enable_0);
RB2_q_b[6]_PORT_A_address = BUS(J1_Z_Cont[0], J1_Z_Cont[1], J1_Z_Cont[2], J1_Z_Cont[3], J1_Z_Cont[4], J1_Z_Cont[5], J1_Z_Cont[6], J1_Z_Cont[7], J1_Z_Cont[8], J1_Z_Cont[9]);
RB2_q_b[6]_PORT_A_address_reg = DFFE(RB2_q_b[6]_PORT_A_address, RB2_q_b[6]_clock_0, , , RB2_q_b[6]_clock_enable_0);
RB2_q_b[6]_PORT_B_address = BUS(J1L6, J1L10, J1L14, J1L18, J1L22, J1L26, J1L30, J1_Z_Cont[7], J1L40, J1L41);
RB2_q_b[6]_PORT_B_address_reg = DFFE(RB2_q_b[6]_PORT_B_address, RB2_q_b[6]_clock_1, , , );
RB2_q_b[6]_PORT_A_write_enable = VCC;
RB2_q_b[6]_PORT_A_write_enable_reg = DFFE(RB2_q_b[6]_PORT_A_write_enable, RB2_q_b[6]_clock_0, , , RB2_q_b[6]_clock_enable_0);
RB2_q_b[6]_PORT_B_read_enable = VCC;
RB2_q_b[6]_PORT_B_read_enable_reg = DFFE(RB2_q_b[6]_PORT_B_read_enable, RB2_q_b[6]_clock_1, , , );
RB2_q_b[6]_clock_0 = GLOBAL(A1L11);
RB2_q_b[6]_clock_1 = GLOBAL(A1L11);
RB2_q_b[6]_clock_enable_0 = E1_mDVAL;
RB2_q_b[6]_PORT_B_data_out = MEMORY(RB2_q_b[6]_PORT_A_data_in_reg, , RB2_q_b[6]_PORT_A_address_reg, RB2_q_b[6]_PORT_B_address_reg, RB2_q_b[6]_PORT_A_write_enable_reg, RB2_q_b[6]_PORT_B_read_enable_reg, , , RB2_q_b[6]_clock_0, RB2_q_b[6]_clock_1, RB2_q_b[6]_clock_enable_0, , , );
RB2_q_b[6]_PORT_B_data_out_reg = DFFE(RB2_q_b[6]_PORT_B_data_out, RB2_q_b[6]_clock_1, , , );
RB2_q_b[6] = RB2_q_b[6]_PORT_B_data_out_reg[0];

--RB2_q_b[9] is Mirror_Col_2X:u8|Stack_2X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|q_b[9] at M4K_X26_Y6
RB2_q_b[6]_PORT_A_data_in = BUS(E1_mCCD_G[7], E1_mCCD_G[9], E1_mCCD_G[10]);
RB2_q_b[6]_PORT_A_data_in_reg = DFFE(RB2_q_b[6]_PORT_A_data_in, RB2_q_b[6]_clock_0, , , RB2_q_b[6]_clock_enable_0);
RB2_q_b[6]_PORT_A_address = BUS(J1_Z_Cont[0], J1_Z_Cont[1], J1_Z_Cont[2], J1_Z_Cont[3], J1_Z_Cont[4], J1_Z_Cont[5], J1_Z_Cont[6], J1_Z_Cont[7], J1_Z_Cont[8], J1_Z_Cont[9]);
RB2_q_b[6]_PORT_A_address_reg = DFFE(RB2_q_b[6]_PORT_A_address, RB2_q_b[6]_clock_0, , , RB2_q_b[6]_clock_enable_0);
RB2_q_b[6]_PORT_B_address = BUS(J1L6, J1L10, J1L14, J1L18, J1L22, J1L26, J1L30, J1_Z_Cont[7], J1L40, J1L41);
RB2_q_b[6]_PORT_B_address_reg = DFFE(RB2_q_b[6]_PORT_B_address, RB2_q_b[6]_clock_1, , , );
RB2_q_b[6]_PORT_A_write_enable = VCC;
RB2_q_b[6]_PORT_A_write_enable_reg = DFFE(RB2_q_b[6]_PORT_A_write_enable, RB2_q_b[6]_clock_0, , , RB2_q_b[6]_clock_enable_0);
RB2_q_b[6]_PORT_B_read_enable = VCC;
RB2_q_b[6]_PORT_B_read_enable_reg = DFFE(RB2_q_b[6]_PORT_B_read_enable, RB2_q_b[6]_clock_1, , , );
RB2_q_b[6]_clock_0 = GLOBAL(A1L11);
RB2_q_b[6]_clock_1 = GLOBAL(A1L11);
RB2_q_b[6]_clock_enable_0 = E1_mDVAL;
RB2_q_b[6]_PORT_B_data_out = MEMORY(RB2_q_b[6]_PORT_A_data_in_reg, , RB2_q_b[6]_PORT_A_address_reg, RB2_q_b[6]_PORT_B_address_reg, RB2_q_b[6]_PORT_A_write_enable_reg, RB2_q_b[6]_PORT_B_read_enable_reg, , , RB2_q_b[6]_clock_0, RB2_q_b[6]_clock_1, RB2_q_b[6]_clock_enable_0, , , );
RB2_q_b[6]_PORT_B_data_out_reg = DFFE(RB2_q_b[6]_PORT_B_data_out, RB2_q_b[6]_clock_1, , , );
RB2_q_b[9] = RB2_q_b[6]_PORT_B_data_out_reg[2];

--RB2_q_b[8] is Mirror_Col_2X:u8|Stack_2X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|q_b[8] at M4K_X26_Y6
RB2_q_b[6]_PORT_A_data_in = BUS(E1_mCCD_G[7], E1_mCCD_G[9], E1_mCCD_G[10]);
RB2_q_b[6]_PORT_A_data_in_reg = DFFE(RB2_q_b[6]_PORT_A_data_in, RB2_q_b[6]_clock_0, , , RB2_q_b[6]_clock_enable_0);
RB2_q_b[6]_PORT_A_address = BUS(J1_Z_Cont[0], J1_Z_Cont[1], J1_Z_Cont[2], J1_Z_Cont[3], J1_Z_Cont[4], J1_Z_Cont[5], J1_Z_Cont[6], J1_Z_Cont[7], J1_Z_Cont[8], J1_Z_Cont[9]);
RB2_q_b[6]_PORT_A_address_reg = DFFE(RB2_q_b[6]_PORT_A_address, RB2_q_b[6]_clock_0, , , RB2_q_b[6]_clock_enable_0);
RB2_q_b[6]_PORT_B_address = BUS(J1L6, J1L10, J1L14, J1L18, J1L22, J1L26, J1L30, J1_Z_Cont[7], J1L40, J1L41);
RB2_q_b[6]_PORT_B_address_reg = DFFE(RB2_q_b[6]_PORT_B_address, RB2_q_b[6]_clock_1, , , );
RB2_q_b[6]_PORT_A_write_enable = VCC;
RB2_q_b[6]_PORT_A_write_enable_reg = DFFE(RB2_q_b[6]_PORT_A_write_enable, RB2_q_b[6]_clock_0, , , RB2_q_b[6]_clock_enable_0);
RB2_q_b[6]_PORT_B_read_enable = VCC;
RB2_q_b[6]_PORT_B_read_enable_reg = DFFE(RB2_q_b[6]_PORT_B_read_enable, RB2_q_b[6]_clock_1, , , );
RB2_q_b[6]_clock_0 = GLOBAL(A1L11);
RB2_q_b[6]_clock_1 = GLOBAL(A1L11);
RB2_q_b[6]_clock_enable_0 = E1_mDVAL;
RB2_q_b[6]_PORT_B_data_out = MEMORY(RB2_q_b[6]_PORT_A_data_in_reg, , RB2_q_b[6]_PORT_A_address_reg, RB2_q_b[6]_PORT_B_address_reg, RB2_q_b[6]_PORT_A_write_enable_reg, RB2_q_b[6]_PORT_B_read_enable_reg, , , RB2_q_b[6]_clock_0, RB2_q_b[6]_clock_1, RB2_q_b[6]_clock_enable_0, , , );
RB2_q_b[6]_PORT_B_data_out_reg = DFFE(RB2_q_b[6]_PORT_B_data_out, RB2_q_b[6]_clock_1, , , );
RB2_q_b[8] = RB2_q_b[6]_PORT_B_data_out_reg[1];


--RB1_q_b[5] is Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|q_b[5] at M4K_X26_Y9
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 4, Port B Depth: 1024, Port B Width: 4
--Port A Logical Depth: 640, Port A Logical Width: 10, Port B Logical Depth: 640, Port B Logical Width: 10
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB1_q_b[5]_PORT_A_data_in = BUS(E1_mCCD_R[5], E1_mCCD_R[6], E1_mCCD_B[5], E1_mCCD_B[6]);
RB1_q_b[5]_PORT_A_data_in_reg = DFFE(RB1_q_b[5]_PORT_A_data_in, RB1_q_b[5]_clock_0, , , RB1_q_b[5]_clock_enable_0);
RB1_q_b[5]_PORT_A_address = BUS(J1_Z_Cont[0], J1_Z_Cont[1], J1_Z_Cont[2], J1_Z_Cont[3], J1_Z_Cont[4], J1_Z_Cont[5], J1_Z_Cont[6], J1_Z_Cont[7], J1_Z_Cont[8], J1_Z_Cont[9]);
RB1_q_b[5]_PORT_A_address_reg = DFFE(RB1_q_b[5]_PORT_A_address, RB1_q_b[5]_clock_0, , , RB1_q_b[5]_clock_enable_0);
RB1_q_b[5]_PORT_B_address = BUS(J1L6, J1L10, J1L14, J1L18, J1L22, J1L26, J1L30, J1_Z_Cont[7], J1L40, J1L41);
RB1_q_b[5]_PORT_B_address_reg = DFFE(RB1_q_b[5]_PORT_B_address, RB1_q_b[5]_clock_1, , , );
RB1_q_b[5]_PORT_A_write_enable = VCC;
RB1_q_b[5]_PORT_A_write_enable_reg = DFFE(RB1_q_b[5]_PORT_A_write_enable, RB1_q_b[5]_clock_0, , , RB1_q_b[5]_clock_enable_0);
RB1_q_b[5]_PORT_B_read_enable = VCC;
RB1_q_b[5]_PORT_B_read_enable_reg = DFFE(RB1_q_b[5]_PORT_B_read_enable, RB1_q_b[5]_clock_1, , , );
RB1_q_b[5]_clock_0 = GLOBAL(A1L11);
RB1_q_b[5]_clock_1 = GLOBAL(A1L11);
RB1_q_b[5]_clock_enable_0 = E1_mDVAL;
RB1_q_b[5]_PORT_B_data_out = MEMORY(RB1_q_b[5]_PORT_A_data_in_reg, , RB1_q_b[5]_PORT_A_address_reg, RB1_q_b[5]_PORT_B_address_reg, RB1_q_b[5]_PORT_A_write_enable_reg, RB1_q_b[5]_PORT_B_read_enable_reg, , , RB1_q_b[5]_clock_0, RB1_q_b[5]_clock_1, RB1_q_b[5]_clock_enable_0, , , );
RB1_q_b[5]_PORT_B_data_out_reg = DFFE(RB1_q_b[5]_PORT_B_data_out, RB1_q_b[5]_clock_1, , , );
RB1_q_b[5] = RB1_q_b[5]_PORT_B_data_out_reg[0];

--RB3_q_b[6] is Mirror_Col_2X:u8|Stack_2X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|q_b[6] at M4K_X26_Y9
RB1_q_b[5]_PORT_A_data_in = BUS(E1_mCCD_R[5], E1_mCCD_R[6], E1_mCCD_B[5], E1_mCCD_B[6]);
RB1_q_b[5]_PORT_A_data_in_reg = DFFE(RB1_q_b[5]_PORT_A_data_in, RB1_q_b[5]_clock_0, , , RB1_q_b[5]_clock_enable_0);
RB1_q_b[5]_PORT_A_address = BUS(J1_Z_Cont[0], J1_Z_Cont[1], J1_Z_Cont[2], J1_Z_Cont[3], J1_Z_Cont[4], J1_Z_Cont[5], J1_Z_Cont[6], J1_Z_Cont[7], J1_Z_Cont[8], J1_Z_Cont[9]);
RB1_q_b[5]_PORT_A_address_reg = DFFE(RB1_q_b[5]_PORT_A_address, RB1_q_b[5]_clock_0, , , RB1_q_b[5]_clock_enable_0);
RB1_q_b[5]_PORT_B_address = BUS(J1L6, J1L10, J1L14, J1L18, J1L22, J1L26, J1L30, J1_Z_Cont[7], J1L40, J1L41);
RB1_q_b[5]_PORT_B_address_reg = DFFE(RB1_q_b[5]_PORT_B_address, RB1_q_b[5]_clock_1, , , );
RB1_q_b[5]_PORT_A_write_enable = VCC;
RB1_q_b[5]_PORT_A_write_enable_reg = DFFE(RB1_q_b[5]_PORT_A_write_enable, RB1_q_b[5]_clock_0, , , RB1_q_b[5]_clock_enable_0);
RB1_q_b[5]_PORT_B_read_enable = VCC;
RB1_q_b[5]_PORT_B_read_enable_reg = DFFE(RB1_q_b[5]_PORT_B_read_enable, RB1_q_b[5]_clock_1, , , );
RB1_q_b[5]_clock_0 = GLOBAL(A1L11);
RB1_q_b[5]_clock_1 = GLOBAL(A1L11);
RB1_q_b[5]_clock_enable_0 = E1_mDVAL;
RB1_q_b[5]_PORT_B_data_out = MEMORY(RB1_q_b[5]_PORT_A_data_in_reg, , RB1_q_b[5]_PORT_A_address_reg, RB1_q_b[5]_PORT_B_address_reg, RB1_q_b[5]_PORT_A_write_enable_reg, RB1_q_b[5]_PORT_B_read_enable_reg, , , RB1_q_b[5]_clock_0, RB1_q_b[5]_clock_1, RB1_q_b[5]_clock_enable_0, , , );
RB1_q_b[5]_PORT_B_data_out_reg = DFFE(RB1_q_b[5]_PORT_B_data_out, RB1_q_b[5]_clock_1, , , );
RB3_q_b[6] = RB1_q_b[5]_PORT_B_data_out_reg[3];

--RB3_q_b[5] is Mirror_Col_2X:u8|Stack_2X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|q_b[5] at M4K_X26_Y9
RB1_q_b[5]_PORT_A_data_in = BUS(E1_mCCD_R[5], E1_mCCD_R[6], E1_mCCD_B[5], E1_mCCD_B[6]);
RB1_q_b[5]_PORT_A_data_in_reg = DFFE(RB1_q_b[5]_PORT_A_data_in, RB1_q_b[5]_clock_0, , , RB1_q_b[5]_clock_enable_0);
RB1_q_b[5]_PORT_A_address = BUS(J1_Z_Cont[0], J1_Z_Cont[1], J1_Z_Cont[2], J1_Z_Cont[3], J1_Z_Cont[4], J1_Z_Cont[5], J1_Z_Cont[6], J1_Z_Cont[7], J1_Z_Cont[8], J1_Z_Cont[9]);
RB1_q_b[5]_PORT_A_address_reg = DFFE(RB1_q_b[5]_PORT_A_address, RB1_q_b[5]_clock_0, , , RB1_q_b[5]_clock_enable_0);
RB1_q_b[5]_PORT_B_address = BUS(J1L6, J1L10, J1L14, J1L18, J1L22, J1L26, J1L30, J1_Z_Cont[7], J1L40, J1L41);
RB1_q_b[5]_PORT_B_address_reg = DFFE(RB1_q_b[5]_PORT_B_address, RB1_q_b[5]_clock_1, , , );
RB1_q_b[5]_PORT_A_write_enable = VCC;
RB1_q_b[5]_PORT_A_write_enable_reg = DFFE(RB1_q_b[5]_PORT_A_write_enable, RB1_q_b[5]_clock_0, , , RB1_q_b[5]_clock_enable_0);
RB1_q_b[5]_PORT_B_read_enable = VCC;
RB1_q_b[5]_PORT_B_read_enable_reg = DFFE(RB1_q_b[5]_PORT_B_read_enable, RB1_q_b[5]_clock_1, , , );
RB1_q_b[5]_clock_0 = GLOBAL(A1L11);
RB1_q_b[5]_clock_1 = GLOBAL(A1L11);
RB1_q_b[5]_clock_enable_0 = E1_mDVAL;
RB1_q_b[5]_PORT_B_data_out = MEMORY(RB1_q_b[5]_PORT_A_data_in_reg, , RB1_q_b[5]_PORT_A_address_reg, RB1_q_b[5]_PORT_B_address_reg, RB1_q_b[5]_PORT_A_write_enable_reg, RB1_q_b[5]_PORT_B_read_enable_reg, , , RB1_q_b[5]_clock_0, RB1_q_b[5]_clock_1, RB1_q_b[5]_clock_enable_0, , , );
RB1_q_b[5]_PORT_B_data_out_reg = DFFE(RB1_q_b[5]_PORT_B_data_out, RB1_q_b[5]_clock_1, , , );
RB3_q_b[5] = RB1_q_b[5]_PORT_B_data_out_reg[2];

--RB1_q_b[6] is Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|q_b[6] at M4K_X26_Y9
RB1_q_b[5]_PORT_A_data_in = BUS(E1_mCCD_R[5], E1_mCCD_R[6], E1_mCCD_B[5], E1_mCCD_B[6]);
RB1_q_b[5]_PORT_A_data_in_reg = DFFE(RB1_q_b[5]_PORT_A_data_in, RB1_q_b[5]_clock_0, , , RB1_q_b[5]_clock_enable_0);
RB1_q_b[5]_PORT_A_address = BUS(J1_Z_Cont[0], J1_Z_Cont[1], J1_Z_Cont[2], J1_Z_Cont[3], J1_Z_Cont[4], J1_Z_Cont[5], J1_Z_Cont[6], J1_Z_Cont[7], J1_Z_Cont[8], J1_Z_Cont[9]);
RB1_q_b[5]_PORT_A_address_reg = DFFE(RB1_q_b[5]_PORT_A_address, RB1_q_b[5]_clock_0, , , RB1_q_b[5]_clock_enable_0);
RB1_q_b[5]_PORT_B_address = BUS(J1L6, J1L10, J1L14, J1L18, J1L22, J1L26, J1L30, J1_Z_Cont[7], J1L40, J1L41);
RB1_q_b[5]_PORT_B_address_reg = DFFE(RB1_q_b[5]_PORT_B_address, RB1_q_b[5]_clock_1, , , );
RB1_q_b[5]_PORT_A_write_enable = VCC;
RB1_q_b[5]_PORT_A_write_enable_reg = DFFE(RB1_q_b[5]_PORT_A_write_enable, RB1_q_b[5]_clock_0, , , RB1_q_b[5]_clock_enable_0);
RB1_q_b[5]_PORT_B_read_enable = VCC;
RB1_q_b[5]_PORT_B_read_enable_reg = DFFE(RB1_q_b[5]_PORT_B_read_enable, RB1_q_b[5]_clock_1, , , );
RB1_q_b[5]_clock_0 = GLOBAL(A1L11);
RB1_q_b[5]_clock_1 = GLOBAL(A1L11);
RB1_q_b[5]_clock_enable_0 = E1_mDVAL;
RB1_q_b[5]_PORT_B_data_out = MEMORY(RB1_q_b[5]_PORT_A_data_in_reg, , RB1_q_b[5]_PORT_A_address_reg, RB1_q_b[5]_PORT_B_address_reg, RB1_q_b[5]_PORT_A_write_enable_reg, RB1_q_b[5]_PORT_B_read_enable_reg, , , RB1_q_b[5]_clock_0, RB1_q_b[5]_clock_1, RB1_q_b[5]_clock_enable_0, , , );
RB1_q_b[5]_PORT_B_data_out_reg = DFFE(RB1_q_b[5]_PORT_B_data_out, RB1_q_b[5]_clock_1, , , );
RB1_q_b[6] = RB1_q_b[5]_PORT_B_data_out_reg[1];


--TB1_q_b[5] is Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[5] at M4K_X52_Y21
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 9, Port B Depth: 512, Port B Width: 9
--Port A Logical Depth: 320, Port A Logical Width: 10, Port B Logical Depth: 320, Port B Logical Width: 10
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
TB1_q_b[5]_PORT_A_data_in = BUS(L1_mCCD_R[5], L1_mCCD_R[6], L1_mCCD_R[7], L1_mCCD_R[9], L1_mCCD_B[5], L1_mCCD_B[6], L1_mCCD_B[7], L1_mCCD_B[8], L1_mCCD_B[9]);
TB1_q_b[5]_PORT_A_data_in_reg = DFFE(TB1_q_b[5]_PORT_A_data_in, TB1_q_b[5]_clock_0, , , TB1_q_b[5]_clock_enable_0);
TB1_q_b[5]_PORT_A_address = BUS(K1_Z_Cont[0], K1_Z_Cont[1], K1_Z_Cont[2], K1_Z_Cont[3], K1_Z_Cont[4], K1_Z_Cont[5], K1_Z_Cont[6], K1_Z_Cont[7], K1_Z_Cont[8]);
TB1_q_b[5]_PORT_A_address_reg = DFFE(TB1_q_b[5]_PORT_A_address, TB1_q_b[5]_clock_0, , , TB1_q_b[5]_clock_enable_0);
TB1_q_b[5]_PORT_B_address = BUS(K1L6, K1L10, K1L14, K1L18, K1L22, K1L26, K1_Z_Cont[6], K1L39, K1L40);
TB1_q_b[5]_PORT_B_address_reg = DFFE(TB1_q_b[5]_PORT_B_address, TB1_q_b[5]_clock_1, , , );
TB1_q_b[5]_PORT_A_write_enable = VCC;
TB1_q_b[5]_PORT_A_write_enable_reg = DFFE(TB1_q_b[5]_PORT_A_write_enable, TB1_q_b[5]_clock_0, , , TB1_q_b[5]_clock_enable_0);
TB1_q_b[5]_PORT_B_read_enable = VCC;
TB1_q_b[5]_PORT_B_read_enable_reg = DFFE(TB1_q_b[5]_PORT_B_read_enable, TB1_q_b[5]_clock_1, , , );
TB1_q_b[5]_clock_0 = GLOBAL(A1L14);
TB1_q_b[5]_clock_1 = GLOBAL(A1L14);
TB1_q_b[5]_clock_enable_0 = L1_mDVAL;
TB1_q_b[5]_PORT_B_data_out = MEMORY(TB1_q_b[5]_PORT_A_data_in_reg, , TB1_q_b[5]_PORT_A_address_reg, TB1_q_b[5]_PORT_B_address_reg, TB1_q_b[5]_PORT_A_write_enable_reg, TB1_q_b[5]_PORT_B_read_enable_reg, , , TB1_q_b[5]_clock_0, TB1_q_b[5]_clock_1, TB1_q_b[5]_clock_enable_0, , , );
TB1_q_b[5]_PORT_B_data_out_reg = DFFE(TB1_q_b[5]_PORT_B_data_out, TB1_q_b[5]_clock_1, , , );
TB1_q_b[5] = TB1_q_b[5]_PORT_B_data_out_reg[0];

--TB3_q_b[9] is Mirror_Col_4X:u9|Stack_4X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[9] at M4K_X52_Y21
TB1_q_b[5]_PORT_A_data_in = BUS(L1_mCCD_R[5], L1_mCCD_R[6], L1_mCCD_R[7], L1_mCCD_R[9], L1_mCCD_B[5], L1_mCCD_B[6], L1_mCCD_B[7], L1_mCCD_B[8], L1_mCCD_B[9]);
TB1_q_b[5]_PORT_A_data_in_reg = DFFE(TB1_q_b[5]_PORT_A_data_in, TB1_q_b[5]_clock_0, , , TB1_q_b[5]_clock_enable_0);
TB1_q_b[5]_PORT_A_address = BUS(K1_Z_Cont[0], K1_Z_Cont[1], K1_Z_Cont[2], K1_Z_Cont[3], K1_Z_Cont[4], K1_Z_Cont[5], K1_Z_Cont[6], K1_Z_Cont[7], K1_Z_Cont[8]);
TB1_q_b[5]_PORT_A_address_reg = DFFE(TB1_q_b[5]_PORT_A_address, TB1_q_b[5]_clock_0, , , TB1_q_b[5]_clock_enable_0);
TB1_q_b[5]_PORT_B_address = BUS(K1L6, K1L10, K1L14, K1L18, K1L22, K1L26, K1_Z_Cont[6], K1L39, K1L40);
TB1_q_b[5]_PORT_B_address_reg = DFFE(TB1_q_b[5]_PORT_B_address, TB1_q_b[5]_clock_1, , , );
TB1_q_b[5]_PORT_A_write_enable = VCC;
TB1_q_b[5]_PORT_A_write_enable_reg = DFFE(TB1_q_b[5]_PORT_A_write_enable, TB1_q_b[5]_clock_0, , , TB1_q_b[5]_clock_enable_0);
TB1_q_b[5]_PORT_B_read_enable = VCC;
TB1_q_b[5]_PORT_B_read_enable_reg = DFFE(TB1_q_b[5]_PORT_B_read_enable, TB1_q_b[5]_clock_1, , , );
TB1_q_b[5]_clock_0 = GLOBAL(A1L14);
TB1_q_b[5]_clock_1 = GLOBAL(A1L14);
TB1_q_b[5]_clock_enable_0 = L1_mDVAL;
TB1_q_b[5]_PORT_B_data_out = MEMORY(TB1_q_b[5]_PORT_A_data_in_reg, , TB1_q_b[5]_PORT_A_address_reg, TB1_q_b[5]_PORT_B_address_reg, TB1_q_b[5]_PORT_A_write_enable_reg, TB1_q_b[5]_PORT_B_read_enable_reg, , , TB1_q_b[5]_clock_0, TB1_q_b[5]_clock_1, TB1_q_b[5]_clock_enable_0, , , );
TB1_q_b[5]_PORT_B_data_out_reg = DFFE(TB1_q_b[5]_PORT_B_data_out, TB1_q_b[5]_clock_1, , , );
TB3_q_b[9] = TB1_q_b[5]_PORT_B_data_out_reg[8];

--TB3_q_b[8] is Mirror_Col_4X:u9|Stack_4X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[8] at M4K_X52_Y21
TB1_q_b[5]_PORT_A_data_in = BUS(L1_mCCD_R[5], L1_mCCD_R[6], L1_mCCD_R[7], L1_mCCD_R[9], L1_mCCD_B[5], L1_mCCD_B[6], L1_mCCD_B[7], L1_mCCD_B[8], L1_mCCD_B[9]);
TB1_q_b[5]_PORT_A_data_in_reg = DFFE(TB1_q_b[5]_PORT_A_data_in, TB1_q_b[5]_clock_0, , , TB1_q_b[5]_clock_enable_0);
TB1_q_b[5]_PORT_A_address = BUS(K1_Z_Cont[0], K1_Z_Cont[1], K1_Z_Cont[2], K1_Z_Cont[3], K1_Z_Cont[4], K1_Z_Cont[5], K1_Z_Cont[6], K1_Z_Cont[7], K1_Z_Cont[8]);
TB1_q_b[5]_PORT_A_address_reg = DFFE(TB1_q_b[5]_PORT_A_address, TB1_q_b[5]_clock_0, , , TB1_q_b[5]_clock_enable_0);
TB1_q_b[5]_PORT_B_address = BUS(K1L6, K1L10, K1L14, K1L18, K1L22, K1L26, K1_Z_Cont[6], K1L39, K1L40);
TB1_q_b[5]_PORT_B_address_reg = DFFE(TB1_q_b[5]_PORT_B_address, TB1_q_b[5]_clock_1, , , );
TB1_q_b[5]_PORT_A_write_enable = VCC;
TB1_q_b[5]_PORT_A_write_enable_reg = DFFE(TB1_q_b[5]_PORT_A_write_enable, TB1_q_b[5]_clock_0, , , TB1_q_b[5]_clock_enable_0);
TB1_q_b[5]_PORT_B_read_enable = VCC;
TB1_q_b[5]_PORT_B_read_enable_reg = DFFE(TB1_q_b[5]_PORT_B_read_enable, TB1_q_b[5]_clock_1, , , );
TB1_q_b[5]_clock_0 = GLOBAL(A1L14);
TB1_q_b[5]_clock_1 = GLOBAL(A1L14);
TB1_q_b[5]_clock_enable_0 = L1_mDVAL;
TB1_q_b[5]_PORT_B_data_out = MEMORY(TB1_q_b[5]_PORT_A_data_in_reg, , TB1_q_b[5]_PORT_A_address_reg, TB1_q_b[5]_PORT_B_address_reg, TB1_q_b[5]_PORT_A_write_enable_reg, TB1_q_b[5]_PORT_B_read_enable_reg, , , TB1_q_b[5]_clock_0, TB1_q_b[5]_clock_1, TB1_q_b[5]_clock_enable_0, , , );
TB1_q_b[5]_PORT_B_data_out_reg = DFFE(TB1_q_b[5]_PORT_B_data_out, TB1_q_b[5]_clock_1, , , );
TB3_q_b[8] = TB1_q_b[5]_PORT_B_data_out_reg[7];

--TB3_q_b[7] is Mirror_Col_4X:u9|Stack_4X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[7] at M4K_X52_Y21
TB1_q_b[5]_PORT_A_data_in = BUS(L1_mCCD_R[5], L1_mCCD_R[6], L1_mCCD_R[7], L1_mCCD_R[9], L1_mCCD_B[5], L1_mCCD_B[6], L1_mCCD_B[7], L1_mCCD_B[8], L1_mCCD_B[9]);
TB1_q_b[5]_PORT_A_data_in_reg = DFFE(TB1_q_b[5]_PORT_A_data_in, TB1_q_b[5]_clock_0, , , TB1_q_b[5]_clock_enable_0);
TB1_q_b[5]_PORT_A_address = BUS(K1_Z_Cont[0], K1_Z_Cont[1], K1_Z_Cont[2], K1_Z_Cont[3], K1_Z_Cont[4], K1_Z_Cont[5], K1_Z_Cont[6], K1_Z_Cont[7], K1_Z_Cont[8]);
TB1_q_b[5]_PORT_A_address_reg = DFFE(TB1_q_b[5]_PORT_A_address, TB1_q_b[5]_clock_0, , , TB1_q_b[5]_clock_enable_0);
TB1_q_b[5]_PORT_B_address = BUS(K1L6, K1L10, K1L14, K1L18, K1L22, K1L26, K1_Z_Cont[6], K1L39, K1L40);
TB1_q_b[5]_PORT_B_address_reg = DFFE(TB1_q_b[5]_PORT_B_address, TB1_q_b[5]_clock_1, , , );
TB1_q_b[5]_PORT_A_write_enable = VCC;
TB1_q_b[5]_PORT_A_write_enable_reg = DFFE(TB1_q_b[5]_PORT_A_write_enable, TB1_q_b[5]_clock_0, , , TB1_q_b[5]_clock_enable_0);
TB1_q_b[5]_PORT_B_read_enable = VCC;
TB1_q_b[5]_PORT_B_read_enable_reg = DFFE(TB1_q_b[5]_PORT_B_read_enable, TB1_q_b[5]_clock_1, , , );
TB1_q_b[5]_clock_0 = GLOBAL(A1L14);
TB1_q_b[5]_clock_1 = GLOBAL(A1L14);
TB1_q_b[5]_clock_enable_0 = L1_mDVAL;
TB1_q_b[5]_PORT_B_data_out = MEMORY(TB1_q_b[5]_PORT_A_data_in_reg, , TB1_q_b[5]_PORT_A_address_reg, TB1_q_b[5]_PORT_B_address_reg, TB1_q_b[5]_PORT_A_write_enable_reg, TB1_q_b[5]_PORT_B_read_enable_reg, , , TB1_q_b[5]_clock_0, TB1_q_b[5]_clock_1, TB1_q_b[5]_clock_enable_0, , , );
TB1_q_b[5]_PORT_B_data_out_reg = DFFE(TB1_q_b[5]_PORT_B_data_out, TB1_q_b[5]_clock_1, , , );
TB3_q_b[7] = TB1_q_b[5]_PORT_B_data_out_reg[6];

--TB3_q_b[6] is Mirror_Col_4X:u9|Stack_4X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[6] at M4K_X52_Y21
TB1_q_b[5]_PORT_A_data_in = BUS(L1_mCCD_R[5], L1_mCCD_R[6], L1_mCCD_R[7], L1_mCCD_R[9], L1_mCCD_B[5], L1_mCCD_B[6], L1_mCCD_B[7], L1_mCCD_B[8], L1_mCCD_B[9]);
TB1_q_b[5]_PORT_A_data_in_reg = DFFE(TB1_q_b[5]_PORT_A_data_in, TB1_q_b[5]_clock_0, , , TB1_q_b[5]_clock_enable_0);
TB1_q_b[5]_PORT_A_address = BUS(K1_Z_Cont[0], K1_Z_Cont[1], K1_Z_Cont[2], K1_Z_Cont[3], K1_Z_Cont[4], K1_Z_Cont[5], K1_Z_Cont[6], K1_Z_Cont[7], K1_Z_Cont[8]);
TB1_q_b[5]_PORT_A_address_reg = DFFE(TB1_q_b[5]_PORT_A_address, TB1_q_b[5]_clock_0, , , TB1_q_b[5]_clock_enable_0);
TB1_q_b[5]_PORT_B_address = BUS(K1L6, K1L10, K1L14, K1L18, K1L22, K1L26, K1_Z_Cont[6], K1L39, K1L40);
TB1_q_b[5]_PORT_B_address_reg = DFFE(TB1_q_b[5]_PORT_B_address, TB1_q_b[5]_clock_1, , , );
TB1_q_b[5]_PORT_A_write_enable = VCC;
TB1_q_b[5]_PORT_A_write_enable_reg = DFFE(TB1_q_b[5]_PORT_A_write_enable, TB1_q_b[5]_clock_0, , , TB1_q_b[5]_clock_enable_0);
TB1_q_b[5]_PORT_B_read_enable = VCC;
TB1_q_b[5]_PORT_B_read_enable_reg = DFFE(TB1_q_b[5]_PORT_B_read_enable, TB1_q_b[5]_clock_1, , , );
TB1_q_b[5]_clock_0 = GLOBAL(A1L14);
TB1_q_b[5]_clock_1 = GLOBAL(A1L14);
TB1_q_b[5]_clock_enable_0 = L1_mDVAL;
TB1_q_b[5]_PORT_B_data_out = MEMORY(TB1_q_b[5]_PORT_A_data_in_reg, , TB1_q_b[5]_PORT_A_address_reg, TB1_q_b[5]_PORT_B_address_reg, TB1_q_b[5]_PORT_A_write_enable_reg, TB1_q_b[5]_PORT_B_read_enable_reg, , , TB1_q_b[5]_clock_0, TB1_q_b[5]_clock_1, TB1_q_b[5]_clock_enable_0, , , );
TB1_q_b[5]_PORT_B_data_out_reg = DFFE(TB1_q_b[5]_PORT_B_data_out, TB1_q_b[5]_clock_1, , , );
TB3_q_b[6] = TB1_q_b[5]_PORT_B_data_out_reg[5];

--TB3_q_b[5] is Mirror_Col_4X:u9|Stack_4X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[5] at M4K_X52_Y21
TB1_q_b[5]_PORT_A_data_in = BUS(L1_mCCD_R[5], L1_mCCD_R[6], L1_mCCD_R[7], L1_mCCD_R[9], L1_mCCD_B[5], L1_mCCD_B[6], L1_mCCD_B[7], L1_mCCD_B[8], L1_mCCD_B[9]);
TB1_q_b[5]_PORT_A_data_in_reg = DFFE(TB1_q_b[5]_PORT_A_data_in, TB1_q_b[5]_clock_0, , , TB1_q_b[5]_clock_enable_0);
TB1_q_b[5]_PORT_A_address = BUS(K1_Z_Cont[0], K1_Z_Cont[1], K1_Z_Cont[2], K1_Z_Cont[3], K1_Z_Cont[4], K1_Z_Cont[5], K1_Z_Cont[6], K1_Z_Cont[7], K1_Z_Cont[8]);
TB1_q_b[5]_PORT_A_address_reg = DFFE(TB1_q_b[5]_PORT_A_address, TB1_q_b[5]_clock_0, , , TB1_q_b[5]_clock_enable_0);
TB1_q_b[5]_PORT_B_address = BUS(K1L6, K1L10, K1L14, K1L18, K1L22, K1L26, K1_Z_Cont[6], K1L39, K1L40);
TB1_q_b[5]_PORT_B_address_reg = DFFE(TB1_q_b[5]_PORT_B_address, TB1_q_b[5]_clock_1, , , );
TB1_q_b[5]_PORT_A_write_enable = VCC;
TB1_q_b[5]_PORT_A_write_enable_reg = DFFE(TB1_q_b[5]_PORT_A_write_enable, TB1_q_b[5]_clock_0, , , TB1_q_b[5]_clock_enable_0);
TB1_q_b[5]_PORT_B_read_enable = VCC;
TB1_q_b[5]_PORT_B_read_enable_reg = DFFE(TB1_q_b[5]_PORT_B_read_enable, TB1_q_b[5]_clock_1, , , );
TB1_q_b[5]_clock_0 = GLOBAL(A1L14);
TB1_q_b[5]_clock_1 = GLOBAL(A1L14);
TB1_q_b[5]_clock_enable_0 = L1_mDVAL;
TB1_q_b[5]_PORT_B_data_out = MEMORY(TB1_q_b[5]_PORT_A_data_in_reg, , TB1_q_b[5]_PORT_A_address_reg, TB1_q_b[5]_PORT_B_address_reg, TB1_q_b[5]_PORT_A_write_enable_reg, TB1_q_b[5]_PORT_B_read_enable_reg, , , TB1_q_b[5]_clock_0, TB1_q_b[5]_clock_1, TB1_q_b[5]_clock_enable_0, , , );
TB1_q_b[5]_PORT_B_data_out_reg = DFFE(TB1_q_b[5]_PORT_B_data_out, TB1_q_b[5]_clock_1, , , );
TB3_q_b[5] = TB1_q_b[5]_PORT_B_data_out_reg[4];

--TB1_q_b[9] is Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[9] at M4K_X52_Y21
TB1_q_b[5]_PORT_A_data_in = BUS(L1_mCCD_R[5], L1_mCCD_R[6], L1_mCCD_R[7], L1_mCCD_R[9], L1_mCCD_B[5], L1_mCCD_B[6], L1_mCCD_B[7], L1_mCCD_B[8], L1_mCCD_B[9]);
TB1_q_b[5]_PORT_A_data_in_reg = DFFE(TB1_q_b[5]_PORT_A_data_in, TB1_q_b[5]_clock_0, , , TB1_q_b[5]_clock_enable_0);
TB1_q_b[5]_PORT_A_address = BUS(K1_Z_Cont[0], K1_Z_Cont[1], K1_Z_Cont[2], K1_Z_Cont[3], K1_Z_Cont[4], K1_Z_Cont[5], K1_Z_Cont[6], K1_Z_Cont[7], K1_Z_Cont[8]);
TB1_q_b[5]_PORT_A_address_reg = DFFE(TB1_q_b[5]_PORT_A_address, TB1_q_b[5]_clock_0, , , TB1_q_b[5]_clock_enable_0);
TB1_q_b[5]_PORT_B_address = BUS(K1L6, K1L10, K1L14, K1L18, K1L22, K1L26, K1_Z_Cont[6], K1L39, K1L40);
TB1_q_b[5]_PORT_B_address_reg = DFFE(TB1_q_b[5]_PORT_B_address, TB1_q_b[5]_clock_1, , , );
TB1_q_b[5]_PORT_A_write_enable = VCC;
TB1_q_b[5]_PORT_A_write_enable_reg = DFFE(TB1_q_b[5]_PORT_A_write_enable, TB1_q_b[5]_clock_0, , , TB1_q_b[5]_clock_enable_0);
TB1_q_b[5]_PORT_B_read_enable = VCC;
TB1_q_b[5]_PORT_B_read_enable_reg = DFFE(TB1_q_b[5]_PORT_B_read_enable, TB1_q_b[5]_clock_1, , , );
TB1_q_b[5]_clock_0 = GLOBAL(A1L14);
TB1_q_b[5]_clock_1 = GLOBAL(A1L14);
TB1_q_b[5]_clock_enable_0 = L1_mDVAL;
TB1_q_b[5]_PORT_B_data_out = MEMORY(TB1_q_b[5]_PORT_A_data_in_reg, , TB1_q_b[5]_PORT_A_address_reg, TB1_q_b[5]_PORT_B_address_reg, TB1_q_b[5]_PORT_A_write_enable_reg, TB1_q_b[5]_PORT_B_read_enable_reg, , , TB1_q_b[5]_clock_0, TB1_q_b[5]_clock_1, TB1_q_b[5]_clock_enable_0, , , );
TB1_q_b[5]_PORT_B_data_out_reg = DFFE(TB1_q_b[5]_PORT_B_data_out, TB1_q_b[5]_clock_1, , , );
TB1_q_b[9] = TB1_q_b[5]_PORT_B_data_out_reg[3];

--TB1_q_b[7] is Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[7] at M4K_X52_Y21
TB1_q_b[5]_PORT_A_data_in = BUS(L1_mCCD_R[5], L1_mCCD_R[6], L1_mCCD_R[7], L1_mCCD_R[9], L1_mCCD_B[5], L1_mCCD_B[6], L1_mCCD_B[7], L1_mCCD_B[8], L1_mCCD_B[9]);
TB1_q_b[5]_PORT_A_data_in_reg = DFFE(TB1_q_b[5]_PORT_A_data_in, TB1_q_b[5]_clock_0, , , TB1_q_b[5]_clock_enable_0);
TB1_q_b[5]_PORT_A_address = BUS(K1_Z_Cont[0], K1_Z_Cont[1], K1_Z_Cont[2], K1_Z_Cont[3], K1_Z_Cont[4], K1_Z_Cont[5], K1_Z_Cont[6], K1_Z_Cont[7], K1_Z_Cont[8]);
TB1_q_b[5]_PORT_A_address_reg = DFFE(TB1_q_b[5]_PORT_A_address, TB1_q_b[5]_clock_0, , , TB1_q_b[5]_clock_enable_0);
TB1_q_b[5]_PORT_B_address = BUS(K1L6, K1L10, K1L14, K1L18, K1L22, K1L26, K1_Z_Cont[6], K1L39, K1L40);
TB1_q_b[5]_PORT_B_address_reg = DFFE(TB1_q_b[5]_PORT_B_address, TB1_q_b[5]_clock_1, , , );
TB1_q_b[5]_PORT_A_write_enable = VCC;
TB1_q_b[5]_PORT_A_write_enable_reg = DFFE(TB1_q_b[5]_PORT_A_write_enable, TB1_q_b[5]_clock_0, , , TB1_q_b[5]_clock_enable_0);
TB1_q_b[5]_PORT_B_read_enable = VCC;
TB1_q_b[5]_PORT_B_read_enable_reg = DFFE(TB1_q_b[5]_PORT_B_read_enable, TB1_q_b[5]_clock_1, , , );
TB1_q_b[5]_clock_0 = GLOBAL(A1L14);
TB1_q_b[5]_clock_1 = GLOBAL(A1L14);
TB1_q_b[5]_clock_enable_0 = L1_mDVAL;
TB1_q_b[5]_PORT_B_data_out = MEMORY(TB1_q_b[5]_PORT_A_data_in_reg, , TB1_q_b[5]_PORT_A_address_reg, TB1_q_b[5]_PORT_B_address_reg, TB1_q_b[5]_PORT_A_write_enable_reg, TB1_q_b[5]_PORT_B_read_enable_reg, , , TB1_q_b[5]_clock_0, TB1_q_b[5]_clock_1, TB1_q_b[5]_clock_enable_0, , , );
TB1_q_b[5]_PORT_B_data_out_reg = DFFE(TB1_q_b[5]_PORT_B_data_out, TB1_q_b[5]_clock_1, , , );
TB1_q_b[7] = TB1_q_b[5]_PORT_B_data_out_reg[2];

--TB1_q_b[6] is Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[6] at M4K_X52_Y21
TB1_q_b[5]_PORT_A_data_in = BUS(L1_mCCD_R[5], L1_mCCD_R[6], L1_mCCD_R[7], L1_mCCD_R[9], L1_mCCD_B[5], L1_mCCD_B[6], L1_mCCD_B[7], L1_mCCD_B[8], L1_mCCD_B[9]);
TB1_q_b[5]_PORT_A_data_in_reg = DFFE(TB1_q_b[5]_PORT_A_data_in, TB1_q_b[5]_clock_0, , , TB1_q_b[5]_clock_enable_0);
TB1_q_b[5]_PORT_A_address = BUS(K1_Z_Cont[0], K1_Z_Cont[1], K1_Z_Cont[2], K1_Z_Cont[3], K1_Z_Cont[4], K1_Z_Cont[5], K1_Z_Cont[6], K1_Z_Cont[7], K1_Z_Cont[8]);
TB1_q_b[5]_PORT_A_address_reg = DFFE(TB1_q_b[5]_PORT_A_address, TB1_q_b[5]_clock_0, , , TB1_q_b[5]_clock_enable_0);
TB1_q_b[5]_PORT_B_address = BUS(K1L6, K1L10, K1L14, K1L18, K1L22, K1L26, K1_Z_Cont[6], K1L39, K1L40);
TB1_q_b[5]_PORT_B_address_reg = DFFE(TB1_q_b[5]_PORT_B_address, TB1_q_b[5]_clock_1, , , );
TB1_q_b[5]_PORT_A_write_enable = VCC;
TB1_q_b[5]_PORT_A_write_enable_reg = DFFE(TB1_q_b[5]_PORT_A_write_enable, TB1_q_b[5]_clock_0, , , TB1_q_b[5]_clock_enable_0);
TB1_q_b[5]_PORT_B_read_enable = VCC;
TB1_q_b[5]_PORT_B_read_enable_reg = DFFE(TB1_q_b[5]_PORT_B_read_enable, TB1_q_b[5]_clock_1, , , );
TB1_q_b[5]_clock_0 = GLOBAL(A1L14);
TB1_q_b[5]_clock_1 = GLOBAL(A1L14);
TB1_q_b[5]_clock_enable_0 = L1_mDVAL;
TB1_q_b[5]_PORT_B_data_out = MEMORY(TB1_q_b[5]_PORT_A_data_in_reg, , TB1_q_b[5]_PORT_A_address_reg, TB1_q_b[5]_PORT_B_address_reg, TB1_q_b[5]_PORT_A_write_enable_reg, TB1_q_b[5]_PORT_B_read_enable_reg, , , TB1_q_b[5]_clock_0, TB1_q_b[5]_clock_1, TB1_q_b[5]_clock_enable_0, , , );
TB1_q_b[5]_PORT_B_data_out_reg = DFFE(TB1_q_b[5]_PORT_B_data_out, TB1_q_b[5]_clock_1, , , );
TB1_q_b[6] = TB1_q_b[5]_PORT_B_data_out_reg[1];


--RB1_q_b[7] is Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|q_b[7] at M4K_X26_Y8
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 4, Port B Depth: 1024, Port B Width: 4
--Port A Logical Depth: 640, Port A Logical Width: 10, Port B Logical Depth: 640, Port B Logical Width: 10
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB1_q_b[7]_PORT_A_data_in = BUS(E1_mCCD_R[7], E1_mCCD_G[6], E1_mCCD_G[8], E1_mCCD_B[7]);
RB1_q_b[7]_PORT_A_data_in_reg = DFFE(RB1_q_b[7]_PORT_A_data_in, RB1_q_b[7]_clock_0, , , RB1_q_b[7]_clock_enable_0);
RB1_q_b[7]_PORT_A_address = BUS(J1_Z_Cont[0], J1_Z_Cont[1], J1_Z_Cont[2], J1_Z_Cont[3], J1_Z_Cont[4], J1_Z_Cont[5], J1_Z_Cont[6], J1_Z_Cont[7], J1_Z_Cont[8], J1_Z_Cont[9]);
RB1_q_b[7]_PORT_A_address_reg = DFFE(RB1_q_b[7]_PORT_A_address, RB1_q_b[7]_clock_0, , , RB1_q_b[7]_clock_enable_0);
RB1_q_b[7]_PORT_B_address = BUS(J1L6, J1L10, J1L14, J1L18, J1L22, J1L26, J1L30, J1_Z_Cont[7], J1L40, J1L41);
RB1_q_b[7]_PORT_B_address_reg = DFFE(RB1_q_b[7]_PORT_B_address, RB1_q_b[7]_clock_1, , , );
RB1_q_b[7]_PORT_A_write_enable = VCC;
RB1_q_b[7]_PORT_A_write_enable_reg = DFFE(RB1_q_b[7]_PORT_A_write_enable, RB1_q_b[7]_clock_0, , , RB1_q_b[7]_clock_enable_0);
RB1_q_b[7]_PORT_B_read_enable = VCC;
RB1_q_b[7]_PORT_B_read_enable_reg = DFFE(RB1_q_b[7]_PORT_B_read_enable, RB1_q_b[7]_clock_1, , , );
RB1_q_b[7]_clock_0 = GLOBAL(A1L11);
RB1_q_b[7]_clock_1 = GLOBAL(A1L11);
RB1_q_b[7]_clock_enable_0 = E1_mDVAL;
RB1_q_b[7]_PORT_B_data_out = MEMORY(RB1_q_b[7]_PORT_A_data_in_reg, , RB1_q_b[7]_PORT_A_address_reg, RB1_q_b[7]_PORT_B_address_reg, RB1_q_b[7]_PORT_A_write_enable_reg, RB1_q_b[7]_PORT_B_read_enable_reg, , , RB1_q_b[7]_clock_0, RB1_q_b[7]_clock_1, RB1_q_b[7]_clock_enable_0, , , );
RB1_q_b[7]_PORT_B_data_out_reg = DFFE(RB1_q_b[7]_PORT_B_data_out, RB1_q_b[7]_clock_1, , , );
RB1_q_b[7] = RB1_q_b[7]_PORT_B_data_out_reg[0];

--RB3_q_b[7] is Mirror_Col_2X:u8|Stack_2X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|q_b[7] at M4K_X26_Y8
RB1_q_b[7]_PORT_A_data_in = BUS(E1_mCCD_R[7], E1_mCCD_G[6], E1_mCCD_G[8], E1_mCCD_B[7]);
RB1_q_b[7]_PORT_A_data_in_reg = DFFE(RB1_q_b[7]_PORT_A_data_in, RB1_q_b[7]_clock_0, , , RB1_q_b[7]_clock_enable_0);
RB1_q_b[7]_PORT_A_address = BUS(J1_Z_Cont[0], J1_Z_Cont[1], J1_Z_Cont[2], J1_Z_Cont[3], J1_Z_Cont[4], J1_Z_Cont[5], J1_Z_Cont[6], J1_Z_Cont[7], J1_Z_Cont[8], J1_Z_Cont[9]);
RB1_q_b[7]_PORT_A_address_reg = DFFE(RB1_q_b[7]_PORT_A_address, RB1_q_b[7]_clock_0, , , RB1_q_b[7]_clock_enable_0);
RB1_q_b[7]_PORT_B_address = BUS(J1L6, J1L10, J1L14, J1L18, J1L22, J1L26, J1L30, J1_Z_Cont[7], J1L40, J1L41);
RB1_q_b[7]_PORT_B_address_reg = DFFE(RB1_q_b[7]_PORT_B_address, RB1_q_b[7]_clock_1, , , );
RB1_q_b[7]_PORT_A_write_enable = VCC;
RB1_q_b[7]_PORT_A_write_enable_reg = DFFE(RB1_q_b[7]_PORT_A_write_enable, RB1_q_b[7]_clock_0, , , RB1_q_b[7]_clock_enable_0);
RB1_q_b[7]_PORT_B_read_enable = VCC;
RB1_q_b[7]_PORT_B_read_enable_reg = DFFE(RB1_q_b[7]_PORT_B_read_enable, RB1_q_b[7]_clock_1, , , );
RB1_q_b[7]_clock_0 = GLOBAL(A1L11);
RB1_q_b[7]_clock_1 = GLOBAL(A1L11);
RB1_q_b[7]_clock_enable_0 = E1_mDVAL;
RB1_q_b[7]_PORT_B_data_out = MEMORY(RB1_q_b[7]_PORT_A_data_in_reg, , RB1_q_b[7]_PORT_A_address_reg, RB1_q_b[7]_PORT_B_address_reg, RB1_q_b[7]_PORT_A_write_enable_reg, RB1_q_b[7]_PORT_B_read_enable_reg, , , RB1_q_b[7]_clock_0, RB1_q_b[7]_clock_1, RB1_q_b[7]_clock_enable_0, , , );
RB1_q_b[7]_PORT_B_data_out_reg = DFFE(RB1_q_b[7]_PORT_B_data_out, RB1_q_b[7]_clock_1, , , );
RB3_q_b[7] = RB1_q_b[7]_PORT_B_data_out_reg[3];

--RB2_q_b[7] is Mirror_Col_2X:u8|Stack_2X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|q_b[7] at M4K_X26_Y8
RB1_q_b[7]_PORT_A_data_in = BUS(E1_mCCD_R[7], E1_mCCD_G[6], E1_mCCD_G[8], E1_mCCD_B[7]);
RB1_q_b[7]_PORT_A_data_in_reg = DFFE(RB1_q_b[7]_PORT_A_data_in, RB1_q_b[7]_clock_0, , , RB1_q_b[7]_clock_enable_0);
RB1_q_b[7]_PORT_A_address = BUS(J1_Z_Cont[0], J1_Z_Cont[1], J1_Z_Cont[2], J1_Z_Cont[3], J1_Z_Cont[4], J1_Z_Cont[5], J1_Z_Cont[6], J1_Z_Cont[7], J1_Z_Cont[8], J1_Z_Cont[9]);
RB1_q_b[7]_PORT_A_address_reg = DFFE(RB1_q_b[7]_PORT_A_address, RB1_q_b[7]_clock_0, , , RB1_q_b[7]_clock_enable_0);
RB1_q_b[7]_PORT_B_address = BUS(J1L6, J1L10, J1L14, J1L18, J1L22, J1L26, J1L30, J1_Z_Cont[7], J1L40, J1L41);
RB1_q_b[7]_PORT_B_address_reg = DFFE(RB1_q_b[7]_PORT_B_address, RB1_q_b[7]_clock_1, , , );
RB1_q_b[7]_PORT_A_write_enable = VCC;
RB1_q_b[7]_PORT_A_write_enable_reg = DFFE(RB1_q_b[7]_PORT_A_write_enable, RB1_q_b[7]_clock_0, , , RB1_q_b[7]_clock_enable_0);
RB1_q_b[7]_PORT_B_read_enable = VCC;
RB1_q_b[7]_PORT_B_read_enable_reg = DFFE(RB1_q_b[7]_PORT_B_read_enable, RB1_q_b[7]_clock_1, , , );
RB1_q_b[7]_clock_0 = GLOBAL(A1L11);
RB1_q_b[7]_clock_1 = GLOBAL(A1L11);
RB1_q_b[7]_clock_enable_0 = E1_mDVAL;
RB1_q_b[7]_PORT_B_data_out = MEMORY(RB1_q_b[7]_PORT_A_data_in_reg, , RB1_q_b[7]_PORT_A_address_reg, RB1_q_b[7]_PORT_B_address_reg, RB1_q_b[7]_PORT_A_write_enable_reg, RB1_q_b[7]_PORT_B_read_enable_reg, , , RB1_q_b[7]_clock_0, RB1_q_b[7]_clock_1, RB1_q_b[7]_clock_enable_0, , , );
RB1_q_b[7]_PORT_B_data_out_reg = DFFE(RB1_q_b[7]_PORT_B_data_out, RB1_q_b[7]_clock_1, , , );
RB2_q_b[7] = RB1_q_b[7]_PORT_B_data_out_reg[2];

--RB2_q_b[5] is Mirror_Col_2X:u8|Stack_2X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|q_b[5] at M4K_X26_Y8
RB1_q_b[7]_PORT_A_data_in = BUS(E1_mCCD_R[7], E1_mCCD_G[6], E1_mCCD_G[8], E1_mCCD_B[7]);
RB1_q_b[7]_PORT_A_data_in_reg = DFFE(RB1_q_b[7]_PORT_A_data_in, RB1_q_b[7]_clock_0, , , RB1_q_b[7]_clock_enable_0);
RB1_q_b[7]_PORT_A_address = BUS(J1_Z_Cont[0], J1_Z_Cont[1], J1_Z_Cont[2], J1_Z_Cont[3], J1_Z_Cont[4], J1_Z_Cont[5], J1_Z_Cont[6], J1_Z_Cont[7], J1_Z_Cont[8], J1_Z_Cont[9]);
RB1_q_b[7]_PORT_A_address_reg = DFFE(RB1_q_b[7]_PORT_A_address, RB1_q_b[7]_clock_0, , , RB1_q_b[7]_clock_enable_0);
RB1_q_b[7]_PORT_B_address = BUS(J1L6, J1L10, J1L14, J1L18, J1L22, J1L26, J1L30, J1_Z_Cont[7], J1L40, J1L41);
RB1_q_b[7]_PORT_B_address_reg = DFFE(RB1_q_b[7]_PORT_B_address, RB1_q_b[7]_clock_1, , , );
RB1_q_b[7]_PORT_A_write_enable = VCC;
RB1_q_b[7]_PORT_A_write_enable_reg = DFFE(RB1_q_b[7]_PORT_A_write_enable, RB1_q_b[7]_clock_0, , , RB1_q_b[7]_clock_enable_0);
RB1_q_b[7]_PORT_B_read_enable = VCC;
RB1_q_b[7]_PORT_B_read_enable_reg = DFFE(RB1_q_b[7]_PORT_B_read_enable, RB1_q_b[7]_clock_1, , , );
RB1_q_b[7]_clock_0 = GLOBAL(A1L11);
RB1_q_b[7]_clock_1 = GLOBAL(A1L11);
RB1_q_b[7]_clock_enable_0 = E1_mDVAL;
RB1_q_b[7]_PORT_B_data_out = MEMORY(RB1_q_b[7]_PORT_A_data_in_reg, , RB1_q_b[7]_PORT_A_address_reg, RB1_q_b[7]_PORT_B_address_reg, RB1_q_b[7]_PORT_A_write_enable_reg, RB1_q_b[7]_PORT_B_read_enable_reg, , , RB1_q_b[7]_clock_0, RB1_q_b[7]_clock_1, RB1_q_b[7]_clock_enable_0, , , );
RB1_q_b[7]_PORT_B_data_out_reg = DFFE(RB1_q_b[7]_PORT_B_data_out, RB1_q_b[7]_clock_1, , , );
RB2_q_b[5] = RB1_q_b[7]_PORT_B_data_out_reg[1];


--RB1_q_b[8] is Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|q_b[8] at M4K_X26_Y7
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1024, Port A Width: 4, Port B Depth: 1024, Port B Width: 4
--Port A Logical Depth: 640, Port A Logical Width: 10, Port B Logical Depth: 640, Port B Logical Width: 10
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
RB1_q_b[8]_PORT_A_data_in = BUS(E1_mCCD_R[8], E1_mCCD_R[9], E1_mCCD_B[8], E1_mCCD_B[9]);
RB1_q_b[8]_PORT_A_data_in_reg = DFFE(RB1_q_b[8]_PORT_A_data_in, RB1_q_b[8]_clock_0, , , RB1_q_b[8]_clock_enable_0);
RB1_q_b[8]_PORT_A_address = BUS(J1_Z_Cont[0], J1_Z_Cont[1], J1_Z_Cont[2], J1_Z_Cont[3], J1_Z_Cont[4], J1_Z_Cont[5], J1_Z_Cont[6], J1_Z_Cont[7], J1_Z_Cont[8], J1_Z_Cont[9]);
RB1_q_b[8]_PORT_A_address_reg = DFFE(RB1_q_b[8]_PORT_A_address, RB1_q_b[8]_clock_0, , , RB1_q_b[8]_clock_enable_0);
RB1_q_b[8]_PORT_B_address = BUS(J1L6, J1L10, J1L14, J1L18, J1L22, J1L26, J1L30, J1_Z_Cont[7], J1L40, J1L41);
RB1_q_b[8]_PORT_B_address_reg = DFFE(RB1_q_b[8]_PORT_B_address, RB1_q_b[8]_clock_1, , , );
RB1_q_b[8]_PORT_A_write_enable = VCC;
RB1_q_b[8]_PORT_A_write_enable_reg = DFFE(RB1_q_b[8]_PORT_A_write_enable, RB1_q_b[8]_clock_0, , , RB1_q_b[8]_clock_enable_0);
RB1_q_b[8]_PORT_B_read_enable = VCC;
RB1_q_b[8]_PORT_B_read_enable_reg = DFFE(RB1_q_b[8]_PORT_B_read_enable, RB1_q_b[8]_clock_1, , , );
RB1_q_b[8]_clock_0 = GLOBAL(A1L11);
RB1_q_b[8]_clock_1 = GLOBAL(A1L11);
RB1_q_b[8]_clock_enable_0 = E1_mDVAL;
RB1_q_b[8]_PORT_B_data_out = MEMORY(RB1_q_b[8]_PORT_A_data_in_reg, , RB1_q_b[8]_PORT_A_address_reg, RB1_q_b[8]_PORT_B_address_reg, RB1_q_b[8]_PORT_A_write_enable_reg, RB1_q_b[8]_PORT_B_read_enable_reg, , , RB1_q_b[8]_clock_0, RB1_q_b[8]_clock_1, RB1_q_b[8]_clock_enable_0, , , );
RB1_q_b[8]_PORT_B_data_out_reg = DFFE(RB1_q_b[8]_PORT_B_data_out, RB1_q_b[8]_clock_1, , , );
RB1_q_b[8] = RB1_q_b[8]_PORT_B_data_out_reg[0];

--RB3_q_b[9] is Mirror_Col_2X:u8|Stack_2X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|q_b[9] at M4K_X26_Y7
RB1_q_b[8]_PORT_A_data_in = BUS(E1_mCCD_R[8], E1_mCCD_R[9], E1_mCCD_B[8], E1_mCCD_B[9]);
RB1_q_b[8]_PORT_A_data_in_reg = DFFE(RB1_q_b[8]_PORT_A_data_in, RB1_q_b[8]_clock_0, , , RB1_q_b[8]_clock_enable_0);
RB1_q_b[8]_PORT_A_address = BUS(J1_Z_Cont[0], J1_Z_Cont[1], J1_Z_Cont[2], J1_Z_Cont[3], J1_Z_Cont[4], J1_Z_Cont[5], J1_Z_Cont[6], J1_Z_Cont[7], J1_Z_Cont[8], J1_Z_Cont[9]);
RB1_q_b[8]_PORT_A_address_reg = DFFE(RB1_q_b[8]_PORT_A_address, RB1_q_b[8]_clock_0, , , RB1_q_b[8]_clock_enable_0);
RB1_q_b[8]_PORT_B_address = BUS(J1L6, J1L10, J1L14, J1L18, J1L22, J1L26, J1L30, J1_Z_Cont[7], J1L40, J1L41);
RB1_q_b[8]_PORT_B_address_reg = DFFE(RB1_q_b[8]_PORT_B_address, RB1_q_b[8]_clock_1, , , );
RB1_q_b[8]_PORT_A_write_enable = VCC;
RB1_q_b[8]_PORT_A_write_enable_reg = DFFE(RB1_q_b[8]_PORT_A_write_enable, RB1_q_b[8]_clock_0, , , RB1_q_b[8]_clock_enable_0);
RB1_q_b[8]_PORT_B_read_enable = VCC;
RB1_q_b[8]_PORT_B_read_enable_reg = DFFE(RB1_q_b[8]_PORT_B_read_enable, RB1_q_b[8]_clock_1, , , );
RB1_q_b[8]_clock_0 = GLOBAL(A1L11);
RB1_q_b[8]_clock_1 = GLOBAL(A1L11);
RB1_q_b[8]_clock_enable_0 = E1_mDVAL;
RB1_q_b[8]_PORT_B_data_out = MEMORY(RB1_q_b[8]_PORT_A_data_in_reg, , RB1_q_b[8]_PORT_A_address_reg, RB1_q_b[8]_PORT_B_address_reg, RB1_q_b[8]_PORT_A_write_enable_reg, RB1_q_b[8]_PORT_B_read_enable_reg, , , RB1_q_b[8]_clock_0, RB1_q_b[8]_clock_1, RB1_q_b[8]_clock_enable_0, , , );
RB1_q_b[8]_PORT_B_data_out_reg = DFFE(RB1_q_b[8]_PORT_B_data_out, RB1_q_b[8]_clock_1, , , );
RB3_q_b[9] = RB1_q_b[8]_PORT_B_data_out_reg[3];

--RB3_q_b[8] is Mirror_Col_2X:u8|Stack_2X_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|q_b[8] at M4K_X26_Y7
RB1_q_b[8]_PORT_A_data_in = BUS(E1_mCCD_R[8], E1_mCCD_R[9], E1_mCCD_B[8], E1_mCCD_B[9]);
RB1_q_b[8]_PORT_A_data_in_reg = DFFE(RB1_q_b[8]_PORT_A_data_in, RB1_q_b[8]_clock_0, , , RB1_q_b[8]_clock_enable_0);
RB1_q_b[8]_PORT_A_address = BUS(J1_Z_Cont[0], J1_Z_Cont[1], J1_Z_Cont[2], J1_Z_Cont[3], J1_Z_Cont[4], J1_Z_Cont[5], J1_Z_Cont[6], J1_Z_Cont[7], J1_Z_Cont[8], J1_Z_Cont[9]);
RB1_q_b[8]_PORT_A_address_reg = DFFE(RB1_q_b[8]_PORT_A_address, RB1_q_b[8]_clock_0, , , RB1_q_b[8]_clock_enable_0);
RB1_q_b[8]_PORT_B_address = BUS(J1L6, J1L10, J1L14, J1L18, J1L22, J1L26, J1L30, J1_Z_Cont[7], J1L40, J1L41);
RB1_q_b[8]_PORT_B_address_reg = DFFE(RB1_q_b[8]_PORT_B_address, RB1_q_b[8]_clock_1, , , );
RB1_q_b[8]_PORT_A_write_enable = VCC;
RB1_q_b[8]_PORT_A_write_enable_reg = DFFE(RB1_q_b[8]_PORT_A_write_enable, RB1_q_b[8]_clock_0, , , RB1_q_b[8]_clock_enable_0);
RB1_q_b[8]_PORT_B_read_enable = VCC;
RB1_q_b[8]_PORT_B_read_enable_reg = DFFE(RB1_q_b[8]_PORT_B_read_enable, RB1_q_b[8]_clock_1, , , );
RB1_q_b[8]_clock_0 = GLOBAL(A1L11);
RB1_q_b[8]_clock_1 = GLOBAL(A1L11);
RB1_q_b[8]_clock_enable_0 = E1_mDVAL;
RB1_q_b[8]_PORT_B_data_out = MEMORY(RB1_q_b[8]_PORT_A_data_in_reg, , RB1_q_b[8]_PORT_A_address_reg, RB1_q_b[8]_PORT_B_address_reg, RB1_q_b[8]_PORT_A_write_enable_reg, RB1_q_b[8]_PORT_B_read_enable_reg, , , RB1_q_b[8]_clock_0, RB1_q_b[8]_clock_1, RB1_q_b[8]_clock_enable_0, , , );
RB1_q_b[8]_PORT_B_data_out_reg = DFFE(RB1_q_b[8]_PORT_B_data_out, RB1_q_b[8]_clock_1, , , );
RB3_q_b[8] = RB1_q_b[8]_PORT_B_data_out_reg[2];

--RB1_q_b[9] is Mirror_Col_2X:u8|Stack_2X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|q_b[9] at M4K_X26_Y7
RB1_q_b[8]_PORT_A_data_in = BUS(E1_mCCD_R[8], E1_mCCD_R[9], E1_mCCD_B[8], E1_mCCD_B[9]);
RB1_q_b[8]_PORT_A_data_in_reg = DFFE(RB1_q_b[8]_PORT_A_data_in, RB1_q_b[8]_clock_0, , , RB1_q_b[8]_clock_enable_0);
RB1_q_b[8]_PORT_A_address = BUS(J1_Z_Cont[0], J1_Z_Cont[1], J1_Z_Cont[2], J1_Z_Cont[3], J1_Z_Cont[4], J1_Z_Cont[5], J1_Z_Cont[6], J1_Z_Cont[7], J1_Z_Cont[8], J1_Z_Cont[9]);
RB1_q_b[8]_PORT_A_address_reg = DFFE(RB1_q_b[8]_PORT_A_address, RB1_q_b[8]_clock_0, , , RB1_q_b[8]_clock_enable_0);
RB1_q_b[8]_PORT_B_address = BUS(J1L6, J1L10, J1L14, J1L18, J1L22, J1L26, J1L30, J1_Z_Cont[7], J1L40, J1L41);
RB1_q_b[8]_PORT_B_address_reg = DFFE(RB1_q_b[8]_PORT_B_address, RB1_q_b[8]_clock_1, , , );
RB1_q_b[8]_PORT_A_write_enable = VCC;
RB1_q_b[8]_PORT_A_write_enable_reg = DFFE(RB1_q_b[8]_PORT_A_write_enable, RB1_q_b[8]_clock_0, , , RB1_q_b[8]_clock_enable_0);
RB1_q_b[8]_PORT_B_read_enable = VCC;
RB1_q_b[8]_PORT_B_read_enable_reg = DFFE(RB1_q_b[8]_PORT_B_read_enable, RB1_q_b[8]_clock_1, , , );
RB1_q_b[8]_clock_0 = GLOBAL(A1L11);
RB1_q_b[8]_clock_1 = GLOBAL(A1L11);
RB1_q_b[8]_clock_enable_0 = E1_mDVAL;
RB1_q_b[8]_PORT_B_data_out = MEMORY(RB1_q_b[8]_PORT_A_data_in_reg, , RB1_q_b[8]_PORT_A_address_reg, RB1_q_b[8]_PORT_B_address_reg, RB1_q_b[8]_PORT_A_write_enable_reg, RB1_q_b[8]_PORT_B_read_enable_reg, , , RB1_q_b[8]_clock_0, RB1_q_b[8]_clock_1, RB1_q_b[8]_clock_enable_0, , , );
RB1_q_b[8]_PORT_B_data_out_reg = DFFE(RB1_q_b[8]_PORT_B_data_out, RB1_q_b[8]_clock_1, , , );
RB1_q_b[9] = RB1_q_b[8]_PORT_B_data_out_reg[1];


--TB1_q_b[8] is Mirror_Col_4X:u9|Stack_4X_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[8] at M4K_X52_Y22
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 6, Port B Depth: 512, Port B Width: 6
--Port A Logical Depth: 320, Port A Logical Width: 10, Port B Logical Depth: 320, Port B Logical Width: 10
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
TB1_q_b[8]_PORT_A_data_in = BUS(L1_mCCD_R[8], L1_mCCD_G[6], L1_mCCD_G[7], L1_mCCD_G[8], L1_mCCD_G[9], L1_mCCD_G[10]);
TB1_q_b[8]_PORT_A_data_in_reg = DFFE(TB1_q_b[8]_PORT_A_data_in, TB1_q_b[8]_clock_0, , , TB1_q_b[8]_clock_enable_0);
TB1_q_b[8]_PORT_A_address = BUS(K1_Z_Cont[0], K1_Z_Cont[1], K1_Z_Cont[2], K1_Z_Cont[3], K1_Z_Cont[4], K1_Z_Cont[5], K1_Z_Cont[6], K1_Z_Cont[7], K1_Z_Cont[8]);
TB1_q_b[8]_PORT_A_address_reg = DFFE(TB1_q_b[8]_PORT_A_address, TB1_q_b[8]_clock_0, , , TB1_q_b[8]_clock_enable_0);
TB1_q_b[8]_PORT_B_address = BUS(K1L6, K1L10, K1L14, K1L18, K1L22, K1L26, K1_Z_Cont[6], K1L39, K1L40);
TB1_q_b[8]_PORT_B_address_reg = DFFE(TB1_q_b[8]_PORT_B_address, TB1_q_b[8]_clock_1, , , );
TB1_q_b[8]_PORT_A_write_enable = VCC;
TB1_q_b[8]_PORT_A_write_enable_reg = DFFE(TB1_q_b[8]_PORT_A_write_enable, TB1_q_b[8]_clock_0, , , TB1_q_b[8]_clock_enable_0);
TB1_q_b[8]_PORT_B_read_enable = VCC;
TB1_q_b[8]_PORT_B_read_enable_reg = DFFE(TB1_q_b[8]_PORT_B_read_enable, TB1_q_b[8]_clock_1, , , );
TB1_q_b[8]_clock_0 = GLOBAL(A1L14);
TB1_q_b[8]_clock_1 = GLOBAL(A1L14);
TB1_q_b[8]_clock_enable_0 = L1_mDVAL;
TB1_q_b[8]_PORT_B_data_out = MEMORY(TB1_q_b[8]_PORT_A_data_in_reg, , TB1_q_b[8]_PORT_A_address_reg, TB1_q_b[8]_PORT_B_address_reg, TB1_q_b[8]_PORT_A_write_enable_reg, TB1_q_b[8]_PORT_B_read_enable_reg, , , TB1_q_b[8]_clock_0, TB1_q_b[8]_clock_1, TB1_q_b[8]_clock_enable_0, , , );
TB1_q_b[8]_PORT_B_data_out_reg = DFFE(TB1_q_b[8]_PORT_B_data_out, TB1_q_b[8]_clock_1, , , );
TB1_q_b[8] = TB1_q_b[8]_PORT_B_data_out_reg[0];

--TB2_q_b[9] is Mirror_Col_4X:u9|Stack_4X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[9] at M4K_X52_Y22
TB1_q_b[8]_PORT_A_data_in = BUS(L1_mCCD_R[8], L1_mCCD_G[6], L1_mCCD_G[7], L1_mCCD_G[8], L1_mCCD_G[9], L1_mCCD_G[10]);
TB1_q_b[8]_PORT_A_data_in_reg = DFFE(TB1_q_b[8]_PORT_A_data_in, TB1_q_b[8]_clock_0, , , TB1_q_b[8]_clock_enable_0);
TB1_q_b[8]_PORT_A_address = BUS(K1_Z_Cont[0], K1_Z_Cont[1], K1_Z_Cont[2], K1_Z_Cont[3], K1_Z_Cont[4], K1_Z_Cont[5], K1_Z_Cont[6], K1_Z_Cont[7], K1_Z_Cont[8]);
TB1_q_b[8]_PORT_A_address_reg = DFFE(TB1_q_b[8]_PORT_A_address, TB1_q_b[8]_clock_0, , , TB1_q_b[8]_clock_enable_0);
TB1_q_b[8]_PORT_B_address = BUS(K1L6, K1L10, K1L14, K1L18, K1L22, K1L26, K1_Z_Cont[6], K1L39, K1L40);
TB1_q_b[8]_PORT_B_address_reg = DFFE(TB1_q_b[8]_PORT_B_address, TB1_q_b[8]_clock_1, , , );
TB1_q_b[8]_PORT_A_write_enable = VCC;
TB1_q_b[8]_PORT_A_write_enable_reg = DFFE(TB1_q_b[8]_PORT_A_write_enable, TB1_q_b[8]_clock_0, , , TB1_q_b[8]_clock_enable_0);
TB1_q_b[8]_PORT_B_read_enable = VCC;
TB1_q_b[8]_PORT_B_read_enable_reg = DFFE(TB1_q_b[8]_PORT_B_read_enable, TB1_q_b[8]_clock_1, , , );
TB1_q_b[8]_clock_0 = GLOBAL(A1L14);
TB1_q_b[8]_clock_1 = GLOBAL(A1L14);
TB1_q_b[8]_clock_enable_0 = L1_mDVAL;
TB1_q_b[8]_PORT_B_data_out = MEMORY(TB1_q_b[8]_PORT_A_data_in_reg, , TB1_q_b[8]_PORT_A_address_reg, TB1_q_b[8]_PORT_B_address_reg, TB1_q_b[8]_PORT_A_write_enable_reg, TB1_q_b[8]_PORT_B_read_enable_reg, , , TB1_q_b[8]_clock_0, TB1_q_b[8]_clock_1, TB1_q_b[8]_clock_enable_0, , , );
TB1_q_b[8]_PORT_B_data_out_reg = DFFE(TB1_q_b[8]_PORT_B_data_out, TB1_q_b[8]_clock_1, , , );
TB2_q_b[9] = TB1_q_b[8]_PORT_B_data_out_reg[5];

--TB2_q_b[8] is Mirror_Col_4X:u9|Stack_4X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[8] at M4K_X52_Y22
TB1_q_b[8]_PORT_A_data_in = BUS(L1_mCCD_R[8], L1_mCCD_G[6], L1_mCCD_G[7], L1_mCCD_G[8], L1_mCCD_G[9], L1_mCCD_G[10]);
TB1_q_b[8]_PORT_A_data_in_reg = DFFE(TB1_q_b[8]_PORT_A_data_in, TB1_q_b[8]_clock_0, , , TB1_q_b[8]_clock_enable_0);
TB1_q_b[8]_PORT_A_address = BUS(K1_Z_Cont[0], K1_Z_Cont[1], K1_Z_Cont[2], K1_Z_Cont[3], K1_Z_Cont[4], K1_Z_Cont[5], K1_Z_Cont[6], K1_Z_Cont[7], K1_Z_Cont[8]);
TB1_q_b[8]_PORT_A_address_reg = DFFE(TB1_q_b[8]_PORT_A_address, TB1_q_b[8]_clock_0, , , TB1_q_b[8]_clock_enable_0);
TB1_q_b[8]_PORT_B_address = BUS(K1L6, K1L10, K1L14, K1L18, K1L22, K1L26, K1_Z_Cont[6], K1L39, K1L40);
TB1_q_b[8]_PORT_B_address_reg = DFFE(TB1_q_b[8]_PORT_B_address, TB1_q_b[8]_clock_1, , , );
TB1_q_b[8]_PORT_A_write_enable = VCC;
TB1_q_b[8]_PORT_A_write_enable_reg = DFFE(TB1_q_b[8]_PORT_A_write_enable, TB1_q_b[8]_clock_0, , , TB1_q_b[8]_clock_enable_0);
TB1_q_b[8]_PORT_B_read_enable = VCC;
TB1_q_b[8]_PORT_B_read_enable_reg = DFFE(TB1_q_b[8]_PORT_B_read_enable, TB1_q_b[8]_clock_1, , , );
TB1_q_b[8]_clock_0 = GLOBAL(A1L14);
TB1_q_b[8]_clock_1 = GLOBAL(A1L14);
TB1_q_b[8]_clock_enable_0 = L1_mDVAL;
TB1_q_b[8]_PORT_B_data_out = MEMORY(TB1_q_b[8]_PORT_A_data_in_reg, , TB1_q_b[8]_PORT_A_address_reg, TB1_q_b[8]_PORT_B_address_reg, TB1_q_b[8]_PORT_A_write_enable_reg, TB1_q_b[8]_PORT_B_read_enable_reg, , , TB1_q_b[8]_clock_0, TB1_q_b[8]_clock_1, TB1_q_b[8]_clock_enable_0, , , );
TB1_q_b[8]_PORT_B_data_out_reg = DFFE(TB1_q_b[8]_PORT_B_data_out, TB1_q_b[8]_clock_1, , , );
TB2_q_b[8] = TB1_q_b[8]_PORT_B_data_out_reg[4];

--TB2_q_b[7] is Mirror_Col_4X:u9|Stack_4X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[7] at M4K_X52_Y22
TB1_q_b[8]_PORT_A_data_in = BUS(L1_mCCD_R[8], L1_mCCD_G[6], L1_mCCD_G[7], L1_mCCD_G[8], L1_mCCD_G[9], L1_mCCD_G[10]);
TB1_q_b[8]_PORT_A_data_in_reg = DFFE(TB1_q_b[8]_PORT_A_data_in, TB1_q_b[8]_clock_0, , , TB1_q_b[8]_clock_enable_0);
TB1_q_b[8]_PORT_A_address = BUS(K1_Z_Cont[0], K1_Z_Cont[1], K1_Z_Cont[2], K1_Z_Cont[3], K1_Z_Cont[4], K1_Z_Cont[5], K1_Z_Cont[6], K1_Z_Cont[7], K1_Z_Cont[8]);
TB1_q_b[8]_PORT_A_address_reg = DFFE(TB1_q_b[8]_PORT_A_address, TB1_q_b[8]_clock_0, , , TB1_q_b[8]_clock_enable_0);
TB1_q_b[8]_PORT_B_address = BUS(K1L6, K1L10, K1L14, K1L18, K1L22, K1L26, K1_Z_Cont[6], K1L39, K1L40);
TB1_q_b[8]_PORT_B_address_reg = DFFE(TB1_q_b[8]_PORT_B_address, TB1_q_b[8]_clock_1, , , );
TB1_q_b[8]_PORT_A_write_enable = VCC;
TB1_q_b[8]_PORT_A_write_enable_reg = DFFE(TB1_q_b[8]_PORT_A_write_enable, TB1_q_b[8]_clock_0, , , TB1_q_b[8]_clock_enable_0);
TB1_q_b[8]_PORT_B_read_enable = VCC;
TB1_q_b[8]_PORT_B_read_enable_reg = DFFE(TB1_q_b[8]_PORT_B_read_enable, TB1_q_b[8]_clock_1, , , );
TB1_q_b[8]_clock_0 = GLOBAL(A1L14);
TB1_q_b[8]_clock_1 = GLOBAL(A1L14);
TB1_q_b[8]_clock_enable_0 = L1_mDVAL;
TB1_q_b[8]_PORT_B_data_out = MEMORY(TB1_q_b[8]_PORT_A_data_in_reg, , TB1_q_b[8]_PORT_A_address_reg, TB1_q_b[8]_PORT_B_address_reg, TB1_q_b[8]_PORT_A_write_enable_reg, TB1_q_b[8]_PORT_B_read_enable_reg, , , TB1_q_b[8]_clock_0, TB1_q_b[8]_clock_1, TB1_q_b[8]_clock_enable_0, , , );
TB1_q_b[8]_PORT_B_data_out_reg = DFFE(TB1_q_b[8]_PORT_B_data_out, TB1_q_b[8]_clock_1, , , );
TB2_q_b[7] = TB1_q_b[8]_PORT_B_data_out_reg[3];

--TB2_q_b[6] is Mirror_Col_4X:u9|Stack_4X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[6] at M4K_X52_Y22
TB1_q_b[8]_PORT_A_data_in = BUS(L1_mCCD_R[8], L1_mCCD_G[6], L1_mCCD_G[7], L1_mCCD_G[8], L1_mCCD_G[9], L1_mCCD_G[10]);
TB1_q_b[8]_PORT_A_data_in_reg = DFFE(TB1_q_b[8]_PORT_A_data_in, TB1_q_b[8]_clock_0, , , TB1_q_b[8]_clock_enable_0);
TB1_q_b[8]_PORT_A_address = BUS(K1_Z_Cont[0], K1_Z_Cont[1], K1_Z_Cont[2], K1_Z_Cont[3], K1_Z_Cont[4], K1_Z_Cont[5], K1_Z_Cont[6], K1_Z_Cont[7], K1_Z_Cont[8]);
TB1_q_b[8]_PORT_A_address_reg = DFFE(TB1_q_b[8]_PORT_A_address, TB1_q_b[8]_clock_0, , , TB1_q_b[8]_clock_enable_0);
TB1_q_b[8]_PORT_B_address = BUS(K1L6, K1L10, K1L14, K1L18, K1L22, K1L26, K1_Z_Cont[6], K1L39, K1L40);
TB1_q_b[8]_PORT_B_address_reg = DFFE(TB1_q_b[8]_PORT_B_address, TB1_q_b[8]_clock_1, , , );
TB1_q_b[8]_PORT_A_write_enable = VCC;
TB1_q_b[8]_PORT_A_write_enable_reg = DFFE(TB1_q_b[8]_PORT_A_write_enable, TB1_q_b[8]_clock_0, , , TB1_q_b[8]_clock_enable_0);
TB1_q_b[8]_PORT_B_read_enable = VCC;
TB1_q_b[8]_PORT_B_read_enable_reg = DFFE(TB1_q_b[8]_PORT_B_read_enable, TB1_q_b[8]_clock_1, , , );
TB1_q_b[8]_clock_0 = GLOBAL(A1L14);
TB1_q_b[8]_clock_1 = GLOBAL(A1L14);
TB1_q_b[8]_clock_enable_0 = L1_mDVAL;
TB1_q_b[8]_PORT_B_data_out = MEMORY(TB1_q_b[8]_PORT_A_data_in_reg, , TB1_q_b[8]_PORT_A_address_reg, TB1_q_b[8]_PORT_B_address_reg, TB1_q_b[8]_PORT_A_write_enable_reg, TB1_q_b[8]_PORT_B_read_enable_reg, , , TB1_q_b[8]_clock_0, TB1_q_b[8]_clock_1, TB1_q_b[8]_clock_enable_0, , , );
TB1_q_b[8]_PORT_B_data_out_reg = DFFE(TB1_q_b[8]_PORT_B_data_out, TB1_q_b[8]_clock_1, , , );
TB2_q_b[6] = TB1_q_b[8]_PORT_B_data_out_reg[2];

--TB2_q_b[5] is Mirror_Col_4X:u9|Stack_4X_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_v6g1:auto_generated|q_b[5] at M4K_X52_Y22
TB1_q_b[8]_PORT_A_data_in = BUS(L1_mCCD_R[8], L1_mCCD_G[6], L1_mCCD_G[7], L1_mCCD_G[8], L1_mCCD_G[9], L1_mCCD_G[10]);
TB1_q_b[8]_PORT_A_data_in_reg = DFFE(TB1_q_b[8]_PORT_A_data_in, TB1_q_b[8]_clock_0, , , TB1_q_b[8]_clock_enable_0);
TB1_q_b[8]_PORT_A_address = BUS(K1_Z_Cont[0], K1_Z_Cont[1], K1_Z_Cont[2], K1_Z_Cont[3], K1_Z_Cont[4], K1_Z_Cont[5], K1_Z_Cont[6], K1_Z_Cont[7], K1_Z_Cont[8]);
TB1_q_b[8]_PORT_A_address_reg = DFFE(TB1_q_b[8]_PORT_A_address, TB1_q_b[8]_clock_0, , , TB1_q_b[8]_clock_enable_0);
TB1_q_b[8]_PORT_B_address = BUS(K1L6, K1L10, K1L14, K1L18, K1L22, K1L26, K1_Z_Cont[6], K1L39, K1L40);
TB1_q_b[8]_PORT_B_address_reg = DFFE(TB1_q_b[8]_PORT_B_address, TB1_q_b[8]_clock_1, , , );
TB1_q_b[8]_PORT_A_write_enable = VCC;
TB1_q_b[8]_PORT_A_write_enable_reg = DFFE(TB1_q_b[8]_PORT_A_write_enable, TB1_q_b[8]_clock_0, , , TB1_q_b[8]_clock_enable_0);
TB1_q_b[8]_PORT_B_read_enable = VCC;
TB1_q_b[8]_PORT_B_read_enable_reg = DFFE(TB1_q_b[8]_PORT_B_read_enable, TB1_q_b[8]_clock_1, , , );
TB1_q_b[8]_clock_0 = GLOBAL(A1L14);
TB1_q_b[8]_clock_1 = GLOBAL(A1L14);
TB1_q_b[8]_clock_enable_0 = L1_mDVAL;
TB1_q_b[8]_PORT_B_data_out = MEMORY(TB1_q_b[8]_PORT_A_data_in_reg, , TB1_q_b[8]_PORT_A_address_reg, TB1_q_b[8]_PORT_B_address_reg, TB1_q_b[8]_PORT_A_write_enable_reg, TB1_q_b[8]_PORT_B_read_enable_reg, , , TB1_q_b[8]_clock_0, TB1_q_b[8]_clock_1, TB1_q_b[8]_clock_enable_0, , , );
TB1_q_b[8]_PORT_B_data_out_reg = DFFE(TB1_q_b[8]_PORT_B_data_out, TB1_q_b[8]_clock_1, , , );
TB2_q_b[5] = TB1_q_b[8]_PORT_B_data_out_reg[1];


--NB1L67 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1081 at LCCOMB_X47_Y14_N10
NB1L67 = !NB1L60Q & !NB1L54Q & !NB1L63Q & !NB1L57Q;


--NB1L18 is I2C_CCD_Config:u7|I2C_Controller:u0|LessThan~163 at LCCOMB_X47_Y14_N18
NB1L18 = NB1L51Q # NB1L66Q # !NB1L67;


--NB1L49 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]~302 at LCCOMB_X48_Y15_N10
NB1L49 = NB1L18 & !NB1L51Q # !NB1L18 & NB1L51Q & VCC;

--NB1L50 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]~303 at LCCOMB_X48_Y15_N10
NB1L50 = CARRY(NB1L18 & !NB1L51Q);


--H1_mI2C_GO is I2C_CCD_Config:u7|mI2C_GO at LCFF_X48_Y15_N9
H1_mI2C_GO = DFFEAS(H1L39, GLOBAL(H2L39), GLOBAL(A1L306),  , H1L38,  ,  ,  ,  );


--NB1L52 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]~304 at LCCOMB_X48_Y15_N12
NB1L52 = NB1L54Q & (GND # !NB1L50) # !NB1L54Q & (NB1L50 $ GND);

--NB1L53 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]~305 at LCCOMB_X48_Y15_N12
NB1L53 = CARRY(NB1L54Q # !NB1L50);


--NB1L55 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]~306 at LCCOMB_X48_Y15_N14
NB1L55 = NB1L57Q & NB1L53 & VCC # !NB1L57Q & !NB1L53;

--NB1L56 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]~307 at LCCOMB_X48_Y15_N14
NB1L56 = CARRY(!NB1L57Q & !NB1L53);


--NB1L58 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]~308 at LCCOMB_X48_Y15_N16
NB1L58 = NB1L60Q & (GND # !NB1L56) # !NB1L60Q & (NB1L56 $ GND);

--NB1L59 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]~309 at LCCOMB_X48_Y15_N16
NB1L59 = CARRY(NB1L60Q # !NB1L56);


--NB1L61 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]~310 at LCCOMB_X48_Y15_N18
NB1L61 = NB1L63Q & NB1L59 & VCC # !NB1L63Q & !NB1L59;

--NB1L62 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]~311 at LCCOMB_X48_Y15_N18
NB1L62 = CARRY(!NB1L63Q & !NB1L59);


--NB1L64 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]~312 at LCCOMB_X48_Y15_N20
NB1L64 = NB1L66Q $ NB1L62;


--H1_mI2C_CLK_DIV[12] is I2C_CCD_Config:u7|mI2C_CLK_DIV[12] at LCFF_X37_Y19_N25
H1_mI2C_CLK_DIV[12] = DFFEAS(H1L80, GLOBAL(A1L18), GLOBAL(A1L306),  ,  ,  ,  , H1L36,  );


--H1_mI2C_CLK_DIV[13] is I2C_CCD_Config:u7|mI2C_CLK_DIV[13] at LCFF_X37_Y19_N27
H1_mI2C_CLK_DIV[13] = DFFEAS(H1L83, GLOBAL(A1L18), GLOBAL(A1L306),  ,  ,  ,  , H1L36,  );


--H1_mI2C_CLK_DIV[14] is I2C_CCD_Config:u7|mI2C_CLK_DIV[14] at LCFF_X37_Y19_N29
H1_mI2C_CLK_DIV[14] = DFFEAS(H1L86, GLOBAL(A1L18), GLOBAL(A1L306),  ,  ,  ,  , H1L36,  );


--H1_mI2C_CLK_DIV[15] is I2C_CCD_Config:u7|mI2C_CLK_DIV[15] at LCFF_X37_Y19_N31
H1_mI2C_CLK_DIV[15] = DFFEAS(H1L89, GLOBAL(A1L18), GLOBAL(A1L306),  ,  ,  ,  , H1L36,  );


--H1L32 is I2C_CCD_Config:u7|LessThan~303 at LCCOMB_X38_Y19_N26
H1L32 = !H1_mI2C_CLK_DIV[14] & !H1_mI2C_CLK_DIV[12] & !H1_mI2C_CLK_DIV[15] & !H1_mI2C_CLK_DIV[13];


--H1_mI2C_CLK_DIV[2] is I2C_CCD_Config:u7|mI2C_CLK_DIV[2] at LCFF_X37_Y19_N5
H1_mI2C_CLK_DIV[2] = DFFEAS(H1L50, GLOBAL(A1L18), GLOBAL(A1L306),  ,  ,  ,  , H1L36,  );


--H1_mI2C_CLK_DIV[3] is I2C_CCD_Config:u7|mI2C_CLK_DIV[3] at LCFF_X37_Y19_N7
H1_mI2C_CLK_DIV[3] = DFFEAS(H1L53, GLOBAL(A1L18), GLOBAL(A1L306),  ,  ,  ,  , H1L36,  );


--H1_mI2C_CLK_DIV[4] is I2C_CCD_Config:u7|mI2C_CLK_DIV[4] at LCFF_X37_Y19_N9
H1_mI2C_CLK_DIV[4] = DFFEAS(H1L56, GLOBAL(A1L18), GLOBAL(A1L306),  ,  ,  ,  , H1L36,  );


--H1_mI2C_CLK_DIV[5] is I2C_CCD_Config:u7|mI2C_CLK_DIV[5] at LCFF_X37_Y19_N11
H1_mI2C_CLK_DIV[5] = DFFEAS(H1L59, GLOBAL(A1L18), GLOBAL(A1L306),  ,  ,  ,  , H1L36,  );


--H1L33 is I2C_CCD_Config:u7|LessThan~304 at LCCOMB_X38_Y19_N2
H1L33 = !H1_mI2C_CLK_DIV[5] & !H1_mI2C_CLK_DIV[2] & !H1_mI2C_CLK_DIV[3] & !H1_mI2C_CLK_DIV[4];


--H1_mI2C_CLK_DIV[6] is I2C_CCD_Config:u7|mI2C_CLK_DIV[6] at LCFF_X37_Y19_N13
H1_mI2C_CLK_DIV[6] = DFFEAS(H1L62, GLOBAL(A1L18), GLOBAL(A1L306),  ,  ,  ,  , H1L36,  );


--H1_mI2C_CLK_DIV[7] is I2C_CCD_Config:u7|mI2C_CLK_DIV[7] at LCFF_X37_Y19_N15
H1_mI2C_CLK_DIV[7] = DFFEAS(H1L65, GLOBAL(A1L18), GLOBAL(A1L306),  ,  ,  ,  , H1L36,  );


--H1_mI2C_CLK_DIV[8] is I2C_CCD_Config:u7|mI2C_CLK_DIV[8] at LCFF_X37_Y19_N17
H1_mI2C_CLK_DIV[8] = DFFEAS(H1L68, GLOBAL(A1L18), GLOBAL(A1L306),  ,  ,  ,  , H1L36,  );


--H1L34 is I2C_CCD_Config:u7|LessThan~305 at LCCOMB_X38_Y19_N0
H1L34 = H1L33 # !H1_mI2C_CLK_DIV[7] # !H1_mI2C_CLK_DIV[8] # !H1_mI2C_CLK_DIV[6];


--H1_mI2C_CLK_DIV[9] is I2C_CCD_Config:u7|mI2C_CLK_DIV[9] at LCFF_X37_Y19_N19
H1_mI2C_CLK_DIV[9] = DFFEAS(H1L71, GLOBAL(A1L18), GLOBAL(A1L306),  ,  ,  ,  , H1L36,  );


--H1_mI2C_CLK_DIV[10] is I2C_CCD_Config:u7|mI2C_CLK_DIV[10] at LCFF_X37_Y19_N21
H1_mI2C_CLK_DIV[10] = DFFEAS(H1L74, GLOBAL(A1L18), GLOBAL(A1L306),  ,  ,  ,  , H1L36,  );


--H1L35 is I2C_CCD_Config:u7|LessThan~306 at LCCOMB_X38_Y19_N22
H1L35 = !H1_mI2C_CLK_DIV[10] & !H1_mI2C_CLK_DIV[9];


--H1_mI2C_CLK_DIV[11] is I2C_CCD_Config:u7|mI2C_CLK_DIV[11] at LCFF_X37_Y19_N23
H1_mI2C_CLK_DIV[11] = DFFEAS(H1L77, GLOBAL(A1L18), GLOBAL(A1L306),  ,  ,  ,  , H1L36,  );


--H1L36 is I2C_CCD_Config:u7|LessThan~307 at LCCOMB_X38_Y19_N20
H1L36 = H1_mI2C_CLK_DIV[11] & (!H1L34 # !H1L35) # !H1L32;


--H2L38 is I2C_CCD_Config:v7|mI2C_CTRL_CLK~79 at LCCOMB_X38_Y19_N24
H2L38 = H1L36 $ H2_mI2C_CTRL_CLK;


--NB1L20 is I2C_CCD_Config:u7|I2C_Controller:u0|SCLK~145 at LCCOMB_X47_Y15_N12
NB1L20 = NB1L54Q & !NB1L60Q # !NB1L54Q & (NB1L57Q);


--NB1L21 is I2C_CCD_Config:u7|I2C_Controller:u0|SCLK~146 at LCCOMB_X47_Y15_N8
NB1L21 = NB1L63Q & (!NB1L20 # !NB1L60Q # !NB1L51Q) # !NB1L63Q & (NB1L60Q # NB1L20);


--NB1L48 is I2C_CCD_Config:u7|I2C_Controller:u0|SD[15]~777 at LCCOMB_X47_Y14_N14
NB1L48 = NB1L60Q & NB1L54Q & NB1L63Q & NB1L57Q;


--NB1L22 is I2C_CCD_Config:u7|I2C_Controller:u0|SCLK~147 at LCCOMB_X48_Y15_N0
NB1L22 = NB1L51Q & (NB1L48 $ !NB1L21);


--NB1L23 is I2C_CCD_Config:u7|I2C_Controller:u0|SCLK~148 at LCCOMB_X48_Y15_N28
NB1L23 = NB1L66Q & (NB1L22 & (!NB1L21) # !NB1L22 & NB1_SCLK & NB1L21) # !NB1L66Q & (NB1_SCLK);


--NB1L68 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1082 at LCCOMB_X47_Y14_N30
NB1L68 = NB1L57Q & NB1L54Q & NB1L60Q & NB1L51Q;


--NB1_SD[2] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[2] at LCFF_X48_Y13_N5
NB1_SD[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(H2L39),  ,  , NB1L47, H1_mI2C_DATA[2],  ,  , VCC);


--NB1_SD[8] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[8] at LCFF_X48_Y14_N5
NB1_SD[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(H2L39),  ,  , NB1L47, H1_mI2C_DATA[8],  ,  , VCC);


--NB1_SD[9] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[9] at LCFF_X48_Y14_N21
NB1_SD[9] = DFFEAS(NB1L40, GLOBAL(H2L39),  ,  , NB1L47,  ,  ,  ,  );


--NB1L69 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1083 at LCCOMB_X48_Y14_N4
NB1L69 = NB1L51Q & NB1_SD[9] & (NB1L60Q) # !NB1L51Q & (NB1_SD[8] # !NB1L60Q);


--NB1_SD[1] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[1] at LCFF_X48_Y13_N13
NB1_SD[1] = DFFEAS(NB1L28, GLOBAL(H2L39),  ,  , NB1L47,  ,  ,  ,  );


--NB1L70 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1084 at LCCOMB_X48_Y13_N4
NB1L70 = NB1L69 & (NB1_SD[1] # NB1L60Q) # !NB1L69 & (NB1_SD[2] & !NB1L60Q);


--NB1_SD[7] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[7] at LCFF_X48_Y13_N21
NB1_SD[7] = DFFEAS(NB1L37, GLOBAL(H2L39),  ,  , NB1L47,  ,  ,  ,  );


--NB1_SD[0] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[0] at LCFF_X47_Y14_N27
NB1_SD[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(H2L39),  ,  , NB1L47, H1_mI2C_DATA[0],  ,  , VCC);


--NB1L71 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1085 at LCCOMB_X47_Y14_N26
NB1L71 = NB1L60Q & (NB1_SD[7] # NB1L51Q) # !NB1L60Q & (NB1_SD[0] # !NB1L51Q);


--NB1_SD[4] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[4] at LCFF_X47_Y14_N23
NB1_SD[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(H2L39),  ,  , NB1L47, H1_mI2C_DATA[4],  ,  , VCC);


--NB1_SD[10] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[10] at LCFF_X47_Y13_N13
NB1_SD[10] = DFFEAS(NB1L42, GLOBAL(H2L39),  ,  , NB1L47,  ,  ,  ,  );


--NB1_SD[11] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[11] at LCFF_X47_Y14_N29
NB1_SD[11] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(H2L39),  ,  , NB1L47, H1_mI2C_DATA[11],  ,  , VCC);


--NB1L72 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1086 at LCCOMB_X47_Y14_N28
NB1L72 = NB1L60Q & (NB1L51Q & NB1_SD[11] # !NB1L51Q & (NB1_SD[10])) # !NB1L60Q & !NB1L51Q;


--NB1_SD[3] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[3] at LCFF_X47_Y13_N1
NB1_SD[3] = DFFEAS(NB1L31, GLOBAL(H2L39),  ,  , NB1L47,  ,  ,  ,  );


--NB1L73 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1087 at LCCOMB_X47_Y14_N22
NB1L73 = NB1L60Q & NB1L72 # !NB1L60Q & (NB1L72 & (NB1_SD[3]) # !NB1L72 & NB1_SD[4]);


--NB1L74 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1088 at LCCOMB_X47_Y14_N20
NB1L74 = NB1L57Q & NB1L54Q & NB1L73 # !NB1L57Q & (NB1L71 # !NB1L54Q);


--NB1_SD[6] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[6] at LCFF_X48_Y14_N29
NB1_SD[6] = DFFEAS(NB1L35, GLOBAL(H2L39),  ,  , NB1L47,  ,  ,  ,  );


--NB1_SD[5] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[5] at LCFF_X48_Y14_N31
NB1_SD[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(H2L39),  ,  , NB1L47, H1_mI2C_DATA[5],  ,  , VCC);


--NB1L75 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1089 at LCCOMB_X48_Y14_N30
NB1L75 = NB1L51Q & (NB1_SD[6]) # !NB1L51Q & NB1_SD[5];


--NB1L76 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1090 at LCCOMB_X47_Y14_N12
NB1L76 = NB1L60Q & (NB1L75) # !NB1L60Q & !NB1L51Q & !NB1L25Q;


--NB1L77 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1091 at LCCOMB_X47_Y14_N6
NB1L77 = NB1L54Q & (NB1L74) # !NB1L54Q & (NB1L74 & (NB1L76) # !NB1L74 & NB1L70);


--NB1L78 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1092 at LCCOMB_X47_Y15_N10
NB1L78 = NB1L51Q & NB1L54Q;


--NB1L79 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1093 at LCCOMB_X47_Y15_N0
NB1L79 = NB1L51Q & (NB1L54Q # !NB1L25Q) # !NB1L51Q & !NB1L54Q;


--NB1L80 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1094 at LCCOMB_X47_Y15_N2
NB1L80 = NB1L60Q & (NB1L57Q & NB1L79) # !NB1L60Q & (!NB1L57Q # !NB1L51Q);


--NB1_SD[15] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[15] at LCFF_X48_Y14_N1
NB1_SD[15] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(H2L39),  ,  , NB1L47, H1_mI2C_DATA[15],  ,  , VCC);


--NB1_SD[13] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[13] at LCFF_X48_Y14_N13
NB1_SD[13] = DFFEAS(NB1L45, GLOBAL(H2L39),  ,  , NB1L47,  ,  ,  ,  );


--NB1L81 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1095 at LCCOMB_X48_Y14_N0
NB1L81 = NB1L51Q & (NB1L54Q & (NB1_SD[15]) # !NB1L54Q & NB1_SD[13]) # !NB1L51Q & (NB1_SD[15]);


--NB1L82 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1096 at LCCOMB_X47_Y15_N16
NB1L82 = NB1L80 & (NB1L57Q # NB1L81) # !NB1L80 & !NB1L78 & !NB1L57Q;


--NB1L83 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1097 at LCCOMB_X47_Y14_N8
NB1L83 = NB1L63Q & (NB1L82 & NB1L66Q) # !NB1L63Q & (NB1L77 # !NB1L66Q);


--NB1L84 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1098 at LCCOMB_X47_Y14_N4
NB1L84 = NB1L66Q & !NB1L83 # !NB1L66Q & NB1L25Q & (NB1L83 # !NB1L68);


--NB2L66 is I2C_CCD_Config:v7|I2C_Controller:u0|Select~1056 at LCCOMB_X49_Y11_N26
NB2L66 = !NB2L59Q & !NB2L53Q & !NB2L62Q & !NB2L56Q;


--NB2L18 is I2C_CCD_Config:v7|I2C_Controller:u0|LessThan~163 at LCCOMB_X49_Y11_N28
NB2L18 = NB2L50Q # NB2L65Q # !NB2L66;


--NB2L48 is I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[0]~302 at LCCOMB_X48_Y10_N18
NB2L48 = NB2L18 & !NB2L50Q # !NB2L18 & NB2L50Q & VCC;

--NB2L49 is I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[0]~303 at LCCOMB_X48_Y10_N18
NB2L49 = CARRY(NB2L18 & !NB2L50Q);


--H2_mI2C_GO is I2C_CCD_Config:v7|mI2C_GO at LCFF_X48_Y10_N9
H2_mI2C_GO = DFFEAS(H2L34, GLOBAL(H2L39), GLOBAL(A1L306),  , H2L33,  ,  ,  ,  );


--NB2L51 is I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[1]~304 at LCCOMB_X48_Y10_N20
NB2L51 = NB2L53Q & (GND # !NB2L49) # !NB2L53Q & (NB2L49 $ GND);

--NB2L52 is I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[1]~305 at LCCOMB_X48_Y10_N20
NB2L52 = CARRY(NB2L53Q # !NB2L49);


--NB2L54 is I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[2]~306 at LCCOMB_X48_Y10_N22
NB2L54 = NB2L56Q & NB2L52 & VCC # !NB2L56Q & !NB2L52;

--NB2L55 is I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[2]~307 at LCCOMB_X48_Y10_N22
NB2L55 = CARRY(!NB2L56Q & !NB2L52);


--NB2L57 is I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[3]~308 at LCCOMB_X48_Y10_N24
NB2L57 = NB2L59Q & (GND # !NB2L55) # !NB2L59Q & (NB2L55 $ GND);

--NB2L58 is I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[3]~309 at LCCOMB_X48_Y10_N24
NB2L58 = CARRY(NB2L59Q # !NB2L55);


--NB2L60 is I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[4]~310 at LCCOMB_X48_Y10_N26
NB2L60 = NB2L62Q & NB2L58 & VCC # !NB2L62Q & !NB2L58;

--NB2L61 is I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[4]~311 at LCCOMB_X48_Y10_N26
NB2L61 = CARRY(!NB2L62Q & !NB2L58);


--NB2L63 is I2C_CCD_Config:v7|I2C_Controller:u0|SD_COUNTER[5]~312 at LCCOMB_X48_Y10_N28
NB2L63 = NB2L65Q $ NB2L61;


--NB2L20 is I2C_CCD_Config:v7|I2C_Controller:u0|SCLK~125 at LCCOMB_X49_Y10_N24
NB2L20 = NB2L53Q & !NB2L59Q # !NB2L53Q & (NB2L56Q);


--NB2L21 is I2C_CCD_Config:v7|I2C_Controller:u0|SCLK~126 at LCCOMB_X49_Y10_N22
NB2L21 = NB2L20 & (!NB2L62Q # !NB2L59Q # !NB2L50Q) # !NB2L20 & (NB2L59Q # NB2L62Q);


--NB2L47 is I2C_CCD_Config:v7|I2C_Controller:u0|SD[15]~777 at LCCOMB_X49_Y11_N14
NB2L47 = NB2L59Q & NB2L53Q & NB2L62Q & NB2L56Q;


--NB2L22 is I2C_CCD_Config:v7|I2C_Controller:u0|SCLK~127 at LCCOMB_X48_Y10_N6
NB2L22 = NB2L50Q & (NB2L47 $ !NB2L21);


--NB2L23 is I2C_CCD_Config:v7|I2C_Controller:u0|SCLK~128 at LCCOMB_X48_Y10_N30
NB2L23 = NB2L65Q & (NB2L21 & NB2_SCLK & !NB2L22 # !NB2L21 & (NB2L22)) # !NB2L65Q & (NB2_SCLK);


--NB2L67 is I2C_CCD_Config:v7|I2C_Controller:u0|Select~1057 at LCCOMB_X49_Y11_N2
NB2L67 = NB2L50Q & NB2L53Q & NB2L59Q & NB2L56Q;


--NB2_SD[2] is I2C_CCD_Config:v7|I2C_Controller:u0|SD[2] at LCFF_X47_Y11_N3
NB2_SD[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(H2L39),  ,  , NB2L46, H2_mI2C_DATA[2],  ,  , VCC);


--NB2_SD[8] is I2C_CCD_Config:v7|I2C_Controller:u0|SD[8] at LCFF_X48_Y11_N31
NB2_SD[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(H2L39),  ,  , NB2L46, H2_mI2C_DATA[8],  ,  , VCC);


--NB2_SD[9] is I2C_CCD_Config:v7|I2C_Controller:u0|SD[9] at LCFF_X48_Y11_N23
NB2_SD[9] = DFFEAS(NB2L39, GLOBAL(H2L39),  ,  , NB2L46,  ,  ,  ,  );


--NB2L68 is I2C_CCD_Config:v7|I2C_Controller:u0|Select~1058 at LCCOMB_X48_Y11_N30
NB2L68 = NB2L59Q & (NB2L50Q & (NB2_SD[9]) # !NB2L50Q & NB2_SD[8]) # !NB2L59Q & !NB2L50Q;


--NB2_SD[1] is I2C_CCD_Config:v7|I2C_Controller:u0|SD[1] at LCFF_X47_Y11_N11
NB2_SD[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(H2L39),  ,  , NB2L46, H2_mI2C_DATA[1],  ,  , VCC);


--NB2L69 is I2C_CCD_Config:v7|I2C_Controller:u0|Select~1059 at LCCOMB_X47_Y11_N10
NB2L69 = NB2L68 & (NB2L59Q # NB2_SD[1]) # !NB2L68 & !NB2L59Q & (NB2_SD[2]);


--NB2_SD[7] is I2C_CCD_Config:v7|I2C_Controller:u0|SD[7] at LCFF_X49_Y11_N31
NB2_SD[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(H2L39),  ,  , NB2L46, H2_mI2C_DATA[7],  ,  , VCC);


--NB2_SD[0] is I2C_CCD_Config:v7|I2C_Controller:u0|SD[0] at LCFF_X47_Y11_N7
NB2_SD[0] = DFFEAS(NB2L27, GLOBAL(H2L39),  ,  , NB2L46,  ,  ,  ,  );


--NB2L70 is I2C_CCD_Config:v7|I2C_Controller:u0|Select~1060 at LCCOMB_X49_Y11_N30
NB2L70 = NB2L50Q & (NB2L59Q # NB2_SD[0]) # !NB2L50Q & (NB2_SD[7] # !NB2L59Q);


--NB2_SD[4] is I2C_CCD_Config:v7|I2C_Controller:u0|SD[4] at LCFF_X47_Y11_N9
NB2_SD[4] = DFFEAS(NB2L32, GLOBAL(H2L39),  ,  , NB2L46,  ,  ,  ,  );


--NB2_SD[10] is I2C_CCD_Config:v7|I2C_Controller:u0|SD[10] at LCFF_X49_Y11_N25
NB2_SD[10] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(H2L39),  ,  , NB2L46, H2_mI2C_DATA[10],  ,  , VCC);


--NB2_SD[11] is I2C_CCD_Config:v7|I2C_Controller:u0|SD[11] at LCFF_X47_Y11_N13
NB2_SD[11] = DFFEAS(NB2L42, GLOBAL(H2L39),  ,  , NB2L46,  ,  ,  ,  );


--NB2L71 is I2C_CCD_Config:v7|I2C_Controller:u0|Select~1061 at LCCOMB_X49_Y11_N24
NB2L71 = NB2L50Q & NB2_SD[11] & (NB2L59Q) # !NB2L50Q & (NB2_SD[10] # !NB2L59Q);


--NB2_SD[3] is I2C_CCD_Config:v7|I2C_Controller:u0|SD[3] at LCFF_X49_Y11_N9
NB2_SD[3] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(H2L39),  ,  , NB2L46, H2_mI2C_DATA[3],  ,  , VCC);


--NB2L72 is I2C_CCD_Config:v7|I2C_Controller:u0|Select~1062 at LCCOMB_X49_Y11_N8
NB2L72 = NB2L71 & (NB2L59Q # NB2_SD[3]) # !NB2L71 & !NB2L59Q & (NB2_SD[4]);


--NB2L73 is I2C_CCD_Config:v7|I2C_Controller:u0|Select~1063 at LCCOMB_X49_Y11_N22
NB2L73 = NB2L56Q & NB2L72 & NB2L53Q # !NB2L56Q & (NB2L70 # !NB2L53Q);


--NB2_SD[6] is I2C_CCD_Config:v7|I2C_Controller:u0|SD[6] at LCFF_X48_Y11_N13
NB2_SD[6] = DFFEAS(NB2L35, GLOBAL(H2L39),  ,  , NB2L46,  ,  ,  ,  );


--NB2_SD[5] is I2C_CCD_Config:v7|I2C_Controller:u0|SD[5] at LCFF_X48_Y11_N15
NB2_SD[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(H2L39),  ,  , NB2L46, H2_mI2C_DATA[5],  ,  , VCC);


--NB2L74 is I2C_CCD_Config:v7|I2C_Controller:u0|Select~1064 at LCCOMB_X48_Y11_N14
NB2L74 = NB2L50Q & (NB2_SD[6]) # !NB2L50Q & NB2_SD[5];


--NB2L75 is I2C_CCD_Config:v7|I2C_Controller:u0|Select~1065 at LCCOMB_X49_Y11_N12
NB2L75 = NB2L59Q & (NB2L74) # !NB2L59Q & !NB2L50Q & !NB2L25Q;


--NB2L76 is I2C_CCD_Config:v7|I2C_Controller:u0|Select~1066 at LCCOMB_X49_Y11_N6
NB2L76 = NB2L73 & (NB2L53Q # NB2L75) # !NB2L73 & NB2L69 & !NB2L53Q;


--NB2L77 is I2C_CCD_Config:v7|I2C_Controller:u0|Select~1067 at LCCOMB_X49_Y10_N20
NB2L77 = NB2L53Q & NB2L50Q;


--NB2L78 is I2C_CCD_Config:v7|I2C_Controller:u0|Select~1068 at LCCOMB_X49_Y10_N6
NB2L78 = NB2L53Q & (NB2L50Q) # !NB2L53Q & (!NB2L50Q # !NB2L25Q);


--NB2L79 is I2C_CCD_Config:v7|I2C_Controller:u0|Select~1069 at LCCOMB_X49_Y10_N4
NB2L79 = NB2L59Q & NB2L78 & (NB2L56Q) # !NB2L59Q & (!NB2L56Q # !NB2L50Q);


--NB2_SD[15] is I2C_CCD_Config:v7|I2C_Controller:u0|SD[15] at LCFF_X48_Y11_N21
NB2_SD[15] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(H2L39),  ,  , NB2L46, H2_mI2C_DATA[15],  ,  , VCC);


--NB2_SD[13] is I2C_CCD_Config:v7|I2C_Controller:u0|SD[13] at LCFF_X48_Y11_N27
NB2_SD[13] = DFFEAS(NB2L44, GLOBAL(H2L39),  ,  , NB2L46,  ,  ,  ,  );


--NB2L80 is I2C_CCD_Config:v7|I2C_Controller:u0|Select~1070 at LCCOMB_X48_Y11_N20
NB2L80 = NB2L53Q & (NB2_SD[15]) # !NB2L53Q & (NB2L50Q & (NB2_SD[13]) # !NB2L50Q & NB2_SD[15]);


--NB2L81 is I2C_CCD_Config:v7|I2C_Controller:u0|Select~1071 at LCCOMB_X49_Y10_N0
NB2L81 = NB2L79 & (NB2L80 # NB2L56Q) # !NB2L79 & (!NB2L77 & !NB2L56Q);


--NB2L82 is I2C_CCD_Config:v7|I2C_Controller:u0|Select~1072 at LCCOMB_X49_Y11_N0
NB2L82 = NB2L62Q & (NB2L81 & NB2L65Q) # !NB2L62Q & (NB2L76 # !NB2L65Q);


--NB2L83 is I2C_CCD_Config:v7|I2C_Controller:u0|Select~1073 at LCCOMB_X49_Y11_N4
NB2L83 = NB2L65Q & !NB2L82 # !NB2L65Q & NB2L25Q & (NB2L82 # !NB2L67);


--U1_init_timer[10] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[10] at LCFF_X36_Y18_N21
U1_init_timer[10] = DFFEAS(U1L101, GLOBAL(MB1L2),  ,  , U1L23,  ,  ,  ,  );


--U1_init_timer[11] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[11] at LCFF_X36_Y18_N23
U1_init_timer[11] = DFFEAS(U1L104, GLOBAL(MB1L2),  ,  , U1L23,  ,  ,  ,  );


--U1_init_timer[12] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[12] at LCFF_X36_Y18_N25
U1_init_timer[12] = DFFEAS(U1L107, GLOBAL(MB1L2),  ,  , U1L23,  ,  ,  ,  );


--U1L17 is Sdram_Control_4Port:u6|control_interface:control1|LessThan~421 at LCCOMB_X36_Y19_N22
U1L17 = U1_init_timer[12] & U1_init_timer[11] & U1_init_timer[10];


--U1_init_timer[14] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[14] at LCFF_X36_Y18_N29
U1_init_timer[14] = DFFEAS(U1L113, GLOBAL(MB1L2),  ,  , U1L23,  ,  ,  ,  );


--U1_init_timer[0] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[0] at LCFF_X36_Y18_N1
U1_init_timer[0] = DFFEAS(U1L71, GLOBAL(MB1L2),  ,  , U1L23,  ,  ,  ,  );


--U1_init_timer[1] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[1] at LCFF_X36_Y18_N3
U1_init_timer[1] = DFFEAS(U1L74, GLOBAL(MB1L2),  ,  , U1L23,  ,  ,  ,  );


--U1_init_timer[15] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[15] at LCFF_X36_Y18_N31
U1_init_timer[15] = DFFEAS(U1L116, GLOBAL(MB1L2),  ,  , U1L23,  ,  ,  ,  );


--U1L11 is Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE~78 at LCCOMB_X36_Y19_N20
U1L11 = !U1_init_timer[1] & !U1_init_timer[0] & !U1_init_timer[15] & U1_init_timer[14];


--U1_init_timer[13] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[13] at LCFF_X36_Y18_N27
U1_init_timer[13] = DFFEAS(U1L110, GLOBAL(MB1L2),  ,  , U1L23,  ,  ,  ,  );


--U1L12 is Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE~79 at LCCOMB_X36_Y19_N30
U1L12 = U1L17 & U1L11 & !U1_init_timer[13];


--U1_init_timer[3] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[3] at LCFF_X36_Y18_N7
U1_init_timer[3] = DFFEAS(U1L80, GLOBAL(MB1L2),  ,  , U1L23,  ,  ,  ,  );


--U1_init_timer[7] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[7] at LCFF_X36_Y18_N15
U1_init_timer[7] = DFFEAS(U1L92, GLOBAL(MB1L2),  ,  , U1L23,  ,  ,  ,  );


--U1_init_timer[9] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[9] at LCFF_X36_Y18_N19
U1_init_timer[9] = DFFEAS(U1L98, GLOBAL(MB1L2),  ,  , U1L23,  ,  ,  ,  );


--U1_init_timer[8] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[8] at LCFF_X36_Y18_N17
U1_init_timer[8] = DFFEAS(U1L95, GLOBAL(MB1L2),  ,  , U1L23,  ,  ,  ,  );


--U1L13 is Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE~80 at LCCOMB_X36_Y19_N2
U1L13 = !U1_init_timer[8] & U1_init_timer[3] & U1_init_timer[7] & U1_init_timer[9];


--U1_init_timer[4] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[4] at LCFF_X36_Y18_N9
U1_init_timer[4] = DFFEAS(U1L83, GLOBAL(MB1L2),  ,  , U1L23,  ,  ,  ,  );


--U1_init_timer[5] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[5] at LCFF_X36_Y18_N11
U1_init_timer[5] = DFFEAS(U1L86, GLOBAL(MB1L2),  ,  , U1L23,  ,  ,  ,  );


--U1_init_timer[6] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[6] at LCFF_X36_Y18_N13
U1_init_timer[6] = DFFEAS(U1L89, GLOBAL(MB1L2),  ,  , U1L23,  ,  ,  ,  );


--U1L14 is Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE~81 at LCCOMB_X36_Y19_N24
U1L14 = !U1_init_timer[5] & !U1_init_timer[6] & !U1_init_timer[4];


--U1_init_timer[2] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[2] at LCFF_X36_Y18_N5
U1_init_timer[2] = DFFEAS(U1L77, GLOBAL(MB1L2),  ,  , U1L23,  ,  ,  ,  );


--U1L15 is Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE~82 at LCCOMB_X36_Y19_N12
U1L15 = !U1_init_timer[2] & U1L14 & U1L13;


--U1L65 is Sdram_Control_4Port:u6|control_interface:control1|always3~649 at LCCOMB_X36_Y19_N6
U1L65 = U1_init_timer[3] & (U1_init_timer[2] & U1_init_timer[6] & !U1_init_timer[4] # !U1_init_timer[2] & !U1_init_timer[6] & U1_init_timer[4]) # !U1_init_timer[3] & (U1_init_timer[2] $ U1_init_timer[6] $ U1_init_timer[4]);


--U1L66 is Sdram_Control_4Port:u6|control_interface:control1|always3~650 at LCCOMB_X36_Y19_N10
U1L66 = U1_init_timer[3] & U1_init_timer[6] & (U1_init_timer[2] # !U1_init_timer[4]) # !U1_init_timer[3] & !U1_init_timer[2] & !U1_init_timer[6] & U1_init_timer[4];


--U1L67 is Sdram_Control_4Port:u6|control_interface:control1|always3~651 at LCCOMB_X36_Y19_N26
U1L67 = U1_init_timer[8] & U1_init_timer[5] & U1_init_timer[7] & U1L66 # !U1_init_timer[8] & !U1_init_timer[7] & (U1_init_timer[5] $ U1L66);


--U1L68 is Sdram_Control_4Port:u6|control_interface:control1|always3~652 at LCCOMB_X36_Y19_N28
U1L68 = U1L67 & (U1_init_timer[9] & !U1_init_timer[7] & U1L65 # !U1_init_timer[9] & U1_init_timer[7] & !U1L65);


--U1L25 is Sdram_Control_4Port:u6|control_interface:control1|PRECHARGE~49 at LCCOMB_X35_Y19_N20
U1L25 = U1_init_timer[7] & U1_init_timer[8] & U1_init_timer[6];


--U1L18 is Sdram_Control_4Port:u6|control_interface:control1|LessThan~422 at LCCOMB_X35_Y19_N16
U1L18 = !U1L25 & !U1_init_timer[9] # !U1L17;


--U1L19 is Sdram_Control_4Port:u6|control_interface:control1|LessThan~423 at LCCOMB_X35_Y19_N14
U1L19 = !U1_init_timer[15] & (U1L18 & !U1_init_timer[13] # !U1_init_timer[14]);


--U1L16 is Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE~83 at LCCOMB_X36_Y19_N18
U1L16 = U1L15 & !U1L68 & !U1L19 & U1L12;


--T1L56 is Sdram_Control_4Port:u6|command:command1|always3~4 at LCCOMB_X34_Y19_N20
T1L56 = T1_do_refresh # T1_do_writea # T1_do_reada # !T1L109;


--T1_command_delay[0] is Sdram_Control_4Port:u6|command:command1|command_delay[0] at LCFF_X35_Y20_N5
T1_command_delay[0] = DFFEAS(T1L67, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--T1L76 is Sdram_Control_4Port:u6|command:command1|command_done~144 at LCCOMB_X35_Y20_N24
T1L76 = !U1_INIT_REQ & (T1_command_delay[0] # T1L56);


--G1_rWR1_ADDR[8] is Sdram_Control_4Port:u6|rWR1_ADDR[8] at LCFF_X30_Y18_N1
G1_rWR1_ADDR[8] = DFFEAS(G1L383, GLOBAL(MB1L2),  ,  , G1L392,  ,  , G1L391,  );


--G1L194 is Sdram_Control_4Port:u6|mADDR[21]~361 at LCCOMB_X28_Y19_N4
G1L194 = DB1L17 # DB6L17 & DB3L17;


--G1_rRD2_ADDR[8] is Sdram_Control_4Port:u6|rRD2_ADDR[8] at LCFF_X31_Y19_N1
G1_rRD2_ADDR[8] = DFFEAS(G1L333, GLOBAL(MB1L2),  ,  , G1L375, ~GND,  ,  , G1L374);


--G1L272 is Sdram_Control_4Port:u6|mRD~592 at LCCOMB_X48_Y19_N28
G1L272 = DB3L17 & !DB1L17;


--G1_rWR2_ADDR[8] is Sdram_Control_4Port:u6|rWR2_ADDR[8] at LCFF_X35_Y18_N13
G1_rWR2_ADDR[8] = DFFEAS(G1L448, GLOBAL(MB1L2),  ,  , G1L441,  ,  ,  ,  );


--G1L196 is Sdram_Control_4Port:u6|mADDR~362 at LCCOMB_X32_Y19_N14
G1L196 = G1L272 & (G1_rRD2_ADDR[8] # G1L194) # !G1L272 & (G1_rWR2_ADDR[8] & !G1L194);


--G1_rRD1_ADDR[8] is Sdram_Control_4Port:u6|rRD1_ADDR[8] at LCFF_X33_Y19_N1
G1_rRD1_ADDR[8] = DFFEAS(G1L281, GLOBAL(MB1L2),  ,  , G1L307, ~GND,  ,  , G1L306);


--G1L197 is Sdram_Control_4Port:u6|mADDR~363 at LCCOMB_X32_Y19_N8
G1L197 = G1L194 & (G1L196 & G1_rRD1_ADDR[8] # !G1L196 & (G1_rWR1_ADDR[8])) # !G1L194 & G1L196;


--G1_CMD[1] is Sdram_Control_4Port:u6|CMD[1] at LCFF_X31_Y17_N1
G1_CMD[1] = DFFEAS(G1L116, GLOBAL(MB1L2),  ,  , G1L11,  ,  ,  ,  );


--G1_CMD[0] is Sdram_Control_4Port:u6|CMD[0] at LCFF_X31_Y17_N29
G1_CMD[0] = DFFEAS(G1L117, GLOBAL(MB1L2),  ,  , G1L11,  ,  ,  ,  );


--U1L2 is Sdram_Control_4Port:u6|control_interface:control1|Equal~875 at LCCOMB_X36_Y20_N2
U1L2 = !G1_CMD[0] & G1_CMD[1];


--T1_rp_shift[0] is Sdram_Control_4Port:u6|command:command1|rp_shift[0] at LCFF_X35_Y20_N3
T1_rp_shift[0] = DFFEAS(T1L103, GLOBAL(MB1L2),  ,  , T1L101,  ,  ,  ,  );


--T1L95 is Sdram_Control_4Port:u6|command:command1|rp_done~76 at LCCOMB_X35_Y20_N8
T1L95 = !U1_INIT_REQ & (T1_rp_shift[0] # T1_command_done & !T1_command_delay[0]);


--T1_ex_read is Sdram_Control_4Port:u6|command:command1|ex_read at LCFF_X34_Y20_N25
T1_ex_read = DFFEAS(T1L88, GLOBAL(MB1L2),  ,  ,  ,  ,  , U1_INIT_REQ,  );


--T1_ex_write is Sdram_Control_4Port:u6|command:command1|ex_write at LCFF_X34_Y20_N11
T1_ex_write = DFFEAS(T1L90, GLOBAL(MB1L2),  ,  ,  ,  ,  , U1_INIT_REQ,  );


--T1L100 is Sdram_Control_4Port:u6|command:command1|rp_shift[2]~804 at LCCOMB_X33_Y20_N14
T1L100 = T1_command_delay[0] & (T1_ex_write # T1_ex_read) # !T1_command_delay[0] & !T1_command_done & (T1_ex_write # T1_ex_read);


--T1L101 is Sdram_Control_4Port:u6|command:command1|rp_shift[2]~805 at LCCOMB_X33_Y20_N4
T1L101 = U1_INIT_REQ # G1_PM_STOP # !T1L100;


--U1_timer[0] is Sdram_Control_4Port:u6|control_interface:control1|timer[0] at LCFF_X37_Y20_N1
U1_timer[0] = DFFEAS(U1L120, GLOBAL(MB1L2),  ,  ,  , ~GND,  ,  , U1L33);


--U1_timer[1] is Sdram_Control_4Port:u6|control_interface:control1|timer[1] at LCFF_X37_Y20_N3
U1_timer[1] = DFFEAS(U1L123, GLOBAL(MB1L2),  ,  ,  , ~GND,  ,  , U1L33);


--U1_timer[2] is Sdram_Control_4Port:u6|control_interface:control1|timer[2] at LCFF_X37_Y20_N5
U1_timer[2] = DFFEAS(U1L126, GLOBAL(MB1L2),  ,  ,  , ~GND,  ,  , U1L33);


--U1_timer[3] is Sdram_Control_4Port:u6|control_interface:control1|timer[3] at LCFF_X37_Y20_N7
U1_timer[3] = DFFEAS(U1L129, GLOBAL(MB1L2),  ,  ,  , T1L19,  ,  , U1L33);


--U1L3 is Sdram_Control_4Port:u6|control_interface:control1|Equal~876 at LCCOMB_X36_Y20_N0
U1L3 = !U1_timer[2] & !U1_timer[1] & !U1_timer[0] & !U1_timer[3];


--U1_timer[4] is Sdram_Control_4Port:u6|control_interface:control1|timer[4] at LCFF_X37_Y20_N9
U1_timer[4] = DFFEAS(U1L132, GLOBAL(MB1L2),  ,  ,  , ~GND,  ,  , U1L33);


--U1_timer[5] is Sdram_Control_4Port:u6|control_interface:control1|timer[5] at LCFF_X37_Y20_N11
U1_timer[5] = DFFEAS(U1L135, GLOBAL(MB1L2),  ,  ,  , ~GND,  ,  , U1L33);


--U1_timer[6] is Sdram_Control_4Port:u6|control_interface:control1|timer[6] at LCFF_X37_Y20_N13
U1_timer[6] = DFFEAS(U1L138, GLOBAL(MB1L2),  ,  ,  , T1L19,  ,  , U1L33);


--U1_timer[7] is Sdram_Control_4Port:u6|control_interface:control1|timer[7] at LCFF_X37_Y20_N15
U1_timer[7] = DFFEAS(U1L141, GLOBAL(MB1L2),  ,  ,  , T1L19,  ,  , U1L33);


--U1L4 is Sdram_Control_4Port:u6|control_interface:control1|Equal~877 at LCCOMB_X36_Y20_N28
U1L4 = !U1_timer[6] & !U1_timer[5] & !U1_timer[7] & !U1_timer[4];


--U1_timer[8] is Sdram_Control_4Port:u6|control_interface:control1|timer[8] at LCFF_X37_Y20_N17
U1_timer[8] = DFFEAS(U1L144, GLOBAL(MB1L2),  ,  ,  , ~GND,  ,  , U1L33);


--U1_timer[9] is Sdram_Control_4Port:u6|control_interface:control1|timer[9] at LCFF_X37_Y20_N19
U1_timer[9] = DFFEAS(U1L147, GLOBAL(MB1L2),  ,  ,  , ~GND,  ,  , U1L33);


--U1_timer[10] is Sdram_Control_4Port:u6|control_interface:control1|timer[10] at LCFF_X37_Y20_N21
U1_timer[10] = DFFEAS(U1L150, GLOBAL(MB1L2),  ,  ,  , VCC,  ,  , U1L33);


--U1_timer[11] is Sdram_Control_4Port:u6|control_interface:control1|timer[11] at LCFF_X37_Y20_N23
U1_timer[11] = DFFEAS(U1L153, GLOBAL(MB1L2),  ,  ,  , ~GND,  ,  , U1L33);


--U1L5 is Sdram_Control_4Port:u6|control_interface:control1|Equal~878 at LCCOMB_X36_Y20_N24
U1L5 = !U1_timer[11] & !U1_timer[10] & !U1_timer[8] & !U1_timer[9];


--U1_timer[12] is Sdram_Control_4Port:u6|control_interface:control1|timer[12] at LCFF_X37_Y20_N25
U1_timer[12] = DFFEAS(U1L156, GLOBAL(MB1L2),  ,  ,  , ~GND,  ,  , U1L33);


--U1_timer[13] is Sdram_Control_4Port:u6|control_interface:control1|timer[13] at LCFF_X37_Y20_N27
U1_timer[13] = DFFEAS(U1L159, GLOBAL(MB1L2),  ,  ,  , ~GND,  ,  , U1L33);


--U1_timer[14] is Sdram_Control_4Port:u6|control_interface:control1|timer[14] at LCFF_X37_Y20_N29
U1_timer[14] = DFFEAS(U1L162, GLOBAL(MB1L2),  ,  ,  , ~GND,  ,  , U1L33);


--U1_timer[15] is Sdram_Control_4Port:u6|control_interface:control1|timer[15] at LCFF_X37_Y20_N31
U1_timer[15] = DFFEAS(U1L165, GLOBAL(MB1L2),  ,  ,  , ~GND,  ,  , U1L33);


--U1L6 is Sdram_Control_4Port:u6|control_interface:control1|Equal~879 at LCCOMB_X36_Y20_N26
U1L6 = !U1_timer[14] & !U1_timer[15] & !U1_timer[13] & !U1_timer[12];


--U1L7 is Sdram_Control_4Port:u6|control_interface:control1|Equal~880 at LCCOMB_X36_Y20_N12
U1L7 = U1L3 & U1L4 & U1L5 & U1L6;


--T1_REF_ACK is Sdram_Control_4Port:u6|command:command1|REF_ACK at LCFF_X36_Y20_N11
T1_REF_ACK = DFFEAS(T1L18, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--U1L32 is Sdram_Control_4Port:u6|control_interface:control1|REF_REQ~22 at LCCOMB_X36_Y20_N18
U1L32 = U1L7 # !U1_INIT_REQ & U1_REF_REQ & !T1_REF_ACK;


--U1L8 is Sdram_Control_4Port:u6|control_interface:control1|Equal~881 at LCCOMB_X36_Y20_N22
U1L8 = G1_CMD[0] & !G1_CMD[1];


--G1L31 is Sdram_Control_4Port:u6|Equal~1128 at LCCOMB_X31_Y17_N12
G1L31 = G1L23 & G1_ST[1] & !G1_ST[0];


--G1L275 is Sdram_Control_4Port:u6|mWR_DONE~110 at LCCOMB_X31_Y17_N26
G1L275 = !G1_ST[0] & G1L20 & G1_ST[2] & !G1L31;


--G1L276 is Sdram_Control_4Port:u6|mWR_DONE~111 at LCCOMB_X31_Y17_N10
G1L276 = G1_Write & (G1L275 # G1_mWR_DONE);


--T1L9 is Sdram_Control_4Port:u6|command:command1|CM_ACK~102 at LCCOMB_X36_Y20_N6
T1L9 = T1_do_refresh & (U1_REF_REQ & (T1_CM_ACK) # !U1_REF_REQ & T1L56) # !T1_do_refresh & T1L56;


--G1_rRD2_ADDR[9] is Sdram_Control_4Port:u6|rRD2_ADDR[9] at LCFF_X31_Y19_N3
G1_rRD2_ADDR[9] = DFFEAS(G1L336, GLOBAL(MB1L2),  ,  , G1L375, VCC,  ,  , G1L374);


--G1_rWR1_ADDR[9] is Sdram_Control_4Port:u6|rWR1_ADDR[9] at LCFF_X30_Y18_N3
G1_rWR1_ADDR[9] = DFFEAS(G1L386, GLOBAL(MB1L2),  ,  , G1L392,  ,  , G1L391,  );


--G1_rWR2_ADDR[9] is Sdram_Control_4Port:u6|rWR2_ADDR[9] at LCFF_X35_Y18_N1
G1_rWR2_ADDR[9] = DFFEAS(G1L449, GLOBAL(MB1L2),  ,  , G1L441,  ,  ,  ,  );


--G1L198 is Sdram_Control_4Port:u6|mADDR~364 at LCCOMB_X32_Y19_N4
G1L198 = G1L272 & (G1L194) # !G1L272 & (G1L194 & (G1_rWR1_ADDR[9]) # !G1L194 & G1_rWR2_ADDR[9]);


--G1_rRD1_ADDR[9] is Sdram_Control_4Port:u6|rRD1_ADDR[9] at LCFF_X33_Y19_N3
G1_rRD1_ADDR[9] = DFFEAS(G1L284, GLOBAL(MB1L2),  ,  , G1L307, ~GND,  ,  , G1L306);


--G1L199 is Sdram_Control_4Port:u6|mADDR~365 at LCCOMB_X32_Y19_N20
G1L199 = G1L198 & (G1_rRD1_ADDR[9] # !G1L272) # !G1L198 & (G1L272 & G1_rRD2_ADDR[9]);


--G1_rWR1_ADDR[10] is Sdram_Control_4Port:u6|rWR1_ADDR[10] at LCFF_X30_Y18_N5
G1_rWR1_ADDR[10] = DFFEAS(G1L393, GLOBAL(MB1L2),  ,  , G1L392,  ,  , G1L391,  );


--G1_rRD2_ADDR[10] is Sdram_Control_4Port:u6|rRD2_ADDR[10] at LCFF_X31_Y19_N5
G1_rRD2_ADDR[10] = DFFEAS(G1L339, GLOBAL(MB1L2),  ,  , G1L375, ~GND,  ,  , G1L374);


--G1_rWR2_ADDR[10] is Sdram_Control_4Port:u6|rWR2_ADDR[10] at LCFF_X35_Y18_N21
G1_rWR2_ADDR[10] = DFFEAS(G1L450, GLOBAL(MB1L2),  ,  , G1L441,  ,  ,  ,  );


--G1L200 is Sdram_Control_4Port:u6|mADDR~366 at LCCOMB_X32_Y18_N6
G1L200 = G1L272 & (G1_rRD2_ADDR[10] # G1L194) # !G1L272 & G1_rWR2_ADDR[10] & (!G1L194);


--G1_rRD1_ADDR[10] is Sdram_Control_4Port:u6|rRD1_ADDR[10] at LCFF_X33_Y19_N5
G1_rRD1_ADDR[10] = DFFEAS(G1L287, GLOBAL(MB1L2),  ,  , G1L307, ~GND,  ,  , G1L306);


--G1L201 is Sdram_Control_4Port:u6|mADDR~367 at LCCOMB_X32_Y18_N14
G1L201 = G1L200 & (G1_rRD1_ADDR[10] # !G1L194) # !G1L200 & (G1_rWR1_ADDR[10] & G1L194);


--G1_rRD2_ADDR[11] is Sdram_Control_4Port:u6|rRD2_ADDR[11] at LCFF_X31_Y19_N7
G1_rRD2_ADDR[11] = DFFEAS(G1L342, GLOBAL(MB1L2),  ,  , G1L375, VCC,  ,  , G1L374);


--G1_rWR1_ADDR[11] is Sdram_Control_4Port:u6|rWR1_ADDR[11] at LCFF_X30_Y18_N7
G1_rWR1_ADDR[11] = DFFEAS(G1L396, GLOBAL(MB1L2),  ,  , G1L392,  ,  , G1L391,  );


--G1_rWR2_ADDR[11] is Sdram_Control_4Port:u6|rWR2_ADDR[11] at LCFF_X35_Y18_N27
G1_rWR2_ADDR[11] = DFFEAS(G1L451, GLOBAL(MB1L2),  ,  , G1L441,  ,  ,  ,  );


--G1L202 is Sdram_Control_4Port:u6|mADDR~368 at LCCOMB_X32_Y18_N0
G1L202 = G1L272 & (G1L194) # !G1L272 & (G1L194 & G1_rWR1_ADDR[11] # !G1L194 & (G1_rWR2_ADDR[11]));


--G1_rRD1_ADDR[11] is Sdram_Control_4Port:u6|rRD1_ADDR[11] at LCFF_X33_Y19_N7
G1_rRD1_ADDR[11] = DFFEAS(G1L290, GLOBAL(MB1L2),  ,  , G1L307, VCC,  ,  , G1L306);


--G1L203 is Sdram_Control_4Port:u6|mADDR~369 at LCCOMB_X32_Y18_N26
G1L203 = G1L202 & (G1_rRD1_ADDR[11] # !G1L272) # !G1L202 & (G1L272 & G1_rRD2_ADDR[11]);


--G1_rWR1_ADDR[12] is Sdram_Control_4Port:u6|rWR1_ADDR[12] at LCFF_X30_Y18_N9
G1_rWR1_ADDR[12] = DFFEAS(G1L399, GLOBAL(MB1L2),  ,  , G1L392,  ,  , G1L391,  );


--G1_rRD2_ADDR[12] is Sdram_Control_4Port:u6|rRD2_ADDR[12] at LCFF_X31_Y19_N9
G1_rRD2_ADDR[12] = DFFEAS(G1L345, GLOBAL(MB1L2),  ,  , G1L375, ~GND,  ,  , G1L374);


--G1_rWR2_ADDR[12] is Sdram_Control_4Port:u6|rWR2_ADDR[12] at LCFF_X35_Y18_N3
G1_rWR2_ADDR[12] = DFFEAS(G1L452, GLOBAL(MB1L2),  ,  , G1L441,  ,  ,  ,  );


--G1L204 is Sdram_Control_4Port:u6|mADDR~370 at LCCOMB_X33_Y18_N8
G1L204 = G1L272 & (G1_rRD2_ADDR[12] # G1L194) # !G1L272 & G1_rWR2_ADDR[12] & (!G1L194);


--G1_rRD1_ADDR[12] is Sdram_Control_4Port:u6|rRD1_ADDR[12] at LCFF_X33_Y19_N9
G1_rRD1_ADDR[12] = DFFEAS(G1L293, GLOBAL(MB1L2),  ,  , G1L307, ~GND,  ,  , G1L306);


--G1L205 is Sdram_Control_4Port:u6|mADDR~371 at LCCOMB_X33_Y18_N22
G1L205 = G1L204 & (G1_rRD1_ADDR[12] # !G1L194) # !G1L204 & G1_rWR1_ADDR[12] & (G1L194);


--G1_rRD2_ADDR[13] is Sdram_Control_4Port:u6|rRD2_ADDR[13] at LCFF_X31_Y19_N11
G1_rRD2_ADDR[13] = DFFEAS(G1L348, GLOBAL(MB1L2),  ,  , G1L375, ~GND,  ,  , G1L374);


--G1_rWR1_ADDR[13] is Sdram_Control_4Port:u6|rWR1_ADDR[13] at LCFF_X30_Y18_N11
G1_rWR1_ADDR[13] = DFFEAS(G1L402, GLOBAL(MB1L2),  ,  , G1L392,  ,  , G1L391,  );


--G1_rWR2_ADDR[13] is Sdram_Control_4Port:u6|rWR2_ADDR[13] at LCFF_X35_Y18_N19
G1_rWR2_ADDR[13] = DFFEAS(G1L453, GLOBAL(MB1L2),  ,  , G1L441,  ,  ,  ,  );


--G1L206 is Sdram_Control_4Port:u6|mADDR~372 at LCCOMB_X33_Y18_N6
G1L206 = G1L272 & (G1L194) # !G1L272 & (G1L194 & G1_rWR1_ADDR[13] # !G1L194 & (G1_rWR2_ADDR[13]));


--G1_rRD1_ADDR[13] is Sdram_Control_4Port:u6|rRD1_ADDR[13] at LCFF_X33_Y19_N11
G1_rRD1_ADDR[13] = DFFEAS(G1L296, GLOBAL(MB1L2),  ,  , G1L307, VCC,  ,  , G1L306);


--G1L207 is Sdram_Control_4Port:u6|mADDR~373 at LCCOMB_X33_Y18_N2
G1L207 = G1L272 & (G1L206 & G1_rRD1_ADDR[13] # !G1L206 & (G1_rRD2_ADDR[13])) # !G1L272 & (G1L206);


--G1_rWR1_ADDR[14] is Sdram_Control_4Port:u6|rWR1_ADDR[14] at LCFF_X30_Y18_N13
G1_rWR1_ADDR[14] = DFFEAS(G1L405, GLOBAL(MB1L2),  ,  , G1L392,  ,  , G1L391,  );


--G1_rRD2_ADDR[14] is Sdram_Control_4Port:u6|rRD2_ADDR[14] at LCFF_X31_Y19_N13
G1_rRD2_ADDR[14] = DFFEAS(G1L351, GLOBAL(MB1L2),  ,  , G1L375, ~GND,  ,  , G1L374);


--G1_rWR2_ADDR[14] is Sdram_Control_4Port:u6|rWR2_ADDR[14] at LCFF_X35_Y18_N17
G1_rWR2_ADDR[14] = DFFEAS(G1L454, GLOBAL(MB1L2),  ,  , G1L441,  ,  ,  ,  );


--G1L208 is Sdram_Control_4Port:u6|mADDR~374 at LCCOMB_X33_Y18_N14
G1L208 = G1L272 & (G1_rRD2_ADDR[14] # G1L194) # !G1L272 & G1_rWR2_ADDR[14] & (!G1L194);


--G1_rRD1_ADDR[14] is Sdram_Control_4Port:u6|rRD1_ADDR[14] at LCFF_X33_Y19_N13
G1_rRD1_ADDR[14] = DFFEAS(G1L299, GLOBAL(MB1L2),  ,  , G1L307, ~GND,  ,  , G1L306);


--G1L209 is Sdram_Control_4Port:u6|mADDR~375 at LCCOMB_X33_Y18_N16
G1L209 = G1L194 & (G1L208 & (G1_rRD1_ADDR[14]) # !G1L208 & G1_rWR1_ADDR[14]) # !G1L194 & (G1L208);


--G1_rRD2_ADDR[15] is Sdram_Control_4Port:u6|rRD2_ADDR[15] at LCFF_X31_Y19_N15
G1_rRD2_ADDR[15] = DFFEAS(G1L354, GLOBAL(MB1L2),  ,  , G1L375, ~GND,  ,  , G1L374);


--G1_rWR1_ADDR[15] is Sdram_Control_4Port:u6|rWR1_ADDR[15] at LCFF_X30_Y18_N15
G1_rWR1_ADDR[15] = DFFEAS(G1L408, GLOBAL(MB1L2),  ,  , G1L392,  ,  , G1L391,  );


--G1_rWR2_ADDR[15] is Sdram_Control_4Port:u6|rWR2_ADDR[15] at LCFF_X35_Y18_N11
G1_rWR2_ADDR[15] = DFFEAS(G1L455, GLOBAL(MB1L2),  ,  , G1L441,  ,  ,  ,  );


--G1L210 is Sdram_Control_4Port:u6|mADDR~376 at LCCOMB_X31_Y18_N6
G1L210 = G1L194 & (G1_rWR1_ADDR[15] # G1L272) # !G1L194 & (!G1L272 & G1_rWR2_ADDR[15]);


--G1_rRD1_ADDR[15] is Sdram_Control_4Port:u6|rRD1_ADDR[15] at LCFF_X33_Y19_N15
G1_rRD1_ADDR[15] = DFFEAS(G1L308, GLOBAL(MB1L2),  ,  , G1L307, ~GND,  ,  , G1L306);


--G1L211 is Sdram_Control_4Port:u6|mADDR~377 at LCCOMB_X31_Y18_N12
G1L211 = G1L272 & (G1L210 & G1_rRD1_ADDR[15] # !G1L210 & (G1_rRD2_ADDR[15])) # !G1L272 & (G1L210);


--G1_rWR1_ADDR[16] is Sdram_Control_4Port:u6|rWR1_ADDR[16] at LCFF_X30_Y18_N17
G1_rWR1_ADDR[16] = DFFEAS(G1L411, GLOBAL(MB1L2),  ,  , G1L392,  ,  , G1L391,  );


--G1_rRD2_ADDR[16] is Sdram_Control_4Port:u6|rRD2_ADDR[16] at LCFF_X31_Y19_N17
G1_rRD2_ADDR[16] = DFFEAS(G1L357, GLOBAL(MB1L2),  ,  , G1L375, ~GND,  ,  , G1L374);


--G1_rWR2_ADDR[16] is Sdram_Control_4Port:u6|rWR2_ADDR[16] at LCFF_X35_Y18_N29
G1_rWR2_ADDR[16] = DFFEAS(G1L456, GLOBAL(MB1L2),  ,  , G1L441,  ,  ,  ,  );


--G1L212 is Sdram_Control_4Port:u6|mADDR~378 at LCCOMB_X31_Y18_N20
G1L212 = G1L194 & (G1L272) # !G1L194 & (G1L272 & G1_rRD2_ADDR[16] # !G1L272 & (G1_rWR2_ADDR[16]));


--G1_rRD1_ADDR[16] is Sdram_Control_4Port:u6|rRD1_ADDR[16] at LCFF_X33_Y19_N17
G1_rRD1_ADDR[16] = DFFEAS(G1L311, GLOBAL(MB1L2),  ,  , G1L307, ~GND,  ,  , G1L306);


--G1L213 is Sdram_Control_4Port:u6|mADDR~379 at LCCOMB_X31_Y18_N2
G1L213 = G1L194 & (G1L212 & G1_rRD1_ADDR[16] # !G1L212 & (G1_rWR1_ADDR[16])) # !G1L194 & (G1L212);


--G1_rRD2_ADDR[17] is Sdram_Control_4Port:u6|rRD2_ADDR[17] at LCFF_X31_Y19_N19
G1_rRD2_ADDR[17] = DFFEAS(G1L360, GLOBAL(MB1L2),  ,  , G1L375, ~GND,  ,  , G1L374);


--G1_rWR1_ADDR[17] is Sdram_Control_4Port:u6|rWR1_ADDR[17] at LCFF_X30_Y18_N19
G1_rWR1_ADDR[17] = DFFEAS(G1L414, GLOBAL(MB1L2),  ,  , G1L392,  ,  , G1L391,  );


--G1_rWR2_ADDR[17] is Sdram_Control_4Port:u6|rWR2_ADDR[17] at LCFF_X32_Y19_N19
G1_rWR2_ADDR[17] = DFFEAS(G1L457, GLOBAL(MB1L2),  ,  , G1L441,  ,  ,  ,  );


--G1L214 is Sdram_Control_4Port:u6|mADDR~380 at LCCOMB_X32_Y19_N12
G1L214 = G1L194 & (G1L272 # G1_rWR1_ADDR[17]) # !G1L194 & G1_rWR2_ADDR[17] & !G1L272;


--G1_rRD1_ADDR[17] is Sdram_Control_4Port:u6|rRD1_ADDR[17] at LCFF_X33_Y19_N19
G1_rRD1_ADDR[17] = DFFEAS(G1L314, GLOBAL(MB1L2),  ,  , G1L307, ~GND,  ,  , G1L306);


--G1L215 is Sdram_Control_4Port:u6|mADDR~381 at LCCOMB_X32_Y19_N28
G1L215 = G1L214 & (G1_rRD1_ADDR[17] # !G1L272) # !G1L214 & (G1L272 & G1_rRD2_ADDR[17]);


--G1_rWR1_ADDR[18] is Sdram_Control_4Port:u6|rWR1_ADDR[18] at LCFF_X30_Y18_N21
G1_rWR1_ADDR[18] = DFFEAS(G1L417, GLOBAL(MB1L2),  ,  , G1L392,  ,  , G1L391,  );


--G1_rRD2_ADDR[18] is Sdram_Control_4Port:u6|rRD2_ADDR[18] at LCFF_X31_Y19_N21
G1_rRD2_ADDR[18] = DFFEAS(G1L363, GLOBAL(MB1L2),  ,  , G1L375, ~GND,  ,  , G1L374);


--G1_rWR2_ADDR[18] is Sdram_Control_4Port:u6|rWR2_ADDR[18] at LCFF_X32_Y19_N7
G1_rWR2_ADDR[18] = DFFEAS(G1L458, GLOBAL(MB1L2),  ,  , G1L441,  ,  ,  ,  );


--G1L216 is Sdram_Control_4Port:u6|mADDR~382 at LCCOMB_X32_Y19_N24
G1L216 = G1L194 & G1L272 # !G1L194 & (G1L272 & G1_rRD2_ADDR[18] # !G1L272 & (G1_rWR2_ADDR[18]));


--G1_rRD1_ADDR[18] is Sdram_Control_4Port:u6|rRD1_ADDR[18] at LCFF_X33_Y19_N21
G1_rRD1_ADDR[18] = DFFEAS(G1L317, GLOBAL(MB1L2),  ,  , G1L307, ~GND,  ,  , G1L306);


--G1L217 is Sdram_Control_4Port:u6|mADDR~383 at LCCOMB_X32_Y19_N16
G1L217 = G1L216 & (G1_rRD1_ADDR[18] # !G1L194) # !G1L216 & G1_rWR1_ADDR[18] & (G1L194);


--U1L26 is Sdram_Control_4Port:u6|control_interface:control1|PRECHARGE~50 at LCCOMB_X35_Y19_N30
U1L26 = U1_init_timer[2] & U1_init_timer[4] & !U1_init_timer[3] & !U1_init_timer[5];


--U1L27 is Sdram_Control_4Port:u6|control_interface:control1|PRECHARGE~51 at LCCOMB_X35_Y19_N2
U1L27 = !U1_init_timer[9] & U1L12 & U1L25 & U1L26;


--T1_rw_shift[1] is Sdram_Control_4Port:u6|command:command1|rw_shift[1] at LCFF_X33_Y20_N19
T1_rw_shift[1] = DFFEAS(T1L57, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--T1L114 is Sdram_Control_4Port:u6|command:command1|rw_shift~15 at LCCOMB_X33_Y20_N6
T1L114 = !T1_do_reada & !T1_do_writea & T1_rw_shift[1];


--G1_rRD2_ADDR[19] is Sdram_Control_4Port:u6|rRD2_ADDR[19] at LCFF_X31_Y19_N23
G1_rRD2_ADDR[19] = DFFEAS(G1L366, GLOBAL(MB1L2),  ,  , G1L375, ~GND,  ,  , G1L374);


--G1_rWR1_ADDR[19] is Sdram_Control_4Port:u6|rWR1_ADDR[19] at LCFF_X30_Y18_N23
G1_rWR1_ADDR[19] = DFFEAS(G1L420, GLOBAL(MB1L2),  ,  , G1L392,  ,  , G1L391,  );


--G1_rWR2_ADDR[19] is Sdram_Control_4Port:u6|rWR2_ADDR[19] at LCFF_X32_Y19_N31
G1_rWR2_ADDR[19] = DFFEAS(G1L459, GLOBAL(MB1L2),  ,  , G1L441,  ,  ,  ,  );


--G1L218 is Sdram_Control_4Port:u6|mADDR~384 at LCCOMB_X32_Y19_N26
G1L218 = G1L272 & (G1L194) # !G1L272 & (G1L194 & G1_rWR1_ADDR[19] # !G1L194 & (G1_rWR2_ADDR[19]));


--G1_rRD1_ADDR[19] is Sdram_Control_4Port:u6|rRD1_ADDR[19] at LCFF_X33_Y19_N23
G1_rRD1_ADDR[19] = DFFEAS(G1L320, GLOBAL(MB1L2),  ,  , G1L307, ~GND,  ,  , G1L306);


--G1L219 is Sdram_Control_4Port:u6|mADDR~385 at LCCOMB_X32_Y19_N0
G1L219 = G1L218 & (G1_rRD1_ADDR[19] # !G1L272) # !G1L218 & (G1L272 & G1_rRD2_ADDR[19]);


--U1L30 is Sdram_Control_4Port:u6|control_interface:control1|REFRESH~81 at LCCOMB_X36_Y19_N0
U1L30 = !U1L19 & U1L68 & U1L12;


--G1_rWR1_ADDR[22] is Sdram_Control_4Port:u6|rWR1_ADDR[22] at LCFF_X30_Y18_N29
G1_rWR1_ADDR[22] = DFFEAS(G1L429, GLOBAL(MB1L2),  ,  , G1L392,  ,  , G1L391,  );


--G1_rRD2_ADDR[22] is Sdram_Control_4Port:u6|rRD2_ADDR[22] at LCFF_X31_Y19_N29
G1_rRD2_ADDR[22] = DFFEAS(G1L379, GLOBAL(MB1L2),  ,  , G1L375, ~GND,  ,  , G1L374);


--G1_rWR2_ADDR[22] is Sdram_Control_4Port:u6|rWR2_ADDR[22] at LCFF_X35_Y18_N31
G1_rWR2_ADDR[22] = DFFEAS(G1L460, GLOBAL(MB1L2),  ,  , G1L441,  ,  ,  ,  );


--G1L220 is Sdram_Control_4Port:u6|mADDR~386 at LCCOMB_X34_Y19_N14
G1L220 = G1L194 & (G1L272) # !G1L194 & (G1L272 & G1_rRD2_ADDR[22] # !G1L272 & (G1_rWR2_ADDR[22]));


--G1_rRD1_ADDR[22] is Sdram_Control_4Port:u6|rRD1_ADDR[22] at LCFF_X33_Y19_N29
G1_rRD1_ADDR[22] = DFFEAS(G1L329, GLOBAL(MB1L2),  ,  , G1L307, ~GND,  ,  , G1L306);


--G1L221 is Sdram_Control_4Port:u6|mADDR~387 at LCCOMB_X34_Y19_N26
G1L221 = G1L194 & (G1L220 & G1_rRD1_ADDR[22] # !G1L220 & (G1_rWR1_ADDR[22])) # !G1L194 & (G1L220);


--G1_rRD2_ADDR[20] is Sdram_Control_4Port:u6|rRD2_ADDR[20] at LCFF_X31_Y19_N25
G1_rRD2_ADDR[20] = DFFEAS(G1L369, GLOBAL(MB1L2),  ,  , G1L375, VCC,  ,  , G1L374);


--G1_rWR1_ADDR[20] is Sdram_Control_4Port:u6|rWR1_ADDR[20] at LCFF_X30_Y18_N25
G1_rWR1_ADDR[20] = DFFEAS(G1L423, GLOBAL(MB1L2),  ,  , G1L392,  ,  , G1L391,  );


--G1_rWR2_ADDR[20] is Sdram_Control_4Port:u6|rWR2_ADDR[20] at LCFF_X35_Y18_N15
G1_rWR2_ADDR[20] = DFFEAS(G1L462, GLOBAL(MB1L2),  ,  ,  , VCC,  ,  , !C1_oRST_0);


--G1L222 is Sdram_Control_4Port:u6|mADDR~388 at LCCOMB_X35_Y19_N6
G1L222 = G1L272 & (G1L194) # !G1L272 & (G1L194 & G1_rWR1_ADDR[20] # !G1L194 & (G1_rWR2_ADDR[20]));


--G1_rRD1_ADDR[20] is Sdram_Control_4Port:u6|rRD1_ADDR[20] at LCFF_X33_Y19_N25
G1_rRD1_ADDR[20] = DFFEAS(G1L323, GLOBAL(MB1L2),  ,  , G1L307, ~GND,  ,  , G1L306);


--G1L223 is Sdram_Control_4Port:u6|mADDR~389 at LCCOMB_X35_Y19_N28
G1L223 = G1L272 & (G1L222 & G1_rRD1_ADDR[20] # !G1L222 & (G1_rRD2_ADDR[20])) # !G1L272 & (G1L222);


--G1_rWR1_ADDR[21] is Sdram_Control_4Port:u6|rWR1_ADDR[21] at LCFF_X30_Y18_N27
G1_rWR1_ADDR[21] = DFFEAS(G1L426, GLOBAL(MB1L2),  ,  , G1L392,  ,  , G1L391,  );


--G1_rRD2_ADDR[21] is Sdram_Control_4Port:u6|rRD2_ADDR[21] at LCFF_X31_Y19_N27
G1_rRD2_ADDR[21] = DFFEAS(G1L376, GLOBAL(MB1L2),  ,  , G1L375, ~GND,  ,  , G1L374);


--G1_rWR2_ADDR[21] is Sdram_Control_4Port:u6|rWR2_ADDR[21] at LCFF_X34_Y18_N1
G1_rWR2_ADDR[21] = DFFEAS(G1L463, GLOBAL(MB1L2),  ,  , G1L441,  ,  ,  ,  );


--G1L224 is Sdram_Control_4Port:u6|mADDR~390 at LCCOMB_X35_Y19_N24
G1L224 = G1L194 & (G1L272) # !G1L194 & (G1L272 & G1_rRD2_ADDR[21] # !G1L272 & (G1_rWR2_ADDR[21]));


--G1_rRD1_ADDR[21] is Sdram_Control_4Port:u6|rRD1_ADDR[21] at LCFF_X33_Y19_N27
G1_rRD1_ADDR[21] = DFFEAS(G1L326, GLOBAL(MB1L2),  ,  , G1L307, ~GND,  ,  , G1L306);


--G1L225 is Sdram_Control_4Port:u6|mADDR~391 at LCCOMB_X35_Y19_N26
G1L225 = G1L194 & (G1L224 & G1_rRD1_ADDR[21] # !G1L224 & (G1_rWR1_ADDR[21])) # !G1L194 & (G1L224);


--Z1_delayed_wrptr_g[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[8] at LCFF_X24_Y16_N1
Z1_delayed_wrptr_g[8] = DFFEAS(Z1L19, GLOBAL(A1L11), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z1_delayed_wrptr_g[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[7] at LCFF_X28_Y16_N9
Z1_delayed_wrptr_g[7] = DFFEAS(Z1L17, GLOBAL(A1L11), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z1_delayed_wrptr_g[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[6] at LCFF_X25_Y15_N9
Z1_delayed_wrptr_g[6] = DFFEAS(Z1L15, GLOBAL(A1L11), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z1_delayed_wrptr_g[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[5] at LCFF_X28_Y15_N1
Z1_delayed_wrptr_g[5] = DFFEAS(Z1L13, GLOBAL(A1L11), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z1_delayed_wrptr_g[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[4] at LCFF_X24_Y17_N1
Z1_delayed_wrptr_g[4] = DFFEAS(Z1L11, GLOBAL(A1L11), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z1_delayed_wrptr_g[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[3] at LCFF_X23_Y17_N1
Z1_delayed_wrptr_g[3] = DFFEAS(Z1L9, GLOBAL(A1L11), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z1_delayed_wrptr_g[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[2] at LCFF_X27_Y18_N9
Z1_delayed_wrptr_g[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L11), GLOBAL(C1L78),  ,  , Z1_wrptr_g[2],  ,  , VCC);


--Z1_delayed_wrptr_g[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[1] at LCFF_X28_Y18_N7
Z1_delayed_wrptr_g[1] = DFFEAS(Z1L6, GLOBAL(A1L11), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z1_delayed_wrptr_g[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[0] at LCFF_X27_Y18_N29
Z1_delayed_wrptr_g[0] = DFFEAS(Z1L4, GLOBAL(A1L11), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z2_delayed_wrptr_g[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[8] at LCFF_X51_Y20_N17
Z2_delayed_wrptr_g[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), GLOBAL(C1L78),  ,  , Z2_wrptr_g[8],  ,  , VCC);


--Z2_delayed_wrptr_g[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[7] at LCFF_X49_Y20_N17
Z2_delayed_wrptr_g[7] = DFFEAS(Z2L16, GLOBAL(A1L14), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z2_delayed_wrptr_g[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[6] at LCFF_X51_Y20_N3
Z2_delayed_wrptr_g[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), GLOBAL(C1L78),  ,  , Z2_wrptr_g[6],  ,  , VCC);


--Z2_delayed_wrptr_g[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[5] at LCFF_X51_Y20_N27
Z2_delayed_wrptr_g[5] = DFFEAS(Z2L13, GLOBAL(A1L14), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z2_delayed_wrptr_g[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[4] at LCFF_X51_Y20_N1
Z2_delayed_wrptr_g[4] = DFFEAS(Z2L11, GLOBAL(A1L14), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z2_delayed_wrptr_g[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[3] at LCFF_X51_Y20_N23
Z2_delayed_wrptr_g[3] = DFFEAS(Z2L9, GLOBAL(A1L14), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z2_delayed_wrptr_g[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[2] at LCFF_X51_Y20_N5
Z2_delayed_wrptr_g[2] = DFFEAS(Z2L7, GLOBAL(A1L14), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--Z2_delayed_wrptr_g[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[1] at LCFF_X51_Y19_N3
Z2_delayed_wrptr_g[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), GLOBAL(C1L78),  ,  , Z2_wrptr_g[1],  ,  , VCC);


--Z2_delayed_wrptr_g[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[0] at LCFF_X51_Y20_N9
Z2_delayed_wrptr_g[0] = DFFEAS(Z2L4, GLOBAL(A1L14), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--G1L32 is Sdram_Control_4Port:u6|Equal~1129 at LCCOMB_X31_Y17_N2
G1L32 = !G1_ST[0] & G1L21 & !G1_ST[2] & G1L24;


--G1L34 is Sdram_Control_4Port:u6|IN_REQ~138 at LCCOMB_X31_Y17_N4
G1L34 = G1_Write & (G1L31 # !G1L32 & G1_IN_REQ) # !G1_Write & (G1_IN_REQ);


--Z2_rdaclr is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdaclr at LCFF_X33_Y1_N17
Z2_rdaclr = DFFEAS(Z2L22, !GLOBAL(MB1L2), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--E1_mDVAL is RAW2RGB_2X:u4|mDVAL at LCFF_X27_Y16_N29
E1_mDVAL = DFFEAS(E1L108, GLOBAL(A1L11), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--GB1_parity_ff is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity_ff at LCFF_X25_Y16_N13
GB1_parity_ff = DFFEAS(GB1_parity, GLOBAL(A1L11), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--GB1_parity is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity at LCCOMB_X25_Y16_N12
GB1_parity = GB1_parity_ff & !Z1_valid_wrreq & VCC # !GB1_parity_ff & Z1_valid_wrreq;

--GB1L31 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity~COUT at LCCOMB_X25_Y16_N12
GB1L31 = CARRY(!GB1_parity_ff & Z1_valid_wrreq);


--GB1_countera0 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera0 at LCCOMB_X25_Y16_N14
GB1_countera0 = Z1_valid_wrreq & (GB1L31 $ (GND # !GB1_counter_ffa[0])) # !Z1_valid_wrreq & (GB1_counter_ffa[0] # GND);

--GB1L12 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera0~COUT at LCCOMB_X25_Y16_N14
GB1L12 = CARRY(!GB1L31 # !Z1_valid_wrreq);


--GB1_countera1 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera1 at LCCOMB_X25_Y16_N16
GB1_countera1 = GB1L12 & (GB1_power_modified_counter_values[1] & VCC) # !GB1L12 & (GB1_counter_ffa[0] $ (!GB1_power_modified_counter_values[1] & VCC));

--GB1L14 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera1~COUT at LCCOMB_X25_Y16_N16
GB1L14 = CARRY(GB1_counter_ffa[0] & !GB1L12);


--GB1_countera2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera2 at LCCOMB_X25_Y16_N18
GB1_countera2 = GB1L14 & (GB1_power_modified_counter_values[1] $ (GB1_power_modified_counter_values[2] & VCC)) # !GB1L14 & (GB1_power_modified_counter_values[2] # GND);

--GB1L16 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera2~COUT at LCCOMB_X25_Y16_N18
GB1L16 = CARRY(GB1_power_modified_counter_values[1] # !GB1L14);


--GB1_countera3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera3 at LCCOMB_X25_Y16_N20
GB1_countera3 = GB1L16 & GB1_power_modified_counter_values[3] & (VCC) # !GB1L16 & (GB1_power_modified_counter_values[2] $ (GB1_power_modified_counter_values[3] # GND));

--GB1L18 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera3~COUT at LCCOMB_X25_Y16_N20
GB1L18 = CARRY(!GB1_power_modified_counter_values[2] & !GB1L16);


--GB1_countera4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera4 at LCCOMB_X25_Y16_N22
GB1_countera4 = GB1L18 & (GB1_power_modified_counter_values[3] $ (GB1_power_modified_counter_values[4] & VCC)) # !GB1L18 & (GB1_power_modified_counter_values[4] # GND);

--GB1L20 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera4~COUT at LCCOMB_X25_Y16_N22
GB1L20 = CARRY(GB1_power_modified_counter_values[3] # !GB1L18);


--GB1_countera5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera5 at LCCOMB_X25_Y16_N24
GB1_countera5 = GB1L20 & GB1_power_modified_counter_values[5] & (VCC) # !GB1L20 & (GB1_power_modified_counter_values[4] $ (GB1_power_modified_counter_values[5] # GND));

--GB1L22 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera5~COUT at LCCOMB_X25_Y16_N24
GB1L22 = CARRY(!GB1_power_modified_counter_values[4] & !GB1L20);


--GB1_countera6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera6 at LCCOMB_X25_Y16_N26
GB1_countera6 = GB1L22 & (GB1_power_modified_counter_values[5] $ (GB1_power_modified_counter_values[6] & VCC)) # !GB1L22 & (GB1_power_modified_counter_values[6] # GND);

--GB1L24 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera6~COUT at LCCOMB_X25_Y16_N26
GB1L24 = CARRY(GB1_power_modified_counter_values[5] # !GB1L22);


--GB1_countera7 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera7 at LCCOMB_X25_Y16_N28
GB1_countera7 = GB1L24 & GB1_power_modified_counter_values[7] & (VCC) # !GB1L24 & (GB1_power_modified_counter_values[6] $ (GB1_power_modified_counter_values[7] # GND));

--GB1L26 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera7~COUT at LCCOMB_X25_Y16_N28
GB1L26 = CARRY(!GB1_power_modified_counter_values[6] & !GB1L24);


--GB1_countera8 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera8 at LCCOMB_X25_Y16_N30
GB1_countera8 = GB1L26 $ GB1_power_modified_counter_values[8];


--BB1_parity_ff is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity_ff at LCFF_X27_Y17_N5
BB1_parity_ff = DFFEAS(BB1_parity, GLOBAL(MB1L2), GLOBAL(Z2L21),  ,  ,  ,  ,  ,  );


--BB1_parity is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity at LCCOMB_X27_Y17_N4
BB1_parity = Z1_rdcnt_addr_ena & (BB1_parity_ff $ VCC) # !Z1_rdcnt_addr_ena & BB1_parity_ff & VCC;

--BB1L31 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity~COUT at LCCOMB_X27_Y17_N4
BB1L31 = CARRY(Z1_rdcnt_addr_ena & BB1_parity_ff);


--BB1_countera0 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0 at LCCOMB_X27_Y17_N6
BB1_countera0 = Z1_rdcnt_addr_ena & (BB1L31 $ (GND # !BB1_power_modified_counter_values[0])) # !Z1_rdcnt_addr_ena & (BB1_power_modified_counter_values[0] # GND);

--BB1L12 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0~COUT at LCCOMB_X27_Y17_N6
BB1L12 = CARRY(!BB1L31 # !Z1_rdcnt_addr_ena);


--BB1_countera1 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1 at LCCOMB_X27_Y17_N8
BB1_countera1 = BB1L12 & (BB1_power_modified_counter_values[1] & VCC) # !BB1L12 & (BB1_power_modified_counter_values[0] $ (BB1_power_modified_counter_values[1] # GND));

--BB1L14 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1~COUT at LCCOMB_X27_Y17_N8
BB1L14 = CARRY(!BB1_power_modified_counter_values[0] & !BB1L12);


--BB1_countera2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2 at LCCOMB_X27_Y17_N10
BB1_countera2 = BB1L14 & (BB1_power_modified_counter_values[1] $ (BB1_power_modified_counter_values[2] & VCC)) # !BB1L14 & (BB1_power_modified_counter_values[2] # GND);

--BB1L16 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2~COUT at LCCOMB_X27_Y17_N10
BB1L16 = CARRY(BB1_power_modified_counter_values[1] # !BB1L14);


--BB1_countera3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3 at LCCOMB_X27_Y17_N12
BB1_countera3 = BB1L16 & (BB1_power_modified_counter_values[3] & VCC) # !BB1L16 & (BB1_power_modified_counter_values[2] $ (BB1_power_modified_counter_values[3] # GND));

--BB1L18 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3~COUT at LCCOMB_X27_Y17_N12
BB1L18 = CARRY(!BB1_power_modified_counter_values[2] & !BB1L16);


--BB1_countera4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4 at LCCOMB_X27_Y17_N14
BB1_countera4 = BB1L18 & (BB1_power_modified_counter_values[3] $ (BB1_power_modified_counter_values[4] & VCC)) # !BB1L18 & (BB1_power_modified_counter_values[4] # GND);

--BB1L20 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4~COUT at LCCOMB_X27_Y17_N14
BB1L20 = CARRY(BB1_power_modified_counter_values[3] # !BB1L18);


--BB1_countera5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5 at LCCOMB_X27_Y17_N16
BB1_countera5 = BB1L20 & BB1_power_modified_counter_values[5] & (VCC) # !BB1L20 & (BB1_power_modified_counter_values[4] $ (BB1_power_modified_counter_values[5] # GND));

--BB1L22 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5~COUT at LCCOMB_X27_Y17_N16
BB1L22 = CARRY(!BB1_power_modified_counter_values[4] & !BB1L20);


--BB1_countera6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6 at LCCOMB_X27_Y17_N18
BB1_countera6 = BB1L22 & (BB1_power_modified_counter_values[5] $ (BB1_power_modified_counter_values[6] & VCC)) # !BB1L22 & (BB1_power_modified_counter_values[6] # GND);

--BB1L24 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6~COUT at LCCOMB_X27_Y17_N18
BB1L24 = CARRY(BB1_power_modified_counter_values[5] # !BB1L22);


--BB1_countera7 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7 at LCCOMB_X27_Y17_N20
BB1_countera7 = BB1L24 & BB1_power_modified_counter_values[7] & (VCC) # !BB1L24 & (BB1_power_modified_counter_values[6] $ (BB1_power_modified_counter_values[7] # GND));

--BB1L26 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7~COUT at LCCOMB_X27_Y17_N20
BB1L26 = CARRY(!BB1_power_modified_counter_values[6] & !BB1L24);


--BB1_countera8 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera8 at LCCOMB_X27_Y17_N22
BB1_countera8 = BB1L26 $ BB1_power_modified_counter_values[8];


--E1_mCCD_B[5] is RAW2RGB_2X:u4|mCCD_B[5] at LCFF_X28_Y12_N21
E1_mCCD_B[5] = DFFEAS(E1L28, GLOBAL(A1L11), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--J1_Z_Cont[0] is Mirror_Col_2X:u8|Z_Cont[0] at LCFF_X27_Y9_N13
J1_Z_Cont[0] = DFFEAS(J1L4, GLOBAL(A1L11), GLOBAL(C1L81),  ,  ,  ,  , J1L1,  );


--J1_Z_Cont[1] is Mirror_Col_2X:u8|Z_Cont[1] at LCFF_X27_Y9_N15
J1_Z_Cont[1] = DFFEAS(J1L8, GLOBAL(A1L11), GLOBAL(C1L81),  ,  ,  ,  , J1L1,  );


--J1_Z_Cont[2] is Mirror_Col_2X:u8|Z_Cont[2] at LCFF_X27_Y9_N17
J1_Z_Cont[2] = DFFEAS(J1L12, GLOBAL(A1L11), GLOBAL(C1L81),  ,  ,  ,  , J1L1,  );


--J1_Z_Cont[3] is Mirror_Col_2X:u8|Z_Cont[3] at LCFF_X27_Y9_N19
J1_Z_Cont[3] = DFFEAS(J1L16, GLOBAL(A1L11), GLOBAL(C1L81),  ,  ,  ,  , J1L1,  );


--J1_Z_Cont[4] is Mirror_Col_2X:u8|Z_Cont[4] at LCFF_X27_Y9_N21
J1_Z_Cont[4] = DFFEAS(J1L20, GLOBAL(A1L11), GLOBAL(C1L81),  ,  ,  ,  , J1L1,  );


--J1_Z_Cont[5] is Mirror_Col_2X:u8|Z_Cont[5] at LCFF_X27_Y9_N23
J1_Z_Cont[5] = DFFEAS(J1L24, GLOBAL(A1L11), GLOBAL(C1L81),  ,  ,  ,  , J1L1,  );


--J1_Z_Cont[6] is Mirror_Col_2X:u8|Z_Cont[6] at LCFF_X27_Y9_N25
J1_Z_Cont[6] = DFFEAS(J1L28, GLOBAL(A1L11), GLOBAL(C1L81),  ,  ,  ,  , J1L1,  );


--J1_Z_Cont[7] is Mirror_Col_2X:u8|Z_Cont[7] at LCFF_X27_Y9_N27
J1_Z_Cont[7] = DFFEAS(J1L32, GLOBAL(A1L11), GLOBAL(C1L81),  ,  ,  ,  , J1L1,  );


--J1_Z_Cont[8] is Mirror_Col_2X:u8|Z_Cont[8] at LCFF_X27_Y9_N29
J1_Z_Cont[8] = DFFEAS(J1L35, GLOBAL(A1L11), GLOBAL(C1L81),  ,  ,  ,  , J1L1,  );


--J1_Z_Cont[9] is Mirror_Col_2X:u8|Z_Cont[9] at LCFF_X27_Y9_N31
J1_Z_Cont[9] = DFFEAS(J1L38, GLOBAL(A1L11), GLOBAL(C1L81),  ,  ,  ,  , J1L1,  );


--J1L40 is Mirror_Col_2X:u8|add~271 at LCCOMB_X27_Y9_N6
J1L40 = J1_Z_Cont[8] $ J1_Z_Cont[7];


--J1L41 is Mirror_Col_2X:u8|add~272 at LCCOMB_X27_Y9_N2
J1L41 = J1_Z_Cont[9] $ (!J1_Z_Cont[8] & !J1_Z_Cont[7]);


--L1_mDVAL is RAW2RGB_4X:v4|mDVAL at LCFF_X51_Y23_N23
L1_mDVAL = DFFEAS(L1L109, GLOBAL(A1L14), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--GB2_parity_ff is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity_ff at LCFF_X50_Y20_N13
GB2_parity_ff = DFFEAS(GB2_parity, GLOBAL(A1L14), GLOBAL(C1L78),  ,  ,  ,  ,  ,  );


--GB2_parity is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity at LCCOMB_X50_Y20_N12
GB2_parity = Z2_valid_wrreq & !GB2_parity_ff # !Z2_valid_wrreq & GB2_parity_ff & VCC;

--GB2L31 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity~COUT at LCCOMB_X50_Y20_N12
GB2L31 = CARRY(Z2_valid_wrreq & !GB2_parity_ff);


--GB2_countera0 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera0 at LCCOMB_X50_Y20_N14
GB2_countera0 = Z2_valid_wrreq & (GB2L31 $ (GND # !GB2_counter_ffa[0])) # !Z2_valid_wrreq & (GB2_counter_ffa[0] # GND);

--GB2L12 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera0~COUT at LCCOMB_X50_Y20_N14
GB2L12 = CARRY(!GB2L31 # !Z2_valid_wrreq);


--GB2_countera1 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera1 at LCCOMB_X50_Y20_N16
GB2_countera1 = GB2L12 & GB2_power_modified_counter_values[1] & (VCC) # !GB2L12 & (GB2_counter_ffa[0] $ (!GB2_power_modified_counter_values[1] & VCC));

--GB2L14 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera1~COUT at LCCOMB_X50_Y20_N16
GB2L14 = CARRY(GB2_counter_ffa[0] & !GB2L12);


--GB2_countera2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera2 at LCCOMB_X50_Y20_N18
GB2_countera2 = GB2L14 & (GB2_power_modified_counter_values[1] $ (GB2_power_modified_counter_values[2] & VCC)) # !GB2L14 & (GB2_power_modified_counter_values[2] # GND);

--GB2L16 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera2~COUT at LCCOMB_X50_Y20_N18
GB2L16 = CARRY(GB2_power_modified_counter_values[1] # !GB2L14);


--GB2_countera3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera3 at LCCOMB_X50_Y20_N20
GB2_countera3 = GB2L16 & GB2_power_modified_counter_values[3] & (VCC) # !GB2L16 & (GB2_power_modified_counter_values[2] $ (GB2_power_modified_counter_values[3] # GND));

--GB2L18 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera3~COUT at LCCOMB_X50_Y20_N20
GB2L18 = CARRY(!GB2_power_modified_counter_values[2] & !GB2L16);


--GB2_countera4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera4 at LCCOMB_X50_Y20_N22
GB2_countera4 = GB2L18 & (GB2_power_modified_counter_values[3] $ (GB2_power_modified_counter_values[4] & VCC)) # !GB2L18 & (GB2_power_modified_counter_values[4] # GND);

--GB2L20 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera4~COUT at LCCOMB_X50_Y20_N22
GB2L20 = CARRY(GB2_power_modified_counter_values[3] # !GB2L18);


--GB2_countera5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera5 at LCCOMB_X50_Y20_N24
GB2_countera5 = GB2L20 & GB2_power_modified_counter_values[5] & (VCC) # !GB2L20 & (GB2_power_modified_counter_values[4] $ (GB2_power_modified_counter_values[5] # GND));

--GB2L22 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera5~COUT at LCCOMB_X50_Y20_N24
GB2L22 = CARRY(!GB2_power_modified_counter_values[4] & !GB2L20);


--GB2_countera6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera6 at LCCOMB_X50_Y20_N26
GB2_countera6 = GB2L22 & (GB2_power_modified_counter_values[5] $ (GB2_power_modified_counter_values[6] & VCC)) # !GB2L22 & (GB2_power_modified_counter_values[6] # GND);

--GB2L24 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera6~COUT at LCCOMB_X50_Y20_N26
GB2L24 = CARRY(GB2_power_modified_counter_values[5] # !GB2L22);


--GB2_countera7 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera7 at LCCOMB_X50_Y20_N28
GB2_countera7 = GB2L24 & GB2_power_modified_counter_values[7] & (VCC) # !GB2L24 & (GB2_power_modified_counter_values[6] $ (GB2_power_modified_counter_values[7] # GND));

--GB2L26 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera7~COUT at LCCOMB_X50_Y20_N28
GB2L26 = CARRY(!GB2_power_modified_counter_values[6] & !GB2L24);


--GB2_countera8 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|countera8 at LCCOMB_X50_Y20_N30
GB2_countera8 = GB2L26 $ GB2_power_modified_counter_values[8];


--BB2_parity_ff is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity_ff at LCFF_X50_Y19_N9
BB2_parity_ff = DFFEAS(BB2_parity, GLOBAL(MB1L2), GLOBAL(Z2L21),  ,  ,  ,  ,  ,  );


--BB2_parity is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity at LCCOMB_X50_Y19_N8
BB2_parity = BB2_parity_ff & (Z2_rdcnt_addr_ena $ VCC) # !BB2_parity_ff & Z2_rdcnt_addr_ena & VCC;

--BB2L31 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity~COUT at LCCOMB_X50_Y19_N8
BB2L31 = CARRY(BB2_parity_ff & Z2_rdcnt_addr_ena);


--BB2_countera0 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0 at LCCOMB_X50_Y19_N10
BB2_countera0 = Z2_rdcnt_addr_ena & (BB2L31 $ (GND # !BB2_power_modified_counter_values[0])) # !Z2_rdcnt_addr_ena & (BB2_power_modified_counter_values[0] # GND);

--BB2L12 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0~COUT at LCCOMB_X50_Y19_N10
BB2L12 = CARRY(!BB2L31 # !Z2_rdcnt_addr_ena);


--BB2_countera1 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1 at LCCOMB_X50_Y19_N12
BB2_countera1 = BB2L12 & (BB2_power_modified_counter_values[1] & VCC) # !BB2L12 & (BB2_power_modified_counter_values[0] $ (BB2_power_modified_counter_values[1] # GND));

--BB2L14 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1~COUT at LCCOMB_X50_Y19_N12
BB2L14 = CARRY(!BB2_power_modified_counter_values[0] & !BB2L12);


--BB2_countera2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2 at LCCOMB_X50_Y19_N14
BB2_countera2 = BB2L14 & (BB2_power_modified_counter_values[1] $ (BB2_power_modified_counter_values[2] & VCC)) # !BB2L14 & (BB2_power_modified_counter_values[2] # GND);

--BB2L16 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2~COUT at LCCOMB_X50_Y19_N14
BB2L16 = CARRY(BB2_power_modified_counter_values[1] # !BB2L14);


--BB2_countera3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3 at LCCOMB_X50_Y19_N16
BB2_countera3 = BB2L16 & BB2_power_modified_counter_values[3] & (VCC) # !BB2L16 & (BB2_power_modified_counter_values[2] $ (BB2_power_modified_counter_values[3] # GND));

--BB2L18 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3~COUT at LCCOMB_X50_Y19_N16
BB2L18 = CARRY(!BB2_power_modified_counter_values[2] & !BB2L16);


--BB2_countera4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4 at LCCOMB_X50_Y19_N18
BB2_countera4 = BB2L18 & (BB2_power_modified_counter_values[3] $ (BB2_power_modified_counter_values[4] & VCC)) # !BB2L18 & (BB2_power_modified_counter_values[4] # GND);

--BB2L20 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4~COUT at LCCOMB_X50_Y19_N18
BB2L20 = CARRY(BB2_power_modified_counter_values[3] # !BB2L18);


--BB2_countera5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5 at LCCOMB_X50_Y19_N20
BB2_countera5 = BB2L20 & BB2_power_modified_counter_values[5] & (VCC) # !BB2L20 & (BB2_power_modified_counter_values[4] $ (BB2_power_modified_counter_values[5] # GND));

--BB2L22 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5~COUT at LCCOMB_X50_Y19_N20
BB2L22 = CARRY(!BB2_power_modified_counter_values[4] & !BB2L20);


--BB2_countera6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6 at LCCOMB_X50_Y19_N22
BB2_countera6 = BB2L22 & (BB2_power_modified_counter_values[5] $ (BB2_power_modified_counter_values[6] & VCC)) # !BB2L22 & (BB2_power_modified_counter_values[6] # GND);

--BB2L24 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6~COUT at LCCOMB_X50_Y19_N22
BB2L24 = CARRY(BB2_power_modified_counter_values[5] # !BB2L22);


--BB2_countera7 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7 at LCCOMB_X50_Y19_N24
BB2_countera7 = BB2L24 & BB2_power_modified_counter_values[7] & (VCC) # !BB2L24 & (BB2_power_modified_counter_values[6] $ (BB2_power_modified_counter_values[7] # GND));

--BB2L26 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7~COUT at LCCOMB_X50_Y19_N24
BB2L26 = CARRY(!BB2_power_modified_counter_values[6] & !BB2L24);


--BB2_countera8 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera8 at LCCOMB_X50_Y19_N26
BB2_countera8 = BB2L26 $ BB2_power_modified_counter_values[8];


--L1_mCCD_B[5] is RAW2RGB_4X:v4|mCCD_B[5] at LCFF_X50_Y24_N9
L1_mCCD_B[5] = DFFEAS(L1L28, GLOBAL(A1L14), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--K1_Z_Cont[0] is Mirror_Col_4X:u9|Z_Cont[0] at LCFF_X51_Y21_N13
K1_Z_Cont[0] = DFFEAS(K1L4, GLOBAL(A1L14), GLOBAL(C1L81),  ,  ,  ,  , K1L1,  );


--K1_Z_Cont[1] is Mirror_Col_4X:u9|Z_Cont[1] at LCFF_X51_Y21_N15
K1_Z_Cont[1] = DFFEAS(K1L8, GLOBAL(A1L14), GLOBAL(C1L81),  ,  ,  ,  , K1L1,  );


--K1_Z_Cont[2] is Mirror_Col_4X:u9|Z_Cont[2] at LCFF_X51_Y21_N17
K1_Z_Cont[2] = DFFEAS(K1L12, GLOBAL(A1L14), GLOBAL(C1L81),  ,  ,  ,  , K1L1,  );


--K1_Z_Cont[3] is Mirror_Col_4X:u9|Z_Cont[3] at LCFF_X51_Y21_N19
K1_Z_Cont[3] = DFFEAS(K1L16, GLOBAL(A1L14), GLOBAL(C1L81),  ,  ,  ,  , K1L1,  );


--K1_Z_Cont[4] is Mirror_Col_4X:u9|Z_Cont[4] at LCFF_X51_Y21_N21
K1_Z_Cont[4] = DFFEAS(K1L20, GLOBAL(A1L14), GLOBAL(C1L81),  ,  ,  ,  , K1L1,  );


--K1_Z_Cont[5] is Mirror_Col_4X:u9|Z_Cont[5] at LCFF_X51_Y21_N23
K1_Z_Cont[5] = DFFEAS(K1L24, GLOBAL(A1L14), GLOBAL(C1L81),  ,  ,  ,  , K1L1,  );


--K1_Z_Cont[6] is Mirror_Col_4X:u9|Z_Cont[6] at LCFF_X51_Y21_N25
K1_Z_Cont[6] = DFFEAS(K1L28, GLOBAL(A1L14), GLOBAL(C1L81),  ,  ,  ,  , K1L1,  );


--K1_Z_Cont[7] is Mirror_Col_4X:u9|Z_Cont[7] at LCFF_X51_Y21_N27
K1_Z_Cont[7] = DFFEAS(K1L31, GLOBAL(A1L14), GLOBAL(C1L81),  ,  ,  ,  , K1L1,  );


--K1_Z_Cont[8] is Mirror_Col_4X:u9|Z_Cont[8] at LCFF_X51_Y21_N29
K1_Z_Cont[8] = DFFEAS(K1L34, GLOBAL(A1L14), GLOBAL(C1L81),  ,  ,  ,  , K1L1,  );


--K1L39 is Mirror_Col_4X:u9|add~274 at LCCOMB_X51_Y21_N10
K1L39 = K1_Z_Cont[6] $ K1_Z_Cont[7];


--K1L40 is Mirror_Col_4X:u9|add~275 at LCCOMB_X51_Y21_N4
K1L40 = K1_Z_Cont[8] $ (!K1_Z_Cont[7] & !K1_Z_Cont[6]);


--E1_mCCD_B[6] is RAW2RGB_2X:u4|mCCD_B[6] at LCFF_X28_Y12_N13
E1_mCCD_B[6] = DFFEAS(E1L30, GLOBAL(A1L11), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--L1_mCCD_B[6] is RAW2RGB_4X:v4|mCCD_B[6] at LCFF_X50_Y24_N11
L1_mCCD_B[6] = DFFEAS(L1L30, GLOBAL(A1L14), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--E1_mCCD_B[7] is RAW2RGB_2X:u4|mCCD_B[7] at LCFF_X27_Y12_N9
E1_mCCD_B[7] = DFFEAS(E1L32, GLOBAL(A1L11), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--L1_mCCD_B[7] is RAW2RGB_4X:v4|mCCD_B[7] at LCFF_X51_Y23_N15
L1_mCCD_B[7] = DFFEAS(L1L32, GLOBAL(A1L14), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--E1_mCCD_B[8] is RAW2RGB_2X:u4|mCCD_B[8] at LCFF_X27_Y14_N29
E1_mCCD_B[8] = DFFEAS(E1L34, GLOBAL(A1L11), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--L1_mCCD_B[8] is RAW2RGB_4X:v4|mCCD_B[8] at LCFF_X51_Y25_N19
L1_mCCD_B[8] = DFFEAS(L1L34, GLOBAL(A1L14), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--E1_mCCD_B[9] is RAW2RGB_2X:u4|mCCD_B[9] at LCFF_X27_Y14_N5
E1_mCCD_B[9] = DFFEAS(E1L36, GLOBAL(A1L11), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--L1_mCCD_B[9] is RAW2RGB_4X:v4|mCCD_B[9] at LCFF_X51_Y25_N29
L1_mCCD_B[9] = DFFEAS(L1L36, GLOBAL(A1L14), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--E1_mCCD_G[6] is RAW2RGB_2X:u4|mCCD_G[6] at LCFF_X27_Y13_N21
E1_mCCD_G[6] = DFFEAS(E1L51, GLOBAL(A1L11), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--L1_mCCD_G[6] is RAW2RGB_4X:v4|mCCD_G[6] at LCFF_X51_Y24_N23
L1_mCCD_G[6] = DFFEAS(L1L51, GLOBAL(A1L14), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--E1_mCCD_G[7] is RAW2RGB_2X:u4|mCCD_G[7] at LCFF_X27_Y13_N23
E1_mCCD_G[7] = DFFEAS(E1L54, GLOBAL(A1L11), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--L1_mCCD_G[7] is RAW2RGB_4X:v4|mCCD_G[7] at LCFF_X51_Y24_N25
L1_mCCD_G[7] = DFFEAS(L1L54, GLOBAL(A1L14), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--E1_mCCD_G[8] is RAW2RGB_2X:u4|mCCD_G[8] at LCFF_X27_Y13_N25
E1_mCCD_G[8] = DFFEAS(E1L57, GLOBAL(A1L11), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--L1_mCCD_G[8] is RAW2RGB_4X:v4|mCCD_G[8] at LCFF_X51_Y24_N27
L1_mCCD_G[8] = DFFEAS(L1L57, GLOBAL(A1L14), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--E1_mCCD_G[9] is RAW2RGB_2X:u4|mCCD_G[9] at LCFF_X27_Y13_N27
E1_mCCD_G[9] = DFFEAS(E1L60, GLOBAL(A1L11), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--L1_mCCD_G[9] is RAW2RGB_4X:v4|mCCD_G[9] at LCFF_X51_Y24_N29
L1_mCCD_G[9] = DFFEAS(L1L60, GLOBAL(A1L14), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--E1_mCCD_G[10] is RAW2RGB_2X:u4|mCCD_G[10] at LCFF_X27_Y13_N29
E1_mCCD_G[10] = DFFEAS(E1L63, GLOBAL(A1L11), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--L1_mCCD_G[10] is RAW2RGB_4X:v4|mCCD_G[10] at LCFF_X51_Y24_N31
L1_mCCD_G[10] = DFFEAS(L1L63, GLOBAL(A1L14), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--E1_mCCD_R[5] is RAW2RGB_2X:u4|mCCD_R[5] at LCFF_X28_Y12_N9
E1_mCCD_R[5] = DFFEAS(E1L72, GLOBAL(A1L11), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--L1_mCCD_R[5] is RAW2RGB_4X:v4|mCCD_R[5] at LCFF_X50_Y24_N15
L1_mCCD_R[5] = DFFEAS(L1L72, GLOBAL(A1L14), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--E1_mCCD_R[6] is RAW2RGB_2X:u4|mCCD_R[6] at LCFF_X28_Y12_N5
E1_mCCD_R[6] = DFFEAS(E1L74, GLOBAL(A1L11), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--L1_mCCD_R[6] is RAW2RGB_4X:v4|mCCD_R[6] at LCFF_X50_Y24_N1
L1_mCCD_R[6] = DFFEAS(L1L74, GLOBAL(A1L14), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--E1_mCCD_R[7] is RAW2RGB_2X:u4|mCCD_R[7] at LCFF_X27_Y12_N29
E1_mCCD_R[7] = DFFEAS(E1L76, GLOBAL(A1L11), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--L1_mCCD_R[7] is RAW2RGB_4X:v4|mCCD_R[7] at LCFF_X51_Y23_N9
L1_mCCD_R[7] = DFFEAS(L1L76, GLOBAL(A1L14), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--E1_mCCD_R[8] is RAW2RGB_2X:u4|mCCD_R[8] at LCFF_X27_Y14_N15
E1_mCCD_R[8] = DFFEAS(E1L78, GLOBAL(A1L11), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--L1_mCCD_R[8] is RAW2RGB_4X:v4|mCCD_R[8] at LCFF_X51_Y25_N31
L1_mCCD_R[8] = DFFEAS(L1L78, GLOBAL(A1L14), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--E1_mCCD_R[9] is RAW2RGB_2X:u4|mCCD_R[9] at LCFF_X27_Y14_N9
E1_mCCD_R[9] = DFFEAS(E1L80, GLOBAL(A1L11), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--L1_mCCD_R[9] is RAW2RGB_4X:v4|mCCD_R[9] at LCFF_X51_Y25_N9
L1_mCCD_R[9] = DFFEAS(L1L80, GLOBAL(A1L14), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--NB1_END is I2C_CCD_Config:u7|I2C_Controller:u0|END at LCFF_X47_Y15_N5
NB1_END = DFFEAS(NB1L14, GLOBAL(H2L39), GLOBAL(A1L306),  ,  ,  ,  ,  ,  );


--H1_mSetup_ST.0010 is I2C_CCD_Config:u7|mSetup_ST.0010 at LCFF_X48_Y15_N3
H1_mSetup_ST.0010 = DFFEAS(H1L127, GLOBAL(H2L39), GLOBAL(A1L306),  , H1L38,  ,  ,  ,  );


--H1_mSetup_ST.0001 is I2C_CCD_Config:u7|mSetup_ST.0001 at LCFF_X48_Y15_N27
H1_mSetup_ST.0001 = DFFEAS(H1L40, GLOBAL(H2L39), GLOBAL(A1L306),  , H1L38,  ,  ,  ,  );


--H1L39 is I2C_CCD_Config:u7|Select~135 at LCCOMB_X48_Y15_N8
H1L39 = H1_mI2C_GO & (NB1_END # !H1_mSetup_ST.0001) # !H1_mI2C_GO & !H1_mSetup_ST.0010 & (!H1_mSetup_ST.0001);


--H1_LUT_INDEX[2] is I2C_CCD_Config:u7|LUT_INDEX[2] at LCFF_X49_Y14_N13
H1_LUT_INDEX[2] = DFFEAS(H1L20, GLOBAL(H2L39), GLOBAL(A1L306),  , H1L29,  ,  ,  ,  );


--H1_LUT_INDEX[1] is I2C_CCD_Config:u7|LUT_INDEX[1] at LCFF_X49_Y14_N11
H1_LUT_INDEX[1] = DFFEAS(H1L17, GLOBAL(H2L39), GLOBAL(A1L306),  , H1L29,  ,  ,  ,  );


--H1_LUT_INDEX[3] is I2C_CCD_Config:u7|LUT_INDEX[3] at LCFF_X49_Y14_N15
H1_LUT_INDEX[3] = DFFEAS(H1L23, GLOBAL(H2L39), GLOBAL(A1L306),  , H1L29,  ,  ,  ,  );


--H1L37 is I2C_CCD_Config:u7|LessThan~308 at LCCOMB_X48_Y14_N26
H1L37 = !H1_LUT_INDEX[1] & !H1_LUT_INDEX[2] & !H1_LUT_INDEX[3];


--H1_LUT_INDEX[0] is I2C_CCD_Config:u7|LUT_INDEX[0] at LCFF_X49_Y14_N9
H1_LUT_INDEX[0] = DFFEAS(H1L14, GLOBAL(H2L39), GLOBAL(A1L306),  , H1L29,  ,  ,  ,  );


--H1_LUT_INDEX[4] is I2C_CCD_Config:u7|LUT_INDEX[4] at LCFF_X49_Y14_N17
H1_LUT_INDEX[4] = DFFEAS(H1L26, GLOBAL(H2L39), GLOBAL(A1L306),  , H1L29,  ,  ,  ,  );


--H1_LUT_INDEX[5] is I2C_CCD_Config:u7|LUT_INDEX[5] at LCFF_X49_Y14_N19
H1_LUT_INDEX[5] = DFFEAS(H1L30, GLOBAL(H2L39), GLOBAL(A1L306),  , H1L29,  ,  ,  ,  );


--H1L38 is I2C_CCD_Config:u7|LessThan~309 at LCCOMB_X48_Y14_N24
H1L38 = !H1_LUT_INDEX[5] & (H1L37 & !H1_LUT_INDEX[0] # !H1_LUT_INDEX[4]);


--H1_mI2C_CLK_DIV[1] is I2C_CCD_Config:u7|mI2C_CLK_DIV[1] at LCFF_X37_Y19_N3
H1_mI2C_CLK_DIV[1] = DFFEAS(H1L47, GLOBAL(A1L18), GLOBAL(A1L306),  ,  ,  ,  , H1L36,  );


--H1_mI2C_CLK_DIV[0] is I2C_CCD_Config:u7|mI2C_CLK_DIV[0] at LCFF_X37_Y19_N1
H1_mI2C_CLK_DIV[0] = DFFEAS(H1L44, GLOBAL(A1L18), GLOBAL(A1L306),  ,  ,  ,  , H1L36,  );


--H1L44 is I2C_CCD_Config:u7|mI2C_CLK_DIV[0]~239 at LCCOMB_X37_Y19_N0
H1L44 = H1_mI2C_CLK_DIV[0] $ VCC;

--H1L45 is I2C_CCD_Config:u7|mI2C_CLK_DIV[0]~240 at LCCOMB_X37_Y19_N0
H1L45 = CARRY(H1_mI2C_CLK_DIV[0]);


--H1L47 is I2C_CCD_Config:u7|mI2C_CLK_DIV[1]~241 at LCCOMB_X37_Y19_N2
H1L47 = H1_mI2C_CLK_DIV[1] & !H1L45 # !H1_mI2C_CLK_DIV[1] & (H1L45 # GND);

--H1L48 is I2C_CCD_Config:u7|mI2C_CLK_DIV[1]~242 at LCCOMB_X37_Y19_N2
H1L48 = CARRY(!H1L45 # !H1_mI2C_CLK_DIV[1]);


--H1L50 is I2C_CCD_Config:u7|mI2C_CLK_DIV[2]~243 at LCCOMB_X37_Y19_N4
H1L50 = H1_mI2C_CLK_DIV[2] & (H1L48 $ GND) # !H1_mI2C_CLK_DIV[2] & !H1L48 & VCC;

--H1L51 is I2C_CCD_Config:u7|mI2C_CLK_DIV[2]~244 at LCCOMB_X37_Y19_N4
H1L51 = CARRY(H1_mI2C_CLK_DIV[2] & !H1L48);


--H1L53 is I2C_CCD_Config:u7|mI2C_CLK_DIV[3]~245 at LCCOMB_X37_Y19_N6
H1L53 = H1_mI2C_CLK_DIV[3] & !H1L51 # !H1_mI2C_CLK_DIV[3] & (H1L51 # GND);

--H1L54 is I2C_CCD_Config:u7|mI2C_CLK_DIV[3]~246 at LCCOMB_X37_Y19_N6
H1L54 = CARRY(!H1L51 # !H1_mI2C_CLK_DIV[3]);


--H1L56 is I2C_CCD_Config:u7|mI2C_CLK_DIV[4]~247 at LCCOMB_X37_Y19_N8
H1L56 = H1_mI2C_CLK_DIV[4] & (H1L54 $ GND) # !H1_mI2C_CLK_DIV[4] & !H1L54 & VCC;

--H1L57 is I2C_CCD_Config:u7|mI2C_CLK_DIV[4]~248 at LCCOMB_X37_Y19_N8
H1L57 = CARRY(H1_mI2C_CLK_DIV[4] & !H1L54);


--H1L59 is I2C_CCD_Config:u7|mI2C_CLK_DIV[5]~249 at LCCOMB_X37_Y19_N10
H1L59 = H1_mI2C_CLK_DIV[5] & !H1L57 # !H1_mI2C_CLK_DIV[5] & (H1L57 # GND);

--H1L60 is I2C_CCD_Config:u7|mI2C_CLK_DIV[5]~250 at LCCOMB_X37_Y19_N10
H1L60 = CARRY(!H1L57 # !H1_mI2C_CLK_DIV[5]);


--H1L62 is I2C_CCD_Config:u7|mI2C_CLK_DIV[6]~251 at LCCOMB_X37_Y19_N12
H1L62 = H1_mI2C_CLK_DIV[6] & (H1L60 $ GND) # !H1_mI2C_CLK_DIV[6] & !H1L60 & VCC;

--H1L63 is I2C_CCD_Config:u7|mI2C_CLK_DIV[6]~252 at LCCOMB_X37_Y19_N12
H1L63 = CARRY(H1_mI2C_CLK_DIV[6] & !H1L60);


--H1L65 is I2C_CCD_Config:u7|mI2C_CLK_DIV[7]~253 at LCCOMB_X37_Y19_N14
H1L65 = H1_mI2C_CLK_DIV[7] & !H1L63 # !H1_mI2C_CLK_DIV[7] & (H1L63 # GND);

--H1L66 is I2C_CCD_Config:u7|mI2C_CLK_DIV[7]~254 at LCCOMB_X37_Y19_N14
H1L66 = CARRY(!H1L63 # !H1_mI2C_CLK_DIV[7]);


--H1L68 is I2C_CCD_Config:u7|mI2C_CLK_DIV[8]~255 at LCCOMB_X37_Y19_N16
H1L68 = H1_mI2C_CLK_DIV[8] & (H1L66 $ GND) # !H1_mI2C_CLK_DIV[8] & !H1L66 & VCC;

--H1L69 is I2C_CCD_Config:u7|mI2C_CLK_DIV[8]~256 at LCCOMB_X37_Y19_N16
H1L69 = CARRY(H1_mI2C_CLK_DIV[8] & !H1L66);


--H1L71 is I2C_CCD_Config:u7|mI2C_CLK_DIV[9]~257 at LCCOMB_X37_Y19_N18
H1L71 = H1_mI2C_CLK_DIV[9] & !H1L69 # !H1_mI2C_CLK_DIV[9] & (H1L69 # GND);

--H1L72 is I2C_CCD_Config:u7|mI2C_CLK_DIV[9]~258 at LCCOMB_X37_Y19_N18
H1L72 = CARRY(!H1L69 # !H1_mI2C_CLK_DIV[9]);


--H1L74 is I2C_CCD_Config:u7|mI2C_CLK_DIV[10]~259 at LCCOMB_X37_Y19_N20
H1L74 = H1_mI2C_CLK_DIV[10] & (H1L72 $ GND) # !H1_mI2C_CLK_DIV[10] & !H1L72 & VCC;

--H1L75 is I2C_CCD_Config:u7|mI2C_CLK_DIV[10]~260 at LCCOMB_X37_Y19_N20
H1L75 = CARRY(H1_mI2C_CLK_DIV[10] & !H1L72);


--H1L77 is I2C_CCD_Config:u7|mI2C_CLK_DIV[11]~261 at LCCOMB_X37_Y19_N22
H1L77 = H1_mI2C_CLK_DIV[11] & !H1L75 # !H1_mI2C_CLK_DIV[11] & (H1L75 # GND);

--H1L78 is I2C_CCD_Config:u7|mI2C_CLK_DIV[11]~262 at LCCOMB_X37_Y19_N22
H1L78 = CARRY(!H1L75 # !H1_mI2C_CLK_DIV[11]);


--H1L80 is I2C_CCD_Config:u7|mI2C_CLK_DIV[12]~263 at LCCOMB_X37_Y19_N24
H1L80 = H1_mI2C_CLK_DIV[12] & (H1L78 $ GND) # !H1_mI2C_CLK_DIV[12] & !H1L78 & VCC;

--H1L81 is I2C_CCD_Config:u7|mI2C_CLK_DIV[12]~264 at LCCOMB_X37_Y19_N24
H1L81 = CARRY(H1_mI2C_CLK_DIV[12] & !H1L78);


--H1L83 is I2C_CCD_Config:u7|mI2C_CLK_DIV[13]~265 at LCCOMB_X37_Y19_N26
H1L83 = H1_mI2C_CLK_DIV[13] & !H1L81 # !H1_mI2C_CLK_DIV[13] & (H1L81 # GND);

--H1L84 is I2C_CCD_Config:u7|mI2C_CLK_DIV[13]~266 at LCCOMB_X37_Y19_N26
H1L84 = CARRY(!H1L81 # !H1_mI2C_CLK_DIV[13]);


--H1L86 is I2C_CCD_Config:u7|mI2C_CLK_DIV[14]~267 at LCCOMB_X37_Y19_N28
H1L86 = H1_mI2C_CLK_DIV[14] & (H1L84 $ GND) # !H1_mI2C_CLK_DIV[14] & !H1L84 & VCC;

--H1L87 is I2C_CCD_Config:u7|mI2C_CLK_DIV[14]~268 at LCCOMB_X37_Y19_N28
H1L87 = CARRY(H1_mI2C_CLK_DIV[14] & !H1L84);


--H1L89 is I2C_CCD_Config:u7|mI2C_CLK_DIV[15]~269 at LCCOMB_X37_Y19_N30
H1L89 = H1L87 $ H1_mI2C_CLK_DIV[15];


--H1_mI2C_DATA[2] is I2C_CCD_Config:u7|mI2C_DATA[2] at LCFF_X47_Y13_N31
H1_mI2C_DATA[2] = DFFEAS(H1L99, GLOBAL(H2L39),  ,  , H1L121, SW[10],  , H1L114, H1_LUT_INDEX[0]);


--H1_mI2C_DATA[8] is I2C_CCD_Config:u7|mI2C_DATA[8] at LCFF_X48_Y14_N15
H1_mI2C_DATA[8] = DFFEAS(H1L129, GLOBAL(H2L39),  ,  , H1L121,  ,  ,  ,  );


--H1_mI2C_DATA[9] is I2C_CCD_Config:u7|mI2C_DATA[9] at LCFF_X49_Y13_N5
H1_mI2C_DATA[9] = DFFEAS(H1L130, GLOBAL(H2L39),  ,  , H1L121,  ,  , H1_LUT_INDEX[4],  );


--H1_mI2C_DATA[1] is I2C_CCD_Config:u7|mI2C_DATA[1] at LCFF_X47_Y13_N15
H1_mI2C_DATA[1] = DFFEAS(H1L96, GLOBAL(H2L39),  ,  , H1L121, SW[9],  , H1L114, H1_LUT_INDEX[0]);


--H1_mI2C_DATA[7] is I2C_CCD_Config:u7|mI2C_DATA[7] at LCFF_X48_Y13_N1
H1_mI2C_DATA[7] = DFFEAS(H1L11, GLOBAL(H2L39),  ,  , H1L121,  ,  ,  ,  );


--H1_mI2C_DATA[0] is I2C_CCD_Config:u7|mI2C_DATA[0] at LCFF_X47_Y13_N11
H1_mI2C_DATA[0] = DFFEAS(H1L93, GLOBAL(H2L39),  ,  , H1L121, SW[8],  , H1L114, H1_LUT_INDEX[0]);


--H1_mI2C_DATA[4] is I2C_CCD_Config:u7|mI2C_DATA[4] at LCFF_X47_Y13_N17
H1_mI2C_DATA[4] = DFFEAS(H1L105, GLOBAL(H2L39),  ,  , H1L121, SW[12],  , H1L114, H1_LUT_INDEX[0]);


--H1_mI2C_DATA[10] is I2C_CCD_Config:u7|mI2C_DATA[10] at LCFF_X49_Y13_N11
H1_mI2C_DATA[10] = DFFEAS(H1L131, GLOBAL(H2L39),  ,  , H1L121,  ,  , H1_LUT_INDEX[4],  );


--H1_mI2C_DATA[11] is I2C_CCD_Config:u7|mI2C_DATA[11] at LCFF_X49_Y13_N1
H1_mI2C_DATA[11] = DFFEAS(H1L132, GLOBAL(H2L39),  ,  , H1L121,  ,  , H1_LUT_INDEX[4],  );


--H1_mI2C_DATA[3] is I2C_CCD_Config:u7|mI2C_DATA[3] at LCFF_X47_Y13_N23
H1_mI2C_DATA[3] = DFFEAS(H1L102, GLOBAL(H2L39),  ,  , H1L121, SW[11],  , H1L114, H1_LUT_INDEX[0]);


--H1_mI2C_DATA[6] is I2C_CCD_Config:u7|mI2C_DATA[6] at LCFF_X47_Y13_N7
H1_mI2C_DATA[6] = DFFEAS(H1L109, GLOBAL(H2L39),  ,  , H1L121, SW[14],  , H1L114, H1_LUT_INDEX[0]);


--H1_mI2C_DATA[5] is I2C_CCD_Config:u7|mI2C_DATA[5] at LCFF_X48_Y14_N9
H1_mI2C_DATA[5] = DFFEAS(H1L7, GLOBAL(H2L39),  ,  , H1L121,  ,  ,  ,  );


--H1_mI2C_DATA[15] is I2C_CCD_Config:u7|mI2C_DATA[15] at LCFF_X49_Y14_N27
H1_mI2C_DATA[15] = DFFEAS(H1L133, GLOBAL(H2L39),  ,  , H1L121,  ,  , H1_LUT_INDEX[0],  );


--H1_mI2C_DATA[13] is I2C_CCD_Config:u7|mI2C_DATA[13] at LCFF_X48_Y14_N3
H1_mI2C_DATA[13] = DFFEAS(H1L135, GLOBAL(H2L39),  ,  , H1L121,  ,  ,  ,  );


--NB2_END is I2C_CCD_Config:v7|I2C_Controller:u0|END at LCFF_X49_Y10_N9
NB2_END = DFFEAS(NB2L14, GLOBAL(H2L39), GLOBAL(A1L306),  ,  ,  ,  ,  ,  );


--H2_mSetup_ST.0010 is I2C_CCD_Config:v7|mSetup_ST.0010 at LCFF_X48_Y10_N13
H2_mSetup_ST.0010 = DFFEAS(H2L76, GLOBAL(H2L39), GLOBAL(A1L306),  , H2L33,  ,  ,  ,  );


--H2_mSetup_ST.0001 is I2C_CCD_Config:v7|mSetup_ST.0001 at LCFF_X48_Y10_N1
H2_mSetup_ST.0001 = DFFEAS(H2L35, GLOBAL(H2L39), GLOBAL(A1L306),  , H2L33,  ,  ,  ,  );


--H2L34 is I2C_CCD_Config:v7|Select~135 at LCCOMB_X48_Y10_N8
H2L34 = H2_mI2C_GO & (NB2_END # !H2_mSetup_ST.0001) # !H2_mI2C_GO & !H2_mSetup_ST.0010 & (!H2_mSetup_ST.0001);


--H2_LUT_INDEX[2] is I2C_CCD_Config:v7|LUT_INDEX[2] at LCFF_X48_Y12_N9
H2_LUT_INDEX[2] = DFFEAS(H2L20, GLOBAL(H2L39), GLOBAL(A1L306),  , H2L29,  ,  ,  ,  );


--H2_LUT_INDEX[1] is I2C_CCD_Config:v7|LUT_INDEX[1] at LCFF_X48_Y12_N7
H2_LUT_INDEX[1] = DFFEAS(H2L17, GLOBAL(H2L39), GLOBAL(A1L306),  , H2L29,  ,  ,  ,  );


--H2_LUT_INDEX[3] is I2C_CCD_Config:v7|LUT_INDEX[3] at LCFF_X48_Y12_N11
H2_LUT_INDEX[3] = DFFEAS(H2L23, GLOBAL(H2L39), GLOBAL(A1L306),  , H2L29,  ,  ,  ,  );


--H2L32 is I2C_CCD_Config:v7|LessThan~78 at LCCOMB_X48_Y11_N8
H2L32 = !H2_LUT_INDEX[1] & !H2_LUT_INDEX[2] & !H2_LUT_INDEX[3];


--H2_LUT_INDEX[0] is I2C_CCD_Config:v7|LUT_INDEX[0] at LCFF_X48_Y12_N5
H2_LUT_INDEX[0] = DFFEAS(H2L14, GLOBAL(H2L39), GLOBAL(A1L306),  , H2L29,  ,  ,  ,  );


--H2_LUT_INDEX[4] is I2C_CCD_Config:v7|LUT_INDEX[4] at LCFF_X48_Y12_N13
H2_LUT_INDEX[4] = DFFEAS(H2L26, GLOBAL(H2L39), GLOBAL(A1L306),  , H2L29,  ,  ,  ,  );


--H2_LUT_INDEX[5] is I2C_CCD_Config:v7|LUT_INDEX[5] at LCFF_X48_Y12_N15
H2_LUT_INDEX[5] = DFFEAS(H2L30, GLOBAL(H2L39), GLOBAL(A1L306),  , H2L29,  ,  ,  ,  );


--H2L33 is I2C_CCD_Config:v7|LessThan~79 at LCCOMB_X48_Y11_N16
H2L33 = !H2_LUT_INDEX[5] & (H2L32 & !H2_LUT_INDEX[0] # !H2_LUT_INDEX[4]);


--H2_mI2C_DATA[2] is I2C_CCD_Config:v7|mI2C_DATA[2] at LCFF_X47_Y12_N27
H2_mI2C_DATA[2] = DFFEAS(H2L48, GLOBAL(H2L39),  ,  , H2L70, SW[10],  , H2L59, H2_LUT_INDEX[0]);


--H2_mI2C_DATA[8] is I2C_CCD_Config:v7|mI2C_DATA[8] at LCFF_X48_Y11_N5
H2_mI2C_DATA[8] = DFFEAS(H2L78, GLOBAL(H2L39),  ,  , H2L70,  ,  ,  ,  );


--H2_mI2C_DATA[9] is I2C_CCD_Config:v7|mI2C_DATA[9] at LCFF_X46_Y11_N5
H2_mI2C_DATA[9] = DFFEAS(H2L79, GLOBAL(H2L39),  ,  , H2L70,  ,  , H2_LUT_INDEX[4],  );


--H2_mI2C_DATA[1] is I2C_CCD_Config:v7|mI2C_DATA[1] at LCFF_X47_Y12_N11
H2_mI2C_DATA[1] = DFFEAS(H2L45, GLOBAL(H2L39),  ,  , H2L70, SW[9],  , H2L59, H2_LUT_INDEX[0]);


--H2_mI2C_DATA[7] is I2C_CCD_Config:v7|mI2C_DATA[7] at LCFF_X48_Y12_N1
H2_mI2C_DATA[7] = DFFEAS(H2L11, GLOBAL(H2L39),  ,  , H2L70,  ,  ,  ,  );


--H2_mI2C_DATA[0] is I2C_CCD_Config:v7|mI2C_DATA[0] at LCFF_X47_Y12_N13
H2_mI2C_DATA[0] = DFFEAS(H2L42, GLOBAL(H2L39),  ,  , H2L70, SW[8],  , H2L59, H2_LUT_INDEX[0]);


--H2_mI2C_DATA[4] is I2C_CCD_Config:v7|mI2C_DATA[4] at LCFF_X47_Y12_N9
H2_mI2C_DATA[4] = DFFEAS(H2L54, GLOBAL(H2L39),  ,  , H2L70, SW[12],  , H2L59, H2_LUT_INDEX[0]);


--H2_mI2C_DATA[10] is I2C_CCD_Config:v7|mI2C_DATA[10] at LCFF_X46_Y11_N13
H2_mI2C_DATA[10] = DFFEAS(H2L80, GLOBAL(H2L39),  ,  , H2L70,  ,  , H2_LUT_INDEX[4],  );


--H2_mI2C_DATA[11] is I2C_CCD_Config:v7|mI2C_DATA[11] at LCFF_X46_Y11_N15
H2_mI2C_DATA[11] = DFFEAS(H2L81, GLOBAL(H2L39),  ,  , H2L70,  ,  , H2_LUT_INDEX[4],  );


--H2_mI2C_DATA[3] is I2C_CCD_Config:v7|mI2C_DATA[3] at LCFF_X47_Y12_N17
H2_mI2C_DATA[3] = DFFEAS(H2L51, GLOBAL(H2L39),  ,  , H2L70, SW[11],  , H2L59, H2_LUT_INDEX[0]);


--H2_mI2C_DATA[6] is I2C_CCD_Config:v7|mI2C_DATA[6] at LCFF_X47_Y12_N19
H2_mI2C_DATA[6] = DFFEAS(H2L61, GLOBAL(H2L39),  ,  , H2L70, SW[14],  , H2L59, H2_LUT_INDEX[0]);


--H2_mI2C_DATA[5] is I2C_CCD_Config:v7|mI2C_DATA[5] at LCFF_X48_Y11_N25
H2_mI2C_DATA[5] = DFFEAS(H2L7, GLOBAL(H2L39),  ,  , H2L70,  ,  ,  ,  );


--H2_mI2C_DATA[15] is I2C_CCD_Config:v7|mI2C_DATA[15] at LCFF_X48_Y12_N17
H2_mI2C_DATA[15] = DFFEAS(H2L82, GLOBAL(H2L39),  ,  , H2L70,  ,  , H2_LUT_INDEX[0],  );


--H2_mI2C_DATA[13] is I2C_CCD_Config:v7|mI2C_DATA[13] at LCFF_X48_Y11_N11
H2_mI2C_DATA[13] = DFFEAS(H2L84, GLOBAL(H2L39),  ,  , H2L70,  ,  ,  ,  );


--U1L71 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]~959 at LCCOMB_X36_Y18_N0
U1L71 = U1_init_timer[0] $ VCC;

--U1L72 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]~960 at LCCOMB_X36_Y18_N0
U1L72 = CARRY(U1_init_timer[0]);


--U1L74 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[1]~961 at LCCOMB_X36_Y18_N2
U1L74 = U1_init_timer[1] & !U1L72 # !U1_init_timer[1] & (U1L72 # GND);

--U1L75 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[1]~962 at LCCOMB_X36_Y18_N2
U1L75 = CARRY(!U1L72 # !U1_init_timer[1]);


--U1L77 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[2]~963 at LCCOMB_X36_Y18_N4
U1L77 = U1_init_timer[2] & (U1L75 $ GND) # !U1_init_timer[2] & !U1L75 & VCC;

--U1L78 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[2]~964 at LCCOMB_X36_Y18_N4
U1L78 = CARRY(U1_init_timer[2] & !U1L75);


--U1L80 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[3]~965 at LCCOMB_X36_Y18_N6
U1L80 = U1_init_timer[3] & !U1L78 # !U1_init_timer[3] & (U1L78 # GND);

--U1L81 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[3]~966 at LCCOMB_X36_Y18_N6
U1L81 = CARRY(!U1L78 # !U1_init_timer[3]);


--U1L83 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[4]~967 at LCCOMB_X36_Y18_N8
U1L83 = U1_init_timer[4] & (U1L81 $ GND) # !U1_init_timer[4] & !U1L81 & VCC;

--U1L84 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[4]~968 at LCCOMB_X36_Y18_N8
U1L84 = CARRY(U1_init_timer[4] & !U1L81);


--U1L86 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[5]~969 at LCCOMB_X36_Y18_N10
U1L86 = U1_init_timer[5] & !U1L84 # !U1_init_timer[5] & (U1L84 # GND);

--U1L87 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[5]~970 at LCCOMB_X36_Y18_N10
U1L87 = CARRY(!U1L84 # !U1_init_timer[5]);


--U1L89 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[6]~971 at LCCOMB_X36_Y18_N12
U1L89 = U1_init_timer[6] & (U1L87 $ GND) # !U1_init_timer[6] & !U1L87 & VCC;

--U1L90 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[6]~972 at LCCOMB_X36_Y18_N12
U1L90 = CARRY(U1_init_timer[6] & !U1L87);


--U1L92 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[7]~973 at LCCOMB_X36_Y18_N14
U1L92 = U1_init_timer[7] & !U1L90 # !U1_init_timer[7] & (U1L90 # GND);

--U1L93 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[7]~974 at LCCOMB_X36_Y18_N14
U1L93 = CARRY(!U1L90 # !U1_init_timer[7]);


--U1L95 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[8]~975 at LCCOMB_X36_Y18_N16
U1L95 = U1_init_timer[8] & (U1L93 $ GND) # !U1_init_timer[8] & !U1L93 & VCC;

--U1L96 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[8]~976 at LCCOMB_X36_Y18_N16
U1L96 = CARRY(U1_init_timer[8] & !U1L93);


--U1L98 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[9]~977 at LCCOMB_X36_Y18_N18
U1L98 = U1_init_timer[9] & !U1L96 # !U1_init_timer[9] & (U1L96 # GND);

--U1L99 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[9]~978 at LCCOMB_X36_Y18_N18
U1L99 = CARRY(!U1L96 # !U1_init_timer[9]);


--U1L101 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[10]~979 at LCCOMB_X36_Y18_N20
U1L101 = U1_init_timer[10] & (U1L99 $ GND) # !U1_init_timer[10] & !U1L99 & VCC;

--U1L102 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[10]~980 at LCCOMB_X36_Y18_N20
U1L102 = CARRY(U1_init_timer[10] & !U1L99);


--U1L20 is Sdram_Control_4Port:u6|control_interface:control1|LessThan~424 at LCCOMB_X36_Y19_N14
U1L20 = !U1_init_timer[2] & !U1_init_timer[1] & !U1_init_timer[0];


--U1L21 is Sdram_Control_4Port:u6|control_interface:control1|LessThan~425 at LCCOMB_X36_Y19_N16
U1L21 = U1L14 & (U1L20 # !U1_init_timer[3]) # !U1_init_timer[7];


--U1L22 is Sdram_Control_4Port:u6|control_interface:control1|LessThan~426 at LCCOMB_X36_Y19_N4
U1L22 = !U1_init_timer[8] & U1L21 # !U1_init_timer[9] # !U1L17;


--U1L23 is Sdram_Control_4Port:u6|control_interface:control1|LessThan~427 at LCCOMB_X36_Y19_N8
U1L23 = !U1_init_timer[15] & (U1L22 & !U1_init_timer[13] # !U1_init_timer[14]);


--U1L104 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[11]~981 at LCCOMB_X36_Y18_N22
U1L104 = U1_init_timer[11] & !U1L102 # !U1_init_timer[11] & (U1L102 # GND);

--U1L105 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[11]~982 at LCCOMB_X36_Y18_N22
U1L105 = CARRY(!U1L102 # !U1_init_timer[11]);


--U1L107 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[12]~983 at LCCOMB_X36_Y18_N24
U1L107 = U1_init_timer[12] & (U1L105 $ GND) # !U1_init_timer[12] & !U1L105 & VCC;

--U1L108 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[12]~984 at LCCOMB_X36_Y18_N24
U1L108 = CARRY(U1_init_timer[12] & !U1L105);


--U1L110 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[13]~985 at LCCOMB_X36_Y18_N26
U1L110 = U1_init_timer[13] & !U1L108 # !U1_init_timer[13] & (U1L108 # GND);

--U1L111 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[13]~986 at LCCOMB_X36_Y18_N26
U1L111 = CARRY(!U1L108 # !U1_init_timer[13]);


--U1L113 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[14]~987 at LCCOMB_X36_Y18_N28
U1L113 = U1_init_timer[14] & (U1L111 $ GND) # !U1_init_timer[14] & !U1L111 & VCC;

--U1L114 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[14]~988 at LCCOMB_X36_Y18_N28
U1L114 = CARRY(U1_init_timer[14] & !U1L111);


--U1L116 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]~989 at LCCOMB_X36_Y18_N30
U1L116 = U1L114 $ U1_init_timer[15];


--T1_command_delay[1] is Sdram_Control_4Port:u6|command:command1|command_delay[1] at LCFF_X35_Y20_N11
T1_command_delay[1] = DFFEAS(T1L68, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--T1L67 is Sdram_Control_4Port:u6|command:command1|command_delay~319 at LCCOMB_X35_Y20_N4
T1L67 = !U1_INIT_REQ & (T1L56 # T1_command_delay[1]);


--G1L383 is Sdram_Control_4Port:u6|rWR1_ADDR[8]~1098 at LCCOMB_X30_Y18_N0
G1L383 = G1_rWR1_ADDR[8] $ VCC;

--G1L384 is Sdram_Control_4Port:u6|rWR1_ADDR[8]~1099 at LCCOMB_X30_Y18_N0
G1L384 = CARRY(G1_rWR1_ADDR[8]);


--G1L389 is Sdram_Control_4Port:u6|rWR1_ADDR[10]~1100 at LCCOMB_X30_Y19_N22
G1L389 = !G1_rWR1_ADDR[20] & C1_oRST_0 & !G1_rWR1_ADDR[22] & !G1_rWR1_ADDR[19];


--G1L37 is Sdram_Control_4Port:u6|LessThan~1266 at LCCOMB_X30_Y18_N30
G1L37 = !G1_rWR1_ADDR[9] # !G1_rWR1_ADDR[10] # !G1_rWR1_ADDR[8] # !G1_rWR1_ADDR[11];


--G1L38 is Sdram_Control_4Port:u6|LessThan~1267 at LCCOMB_X33_Y18_N20
G1L38 = !G1_rWR1_ADDR[12] # !G1_rWR1_ADDR[14] # !G1_rWR1_ADDR[15] # !G1_rWR1_ADDR[13];


--G1L390 is Sdram_Control_4Port:u6|rWR1_ADDR[10]~1101 at LCCOMB_X31_Y20_N16
G1L390 = !G1_rWR1_ADDR[17] & !G1_rWR1_ADDR[16] & (G1L38 # G1L37);


--G1L391 is Sdram_Control_4Port:u6|rWR1_ADDR[10]~1102 at LCCOMB_X30_Y19_N4
G1L391 = G1_rWR1_ADDR[21] # !G1L390 & G1_rWR1_ADDR[18] # !G1L389;


--G1L392 is Sdram_Control_4Port:u6|rWR1_ADDR[10]~1103 at LCCOMB_X29_Y18_N14
G1L392 = G1_WR_MASK[0] & G1_mWR_DONE # !C1_oRST_0;


--G1L333 is Sdram_Control_4Port:u6|rRD2_ADDR[8]~1595 at LCCOMB_X31_Y19_N0
G1L333 = G1_rRD2_ADDR[8] $ VCC;

--G1L334 is Sdram_Control_4Port:u6|rRD2_ADDR[8]~1596 at LCCOMB_X31_Y19_N0
G1L334 = CARRY(G1_rRD2_ADDR[8]);


--G1L372 is Sdram_Control_4Port:u6|rRD2_ADDR[21]~1597 at LCCOMB_X30_Y19_N28
G1L372 = C1_oRST_0 & !G1_rRD2_ADDR[21] & !G1_rRD2_ADDR[22];


--G1L39 is Sdram_Control_4Port:u6|LessThan~1268 at LCCOMB_X32_Y19_N2
G1L39 = !G1_rRD2_ADDR[8] & !G1_rRD2_ADDR[9] # !G1_rRD2_ADDR[10];


--G1L40 is Sdram_Control_4Port:u6|LessThan~1269 at LCCOMB_X32_Y19_N22
G1L40 = G1L39 & !G1_rRD2_ADDR[11] # !G1_rRD2_ADDR[13] # !G1_rRD2_ADDR[12];


--G1L41 is Sdram_Control_4Port:u6|LessThan~1270 at LCCOMB_X31_Y18_N4
G1L41 = !G1_rRD2_ADDR[15] & G1L40 & !G1_rRD2_ADDR[14] # !G1_rRD2_ADDR[16];


--G1L373 is Sdram_Control_4Port:u6|rRD2_ADDR[21]~1598 at LCCOMB_X32_Y19_N10
G1L373 = !G1_rRD2_ADDR[19] & !G1_rRD2_ADDR[18] & !G1_rRD2_ADDR[17];


--G1L374 is Sdram_Control_4Port:u6|rRD2_ADDR[21]~1599 at LCCOMB_X30_Y19_N30
G1L374 = G1_rRD2_ADDR[20] & (!G1L41 # !G1L373) # !G1L372;


--G1L375 is Sdram_Control_4Port:u6|rRD2_ADDR[21]~1600 at LCCOMB_X30_Y19_N6
G1L375 = G1_RD_MASK[1] & G1_mRD_DONE # !C1_oRST_0;


--G1L149 is Sdram_Control_4Port:u6|add~2869 at LCCOMB_X34_Y18_N2
G1L149 = G1_rWR2_ADDR[8] $ VCC;

--G1L150 is Sdram_Control_4Port:u6|add~2870 at LCCOMB_X34_Y18_N2
G1L150 = CARRY(G1_rWR2_ADDR[8]);


--G1L42 is Sdram_Control_4Port:u6|LessThan~1271 at LCCOMB_X35_Y18_N4
G1L42 = !G1_rWR2_ADDR[8] # !G1_rWR2_ADDR[10] # !G1_rWR2_ADDR[9] # !G1_rWR2_ADDR[11];


--G1L43 is Sdram_Control_4Port:u6|LessThan~1272 at LCCOMB_X35_Y18_N24
G1L43 = G1_rWR2_ADDR[12] & G1_rWR2_ADDR[13] & !G1L42;


--G1L44 is Sdram_Control_4Port:u6|LessThan~1273 at LCCOMB_X35_Y18_N22
G1L44 = !G1_rWR2_ADDR[14] & !G1_rWR2_ADDR[15] & !G1L43 # !G1_rWR2_ADDR[16];


--G1L45 is Sdram_Control_4Port:u6|LessThan~1274 at LCCOMB_X35_Y18_N6
G1L45 = !G1_rWR2_ADDR[19] & !G1_rWR2_ADDR[17] & !G1_rWR2_ADDR[18] & G1L44;


--G1L46 is Sdram_Control_4Port:u6|LessThan~1275 at LCCOMB_X35_Y18_N8
G1L46 = !G1_rWR2_ADDR[21] & !G1_rWR2_ADDR[22] & (G1L45 # !G1_rWR2_ADDR[20]);


--G1L448 is Sdram_Control_4Port:u6|rWR2_ADDR~1818 at LCCOMB_X35_Y18_N12
G1L448 = G1L46 & C1_oRST_0 & G1L149;


--G1L441 is Sdram_Control_4Port:u6|rWR2_ADDR[16]~1819 at LCCOMB_X30_Y19_N2
G1L441 = G1_mWR_DONE & G1_WR_MASK[1] # !C1_oRST_0;


--G1L281 is Sdram_Control_4Port:u6|rRD1_ADDR[8]~1622 at LCCOMB_X33_Y19_N0
G1L281 = G1_rRD1_ADDR[8] $ VCC;

--G1L282 is Sdram_Control_4Port:u6|rRD1_ADDR[8]~1623 at LCCOMB_X33_Y19_N0
G1L282 = CARRY(G1_rRD1_ADDR[8]);


--G1L302 is Sdram_Control_4Port:u6|rRD1_ADDR[15]~1624 at LCCOMB_X30_Y19_N8
G1L302 = !G1_rRD1_ADDR[19] & C1_oRST_0 & !G1_rRD1_ADDR[22] & !G1_rRD1_ADDR[20];


--G1L303 is Sdram_Control_4Port:u6|rRD1_ADDR[15]~1625 at LCCOMB_X33_Y18_N0
G1L303 = G1_rRD1_ADDR[11] # G1_rRD1_ADDR[9] & G1_rRD1_ADDR[8] & G1_rRD1_ADDR[10];


--G1L304 is Sdram_Control_4Port:u6|rRD1_ADDR[15]~1626 at LCCOMB_X33_Y18_N24
G1L304 = G1_rRD1_ADDR[15] & (G1_rRD1_ADDR[13] # G1L303 & G1_rRD1_ADDR[12]);


--G1L305 is Sdram_Control_4Port:u6|rRD1_ADDR[15]~1627 at LCCOMB_X33_Y18_N10
G1L305 = !G1_rRD1_ADDR[17] & !G1_rRD1_ADDR[16] & (!G1L304 # !G1_rRD1_ADDR[14]);


--G1L306 is Sdram_Control_4Port:u6|rRD1_ADDR[15]~1628 at LCCOMB_X30_Y19_N12
G1L306 = G1_rRD1_ADDR[21] # G1_rRD1_ADDR[18] & !G1L305 # !G1L302;


--G1L307 is Sdram_Control_4Port:u6|rRD1_ADDR[15]~1629 at LCCOMB_X29_Y19_N4
G1L307 = G1_RD_MASK[0] & G1_mRD_DONE # !C1_oRST_0;


--G1L116 is Sdram_Control_4Port:u6|Select~184 at LCCOMB_X31_Y17_N0
G1L116 = !G1L28 & (G1_ST[1] # !G1L23 # !G1_ST[0]);


--G1L11 is Sdram_Control_4Port:u6|CMD[1]~690 at LCCOMB_X32_Y17_N0
G1L11 = G1L27 & (G1L26 & U1_CMD_ACK # !G1L97) # !G1L27 & G1L26 & (U1_CMD_ACK);


--G1L117 is Sdram_Control_4Port:u6|Select~185 at LCCOMB_X31_Y17_N28
G1L117 = G1L28 & (G1_ST[1] # !G1L23 # !G1_ST[0]);


--T1_rp_shift[1] is Sdram_Control_4Port:u6|command:command1|rp_shift[1] at LCFF_X35_Y20_N29
T1_rp_shift[1] = DFFEAS(T1L104, GLOBAL(MB1L2),  ,  , T1L101,  ,  ,  ,  );


--T1L103 is Sdram_Control_4Port:u6|command:command1|rp_shift~806 at LCCOMB_X35_Y20_N2
T1L103 = !U1_INIT_REQ & (T1_rp_shift[1] # T1_command_done & !T1_command_delay[0]);


--T1L48 is Sdram_Control_4Port:u6|command:command1|always0~9 at LCCOMB_X35_Y20_N16
T1L48 = !T1_do_reada & !U1_REF_REQ & T1L51 & U1_READA;


--T1L88 is Sdram_Control_4Port:u6|command:command1|ex_read~107 at LCCOMB_X34_Y20_N24
T1L88 = T1L48 & (!G1_PM_STOP # !T1L100) # !T1L48 & T1_ex_read & (!G1_PM_STOP # !T1L100);


--T1L90 is Sdram_Control_4Port:u6|command:command1|ex_write~107 at LCCOMB_X34_Y20_N10
T1L90 = T1L49 & (!G1_PM_STOP # !T1L100) # !T1L49 & T1_ex_write & (!G1_PM_STOP # !T1L100);


--U1L120 is Sdram_Control_4Port:u6|control_interface:control1|timer[0]~251 at LCCOMB_X37_Y20_N0
U1L120 = U1_timer[0] $ VCC;

--U1L121 is Sdram_Control_4Port:u6|control_interface:control1|timer[0]~252 at LCCOMB_X37_Y20_N0
U1L121 = CARRY(U1_timer[0]);


--U1L33 is Sdram_Control_4Port:u6|control_interface:control1|REF_REQ~23 at LCCOMB_X36_Y20_N14
U1L33 = U1_INIT_REQ # T1_REF_ACK;


--U1L123 is Sdram_Control_4Port:u6|control_interface:control1|timer[1]~253 at LCCOMB_X37_Y20_N2
U1L123 = U1_timer[1] & U1L121 & VCC # !U1_timer[1] & !U1L121;

--U1L124 is Sdram_Control_4Port:u6|control_interface:control1|timer[1]~254 at LCCOMB_X37_Y20_N2
U1L124 = CARRY(!U1_timer[1] & !U1L121);


--U1L126 is Sdram_Control_4Port:u6|control_interface:control1|timer[2]~255 at LCCOMB_X37_Y20_N4
U1L126 = U1_timer[2] & (GND # !U1L124) # !U1_timer[2] & (U1L124 $ GND);

--U1L127 is Sdram_Control_4Port:u6|control_interface:control1|timer[2]~256 at LCCOMB_X37_Y20_N4
U1L127 = CARRY(U1_timer[2] # !U1L124);


--U1L129 is Sdram_Control_4Port:u6|control_interface:control1|timer[3]~257 at LCCOMB_X37_Y20_N6
U1L129 = U1_timer[3] & U1L127 & VCC # !U1_timer[3] & !U1L127;

--U1L130 is Sdram_Control_4Port:u6|control_interface:control1|timer[3]~258 at LCCOMB_X37_Y20_N6
U1L130 = CARRY(!U1_timer[3] & !U1L127);


--U1L132 is Sdram_Control_4Port:u6|control_interface:control1|timer[4]~259 at LCCOMB_X37_Y20_N8
U1L132 = U1_timer[4] & (GND # !U1L130) # !U1_timer[4] & (U1L130 $ GND);

--U1L133 is Sdram_Control_4Port:u6|control_interface:control1|timer[4]~260 at LCCOMB_X37_Y20_N8
U1L133 = CARRY(U1_timer[4] # !U1L130);


--U1L135 is Sdram_Control_4Port:u6|control_interface:control1|timer[5]~261 at LCCOMB_X37_Y20_N10
U1L135 = U1_timer[5] & U1L133 & VCC # !U1_timer[5] & !U1L133;

--U1L136 is Sdram_Control_4Port:u6|control_interface:control1|timer[5]~262 at LCCOMB_X37_Y20_N10
U1L136 = CARRY(!U1_timer[5] & !U1L133);


--U1L138 is Sdram_Control_4Port:u6|control_interface:control1|timer[6]~263 at LCCOMB_X37_Y20_N12
U1L138 = U1_timer[6] & (GND # !U1L136) # !U1_timer[6] & (U1L136 $ GND);

--U1L139 is Sdram_Control_4Port:u6|control_interface:control1|timer[6]~264 at LCCOMB_X37_Y20_N12
U1L139 = CARRY(U1_timer[6] # !U1L136);


--U1L141 is Sdram_Control_4Port:u6|control_interface:control1|timer[7]~265 at LCCOMB_X37_Y20_N14
U1L141 = U1_timer[7] & U1L139 & VCC # !U1_timer[7] & !U1L139;

--U1L142 is Sdram_Control_4Port:u6|control_interface:control1|timer[7]~266 at LCCOMB_X37_Y20_N14
U1L142 = CARRY(!U1_timer[7] & !U1L139);


--U1L144 is Sdram_Control_4Port:u6|control_interface:control1|timer[8]~267 at LCCOMB_X37_Y20_N16
U1L144 = U1_timer[8] & (GND # !U1L142) # !U1_timer[8] & (U1L142 $ GND);

--U1L145 is Sdram_Control_4Port:u6|control_interface:control1|timer[8]~268 at LCCOMB_X37_Y20_N16
U1L145 = CARRY(U1_timer[8] # !U1L142);


--U1L147 is Sdram_Control_4Port:u6|control_interface:control1|timer[9]~269 at LCCOMB_X37_Y20_N18
U1L147 = U1_timer[9] & U1L145 & VCC # !U1_timer[9] & !U1L145;

--U1L148 is Sdram_Control_4Port:u6|control_interface:control1|timer[9]~270 at LCCOMB_X37_Y20_N18
U1L148 = CARRY(!U1_timer[9] & !U1L145);


--U1L150 is Sdram_Control_4Port:u6|control_interface:control1|timer[10]~271 at LCCOMB_X37_Y20_N20
U1L150 = U1_timer[10] & (GND # !U1L148) # !U1_timer[10] & (U1L148 $ GND);

--U1L151 is Sdram_Control_4Port:u6|control_interface:control1|timer[10]~272 at LCCOMB_X37_Y20_N20
U1L151 = CARRY(U1_timer[10] # !U1L148);


--U1L153 is Sdram_Control_4Port:u6|control_interface:control1|timer[11]~273 at LCCOMB_X37_Y20_N22
U1L153 = U1_timer[11] & U1L151 & VCC # !U1_timer[11] & !U1L151;

--U1L154 is Sdram_Control_4Port:u6|control_interface:control1|timer[11]~274 at LCCOMB_X37_Y20_N22
U1L154 = CARRY(!U1_timer[11] & !U1L151);


--U1L156 is Sdram_Control_4Port:u6|control_interface:control1|timer[12]~275 at LCCOMB_X37_Y20_N24
U1L156 = U1_timer[12] & (GND # !U1L154) # !U1_timer[12] & (U1L154 $ GND);

--U1L157 is Sdram_Control_4Port:u6|control_interface:control1|timer[12]~276 at LCCOMB_X37_Y20_N24
U1L157 = CARRY(U1_timer[12] # !U1L154);


--U1L159 is Sdram_Control_4Port:u6|control_interface:control1|timer[13]~277 at LCCOMB_X37_Y20_N26
U1L159 = U1_timer[13] & U1L157 & VCC # !U1_timer[13] & !U1L157;

--U1L160 is Sdram_Control_4Port:u6|control_interface:control1|timer[13]~278 at LCCOMB_X37_Y20_N26
U1L160 = CARRY(!U1_timer[13] & !U1L157);


--U1L162 is Sdram_Control_4Port:u6|control_interface:control1|timer[14]~279 at LCCOMB_X37_Y20_N28
U1L162 = U1_timer[14] & (GND # !U1L160) # !U1_timer[14] & (U1L160 $ GND);

--U1L163 is Sdram_Control_4Port:u6|control_interface:control1|timer[14]~280 at LCCOMB_X37_Y20_N28
U1L163 = CARRY(U1_timer[14] # !U1L160);


--U1L165 is Sdram_Control_4Port:u6|control_interface:control1|timer[15]~281 at LCCOMB_X37_Y20_N30
U1L165 = U1L163 $ !U1_timer[15];


--T1L18 is Sdram_Control_4Port:u6|command:command1|REF_ACK~55 at LCCOMB_X36_Y20_N10
T1L18 = T1_do_refresh & (U1_REF_REQ # T1L56 & T1_REF_ACK) # !T1_do_refresh & T1L56 & T1_REF_ACK;


--G1L336 is Sdram_Control_4Port:u6|rRD2_ADDR[9]~1601 at LCCOMB_X31_Y19_N2
G1L336 = G1_rRD2_ADDR[9] & !G1L334 # !G1_rRD2_ADDR[9] & (G1L334 # GND);

--G1L337 is Sdram_Control_4Port:u6|rRD2_ADDR[9]~1602 at LCCOMB_X31_Y19_N2
G1L337 = CARRY(!G1L334 # !G1_rRD2_ADDR[9]);


--G1L386 is Sdram_Control_4Port:u6|rWR1_ADDR[9]~1104 at LCCOMB_X30_Y18_N2
G1L386 = G1_rWR1_ADDR[9] & !G1L384 # !G1_rWR1_ADDR[9] & (G1L384 # GND);

--G1L387 is Sdram_Control_4Port:u6|rWR1_ADDR[9]~1105 at LCCOMB_X30_Y18_N2
G1L387 = CARRY(!G1L384 # !G1_rWR1_ADDR[9]);


--G1L151 is Sdram_Control_4Port:u6|add~2871 at LCCOMB_X34_Y18_N4
G1L151 = G1_rWR2_ADDR[9] & !G1L150 # !G1_rWR2_ADDR[9] & (G1L150 # GND);

--G1L152 is Sdram_Control_4Port:u6|add~2872 at LCCOMB_X34_Y18_N4
G1L152 = CARRY(!G1L150 # !G1_rWR2_ADDR[9]);


--G1L449 is Sdram_Control_4Port:u6|rWR2_ADDR~1820 at LCCOMB_X35_Y18_N0
G1L449 = C1_oRST_0 & G1L46 & G1L151;


--G1L284 is Sdram_Control_4Port:u6|rRD1_ADDR[9]~1630 at LCCOMB_X33_Y19_N2
G1L284 = G1_rRD1_ADDR[9] & !G1L282 # !G1_rRD1_ADDR[9] & (G1L282 # GND);

--G1L285 is Sdram_Control_4Port:u6|rRD1_ADDR[9]~1631 at LCCOMB_X33_Y19_N2
G1L285 = CARRY(!G1L282 # !G1_rRD1_ADDR[9]);


--G1L393 is Sdram_Control_4Port:u6|rWR1_ADDR[10]~1106 at LCCOMB_X30_Y18_N4
G1L393 = G1_rWR1_ADDR[10] & (G1L387 $ GND) # !G1_rWR1_ADDR[10] & !G1L387 & VCC;

--G1L394 is Sdram_Control_4Port:u6|rWR1_ADDR[10]~1107 at LCCOMB_X30_Y18_N4
G1L394 = CARRY(G1_rWR1_ADDR[10] & !G1L387);


--G1L339 is Sdram_Control_4Port:u6|rRD2_ADDR[10]~1603 at LCCOMB_X31_Y19_N4
G1L339 = G1_rRD2_ADDR[10] & (G1L337 $ GND) # !G1_rRD2_ADDR[10] & !G1L337 & VCC;

--G1L340 is Sdram_Control_4Port:u6|rRD2_ADDR[10]~1604 at LCCOMB_X31_Y19_N4
G1L340 = CARRY(G1_rRD2_ADDR[10] & !G1L337);


--G1L153 is Sdram_Control_4Port:u6|add~2873 at LCCOMB_X34_Y18_N6
G1L153 = G1_rWR2_ADDR[10] & (G1L152 $ GND) # !G1_rWR2_ADDR[10] & !G1L152 & VCC;

--G1L154 is Sdram_Control_4Port:u6|add~2874 at LCCOMB_X34_Y18_N6
G1L154 = CARRY(G1_rWR2_ADDR[10] & !G1L152);


--G1L450 is Sdram_Control_4Port:u6|rWR2_ADDR~1821 at LCCOMB_X35_Y18_N20
G1L450 = C1_oRST_0 & G1L46 & G1L153;


--G1L287 is Sdram_Control_4Port:u6|rRD1_ADDR[10]~1632 at LCCOMB_X33_Y19_N4
G1L287 = G1_rRD1_ADDR[10] & (G1L285 $ GND) # !G1_rRD1_ADDR[10] & !G1L285 & VCC;

--G1L288 is Sdram_Control_4Port:u6|rRD1_ADDR[10]~1633 at LCCOMB_X33_Y19_N4
G1L288 = CARRY(G1_rRD1_ADDR[10] & !G1L285);


--G1L342 is Sdram_Control_4Port:u6|rRD2_ADDR[11]~1605 at LCCOMB_X31_Y19_N6
G1L342 = G1_rRD2_ADDR[11] & !G1L340 # !G1_rRD2_ADDR[11] & (G1L340 # GND);

--G1L343 is Sdram_Control_4Port:u6|rRD2_ADDR[11]~1606 at LCCOMB_X31_Y19_N6
G1L343 = CARRY(!G1L340 # !G1_rRD2_ADDR[11]);


--G1L396 is Sdram_Control_4Port:u6|rWR1_ADDR[11]~1108 at LCCOMB_X30_Y18_N6
G1L396 = G1_rWR1_ADDR[11] & !G1L394 # !G1_rWR1_ADDR[11] & (G1L394 # GND);

--G1L397 is Sdram_Control_4Port:u6|rWR1_ADDR[11]~1109 at LCCOMB_X30_Y18_N6
G1L397 = CARRY(!G1L394 # !G1_rWR1_ADDR[11]);


--G1L155 is Sdram_Control_4Port:u6|add~2875 at LCCOMB_X34_Y18_N8
G1L155 = G1_rWR2_ADDR[11] & !G1L154 # !G1_rWR2_ADDR[11] & (G1L154 # GND);

--G1L156 is Sdram_Control_4Port:u6|add~2876 at LCCOMB_X34_Y18_N8
G1L156 = CARRY(!G1L154 # !G1_rWR2_ADDR[11]);


--G1L451 is Sdram_Control_4Port:u6|rWR2_ADDR~1822 at LCCOMB_X35_Y18_N26
G1L451 = G1L46 & C1_oRST_0 & G1L155;


--G1L290 is Sdram_Control_4Port:u6|rRD1_ADDR[11]~1634 at LCCOMB_X33_Y19_N6
G1L290 = G1_rRD1_ADDR[11] & !G1L288 # !G1_rRD1_ADDR[11] & (G1L288 # GND);

--G1L291 is Sdram_Control_4Port:u6|rRD1_ADDR[11]~1635 at LCCOMB_X33_Y19_N6
G1L291 = CARRY(!G1L288 # !G1_rRD1_ADDR[11]);


--G1L399 is Sdram_Control_4Port:u6|rWR1_ADDR[12]~1110 at LCCOMB_X30_Y18_N8
G1L399 = G1_rWR1_ADDR[12] & (G1L397 $ GND) # !G1_rWR1_ADDR[12] & !G1L397 & VCC;

--G1L400 is Sdram_Control_4Port:u6|rWR1_ADDR[12]~1111 at LCCOMB_X30_Y18_N8
G1L400 = CARRY(G1_rWR1_ADDR[12] & !G1L397);


--G1L345 is Sdram_Control_4Port:u6|rRD2_ADDR[12]~1607 at LCCOMB_X31_Y19_N8
G1L345 = G1_rRD2_ADDR[12] & (G1L343 $ GND) # !G1_rRD2_ADDR[12] & !G1L343 & VCC;

--G1L346 is Sdram_Control_4Port:u6|rRD2_ADDR[12]~1608 at LCCOMB_X31_Y19_N8
G1L346 = CARRY(G1_rRD2_ADDR[12] & !G1L343);


--G1L157 is Sdram_Control_4Port:u6|add~2877 at LCCOMB_X34_Y18_N10
G1L157 = G1_rWR2_ADDR[12] & (G1L156 $ GND) # !G1_rWR2_ADDR[12] & !G1L156 & VCC;

--G1L158 is Sdram_Control_4Port:u6|add~2878 at LCCOMB_X34_Y18_N10
G1L158 = CARRY(G1_rWR2_ADDR[12] & !G1L156);


--G1L452 is Sdram_Control_4Port:u6|rWR2_ADDR~1823 at LCCOMB_X35_Y18_N2
G1L452 = G1L46 & C1_oRST_0 & G1L157;


--G1L293 is Sdram_Control_4Port:u6|rRD1_ADDR[12]~1636 at LCCOMB_X33_Y19_N8
G1L293 = G1_rRD1_ADDR[12] & (G1L291 $ GND) # !G1_rRD1_ADDR[12] & !G1L291 & VCC;

--G1L294 is Sdram_Control_4Port:u6|rRD1_ADDR[12]~1637 at LCCOMB_X33_Y19_N8
G1L294 = CARRY(G1_rRD1_ADDR[12] & !G1L291);


--G1L348 is Sdram_Control_4Port:u6|rRD2_ADDR[13]~1609 at LCCOMB_X31_Y19_N10
G1L348 = G1_rRD2_ADDR[13] & !G1L346 # !G1_rRD2_ADDR[13] & (G1L346 # GND);

--G1L349 is Sdram_Control_4Port:u6|rRD2_ADDR[13]~1610 at LCCOMB_X31_Y19_N10
G1L349 = CARRY(!G1L346 # !G1_rRD2_ADDR[13]);


--G1L402 is Sdram_Control_4Port:u6|rWR1_ADDR[13]~1112 at LCCOMB_X30_Y18_N10
G1L402 = G1_rWR1_ADDR[13] & !G1L400 # !G1_rWR1_ADDR[13] & (G1L400 # GND);

--G1L403 is Sdram_Control_4Port:u6|rWR1_ADDR[13]~1113 at LCCOMB_X30_Y18_N10
G1L403 = CARRY(!G1L400 # !G1_rWR1_ADDR[13]);


--G1L159 is Sdram_Control_4Port:u6|add~2879 at LCCOMB_X34_Y18_N12
G1L159 = G1_rWR2_ADDR[13] & !G1L158 # !G1_rWR2_ADDR[13] & (G1L158 # GND);

--G1L160 is Sdram_Control_4Port:u6|add~2880 at LCCOMB_X34_Y18_N12
G1L160 = CARRY(!G1L158 # !G1_rWR2_ADDR[13]);


--G1L453 is Sdram_Control_4Port:u6|rWR2_ADDR~1824 at LCCOMB_X35_Y18_N18
G1L453 = G1L46 & C1_oRST_0 & G1L159;


--G1L296 is Sdram_Control_4Port:u6|rRD1_ADDR[13]~1638 at LCCOMB_X33_Y19_N10
G1L296 = G1_rRD1_ADDR[13] & !G1L294 # !G1_rRD1_ADDR[13] & (G1L294 # GND);

--G1L297 is Sdram_Control_4Port:u6|rRD1_ADDR[13]~1639 at LCCOMB_X33_Y19_N10
G1L297 = CARRY(!G1L294 # !G1_rRD1_ADDR[13]);


--G1L405 is Sdram_Control_4Port:u6|rWR1_ADDR[14]~1114 at LCCOMB_X30_Y18_N12
G1L405 = G1_rWR1_ADDR[14] & (G1L403 $ GND) # !G1_rWR1_ADDR[14] & !G1L403 & VCC;

--G1L406 is Sdram_Control_4Port:u6|rWR1_ADDR[14]~1115 at LCCOMB_X30_Y18_N12
G1L406 = CARRY(G1_rWR1_ADDR[14] & !G1L403);


--G1L351 is Sdram_Control_4Port:u6|rRD2_ADDR[14]~1611 at LCCOMB_X31_Y19_N12
G1L351 = G1_rRD2_ADDR[14] & (G1L349 $ GND) # !G1_rRD2_ADDR[14] & !G1L349 & VCC;

--G1L352 is Sdram_Control_4Port:u6|rRD2_ADDR[14]~1612 at LCCOMB_X31_Y19_N12
G1L352 = CARRY(G1_rRD2_ADDR[14] & !G1L349);


--G1L161 is Sdram_Control_4Port:u6|add~2881 at LCCOMB_X34_Y18_N14
G1L161 = G1_rWR2_ADDR[14] & (G1L160 $ GND) # !G1_rWR2_ADDR[14] & !G1L160 & VCC;

--G1L162 is Sdram_Control_4Port:u6|add~2882 at LCCOMB_X34_Y18_N14
G1L162 = CARRY(G1_rWR2_ADDR[14] & !G1L160);


--G1L454 is Sdram_Control_4Port:u6|rWR2_ADDR~1825 at LCCOMB_X35_Y18_N16
G1L454 = G1L46 & C1_oRST_0 & G1L161;


--G1L299 is Sdram_Control_4Port:u6|rRD1_ADDR[14]~1640 at LCCOMB_X33_Y19_N12
G1L299 = G1_rRD1_ADDR[14] & (G1L297 $ GND) # !G1_rRD1_ADDR[14] & !G1L297 & VCC;

--G1L300 is Sdram_Control_4Port:u6|rRD1_ADDR[14]~1641 at LCCOMB_X33_Y19_N12
G1L300 = CARRY(G1_rRD1_ADDR[14] & !G1L297);


--G1L354 is Sdram_Control_4Port:u6|rRD2_ADDR[15]~1613 at LCCOMB_X31_Y19_N14
G1L354 = G1_rRD2_ADDR[15] & !G1L352 # !G1_rRD2_ADDR[15] & (G1L352 # GND);

--G1L355 is Sdram_Control_4Port:u6|rRD2_ADDR[15]~1614 at LCCOMB_X31_Y19_N14
G1L355 = CARRY(!G1L352 # !G1_rRD2_ADDR[15]);


--G1L408 is Sdram_Control_4Port:u6|rWR1_ADDR[15]~1116 at LCCOMB_X30_Y18_N14
G1L408 = G1_rWR1_ADDR[15] & !G1L406 # !G1_rWR1_ADDR[15] & (G1L406 # GND);

--G1L409 is Sdram_Control_4Port:u6|rWR1_ADDR[15]~1117 at LCCOMB_X30_Y18_N14
G1L409 = CARRY(!G1L406 # !G1_rWR1_ADDR[15]);


--G1L163 is Sdram_Control_4Port:u6|add~2883 at LCCOMB_X34_Y18_N16
G1L163 = G1_rWR2_ADDR[15] & !G1L162 # !G1_rWR2_ADDR[15] & (G1L162 # GND);

--G1L164 is Sdram_Control_4Port:u6|add~2884 at LCCOMB_X34_Y18_N16
G1L164 = CARRY(!G1L162 # !G1_rWR2_ADDR[15]);


--G1L455 is Sdram_Control_4Port:u6|rWR2_ADDR~1826 at LCCOMB_X35_Y18_N10
G1L455 = G1L46 & C1_oRST_0 & G1L163;


--G1L308 is Sdram_Control_4Port:u6|rRD1_ADDR[15]~1642 at LCCOMB_X33_Y19_N14
G1L308 = G1_rRD1_ADDR[15] & !G1L300 # !G1_rRD1_ADDR[15] & (G1L300 # GND);

--G1L309 is Sdram_Control_4Port:u6|rRD1_ADDR[15]~1643 at LCCOMB_X33_Y19_N14
G1L309 = CARRY(!G1L300 # !G1_rRD1_ADDR[15]);


--G1L411 is Sdram_Control_4Port:u6|rWR1_ADDR[16]~1118 at LCCOMB_X30_Y18_N16
G1L411 = G1_rWR1_ADDR[16] & (G1L409 $ GND) # !G1_rWR1_ADDR[16] & !G1L409 & VCC;

--G1L412 is Sdram_Control_4Port:u6|rWR1_ADDR[16]~1119 at LCCOMB_X30_Y18_N16
G1L412 = CARRY(G1_rWR1_ADDR[16] & !G1L409);


--G1L357 is Sdram_Control_4Port:u6|rRD2_ADDR[16]~1615 at LCCOMB_X31_Y19_N16
G1L357 = G1_rRD2_ADDR[16] & (G1L355 $ GND) # !G1_rRD2_ADDR[16] & !G1L355 & VCC;

--G1L358 is Sdram_Control_4Port:u6|rRD2_ADDR[16]~1616 at LCCOMB_X31_Y19_N16
G1L358 = CARRY(G1_rRD2_ADDR[16] & !G1L355);


--G1L165 is Sdram_Control_4Port:u6|add~2885 at LCCOMB_X34_Y18_N18
G1L165 = G1_rWR2_ADDR[16] & (G1L164 $ GND) # !G1_rWR2_ADDR[16] & !G1L164 & VCC;

--G1L166 is Sdram_Control_4Port:u6|add~2886 at LCCOMB_X34_Y18_N18
G1L166 = CARRY(G1_rWR2_ADDR[16] & !G1L164);


--G1L456 is Sdram_Control_4Port:u6|rWR2_ADDR~1827 at LCCOMB_X35_Y18_N28
G1L456 = G1L46 & C1_oRST_0 & G1L165;


--G1L311 is Sdram_Control_4Port:u6|rRD1_ADDR[16]~1644 at LCCOMB_X33_Y19_N16
G1L311 = G1_rRD1_ADDR[16] & (G1L309 $ GND) # !G1_rRD1_ADDR[16] & !G1L309 & VCC;

--G1L312 is Sdram_Control_4Port:u6|rRD1_ADDR[16]~1645 at LCCOMB_X33_Y19_N16
G1L312 = CARRY(G1_rRD1_ADDR[16] & !G1L309);


--G1L360 is Sdram_Control_4Port:u6|rRD2_ADDR[17]~1617 at LCCOMB_X31_Y19_N18
G1L360 = G1_rRD2_ADDR[17] & !G1L358 # !G1_rRD2_ADDR[17] & (G1L358 # GND);

--G1L361 is Sdram_Control_4Port:u6|rRD2_ADDR[17]~1618 at LCCOMB_X31_Y19_N18
G1L361 = CARRY(!G1L358 # !G1_rRD2_ADDR[17]);


--G1L414 is Sdram_Control_4Port:u6|rWR1_ADDR[17]~1120 at LCCOMB_X30_Y18_N18
G1L414 = G1_rWR1_ADDR[17] & !G1L412 # !G1_rWR1_ADDR[17] & (G1L412 # GND);

--G1L415 is Sdram_Control_4Port:u6|rWR1_ADDR[17]~1121 at LCCOMB_X30_Y18_N18
G1L415 = CARRY(!G1L412 # !G1_rWR1_ADDR[17]);


--G1L167 is Sdram_Control_4Port:u6|add~2887 at LCCOMB_X34_Y18_N20
G1L167 = G1_rWR2_ADDR[17] & !G1L166 # !G1_rWR2_ADDR[17] & (G1L166 # GND);

--G1L168 is Sdram_Control_4Port:u6|add~2888 at LCCOMB_X34_Y18_N20
G1L168 = CARRY(!G1L166 # !G1_rWR2_ADDR[17]);


--G1L457 is Sdram_Control_4Port:u6|rWR2_ADDR~1828 at LCCOMB_X32_Y19_N18
G1L457 = G1L167 & G1L46 & C1_oRST_0;


--G1L314 is Sdram_Control_4Port:u6|rRD1_ADDR[17]~1646 at LCCOMB_X33_Y19_N18
G1L314 = G1_rRD1_ADDR[17] & !G1L312 # !G1_rRD1_ADDR[17] & (G1L312 # GND);

--G1L315 is Sdram_Control_4Port:u6|rRD1_ADDR[17]~1647 at LCCOMB_X33_Y19_N18
G1L315 = CARRY(!G1L312 # !G1_rRD1_ADDR[17]);


--G1L417 is Sdram_Control_4Port:u6|rWR1_ADDR[18]~1122 at LCCOMB_X30_Y18_N20
G1L417 = G1_rWR1_ADDR[18] & (G1L415 $ GND) # !G1_rWR1_ADDR[18] & !G1L415 & VCC;

--G1L418 is Sdram_Control_4Port:u6|rWR1_ADDR[18]~1123 at LCCOMB_X30_Y18_N20
G1L418 = CARRY(G1_rWR1_ADDR[18] & !G1L415);


--G1L363 is Sdram_Control_4Port:u6|rRD2_ADDR[18]~1619 at LCCOMB_X31_Y19_N20
G1L363 = G1_rRD2_ADDR[18] & (G1L361 $ GND) # !G1_rRD2_ADDR[18] & !G1L361 & VCC;

--G1L364 is Sdram_Control_4Port:u6|rRD2_ADDR[18]~1620 at LCCOMB_X31_Y19_N20
G1L364 = CARRY(G1_rRD2_ADDR[18] & !G1L361);


--G1L169 is Sdram_Control_4Port:u6|add~2889 at LCCOMB_X34_Y18_N22
G1L169 = G1_rWR2_ADDR[18] & (G1L168 $ GND) # !G1_rWR2_ADDR[18] & !G1L168 & VCC;

--G1L170 is Sdram_Control_4Port:u6|add~2890 at LCCOMB_X34_Y18_N22
G1L170 = CARRY(G1_rWR2_ADDR[18] & !G1L168);


--G1L458 is Sdram_Control_4Port:u6|rWR2_ADDR~1829 at LCCOMB_X32_Y19_N6
G1L458 = G1L169 & G1L46 & C1_oRST_0;


--G1L317 is Sdram_Control_4Port:u6|rRD1_ADDR[18]~1648 at LCCOMB_X33_Y19_N20
G1L317 = G1_rRD1_ADDR[18] & (G1L315 $ GND) # !G1_rRD1_ADDR[18] & !G1L315 & VCC;

--G1L318 is Sdram_Control_4Port:u6|rRD1_ADDR[18]~1649 at LCCOMB_X33_Y19_N20
G1L318 = CARRY(G1_rRD1_ADDR[18] & !G1L315);


--G1L366 is Sdram_Control_4Port:u6|rRD2_ADDR[19]~1621 at LCCOMB_X31_Y19_N22
G1L366 = G1_rRD2_ADDR[19] & !G1L364 # !G1_rRD2_ADDR[19] & (G1L364 # GND);

--G1L367 is Sdram_Control_4Port:u6|rRD2_ADDR[19]~1622 at LCCOMB_X31_Y19_N22
G1L367 = CARRY(!G1L364 # !G1_rRD2_ADDR[19]);


--G1L420 is Sdram_Control_4Port:u6|rWR1_ADDR[19]~1124 at LCCOMB_X30_Y18_N22
G1L420 = G1_rWR1_ADDR[19] & !G1L418 # !G1_rWR1_ADDR[19] & (G1L418 # GND);

--G1L421 is Sdram_Control_4Port:u6|rWR1_ADDR[19]~1125 at LCCOMB_X30_Y18_N22
G1L421 = CARRY(!G1L418 # !G1_rWR1_ADDR[19]);


--G1L171 is Sdram_Control_4Port:u6|add~2891 at LCCOMB_X34_Y18_N24
G1L171 = G1_rWR2_ADDR[19] & !G1L170 # !G1_rWR2_ADDR[19] & (G1L170 # GND);

--G1L172 is Sdram_Control_4Port:u6|add~2892 at LCCOMB_X34_Y18_N24
G1L172 = CARRY(!G1L170 # !G1_rWR2_ADDR[19]);


--G1L459 is Sdram_Control_4Port:u6|rWR2_ADDR~1830 at LCCOMB_X32_Y19_N30
G1L459 = C1_oRST_0 & G1L46 & G1L171;


--G1L320 is Sdram_Control_4Port:u6|rRD1_ADDR[19]~1650 at LCCOMB_X33_Y19_N22
G1L320 = G1_rRD1_ADDR[19] & !G1L318 # !G1_rRD1_ADDR[19] & (G1L318 # GND);

--G1L321 is Sdram_Control_4Port:u6|rRD1_ADDR[19]~1651 at LCCOMB_X33_Y19_N22
G1L321 = CARRY(!G1L318 # !G1_rRD1_ADDR[19]);


--G1L423 is Sdram_Control_4Port:u6|rWR1_ADDR[20]~1126 at LCCOMB_X30_Y18_N24
G1L423 = G1_rWR1_ADDR[20] & (G1L421 $ GND) # !G1_rWR1_ADDR[20] & !G1L421 & VCC;

--G1L424 is Sdram_Control_4Port:u6|rWR1_ADDR[20]~1127 at LCCOMB_X30_Y18_N24
G1L424 = CARRY(G1_rWR1_ADDR[20] & !G1L421);


--G1L426 is Sdram_Control_4Port:u6|rWR1_ADDR[21]~1128 at LCCOMB_X30_Y18_N26
G1L426 = G1_rWR1_ADDR[21] & !G1L424 # !G1_rWR1_ADDR[21] & (G1L424 # GND);

--G1L427 is Sdram_Control_4Port:u6|rWR1_ADDR[21]~1129 at LCCOMB_X30_Y18_N26
G1L427 = CARRY(!G1L424 # !G1_rWR1_ADDR[21]);


--G1L429 is Sdram_Control_4Port:u6|rWR1_ADDR[22]~1130 at LCCOMB_X30_Y18_N28
G1L429 = G1L427 $ !G1_rWR1_ADDR[22];


--G1L369 is Sdram_Control_4Port:u6|rRD2_ADDR[20]~1623 at LCCOMB_X31_Y19_N24
G1L369 = G1_rRD2_ADDR[20] & (G1L367 $ GND) # !G1_rRD2_ADDR[20] & !G1L367 & VCC;

--G1L370 is Sdram_Control_4Port:u6|rRD2_ADDR[20]~1624 at LCCOMB_X31_Y19_N24
G1L370 = CARRY(G1_rRD2_ADDR[20] & !G1L367);


--G1L376 is Sdram_Control_4Port:u6|rRD2_ADDR[21]~1625 at LCCOMB_X31_Y19_N26
G1L376 = G1_rRD2_ADDR[21] & !G1L370 # !G1_rRD2_ADDR[21] & (G1L370 # GND);

--G1L377 is Sdram_Control_4Port:u6|rRD2_ADDR[21]~1626 at LCCOMB_X31_Y19_N26
G1L377 = CARRY(!G1L370 # !G1_rRD2_ADDR[21]);


--G1L379 is Sdram_Control_4Port:u6|rRD2_ADDR[22]~1627 at LCCOMB_X31_Y19_N28
G1L379 = G1L377 $ !G1_rRD2_ADDR[22];


--G1L173 is Sdram_Control_4Port:u6|add~2893 at LCCOMB_X34_Y18_N26
G1L173 = G1_rWR2_ADDR[20] & (G1L172 $ GND) # !G1_rWR2_ADDR[20] & !G1L172 & VCC;

--G1L174 is Sdram_Control_4Port:u6|add~2894 at LCCOMB_X34_Y18_N26
G1L174 = CARRY(G1_rWR2_ADDR[20] & !G1L172);


--G1L175 is Sdram_Control_4Port:u6|add~2895 at LCCOMB_X34_Y18_N28
G1L175 = G1_rWR2_ADDR[21] & !G1L174 # !G1_rWR2_ADDR[21] & (G1L174 # GND);

--G1L176 is Sdram_Control_4Port:u6|add~2896 at LCCOMB_X34_Y18_N28
G1L176 = CARRY(!G1L174 # !G1_rWR2_ADDR[21]);


--G1L177 is Sdram_Control_4Port:u6|add~2897 at LCCOMB_X34_Y18_N30
G1L177 = G1L176 $ !G1_rWR2_ADDR[22];


--G1L460 is Sdram_Control_4Port:u6|rWR2_ADDR~1831 at LCCOMB_X35_Y18_N30
G1L460 = C1_oRST_0 & G1L46 & G1L177;


--G1L323 is Sdram_Control_4Port:u6|rRD1_ADDR[20]~1652 at LCCOMB_X33_Y19_N24
G1L323 = G1_rRD1_ADDR[20] & (G1L321 $ GND) # !G1_rRD1_ADDR[20] & !G1L321 & VCC;

--G1L324 is Sdram_Control_4Port:u6|rRD1_ADDR[20]~1653 at LCCOMB_X33_Y19_N24
G1L324 = CARRY(G1_rRD1_ADDR[20] & !G1L321);


--G1L326 is Sdram_Control_4Port:u6|rRD1_ADDR[21]~1654 at LCCOMB_X33_Y19_N26
G1L326 = G1_rRD1_ADDR[21] & !G1L324 # !G1_rRD1_ADDR[21] & (G1L324 # GND);

--G1L327 is Sdram_Control_4Port:u6|rRD1_ADDR[21]~1655 at LCCOMB_X33_Y19_N26
G1L327 = CARRY(!G1L324 # !G1_rRD1_ADDR[21]);


--G1L329 is Sdram_Control_4Port:u6|rRD1_ADDR[22]~1656 at LCCOMB_X33_Y19_N28
G1L329 = G1L327 $ !G1_rRD1_ADDR[22];


--G1L461 is Sdram_Control_4Port:u6|rWR2_ADDR~1832 at LCCOMB_X29_Y18_N12
G1L461 = G1_WR_MASK[1] & G1_mWR_DONE;


--G1L462 is Sdram_Control_4Port:u6|rWR2_ADDR~1833 at LCCOMB_X35_Y18_N14
G1L462 = G1L461 & (G1L173 # !G1L46) # !G1L461 & (G1_rWR2_ADDR[20]);


--G1L463 is Sdram_Control_4Port:u6|rWR2_ADDR~1834 at LCCOMB_X34_Y18_N0
G1L463 = C1_oRST_0 & G1L46 & G1L175;


--E1L108 is RAW2RGB_2X:u4|mDVAL~25 at LCCOMB_X27_Y16_N28
E1L108 = !D1_Y_Cont[0] & D1_mCCD_LVAL & !D1_X_Cont[0] & D1_mCCD_FVAL;


--E1_mDATAd_1[5] is RAW2RGB_2X:u4|mDATAd_1[5] at LCFF_X28_Y12_N7
E1_mDATAd_1[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L11), GLOBAL(C1L81),  ,  , Q1_q_b[5],  ,  , VCC);


--Q1_q_b[5] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[5] at M4K_X52_Y13
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q1_q_b[5]_PORT_A_data_in = BUS(D1_mCCD_DATA[5], Q1_q_b[5]);
Q1_q_b[5]_PORT_A_data_in_reg = DFFE(Q1_q_b[5]_PORT_A_data_in, Q1_q_b[5]_clock_0, , , Q1_q_b[5]_clock_enable_0);
Q1_q_b[5]_PORT_A_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[5]_PORT_A_address_reg = DFFE(Q1_q_b[5]_PORT_A_address, Q1_q_b[5]_clock_0, , , Q1_q_b[5]_clock_enable_0);
Q1_q_b[5]_PORT_B_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[5]_PORT_B_address_reg = DFFE(Q1_q_b[5]_PORT_B_address, Q1_q_b[5]_clock_0, , , Q1_q_b[5]_clock_enable_0);
Q1_q_b[5]_PORT_A_write_enable = VCC;
Q1_q_b[5]_PORT_A_write_enable_reg = DFFE(Q1_q_b[5]_PORT_A_write_enable, Q1_q_b[5]_clock_0, , , Q1_q_b[5]_clock_enable_0);
Q1_q_b[5]_PORT_B_read_enable = VCC;
Q1_q_b[5]_PORT_B_read_enable_reg = DFFE(Q1_q_b[5]_PORT_B_read_enable, Q1_q_b[5]_clock_0, , , Q1_q_b[5]_clock_enable_0);
Q1_q_b[5]_clock_0 = GLOBAL(A1L11);
Q1_q_b[5]_clock_enable_0 = D1_oDVAL;
Q1_q_b[5]_PORT_B_data_out = MEMORY(Q1_q_b[5]_PORT_A_data_in_reg, , Q1_q_b[5]_PORT_A_address_reg, Q1_q_b[5]_PORT_B_address_reg, Q1_q_b[5]_PORT_A_write_enable_reg, Q1_q_b[5]_PORT_B_read_enable_reg, , , Q1_q_b[5]_clock_0, , Q1_q_b[5]_clock_enable_0, , , );
Q1_q_b[5]_PORT_B_data_out_reg = DFFE(Q1_q_b[5]_PORT_B_data_out, Q1_q_b[5]_clock_0, , , Q1_q_b[5]_clock_enable_0);
Q1_q_b[5] = Q1_q_b[5]_PORT_B_data_out_reg[0];

--Q1_q_b[15] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[15] at M4K_X52_Y13
Q1_q_b[5]_PORT_A_data_in = BUS(D1_mCCD_DATA[5], Q1_q_b[5]);
Q1_q_b[5]_PORT_A_data_in_reg = DFFE(Q1_q_b[5]_PORT_A_data_in, Q1_q_b[5]_clock_0, , , Q1_q_b[5]_clock_enable_0);
Q1_q_b[5]_PORT_A_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[5]_PORT_A_address_reg = DFFE(Q1_q_b[5]_PORT_A_address, Q1_q_b[5]_clock_0, , , Q1_q_b[5]_clock_enable_0);
Q1_q_b[5]_PORT_B_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[5]_PORT_B_address_reg = DFFE(Q1_q_b[5]_PORT_B_address, Q1_q_b[5]_clock_0, , , Q1_q_b[5]_clock_enable_0);
Q1_q_b[5]_PORT_A_write_enable = VCC;
Q1_q_b[5]_PORT_A_write_enable_reg = DFFE(Q1_q_b[5]_PORT_A_write_enable, Q1_q_b[5]_clock_0, , , Q1_q_b[5]_clock_enable_0);
Q1_q_b[5]_PORT_B_read_enable = VCC;
Q1_q_b[5]_PORT_B_read_enable_reg = DFFE(Q1_q_b[5]_PORT_B_read_enable, Q1_q_b[5]_clock_0, , , Q1_q_b[5]_clock_enable_0);
Q1_q_b[5]_clock_0 = GLOBAL(A1L11);
Q1_q_b[5]_clock_enable_0 = D1_oDVAL;
Q1_q_b[5]_PORT_B_data_out = MEMORY(Q1_q_b[5]_PORT_A_data_in_reg, , Q1_q_b[5]_PORT_A_address_reg, Q1_q_b[5]_PORT_B_address_reg, Q1_q_b[5]_PORT_A_write_enable_reg, Q1_q_b[5]_PORT_B_read_enable_reg, , , Q1_q_b[5]_clock_0, , Q1_q_b[5]_clock_enable_0, , , );
Q1_q_b[5]_PORT_B_data_out_reg = DFFE(Q1_q_b[5]_PORT_B_data_out, Q1_q_b[5]_clock_0, , , Q1_q_b[5]_clock_enable_0);
Q1_q_b[15] = Q1_q_b[5]_PORT_B_data_out_reg[1];


--E1L27 is RAW2RGB_2X:u4|mCCD_B~126 at LCCOMB_X28_Y12_N30
E1L27 = D1_X_Cont[0] & (D1_Y_Cont[0]) # !D1_X_Cont[0] & (D1_Y_Cont[0] & Q1_q_b[15] # !D1_Y_Cont[0] & (Q1_q_b[5]));


--E1_mDATAd_0[5] is RAW2RGB_2X:u4|mDATAd_0[5] at LCFF_X28_Y12_N19
E1_mDATAd_0[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L11), GLOBAL(C1L81),  ,  , Q1_q_b[15],  ,  , VCC);


--E1L28 is RAW2RGB_2X:u4|mCCD_B~127 at LCCOMB_X28_Y12_N20
E1L28 = D1_X_Cont[0] & (E1L27 & (E1_mDATAd_0[5]) # !E1L27 & E1_mDATAd_1[5]) # !D1_X_Cont[0] & (E1L27);


--J1L4 is Mirror_Col_2X:u8|Z_Cont[0]~163 at LCCOMB_X27_Y9_N12
J1L4 = J1_Z_Cont[0] & (E1_mDVAL $ VCC) # !J1_Z_Cont[0] & E1_mDVAL & VCC;

--J1L5 is Mirror_Col_2X:u8|Z_Cont[0]~164 at LCCOMB_X27_Y9_N12
J1L5 = CARRY(J1_Z_Cont[0] & E1_mDVAL);


--J1L1 is Mirror_Col_2X:u8|LessThan~84 at LCCOMB_X27_Y9_N4
J1L1 = J1_Z_Cont[9] & (J1_Z_Cont[8] # J1_Z_Cont[7]);


--J1L8 is Mirror_Col_2X:u8|Z_Cont[1]~165 at LCCOMB_X27_Y9_N14
J1L8 = J1_Z_Cont[1] & !J1L5 # !J1_Z_Cont[1] & (J1L5 # GND);

--J1L9 is Mirror_Col_2X:u8|Z_Cont[1]~166 at LCCOMB_X27_Y9_N14
J1L9 = CARRY(!J1L5 # !J1_Z_Cont[1]);


--J1L12 is Mirror_Col_2X:u8|Z_Cont[2]~167 at LCCOMB_X27_Y9_N16
J1L12 = J1_Z_Cont[2] & (J1L9 $ GND) # !J1_Z_Cont[2] & !J1L9 & VCC;

--J1L13 is Mirror_Col_2X:u8|Z_Cont[2]~168 at LCCOMB_X27_Y9_N16
J1L13 = CARRY(J1_Z_Cont[2] & !J1L9);


--J1L16 is Mirror_Col_2X:u8|Z_Cont[3]~169 at LCCOMB_X27_Y9_N18
J1L16 = J1_Z_Cont[3] & !J1L13 # !J1_Z_Cont[3] & (J1L13 # GND);

--J1L17 is Mirror_Col_2X:u8|Z_Cont[3]~170 at LCCOMB_X27_Y9_N18
J1L17 = CARRY(!J1L13 # !J1_Z_Cont[3]);


--J1L20 is Mirror_Col_2X:u8|Z_Cont[4]~171 at LCCOMB_X27_Y9_N20
J1L20 = J1_Z_Cont[4] & (J1L17 $ GND) # !J1_Z_Cont[4] & !J1L17 & VCC;

--J1L21 is Mirror_Col_2X:u8|Z_Cont[4]~172 at LCCOMB_X27_Y9_N20
J1L21 = CARRY(J1_Z_Cont[4] & !J1L17);


--J1L24 is Mirror_Col_2X:u8|Z_Cont[5]~173 at LCCOMB_X27_Y9_N22
J1L24 = J1_Z_Cont[5] & !J1L21 # !J1_Z_Cont[5] & (J1L21 # GND);

--J1L25 is Mirror_Col_2X:u8|Z_Cont[5]~174 at LCCOMB_X27_Y9_N22
J1L25 = CARRY(!J1L21 # !J1_Z_Cont[5]);


--J1L28 is Mirror_Col_2X:u8|Z_Cont[6]~175 at LCCOMB_X27_Y9_N24
J1L28 = J1_Z_Cont[6] & (J1L25 $ GND) # !J1_Z_Cont[6] & !J1L25 & VCC;

--J1L29 is Mirror_Col_2X:u8|Z_Cont[6]~176 at LCCOMB_X27_Y9_N24
J1L29 = CARRY(J1_Z_Cont[6] & !J1L25);


--J1L32 is Mirror_Col_2X:u8|Z_Cont[7]~177 at LCCOMB_X27_Y9_N26
J1L32 = J1_Z_Cont[7] & !J1L29 # !J1_Z_Cont[7] & (J1L29 # GND);

--J1L33 is Mirror_Col_2X:u8|Z_Cont[7]~178 at LCCOMB_X27_Y9_N26
J1L33 = CARRY(!J1L29 # !J1_Z_Cont[7]);


--J1L35 is Mirror_Col_2X:u8|Z_Cont[8]~179 at LCCOMB_X27_Y9_N28
J1L35 = J1_Z_Cont[8] & (J1L33 $ GND) # !J1_Z_Cont[8] & !J1L33 & VCC;

--J1L36 is Mirror_Col_2X:u8|Z_Cont[8]~180 at LCCOMB_X27_Y9_N28
J1L36 = CARRY(J1_Z_Cont[8] & !J1L33);


--J1L38 is Mirror_Col_2X:u8|Z_Cont[9]~181 at LCCOMB_X27_Y9_N30
J1L38 = J1L36 $ J1_Z_Cont[9];


--D2_mCCD_FVAL is CCD_Capture:v3|mCCD_FVAL at LCFF_X51_Y23_N13
D2_mCCD_FVAL = DFFEAS(D2L68, GLOBAL(A1L14), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--D2_mCCD_LVAL is CCD_Capture:v3|mCCD_LVAL at LCFF_X49_Y23_N17
D2_mCCD_LVAL = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), GLOBAL(C1L81),  ,  , rCCD2_LVAL,  ,  , VCC);


--D2_oDVAL is CCD_Capture:v3|oDVAL at LCCOMB_X49_Y23_N16
D2_oDVAL = D2_mCCD_LVAL & D2_mCCD_FVAL;


--D2_Y_Cont[0] is CCD_Capture:v3|Y_Cont[0] at LCFF_X51_Y23_N25
D2_Y_Cont[0] = DFFEAS(D2L44, GLOBAL(A1L14), GLOBAL(C1L81),  , D2L49,  ,  , !D2_mCCD_FVAL,  );


--D2_Y_Cont[1] is CCD_Capture:v3|Y_Cont[1] at LCFF_X51_Y23_N27
D2_Y_Cont[1] = DFFEAS(D2L47, GLOBAL(A1L14), GLOBAL(C1L81),  , D2L49,  ,  , !D2_mCCD_FVAL,  );


--L1L108 is RAW2RGB_4X:v4|mDVAL~35 at LCCOMB_X51_Y23_N10
L1L108 = !D2_Y_Cont[0] & !D2_Y_Cont[1];


--D2_X_Cont[0] is CCD_Capture:v3|X_Cont[0] at LCFF_X51_Y22_N9
D2_X_Cont[0] = DFFEAS(D2L9, GLOBAL(A1L14), GLOBAL(C1L81),  , D2L49,  ,  , D2L12,  );


--D2_X_Cont[1] is CCD_Capture:v3|X_Cont[1] at LCFF_X51_Y22_N11
D2_X_Cont[1] = DFFEAS(D2L13, GLOBAL(A1L14), GLOBAL(C1L81),  , D2L49,  ,  , D2L12,  );


--L1L109 is RAW2RGB_4X:v4|mDVAL~36 at LCCOMB_X51_Y23_N22
L1L109 = !D2_X_Cont[0] & !D2_X_Cont[1] & D2_oDVAL & L1L108;


--L1_mDATAd_1[5] is RAW2RGB_4X:v4|mDATAd_1[5] at LCFF_X50_Y24_N21
L1_mDATAd_1[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), GLOBAL(C1L81),  ,  , Q2_q_b[5],  ,  , VCC);


--Q2_q_b[5] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[5] at M4K_X26_Y24
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q2_q_b[5]_PORT_A_data_in = BUS(D2_mCCD_DATA[5], Q2_q_b[5]);
Q2_q_b[5]_PORT_A_data_in_reg = DFFE(Q2_q_b[5]_PORT_A_data_in, Q2_q_b[5]_clock_0, , , Q2_q_b[5]_clock_enable_0);
Q2_q_b[5]_PORT_A_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[5]_PORT_A_address_reg = DFFE(Q2_q_b[5]_PORT_A_address, Q2_q_b[5]_clock_0, , , Q2_q_b[5]_clock_enable_0);
Q2_q_b[5]_PORT_B_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[5]_PORT_B_address_reg = DFFE(Q2_q_b[5]_PORT_B_address, Q2_q_b[5]_clock_0, , , Q2_q_b[5]_clock_enable_0);
Q2_q_b[5]_PORT_A_write_enable = VCC;
Q2_q_b[5]_PORT_A_write_enable_reg = DFFE(Q2_q_b[5]_PORT_A_write_enable, Q2_q_b[5]_clock_0, , , Q2_q_b[5]_clock_enable_0);
Q2_q_b[5]_PORT_B_read_enable = VCC;
Q2_q_b[5]_PORT_B_read_enable_reg = DFFE(Q2_q_b[5]_PORT_B_read_enable, Q2_q_b[5]_clock_0, , , Q2_q_b[5]_clock_enable_0);
Q2_q_b[5]_clock_0 = GLOBAL(A1L14);
Q2_q_b[5]_clock_enable_0 = D2_oDVAL;
Q2_q_b[5]_PORT_B_data_out = MEMORY(Q2_q_b[5]_PORT_A_data_in_reg, , Q2_q_b[5]_PORT_A_address_reg, Q2_q_b[5]_PORT_B_address_reg, Q2_q_b[5]_PORT_A_write_enable_reg, Q2_q_b[5]_PORT_B_read_enable_reg, , , Q2_q_b[5]_clock_0, , Q2_q_b[5]_clock_enable_0, , , );
Q2_q_b[5]_PORT_B_data_out_reg = DFFE(Q2_q_b[5]_PORT_B_data_out, Q2_q_b[5]_clock_0, , , Q2_q_b[5]_clock_enable_0);
Q2_q_b[5] = Q2_q_b[5]_PORT_B_data_out_reg[0];

--Q2_q_b[15] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[15] at M4K_X26_Y24
Q2_q_b[5]_PORT_A_data_in = BUS(D2_mCCD_DATA[5], Q2_q_b[5]);
Q2_q_b[5]_PORT_A_data_in_reg = DFFE(Q2_q_b[5]_PORT_A_data_in, Q2_q_b[5]_clock_0, , , Q2_q_b[5]_clock_enable_0);
Q2_q_b[5]_PORT_A_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[5]_PORT_A_address_reg = DFFE(Q2_q_b[5]_PORT_A_address, Q2_q_b[5]_clock_0, , , Q2_q_b[5]_clock_enable_0);
Q2_q_b[5]_PORT_B_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[5]_PORT_B_address_reg = DFFE(Q2_q_b[5]_PORT_B_address, Q2_q_b[5]_clock_0, , , Q2_q_b[5]_clock_enable_0);
Q2_q_b[5]_PORT_A_write_enable = VCC;
Q2_q_b[5]_PORT_A_write_enable_reg = DFFE(Q2_q_b[5]_PORT_A_write_enable, Q2_q_b[5]_clock_0, , , Q2_q_b[5]_clock_enable_0);
Q2_q_b[5]_PORT_B_read_enable = VCC;
Q2_q_b[5]_PORT_B_read_enable_reg = DFFE(Q2_q_b[5]_PORT_B_read_enable, Q2_q_b[5]_clock_0, , , Q2_q_b[5]_clock_enable_0);
Q2_q_b[5]_clock_0 = GLOBAL(A1L14);
Q2_q_b[5]_clock_enable_0 = D2_oDVAL;
Q2_q_b[5]_PORT_B_data_out = MEMORY(Q2_q_b[5]_PORT_A_data_in_reg, , Q2_q_b[5]_PORT_A_address_reg, Q2_q_b[5]_PORT_B_address_reg, Q2_q_b[5]_PORT_A_write_enable_reg, Q2_q_b[5]_PORT_B_read_enable_reg, , , Q2_q_b[5]_clock_0, , Q2_q_b[5]_clock_enable_0, , , );
Q2_q_b[5]_PORT_B_data_out_reg = DFFE(Q2_q_b[5]_PORT_B_data_out, Q2_q_b[5]_clock_0, , , Q2_q_b[5]_clock_enable_0);
Q2_q_b[15] = Q2_q_b[5]_PORT_B_data_out_reg[1];


--L1L27 is RAW2RGB_4X:v4|mCCD_B~126 at LCCOMB_X50_Y24_N24
L1L27 = D2_X_Cont[0] & (D2_Y_Cont[0] # L1_mDATAd_1[5]) # !D2_X_Cont[0] & Q2_q_b[5] & !D2_Y_Cont[0];


--L1_mDATAd_0[5] is RAW2RGB_4X:v4|mDATAd_0[5] at LCFF_X50_Y24_N31
L1_mDATAd_0[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), GLOBAL(C1L81),  ,  , Q2_q_b[15],  ,  , VCC);


--L1L28 is RAW2RGB_4X:v4|mCCD_B~127 at LCCOMB_X50_Y24_N8
L1L28 = L1L27 & (L1_mDATAd_0[5] # !D2_Y_Cont[0]) # !L1L27 & Q2_q_b[15] & D2_Y_Cont[0];


--K1L4 is Mirror_Col_4X:u9|Z_Cont[0]~161 at LCCOMB_X51_Y21_N12
K1L4 = L1_mDVAL & (K1_Z_Cont[0] $ VCC) # !L1_mDVAL & K1_Z_Cont[0] & VCC;

--K1L5 is Mirror_Col_4X:u9|Z_Cont[0]~162 at LCCOMB_X51_Y21_N12
K1L5 = CARRY(L1_mDVAL & K1_Z_Cont[0]);


--K1_Z_Cont[9] is Mirror_Col_4X:u9|Z_Cont[9] at LCFF_X51_Y21_N31
K1_Z_Cont[9] = DFFEAS(K1L37, GLOBAL(A1L14), GLOBAL(C1L81),  ,  ,  ,  , K1L1,  );


--K1L1 is Mirror_Col_4X:u9|LessThan~114 at LCCOMB_X51_Y21_N2
K1L1 = K1_Z_Cont[9] # K1_Z_Cont[8] & (K1_Z_Cont[7] # K1_Z_Cont[6]);


--K1L8 is Mirror_Col_4X:u9|Z_Cont[1]~163 at LCCOMB_X51_Y21_N14
K1L8 = K1_Z_Cont[1] & !K1L5 # !K1_Z_Cont[1] & (K1L5 # GND);

--K1L9 is Mirror_Col_4X:u9|Z_Cont[1]~164 at LCCOMB_X51_Y21_N14
K1L9 = CARRY(!K1L5 # !K1_Z_Cont[1]);


--K1L12 is Mirror_Col_4X:u9|Z_Cont[2]~165 at LCCOMB_X51_Y21_N16
K1L12 = K1_Z_Cont[2] & (K1L9 $ GND) # !K1_Z_Cont[2] & !K1L9 & VCC;

--K1L13 is Mirror_Col_4X:u9|Z_Cont[2]~166 at LCCOMB_X51_Y21_N16
K1L13 = CARRY(K1_Z_Cont[2] & !K1L9);


--K1L16 is Mirror_Col_4X:u9|Z_Cont[3]~167 at LCCOMB_X51_Y21_N18
K1L16 = K1_Z_Cont[3] & !K1L13 # !K1_Z_Cont[3] & (K1L13 # GND);

--K1L17 is Mirror_Col_4X:u9|Z_Cont[3]~168 at LCCOMB_X51_Y21_N18
K1L17 = CARRY(!K1L13 # !K1_Z_Cont[3]);


--K1L20 is Mirror_Col_4X:u9|Z_Cont[4]~169 at LCCOMB_X51_Y21_N20
K1L20 = K1_Z_Cont[4] & (K1L17 $ GND) # !K1_Z_Cont[4] & !K1L17 & VCC;

--K1L21 is Mirror_Col_4X:u9|Z_Cont[4]~170 at LCCOMB_X51_Y21_N20
K1L21 = CARRY(K1_Z_Cont[4] & !K1L17);


--K1L24 is Mirror_Col_4X:u9|Z_Cont[5]~171 at LCCOMB_X51_Y21_N22
K1L24 = K1_Z_Cont[5] & !K1L21 # !K1_Z_Cont[5] & (K1L21 # GND);

--K1L25 is Mirror_Col_4X:u9|Z_Cont[5]~172 at LCCOMB_X51_Y21_N22
K1L25 = CARRY(!K1L21 # !K1_Z_Cont[5]);


--K1L28 is Mirror_Col_4X:u9|Z_Cont[6]~173 at LCCOMB_X51_Y21_N24
K1L28 = K1_Z_Cont[6] & (K1L25 $ GND) # !K1_Z_Cont[6] & !K1L25 & VCC;

--K1L29 is Mirror_Col_4X:u9|Z_Cont[6]~174 at LCCOMB_X51_Y21_N24
K1L29 = CARRY(K1_Z_Cont[6] & !K1L25);


--K1L31 is Mirror_Col_4X:u9|Z_Cont[7]~175 at LCCOMB_X51_Y21_N26
K1L31 = K1_Z_Cont[7] & !K1L29 # !K1_Z_Cont[7] & (K1L29 # GND);

--K1L32 is Mirror_Col_4X:u9|Z_Cont[7]~176 at LCCOMB_X51_Y21_N26
K1L32 = CARRY(!K1L29 # !K1_Z_Cont[7]);


--K1L34 is Mirror_Col_4X:u9|Z_Cont[8]~177 at LCCOMB_X51_Y21_N28
K1L34 = K1_Z_Cont[8] & (K1L32 $ GND) # !K1_Z_Cont[8] & !K1L32 & VCC;

--K1L35 is Mirror_Col_4X:u9|Z_Cont[8]~178 at LCCOMB_X51_Y21_N28
K1L35 = CARRY(K1_Z_Cont[8] & !K1L32);


--E1_mDATAd_1[6] is RAW2RGB_2X:u4|mDATAd_1[6] at LCFF_X28_Y12_N1
E1_mDATAd_1[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L11), GLOBAL(C1L81),  ,  , Q1_q_b[6],  ,  , VCC);


--Q1_q_b[6] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[6] at M4K_X52_Y12
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q1_q_b[6]_PORT_A_data_in = BUS(D1_mCCD_DATA[6], Q1_q_b[6]);
Q1_q_b[6]_PORT_A_data_in_reg = DFFE(Q1_q_b[6]_PORT_A_data_in, Q1_q_b[6]_clock_0, , , Q1_q_b[6]_clock_enable_0);
Q1_q_b[6]_PORT_A_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[6]_PORT_A_address_reg = DFFE(Q1_q_b[6]_PORT_A_address, Q1_q_b[6]_clock_0, , , Q1_q_b[6]_clock_enable_0);
Q1_q_b[6]_PORT_B_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[6]_PORT_B_address_reg = DFFE(Q1_q_b[6]_PORT_B_address, Q1_q_b[6]_clock_0, , , Q1_q_b[6]_clock_enable_0);
Q1_q_b[6]_PORT_A_write_enable = VCC;
Q1_q_b[6]_PORT_A_write_enable_reg = DFFE(Q1_q_b[6]_PORT_A_write_enable, Q1_q_b[6]_clock_0, , , Q1_q_b[6]_clock_enable_0);
Q1_q_b[6]_PORT_B_read_enable = VCC;
Q1_q_b[6]_PORT_B_read_enable_reg = DFFE(Q1_q_b[6]_PORT_B_read_enable, Q1_q_b[6]_clock_0, , , Q1_q_b[6]_clock_enable_0);
Q1_q_b[6]_clock_0 = GLOBAL(A1L11);
Q1_q_b[6]_clock_enable_0 = D1_oDVAL;
Q1_q_b[6]_PORT_B_data_out = MEMORY(Q1_q_b[6]_PORT_A_data_in_reg, , Q1_q_b[6]_PORT_A_address_reg, Q1_q_b[6]_PORT_B_address_reg, Q1_q_b[6]_PORT_A_write_enable_reg, Q1_q_b[6]_PORT_B_read_enable_reg, , , Q1_q_b[6]_clock_0, , Q1_q_b[6]_clock_enable_0, , , );
Q1_q_b[6]_PORT_B_data_out_reg = DFFE(Q1_q_b[6]_PORT_B_data_out, Q1_q_b[6]_clock_0, , , Q1_q_b[6]_clock_enable_0);
Q1_q_b[6] = Q1_q_b[6]_PORT_B_data_out_reg[0];

--Q1_q_b[16] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[16] at M4K_X52_Y12
Q1_q_b[6]_PORT_A_data_in = BUS(D1_mCCD_DATA[6], Q1_q_b[6]);
Q1_q_b[6]_PORT_A_data_in_reg = DFFE(Q1_q_b[6]_PORT_A_data_in, Q1_q_b[6]_clock_0, , , Q1_q_b[6]_clock_enable_0);
Q1_q_b[6]_PORT_A_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[6]_PORT_A_address_reg = DFFE(Q1_q_b[6]_PORT_A_address, Q1_q_b[6]_clock_0, , , Q1_q_b[6]_clock_enable_0);
Q1_q_b[6]_PORT_B_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[6]_PORT_B_address_reg = DFFE(Q1_q_b[6]_PORT_B_address, Q1_q_b[6]_clock_0, , , Q1_q_b[6]_clock_enable_0);
Q1_q_b[6]_PORT_A_write_enable = VCC;
Q1_q_b[6]_PORT_A_write_enable_reg = DFFE(Q1_q_b[6]_PORT_A_write_enable, Q1_q_b[6]_clock_0, , , Q1_q_b[6]_clock_enable_0);
Q1_q_b[6]_PORT_B_read_enable = VCC;
Q1_q_b[6]_PORT_B_read_enable_reg = DFFE(Q1_q_b[6]_PORT_B_read_enable, Q1_q_b[6]_clock_0, , , Q1_q_b[6]_clock_enable_0);
Q1_q_b[6]_clock_0 = GLOBAL(A1L11);
Q1_q_b[6]_clock_enable_0 = D1_oDVAL;
Q1_q_b[6]_PORT_B_data_out = MEMORY(Q1_q_b[6]_PORT_A_data_in_reg, , Q1_q_b[6]_PORT_A_address_reg, Q1_q_b[6]_PORT_B_address_reg, Q1_q_b[6]_PORT_A_write_enable_reg, Q1_q_b[6]_PORT_B_read_enable_reg, , , Q1_q_b[6]_clock_0, , Q1_q_b[6]_clock_enable_0, , , );
Q1_q_b[6]_PORT_B_data_out_reg = DFFE(Q1_q_b[6]_PORT_B_data_out, Q1_q_b[6]_clock_0, , , Q1_q_b[6]_clock_enable_0);
Q1_q_b[16] = Q1_q_b[6]_PORT_B_data_out_reg[1];


--E1L29 is RAW2RGB_2X:u4|mCCD_B~128 at LCCOMB_X28_Y12_N28
E1L29 = D1_X_Cont[0] & (D1_Y_Cont[0] # E1_mDATAd_1[6]) # !D1_X_Cont[0] & Q1_q_b[6] & !D1_Y_Cont[0];


--E1_mDATAd_0[6] is RAW2RGB_2X:u4|mDATAd_0[6] at LCFF_X28_Y12_N11
E1_mDATAd_0[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L11), GLOBAL(C1L81),  ,  , Q1_q_b[16],  ,  , VCC);


--E1L30 is RAW2RGB_2X:u4|mCCD_B~129 at LCCOMB_X28_Y12_N12
E1L30 = D1_Y_Cont[0] & (E1L29 & (E1_mDATAd_0[6]) # !E1L29 & Q1_q_b[16]) # !D1_Y_Cont[0] & E1L29;


--L1_mDATAd_1[6] is RAW2RGB_4X:v4|mDATAd_1[6] at LCFF_X50_Y24_N5
L1_mDATAd_1[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), GLOBAL(C1L81),  ,  , Q2_q_b[6],  ,  , VCC);


--Q2_q_b[6] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[6] at M4K_X26_Y23
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q2_q_b[6]_PORT_A_data_in = BUS(D2_mCCD_DATA[6], Q2_q_b[6]);
Q2_q_b[6]_PORT_A_data_in_reg = DFFE(Q2_q_b[6]_PORT_A_data_in, Q2_q_b[6]_clock_0, , , Q2_q_b[6]_clock_enable_0);
Q2_q_b[6]_PORT_A_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[6]_PORT_A_address_reg = DFFE(Q2_q_b[6]_PORT_A_address, Q2_q_b[6]_clock_0, , , Q2_q_b[6]_clock_enable_0);
Q2_q_b[6]_PORT_B_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[6]_PORT_B_address_reg = DFFE(Q2_q_b[6]_PORT_B_address, Q2_q_b[6]_clock_0, , , Q2_q_b[6]_clock_enable_0);
Q2_q_b[6]_PORT_A_write_enable = VCC;
Q2_q_b[6]_PORT_A_write_enable_reg = DFFE(Q2_q_b[6]_PORT_A_write_enable, Q2_q_b[6]_clock_0, , , Q2_q_b[6]_clock_enable_0);
Q2_q_b[6]_PORT_B_read_enable = VCC;
Q2_q_b[6]_PORT_B_read_enable_reg = DFFE(Q2_q_b[6]_PORT_B_read_enable, Q2_q_b[6]_clock_0, , , Q2_q_b[6]_clock_enable_0);
Q2_q_b[6]_clock_0 = GLOBAL(A1L14);
Q2_q_b[6]_clock_enable_0 = D2_oDVAL;
Q2_q_b[6]_PORT_B_data_out = MEMORY(Q2_q_b[6]_PORT_A_data_in_reg, , Q2_q_b[6]_PORT_A_address_reg, Q2_q_b[6]_PORT_B_address_reg, Q2_q_b[6]_PORT_A_write_enable_reg, Q2_q_b[6]_PORT_B_read_enable_reg, , , Q2_q_b[6]_clock_0, , Q2_q_b[6]_clock_enable_0, , , );
Q2_q_b[6]_PORT_B_data_out_reg = DFFE(Q2_q_b[6]_PORT_B_data_out, Q2_q_b[6]_clock_0, , , Q2_q_b[6]_clock_enable_0);
Q2_q_b[6] = Q2_q_b[6]_PORT_B_data_out_reg[0];

--Q2_q_b[16] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[16] at M4K_X26_Y23
Q2_q_b[6]_PORT_A_data_in = BUS(D2_mCCD_DATA[6], Q2_q_b[6]);
Q2_q_b[6]_PORT_A_data_in_reg = DFFE(Q2_q_b[6]_PORT_A_data_in, Q2_q_b[6]_clock_0, , , Q2_q_b[6]_clock_enable_0);
Q2_q_b[6]_PORT_A_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[6]_PORT_A_address_reg = DFFE(Q2_q_b[6]_PORT_A_address, Q2_q_b[6]_clock_0, , , Q2_q_b[6]_clock_enable_0);
Q2_q_b[6]_PORT_B_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[6]_PORT_B_address_reg = DFFE(Q2_q_b[6]_PORT_B_address, Q2_q_b[6]_clock_0, , , Q2_q_b[6]_clock_enable_0);
Q2_q_b[6]_PORT_A_write_enable = VCC;
Q2_q_b[6]_PORT_A_write_enable_reg = DFFE(Q2_q_b[6]_PORT_A_write_enable, Q2_q_b[6]_clock_0, , , Q2_q_b[6]_clock_enable_0);
Q2_q_b[6]_PORT_B_read_enable = VCC;
Q2_q_b[6]_PORT_B_read_enable_reg = DFFE(Q2_q_b[6]_PORT_B_read_enable, Q2_q_b[6]_clock_0, , , Q2_q_b[6]_clock_enable_0);
Q2_q_b[6]_clock_0 = GLOBAL(A1L14);
Q2_q_b[6]_clock_enable_0 = D2_oDVAL;
Q2_q_b[6]_PORT_B_data_out = MEMORY(Q2_q_b[6]_PORT_A_data_in_reg, , Q2_q_b[6]_PORT_A_address_reg, Q2_q_b[6]_PORT_B_address_reg, Q2_q_b[6]_PORT_A_write_enable_reg, Q2_q_b[6]_PORT_B_read_enable_reg, , , Q2_q_b[6]_clock_0, , Q2_q_b[6]_clock_enable_0, , , );
Q2_q_b[6]_PORT_B_data_out_reg = DFFE(Q2_q_b[6]_PORT_B_data_out, Q2_q_b[6]_clock_0, , , Q2_q_b[6]_clock_enable_0);
Q2_q_b[16] = Q2_q_b[6]_PORT_B_data_out_reg[1];


--L1L29 is RAW2RGB_4X:v4|mCCD_B~128 at LCCOMB_X50_Y24_N26
L1L29 = D2_X_Cont[0] & (D2_Y_Cont[0]) # !D2_X_Cont[0] & (D2_Y_Cont[0] & Q2_q_b[16] # !D2_Y_Cont[0] & (Q2_q_b[6]));


--L1_mDATAd_0[6] is RAW2RGB_4X:v4|mDATAd_0[6] at LCFF_X50_Y24_N13
L1_mDATAd_0[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), GLOBAL(C1L81),  ,  , Q2_q_b[16],  ,  , VCC);


--L1L30 is RAW2RGB_4X:v4|mCCD_B~129 at LCCOMB_X50_Y24_N10
L1L30 = L1L29 & (L1_mDATAd_0[6] # !D2_X_Cont[0]) # !L1L29 & (D2_X_Cont[0] & L1_mDATAd_1[6]);


--E1_mDATAd_1[7] is RAW2RGB_2X:u4|mDATAd_1[7] at LCFF_X27_Y12_N27
E1_mDATAd_1[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L11), GLOBAL(C1L81),  ,  , Q1_q_b[7],  ,  , VCC);


--Q1_q_b[7] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[7] at M4K_X26_Y12
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q1_q_b[7]_PORT_A_data_in = BUS(D1_mCCD_DATA[7], Q1_q_b[7]);
Q1_q_b[7]_PORT_A_data_in_reg = DFFE(Q1_q_b[7]_PORT_A_data_in, Q1_q_b[7]_clock_0, , , Q1_q_b[7]_clock_enable_0);
Q1_q_b[7]_PORT_A_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[7]_PORT_A_address_reg = DFFE(Q1_q_b[7]_PORT_A_address, Q1_q_b[7]_clock_0, , , Q1_q_b[7]_clock_enable_0);
Q1_q_b[7]_PORT_B_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[7]_PORT_B_address_reg = DFFE(Q1_q_b[7]_PORT_B_address, Q1_q_b[7]_clock_0, , , Q1_q_b[7]_clock_enable_0);
Q1_q_b[7]_PORT_A_write_enable = VCC;
Q1_q_b[7]_PORT_A_write_enable_reg = DFFE(Q1_q_b[7]_PORT_A_write_enable, Q1_q_b[7]_clock_0, , , Q1_q_b[7]_clock_enable_0);
Q1_q_b[7]_PORT_B_read_enable = VCC;
Q1_q_b[7]_PORT_B_read_enable_reg = DFFE(Q1_q_b[7]_PORT_B_read_enable, Q1_q_b[7]_clock_0, , , Q1_q_b[7]_clock_enable_0);
Q1_q_b[7]_clock_0 = GLOBAL(A1L11);
Q1_q_b[7]_clock_enable_0 = D1_oDVAL;
Q1_q_b[7]_PORT_B_data_out = MEMORY(Q1_q_b[7]_PORT_A_data_in_reg, , Q1_q_b[7]_PORT_A_address_reg, Q1_q_b[7]_PORT_B_address_reg, Q1_q_b[7]_PORT_A_write_enable_reg, Q1_q_b[7]_PORT_B_read_enable_reg, , , Q1_q_b[7]_clock_0, , Q1_q_b[7]_clock_enable_0, , , );
Q1_q_b[7]_PORT_B_data_out_reg = DFFE(Q1_q_b[7]_PORT_B_data_out, Q1_q_b[7]_clock_0, , , Q1_q_b[7]_clock_enable_0);
Q1_q_b[7] = Q1_q_b[7]_PORT_B_data_out_reg[0];

--Q1_q_b[17] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[17] at M4K_X26_Y12
Q1_q_b[7]_PORT_A_data_in = BUS(D1_mCCD_DATA[7], Q1_q_b[7]);
Q1_q_b[7]_PORT_A_data_in_reg = DFFE(Q1_q_b[7]_PORT_A_data_in, Q1_q_b[7]_clock_0, , , Q1_q_b[7]_clock_enable_0);
Q1_q_b[7]_PORT_A_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[7]_PORT_A_address_reg = DFFE(Q1_q_b[7]_PORT_A_address, Q1_q_b[7]_clock_0, , , Q1_q_b[7]_clock_enable_0);
Q1_q_b[7]_PORT_B_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[7]_PORT_B_address_reg = DFFE(Q1_q_b[7]_PORT_B_address, Q1_q_b[7]_clock_0, , , Q1_q_b[7]_clock_enable_0);
Q1_q_b[7]_PORT_A_write_enable = VCC;
Q1_q_b[7]_PORT_A_write_enable_reg = DFFE(Q1_q_b[7]_PORT_A_write_enable, Q1_q_b[7]_clock_0, , , Q1_q_b[7]_clock_enable_0);
Q1_q_b[7]_PORT_B_read_enable = VCC;
Q1_q_b[7]_PORT_B_read_enable_reg = DFFE(Q1_q_b[7]_PORT_B_read_enable, Q1_q_b[7]_clock_0, , , Q1_q_b[7]_clock_enable_0);
Q1_q_b[7]_clock_0 = GLOBAL(A1L11);
Q1_q_b[7]_clock_enable_0 = D1_oDVAL;
Q1_q_b[7]_PORT_B_data_out = MEMORY(Q1_q_b[7]_PORT_A_data_in_reg, , Q1_q_b[7]_PORT_A_address_reg, Q1_q_b[7]_PORT_B_address_reg, Q1_q_b[7]_PORT_A_write_enable_reg, Q1_q_b[7]_PORT_B_read_enable_reg, , , Q1_q_b[7]_clock_0, , Q1_q_b[7]_clock_enable_0, , , );
Q1_q_b[7]_PORT_B_data_out_reg = DFFE(Q1_q_b[7]_PORT_B_data_out, Q1_q_b[7]_clock_0, , , Q1_q_b[7]_clock_enable_0);
Q1_q_b[17] = Q1_q_b[7]_PORT_B_data_out_reg[1];


--E1L31 is RAW2RGB_2X:u4|mCCD_B~130 at LCCOMB_X28_Y12_N2
E1L31 = D1_X_Cont[0] & (D1_Y_Cont[0]) # !D1_X_Cont[0] & (D1_Y_Cont[0] & Q1_q_b[17] # !D1_Y_Cont[0] & (Q1_q_b[7]));


--E1_mDATAd_0[7] is RAW2RGB_2X:u4|mDATAd_0[7] at LCFF_X27_Y12_N1
E1_mDATAd_0[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L11), GLOBAL(C1L81),  ,  , Q1_q_b[17],  ,  , VCC);


--E1L32 is RAW2RGB_2X:u4|mCCD_B~131 at LCCOMB_X27_Y12_N8
E1L32 = E1L31 & (E1_mDATAd_0[7] # !D1_X_Cont[0]) # !E1L31 & E1_mDATAd_1[7] & D1_X_Cont[0];


--L1_mDATAd_1[7] is RAW2RGB_4X:v4|mDATAd_1[7] at LCFF_X50_Y23_N27
L1_mDATAd_1[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), GLOBAL(C1L81),  ,  , Q2_q_b[7],  ,  , VCC);


--Q2_q_b[7] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[7] at M4K_X52_Y23
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q2_q_b[7]_PORT_A_data_in = BUS(D2_mCCD_DATA[7], Q2_q_b[7]);
Q2_q_b[7]_PORT_A_data_in_reg = DFFE(Q2_q_b[7]_PORT_A_data_in, Q2_q_b[7]_clock_0, , , Q2_q_b[7]_clock_enable_0);
Q2_q_b[7]_PORT_A_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[7]_PORT_A_address_reg = DFFE(Q2_q_b[7]_PORT_A_address, Q2_q_b[7]_clock_0, , , Q2_q_b[7]_clock_enable_0);
Q2_q_b[7]_PORT_B_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[7]_PORT_B_address_reg = DFFE(Q2_q_b[7]_PORT_B_address, Q2_q_b[7]_clock_0, , , Q2_q_b[7]_clock_enable_0);
Q2_q_b[7]_PORT_A_write_enable = VCC;
Q2_q_b[7]_PORT_A_write_enable_reg = DFFE(Q2_q_b[7]_PORT_A_write_enable, Q2_q_b[7]_clock_0, , , Q2_q_b[7]_clock_enable_0);
Q2_q_b[7]_PORT_B_read_enable = VCC;
Q2_q_b[7]_PORT_B_read_enable_reg = DFFE(Q2_q_b[7]_PORT_B_read_enable, Q2_q_b[7]_clock_0, , , Q2_q_b[7]_clock_enable_0);
Q2_q_b[7]_clock_0 = GLOBAL(A1L14);
Q2_q_b[7]_clock_enable_0 = D2_oDVAL;
Q2_q_b[7]_PORT_B_data_out = MEMORY(Q2_q_b[7]_PORT_A_data_in_reg, , Q2_q_b[7]_PORT_A_address_reg, Q2_q_b[7]_PORT_B_address_reg, Q2_q_b[7]_PORT_A_write_enable_reg, Q2_q_b[7]_PORT_B_read_enable_reg, , , Q2_q_b[7]_clock_0, , Q2_q_b[7]_clock_enable_0, , , );
Q2_q_b[7]_PORT_B_data_out_reg = DFFE(Q2_q_b[7]_PORT_B_data_out, Q2_q_b[7]_clock_0, , , Q2_q_b[7]_clock_enable_0);
Q2_q_b[7] = Q2_q_b[7]_PORT_B_data_out_reg[0];

--Q2_q_b[17] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[17] at M4K_X52_Y23
Q2_q_b[7]_PORT_A_data_in = BUS(D2_mCCD_DATA[7], Q2_q_b[7]);
Q2_q_b[7]_PORT_A_data_in_reg = DFFE(Q2_q_b[7]_PORT_A_data_in, Q2_q_b[7]_clock_0, , , Q2_q_b[7]_clock_enable_0);
Q2_q_b[7]_PORT_A_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[7]_PORT_A_address_reg = DFFE(Q2_q_b[7]_PORT_A_address, Q2_q_b[7]_clock_0, , , Q2_q_b[7]_clock_enable_0);
Q2_q_b[7]_PORT_B_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[7]_PORT_B_address_reg = DFFE(Q2_q_b[7]_PORT_B_address, Q2_q_b[7]_clock_0, , , Q2_q_b[7]_clock_enable_0);
Q2_q_b[7]_PORT_A_write_enable = VCC;
Q2_q_b[7]_PORT_A_write_enable_reg = DFFE(Q2_q_b[7]_PORT_A_write_enable, Q2_q_b[7]_clock_0, , , Q2_q_b[7]_clock_enable_0);
Q2_q_b[7]_PORT_B_read_enable = VCC;
Q2_q_b[7]_PORT_B_read_enable_reg = DFFE(Q2_q_b[7]_PORT_B_read_enable, Q2_q_b[7]_clock_0, , , Q2_q_b[7]_clock_enable_0);
Q2_q_b[7]_clock_0 = GLOBAL(A1L14);
Q2_q_b[7]_clock_enable_0 = D2_oDVAL;
Q2_q_b[7]_PORT_B_data_out = MEMORY(Q2_q_b[7]_PORT_A_data_in_reg, , Q2_q_b[7]_PORT_A_address_reg, Q2_q_b[7]_PORT_B_address_reg, Q2_q_b[7]_PORT_A_write_enable_reg, Q2_q_b[7]_PORT_B_read_enable_reg, , , Q2_q_b[7]_clock_0, , Q2_q_b[7]_clock_enable_0, , , );
Q2_q_b[7]_PORT_B_data_out_reg = DFFE(Q2_q_b[7]_PORT_B_data_out, Q2_q_b[7]_clock_0, , , Q2_q_b[7]_clock_enable_0);
Q2_q_b[17] = Q2_q_b[7]_PORT_B_data_out_reg[1];


--L1L31 is RAW2RGB_4X:v4|mCCD_B~130 at LCCOMB_X50_Y24_N16
L1L31 = D2_X_Cont[0] & (D2_Y_Cont[0] # L1_mDATAd_1[7]) # !D2_X_Cont[0] & Q2_q_b[7] & !D2_Y_Cont[0];


--L1_mDATAd_0[7] is RAW2RGB_4X:v4|mDATAd_0[7] at LCFF_X50_Y23_N25
L1_mDATAd_0[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), GLOBAL(C1L81),  ,  , Q2_q_b[17],  ,  , VCC);


--L1L32 is RAW2RGB_4X:v4|mCCD_B~131 at LCCOMB_X51_Y23_N14
L1L32 = L1L31 & (L1_mDATAd_0[7] # !D2_Y_Cont[0]) # !L1L31 & (D2_Y_Cont[0] & Q2_q_b[17]);


--E1_mDATAd_1[8] is RAW2RGB_2X:u4|mDATAd_1[8] at LCFF_X27_Y14_N11
E1_mDATAd_1[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L11), GLOBAL(C1L81),  ,  , Q1_q_b[8],  ,  , VCC);


--Q1_q_b[8] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[8] at M4K_X52_Y14
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q1_q_b[8]_PORT_A_data_in = BUS(D1_mCCD_DATA[8], Q1_q_b[8]);
Q1_q_b[8]_PORT_A_data_in_reg = DFFE(Q1_q_b[8]_PORT_A_data_in, Q1_q_b[8]_clock_0, , , Q1_q_b[8]_clock_enable_0);
Q1_q_b[8]_PORT_A_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[8]_PORT_A_address_reg = DFFE(Q1_q_b[8]_PORT_A_address, Q1_q_b[8]_clock_0, , , Q1_q_b[8]_clock_enable_0);
Q1_q_b[8]_PORT_B_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[8]_PORT_B_address_reg = DFFE(Q1_q_b[8]_PORT_B_address, Q1_q_b[8]_clock_0, , , Q1_q_b[8]_clock_enable_0);
Q1_q_b[8]_PORT_A_write_enable = VCC;
Q1_q_b[8]_PORT_A_write_enable_reg = DFFE(Q1_q_b[8]_PORT_A_write_enable, Q1_q_b[8]_clock_0, , , Q1_q_b[8]_clock_enable_0);
Q1_q_b[8]_PORT_B_read_enable = VCC;
Q1_q_b[8]_PORT_B_read_enable_reg = DFFE(Q1_q_b[8]_PORT_B_read_enable, Q1_q_b[8]_clock_0, , , Q1_q_b[8]_clock_enable_0);
Q1_q_b[8]_clock_0 = GLOBAL(A1L11);
Q1_q_b[8]_clock_enable_0 = D1_oDVAL;
Q1_q_b[8]_PORT_B_data_out = MEMORY(Q1_q_b[8]_PORT_A_data_in_reg, , Q1_q_b[8]_PORT_A_address_reg, Q1_q_b[8]_PORT_B_address_reg, Q1_q_b[8]_PORT_A_write_enable_reg, Q1_q_b[8]_PORT_B_read_enable_reg, , , Q1_q_b[8]_clock_0, , Q1_q_b[8]_clock_enable_0, , , );
Q1_q_b[8]_PORT_B_data_out_reg = DFFE(Q1_q_b[8]_PORT_B_data_out, Q1_q_b[8]_clock_0, , , Q1_q_b[8]_clock_enable_0);
Q1_q_b[8] = Q1_q_b[8]_PORT_B_data_out_reg[0];

--Q1_q_b[18] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[18] at M4K_X52_Y14
Q1_q_b[8]_PORT_A_data_in = BUS(D1_mCCD_DATA[8], Q1_q_b[8]);
Q1_q_b[8]_PORT_A_data_in_reg = DFFE(Q1_q_b[8]_PORT_A_data_in, Q1_q_b[8]_clock_0, , , Q1_q_b[8]_clock_enable_0);
Q1_q_b[8]_PORT_A_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[8]_PORT_A_address_reg = DFFE(Q1_q_b[8]_PORT_A_address, Q1_q_b[8]_clock_0, , , Q1_q_b[8]_clock_enable_0);
Q1_q_b[8]_PORT_B_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[8]_PORT_B_address_reg = DFFE(Q1_q_b[8]_PORT_B_address, Q1_q_b[8]_clock_0, , , Q1_q_b[8]_clock_enable_0);
Q1_q_b[8]_PORT_A_write_enable = VCC;
Q1_q_b[8]_PORT_A_write_enable_reg = DFFE(Q1_q_b[8]_PORT_A_write_enable, Q1_q_b[8]_clock_0, , , Q1_q_b[8]_clock_enable_0);
Q1_q_b[8]_PORT_B_read_enable = VCC;
Q1_q_b[8]_PORT_B_read_enable_reg = DFFE(Q1_q_b[8]_PORT_B_read_enable, Q1_q_b[8]_clock_0, , , Q1_q_b[8]_clock_enable_0);
Q1_q_b[8]_clock_0 = GLOBAL(A1L11);
Q1_q_b[8]_clock_enable_0 = D1_oDVAL;
Q1_q_b[8]_PORT_B_data_out = MEMORY(Q1_q_b[8]_PORT_A_data_in_reg, , Q1_q_b[8]_PORT_A_address_reg, Q1_q_b[8]_PORT_B_address_reg, Q1_q_b[8]_PORT_A_write_enable_reg, Q1_q_b[8]_PORT_B_read_enable_reg, , , Q1_q_b[8]_clock_0, , Q1_q_b[8]_clock_enable_0, , , );
Q1_q_b[8]_PORT_B_data_out_reg = DFFE(Q1_q_b[8]_PORT_B_data_out, Q1_q_b[8]_clock_0, , , Q1_q_b[8]_clock_enable_0);
Q1_q_b[18] = Q1_q_b[8]_PORT_B_data_out_reg[1];


--E1L33 is RAW2RGB_2X:u4|mCCD_B~132 at LCCOMB_X27_Y14_N30
E1L33 = D1_Y_Cont[0] & D1_X_Cont[0] # !D1_Y_Cont[0] & (D1_X_Cont[0] & (E1_mDATAd_1[8]) # !D1_X_Cont[0] & Q1_q_b[8]);


--E1_mDATAd_0[8] is RAW2RGB_2X:u4|mDATAd_0[8] at LCFF_X27_Y14_N27
E1_mDATAd_0[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L11), GLOBAL(C1L81),  ,  , Q1_q_b[18],  ,  , VCC);


--E1L34 is RAW2RGB_2X:u4|mCCD_B~133 at LCCOMB_X27_Y14_N28
E1L34 = D1_Y_Cont[0] & (E1L33 & (E1_mDATAd_0[8]) # !E1L33 & Q1_q_b[18]) # !D1_Y_Cont[0] & E1L33;


--L1_mDATAd_1[8] is RAW2RGB_4X:v4|mDATAd_1[8] at LCFF_X51_Y25_N23
L1_mDATAd_1[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), GLOBAL(C1L81),  ,  , Q2_q_b[8],  ,  , VCC);


--Q2_q_b[8] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[8] at M4K_X26_Y26
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q2_q_b[8]_PORT_A_data_in = BUS(D2_mCCD_DATA[8], Q2_q_b[8]);
Q2_q_b[8]_PORT_A_data_in_reg = DFFE(Q2_q_b[8]_PORT_A_data_in, Q2_q_b[8]_clock_0, , , Q2_q_b[8]_clock_enable_0);
Q2_q_b[8]_PORT_A_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[8]_PORT_A_address_reg = DFFE(Q2_q_b[8]_PORT_A_address, Q2_q_b[8]_clock_0, , , Q2_q_b[8]_clock_enable_0);
Q2_q_b[8]_PORT_B_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[8]_PORT_B_address_reg = DFFE(Q2_q_b[8]_PORT_B_address, Q2_q_b[8]_clock_0, , , Q2_q_b[8]_clock_enable_0);
Q2_q_b[8]_PORT_A_write_enable = VCC;
Q2_q_b[8]_PORT_A_write_enable_reg = DFFE(Q2_q_b[8]_PORT_A_write_enable, Q2_q_b[8]_clock_0, , , Q2_q_b[8]_clock_enable_0);
Q2_q_b[8]_PORT_B_read_enable = VCC;
Q2_q_b[8]_PORT_B_read_enable_reg = DFFE(Q2_q_b[8]_PORT_B_read_enable, Q2_q_b[8]_clock_0, , , Q2_q_b[8]_clock_enable_0);
Q2_q_b[8]_clock_0 = GLOBAL(A1L14);
Q2_q_b[8]_clock_enable_0 = D2_oDVAL;
Q2_q_b[8]_PORT_B_data_out = MEMORY(Q2_q_b[8]_PORT_A_data_in_reg, , Q2_q_b[8]_PORT_A_address_reg, Q2_q_b[8]_PORT_B_address_reg, Q2_q_b[8]_PORT_A_write_enable_reg, Q2_q_b[8]_PORT_B_read_enable_reg, , , Q2_q_b[8]_clock_0, , Q2_q_b[8]_clock_enable_0, , , );
Q2_q_b[8]_PORT_B_data_out_reg = DFFE(Q2_q_b[8]_PORT_B_data_out, Q2_q_b[8]_clock_0, , , Q2_q_b[8]_clock_enable_0);
Q2_q_b[8] = Q2_q_b[8]_PORT_B_data_out_reg[0];

--Q2_q_b[18] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[18] at M4K_X26_Y26
Q2_q_b[8]_PORT_A_data_in = BUS(D2_mCCD_DATA[8], Q2_q_b[8]);
Q2_q_b[8]_PORT_A_data_in_reg = DFFE(Q2_q_b[8]_PORT_A_data_in, Q2_q_b[8]_clock_0, , , Q2_q_b[8]_clock_enable_0);
Q2_q_b[8]_PORT_A_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[8]_PORT_A_address_reg = DFFE(Q2_q_b[8]_PORT_A_address, Q2_q_b[8]_clock_0, , , Q2_q_b[8]_clock_enable_0);
Q2_q_b[8]_PORT_B_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[8]_PORT_B_address_reg = DFFE(Q2_q_b[8]_PORT_B_address, Q2_q_b[8]_clock_0, , , Q2_q_b[8]_clock_enable_0);
Q2_q_b[8]_PORT_A_write_enable = VCC;
Q2_q_b[8]_PORT_A_write_enable_reg = DFFE(Q2_q_b[8]_PORT_A_write_enable, Q2_q_b[8]_clock_0, , , Q2_q_b[8]_clock_enable_0);
Q2_q_b[8]_PORT_B_read_enable = VCC;
Q2_q_b[8]_PORT_B_read_enable_reg = DFFE(Q2_q_b[8]_PORT_B_read_enable, Q2_q_b[8]_clock_0, , , Q2_q_b[8]_clock_enable_0);
Q2_q_b[8]_clock_0 = GLOBAL(A1L14);
Q2_q_b[8]_clock_enable_0 = D2_oDVAL;
Q2_q_b[8]_PORT_B_data_out = MEMORY(Q2_q_b[8]_PORT_A_data_in_reg, , Q2_q_b[8]_PORT_A_address_reg, Q2_q_b[8]_PORT_B_address_reg, Q2_q_b[8]_PORT_A_write_enable_reg, Q2_q_b[8]_PORT_B_read_enable_reg, , , Q2_q_b[8]_clock_0, , Q2_q_b[8]_clock_enable_0, , , );
Q2_q_b[8]_PORT_B_data_out_reg = DFFE(Q2_q_b[8]_PORT_B_data_out, Q2_q_b[8]_clock_0, , , Q2_q_b[8]_clock_enable_0);
Q2_q_b[18] = Q2_q_b[8]_PORT_B_data_out_reg[1];


--L1L33 is RAW2RGB_4X:v4|mCCD_B~132 at LCCOMB_X51_Y25_N20
L1L33 = D2_X_Cont[0] & D2_Y_Cont[0] # !D2_X_Cont[0] & (D2_Y_Cont[0] & (Q2_q_b[18]) # !D2_Y_Cont[0] & Q2_q_b[8]);


--L1_mDATAd_0[8] is RAW2RGB_4X:v4|mDATAd_0[8] at LCFF_X51_Y25_N11
L1_mDATAd_0[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), GLOBAL(C1L81),  ,  , Q2_q_b[18],  ,  , VCC);


--L1L34 is RAW2RGB_4X:v4|mCCD_B~133 at LCCOMB_X51_Y25_N18
L1L34 = D2_X_Cont[0] & (L1L33 & (L1_mDATAd_0[8]) # !L1L33 & L1_mDATAd_1[8]) # !D2_X_Cont[0] & (L1L33);


--E1_mDATAd_1[9] is RAW2RGB_2X:u4|mDATAd_1[9] at LCFF_X27_Y14_N3
E1_mDATAd_1[9] = DFFEAS(E1L106, GLOBAL(A1L11), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--Q1_q_b[9] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[9] at M4K_X52_Y15
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q1_q_b[9]_PORT_A_data_in = BUS(D1_mCCD_DATA[9], Q1_q_b[9]);
Q1_q_b[9]_PORT_A_data_in_reg = DFFE(Q1_q_b[9]_PORT_A_data_in, Q1_q_b[9]_clock_0, , , Q1_q_b[9]_clock_enable_0);
Q1_q_b[9]_PORT_A_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[9]_PORT_A_address_reg = DFFE(Q1_q_b[9]_PORT_A_address, Q1_q_b[9]_clock_0, , , Q1_q_b[9]_clock_enable_0);
Q1_q_b[9]_PORT_B_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[9]_PORT_B_address_reg = DFFE(Q1_q_b[9]_PORT_B_address, Q1_q_b[9]_clock_0, , , Q1_q_b[9]_clock_enable_0);
Q1_q_b[9]_PORT_A_write_enable = VCC;
Q1_q_b[9]_PORT_A_write_enable_reg = DFFE(Q1_q_b[9]_PORT_A_write_enable, Q1_q_b[9]_clock_0, , , Q1_q_b[9]_clock_enable_0);
Q1_q_b[9]_PORT_B_read_enable = VCC;
Q1_q_b[9]_PORT_B_read_enable_reg = DFFE(Q1_q_b[9]_PORT_B_read_enable, Q1_q_b[9]_clock_0, , , Q1_q_b[9]_clock_enable_0);
Q1_q_b[9]_clock_0 = GLOBAL(A1L11);
Q1_q_b[9]_clock_enable_0 = D1_oDVAL;
Q1_q_b[9]_PORT_B_data_out = MEMORY(Q1_q_b[9]_PORT_A_data_in_reg, , Q1_q_b[9]_PORT_A_address_reg, Q1_q_b[9]_PORT_B_address_reg, Q1_q_b[9]_PORT_A_write_enable_reg, Q1_q_b[9]_PORT_B_read_enable_reg, , , Q1_q_b[9]_clock_0, , Q1_q_b[9]_clock_enable_0, , , );
Q1_q_b[9]_PORT_B_data_out_reg = DFFE(Q1_q_b[9]_PORT_B_data_out, Q1_q_b[9]_clock_0, , , Q1_q_b[9]_clock_enable_0);
Q1_q_b[9] = Q1_q_b[9]_PORT_B_data_out_reg[0];

--Q1_q_b[19] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[19] at M4K_X52_Y15
Q1_q_b[9]_PORT_A_data_in = BUS(D1_mCCD_DATA[9], Q1_q_b[9]);
Q1_q_b[9]_PORT_A_data_in_reg = DFFE(Q1_q_b[9]_PORT_A_data_in, Q1_q_b[9]_clock_0, , , Q1_q_b[9]_clock_enable_0);
Q1_q_b[9]_PORT_A_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[9]_PORT_A_address_reg = DFFE(Q1_q_b[9]_PORT_A_address, Q1_q_b[9]_clock_0, , , Q1_q_b[9]_clock_enable_0);
Q1_q_b[9]_PORT_B_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[9]_PORT_B_address_reg = DFFE(Q1_q_b[9]_PORT_B_address, Q1_q_b[9]_clock_0, , , Q1_q_b[9]_clock_enable_0);
Q1_q_b[9]_PORT_A_write_enable = VCC;
Q1_q_b[9]_PORT_A_write_enable_reg = DFFE(Q1_q_b[9]_PORT_A_write_enable, Q1_q_b[9]_clock_0, , , Q1_q_b[9]_clock_enable_0);
Q1_q_b[9]_PORT_B_read_enable = VCC;
Q1_q_b[9]_PORT_B_read_enable_reg = DFFE(Q1_q_b[9]_PORT_B_read_enable, Q1_q_b[9]_clock_0, , , Q1_q_b[9]_clock_enable_0);
Q1_q_b[9]_clock_0 = GLOBAL(A1L11);
Q1_q_b[9]_clock_enable_0 = D1_oDVAL;
Q1_q_b[9]_PORT_B_data_out = MEMORY(Q1_q_b[9]_PORT_A_data_in_reg, , Q1_q_b[9]_PORT_A_address_reg, Q1_q_b[9]_PORT_B_address_reg, Q1_q_b[9]_PORT_A_write_enable_reg, Q1_q_b[9]_PORT_B_read_enable_reg, , , Q1_q_b[9]_clock_0, , Q1_q_b[9]_clock_enable_0, , , );
Q1_q_b[9]_PORT_B_data_out_reg = DFFE(Q1_q_b[9]_PORT_B_data_out, Q1_q_b[9]_clock_0, , , Q1_q_b[9]_clock_enable_0);
Q1_q_b[19] = Q1_q_b[9]_PORT_B_data_out_reg[1];


--E1L35 is RAW2RGB_2X:u4|mCCD_B~134 at LCCOMB_X27_Y14_N20
E1L35 = D1_Y_Cont[0] & (Q1_q_b[19] # D1_X_Cont[0]) # !D1_Y_Cont[0] & Q1_q_b[9] & (!D1_X_Cont[0]);


--E1_mDATAd_0[9] is RAW2RGB_2X:u4|mDATAd_0[9] at LCFF_X27_Y14_N1
E1_mDATAd_0[9] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L11), GLOBAL(C1L81),  ,  , Q1_q_b[19],  ,  , VCC);


--E1L36 is RAW2RGB_2X:u4|mCCD_B~135 at LCCOMB_X27_Y14_N4
E1L36 = D1_X_Cont[0] & (E1L35 & E1_mDATAd_0[9] # !E1L35 & (E1_mDATAd_1[9])) # !D1_X_Cont[0] & (E1L35);


--L1_mDATAd_1[9] is RAW2RGB_4X:v4|mDATAd_1[9] at LCFF_X51_Y25_N7
L1_mDATAd_1[9] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), GLOBAL(C1L81),  ,  , Q2_q_b[9],  ,  , VCC);


--Q2_q_b[9] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[9] at M4K_X26_Y27
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q2_q_b[9]_PORT_A_data_in = BUS(D2_mCCD_DATA[9], Q2_q_b[9]);
Q2_q_b[9]_PORT_A_data_in_reg = DFFE(Q2_q_b[9]_PORT_A_data_in, Q2_q_b[9]_clock_0, , , Q2_q_b[9]_clock_enable_0);
Q2_q_b[9]_PORT_A_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[9]_PORT_A_address_reg = DFFE(Q2_q_b[9]_PORT_A_address, Q2_q_b[9]_clock_0, , , Q2_q_b[9]_clock_enable_0);
Q2_q_b[9]_PORT_B_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[9]_PORT_B_address_reg = DFFE(Q2_q_b[9]_PORT_B_address, Q2_q_b[9]_clock_0, , , Q2_q_b[9]_clock_enable_0);
Q2_q_b[9]_PORT_A_write_enable = VCC;
Q2_q_b[9]_PORT_A_write_enable_reg = DFFE(Q2_q_b[9]_PORT_A_write_enable, Q2_q_b[9]_clock_0, , , Q2_q_b[9]_clock_enable_0);
Q2_q_b[9]_PORT_B_read_enable = VCC;
Q2_q_b[9]_PORT_B_read_enable_reg = DFFE(Q2_q_b[9]_PORT_B_read_enable, Q2_q_b[9]_clock_0, , , Q2_q_b[9]_clock_enable_0);
Q2_q_b[9]_clock_0 = GLOBAL(A1L14);
Q2_q_b[9]_clock_enable_0 = D2_oDVAL;
Q2_q_b[9]_PORT_B_data_out = MEMORY(Q2_q_b[9]_PORT_A_data_in_reg, , Q2_q_b[9]_PORT_A_address_reg, Q2_q_b[9]_PORT_B_address_reg, Q2_q_b[9]_PORT_A_write_enable_reg, Q2_q_b[9]_PORT_B_read_enable_reg, , , Q2_q_b[9]_clock_0, , Q2_q_b[9]_clock_enable_0, , , );
Q2_q_b[9]_PORT_B_data_out_reg = DFFE(Q2_q_b[9]_PORT_B_data_out, Q2_q_b[9]_clock_0, , , Q2_q_b[9]_clock_enable_0);
Q2_q_b[9] = Q2_q_b[9]_PORT_B_data_out_reg[0];

--Q2_q_b[19] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[19] at M4K_X26_Y27
Q2_q_b[9]_PORT_A_data_in = BUS(D2_mCCD_DATA[9], Q2_q_b[9]);
Q2_q_b[9]_PORT_A_data_in_reg = DFFE(Q2_q_b[9]_PORT_A_data_in, Q2_q_b[9]_clock_0, , , Q2_q_b[9]_clock_enable_0);
Q2_q_b[9]_PORT_A_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[9]_PORT_A_address_reg = DFFE(Q2_q_b[9]_PORT_A_address, Q2_q_b[9]_clock_0, , , Q2_q_b[9]_clock_enable_0);
Q2_q_b[9]_PORT_B_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[9]_PORT_B_address_reg = DFFE(Q2_q_b[9]_PORT_B_address, Q2_q_b[9]_clock_0, , , Q2_q_b[9]_clock_enable_0);
Q2_q_b[9]_PORT_A_write_enable = VCC;
Q2_q_b[9]_PORT_A_write_enable_reg = DFFE(Q2_q_b[9]_PORT_A_write_enable, Q2_q_b[9]_clock_0, , , Q2_q_b[9]_clock_enable_0);
Q2_q_b[9]_PORT_B_read_enable = VCC;
Q2_q_b[9]_PORT_B_read_enable_reg = DFFE(Q2_q_b[9]_PORT_B_read_enable, Q2_q_b[9]_clock_0, , , Q2_q_b[9]_clock_enable_0);
Q2_q_b[9]_clock_0 = GLOBAL(A1L14);
Q2_q_b[9]_clock_enable_0 = D2_oDVAL;
Q2_q_b[9]_PORT_B_data_out = MEMORY(Q2_q_b[9]_PORT_A_data_in_reg, , Q2_q_b[9]_PORT_A_address_reg, Q2_q_b[9]_PORT_B_address_reg, Q2_q_b[9]_PORT_A_write_enable_reg, Q2_q_b[9]_PORT_B_read_enable_reg, , , Q2_q_b[9]_clock_0, , Q2_q_b[9]_clock_enable_0, , , );
Q2_q_b[9]_PORT_B_data_out_reg = DFFE(Q2_q_b[9]_PORT_B_data_out, Q2_q_b[9]_clock_0, , , Q2_q_b[9]_clock_enable_0);
Q2_q_b[19] = Q2_q_b[9]_PORT_B_data_out_reg[1];


--L1L35 is RAW2RGB_4X:v4|mCCD_B~134 at LCCOMB_X51_Y25_N0
L1L35 = D2_Y_Cont[0] & (D2_X_Cont[0]) # !D2_Y_Cont[0] & (D2_X_Cont[0] & L1_mDATAd_1[9] # !D2_X_Cont[0] & (Q2_q_b[9]));


--L1_mDATAd_0[9] is RAW2RGB_4X:v4|mDATAd_0[9] at LCFF_X51_Y25_N25
L1_mDATAd_0[9] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), GLOBAL(C1L81),  ,  , Q2_q_b[19],  ,  , VCC);


--L1L36 is RAW2RGB_4X:v4|mCCD_B~135 at LCCOMB_X51_Y25_N28
L1L36 = D2_Y_Cont[0] & (L1L35 & (L1_mDATAd_0[9]) # !L1L35 & Q2_q_b[19]) # !D2_Y_Cont[0] & (L1L35);


--E1L1 is RAW2RGB_2X:u4|add~1591 at LCCOMB_X28_Y12_N16
E1L1 = D1_X_Cont[0] & (D1_Y_Cont[0] & (Q1_q_b[16]) # !D1_Y_Cont[0] & Q1_q_b[6]) # !D1_X_Cont[0] & (D1_Y_Cont[0] & Q1_q_b[6] # !D1_Y_Cont[0] & (Q1_q_b[16]));


--E1L2 is RAW2RGB_2X:u4|add~1592 at LCCOMB_X28_Y12_N0
E1L2 = D1_X_Cont[0] & (D1_Y_Cont[0] & E1_mDATAd_1[6] # !D1_Y_Cont[0] & (E1_mDATAd_0[6])) # !D1_X_Cont[0] & (D1_Y_Cont[0] & (E1_mDATAd_0[6]) # !D1_Y_Cont[0] & E1_mDATAd_1[6]);


--E1L3 is RAW2RGB_2X:u4|add~1593 at LCCOMB_X28_Y12_N24
E1L3 = D1_X_Cont[0] & (D1_Y_Cont[0] & Q1_q_b[15] # !D1_Y_Cont[0] & (Q1_q_b[5])) # !D1_X_Cont[0] & (D1_Y_Cont[0] & (Q1_q_b[5]) # !D1_Y_Cont[0] & Q1_q_b[15]);


--E1L4 is RAW2RGB_2X:u4|add~1594 at LCCOMB_X28_Y12_N6
E1L4 = D1_X_Cont[0] & (D1_Y_Cont[0] & E1_mDATAd_1[5] # !D1_Y_Cont[0] & (E1_mDATAd_0[5])) # !D1_X_Cont[0] & (D1_Y_Cont[0] & (E1_mDATAd_0[5]) # !D1_Y_Cont[0] & E1_mDATAd_1[5]);


--Q1_q_b[4] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[4] at M4K_X26_Y11
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q1_q_b[4]_PORT_A_data_in = BUS(D1_mCCD_DATA[4], Q1_q_b[4]);
Q1_q_b[4]_PORT_A_data_in_reg = DFFE(Q1_q_b[4]_PORT_A_data_in, Q1_q_b[4]_clock_0, , , Q1_q_b[4]_clock_enable_0);
Q1_q_b[4]_PORT_A_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[4]_PORT_A_address_reg = DFFE(Q1_q_b[4]_PORT_A_address, Q1_q_b[4]_clock_0, , , Q1_q_b[4]_clock_enable_0);
Q1_q_b[4]_PORT_B_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[4]_PORT_B_address_reg = DFFE(Q1_q_b[4]_PORT_B_address, Q1_q_b[4]_clock_0, , , Q1_q_b[4]_clock_enable_0);
Q1_q_b[4]_PORT_A_write_enable = VCC;
Q1_q_b[4]_PORT_A_write_enable_reg = DFFE(Q1_q_b[4]_PORT_A_write_enable, Q1_q_b[4]_clock_0, , , Q1_q_b[4]_clock_enable_0);
Q1_q_b[4]_PORT_B_read_enable = VCC;
Q1_q_b[4]_PORT_B_read_enable_reg = DFFE(Q1_q_b[4]_PORT_B_read_enable, Q1_q_b[4]_clock_0, , , Q1_q_b[4]_clock_enable_0);
Q1_q_b[4]_clock_0 = GLOBAL(A1L11);
Q1_q_b[4]_clock_enable_0 = D1_oDVAL;
Q1_q_b[4]_PORT_B_data_out = MEMORY(Q1_q_b[4]_PORT_A_data_in_reg, , Q1_q_b[4]_PORT_A_address_reg, Q1_q_b[4]_PORT_B_address_reg, Q1_q_b[4]_PORT_A_write_enable_reg, Q1_q_b[4]_PORT_B_read_enable_reg, , , Q1_q_b[4]_clock_0, , Q1_q_b[4]_clock_enable_0, , , );
Q1_q_b[4]_PORT_B_data_out_reg = DFFE(Q1_q_b[4]_PORT_B_data_out, Q1_q_b[4]_clock_0, , , Q1_q_b[4]_clock_enable_0);
Q1_q_b[4] = Q1_q_b[4]_PORT_B_data_out_reg[0];

--Q1_q_b[14] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[14] at M4K_X26_Y11
Q1_q_b[4]_PORT_A_data_in = BUS(D1_mCCD_DATA[4], Q1_q_b[4]);
Q1_q_b[4]_PORT_A_data_in_reg = DFFE(Q1_q_b[4]_PORT_A_data_in, Q1_q_b[4]_clock_0, , , Q1_q_b[4]_clock_enable_0);
Q1_q_b[4]_PORT_A_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[4]_PORT_A_address_reg = DFFE(Q1_q_b[4]_PORT_A_address, Q1_q_b[4]_clock_0, , , Q1_q_b[4]_clock_enable_0);
Q1_q_b[4]_PORT_B_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[4]_PORT_B_address_reg = DFFE(Q1_q_b[4]_PORT_B_address, Q1_q_b[4]_clock_0, , , Q1_q_b[4]_clock_enable_0);
Q1_q_b[4]_PORT_A_write_enable = VCC;
Q1_q_b[4]_PORT_A_write_enable_reg = DFFE(Q1_q_b[4]_PORT_A_write_enable, Q1_q_b[4]_clock_0, , , Q1_q_b[4]_clock_enable_0);
Q1_q_b[4]_PORT_B_read_enable = VCC;
Q1_q_b[4]_PORT_B_read_enable_reg = DFFE(Q1_q_b[4]_PORT_B_read_enable, Q1_q_b[4]_clock_0, , , Q1_q_b[4]_clock_enable_0);
Q1_q_b[4]_clock_0 = GLOBAL(A1L11);
Q1_q_b[4]_clock_enable_0 = D1_oDVAL;
Q1_q_b[4]_PORT_B_data_out = MEMORY(Q1_q_b[4]_PORT_A_data_in_reg, , Q1_q_b[4]_PORT_A_address_reg, Q1_q_b[4]_PORT_B_address_reg, Q1_q_b[4]_PORT_A_write_enable_reg, Q1_q_b[4]_PORT_B_read_enable_reg, , , Q1_q_b[4]_clock_0, , Q1_q_b[4]_clock_enable_0, , , );
Q1_q_b[4]_PORT_B_data_out_reg = DFFE(Q1_q_b[4]_PORT_B_data_out, Q1_q_b[4]_clock_0, , , Q1_q_b[4]_clock_enable_0);
Q1_q_b[14] = Q1_q_b[4]_PORT_B_data_out_reg[1];


--E1L5 is RAW2RGB_2X:u4|add~1595 at LCCOMB_X28_Y12_N14
E1L5 = D1_X_Cont[0] & (D1_Y_Cont[0] & (Q1_q_b[14]) # !D1_Y_Cont[0] & Q1_q_b[4]) # !D1_X_Cont[0] & (D1_Y_Cont[0] & Q1_q_b[4] # !D1_Y_Cont[0] & (Q1_q_b[14]));


--E1_mDATAd_1[4] is RAW2RGB_2X:u4|mDATAd_1[4] at LCFF_X28_Y12_N23
E1_mDATAd_1[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L11), GLOBAL(C1L81),  ,  , Q1_q_b[4],  ,  , VCC);


--E1_mDATAd_0[4] is RAW2RGB_2X:u4|mDATAd_0[4] at LCFF_X28_Y12_N27
E1_mDATAd_0[4] = DFFEAS(E1L87, GLOBAL(A1L11), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--E1L6 is RAW2RGB_2X:u4|add~1596 at LCCOMB_X28_Y12_N22
E1L6 = D1_X_Cont[0] & (D1_Y_Cont[0] & E1_mDATAd_1[4] # !D1_Y_Cont[0] & (E1_mDATAd_0[4])) # !D1_X_Cont[0] & (D1_Y_Cont[0] & (E1_mDATAd_0[4]) # !D1_Y_Cont[0] & E1_mDATAd_1[4]);


--Q1_q_b[3] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[3] at M4K_X26_Y15
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q1_q_b[3]_PORT_A_data_in = BUS(D1_mCCD_DATA[3], Q1_q_b[3]);
Q1_q_b[3]_PORT_A_data_in_reg = DFFE(Q1_q_b[3]_PORT_A_data_in, Q1_q_b[3]_clock_0, , , Q1_q_b[3]_clock_enable_0);
Q1_q_b[3]_PORT_A_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[3]_PORT_A_address_reg = DFFE(Q1_q_b[3]_PORT_A_address, Q1_q_b[3]_clock_0, , , Q1_q_b[3]_clock_enable_0);
Q1_q_b[3]_PORT_B_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[3]_PORT_B_address_reg = DFFE(Q1_q_b[3]_PORT_B_address, Q1_q_b[3]_clock_0, , , Q1_q_b[3]_clock_enable_0);
Q1_q_b[3]_PORT_A_write_enable = VCC;
Q1_q_b[3]_PORT_A_write_enable_reg = DFFE(Q1_q_b[3]_PORT_A_write_enable, Q1_q_b[3]_clock_0, , , Q1_q_b[3]_clock_enable_0);
Q1_q_b[3]_PORT_B_read_enable = VCC;
Q1_q_b[3]_PORT_B_read_enable_reg = DFFE(Q1_q_b[3]_PORT_B_read_enable, Q1_q_b[3]_clock_0, , , Q1_q_b[3]_clock_enable_0);
Q1_q_b[3]_clock_0 = GLOBAL(A1L11);
Q1_q_b[3]_clock_enable_0 = D1_oDVAL;
Q1_q_b[3]_PORT_B_data_out = MEMORY(Q1_q_b[3]_PORT_A_data_in_reg, , Q1_q_b[3]_PORT_A_address_reg, Q1_q_b[3]_PORT_B_address_reg, Q1_q_b[3]_PORT_A_write_enable_reg, Q1_q_b[3]_PORT_B_read_enable_reg, , , Q1_q_b[3]_clock_0, , Q1_q_b[3]_clock_enable_0, , , );
Q1_q_b[3]_PORT_B_data_out_reg = DFFE(Q1_q_b[3]_PORT_B_data_out, Q1_q_b[3]_clock_0, , , Q1_q_b[3]_clock_enable_0);
Q1_q_b[3] = Q1_q_b[3]_PORT_B_data_out_reg[0];

--Q1_q_b[13] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[13] at M4K_X26_Y15
Q1_q_b[3]_PORT_A_data_in = BUS(D1_mCCD_DATA[3], Q1_q_b[3]);
Q1_q_b[3]_PORT_A_data_in_reg = DFFE(Q1_q_b[3]_PORT_A_data_in, Q1_q_b[3]_clock_0, , , Q1_q_b[3]_clock_enable_0);
Q1_q_b[3]_PORT_A_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[3]_PORT_A_address_reg = DFFE(Q1_q_b[3]_PORT_A_address, Q1_q_b[3]_clock_0, , , Q1_q_b[3]_clock_enable_0);
Q1_q_b[3]_PORT_B_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[3]_PORT_B_address_reg = DFFE(Q1_q_b[3]_PORT_B_address, Q1_q_b[3]_clock_0, , , Q1_q_b[3]_clock_enable_0);
Q1_q_b[3]_PORT_A_write_enable = VCC;
Q1_q_b[3]_PORT_A_write_enable_reg = DFFE(Q1_q_b[3]_PORT_A_write_enable, Q1_q_b[3]_clock_0, , , Q1_q_b[3]_clock_enable_0);
Q1_q_b[3]_PORT_B_read_enable = VCC;
Q1_q_b[3]_PORT_B_read_enable_reg = DFFE(Q1_q_b[3]_PORT_B_read_enable, Q1_q_b[3]_clock_0, , , Q1_q_b[3]_clock_enable_0);
Q1_q_b[3]_clock_0 = GLOBAL(A1L11);
Q1_q_b[3]_clock_enable_0 = D1_oDVAL;
Q1_q_b[3]_PORT_B_data_out = MEMORY(Q1_q_b[3]_PORT_A_data_in_reg, , Q1_q_b[3]_PORT_A_address_reg, Q1_q_b[3]_PORT_B_address_reg, Q1_q_b[3]_PORT_A_write_enable_reg, Q1_q_b[3]_PORT_B_read_enable_reg, , , Q1_q_b[3]_clock_0, , Q1_q_b[3]_clock_enable_0, , , );
Q1_q_b[3]_PORT_B_data_out_reg = DFFE(Q1_q_b[3]_PORT_B_data_out, Q1_q_b[3]_clock_0, , , Q1_q_b[3]_clock_enable_0);
Q1_q_b[13] = Q1_q_b[3]_PORT_B_data_out_reg[1];


--E1L7 is RAW2RGB_2X:u4|add~1597 at LCCOMB_X27_Y13_N30
E1L7 = Q1_q_b[13] & (Q1_q_b[3] # D1_X_Cont[0] $ !D1_Y_Cont[0]) # !Q1_q_b[13] & Q1_q_b[3] & (D1_X_Cont[0] $ D1_Y_Cont[0]);


--E1_mDATAd_1[3] is RAW2RGB_2X:u4|mDATAd_1[3] at LCFF_X27_Y15_N17
E1_mDATAd_1[3] = DFFEAS(E1L99, GLOBAL(A1L11), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--E1_mDATAd_0[3] is RAW2RGB_2X:u4|mDATAd_0[3] at LCFF_X27_Y14_N7
E1_mDATAd_0[3] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L11), GLOBAL(C1L81),  ,  , Q1_q_b[13],  ,  , VCC);


--E1L8 is RAW2RGB_2X:u4|add~1598 at LCCOMB_X27_Y14_N6
E1L8 = E1_mDATAd_1[3] & (E1_mDATAd_0[3] # D1_X_Cont[0] $ !D1_Y_Cont[0]) # !E1_mDATAd_1[3] & E1_mDATAd_0[3] & (D1_X_Cont[0] $ D1_Y_Cont[0]);


--Q1_q_b[2] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[2] at M4K_X26_Y13
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q1_q_b[2]_PORT_A_data_in = BUS(D1_mCCD_DATA[2], Q1_q_b[2]);
Q1_q_b[2]_PORT_A_data_in_reg = DFFE(Q1_q_b[2]_PORT_A_data_in, Q1_q_b[2]_clock_0, , , Q1_q_b[2]_clock_enable_0);
Q1_q_b[2]_PORT_A_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[2]_PORT_A_address_reg = DFFE(Q1_q_b[2]_PORT_A_address, Q1_q_b[2]_clock_0, , , Q1_q_b[2]_clock_enable_0);
Q1_q_b[2]_PORT_B_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[2]_PORT_B_address_reg = DFFE(Q1_q_b[2]_PORT_B_address, Q1_q_b[2]_clock_0, , , Q1_q_b[2]_clock_enable_0);
Q1_q_b[2]_PORT_A_write_enable = VCC;
Q1_q_b[2]_PORT_A_write_enable_reg = DFFE(Q1_q_b[2]_PORT_A_write_enable, Q1_q_b[2]_clock_0, , , Q1_q_b[2]_clock_enable_0);
Q1_q_b[2]_PORT_B_read_enable = VCC;
Q1_q_b[2]_PORT_B_read_enable_reg = DFFE(Q1_q_b[2]_PORT_B_read_enable, Q1_q_b[2]_clock_0, , , Q1_q_b[2]_clock_enable_0);
Q1_q_b[2]_clock_0 = GLOBAL(A1L11);
Q1_q_b[2]_clock_enable_0 = D1_oDVAL;
Q1_q_b[2]_PORT_B_data_out = MEMORY(Q1_q_b[2]_PORT_A_data_in_reg, , Q1_q_b[2]_PORT_A_address_reg, Q1_q_b[2]_PORT_B_address_reg, Q1_q_b[2]_PORT_A_write_enable_reg, Q1_q_b[2]_PORT_B_read_enable_reg, , , Q1_q_b[2]_clock_0, , Q1_q_b[2]_clock_enable_0, , , );
Q1_q_b[2]_PORT_B_data_out_reg = DFFE(Q1_q_b[2]_PORT_B_data_out, Q1_q_b[2]_clock_0, , , Q1_q_b[2]_clock_enable_0);
Q1_q_b[2] = Q1_q_b[2]_PORT_B_data_out_reg[0];

--Q1_q_b[12] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[12] at M4K_X26_Y13
Q1_q_b[2]_PORT_A_data_in = BUS(D1_mCCD_DATA[2], Q1_q_b[2]);
Q1_q_b[2]_PORT_A_data_in_reg = DFFE(Q1_q_b[2]_PORT_A_data_in, Q1_q_b[2]_clock_0, , , Q1_q_b[2]_clock_enable_0);
Q1_q_b[2]_PORT_A_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[2]_PORT_A_address_reg = DFFE(Q1_q_b[2]_PORT_A_address, Q1_q_b[2]_clock_0, , , Q1_q_b[2]_clock_enable_0);
Q1_q_b[2]_PORT_B_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[2]_PORT_B_address_reg = DFFE(Q1_q_b[2]_PORT_B_address, Q1_q_b[2]_clock_0, , , Q1_q_b[2]_clock_enable_0);
Q1_q_b[2]_PORT_A_write_enable = VCC;
Q1_q_b[2]_PORT_A_write_enable_reg = DFFE(Q1_q_b[2]_PORT_A_write_enable, Q1_q_b[2]_clock_0, , , Q1_q_b[2]_clock_enable_0);
Q1_q_b[2]_PORT_B_read_enable = VCC;
Q1_q_b[2]_PORT_B_read_enable_reg = DFFE(Q1_q_b[2]_PORT_B_read_enable, Q1_q_b[2]_clock_0, , , Q1_q_b[2]_clock_enable_0);
Q1_q_b[2]_clock_0 = GLOBAL(A1L11);
Q1_q_b[2]_clock_enable_0 = D1_oDVAL;
Q1_q_b[2]_PORT_B_data_out = MEMORY(Q1_q_b[2]_PORT_A_data_in_reg, , Q1_q_b[2]_PORT_A_address_reg, Q1_q_b[2]_PORT_B_address_reg, Q1_q_b[2]_PORT_A_write_enable_reg, Q1_q_b[2]_PORT_B_read_enable_reg, , , Q1_q_b[2]_clock_0, , Q1_q_b[2]_clock_enable_0, , , );
Q1_q_b[2]_PORT_B_data_out_reg = DFFE(Q1_q_b[2]_PORT_B_data_out, Q1_q_b[2]_clock_0, , , Q1_q_b[2]_clock_enable_0);
Q1_q_b[12] = Q1_q_b[2]_PORT_B_data_out_reg[1];


--E1L9 is RAW2RGB_2X:u4|add~1599 at LCCOMB_X27_Y13_N4
E1L9 = Q1_q_b[2] & (Q1_q_b[12] # D1_X_Cont[0] $ D1_Y_Cont[0]) # !Q1_q_b[2] & Q1_q_b[12] & (D1_X_Cont[0] $ !D1_Y_Cont[0]);


--E1_mDATAd_1[2] is RAW2RGB_2X:u4|mDATAd_1[2] at LCFF_X27_Y12_N11
E1_mDATAd_1[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L11), GLOBAL(C1L81),  ,  , Q1_q_b[2],  ,  , VCC);


--E1_mDATAd_0[2] is RAW2RGB_2X:u4|mDATAd_0[2] at LCFF_X27_Y12_N13
E1_mDATAd_0[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L11), GLOBAL(C1L81),  ,  , Q1_q_b[12],  ,  , VCC);


--E1L10 is RAW2RGB_2X:u4|add~1600 at LCCOMB_X27_Y12_N10
E1L10 = D1_Y_Cont[0] & (D1_X_Cont[0] & E1_mDATAd_1[2] # !D1_X_Cont[0] & (E1_mDATAd_0[2])) # !D1_Y_Cont[0] & (D1_X_Cont[0] & (E1_mDATAd_0[2]) # !D1_X_Cont[0] & E1_mDATAd_1[2]);


--Q1_q_b[1] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[1] at M4K_X26_Y14
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q1_q_b[1]_PORT_A_data_in = BUS(D1_mCCD_DATA[1], Q1_q_b[1]);
Q1_q_b[1]_PORT_A_data_in_reg = DFFE(Q1_q_b[1]_PORT_A_data_in, Q1_q_b[1]_clock_0, , , Q1_q_b[1]_clock_enable_0);
Q1_q_b[1]_PORT_A_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[1]_PORT_A_address_reg = DFFE(Q1_q_b[1]_PORT_A_address, Q1_q_b[1]_clock_0, , , Q1_q_b[1]_clock_enable_0);
Q1_q_b[1]_PORT_B_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[1]_PORT_B_address_reg = DFFE(Q1_q_b[1]_PORT_B_address, Q1_q_b[1]_clock_0, , , Q1_q_b[1]_clock_enable_0);
Q1_q_b[1]_PORT_A_write_enable = VCC;
Q1_q_b[1]_PORT_A_write_enable_reg = DFFE(Q1_q_b[1]_PORT_A_write_enable, Q1_q_b[1]_clock_0, , , Q1_q_b[1]_clock_enable_0);
Q1_q_b[1]_PORT_B_read_enable = VCC;
Q1_q_b[1]_PORT_B_read_enable_reg = DFFE(Q1_q_b[1]_PORT_B_read_enable, Q1_q_b[1]_clock_0, , , Q1_q_b[1]_clock_enable_0);
Q1_q_b[1]_clock_0 = GLOBAL(A1L11);
Q1_q_b[1]_clock_enable_0 = D1_oDVAL;
Q1_q_b[1]_PORT_B_data_out = MEMORY(Q1_q_b[1]_PORT_A_data_in_reg, , Q1_q_b[1]_PORT_A_address_reg, Q1_q_b[1]_PORT_B_address_reg, Q1_q_b[1]_PORT_A_write_enable_reg, Q1_q_b[1]_PORT_B_read_enable_reg, , , Q1_q_b[1]_clock_0, , Q1_q_b[1]_clock_enable_0, , , );
Q1_q_b[1]_PORT_B_data_out_reg = DFFE(Q1_q_b[1]_PORT_B_data_out, Q1_q_b[1]_clock_0, , , Q1_q_b[1]_clock_enable_0);
Q1_q_b[1] = Q1_q_b[1]_PORT_B_data_out_reg[0];

--Q1_q_b[11] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[11] at M4K_X26_Y14
Q1_q_b[1]_PORT_A_data_in = BUS(D1_mCCD_DATA[1], Q1_q_b[1]);
Q1_q_b[1]_PORT_A_data_in_reg = DFFE(Q1_q_b[1]_PORT_A_data_in, Q1_q_b[1]_clock_0, , , Q1_q_b[1]_clock_enable_0);
Q1_q_b[1]_PORT_A_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[1]_PORT_A_address_reg = DFFE(Q1_q_b[1]_PORT_A_address, Q1_q_b[1]_clock_0, , , Q1_q_b[1]_clock_enable_0);
Q1_q_b[1]_PORT_B_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[1]_PORT_B_address_reg = DFFE(Q1_q_b[1]_PORT_B_address, Q1_q_b[1]_clock_0, , , Q1_q_b[1]_clock_enable_0);
Q1_q_b[1]_PORT_A_write_enable = VCC;
Q1_q_b[1]_PORT_A_write_enable_reg = DFFE(Q1_q_b[1]_PORT_A_write_enable, Q1_q_b[1]_clock_0, , , Q1_q_b[1]_clock_enable_0);
Q1_q_b[1]_PORT_B_read_enable = VCC;
Q1_q_b[1]_PORT_B_read_enable_reg = DFFE(Q1_q_b[1]_PORT_B_read_enable, Q1_q_b[1]_clock_0, , , Q1_q_b[1]_clock_enable_0);
Q1_q_b[1]_clock_0 = GLOBAL(A1L11);
Q1_q_b[1]_clock_enable_0 = D1_oDVAL;
Q1_q_b[1]_PORT_B_data_out = MEMORY(Q1_q_b[1]_PORT_A_data_in_reg, , Q1_q_b[1]_PORT_A_address_reg, Q1_q_b[1]_PORT_B_address_reg, Q1_q_b[1]_PORT_A_write_enable_reg, Q1_q_b[1]_PORT_B_read_enable_reg, , , Q1_q_b[1]_clock_0, , Q1_q_b[1]_clock_enable_0, , , );
Q1_q_b[1]_PORT_B_data_out_reg = DFFE(Q1_q_b[1]_PORT_B_data_out, Q1_q_b[1]_clock_0, , , Q1_q_b[1]_clock_enable_0);
Q1_q_b[11] = Q1_q_b[1]_PORT_B_data_out_reg[1];


--E1L11 is RAW2RGB_2X:u4|add~1601 at LCCOMB_X27_Y13_N2
E1L11 = Q1_q_b[11] & (Q1_q_b[1] # D1_X_Cont[0] $ !D1_Y_Cont[0]) # !Q1_q_b[11] & Q1_q_b[1] & (D1_X_Cont[0] $ D1_Y_Cont[0]);


--E1_mDATAd_1[1] is RAW2RGB_2X:u4|mDATAd_1[1] at LCFF_X27_Y14_N13
E1_mDATAd_1[1] = DFFEAS(E1L96, GLOBAL(A1L11), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--E1_mDATAd_0[1] is RAW2RGB_2X:u4|mDATAd_0[1] at LCFF_X27_Y14_N23
E1_mDATAd_0[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L11), GLOBAL(C1L81),  ,  , Q1_q_b[11],  ,  , VCC);


--E1L12 is RAW2RGB_2X:u4|add~1602 at LCCOMB_X27_Y14_N22
E1L12 = D1_Y_Cont[0] & (D1_X_Cont[0] & (E1_mDATAd_1[1]) # !D1_X_Cont[0] & E1_mDATAd_0[1]) # !D1_Y_Cont[0] & (D1_X_Cont[0] & E1_mDATAd_0[1] # !D1_X_Cont[0] & (E1_mDATAd_1[1]));


--Q1_q_b[0] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[0] at M4K_X26_Y16
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q1_q_b[0]_PORT_A_data_in = BUS(D1_mCCD_DATA[0], Q1_q_b[0]);
Q1_q_b[0]_PORT_A_data_in_reg = DFFE(Q1_q_b[0]_PORT_A_data_in, Q1_q_b[0]_clock_0, , , Q1_q_b[0]_clock_enable_0);
Q1_q_b[0]_PORT_A_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[0]_PORT_A_address_reg = DFFE(Q1_q_b[0]_PORT_A_address, Q1_q_b[0]_clock_0, , , Q1_q_b[0]_clock_enable_0);
Q1_q_b[0]_PORT_B_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[0]_PORT_B_address_reg = DFFE(Q1_q_b[0]_PORT_B_address, Q1_q_b[0]_clock_0, , , Q1_q_b[0]_clock_enable_0);
Q1_q_b[0]_PORT_A_write_enable = VCC;
Q1_q_b[0]_PORT_A_write_enable_reg = DFFE(Q1_q_b[0]_PORT_A_write_enable, Q1_q_b[0]_clock_0, , , Q1_q_b[0]_clock_enable_0);
Q1_q_b[0]_PORT_B_read_enable = VCC;
Q1_q_b[0]_PORT_B_read_enable_reg = DFFE(Q1_q_b[0]_PORT_B_read_enable, Q1_q_b[0]_clock_0, , , Q1_q_b[0]_clock_enable_0);
Q1_q_b[0]_clock_0 = GLOBAL(A1L11);
Q1_q_b[0]_clock_enable_0 = D1_oDVAL;
Q1_q_b[0]_PORT_B_data_out = MEMORY(Q1_q_b[0]_PORT_A_data_in_reg, , Q1_q_b[0]_PORT_A_address_reg, Q1_q_b[0]_PORT_B_address_reg, Q1_q_b[0]_PORT_A_write_enable_reg, Q1_q_b[0]_PORT_B_read_enable_reg, , , Q1_q_b[0]_clock_0, , Q1_q_b[0]_clock_enable_0, , , );
Q1_q_b[0]_PORT_B_data_out_reg = DFFE(Q1_q_b[0]_PORT_B_data_out, Q1_q_b[0]_clock_0, , , Q1_q_b[0]_clock_enable_0);
Q1_q_b[0] = Q1_q_b[0]_PORT_B_data_out_reg[0];

--Q1_q_b[10] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[10] at M4K_X26_Y16
Q1_q_b[0]_PORT_A_data_in = BUS(D1_mCCD_DATA[0], Q1_q_b[0]);
Q1_q_b[0]_PORT_A_data_in_reg = DFFE(Q1_q_b[0]_PORT_A_data_in, Q1_q_b[0]_clock_0, , , Q1_q_b[0]_clock_enable_0);
Q1_q_b[0]_PORT_A_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[0]_PORT_A_address_reg = DFFE(Q1_q_b[0]_PORT_A_address, Q1_q_b[0]_clock_0, , , Q1_q_b[0]_clock_enable_0);
Q1_q_b[0]_PORT_B_address = BUS(R1_safe_q[0], R1_safe_q[1], R1_safe_q[2], R1_safe_q[3], R1_safe_q[4], R1_safe_q[5], R1_safe_q[6], R1_safe_q[7], R1_safe_q[8], R1_safe_q[9], R1_safe_q[10]);
Q1_q_b[0]_PORT_B_address_reg = DFFE(Q1_q_b[0]_PORT_B_address, Q1_q_b[0]_clock_0, , , Q1_q_b[0]_clock_enable_0);
Q1_q_b[0]_PORT_A_write_enable = VCC;
Q1_q_b[0]_PORT_A_write_enable_reg = DFFE(Q1_q_b[0]_PORT_A_write_enable, Q1_q_b[0]_clock_0, , , Q1_q_b[0]_clock_enable_0);
Q1_q_b[0]_PORT_B_read_enable = VCC;
Q1_q_b[0]_PORT_B_read_enable_reg = DFFE(Q1_q_b[0]_PORT_B_read_enable, Q1_q_b[0]_clock_0, , , Q1_q_b[0]_clock_enable_0);
Q1_q_b[0]_clock_0 = GLOBAL(A1L11);
Q1_q_b[0]_clock_enable_0 = D1_oDVAL;
Q1_q_b[0]_PORT_B_data_out = MEMORY(Q1_q_b[0]_PORT_A_data_in_reg, , Q1_q_b[0]_PORT_A_address_reg, Q1_q_b[0]_PORT_B_address_reg, Q1_q_b[0]_PORT_A_write_enable_reg, Q1_q_b[0]_PORT_B_read_enable_reg, , , Q1_q_b[0]_clock_0, , Q1_q_b[0]_clock_enable_0, , , );
Q1_q_b[0]_PORT_B_data_out_reg = DFFE(Q1_q_b[0]_PORT_B_data_out, Q1_q_b[0]_clock_0, , , Q1_q_b[0]_clock_enable_0);
Q1_q_b[10] = Q1_q_b[0]_PORT_B_data_out_reg[1];


--E1L13 is RAW2RGB_2X:u4|add~1603 at LCCOMB_X27_Y13_N6
E1L13 = D1_Y_Cont[0] & (D1_X_Cont[0] & Q1_q_b[10] # !D1_X_Cont[0] & (Q1_q_b[0])) # !D1_Y_Cont[0] & (D1_X_Cont[0] & (Q1_q_b[0]) # !D1_X_Cont[0] & Q1_q_b[10]);


--E1_mDATAd_1[0] is RAW2RGB_2X:u4|mDATAd_1[0] at LCFF_X28_Y13_N31
E1_mDATAd_1[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L11), GLOBAL(C1L81),  ,  , Q1_q_b[0],  ,  , VCC);


--E1_mDATAd_0[0] is RAW2RGB_2X:u4|mDATAd_0[0] at LCFF_X27_Y13_N1
E1_mDATAd_0[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L11), GLOBAL(C1L81),  ,  , Q1_q_b[10],  ,  , VCC);


--E1L14 is RAW2RGB_2X:u4|add~1604 at LCCOMB_X27_Y13_N0
E1L14 = D1_Y_Cont[0] & (D1_X_Cont[0] & (E1_mDATAd_1[0]) # !D1_X_Cont[0] & E1_mDATAd_0[0]) # !D1_Y_Cont[0] & (D1_X_Cont[0] & E1_mDATAd_0[0] # !D1_X_Cont[0] & (E1_mDATAd_1[0]));


--E1L40 is RAW2RGB_2X:u4|mCCD_G[6]~753 at LCCOMB_X27_Y13_N8
E1L40 = CARRY(E1L13 & E1L14);


--E1L42 is RAW2RGB_2X:u4|mCCD_G[6]~755 at LCCOMB_X27_Y13_N10
E1L42 = CARRY(E1L12 & !E1L11 & !E1L40 # !E1L12 & (!E1L40 # !E1L11));


--E1L44 is RAW2RGB_2X:u4|mCCD_G[6]~757 at LCCOMB_X27_Y13_N12
E1L44 = CARRY(E1L10 & (E1L9 # !E1L42) # !E1L10 & E1L9 & !E1L42);


--E1L46 is RAW2RGB_2X:u4|mCCD_G[6]~759 at LCCOMB_X27_Y13_N14
E1L46 = CARRY(E1L8 & !E1L7 & !E1L44 # !E1L8 & (!E1L44 # !E1L7));


--E1L48 is RAW2RGB_2X:u4|mCCD_G[6]~761 at LCCOMB_X27_Y13_N16
E1L48 = CARRY(E1L5 & (E1L6 # !E1L46) # !E1L5 & E1L6 & !E1L46);


--E1L50 is RAW2RGB_2X:u4|mCCD_G[6]~763 at LCCOMB_X27_Y13_N18
E1L50 = CARRY(E1L4 & !E1L3 & !E1L48 # !E1L4 & (!E1L48 # !E1L3));


--E1L51 is RAW2RGB_2X:u4|mCCD_G[6]~764 at LCCOMB_X27_Y13_N20
E1L51 = (E1L2 $ E1L1 $ !E1L50) # GND;

--E1L52 is RAW2RGB_2X:u4|mCCD_G[6]~765 at LCCOMB_X27_Y13_N20
E1L52 = CARRY(E1L2 & (E1L1 # !E1L50) # !E1L2 & E1L1 & !E1L50);


--L1L1 is RAW2RGB_4X:v4|add~1591 at LCCOMB_X50_Y24_N6
L1L1 = Q2_q_b[6] & (Q2_q_b[16] # D2_X_Cont[0] $ D2_Y_Cont[0]) # !Q2_q_b[6] & Q2_q_b[16] & (D2_X_Cont[0] $ !D2_Y_Cont[0]);


--L1L2 is RAW2RGB_4X:v4|add~1592 at LCCOMB_X50_Y24_N4
L1L2 = L1_mDATAd_0[6] & (L1_mDATAd_1[6] # D2_Y_Cont[0] $ D2_X_Cont[0]) # !L1_mDATAd_0[6] & L1_mDATAd_1[6] & (D2_Y_Cont[0] $ !D2_X_Cont[0]);


--L1L3 is RAW2RGB_4X:v4|add~1593 at LCCOMB_X50_Y24_N28
L1L3 = Q2_q_b[5] & (Q2_q_b[15] # D2_X_Cont[0] $ D2_Y_Cont[0]) # !Q2_q_b[5] & Q2_q_b[15] & (D2_X_Cont[0] $ !D2_Y_Cont[0]);


--L1L4 is RAW2RGB_4X:v4|add~1594 at LCCOMB_X50_Y24_N30
L1L4 = D2_X_Cont[0] & (D2_Y_Cont[0] & (L1_mDATAd_1[5]) # !D2_Y_Cont[0] & L1_mDATAd_0[5]) # !D2_X_Cont[0] & (D2_Y_Cont[0] & L1_mDATAd_0[5] # !D2_Y_Cont[0] & (L1_mDATAd_1[5]));


--Q2_q_b[4] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[4] at M4K_X26_Y25
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q2_q_b[4]_PORT_A_data_in = BUS(D2_mCCD_DATA[4], Q2_q_b[4]);
Q2_q_b[4]_PORT_A_data_in_reg = DFFE(Q2_q_b[4]_PORT_A_data_in, Q2_q_b[4]_clock_0, , , Q2_q_b[4]_clock_enable_0);
Q2_q_b[4]_PORT_A_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[4]_PORT_A_address_reg = DFFE(Q2_q_b[4]_PORT_A_address, Q2_q_b[4]_clock_0, , , Q2_q_b[4]_clock_enable_0);
Q2_q_b[4]_PORT_B_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[4]_PORT_B_address_reg = DFFE(Q2_q_b[4]_PORT_B_address, Q2_q_b[4]_clock_0, , , Q2_q_b[4]_clock_enable_0);
Q2_q_b[4]_PORT_A_write_enable = VCC;
Q2_q_b[4]_PORT_A_write_enable_reg = DFFE(Q2_q_b[4]_PORT_A_write_enable, Q2_q_b[4]_clock_0, , , Q2_q_b[4]_clock_enable_0);
Q2_q_b[4]_PORT_B_read_enable = VCC;
Q2_q_b[4]_PORT_B_read_enable_reg = DFFE(Q2_q_b[4]_PORT_B_read_enable, Q2_q_b[4]_clock_0, , , Q2_q_b[4]_clock_enable_0);
Q2_q_b[4]_clock_0 = GLOBAL(A1L14);
Q2_q_b[4]_clock_enable_0 = D2_oDVAL;
Q2_q_b[4]_PORT_B_data_out = MEMORY(Q2_q_b[4]_PORT_A_data_in_reg, , Q2_q_b[4]_PORT_A_address_reg, Q2_q_b[4]_PORT_B_address_reg, Q2_q_b[4]_PORT_A_write_enable_reg, Q2_q_b[4]_PORT_B_read_enable_reg, , , Q2_q_b[4]_clock_0, , Q2_q_b[4]_clock_enable_0, , , );
Q2_q_b[4]_PORT_B_data_out_reg = DFFE(Q2_q_b[4]_PORT_B_data_out, Q2_q_b[4]_clock_0, , , Q2_q_b[4]_clock_enable_0);
Q2_q_b[4] = Q2_q_b[4]_PORT_B_data_out_reg[0];

--Q2_q_b[14] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[14] at M4K_X26_Y25
Q2_q_b[4]_PORT_A_data_in = BUS(D2_mCCD_DATA[4], Q2_q_b[4]);
Q2_q_b[4]_PORT_A_data_in_reg = DFFE(Q2_q_b[4]_PORT_A_data_in, Q2_q_b[4]_clock_0, , , Q2_q_b[4]_clock_enable_0);
Q2_q_b[4]_PORT_A_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[4]_PORT_A_address_reg = DFFE(Q2_q_b[4]_PORT_A_address, Q2_q_b[4]_clock_0, , , Q2_q_b[4]_clock_enable_0);
Q2_q_b[4]_PORT_B_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[4]_PORT_B_address_reg = DFFE(Q2_q_b[4]_PORT_B_address, Q2_q_b[4]_clock_0, , , Q2_q_b[4]_clock_enable_0);
Q2_q_b[4]_PORT_A_write_enable = VCC;
Q2_q_b[4]_PORT_A_write_enable_reg = DFFE(Q2_q_b[4]_PORT_A_write_enable, Q2_q_b[4]_clock_0, , , Q2_q_b[4]_clock_enable_0);
Q2_q_b[4]_PORT_B_read_enable = VCC;
Q2_q_b[4]_PORT_B_read_enable_reg = DFFE(Q2_q_b[4]_PORT_B_read_enable, Q2_q_b[4]_clock_0, , , Q2_q_b[4]_clock_enable_0);
Q2_q_b[4]_clock_0 = GLOBAL(A1L14);
Q2_q_b[4]_clock_enable_0 = D2_oDVAL;
Q2_q_b[4]_PORT_B_data_out = MEMORY(Q2_q_b[4]_PORT_A_data_in_reg, , Q2_q_b[4]_PORT_A_address_reg, Q2_q_b[4]_PORT_B_address_reg, Q2_q_b[4]_PORT_A_write_enable_reg, Q2_q_b[4]_PORT_B_read_enable_reg, , , Q2_q_b[4]_clock_0, , Q2_q_b[4]_clock_enable_0, , , );
Q2_q_b[4]_PORT_B_data_out_reg = DFFE(Q2_q_b[4]_PORT_B_data_out, Q2_q_b[4]_clock_0, , , Q2_q_b[4]_clock_enable_0);
Q2_q_b[14] = Q2_q_b[4]_PORT_B_data_out_reg[1];


--L1L5 is RAW2RGB_4X:v4|add~1595 at LCCOMB_X50_Y24_N18
L1L5 = Q2_q_b[14] & (Q2_q_b[4] # D2_X_Cont[0] $ !D2_Y_Cont[0]) # !Q2_q_b[14] & Q2_q_b[4] & (D2_X_Cont[0] $ D2_Y_Cont[0]);


--L1_mDATAd_1[4] is RAW2RGB_4X:v4|mDATAd_1[4] at LCFF_X50_Y24_N3
L1_mDATAd_1[4] = DFFEAS(L1L101, GLOBAL(A1L14), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--L1_mDATAd_0[4] is RAW2RGB_4X:v4|mDATAd_0[4] at LCFF_X50_Y24_N23
L1_mDATAd_0[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), GLOBAL(C1L81),  ,  , Q2_q_b[14],  ,  , VCC);


--L1L6 is RAW2RGB_4X:v4|add~1596 at LCCOMB_X50_Y24_N22
L1L6 = D2_X_Cont[0] & (D2_Y_Cont[0] & (L1_mDATAd_1[4]) # !D2_Y_Cont[0] & L1_mDATAd_0[4]) # !D2_X_Cont[0] & (D2_Y_Cont[0] & L1_mDATAd_0[4] # !D2_Y_Cont[0] & (L1_mDATAd_1[4]));


--Q2_q_b[3] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[3] at M4K_X52_Y26
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q2_q_b[3]_PORT_A_data_in = BUS(D2_mCCD_DATA[3], Q2_q_b[3]);
Q2_q_b[3]_PORT_A_data_in_reg = DFFE(Q2_q_b[3]_PORT_A_data_in, Q2_q_b[3]_clock_0, , , Q2_q_b[3]_clock_enable_0);
Q2_q_b[3]_PORT_A_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[3]_PORT_A_address_reg = DFFE(Q2_q_b[3]_PORT_A_address, Q2_q_b[3]_clock_0, , , Q2_q_b[3]_clock_enable_0);
Q2_q_b[3]_PORT_B_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[3]_PORT_B_address_reg = DFFE(Q2_q_b[3]_PORT_B_address, Q2_q_b[3]_clock_0, , , Q2_q_b[3]_clock_enable_0);
Q2_q_b[3]_PORT_A_write_enable = VCC;
Q2_q_b[3]_PORT_A_write_enable_reg = DFFE(Q2_q_b[3]_PORT_A_write_enable, Q2_q_b[3]_clock_0, , , Q2_q_b[3]_clock_enable_0);
Q2_q_b[3]_PORT_B_read_enable = VCC;
Q2_q_b[3]_PORT_B_read_enable_reg = DFFE(Q2_q_b[3]_PORT_B_read_enable, Q2_q_b[3]_clock_0, , , Q2_q_b[3]_clock_enable_0);
Q2_q_b[3]_clock_0 = GLOBAL(A1L14);
Q2_q_b[3]_clock_enable_0 = D2_oDVAL;
Q2_q_b[3]_PORT_B_data_out = MEMORY(Q2_q_b[3]_PORT_A_data_in_reg, , Q2_q_b[3]_PORT_A_address_reg, Q2_q_b[3]_PORT_B_address_reg, Q2_q_b[3]_PORT_A_write_enable_reg, Q2_q_b[3]_PORT_B_read_enable_reg, , , Q2_q_b[3]_clock_0, , Q2_q_b[3]_clock_enable_0, , , );
Q2_q_b[3]_PORT_B_data_out_reg = DFFE(Q2_q_b[3]_PORT_B_data_out, Q2_q_b[3]_clock_0, , , Q2_q_b[3]_clock_enable_0);
Q2_q_b[3] = Q2_q_b[3]_PORT_B_data_out_reg[0];

--Q2_q_b[13] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[13] at M4K_X52_Y26
Q2_q_b[3]_PORT_A_data_in = BUS(D2_mCCD_DATA[3], Q2_q_b[3]);
Q2_q_b[3]_PORT_A_data_in_reg = DFFE(Q2_q_b[3]_PORT_A_data_in, Q2_q_b[3]_clock_0, , , Q2_q_b[3]_clock_enable_0);
Q2_q_b[3]_PORT_A_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[3]_PORT_A_address_reg = DFFE(Q2_q_b[3]_PORT_A_address, Q2_q_b[3]_clock_0, , , Q2_q_b[3]_clock_enable_0);
Q2_q_b[3]_PORT_B_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[3]_PORT_B_address_reg = DFFE(Q2_q_b[3]_PORT_B_address, Q2_q_b[3]_clock_0, , , Q2_q_b[3]_clock_enable_0);
Q2_q_b[3]_PORT_A_write_enable = VCC;
Q2_q_b[3]_PORT_A_write_enable_reg = DFFE(Q2_q_b[3]_PORT_A_write_enable, Q2_q_b[3]_clock_0, , , Q2_q_b[3]_clock_enable_0);
Q2_q_b[3]_PORT_B_read_enable = VCC;
Q2_q_b[3]_PORT_B_read_enable_reg = DFFE(Q2_q_b[3]_PORT_B_read_enable, Q2_q_b[3]_clock_0, , , Q2_q_b[3]_clock_enable_0);
Q2_q_b[3]_clock_0 = GLOBAL(A1L14);
Q2_q_b[3]_clock_enable_0 = D2_oDVAL;
Q2_q_b[3]_PORT_B_data_out = MEMORY(Q2_q_b[3]_PORT_A_data_in_reg, , Q2_q_b[3]_PORT_A_address_reg, Q2_q_b[3]_PORT_B_address_reg, Q2_q_b[3]_PORT_A_write_enable_reg, Q2_q_b[3]_PORT_B_read_enable_reg, , , Q2_q_b[3]_clock_0, , Q2_q_b[3]_clock_enable_0, , , );
Q2_q_b[3]_PORT_B_data_out_reg = DFFE(Q2_q_b[3]_PORT_B_data_out, Q2_q_b[3]_clock_0, , , Q2_q_b[3]_clock_enable_0);
Q2_q_b[13] = Q2_q_b[3]_PORT_B_data_out_reg[1];


--L1L7 is RAW2RGB_4X:v4|add~1597 at LCCOMB_X51_Y24_N0
L1L7 = D2_Y_Cont[0] & (D2_X_Cont[0] & Q2_q_b[13] # !D2_X_Cont[0] & (Q2_q_b[3])) # !D2_Y_Cont[0] & (D2_X_Cont[0] & (Q2_q_b[3]) # !D2_X_Cont[0] & Q2_q_b[13]);


--L1_mDATAd_1[3] is RAW2RGB_4X:v4|mDATAd_1[3] at LCFF_X51_Y25_N13
L1_mDATAd_1[3] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), GLOBAL(C1L81),  ,  , Q2_q_b[3],  ,  , VCC);


--L1_mDATAd_0[3] is RAW2RGB_4X:v4|mDATAd_0[3] at LCFF_X51_Y25_N15
L1_mDATAd_0[3] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), GLOBAL(C1L81),  ,  , Q2_q_b[13],  ,  , VCC);


--L1L8 is RAW2RGB_4X:v4|add~1598 at LCCOMB_X51_Y25_N14
L1L8 = D2_X_Cont[0] & (D2_Y_Cont[0] & (L1_mDATAd_1[3]) # !D2_Y_Cont[0] & L1_mDATAd_0[3]) # !D2_X_Cont[0] & (D2_Y_Cont[0] & L1_mDATAd_0[3] # !D2_Y_Cont[0] & (L1_mDATAd_1[3]));


--Q2_q_b[2] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[2] at M4K_X52_Y24
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q2_q_b[2]_PORT_A_data_in = BUS(D2_mCCD_DATA[2], Q2_q_b[2]);
Q2_q_b[2]_PORT_A_data_in_reg = DFFE(Q2_q_b[2]_PORT_A_data_in, Q2_q_b[2]_clock_0, , , Q2_q_b[2]_clock_enable_0);
Q2_q_b[2]_PORT_A_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[2]_PORT_A_address_reg = DFFE(Q2_q_b[2]_PORT_A_address, Q2_q_b[2]_clock_0, , , Q2_q_b[2]_clock_enable_0);
Q2_q_b[2]_PORT_B_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[2]_PORT_B_address_reg = DFFE(Q2_q_b[2]_PORT_B_address, Q2_q_b[2]_clock_0, , , Q2_q_b[2]_clock_enable_0);
Q2_q_b[2]_PORT_A_write_enable = VCC;
Q2_q_b[2]_PORT_A_write_enable_reg = DFFE(Q2_q_b[2]_PORT_A_write_enable, Q2_q_b[2]_clock_0, , , Q2_q_b[2]_clock_enable_0);
Q2_q_b[2]_PORT_B_read_enable = VCC;
Q2_q_b[2]_PORT_B_read_enable_reg = DFFE(Q2_q_b[2]_PORT_B_read_enable, Q2_q_b[2]_clock_0, , , Q2_q_b[2]_clock_enable_0);
Q2_q_b[2]_clock_0 = GLOBAL(A1L14);
Q2_q_b[2]_clock_enable_0 = D2_oDVAL;
Q2_q_b[2]_PORT_B_data_out = MEMORY(Q2_q_b[2]_PORT_A_data_in_reg, , Q2_q_b[2]_PORT_A_address_reg, Q2_q_b[2]_PORT_B_address_reg, Q2_q_b[2]_PORT_A_write_enable_reg, Q2_q_b[2]_PORT_B_read_enable_reg, , , Q2_q_b[2]_clock_0, , Q2_q_b[2]_clock_enable_0, , , );
Q2_q_b[2]_PORT_B_data_out_reg = DFFE(Q2_q_b[2]_PORT_B_data_out, Q2_q_b[2]_clock_0, , , Q2_q_b[2]_clock_enable_0);
Q2_q_b[2] = Q2_q_b[2]_PORT_B_data_out_reg[0];

--Q2_q_b[12] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[12] at M4K_X52_Y24
Q2_q_b[2]_PORT_A_data_in = BUS(D2_mCCD_DATA[2], Q2_q_b[2]);
Q2_q_b[2]_PORT_A_data_in_reg = DFFE(Q2_q_b[2]_PORT_A_data_in, Q2_q_b[2]_clock_0, , , Q2_q_b[2]_clock_enable_0);
Q2_q_b[2]_PORT_A_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[2]_PORT_A_address_reg = DFFE(Q2_q_b[2]_PORT_A_address, Q2_q_b[2]_clock_0, , , Q2_q_b[2]_clock_enable_0);
Q2_q_b[2]_PORT_B_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[2]_PORT_B_address_reg = DFFE(Q2_q_b[2]_PORT_B_address, Q2_q_b[2]_clock_0, , , Q2_q_b[2]_clock_enable_0);
Q2_q_b[2]_PORT_A_write_enable = VCC;
Q2_q_b[2]_PORT_A_write_enable_reg = DFFE(Q2_q_b[2]_PORT_A_write_enable, Q2_q_b[2]_clock_0, , , Q2_q_b[2]_clock_enable_0);
Q2_q_b[2]_PORT_B_read_enable = VCC;
Q2_q_b[2]_PORT_B_read_enable_reg = DFFE(Q2_q_b[2]_PORT_B_read_enable, Q2_q_b[2]_clock_0, , , Q2_q_b[2]_clock_enable_0);
Q2_q_b[2]_clock_0 = GLOBAL(A1L14);
Q2_q_b[2]_clock_enable_0 = D2_oDVAL;
Q2_q_b[2]_PORT_B_data_out = MEMORY(Q2_q_b[2]_PORT_A_data_in_reg, , Q2_q_b[2]_PORT_A_address_reg, Q2_q_b[2]_PORT_B_address_reg, Q2_q_b[2]_PORT_A_write_enable_reg, Q2_q_b[2]_PORT_B_read_enable_reg, , , Q2_q_b[2]_clock_0, , Q2_q_b[2]_clock_enable_0, , , );
Q2_q_b[2]_PORT_B_data_out_reg = DFFE(Q2_q_b[2]_PORT_B_data_out, Q2_q_b[2]_clock_0, , , Q2_q_b[2]_clock_enable_0);
Q2_q_b[12] = Q2_q_b[2]_PORT_B_data_out_reg[1];


--L1L9 is RAW2RGB_4X:v4|add~1599 at LCCOMB_X51_Y24_N4
L1L9 = D2_Y_Cont[0] & (D2_X_Cont[0] & Q2_q_b[12] # !D2_X_Cont[0] & (Q2_q_b[2])) # !D2_Y_Cont[0] & (D2_X_Cont[0] & (Q2_q_b[2]) # !D2_X_Cont[0] & Q2_q_b[12]);


--L1_mDATAd_1[2] is RAW2RGB_4X:v4|mDATAd_1[2] at LCFF_X50_Y23_N1
L1_mDATAd_1[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), GLOBAL(C1L81),  ,  , Q2_q_b[2],  ,  , VCC);


--L1_mDATAd_0[2] is RAW2RGB_4X:v4|mDATAd_0[2] at LCFF_X51_Y23_N31
L1_mDATAd_0[2] = DFFEAS(L1L86, GLOBAL(A1L14), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--L1L10 is RAW2RGB_4X:v4|add~1600 at LCCOMB_X50_Y23_N0
L1L10 = D2_X_Cont[0] & (D2_Y_Cont[0] & L1_mDATAd_1[2] # !D2_Y_Cont[0] & (L1_mDATAd_0[2])) # !D2_X_Cont[0] & (D2_Y_Cont[0] & (L1_mDATAd_0[2]) # !D2_Y_Cont[0] & L1_mDATAd_1[2]);


--Q2_q_b[1] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[1] at M4K_X52_Y25
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q2_q_b[1]_PORT_A_data_in = BUS(D2_mCCD_DATA[1], Q2_q_b[1]);
Q2_q_b[1]_PORT_A_data_in_reg = DFFE(Q2_q_b[1]_PORT_A_data_in, Q2_q_b[1]_clock_0, , , Q2_q_b[1]_clock_enable_0);
Q2_q_b[1]_PORT_A_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[1]_PORT_A_address_reg = DFFE(Q2_q_b[1]_PORT_A_address, Q2_q_b[1]_clock_0, , , Q2_q_b[1]_clock_enable_0);
Q2_q_b[1]_PORT_B_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[1]_PORT_B_address_reg = DFFE(Q2_q_b[1]_PORT_B_address, Q2_q_b[1]_clock_0, , , Q2_q_b[1]_clock_enable_0);
Q2_q_b[1]_PORT_A_write_enable = VCC;
Q2_q_b[1]_PORT_A_write_enable_reg = DFFE(Q2_q_b[1]_PORT_A_write_enable, Q2_q_b[1]_clock_0, , , Q2_q_b[1]_clock_enable_0);
Q2_q_b[1]_PORT_B_read_enable = VCC;
Q2_q_b[1]_PORT_B_read_enable_reg = DFFE(Q2_q_b[1]_PORT_B_read_enable, Q2_q_b[1]_clock_0, , , Q2_q_b[1]_clock_enable_0);
Q2_q_b[1]_clock_0 = GLOBAL(A1L14);
Q2_q_b[1]_clock_enable_0 = D2_oDVAL;
Q2_q_b[1]_PORT_B_data_out = MEMORY(Q2_q_b[1]_PORT_A_data_in_reg, , Q2_q_b[1]_PORT_A_address_reg, Q2_q_b[1]_PORT_B_address_reg, Q2_q_b[1]_PORT_A_write_enable_reg, Q2_q_b[1]_PORT_B_read_enable_reg, , , Q2_q_b[1]_clock_0, , Q2_q_b[1]_clock_enable_0, , , );
Q2_q_b[1]_PORT_B_data_out_reg = DFFE(Q2_q_b[1]_PORT_B_data_out, Q2_q_b[1]_clock_0, , , Q2_q_b[1]_clock_enable_0);
Q2_q_b[1] = Q2_q_b[1]_PORT_B_data_out_reg[0];

--Q2_q_b[11] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[11] at M4K_X52_Y25
Q2_q_b[1]_PORT_A_data_in = BUS(D2_mCCD_DATA[1], Q2_q_b[1]);
Q2_q_b[1]_PORT_A_data_in_reg = DFFE(Q2_q_b[1]_PORT_A_data_in, Q2_q_b[1]_clock_0, , , Q2_q_b[1]_clock_enable_0);
Q2_q_b[1]_PORT_A_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[1]_PORT_A_address_reg = DFFE(Q2_q_b[1]_PORT_A_address, Q2_q_b[1]_clock_0, , , Q2_q_b[1]_clock_enable_0);
Q2_q_b[1]_PORT_B_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[1]_PORT_B_address_reg = DFFE(Q2_q_b[1]_PORT_B_address, Q2_q_b[1]_clock_0, , , Q2_q_b[1]_clock_enable_0);
Q2_q_b[1]_PORT_A_write_enable = VCC;
Q2_q_b[1]_PORT_A_write_enable_reg = DFFE(Q2_q_b[1]_PORT_A_write_enable, Q2_q_b[1]_clock_0, , , Q2_q_b[1]_clock_enable_0);
Q2_q_b[1]_PORT_B_read_enable = VCC;
Q2_q_b[1]_PORT_B_read_enable_reg = DFFE(Q2_q_b[1]_PORT_B_read_enable, Q2_q_b[1]_clock_0, , , Q2_q_b[1]_clock_enable_0);
Q2_q_b[1]_clock_0 = GLOBAL(A1L14);
Q2_q_b[1]_clock_enable_0 = D2_oDVAL;
Q2_q_b[1]_PORT_B_data_out = MEMORY(Q2_q_b[1]_PORT_A_data_in_reg, , Q2_q_b[1]_PORT_A_address_reg, Q2_q_b[1]_PORT_B_address_reg, Q2_q_b[1]_PORT_A_write_enable_reg, Q2_q_b[1]_PORT_B_read_enable_reg, , , Q2_q_b[1]_clock_0, , Q2_q_b[1]_clock_enable_0, , , );
Q2_q_b[1]_PORT_B_data_out_reg = DFFE(Q2_q_b[1]_PORT_B_data_out, Q2_q_b[1]_clock_0, , , Q2_q_b[1]_clock_enable_0);
Q2_q_b[11] = Q2_q_b[1]_PORT_B_data_out_reg[1];


--L1L11 is RAW2RGB_4X:v4|add~1601 at LCCOMB_X51_Y24_N8
L1L11 = D2_Y_Cont[0] & (D2_X_Cont[0] & Q2_q_b[11] # !D2_X_Cont[0] & (Q2_q_b[1])) # !D2_Y_Cont[0] & (D2_X_Cont[0] & (Q2_q_b[1]) # !D2_X_Cont[0] & Q2_q_b[11]);


--L1_mDATAd_1[1] is RAW2RGB_4X:v4|mDATAd_1[1] at LCFF_X51_Y25_N3
L1_mDATAd_1[1] = DFFEAS(L1L97, GLOBAL(A1L14), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--L1_mDATAd_0[1] is RAW2RGB_4X:v4|mDATAd_0[1] at LCFF_X51_Y25_N5
L1_mDATAd_0[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), GLOBAL(C1L81),  ,  , Q2_q_b[11],  ,  , VCC);


--L1L12 is RAW2RGB_4X:v4|add~1602 at LCCOMB_X51_Y25_N4
L1L12 = D2_X_Cont[0] & (D2_Y_Cont[0] & (L1_mDATAd_1[1]) # !D2_Y_Cont[0] & L1_mDATAd_0[1]) # !D2_X_Cont[0] & (D2_Y_Cont[0] & L1_mDATAd_0[1] # !D2_Y_Cont[0] & (L1_mDATAd_1[1]));


--Q2_q_b[0] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[0] at M4K_X52_Y27
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
Q2_q_b[0]_PORT_A_data_in = BUS(D2_mCCD_DATA[0], Q2_q_b[0]);
Q2_q_b[0]_PORT_A_data_in_reg = DFFE(Q2_q_b[0]_PORT_A_data_in, Q2_q_b[0]_clock_0, , , Q2_q_b[0]_clock_enable_0);
Q2_q_b[0]_PORT_A_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[0]_PORT_A_address_reg = DFFE(Q2_q_b[0]_PORT_A_address, Q2_q_b[0]_clock_0, , , Q2_q_b[0]_clock_enable_0);
Q2_q_b[0]_PORT_B_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[0]_PORT_B_address_reg = DFFE(Q2_q_b[0]_PORT_B_address, Q2_q_b[0]_clock_0, , , Q2_q_b[0]_clock_enable_0);
Q2_q_b[0]_PORT_A_write_enable = VCC;
Q2_q_b[0]_PORT_A_write_enable_reg = DFFE(Q2_q_b[0]_PORT_A_write_enable, Q2_q_b[0]_clock_0, , , Q2_q_b[0]_clock_enable_0);
Q2_q_b[0]_PORT_B_read_enable = VCC;
Q2_q_b[0]_PORT_B_read_enable_reg = DFFE(Q2_q_b[0]_PORT_B_read_enable, Q2_q_b[0]_clock_0, , , Q2_q_b[0]_clock_enable_0);
Q2_q_b[0]_clock_0 = GLOBAL(A1L14);
Q2_q_b[0]_clock_enable_0 = D2_oDVAL;
Q2_q_b[0]_PORT_B_data_out = MEMORY(Q2_q_b[0]_PORT_A_data_in_reg, , Q2_q_b[0]_PORT_A_address_reg, Q2_q_b[0]_PORT_B_address_reg, Q2_q_b[0]_PORT_A_write_enable_reg, Q2_q_b[0]_PORT_B_read_enable_reg, , , Q2_q_b[0]_clock_0, , Q2_q_b[0]_clock_enable_0, , , );
Q2_q_b[0]_PORT_B_data_out_reg = DFFE(Q2_q_b[0]_PORT_B_data_out, Q2_q_b[0]_clock_0, , , Q2_q_b[0]_clock_enable_0);
Q2_q_b[0] = Q2_q_b[0]_PORT_B_data_out_reg[0];

--Q2_q_b[10] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[10] at M4K_X52_Y27
Q2_q_b[0]_PORT_A_data_in = BUS(D2_mCCD_DATA[0], Q2_q_b[0]);
Q2_q_b[0]_PORT_A_data_in_reg = DFFE(Q2_q_b[0]_PORT_A_data_in, Q2_q_b[0]_clock_0, , , Q2_q_b[0]_clock_enable_0);
Q2_q_b[0]_PORT_A_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[0]_PORT_A_address_reg = DFFE(Q2_q_b[0]_PORT_A_address, Q2_q_b[0]_clock_0, , , Q2_q_b[0]_clock_enable_0);
Q2_q_b[0]_PORT_B_address = BUS(R2_safe_q[0], R2_safe_q[1], R2_safe_q[2], R2_safe_q[3], R2_safe_q[4], R2_safe_q[5], R2_safe_q[6], R2_safe_q[7], R2_safe_q[8], R2_safe_q[9], R2_safe_q[10]);
Q2_q_b[0]_PORT_B_address_reg = DFFE(Q2_q_b[0]_PORT_B_address, Q2_q_b[0]_clock_0, , , Q2_q_b[0]_clock_enable_0);
Q2_q_b[0]_PORT_A_write_enable = VCC;
Q2_q_b[0]_PORT_A_write_enable_reg = DFFE(Q2_q_b[0]_PORT_A_write_enable, Q2_q_b[0]_clock_0, , , Q2_q_b[0]_clock_enable_0);
Q2_q_b[0]_PORT_B_read_enable = VCC;
Q2_q_b[0]_PORT_B_read_enable_reg = DFFE(Q2_q_b[0]_PORT_B_read_enable, Q2_q_b[0]_clock_0, , , Q2_q_b[0]_clock_enable_0);
Q2_q_b[0]_clock_0 = GLOBAL(A1L14);
Q2_q_b[0]_clock_enable_0 = D2_oDVAL;
Q2_q_b[0]_PORT_B_data_out = MEMORY(Q2_q_b[0]_PORT_A_data_in_reg, , Q2_q_b[0]_PORT_A_address_reg, Q2_q_b[0]_PORT_B_address_reg, Q2_q_b[0]_PORT_A_write_enable_reg, Q2_q_b[0]_PORT_B_read_enable_reg, , , Q2_q_b[0]_clock_0, , Q2_q_b[0]_clock_enable_0, , , );
Q2_q_b[0]_PORT_B_data_out_reg = DFFE(Q2_q_b[0]_PORT_B_data_out, Q2_q_b[0]_clock_0, , , Q2_q_b[0]_clock_enable_0);
Q2_q_b[10] = Q2_q_b[0]_PORT_B_data_out_reg[1];


--L1L13 is RAW2RGB_4X:v4|add~1603 at LCCOMB_X51_Y24_N2
L1L13 = D2_Y_Cont[0] & (D2_X_Cont[0] & (Q2_q_b[10]) # !D2_X_Cont[0] & Q2_q_b[0]) # !D2_Y_Cont[0] & (D2_X_Cont[0] & Q2_q_b[0] # !D2_X_Cont[0] & (Q2_q_b[10]));


--L1_mDATAd_1[0] is RAW2RGB_4X:v4|mDATAd_1[0] at LCFF_X51_Y24_N7
L1_mDATAd_1[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), GLOBAL(C1L81),  ,  , Q2_q_b[0],  ,  , VCC);


--L1_mDATAd_0[0] is RAW2RGB_4X:v4|mDATAd_0[0] at LCFF_X53_Y24_N9
L1_mDATAd_0[0] = DFFEAS(L1L83, GLOBAL(A1L14), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--L1L14 is RAW2RGB_4X:v4|add~1604 at LCCOMB_X51_Y24_N6
L1L14 = D2_Y_Cont[0] & (D2_X_Cont[0] & L1_mDATAd_1[0] # !D2_X_Cont[0] & (L1_mDATAd_0[0])) # !D2_Y_Cont[0] & (D2_X_Cont[0] & (L1_mDATAd_0[0]) # !D2_X_Cont[0] & L1_mDATAd_1[0]);


--L1L40 is RAW2RGB_4X:v4|mCCD_G[6]~753 at LCCOMB_X51_Y24_N10
L1L40 = CARRY(L1L14 & L1L13);


--L1L42 is RAW2RGB_4X:v4|mCCD_G[6]~755 at LCCOMB_X51_Y24_N12
L1L42 = CARRY(L1L12 & !L1L11 & !L1L40 # !L1L12 & (!L1L40 # !L1L11));


--L1L44 is RAW2RGB_4X:v4|mCCD_G[6]~757 at LCCOMB_X51_Y24_N14
L1L44 = CARRY(L1L10 & (L1L9 # !L1L42) # !L1L10 & L1L9 & !L1L42);


--L1L46 is RAW2RGB_4X:v4|mCCD_G[6]~759 at LCCOMB_X51_Y24_N16
L1L46 = CARRY(L1L8 & !L1L7 & !L1L44 # !L1L8 & (!L1L44 # !L1L7));


--L1L48 is RAW2RGB_4X:v4|mCCD_G[6]~761 at LCCOMB_X51_Y24_N18
L1L48 = CARRY(L1L5 & (L1L6 # !L1L46) # !L1L5 & L1L6 & !L1L46);


--L1L50 is RAW2RGB_4X:v4|mCCD_G[6]~763 at LCCOMB_X51_Y24_N20
L1L50 = CARRY(L1L4 & !L1L3 & !L1L48 # !L1L4 & (!L1L48 # !L1L3));


--L1L51 is RAW2RGB_4X:v4|mCCD_G[6]~764 at LCCOMB_X51_Y24_N22
L1L51 = (L1L1 $ L1L2 $ !L1L50) # GND;

--L1L52 is RAW2RGB_4X:v4|mCCD_G[6]~765 at LCCOMB_X51_Y24_N22
L1L52 = CARRY(L1L1 & (L1L2 # !L1L50) # !L1L1 & L1L2 & !L1L50);


--E1L15 is RAW2RGB_2X:u4|add~1605 at LCCOMB_X27_Y12_N22
E1L15 = Q1_q_b[17] & (Q1_q_b[7] # D1_Y_Cont[0] $ !D1_X_Cont[0]) # !Q1_q_b[17] & Q1_q_b[7] & (D1_Y_Cont[0] $ D1_X_Cont[0]);


--E1L16 is RAW2RGB_2X:u4|add~1606 at LCCOMB_X27_Y12_N0
E1L16 = D1_Y_Cont[0] & (D1_X_Cont[0] & (E1_mDATAd_1[7]) # !D1_X_Cont[0] & E1_mDATAd_0[7]) # !D1_Y_Cont[0] & (D1_X_Cont[0] & E1_mDATAd_0[7] # !D1_X_Cont[0] & (E1_mDATAd_1[7]));


--E1L54 is RAW2RGB_2X:u4|mCCD_G[7]~766 at LCCOMB_X27_Y13_N22
E1L54 = E1L15 & (E1L16 & E1L52 & VCC # !E1L16 & !E1L52) # !E1L15 & (E1L16 & !E1L52 # !E1L16 & (E1L52 # GND));

--E1L55 is RAW2RGB_2X:u4|mCCD_G[7]~767 at LCCOMB_X27_Y13_N22
E1L55 = CARRY(E1L15 & !E1L16 & !E1L52 # !E1L15 & (!E1L52 # !E1L16));


--L1L15 is RAW2RGB_4X:v4|add~1605 at LCCOMB_X51_Y23_N0
L1L15 = D2_X_Cont[0] & (D2_Y_Cont[0] & (Q2_q_b[17]) # !D2_Y_Cont[0] & Q2_q_b[7]) # !D2_X_Cont[0] & (D2_Y_Cont[0] & Q2_q_b[7] # !D2_Y_Cont[0] & (Q2_q_b[17]));


--L1L16 is RAW2RGB_4X:v4|add~1606 at LCCOMB_X50_Y23_N24
L1L16 = D2_X_Cont[0] & (D2_Y_Cont[0] & (L1_mDATAd_1[7]) # !D2_Y_Cont[0] & L1_mDATAd_0[7]) # !D2_X_Cont[0] & (D2_Y_Cont[0] & L1_mDATAd_0[7] # !D2_Y_Cont[0] & (L1_mDATAd_1[7]));


--L1L54 is RAW2RGB_4X:v4|mCCD_G[7]~766 at LCCOMB_X51_Y24_N24
L1L54 = L1L16 & (L1L15 & L1L52 & VCC # !L1L15 & !L1L52) # !L1L16 & (L1L15 & !L1L52 # !L1L15 & (L1L52 # GND));

--L1L55 is RAW2RGB_4X:v4|mCCD_G[7]~767 at LCCOMB_X51_Y24_N24
L1L55 = CARRY(L1L16 & !L1L15 & !L1L52 # !L1L16 & (!L1L52 # !L1L15));


--E1L17 is RAW2RGB_2X:u4|add~1607 at LCCOMB_X27_Y14_N24
E1L17 = D1_Y_Cont[0] & (D1_X_Cont[0] & (Q1_q_b[18]) # !D1_X_Cont[0] & Q1_q_b[8]) # !D1_Y_Cont[0] & (D1_X_Cont[0] & Q1_q_b[8] # !D1_X_Cont[0] & (Q1_q_b[18]));


--E1L18 is RAW2RGB_2X:u4|add~1608 at LCCOMB_X27_Y14_N10
E1L18 = D1_Y_Cont[0] & (D1_X_Cont[0] & (E1_mDATAd_1[8]) # !D1_X_Cont[0] & E1_mDATAd_0[8]) # !D1_Y_Cont[0] & (D1_X_Cont[0] & E1_mDATAd_0[8] # !D1_X_Cont[0] & (E1_mDATAd_1[8]));


--E1L57 is RAW2RGB_2X:u4|mCCD_G[8]~768 at LCCOMB_X27_Y13_N24
E1L57 = (E1L18 $ E1L17 $ !E1L55) # GND;

--E1L58 is RAW2RGB_2X:u4|mCCD_G[8]~769 at LCCOMB_X27_Y13_N24
E1L58 = CARRY(E1L18 & (E1L17 # !E1L55) # !E1L18 & E1L17 & !E1L55);


--L1L17 is RAW2RGB_4X:v4|add~1607 at LCCOMB_X51_Y25_N26
L1L17 = D2_X_Cont[0] & (D2_Y_Cont[0] & (Q2_q_b[18]) # !D2_Y_Cont[0] & Q2_q_b[8]) # !D2_X_Cont[0] & (D2_Y_Cont[0] & Q2_q_b[8] # !D2_Y_Cont[0] & (Q2_q_b[18]));


--L1L18 is RAW2RGB_4X:v4|add~1608 at LCCOMB_X51_Y25_N22
L1L18 = D2_X_Cont[0] & (D2_Y_Cont[0] & L1_mDATAd_1[8] # !D2_Y_Cont[0] & (L1_mDATAd_0[8])) # !D2_X_Cont[0] & (D2_Y_Cont[0] & (L1_mDATAd_0[8]) # !D2_Y_Cont[0] & L1_mDATAd_1[8]);


--L1L57 is RAW2RGB_4X:v4|mCCD_G[8]~768 at LCCOMB_X51_Y24_N26
L1L57 = (L1L17 $ L1L18 $ !L1L55) # GND;

--L1L58 is RAW2RGB_4X:v4|mCCD_G[8]~769 at LCCOMB_X51_Y24_N26
L1L58 = CARRY(L1L17 & (L1L18 # !L1L55) # !L1L17 & L1L18 & !L1L55);


--E1L19 is RAW2RGB_2X:u4|add~1609 at LCCOMB_X27_Y14_N16
E1L19 = D1_Y_Cont[0] & (D1_X_Cont[0] & (Q1_q_b[19]) # !D1_X_Cont[0] & Q1_q_b[9]) # !D1_Y_Cont[0] & (D1_X_Cont[0] & Q1_q_b[9] # !D1_X_Cont[0] & (Q1_q_b[19]));


--E1L20 is RAW2RGB_2X:u4|add~1610 at LCCOMB_X27_Y14_N0
E1L20 = D1_Y_Cont[0] & (D1_X_Cont[0] & E1_mDATAd_1[9] # !D1_X_Cont[0] & (E1_mDATAd_0[9])) # !D1_Y_Cont[0] & (D1_X_Cont[0] & (E1_mDATAd_0[9]) # !D1_X_Cont[0] & E1_mDATAd_1[9]);


--E1L60 is RAW2RGB_2X:u4|mCCD_G[9]~770 at LCCOMB_X27_Y13_N26
E1L60 = E1L19 & (E1L20 & E1L58 & VCC # !E1L20 & !E1L58) # !E1L19 & (E1L20 & !E1L58 # !E1L20 & (E1L58 # GND));

--E1L61 is RAW2RGB_2X:u4|mCCD_G[9]~771 at LCCOMB_X27_Y13_N26
E1L61 = CARRY(E1L19 & !E1L20 & !E1L58 # !E1L19 & (!E1L58 # !E1L20));


--L1L19 is RAW2RGB_4X:v4|add~1609 at LCCOMB_X51_Y25_N16
L1L19 = Q2_q_b[19] & (Q2_q_b[9] # D2_Y_Cont[0] $ !D2_X_Cont[0]) # !Q2_q_b[19] & Q2_q_b[9] & (D2_Y_Cont[0] $ D2_X_Cont[0]);


--L1L20 is RAW2RGB_4X:v4|add~1610 at LCCOMB_X51_Y25_N6
L1L20 = L1_mDATAd_0[9] & (L1_mDATAd_1[9] # D2_Y_Cont[0] $ D2_X_Cont[0]) # !L1_mDATAd_0[9] & L1_mDATAd_1[9] & (D2_Y_Cont[0] $ !D2_X_Cont[0]);


--L1L60 is RAW2RGB_4X:v4|mCCD_G[9]~770 at LCCOMB_X51_Y24_N28
L1L60 = L1L19 & (L1L20 & L1L58 & VCC # !L1L20 & !L1L58) # !L1L19 & (L1L20 & !L1L58 # !L1L20 & (L1L58 # GND));

--L1L61 is RAW2RGB_4X:v4|mCCD_G[9]~771 at LCCOMB_X51_Y24_N28
L1L61 = CARRY(L1L19 & !L1L20 & !L1L58 # !L1L19 & (!L1L58 # !L1L20));


--E1L63 is RAW2RGB_2X:u4|mCCD_G[10]~772 at LCCOMB_X27_Y13_N28
E1L63 = !E1L61;


--L1L63 is RAW2RGB_4X:v4|mCCD_G[10]~772 at LCCOMB_X51_Y24_N30
L1L63 = !L1L61;


--E1L71 is RAW2RGB_2X:u4|mCCD_R~735 at LCCOMB_X28_Y12_N18
E1L71 = D1_X_Cont[0] & (D1_Y_Cont[0] # Q1_q_b[15]) # !D1_X_Cont[0] & !D1_Y_Cont[0] & E1_mDATAd_0[5];


--E1L72 is RAW2RGB_2X:u4|mCCD_R~736 at LCCOMB_X28_Y12_N8
E1L72 = D1_Y_Cont[0] & (E1L71 & (Q1_q_b[5]) # !E1L71 & E1_mDATAd_1[5]) # !D1_Y_Cont[0] & (E1L71);


--L1L71 is RAW2RGB_4X:v4|mCCD_R~735 at LCCOMB_X50_Y24_N20
L1L71 = D2_X_Cont[0] & D2_Y_Cont[0] # !D2_X_Cont[0] & (D2_Y_Cont[0] & L1_mDATAd_1[5] # !D2_Y_Cont[0] & (L1_mDATAd_0[5]));


--L1L72 is RAW2RGB_4X:v4|mCCD_R~736 at LCCOMB_X50_Y24_N14
L1L72 = L1L71 & (Q2_q_b[5] # !D2_X_Cont[0]) # !L1L71 & D2_X_Cont[0] & (Q2_q_b[15]);


--E1L73 is RAW2RGB_2X:u4|mCCD_R~737 at LCCOMB_X28_Y12_N10
E1L73 = D1_X_Cont[0] & D1_Y_Cont[0] # !D1_X_Cont[0] & (D1_Y_Cont[0] & (E1_mDATAd_1[6]) # !D1_Y_Cont[0] & E1_mDATAd_0[6]);


--E1L74 is RAW2RGB_2X:u4|mCCD_R~738 at LCCOMB_X28_Y12_N4
E1L74 = D1_X_Cont[0] & (E1L73 & Q1_q_b[6] # !E1L73 & (Q1_q_b[16])) # !D1_X_Cont[0] & (E1L73);


--L1L73 is RAW2RGB_4X:v4|mCCD_R~737 at LCCOMB_X50_Y24_N12
L1L73 = D2_X_Cont[0] & (D2_Y_Cont[0] # Q2_q_b[16]) # !D2_X_Cont[0] & !D2_Y_Cont[0] & L1_mDATAd_0[6];


--L1L74 is RAW2RGB_4X:v4|mCCD_R~738 at LCCOMB_X50_Y24_N0
L1L74 = L1L73 & (Q2_q_b[6] # !D2_Y_Cont[0]) # !L1L73 & (D2_Y_Cont[0] & L1_mDATAd_1[6]);


--E1L75 is RAW2RGB_2X:u4|mCCD_R~739 at LCCOMB_X27_Y12_N30
E1L75 = D1_X_Cont[0] & (Q1_q_b[17] # D1_Y_Cont[0]) # !D1_X_Cont[0] & (!D1_Y_Cont[0] & E1_mDATAd_0[7]);


--E1L76 is RAW2RGB_2X:u4|mCCD_R~740 at LCCOMB_X27_Y12_N28
E1L76 = E1L75 & (Q1_q_b[7] # !D1_Y_Cont[0]) # !E1L75 & (D1_Y_Cont[0] & E1_mDATAd_1[7]);


--L1L75 is RAW2RGB_4X:v4|mCCD_R~739 at LCCOMB_X50_Y23_N26
L1L75 = D2_Y_Cont[0] & (L1_mDATAd_1[7] # D2_X_Cont[0]) # !D2_Y_Cont[0] & L1_mDATAd_0[7] & (!D2_X_Cont[0]);


--L1L76 is RAW2RGB_4X:v4|mCCD_R~740 at LCCOMB_X51_Y23_N8
L1L76 = D2_X_Cont[0] & (L1L75 & Q2_q_b[7] # !L1L75 & (Q2_q_b[17])) # !D2_X_Cont[0] & L1L75;


--E1L77 is RAW2RGB_2X:u4|mCCD_R~741 at LCCOMB_X27_Y14_N26
E1L77 = D1_Y_Cont[0] & (D1_X_Cont[0] # E1_mDATAd_1[8]) # !D1_Y_Cont[0] & !D1_X_Cont[0] & E1_mDATAd_0[8];


--E1L78 is RAW2RGB_2X:u4|mCCD_R~742 at LCCOMB_X27_Y14_N14
E1L78 = E1L77 & (Q1_q_b[8] # !D1_X_Cont[0]) # !E1L77 & Q1_q_b[18] & (D1_X_Cont[0]);


--L1L77 is RAW2RGB_4X:v4|mCCD_R~741 at LCCOMB_X51_Y25_N10
L1L77 = D2_X_Cont[0] & (D2_Y_Cont[0] # Q2_q_b[18]) # !D2_X_Cont[0] & !D2_Y_Cont[0] & L1_mDATAd_0[8];


--L1L78 is RAW2RGB_4X:v4|mCCD_R~742 at LCCOMB_X51_Y25_N30
L1L78 = L1L77 & (Q2_q_b[8] # !D2_Y_Cont[0]) # !L1L77 & (D2_Y_Cont[0] & L1_mDATAd_1[8]);


--E1L79 is RAW2RGB_2X:u4|mCCD_R~743 at LCCOMB_X27_Y14_N18
E1L79 = D1_Y_Cont[0] & (D1_X_Cont[0]) # !D1_Y_Cont[0] & (D1_X_Cont[0] & (Q1_q_b[19]) # !D1_X_Cont[0] & E1_mDATAd_0[9]);


--E1L80 is RAW2RGB_2X:u4|mCCD_R~744 at LCCOMB_X27_Y14_N8
E1L80 = D1_Y_Cont[0] & (E1L79 & Q1_q_b[9] # !E1L79 & (E1_mDATAd_1[9])) # !D1_Y_Cont[0] & (E1L79);


--L1L79 is RAW2RGB_4X:v4|mCCD_R~743 at LCCOMB_X51_Y25_N24
L1L79 = D2_X_Cont[0] & D2_Y_Cont[0] # !D2_X_Cont[0] & (D2_Y_Cont[0] & (L1_mDATAd_1[9]) # !D2_Y_Cont[0] & L1_mDATAd_0[9]);


--L1L80 is RAW2RGB_4X:v4|mCCD_R~744 at LCCOMB_X51_Y25_N8
L1L80 = D2_X_Cont[0] & (L1L79 & (Q2_q_b[9]) # !L1L79 & Q2_q_b[19]) # !D2_X_Cont[0] & (L1L79);


--NB1L13 is I2C_CCD_Config:u7|I2C_Controller:u0|END~124 at LCCOMB_X47_Y15_N24
NB1L13 = NB1L63Q & NB1L57Q & NB1L60Q & NB1L51Q;


--NB1L14 is I2C_CCD_Config:u7|I2C_Controller:u0|END~125 at LCCOMB_X47_Y15_N4
NB1L14 = NB1L13 & (NB1L54Q & (NB1L66Q) # !NB1L54Q & NB1_END) # !NB1L13 & (NB1_END);


--NB1_ACK3 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK3 at LCFF_X48_Y15_N31
NB1_ACK3 = DFFEAS(NB1L11, GLOBAL(H2L39), GLOBAL(A1L306),  ,  ,  ,  ,  ,  );


--NB1_ACK1 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK1 at LCFF_X47_Y15_N7
NB1_ACK1 = DFFEAS(NB1L3, GLOBAL(H2L39), GLOBAL(A1L306),  ,  ,  ,  ,  ,  );


--NB1_ACK2 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK2 at LCFF_X47_Y15_N27
NB1_ACK2 = DFFEAS(NB1L8, GLOBAL(H2L39), GLOBAL(A1L306),  ,  ,  ,  ,  ,  );


--H1L126 is I2C_CCD_Config:u7|mSetup_ST~124 at LCCOMB_X47_Y15_N30
H1L126 = !NB1_ACK1 & !NB1_ACK2 & !NB1_ACK3;


--H1L127 is I2C_CCD_Config:u7|mSetup_ST~125 at LCCOMB_X48_Y15_N2
H1L127 = !NB1_END & H1L126 & H1_mSetup_ST.0001;


--H1_mSetup_ST.0000 is I2C_CCD_Config:u7|mSetup_ST.0000 at LCFF_X48_Y15_N7
H1_mSetup_ST.0000 = DFFEAS(H1L41, GLOBAL(H2L39), GLOBAL(A1L306),  , H1L38,  ,  ,  ,  );


--H1L40 is I2C_CCD_Config:u7|Select~136 at LCCOMB_X48_Y15_N26
H1L40 = NB1_END & H1_mSetup_ST.0001 # !H1_mSetup_ST.0000;


--H1L14 is I2C_CCD_Config:u7|LUT_INDEX[0]~821 at LCCOMB_X49_Y14_N8
H1L14 = H1_LUT_INDEX[0] $ VCC;

--H1L15 is I2C_CCD_Config:u7|LUT_INDEX[0]~822 at LCCOMB_X49_Y14_N8
H1L15 = CARRY(H1_LUT_INDEX[0]);


--H1L17 is I2C_CCD_Config:u7|LUT_INDEX[1]~823 at LCCOMB_X49_Y14_N10
H1L17 = H1_LUT_INDEX[1] & !H1L15 # !H1_LUT_INDEX[1] & (H1L15 # GND);

--H1L18 is I2C_CCD_Config:u7|LUT_INDEX[1]~824 at LCCOMB_X49_Y14_N10
H1L18 = CARRY(!H1L15 # !H1_LUT_INDEX[1]);


--H1L20 is I2C_CCD_Config:u7|LUT_INDEX[2]~825 at LCCOMB_X49_Y14_N12
H1L20 = H1_LUT_INDEX[2] & (H1L18 $ GND) # !H1_LUT_INDEX[2] & !H1L18 & VCC;

--H1L21 is I2C_CCD_Config:u7|LUT_INDEX[2]~826 at LCCOMB_X49_Y14_N12
H1L21 = CARRY(H1_LUT_INDEX[2] & !H1L18);


--H1L29 is I2C_CCD_Config:u7|LUT_INDEX[5]~0 at LCCOMB_X48_Y15_N24
H1L29 = H1L38 & H1_mSetup_ST.0010;


--H1L23 is I2C_CCD_Config:u7|LUT_INDEX[3]~827 at LCCOMB_X49_Y14_N14
H1L23 = H1_LUT_INDEX[3] & !H1L21 # !H1_LUT_INDEX[3] & (H1L21 # GND);

--H1L24 is I2C_CCD_Config:u7|LUT_INDEX[3]~828 at LCCOMB_X49_Y14_N14
H1L24 = CARRY(!H1L21 # !H1_LUT_INDEX[3]);


--H1L26 is I2C_CCD_Config:u7|LUT_INDEX[4]~829 at LCCOMB_X49_Y14_N16
H1L26 = H1_LUT_INDEX[4] & (H1L24 $ GND) # !H1_LUT_INDEX[4] & !H1L24 & VCC;

--H1L27 is I2C_CCD_Config:u7|LUT_INDEX[4]~830 at LCCOMB_X49_Y14_N16
H1L27 = CARRY(H1_LUT_INDEX[4] & !H1L24);


--H1L30 is I2C_CCD_Config:u7|LUT_INDEX[5]~831 at LCCOMB_X49_Y14_N18
H1L30 = H1L27 $ H1_LUT_INDEX[5];


--H1L8 is I2C_CCD_Config:u7|LUT_DATA[6]~1513 at LCCOMB_X48_Y13_N30
H1L8 = H1_LUT_INDEX[3] & !H1_LUT_INDEX[2] & !H1_LUT_INDEX[4];


--H1L112 is I2C_CCD_Config:u7|mI2C_DATA[7]~969 at LCCOMB_X48_Y14_N16
H1L112 = H1_LUT_INDEX[4] # H1_LUT_INDEX[1] # H1_LUT_INDEX[3] # !H1_LUT_INDEX[2];


--H1L99 is I2C_CCD_Config:u7|mI2C_DATA[2]~906 at LCCOMB_X47_Y13_N30
H1L99 = H1L112 & (H1L8) # !H1L112 & SW[2];


--H1L113 is I2C_CCD_Config:u7|mI2C_DATA[7]~970 at LCCOMB_X48_Y13_N22
H1L113 = H1_LUT_INDEX[2] # H1_LUT_INDEX[3] # H1_LUT_INDEX[4] # !H1_LUT_INDEX[1];


--H1L114 is I2C_CCD_Config:u7|mI2C_DATA[7]~971 at LCCOMB_X48_Y13_N14
H1L114 = H1_LUT_INDEX[5] # H1_LUT_INDEX[0] & H1L113;


--H1L121 is I2C_CCD_Config:u7|mI2C_DATA[15]~972 at LCCOMB_X48_Y15_N4
H1L121 = !H1_mSetup_ST.0000 & H1L38 & KEY[1];


--H1L128 is I2C_CCD_Config:u7|reduce_or~162 at LCCOMB_X48_Y14_N18
H1L128 = H1_LUT_INDEX[1] & (!H1_LUT_INDEX[2] & !H1_LUT_INDEX[3] # !H1_LUT_INDEX[0]) # !H1_LUT_INDEX[1] & (H1_LUT_INDEX[2] # H1_LUT_INDEX[3]);


--H1L129 is I2C_CCD_Config:u7|reduce_or~163 at LCCOMB_X48_Y14_N14
H1L129 = H1_LUT_INDEX[4] & H1L37 & !H1_LUT_INDEX[0] # !H1_LUT_INDEX[4] & (H1L128);


--H1L130 is I2C_CCD_Config:u7|reduce_or~164 at LCCOMB_X49_Y13_N4
H1L130 = H1_LUT_INDEX[0] & (H1_LUT_INDEX[1] & H1_LUT_INDEX[3] # !H1_LUT_INDEX[1] & !H1_LUT_INDEX[3] & H1_LUT_INDEX[2]);


--H1L96 is I2C_CCD_Config:u7|mI2C_DATA[1]~907 at LCCOMB_X47_Y13_N14
H1L96 = H1L112 & (H1L8) # !H1L112 & SW[1];


--H1L9 is I2C_CCD_Config:u7|LUT_DATA[7]~1514 at LCCOMB_X48_Y13_N28
H1L9 = H1_LUT_INDEX[3] # H1_LUT_INDEX[2] & (H1_LUT_INDEX[1] # SW[7]);


--H1L10 is I2C_CCD_Config:u7|LUT_DATA[7]~1515 at LCCOMB_X48_Y13_N8
H1L10 = H1_LUT_INDEX[0] & (SW[15]) # !H1_LUT_INDEX[0] & !H1_LUT_INDEX[4] & (H1L9);


--H1L1 is I2C_CCD_Config:u7|LUT_DATA[0]~1516 at LCCOMB_X48_Y13_N6
H1L1 = !H1_LUT_INDEX[2] & (H1_LUT_INDEX[4] $ (H1_LUT_INDEX[3] # H1_LUT_INDEX[1]));


--H1L93 is I2C_CCD_Config:u7|mI2C_DATA[0]~908 at LCCOMB_X47_Y13_N10
H1L93 = H1L112 & H1L1 # !H1L112 & (SW[0]);


--H1L4 is I2C_CCD_Config:u7|LUT_DATA[4]~1517 at LCCOMB_X48_Y13_N16
H1L4 = H1_LUT_INDEX[2] & !H1_LUT_INDEX[4] & (!H1_LUT_INDEX[1] # !H1_LUT_INDEX[3]) # !H1_LUT_INDEX[2] & !H1_LUT_INDEX[3] & !H1_LUT_INDEX[1] & H1_LUT_INDEX[4];


--H1L105 is I2C_CCD_Config:u7|mI2C_DATA[4]~909 at LCCOMB_X47_Y13_N16
H1L105 = H1L112 & H1L4 # !H1L112 & (SW[4]);


--H1L131 is I2C_CCD_Config:u7|reduce_or~165 at LCCOMB_X49_Y13_N10
H1L131 = H1_LUT_INDEX[0] & (H1_LUT_INDEX[3] # H1_LUT_INDEX[1] & H1_LUT_INDEX[2]);


--H1L132 is I2C_CCD_Config:u7|reduce_or~166 at LCCOMB_X49_Y13_N0
H1L132 = H1_LUT_INDEX[0] & (H1_LUT_INDEX[3] & (!H1_LUT_INDEX[2]) # !H1_LUT_INDEX[3] & (H1_LUT_INDEX[1] # H1_LUT_INDEX[2]));


--H1L2 is I2C_CCD_Config:u7|LUT_DATA[3]~1518 at LCCOMB_X48_Y13_N18
H1L2 = !H1_LUT_INDEX[1] & (H1_LUT_INDEX[4] & !H1_LUT_INDEX[2] # !H1_LUT_INDEX[4] & H1_LUT_INDEX[2] & SW[3]);


--H1L3 is I2C_CCD_Config:u7|LUT_DATA[3]~1519 at LCCOMB_X48_Y13_N26
H1L3 = !H1_LUT_INDEX[4] & (H1_LUT_INDEX[1] # !H1_LUT_INDEX[2]);


--H1L102 is I2C_CCD_Config:u7|mI2C_DATA[3]~910 at LCCOMB_X47_Y13_N22
H1L102 = H1_LUT_INDEX[3] & H1L3 # !H1_LUT_INDEX[3] & (H1L2);


--H1L109 is I2C_CCD_Config:u7|mI2C_DATA[6]~911 at LCCOMB_X47_Y13_N6
H1L109 = H1L112 & (H1L8) # !H1L112 & SW[6];


--H1L5 is I2C_CCD_Config:u7|LUT_DATA[5]~1520 at LCCOMB_X48_Y14_N22
H1L5 = H1_LUT_INDEX[3] & !H1_LUT_INDEX[1] # !H1_LUT_INDEX[3] & (H1_LUT_INDEX[1] # SW[5]);


--H1L6 is I2C_CCD_Config:u7|LUT_DATA[5]~1521 at LCCOMB_X48_Y14_N10
H1L6 = !H1_LUT_INDEX[4] & H1_LUT_INDEX[2] & !H1_LUT_INDEX[0] & H1L5;


--H1L7 is I2C_CCD_Config:u7|LUT_DATA[5]~1522 at LCCOMB_X48_Y14_N8
H1L7 = !H1L114 & (H1L6 # H1_LUT_INDEX[0] & SW[13]);


--H1L133 is I2C_CCD_Config:u7|reduce_or~167 at LCCOMB_X49_Y14_N26
H1L133 = H1_LUT_INDEX[4] $ (H1_LUT_INDEX[1] # H1_LUT_INDEX[3] # H1_LUT_INDEX[2]);


--H1L134 is I2C_CCD_Config:u7|reduce_or~168 at LCCOMB_X48_Y14_N6
H1L134 = H1_LUT_INDEX[2] & (!H1_LUT_INDEX[3] # !H1_LUT_INDEX[0]) # !H1_LUT_INDEX[2] & (H1_LUT_INDEX[3] # H1_LUT_INDEX[1] $ H1_LUT_INDEX[0]);


--H1L135 is I2C_CCD_Config:u7|reduce_or~169 at LCCOMB_X48_Y14_N2
H1L135 = H1_LUT_INDEX[4] & H1L37 & !H1_LUT_INDEX[0] # !H1_LUT_INDEX[4] & (H1L134);


--NB2L13 is I2C_CCD_Config:v7|I2C_Controller:u0|END~124 at LCCOMB_X49_Y10_N26
NB2L13 = NB2L50Q & NB2L62Q & NB2L59Q & NB2L56Q;


--NB2L14 is I2C_CCD_Config:v7|I2C_Controller:u0|END~125 at LCCOMB_X49_Y10_N8
NB2L14 = NB2L53Q & (NB2L13 & NB2L65Q # !NB2L13 & (NB2_END)) # !NB2L53Q & (NB2_END);


--NB2_ACK3 is I2C_CCD_Config:v7|I2C_Controller:u0|ACK3 at LCFF_X48_Y10_N15
NB2_ACK3 = DFFEAS(NB2L11, GLOBAL(H2L39), GLOBAL(A1L306),  ,  ,  ,  ,  ,  );


--NB2_ACK1 is I2C_CCD_Config:v7|I2C_Controller:u0|ACK1 at LCFF_X49_Y10_N19
NB2_ACK1 = DFFEAS(NB2L3, GLOBAL(H2L39), GLOBAL(A1L306),  ,  ,  ,  ,  ,  );


--NB2_ACK2 is I2C_CCD_Config:v7|I2C_Controller:u0|ACK2 at LCFF_X49_Y10_N11
NB2_ACK2 = DFFEAS(NB2L8, GLOBAL(H2L39), GLOBAL(A1L306),  ,  ,  ,  ,  ,  );


--H2L75 is I2C_CCD_Config:v7|mSetup_ST~124 at LCCOMB_X49_Y10_N14
H2L75 = !NB2_ACK2 & !NB2_ACK1 & !NB2_ACK3;


--H2L76 is I2C_CCD_Config:v7|mSetup_ST~125 at LCCOMB_X48_Y10_N12
H2L76 = !NB2_END & H2L75 & H2_mSetup_ST.0001;


--H2_mSetup_ST.0000 is I2C_CCD_Config:v7|mSetup_ST.0000 at LCFF_X48_Y10_N3
H2_mSetup_ST.0000 = DFFEAS(H2L36, GLOBAL(H2L39), GLOBAL(A1L306),  , H2L33,  ,  ,  ,  );


--H2L35 is I2C_CCD_Config:v7|Select~136 at LCCOMB_X48_Y10_N0
H2L35 = NB2_END & H2_mSetup_ST.0001 # !H2_mSetup_ST.0000;


--H2L14 is I2C_CCD_Config:v7|LUT_INDEX[0]~821 at LCCOMB_X48_Y12_N4
H2L14 = H2_LUT_INDEX[0] $ VCC;

--H2L15 is I2C_CCD_Config:v7|LUT_INDEX[0]~822 at LCCOMB_X48_Y12_N4
H2L15 = CARRY(H2_LUT_INDEX[0]);


--H2L17 is I2C_CCD_Config:v7|LUT_INDEX[1]~823 at LCCOMB_X48_Y12_N6
H2L17 = H2_LUT_INDEX[1] & !H2L15 # !H2_LUT_INDEX[1] & (H2L15 # GND);

--H2L18 is I2C_CCD_Config:v7|LUT_INDEX[1]~824 at LCCOMB_X48_Y12_N6
H2L18 = CARRY(!H2L15 # !H2_LUT_INDEX[1]);


--H2L20 is I2C_CCD_Config:v7|LUT_INDEX[2]~825 at LCCOMB_X48_Y12_N8
H2L20 = H2_LUT_INDEX[2] & (H2L18 $ GND) # !H2_LUT_INDEX[2] & !H2L18 & VCC;

--H2L21 is I2C_CCD_Config:v7|LUT_INDEX[2]~826 at LCCOMB_X48_Y12_N8
H2L21 = CARRY(H2_LUT_INDEX[2] & !H2L18);


--H2L29 is I2C_CCD_Config:v7|LUT_INDEX[5]~0 at LCCOMB_X48_Y10_N4
H2L29 = H2L33 & H2_mSetup_ST.0010;


--H2L23 is I2C_CCD_Config:v7|LUT_INDEX[3]~827 at LCCOMB_X48_Y12_N10
H2L23 = H2_LUT_INDEX[3] & !H2L21 # !H2_LUT_INDEX[3] & (H2L21 # GND);

--H2L24 is I2C_CCD_Config:v7|LUT_INDEX[3]~828 at LCCOMB_X48_Y12_N10
H2L24 = CARRY(!H2L21 # !H2_LUT_INDEX[3]);


--H2L26 is I2C_CCD_Config:v7|LUT_INDEX[4]~829 at LCCOMB_X48_Y12_N12
H2L26 = H2_LUT_INDEX[4] & (H2L24 $ GND) # !H2_LUT_INDEX[4] & !H2L24 & VCC;

--H2L27 is I2C_CCD_Config:v7|LUT_INDEX[4]~830 at LCCOMB_X48_Y12_N12
H2L27 = CARRY(H2_LUT_INDEX[4] & !H2L24);


--H2L30 is I2C_CCD_Config:v7|LUT_INDEX[5]~831 at LCCOMB_X48_Y12_N14
H2L30 = H2_LUT_INDEX[5] $ H2L27;


--H2L8 is I2C_CCD_Config:v7|LUT_DATA[6]~1513 at LCCOMB_X48_Y12_N22
H2L8 = H2_LUT_INDEX[3] & !H2_LUT_INDEX[4] & !H2_LUT_INDEX[2];


--H2L57 is I2C_CCD_Config:v7|mI2C_DATA[5]~969 at LCCOMB_X48_Y11_N0
H2L57 = H2_LUT_INDEX[1] # H2_LUT_INDEX[3] # H2_LUT_INDEX[4] # !H2_LUT_INDEX[2];


--H2L48 is I2C_CCD_Config:v7|mI2C_DATA[2]~906 at LCCOMB_X47_Y12_N26
H2L48 = H2L57 & (H2L8) # !H2L57 & SW[2];


--H2L58 is I2C_CCD_Config:v7|mI2C_DATA[5]~970 at LCCOMB_X48_Y12_N28
H2L58 = H2_LUT_INDEX[3] # H2_LUT_INDEX[4] # H2_LUT_INDEX[2] # !H2_LUT_INDEX[1];


--H2L59 is I2C_CCD_Config:v7|mI2C_DATA[5]~971 at LCCOMB_X48_Y12_N24
H2L59 = H2_LUT_INDEX[5] # H2_LUT_INDEX[0] & H2L58;


--H2L70 is I2C_CCD_Config:v7|mI2C_DATA[15]~972 at LCCOMB_X48_Y10_N16
H2L70 = !H2_mSetup_ST.0000 & H2L33 & KEY[1];


--H2L77 is I2C_CCD_Config:v7|reduce_or~162 at LCCOMB_X48_Y11_N18
H2L77 = H2_LUT_INDEX[1] & (!H2_LUT_INDEX[2] & !H2_LUT_INDEX[3] # !H2_LUT_INDEX[0]) # !H2_LUT_INDEX[1] & (H2_LUT_INDEX[2] # H2_LUT_INDEX[3]);


--H2L78 is I2C_CCD_Config:v7|reduce_or~163 at LCCOMB_X48_Y11_N4
H2L78 = H2_LUT_INDEX[4] & !H2_LUT_INDEX[0] & H2L32 # !H2_LUT_INDEX[4] & (H2L77);


--H2L79 is I2C_CCD_Config:v7|reduce_or~164 at LCCOMB_X46_Y11_N4
H2L79 = H2_LUT_INDEX[0] & (H2_LUT_INDEX[3] & H2_LUT_INDEX[1] # !H2_LUT_INDEX[3] & !H2_LUT_INDEX[1] & H2_LUT_INDEX[2]);


--H2L45 is I2C_CCD_Config:v7|mI2C_DATA[1]~907 at LCCOMB_X47_Y12_N10
H2L45 = H2L57 & H2L8 # !H2L57 & (SW[1]);


--H2L9 is I2C_CCD_Config:v7|LUT_DATA[7]~1514 at LCCOMB_X48_Y13_N10
H2L9 = H2_LUT_INDEX[3] # H2_LUT_INDEX[2] & (H2_LUT_INDEX[1] # SW[7]);


--H2L10 is I2C_CCD_Config:v7|LUT_DATA[7]~1515 at LCCOMB_X48_Y13_N24
H2L10 = H2_LUT_INDEX[0] & (SW[15]) # !H2_LUT_INDEX[0] & H2L9 & (!H2_LUT_INDEX[4]);


--H2L1 is I2C_CCD_Config:v7|LUT_DATA[0]~1516 at LCCOMB_X48_Y12_N26
H2L1 = !H2_LUT_INDEX[2] & (H2_LUT_INDEX[4] $ (H2_LUT_INDEX[3] # H2_LUT_INDEX[1]));


--H2L42 is I2C_CCD_Config:v7|mI2C_DATA[0]~908 at LCCOMB_X47_Y12_N12
H2L42 = H2L57 & H2L1 # !H2L57 & (SW[0]);


--H2L4 is I2C_CCD_Config:v7|LUT_DATA[4]~1517 at LCCOMB_X48_Y12_N30
H2L4 = H2_LUT_INDEX[4] & !H2_LUT_INDEX[3] & !H2_LUT_INDEX[2] & !H2_LUT_INDEX[1] # !H2_LUT_INDEX[4] & H2_LUT_INDEX[2] & (!H2_LUT_INDEX[1] # !H2_LUT_INDEX[3]);


--H2L54 is I2C_CCD_Config:v7|mI2C_DATA[4]~909 at LCCOMB_X47_Y12_N8
H2L54 = H2L57 & (H2L4) # !H2L57 & SW[4];


--H2L80 is I2C_CCD_Config:v7|reduce_or~165 at LCCOMB_X46_Y11_N12
H2L80 = H2_LUT_INDEX[0] & (H2_LUT_INDEX[3] # H2_LUT_INDEX[1] & H2_LUT_INDEX[2]);


--H2L81 is I2C_CCD_Config:v7|reduce_or~166 at LCCOMB_X46_Y11_N14
H2L81 = H2_LUT_INDEX[0] & (H2_LUT_INDEX[3] & (!H2_LUT_INDEX[2]) # !H2_LUT_INDEX[3] & (H2_LUT_INDEX[1] # H2_LUT_INDEX[2]));


--H2L2 is I2C_CCD_Config:v7|LUT_DATA[3]~1518 at LCCOMB_X48_Y13_N2
H2L2 = !H2_LUT_INDEX[1] & (H2_LUT_INDEX[2] & SW[3] & !H2_LUT_INDEX[4] # !H2_LUT_INDEX[2] & (H2_LUT_INDEX[4]));


--H2L3 is I2C_CCD_Config:v7|LUT_DATA[3]~1519 at LCCOMB_X48_Y12_N2
H2L3 = !H2_LUT_INDEX[4] & (H2_LUT_INDEX[1] # !H2_LUT_INDEX[2]);


--H2L51 is I2C_CCD_Config:v7|mI2C_DATA[3]~910 at LCCOMB_X47_Y12_N16
H2L51 = H2_LUT_INDEX[3] & (H2L3) # !H2_LUT_INDEX[3] & H2L2;


--H2L61 is I2C_CCD_Config:v7|mI2C_DATA[6]~911 at LCCOMB_X47_Y12_N18
H2L61 = H2L57 & H2L8 # !H2L57 & (SW[6]);


--H2L5 is I2C_CCD_Config:v7|LUT_DATA[5]~1520 at LCCOMB_X48_Y11_N6
H2L5 = H2_LUT_INDEX[1] & !H2_LUT_INDEX[3] # !H2_LUT_INDEX[1] & (H2_LUT_INDEX[3] # SW[5]);


--H2L6 is I2C_CCD_Config:v7|LUT_DATA[5]~1521 at LCCOMB_X48_Y11_N28
H2L6 = H2L5 & !H2_LUT_INDEX[4] & H2_LUT_INDEX[2] & !H2_LUT_INDEX[0];


--H2L7 is I2C_CCD_Config:v7|LUT_DATA[5]~1522 at LCCOMB_X48_Y11_N24
H2L7 = !H2L59 & (H2L6 # SW[13] & H2_LUT_INDEX[0]);


--H2L82 is I2C_CCD_Config:v7|reduce_or~167 at LCCOMB_X48_Y12_N16
H2L82 = H2_LUT_INDEX[4] $ (H2_LUT_INDEX[3] # H2_LUT_INDEX[2] # H2_LUT_INDEX[1]);


--H2L83 is I2C_CCD_Config:v7|reduce_or~168 at LCCOMB_X48_Y11_N2
H2L83 = H2_LUT_INDEX[2] & (!H2_LUT_INDEX[0] # !H2_LUT_INDEX[3]) # !H2_LUT_INDEX[2] & (H2_LUT_INDEX[3] # H2_LUT_INDEX[1] $ H2_LUT_INDEX[0]);


--H2L84 is I2C_CCD_Config:v7|reduce_or~169 at LCCOMB_X48_Y11_N10
H2L84 = H2_LUT_INDEX[4] & !H2_LUT_INDEX[0] & H2L32 # !H2_LUT_INDEX[4] & (H2L83);


--T1_command_delay[2] is Sdram_Control_4Port:u6|command:command1|command_delay[2] at LCFF_X35_Y20_N23
T1_command_delay[2] = DFFEAS(T1L69, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--T1L68 is Sdram_Control_4Port:u6|command:command1|command_delay~320 at LCCOMB_X35_Y20_N10
T1L68 = !U1_INIT_REQ & (T1L56 # T1_command_delay[2]);


--T1_rp_shift[2] is Sdram_Control_4Port:u6|command:command1|rp_shift[2] at LCFF_X35_Y20_N13
T1_rp_shift[2] = DFFEAS(T1L105, GLOBAL(MB1L2),  ,  , T1L101,  ,  ,  ,  );


--T1L104 is Sdram_Control_4Port:u6|command:command1|rp_shift~807 at LCCOMB_X35_Y20_N28
T1L104 = !U1_INIT_REQ & (T1_rp_shift[2] # T1_command_done & !T1_command_delay[0]);


--D1_oDVAL is CCD_Capture:u3|oDVAL at LCCOMB_X35_Y16_N16
D1_oDVAL = D1_mCCD_FVAL & D1_mCCD_LVAL;


--R1_safe_q[0] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[0] at LCFF_X30_Y16_N5
R1_safe_q[0] = DFFEAS(R1_counter_comb_bita0, GLOBAL(A1L11),  ,  , D1_oDVAL, ~GND,  ,  , R1_cout_actual);


--R1_safe_q[1] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[1] at LCFF_X30_Y16_N7
R1_safe_q[1] = DFFEAS(R1_counter_comb_bita1, GLOBAL(A1L11),  ,  , D1_oDVAL, ~GND,  ,  , R1_cout_actual);


--R1_safe_q[2] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[2] at LCFF_X30_Y16_N9
R1_safe_q[2] = DFFEAS(R1_counter_comb_bita2, GLOBAL(A1L11),  ,  , D1_oDVAL, ~GND,  ,  , R1_cout_actual);


--R1_safe_q[3] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[3] at LCFF_X30_Y16_N11
R1_safe_q[3] = DFFEAS(R1_counter_comb_bita3, GLOBAL(A1L11),  ,  , D1_oDVAL, ~GND,  ,  , R1_cout_actual);


--R1_safe_q[4] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[4] at LCFF_X30_Y16_N13
R1_safe_q[4] = DFFEAS(R1_counter_comb_bita4, GLOBAL(A1L11),  ,  , D1_oDVAL, ~GND,  ,  , R1_cout_actual);


--R1_safe_q[5] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[5] at LCFF_X30_Y16_N15
R1_safe_q[5] = DFFEAS(R1_counter_comb_bita5, GLOBAL(A1L11),  ,  , D1_oDVAL, ~GND,  ,  , R1_cout_actual);


--R1_safe_q[6] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[6] at LCFF_X30_Y16_N17
R1_safe_q[6] = DFFEAS(R1_counter_comb_bita6, GLOBAL(A1L11),  ,  , D1_oDVAL, ~GND,  ,  , R1_cout_actual);


--R1_safe_q[7] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[7] at LCFF_X30_Y16_N19
R1_safe_q[7] = DFFEAS(R1_counter_comb_bita7, GLOBAL(A1L11),  ,  , D1_oDVAL, ~GND,  ,  , R1_cout_actual);


--R1_safe_q[8] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[8] at LCFF_X30_Y16_N21
R1_safe_q[8] = DFFEAS(R1_counter_comb_bita8, GLOBAL(A1L11),  ,  , D1_oDVAL, ~GND,  ,  , R1_cout_actual);


--R1_safe_q[9] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[9] at LCFF_X30_Y16_N23
R1_safe_q[9] = DFFEAS(R1_counter_comb_bita9, GLOBAL(A1L11),  ,  , D1_oDVAL, ~GND,  ,  , R1_cout_actual);


--R1_safe_q[10] is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[10] at LCFF_X30_Y16_N25
R1_safe_q[10] = DFFEAS(R1_counter_comb_bita10, GLOBAL(A1L11),  ,  , D1_oDVAL, ~GND,  ,  , R1_cout_actual);


--D1_mCCD_DATA[5] is CCD_Capture:u3|mCCD_DATA[5] at LCFF_X57_Y21_N5
D1_mCCD_DATA[5] = DFFEAS(D1L179, GLOBAL(A1L11), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--D2_mSTART is CCD_Capture:v3|mSTART at LCFF_X45_Y15_N11
D2_mSTART = DFFEAS(D2L71, GLOBAL(A1L14), GLOBAL(C1L81),  , D1L190,  ,  ,  ,  );


--D2_Pre_FVAL is CCD_Capture:v3|Pre_FVAL at LCFF_X51_Y23_N21
D2_Pre_FVAL = DFFEAS(D2L6, GLOBAL(A1L14), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--D2L68 is CCD_Capture:v3|mCCD_FVAL~56 at LCCOMB_X51_Y23_N12
D2L68 = D2_Pre_FVAL & rCCD2_FVAL & D2_mCCD_FVAL # !D2_Pre_FVAL & (D2_mCCD_FVAL # rCCD2_FVAL & D2_mSTART);


--D2_X_Cont[8] is CCD_Capture:v3|X_Cont[8] at LCFF_X51_Y22_N25
D2_X_Cont[8] = DFFEAS(D2L34, GLOBAL(A1L14), GLOBAL(C1L81),  , D2L49,  ,  , D2L12,  );


--D2_X_Cont[9] is CCD_Capture:v3|X_Cont[9] at LCFF_X51_Y22_N27
D2_X_Cont[9] = DFFEAS(D2L37, GLOBAL(A1L14), GLOBAL(C1L81),  , D2L49,  ,  , D2L12,  );


--D2L1 is CCD_Capture:v3|LessThan~137 at LCCOMB_X51_Y23_N6
D2L1 = !D2_X_Cont[9] & !D2_X_Cont[8];


--D2_X_Cont[2] is CCD_Capture:v3|X_Cont[2] at LCFF_X51_Y22_N13
D2_X_Cont[2] = DFFEAS(D2L16, GLOBAL(A1L14), GLOBAL(C1L81),  , D2L49,  ,  , D2L12,  );


--D2_X_Cont[3] is CCD_Capture:v3|X_Cont[3] at LCFF_X51_Y22_N15
D2_X_Cont[3] = DFFEAS(D2L19, GLOBAL(A1L14), GLOBAL(C1L81),  , D2L49,  ,  , D2L12,  );


--D2L2 is CCD_Capture:v3|LessThan~138 at LCCOMB_X51_Y23_N2
D2L2 = !D2_X_Cont[2] # !D2_X_Cont[3] # !D2_X_Cont[1] # !D2_X_Cont[0];


--D2_X_Cont[4] is CCD_Capture:v3|X_Cont[4] at LCFF_X51_Y22_N17
D2_X_Cont[4] = DFFEAS(D2L22, GLOBAL(A1L14), GLOBAL(C1L81),  , D2L49,  ,  , D2L12,  );


--D2_X_Cont[5] is CCD_Capture:v3|X_Cont[5] at LCFF_X51_Y22_N19
D2_X_Cont[5] = DFFEAS(D2L25, GLOBAL(A1L14), GLOBAL(C1L81),  , D2L49,  ,  , D2L12,  );


--D2_X_Cont[6] is CCD_Capture:v3|X_Cont[6] at LCFF_X51_Y22_N21
D2_X_Cont[6] = DFFEAS(D2L28, GLOBAL(A1L14), GLOBAL(C1L81),  , D2L49,  ,  , D2L12,  );


--D2_X_Cont[7] is CCD_Capture:v3|X_Cont[7] at LCFF_X51_Y22_N23
D2_X_Cont[7] = DFFEAS(D2L31, GLOBAL(A1L14), GLOBAL(C1L81),  , D2L49,  ,  , D2L12,  );


--D2L3 is CCD_Capture:v3|LessThan~139 at LCCOMB_X51_Y23_N18
D2L3 = !D2_X_Cont[5] # !D2_X_Cont[4] # !D2_X_Cont[6] # !D2_X_Cont[7];


--D2_X_Cont[10] is CCD_Capture:v3|X_Cont[10] at LCFF_X51_Y22_N29
D2_X_Cont[10] = DFFEAS(D2L40, GLOBAL(A1L14), GLOBAL(C1L81),  , D2L49,  ,  , D2L12,  );


--D2L4 is CCD_Capture:v3|LessThan~140 at LCCOMB_X51_Y23_N28
D2L4 = D2L1 & (D2L2 # D2L3) # !D2_X_Cont[10];


--D2L44 is CCD_Capture:v3|Y_Cont[0]~815 at LCCOMB_X51_Y23_N24
D2L44 = D2_Y_Cont[0] & (D2L4 $ GND) # !D2_Y_Cont[0] & !D2L4 & VCC;

--D2L45 is CCD_Capture:v3|Y_Cont[0]~816 at LCCOMB_X51_Y23_N24
D2L45 = CARRY(D2_Y_Cont[0] & !D2L4);


--D2L49 is CCD_Capture:v3|Y_Cont[4]~817 at LCCOMB_X51_Y23_N16
D2L49 = D2_mCCD_LVAL # !D2_mCCD_FVAL;


--D2L47 is CCD_Capture:v3|Y_Cont[1]~818 at LCCOMB_X51_Y23_N26
D2L47 = D2L45 $ D2_Y_Cont[1];


--D2L9 is CCD_Capture:v3|X_Cont[0]~934 at LCCOMB_X51_Y22_N8
D2L9 = D2_X_Cont[0] $ VCC;

--D2L10 is CCD_Capture:v3|X_Cont[0]~935 at LCCOMB_X51_Y22_N8
D2L10 = CARRY(D2_X_Cont[0]);


--D2L12 is CCD_Capture:v3|X_Cont[1]~936 at LCCOMB_X51_Y23_N4
D2L12 = !D2_mCCD_FVAL # !D2L4;


--D2L13 is CCD_Capture:v3|X_Cont[1]~937 at LCCOMB_X51_Y22_N10
D2L13 = D2_X_Cont[1] & !D2L10 # !D2_X_Cont[1] & (D2L10 # GND);

--D2L14 is CCD_Capture:v3|X_Cont[1]~938 at LCCOMB_X51_Y22_N10
D2L14 = CARRY(!D2L10 # !D2_X_Cont[1]);


--R2_safe_q[0] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[0] at LCFF_X29_Y23_N9
R2_safe_q[0] = DFFEAS(R2_counter_comb_bita0, GLOBAL(A1L14),  ,  , D2_oDVAL, ~GND,  ,  , R2_cout_actual);


--R2_safe_q[1] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[1] at LCFF_X29_Y23_N11
R2_safe_q[1] = DFFEAS(R2_counter_comb_bita1, GLOBAL(A1L14),  ,  , D2_oDVAL, ~GND,  ,  , R2_cout_actual);


--R2_safe_q[2] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[2] at LCFF_X29_Y23_N13
R2_safe_q[2] = DFFEAS(R2_counter_comb_bita2, GLOBAL(A1L14),  ,  , D2_oDVAL, ~GND,  ,  , R2_cout_actual);


--R2_safe_q[3] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[3] at LCFF_X29_Y23_N15
R2_safe_q[3] = DFFEAS(R2_counter_comb_bita3, GLOBAL(A1L14),  ,  , D2_oDVAL, ~GND,  ,  , R2_cout_actual);


--R2_safe_q[4] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[4] at LCFF_X29_Y23_N17
R2_safe_q[4] = DFFEAS(R2_counter_comb_bita4, GLOBAL(A1L14),  ,  , D2_oDVAL, ~GND,  ,  , R2_cout_actual);


--R2_safe_q[5] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[5] at LCFF_X29_Y23_N19
R2_safe_q[5] = DFFEAS(R2_counter_comb_bita5, GLOBAL(A1L14),  ,  , D2_oDVAL, ~GND,  ,  , R2_cout_actual);


--R2_safe_q[6] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[6] at LCFF_X29_Y23_N21
R2_safe_q[6] = DFFEAS(R2_counter_comb_bita6, GLOBAL(A1L14),  ,  , D2_oDVAL, ~GND,  ,  , R2_cout_actual);


--R2_safe_q[7] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[7] at LCFF_X29_Y23_N23
R2_safe_q[7] = DFFEAS(R2_counter_comb_bita7, GLOBAL(A1L14),  ,  , D2_oDVAL, ~GND,  ,  , R2_cout_actual);


--R2_safe_q[8] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[8] at LCFF_X29_Y23_N25
R2_safe_q[8] = DFFEAS(R2_counter_comb_bita8, GLOBAL(A1L14),  ,  , D2_oDVAL, ~GND,  ,  , R2_cout_actual);


--R2_safe_q[9] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[9] at LCFF_X29_Y23_N27
R2_safe_q[9] = DFFEAS(R2_counter_comb_bita9, GLOBAL(A1L14),  ,  , D2_oDVAL, ~GND,  ,  , R2_cout_actual);


--R2_safe_q[10] is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[10] at LCFF_X29_Y23_N29
R2_safe_q[10] = DFFEAS(R2_counter_comb_bita10, GLOBAL(A1L14),  ,  , D2_oDVAL, ~GND,  ,  , R2_cout_actual);


--D2_mCCD_DATA[5] is CCD_Capture:v3|mCCD_DATA[5] at LCFF_X53_Y20_N17
D2_mCCD_DATA[5] = DFFEAS(D2L59, GLOBAL(A1L14), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--K1L37 is Mirror_Col_4X:u9|Z_Cont[9]~179 at LCCOMB_X51_Y21_N30
K1L37 = K1L35 $ K1_Z_Cont[9];


--D1_mCCD_DATA[6] is CCD_Capture:u3|mCCD_DATA[6] at LCFF_X53_Y13_N17
D1_mCCD_DATA[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L11), GLOBAL(C1L81),  ,  , rCCD1_DATA[6],  ,  , VCC);


--D2_mCCD_DATA[6] is CCD_Capture:v3|mCCD_DATA[6] at LCFF_X54_Y13_N1
D2_mCCD_DATA[6] = DFFEAS(D2L61, GLOBAL(A1L14), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--D1_mCCD_DATA[7] is CCD_Capture:u3|mCCD_DATA[7] at LCFF_X50_Y13_N17
D1_mCCD_DATA[7] = DFFEAS(D1L182, GLOBAL(A1L11), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--D2_mCCD_DATA[7] is CCD_Capture:v3|mCCD_DATA[7] at LCFF_X60_Y12_N19
D2_mCCD_DATA[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), GLOBAL(C1L81),  ,  , rCCD2_DATA[7],  ,  , VCC);


--D1_mCCD_DATA[8] is CCD_Capture:u3|mCCD_DATA[8] at LCFF_X60_Y20_N9
D1_mCCD_DATA[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L11), GLOBAL(C1L81),  ,  , rCCD1_DATA[8],  ,  , VCC);


--D2_mCCD_DATA[8] is CCD_Capture:v3|mCCD_DATA[8] at LCFF_X58_Y20_N31
D2_mCCD_DATA[8] = DFFEAS(D2L64, GLOBAL(A1L14), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--D1_mCCD_DATA[9] is CCD_Capture:u3|mCCD_DATA[9] at LCFF_X59_Y15_N1
D1_mCCD_DATA[9] = DFFEAS(D1L185, GLOBAL(A1L11), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--D2_mCCD_DATA[9] is CCD_Capture:v3|mCCD_DATA[9] at LCFF_X44_Y22_N1
D2_mCCD_DATA[9] = DFFEAS(D2L66, GLOBAL(A1L14), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--D1_mCCD_DATA[4] is CCD_Capture:u3|mCCD_DATA[4] at LCFF_X34_Y13_N23
D1_mCCD_DATA[4] = DFFEAS(D1L177, GLOBAL(A1L11), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--D1_mCCD_DATA[3] is CCD_Capture:u3|mCCD_DATA[3] at LCFF_X62_Y17_N1
D1_mCCD_DATA[3] = DFFEAS(D1L175, GLOBAL(A1L11), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--D1_mCCD_DATA[2] is CCD_Capture:u3|mCCD_DATA[2] at LCFF_X40_Y15_N17
D1_mCCD_DATA[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L11), GLOBAL(C1L81),  ,  , rCCD1_DATA[2],  ,  , VCC);


--D1_mCCD_DATA[1] is CCD_Capture:u3|mCCD_DATA[1] at LCFF_X57_Y15_N17
D1_mCCD_DATA[1] = DFFEAS(D1L172, GLOBAL(A1L11), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--D1_mCCD_DATA[0] is CCD_Capture:u3|mCCD_DATA[0] at LCFF_X62_Y22_N23
D1_mCCD_DATA[0] = DFFEAS(D1L170, GLOBAL(A1L11), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--D2_mCCD_DATA[4] is CCD_Capture:v3|mCCD_DATA[4] at LCFF_X33_Y24_N1
D2_mCCD_DATA[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), GLOBAL(C1L81),  ,  , rCCD2_DATA[4],  ,  , VCC);


--D2_mCCD_DATA[3] is CCD_Capture:v3|mCCD_DATA[3] at LCFF_X61_Y18_N5
D2_mCCD_DATA[3] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), GLOBAL(C1L81),  ,  , rCCD2_DATA[3],  ,  , VCC);


--D2_mCCD_DATA[2] is CCD_Capture:v3|mCCD_DATA[2] at LCFF_X60_Y15_N1
D2_mCCD_DATA[2] = DFFEAS(D2L55, GLOBAL(A1L14), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--D2_mCCD_DATA[1] is CCD_Capture:v3|mCCD_DATA[1] at LCFF_X58_Y19_N1
D2_mCCD_DATA[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), GLOBAL(C1L81),  ,  , rCCD2_DATA[1],  ,  , VCC);


--D2_mCCD_DATA[0] is CCD_Capture:v3|mCCD_DATA[0] at LCFF_X55_Y17_N1
D2_mCCD_DATA[0] = DFFEAS(D2L52, GLOBAL(A1L14), GLOBAL(C1L81),  ,  ,  ,  ,  ,  );


--NB1L10 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK3~215 at LCCOMB_X47_Y14_N2
NB1L10 = NB1L51Q & NB1L66Q & (NB1L67 # NB1L48);


--NB1L85 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1099 at LCCOMB_X47_Y15_N22
NB1L85 = NB1L51Q & (!NB1L57Q & CCD1_SDAT) # !NB1L51Q & NB1_ACK1;


--NB1L2 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK1~170 at LCCOMB_X47_Y14_N0
NB1L2 = NB1L63Q & NB1L66Q & (NB1L57Q $ !NB1L60Q);


--NB1L3 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK1~171 at LCCOMB_X47_Y15_N6
NB1L3 = NB1L54Q & (NB1L2 & (NB1L85) # !NB1L2 & NB1_ACK1) # !NB1L54Q & (NB1_ACK1);


--NB1L6 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK2~251 at LCCOMB_X47_Y14_N24
NB1L6 = NB1L57Q & (!NB1L63Q # !NB1L51Q) # !NB1L57Q & (NB1L51Q # NB1L63Q) # !NB1L66Q;


--H1L41 is I2C_CCD_Config:u7|Select~137 at LCCOMB_X48_Y15_N6
H1L41 = !H1_mSetup_ST.0010 & (H1L126 # NB1_END # !H1_mSetup_ST.0001);


--NB2L10 is I2C_CCD_Config:v7|I2C_Controller:u0|ACK3~215 at LCCOMB_X49_Y11_N20
NB2L10 = NB2L50Q & NB2L65Q & (NB2L66 # NB2L47);


--NB2L84 is I2C_CCD_Config:v7|I2C_Controller:u0|Select~1074 at LCCOMB_X49_Y10_N28
NB2L84 = NB2L50Q & !NB2L56Q & CCD2_SDAT # !NB2L50Q & (NB2_ACK1);


--NB2L2 is I2C_CCD_Config:v7|I2C_Controller:u0|ACK1~170 at LCCOMB_X49_Y11_N16
NB2L2 = NB2L62Q & NB2L65Q & (NB2L59Q $ !NB2L56Q);


--NB2L3 is I2C_CCD_Config:v7|I2C_Controller:u0|ACK1~171 at LCCOMB_X49_Y10_N18
NB2L3 = NB2L53Q & (NB2L2 & (NB2L84) # !NB2L2 & NB2_ACK1) # !NB2L53Q & (NB2_ACK1);


--NB2L6 is I2C_CCD_Config:v7|I2C_Controller:u0|ACK2~232 at LCCOMB_X49_Y11_N18
NB2L6 = NB2L50Q & (!NB2L62Q # !NB2L56Q) # !NB2L50Q & (NB2L56Q # NB2L62Q) # !NB2L65Q;


--H2L36 is I2C_CCD_Config:v7|Select~137 at LCCOMB_X48_Y10_N2
H2L36 = !H2_mSetup_ST.0010 & (NB2_END # H2L75 # !H2_mSetup_ST.0001);


--T1_command_delay[3] is Sdram_Control_4Port:u6|command:command1|command_delay[3] at LCFF_X35_Y20_N1
T1_command_delay[3] = DFFEAS(T1L70, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--T1L69 is Sdram_Control_4Port:u6|command:command1|command_delay~321 at LCCOMB_X35_Y20_N22
T1L69 = !U1_INIT_REQ & (T1L56 # T1_command_delay[3]);


--T1_rp_shift[3] is Sdram_Control_4Port:u6|command:command1|rp_shift[3] at LCFF_X35_Y20_N7
T1_rp_shift[3] = DFFEAS(T1L107, GLOBAL(MB1L2),  ,  ,  ,  ,  , U1_INIT_REQ,  );


--T1L105 is Sdram_Control_4Port:u6|command:command1|rp_shift~808 at LCCOMB_X35_Y20_N12
T1L105 = !U1_INIT_REQ & (T1_rp_shift[3] # T1_command_done & !T1_command_delay[0]);


--R1_counter_comb_bita0 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita0 at LCCOMB_X30_Y16_N4
R1_counter_comb_bita0 = R1_safe_q[0] $ VCC;

--R1L5 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita0~COUT at LCCOMB_X30_Y16_N4
R1L5 = CARRY(R1_safe_q[0]);


--R1_counter_comb_bita1 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita1 at LCCOMB_X30_Y16_N6
R1_counter_comb_bita1 = R1_safe_q[1] & !R1L5 # !R1_safe_q[1] & (R1L5 # GND);

--R1L7 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita1~COUT at LCCOMB_X30_Y16_N6
R1L7 = CARRY(!R1L5 # !R1_safe_q[1]);


--R1_counter_comb_bita2 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita2 at LCCOMB_X30_Y16_N8
R1_counter_comb_bita2 = R1_safe_q[2] & (R1L7 $ GND) # !R1_safe_q[2] & !R1L7 & VCC;

--R1L9 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita2~COUT at LCCOMB_X30_Y16_N8
R1L9 = CARRY(R1_safe_q[2] & !R1L7);


--R1_counter_comb_bita3 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita3 at LCCOMB_X30_Y16_N10
R1_counter_comb_bita3 = R1_safe_q[3] & !R1L9 # !R1_safe_q[3] & (R1L9 # GND);

--R1L11 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita3~COUT at LCCOMB_X30_Y16_N10
R1L11 = CARRY(!R1L9 # !R1_safe_q[3]);


--R1_counter_comb_bita4 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita4 at LCCOMB_X30_Y16_N12
R1_counter_comb_bita4 = R1_safe_q[4] & (R1L11 $ GND) # !R1_safe_q[4] & !R1L11 & VCC;

--R1L13 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita4~COUT at LCCOMB_X30_Y16_N12
R1L13 = CARRY(R1_safe_q[4] & !R1L11);


--R1_counter_comb_bita5 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita5 at LCCOMB_X30_Y16_N14
R1_counter_comb_bita5 = R1_safe_q[5] & !R1L13 # !R1_safe_q[5] & (R1L13 # GND);

--R1L15 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita5~COUT at LCCOMB_X30_Y16_N14
R1L15 = CARRY(!R1L13 # !R1_safe_q[5]);


--R1_counter_comb_bita6 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita6 at LCCOMB_X30_Y16_N16
R1_counter_comb_bita6 = R1_safe_q[6] & (R1L15 $ GND) # !R1_safe_q[6] & !R1L15 & VCC;

--R1L17 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita6~COUT at LCCOMB_X30_Y16_N16
R1L17 = CARRY(R1_safe_q[6] & !R1L15);


--R1_counter_comb_bita7 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita7 at LCCOMB_X30_Y16_N18
R1_counter_comb_bita7 = R1_safe_q[7] & !R1L17 # !R1_safe_q[7] & (R1L17 # GND);

--R1L19 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita7~COUT at LCCOMB_X30_Y16_N18
R1L19 = CARRY(!R1L17 # !R1_safe_q[7]);


--R1_counter_comb_bita8 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita8 at LCCOMB_X30_Y16_N20
R1_counter_comb_bita8 = R1_safe_q[8] & (R1L19 $ GND) # !R1_safe_q[8] & !R1L19 & VCC;

--R1L21 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita8~COUT at LCCOMB_X30_Y16_N20
R1L21 = CARRY(R1_safe_q[8] & !R1L19);


--R1_counter_comb_bita9 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita9 at LCCOMB_X30_Y16_N22
R1_counter_comb_bita9 = R1_safe_q[9] & !R1L21 # !R1_safe_q[9] & (R1L21 # GND);

--R1L23 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita9~COUT at LCCOMB_X30_Y16_N22
R1L23 = CARRY(!R1L21 # !R1_safe_q[9]);


--R1_counter_comb_bita10 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita10 at LCCOMB_X30_Y16_N24
R1_counter_comb_bita10 = R1_safe_q[10] & (R1L23 $ GND) # !R1_safe_q[10] & !R1L23 & VCC;

--R1L27 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita10~COUT at LCCOMB_X30_Y16_N24
R1L27 = CARRY(R1_safe_q[10] & !R1L23);


--R1L25 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita10~9 at LCCOMB_X30_Y16_N26
R1L25 = R1L27;


--R1L1 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|cmpr5_aeb_int~68 at LCCOMB_X30_Y16_N28
R1L1 = !R1_safe_q[1] & R1_safe_q[0] & R1_safe_q[2] & R1_safe_q[3];


--R1L2 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|cmpr5_aeb_int~69 at LCCOMB_X30_Y16_N2
R1L2 = R1_safe_q[6] & R1_safe_q[7] & R1_safe_q[5] & R1_safe_q[4];


--R1L3 is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|cmpr5_aeb_int~70 at LCCOMB_X30_Y16_N30
R1L3 = R1_safe_q[10] & !R1_safe_q[8] & !R1_safe_q[9];


--R1_cout_actual is RAW2RGB_2X:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|cout_actual at LCCOMB_X30_Y16_N0
R1_cout_actual = R1L25 # R1L2 & R1L3 & R1L1;


--D2L16 is CCD_Capture:v3|X_Cont[2]~939 at LCCOMB_X51_Y22_N12
D2L16 = D2_X_Cont[2] & (D2L14 $ GND) # !D2_X_Cont[2] & !D2L14 & VCC;

--D2L17 is CCD_Capture:v3|X_Cont[2]~940 at LCCOMB_X51_Y22_N12
D2L17 = CARRY(D2_X_Cont[2] & !D2L14);


--D2L19 is CCD_Capture:v3|X_Cont[3]~941 at LCCOMB_X51_Y22_N14
D2L19 = D2_X_Cont[3] & !D2L17 # !D2_X_Cont[3] & (D2L17 # GND);

--D2L20 is CCD_Capture:v3|X_Cont[3]~942 at LCCOMB_X51_Y22_N14
D2L20 = CARRY(!D2L17 # !D2_X_Cont[3]);


--D2L22 is CCD_Capture:v3|X_Cont[4]~943 at LCCOMB_X51_Y22_N16
D2L22 = D2_X_Cont[4] & (D2L20 $ GND) # !D2_X_Cont[4] & !D2L20 & VCC;

--D2L23 is CCD_Capture:v3|X_Cont[4]~944 at LCCOMB_X51_Y22_N16
D2L23 = CARRY(D2_X_Cont[4] & !D2L20);


--D2L25 is CCD_Capture:v3|X_Cont[5]~945 at LCCOMB_X51_Y22_N18
D2L25 = D2_X_Cont[5] & !D2L23 # !D2_X_Cont[5] & (D2L23 # GND);

--D2L26 is CCD_Capture:v3|X_Cont[5]~946 at LCCOMB_X51_Y22_N18
D2L26 = CARRY(!D2L23 # !D2_X_Cont[5]);


--D2L28 is CCD_Capture:v3|X_Cont[6]~947 at LCCOMB_X51_Y22_N20
D2L28 = D2_X_Cont[6] & (D2L26 $ GND) # !D2_X_Cont[6] & !D2L26 & VCC;

--D2L29 is CCD_Capture:v3|X_Cont[6]~948 at LCCOMB_X51_Y22_N20
D2L29 = CARRY(D2_X_Cont[6] & !D2L26);


--D2L31 is CCD_Capture:v3|X_Cont[7]~949 at LCCOMB_X51_Y22_N22
D2L31 = D2_X_Cont[7] & !D2L29 # !D2_X_Cont[7] & (D2L29 # GND);

--D2L32 is CCD_Capture:v3|X_Cont[7]~950 at LCCOMB_X51_Y22_N22
D2L32 = CARRY(!D2L29 # !D2_X_Cont[7]);


--D2L34 is CCD_Capture:v3|X_Cont[8]~951 at LCCOMB_X51_Y22_N24
D2L34 = D2_X_Cont[8] & (D2L32 $ GND) # !D2_X_Cont[8] & !D2L32 & VCC;

--D2L35 is CCD_Capture:v3|X_Cont[8]~952 at LCCOMB_X51_Y22_N24
D2L35 = CARRY(D2_X_Cont[8] & !D2L32);


--D2L37 is CCD_Capture:v3|X_Cont[9]~953 at LCCOMB_X51_Y22_N26
D2L37 = D2_X_Cont[9] & !D2L35 # !D2_X_Cont[9] & (D2L35 # GND);

--D2L38 is CCD_Capture:v3|X_Cont[9]~954 at LCCOMB_X51_Y22_N26
D2L38 = CARRY(!D2L35 # !D2_X_Cont[9]);


--D2L40 is CCD_Capture:v3|X_Cont[10]~955 at LCCOMB_X51_Y22_N28
D2L40 = D2L38 $ !D2_X_Cont[10];


--R2_counter_comb_bita0 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita0 at LCCOMB_X29_Y23_N8
R2_counter_comb_bita0 = R2_safe_q[0] $ VCC;

--R2L5 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita0~COUT at LCCOMB_X29_Y23_N8
R2L5 = CARRY(R2_safe_q[0]);


--R2_counter_comb_bita1 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita1 at LCCOMB_X29_Y23_N10
R2_counter_comb_bita1 = R2_safe_q[1] & !R2L5 # !R2_safe_q[1] & (R2L5 # GND);

--R2L7 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita1~COUT at LCCOMB_X29_Y23_N10
R2L7 = CARRY(!R2L5 # !R2_safe_q[1]);


--R2_counter_comb_bita2 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita2 at LCCOMB_X29_Y23_N12
R2_counter_comb_bita2 = R2_safe_q[2] & (R2L7 $ GND) # !R2_safe_q[2] & !R2L7 & VCC;

--R2L9 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita2~COUT at LCCOMB_X29_Y23_N12
R2L9 = CARRY(R2_safe_q[2] & !R2L7);


--R2_counter_comb_bita3 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita3 at LCCOMB_X29_Y23_N14
R2_counter_comb_bita3 = R2_safe_q[3] & !R2L9 # !R2_safe_q[3] & (R2L9 # GND);

--R2L11 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita3~COUT at LCCOMB_X29_Y23_N14
R2L11 = CARRY(!R2L9 # !R2_safe_q[3]);


--R2_counter_comb_bita4 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita4 at LCCOMB_X29_Y23_N16
R2_counter_comb_bita4 = R2_safe_q[4] & (R2L11 $ GND) # !R2_safe_q[4] & !R2L11 & VCC;

--R2L13 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita4~COUT at LCCOMB_X29_Y23_N16
R2L13 = CARRY(R2_safe_q[4] & !R2L11);


--R2_counter_comb_bita5 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita5 at LCCOMB_X29_Y23_N18
R2_counter_comb_bita5 = R2_safe_q[5] & !R2L13 # !R2_safe_q[5] & (R2L13 # GND);

--R2L15 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita5~COUT at LCCOMB_X29_Y23_N18
R2L15 = CARRY(!R2L13 # !R2_safe_q[5]);


--R2_counter_comb_bita6 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita6 at LCCOMB_X29_Y23_N20
R2_counter_comb_bita6 = R2_safe_q[6] & (R2L15 $ GND) # !R2_safe_q[6] & !R2L15 & VCC;

--R2L17 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita6~COUT at LCCOMB_X29_Y23_N20
R2L17 = CARRY(R2_safe_q[6] & !R2L15);


--R2_counter_comb_bita7 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita7 at LCCOMB_X29_Y23_N22
R2_counter_comb_bita7 = R2_safe_q[7] & !R2L17 # !R2_safe_q[7] & (R2L17 # GND);

--R2L19 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita7~COUT at LCCOMB_X29_Y23_N22
R2L19 = CARRY(!R2L17 # !R2_safe_q[7]);


--R2_counter_comb_bita8 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita8 at LCCOMB_X29_Y23_N24
R2_counter_comb_bita8 = R2_safe_q[8] & (R2L19 $ GND) # !R2_safe_q[8] & !R2L19 & VCC;

--R2L21 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita8~COUT at LCCOMB_X29_Y23_N24
R2L21 = CARRY(R2_safe_q[8] & !R2L19);


--R2_counter_comb_bita9 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita9 at LCCOMB_X29_Y23_N26
R2_counter_comb_bita9 = R2_safe_q[9] & !R2L21 # !R2_safe_q[9] & (R2L21 # GND);

--R2L23 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita9~COUT at LCCOMB_X29_Y23_N26
R2L23 = CARRY(!R2L21 # !R2_safe_q[9]);


--R2_counter_comb_bita10 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita10 at LCCOMB_X29_Y23_N28
R2_counter_comb_bita10 = R2_safe_q[10] & (R2L23 $ GND) # !R2_safe_q[10] & !R2L23 & VCC;

--R2L27 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita10~COUT at LCCOMB_X29_Y23_N28
R2L27 = CARRY(R2_safe_q[10] & !R2L23);


--R2L25 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|counter_comb_bita10~9 at LCCOMB_X29_Y23_N30
R2L25 = R2L27;


--R2L1 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|cmpr5_aeb_int~68 at LCCOMB_X29_Y23_N0
R2L1 = !R2_safe_q[1] & R2_safe_q[0] & R2_safe_q[3] & R2_safe_q[2];


--R2L2 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|cmpr5_aeb_int~69 at LCCOMB_X29_Y23_N4
R2L2 = R2_safe_q[6] & R2_safe_q[7] & R2_safe_q[4] & R2_safe_q[5];


--R2L3 is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|cmpr5_aeb_int~70 at LCCOMB_X29_Y23_N6
R2L3 = !R2_safe_q[9] & !R2_safe_q[8] & R2_safe_q[10];


--R2_cout_actual is RAW2RGB_4X:v4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|cout_actual at LCCOMB_X29_Y23_N2
R2_cout_actual = R2L25 # R2L3 & R2L2 & R2L1;


--T1_command_delay[4] is Sdram_Control_4Port:u6|command:command1|command_delay[4] at LCFF_X35_Y20_N19
T1_command_delay[4] = DFFEAS(T1L71, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--T1L70 is Sdram_Control_4Port:u6|command:command1|command_delay~322 at LCCOMB_X35_Y20_N0
T1L70 = !U1_INIT_REQ & (T1L56 # T1_command_delay[4]);


--T1L106 is Sdram_Control_4Port:u6|command:command1|rp_shift~809 at LCCOMB_X35_Y20_N30
T1L106 = T1_rp_shift[3] & (T1_ex_write # T1_ex_read);


--T1L107 is Sdram_Control_4Port:u6|command:command1|rp_shift~810 at LCCOMB_X35_Y20_N6
T1L107 = T1_command_done & (!G1_PM_STOP & T1L106 # !T1_command_delay[0]) # !T1_command_done & (!G1_PM_STOP & T1L106);


--T1_command_delay[5] is Sdram_Control_4Port:u6|command:command1|command_delay[5] at LCFF_X34_Y19_N29
T1_command_delay[5] = DFFEAS(T1L72, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--T1L71 is Sdram_Control_4Port:u6|command:command1|command_delay~323 at LCCOMB_X35_Y20_N18
T1L71 = !U1_INIT_REQ & (T1L56 # T1_command_delay[5]);


--T1_command_delay[6] is Sdram_Control_4Port:u6|command:command1|command_delay[6] at LCFF_X34_Y19_N31
T1_command_delay[6] = DFFEAS(T1L73, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--T1L72 is Sdram_Control_4Port:u6|command:command1|command_delay~324 at LCCOMB_X34_Y19_N28
T1L72 = !U1_INIT_REQ & (T1L56 # T1_command_delay[6]);


--T1_command_delay[7] is Sdram_Control_4Port:u6|command:command1|command_delay[7] at LCFF_X34_Y19_N1
T1_command_delay[7] = DFFEAS(T1L74, GLOBAL(MB1L2),  ,  ,  ,  ,  ,  ,  );


--T1L73 is Sdram_Control_4Port:u6|command:command1|command_delay~325 at LCCOMB_X34_Y19_N30
T1L73 = !U1_INIT_REQ & (T1L56 # T1_command_delay[7]);


--T1L74 is Sdram_Control_4Port:u6|command:command1|command_delay~326 at LCCOMB_X34_Y19_N0
T1L74 = !U1_INIT_REQ & (T1_do_reada # !T1L54 # !T1L109);


--NB1L47 is I2C_CCD_Config:u7|I2C_Controller:u0|SD[15]~8 at LCCOMB_X47_Y14_N16
NB1L47 = NB1L66Q & !NB1L51Q & NB1L48 & KEY[1];


--NB2L46 is I2C_CCD_Config:v7|I2C_Controller:u0|SD[15]~8 at LCCOMB_X49_Y11_N10
NB2L46 = !NB2L50Q & NB2L65Q & NB2L47 & KEY[1];


--H1L11 is I2C_CCD_Config:u7|LUT_DATA[7]~1523 at LCCOMB_X48_Y13_N0
H1L11 = !H1_LUT_INDEX[5] & H1L10 & (!H1L113 # !H1_LUT_INDEX[0]);


--H2L11 is I2C_CCD_Config:v7|LUT_DATA[7]~1523 at LCCOMB_X48_Y12_N0
H2L11 = H2L10 & !H2_LUT_INDEX[5] & (!H2L58 # !H2_LUT_INDEX[0]);


--NB1L11 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK3~216 at LCCOMB_X48_Y15_N30
NB1L11 = NB1L10 & !NB1L63Q & (CCD1_SDAT) # !NB1L10 & (NB1_ACK3);


--NB2L11 is I2C_CCD_Config:v7|I2C_Controller:u0|ACK3~216 at LCCOMB_X48_Y10_N14
NB2L11 = NB2L10 & !NB2L62Q & (CCD2_SDAT) # !NB2L10 & (NB2_ACK3);


--NB1L5 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK2~237 at LCCOMB_X47_Y15_N20
NB1L5 = !NB1L63Q & !NB1L51Q & !NB1L57Q & CCD1_SDAT;


--NB2L5 is I2C_CCD_Config:v7|I2C_Controller:u0|ACK2~218 at LCCOMB_X49_Y10_N16
NB2L5 = !NB2L50Q & !NB2L62Q & CCD2_SDAT & !NB2L56Q;


--NB2L7 is I2C_CCD_Config:v7|I2C_Controller:u0|ACK2~233 at LCCOMB_X49_Y10_N12
NB2L7 = NB2_ACK2 & (NB2L6 # NB2L5 & NB2L65Q) # !NB2_ACK2 & (NB2L5 & NB2L65Q);


--NB2L8 is I2C_CCD_Config:v7|I2C_Controller:u0|ACK2~234 at LCCOMB_X49_Y10_N10
NB2L8 = NB2L53Q & (NB2L59Q & (NB2L7) # !NB2L59Q & NB2_ACK2) # !NB2L53Q & (NB2_ACK2);


--NB1L7 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK2~252 at LCCOMB_X47_Y15_N28
NB1L7 = NB1L5 & (NB1L66Q # NB1L6 & NB1_ACK2) # !NB1L5 & (NB1L6 & NB1_ACK2);


--NB1L8 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK2~253 at LCCOMB_X47_Y15_N26
NB1L8 = NB1L60Q & (NB1L54Q & (NB1L7) # !NB1L54Q & NB1_ACK2) # !NB1L60Q & (NB1_ACK2);


--A1L8 is CCD1_MCLK~2 at LCCOMB_X35_Y17_N26
A1L8 = !CCD1_MCLK;


--Z4L62 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0]~19 at LCCOMB_X20_Y19_N24
Z4L62 = !GB4_counter_ffa[0];


--Z3L49 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0]~19 at LCCOMB_X29_Y20_N4
Z3L49 = !GB3_counter_ffa[0];


--Z1L49 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0]~19 at LCCOMB_X27_Y18_N30
Z1L49 = !GB1_counter_ffa[0];


--Z2L51 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0]~19 at LCCOMB_X51_Y20_N18
Z2L51 = !GB2_counter_ffa[0];


--~GND is ~GND at LCCOMB_X31_Y19_N30
~GND = GND;


--CLOCK_27 is CLOCK_27 at PIN_D13
--operation mode is input

CLOCK_27 = INPUT();


--EXT_CLOCK is EXT_CLOCK at PIN_P26
--operation mode is input

EXT_CLOCK = INPUT();


--UART_RXD is UART_RXD at PIN_C25
--operation mode is input

UART_RXD = INPUT();


--IRDA_RXD is IRDA_RXD at PIN_AE25
--operation mode is input

IRDA_RXD = INPUT();


--OTG_INT0 is OTG_INT0 at PIN_B3
--operation mode is input

OTG_INT0 = INPUT();


--OTG_INT1 is OTG_INT1 at PIN_C3
--operation mode is input

OTG_INT1 = INPUT();


--OTG_DREQ0 is OTG_DREQ0 at PIN_F6
--operation mode is input

OTG_DREQ0 = INPUT();


--OTG_DREQ1 is OTG_DREQ1 at PIN_E5
--operation mode is input

OTG_DREQ1 = INPUT();


--TDI is TDI at PIN_B14
--operation mode is input

TDI = INPUT();


--TCK is TCK at PIN_D14
--operation mode is input

TCK = INPUT();


--TCS is TCS at PIN_A14
--operation mode is input

TCS = INPUT();


--PS2_DAT is PS2_DAT at PIN_C24
--operation mode is input

PS2_DAT = INPUT();


--PS2_CLK is PS2_CLK at PIN_D26
--operation mode is input

PS2_CLK = INPUT();


--ENET_INT is ENET_INT at PIN_B21
--operation mode is input

ENET_INT = INPUT();


--AUD_ADCDAT is AUD_ADCDAT at PIN_B5
--operation mode is input

AUD_ADCDAT = INPUT();


--TD_DATA[0] is TD_DATA[0] at PIN_J9
--operation mode is input

TD_DATA[0] = INPUT();


--TD_DATA[1] is TD_DATA[1] at PIN_E8
--operation mode is input

TD_DATA[1] = INPUT();


--TD_DATA[2] is TD_DATA[2] at PIN_H8
--operation mode is input

TD_DATA[2] = INPUT();


--TD_DATA[3] is TD_DATA[3] at PIN_H10
--operation mode is input

TD_DATA[3] = INPUT();


--TD_DATA[4] is TD_DATA[4] at PIN_G9
--operation mode is input

TD_DATA[4] = INPUT();


--TD_DATA[5] is TD_DATA[5] at PIN_F9
--operation mode is input

TD_DATA[5] = INPUT();


--TD_DATA[6] is TD_DATA[6] at PIN_D7
--operation mode is input

TD_DATA[6] = INPUT();


--TD_DATA[7] is TD_DATA[7] at PIN_C7
--operation mode is input

TD_DATA[7] = INPUT();


--TD_HS is TD_HS at PIN_D5
--operation mode is input

TD_HS = INPUT();


--TD_VS is TD_VS at PIN_K9
--operation mode is input

TD_VS = INPUT();


--SW[0] is SW[0] at PIN_N25
--operation mode is input

SW[0] = INPUT();


--SW[1] is SW[1] at PIN_N26
--operation mode is input

SW[1] = INPUT();


--SW[2] is SW[2] at PIN_P25
--operation mode is input

SW[2] = INPUT();


--SW[3] is SW[3] at PIN_AE14
--operation mode is input

SW[3] = INPUT();


--SW[4] is SW[4] at PIN_AF14
--operation mode is input

SW[4] = INPUT();


--SW[5] is SW[5] at PIN_AD13
--operation mode is input

SW[5] = INPUT();


--SW[6] is SW[6] at PIN_AC13
--operation mode is input

SW[6] = INPUT();


--SW[7] is SW[7] at PIN_C13
--operation mode is input

SW[7] = INPUT();


--SW[8] is SW[8] at PIN_B13
--operation mode is input

SW[8] = INPUT();


--SW[9] is SW[9] at PIN_A13
--operation mode is input

SW[9] = INPUT();


--SW[10] is SW[10] at PIN_N1
--operation mode is input

SW[10] = INPUT();


--SW[11] is SW[11] at PIN_P1
--operation mode is input

SW[11] = INPUT();


--SW[12] is SW[12] at PIN_P2
--operation mode is input

SW[12] = INPUT();


--SW[13] is SW[13] at PIN_T7
--operation mode is input

SW[13] = INPUT();


--SW[14] is SW[14] at PIN_U3
--operation mode is input

SW[14] = INPUT();


--SW[15] is SW[15] at PIN_U4
--operation mode is input

SW[15] = INPUT();


--SW[16] is SW[16] at PIN_V1
--operation mode is input

SW[16] = INPUT();


--SW[17] is SW[17] at PIN_V2
--operation mode is input

SW[17] = INPUT();


--CLOCK_50 is CLOCK_50 at PIN_N2
--operation mode is input

CLOCK_50 = INPUT();


--KEY[0] is KEY[0] at PIN_G26
--operation mode is input

KEY[0] = INPUT();


--KEY[2] is KEY[2] at PIN_P23
--operation mode is input

KEY[2] = INPUT();


--KEY[3] is KEY[3] at PIN_W26
--operation mode is input

KEY[3] = INPUT();


--KEY[1] is KEY[1] at PIN_N23
--operation mode is input

KEY[1] = INPUT();


--HEX0[0] is HEX0[0] at PIN_AF10
--operation mode is output

HEX0[0] = OUTPUT(S1L1);


--HEX0[1] is HEX0[1] at PIN_AB12
--operation mode is output

HEX0[1] = OUTPUT(S1L2);


--HEX0[2] is HEX0[2] at PIN_AC12
--operation mode is output

HEX0[2] = OUTPUT(S1L3);


--HEX0[3] is HEX0[3] at PIN_AD11
--operation mode is output

HEX0[3] = OUTPUT(S1L4);


--HEX0[4] is HEX0[4] at PIN_AE11
--operation mode is output

HEX0[4] = OUTPUT(S1L5);


--HEX0[5] is HEX0[5] at PIN_V14
--operation mode is output

HEX0[5] = OUTPUT(S1L6);


--HEX0[6] is HEX0[6] at PIN_V13
--operation mode is output

HEX0[6] = OUTPUT(!S1L7);


--HEX1[0] is HEX1[0] at PIN_V20
--operation mode is output

HEX1[0] = OUTPUT(S2L1);


--HEX1[1] is HEX1[1] at PIN_V21
--operation mode is output

HEX1[1] = OUTPUT(S2L2);


--HEX1[2] is HEX1[2] at PIN_W21
--operation mode is output

HEX1[2] = OUTPUT(S2L3);


--HEX1[3] is HEX1[3] at PIN_Y22
--operation mode is output

HEX1[3] = OUTPUT(S2L4);


--HEX1[4] is HEX1[4] at PIN_AA24
--operation mode is output

HEX1[4] = OUTPUT(S2L5);


--HEX1[5] is HEX1[5] at PIN_AA23
--operation mode is output

HEX1[5] = OUTPUT(S2L6);


--HEX1[6] is HEX1[6] at PIN_AB24
--operation mode is output

HEX1[6] = OUTPUT(!S2L7);


--HEX2[0] is HEX2[0] at PIN_AB23
--operation mode is output

HEX2[0] = OUTPUT(S3L1);


--HEX2[1] is HEX2[1] at PIN_V22
--operation mode is output

HEX2[1] = OUTPUT(S3L2);


--HEX2[2] is HEX2[2] at PIN_AC25
--operation mode is output

HEX2[2] = OUTPUT(S3L3);


--HEX2[3] is HEX2[3] at PIN_AC26
--operation mode is output

HEX2[3] = OUTPUT(S3L4);


--HEX2[4] is HEX2[4] at PIN_AB26
--operation mode is output

HEX2[4] = OUTPUT(S3L5);


--HEX2[5] is HEX2[5] at PIN_AB25
--operation mode is output

HEX2[5] = OUTPUT(S3L6);


--HEX2[6] is HEX2[6] at PIN_Y24
--operation mode is output

HEX2[6] = OUTPUT(!S3L7);


--HEX3[0] is HEX3[0] at PIN_Y23
--operation mode is output

HEX3[0] = OUTPUT(S4L1);


--HEX3[1] is HEX3[1] at PIN_AA25
--operation mode is output

HEX3[1] = OUTPUT(S4L2);


--HEX3[2] is HEX3[2] at PIN_AA26
--operation mode is output

HEX3[2] = OUTPUT(S4L3);


--HEX3[3] is HEX3[3] at PIN_Y26
--operation mode is output

HEX3[3] = OUTPUT(S4L4);


--HEX3[4] is HEX3[4] at PIN_Y25
--operation mode is output

HEX3[4] = OUTPUT(S4L5);


--HEX3[5] is HEX3[5] at PIN_U22
--operation mode is output

HEX3[5] = OUTPUT(S4L6);


--HEX3[6] is HEX3[6] at PIN_W24
--operation mode is output

HEX3[6] = OUTPUT(!S4L7);


--HEX4[0] is HEX4[0] at PIN_U9
--operation mode is output

HEX4[0] = OUTPUT(S5L1);


--HEX4[1] is HEX4[1] at PIN_U1
--operation mode is output

HEX4[1] = OUTPUT(S5L2);


--HEX4[2] is HEX4[2] at PIN_U2
--operation mode is output

HEX4[2] = OUTPUT(S5L3);


--HEX4[3] is HEX4[3] at PIN_T4
--operation mode is output

HEX4[3] = OUTPUT(S5L4);


--HEX4[4] is HEX4[4] at PIN_R7
--operation mode is output

HEX4[4] = OUTPUT(S5L5);


--HEX4[5] is HEX4[5] at PIN_R6
--operation mode is output

HEX4[5] = OUTPUT(S5L6);


--HEX4[6] is HEX4[6] at PIN_T3
--operation mode is output

HEX4[6] = OUTPUT(!S5L7);


--HEX5[0] is HEX5[0] at PIN_T2
--operation mode is output

HEX5[0] = OUTPUT(S6L1);


--HEX5[1] is HEX5[1] at PIN_P6
--operation mode is output

HEX5[1] = OUTPUT(S6L2);


--HEX5[2] is HEX5[2] at PIN_P7
--operation mode is output

HEX5[2] = OUTPUT(S6L3);


--HEX5[3] is HEX5[3] at PIN_T9
--operation mode is output

HEX5[3] = OUTPUT(S6L4);


--HEX5[4] is HEX5[4] at PIN_R5
--operation mode is output

HEX5[4] = OUTPUT(S6L5);


--HEX5[5] is HEX5[5] at PIN_R4
--operation mode is output

HEX5[5] = OUTPUT(S6L6);


--HEX5[6] is HEX5[6] at PIN_R3
--operation mode is output

HEX5[6] = OUTPUT(!S6L7);


--HEX6[0] is HEX6[0] at PIN_R2
--operation mode is output

HEX6[0] = OUTPUT(S7L1);


--HEX6[1] is HEX6[1] at PIN_P4
--operation mode is output

HEX6[1] = OUTPUT(S7L2);


--HEX6[2] is HEX6[2] at PIN_P3
--operation mode is output

HEX6[2] = OUTPUT(S7L3);


--HEX6[3] is HEX6[3] at PIN_M2
--operation mode is output

HEX6[3] = OUTPUT(S7L4);


--HEX6[4] is HEX6[4] at PIN_M3
--operation mode is output

HEX6[4] = OUTPUT(S7L5);


--HEX6[5] is HEX6[5] at PIN_M5
--operation mode is output

HEX6[5] = OUTPUT(S7L6);


--HEX6[6] is HEX6[6] at PIN_M4
--operation mode is output

HEX6[6] = OUTPUT(!S7L7);


--HEX7[0] is HEX7[0] at PIN_L3
--operation mode is output

HEX7[0] = OUTPUT(S8L1);


--HEX7[1] is HEX7[1] at PIN_L2
--operation mode is output

HEX7[1] = OUTPUT(S8L2);


--HEX7[2] is HEX7[2] at PIN_L9
--operation mode is output

HEX7[2] = OUTPUT(S8L3);


--HEX7[3] is HEX7[3] at PIN_L6
--operation mode is output

HEX7[3] = OUTPUT(S8L4);


--HEX7[4] is HEX7[4] at PIN_L7
--operation mode is output

HEX7[4] = OUTPUT(S8L5);


--HEX7[5] is HEX7[5] at PIN_P9
--operation mode is output

HEX7[5] = OUTPUT(S8L6);


--HEX7[6] is HEX7[6] at PIN_N9
--operation mode is output

HEX7[6] = OUTPUT(!S8L7);


--LEDG[0] is LEDG[0] at PIN_AE22
--operation mode is output

LEDG[0] = OUTPUT(D1_Y_Cont[0]);


--LEDG[1] is LEDG[1] at PIN_AF22
--operation mode is output

LEDG[1] = OUTPUT(D1_Y_Cont[1]);


--LEDG[2] is LEDG[2] at PIN_W19
--operation mode is output

LEDG[2] = OUTPUT(D1_Y_Cont[2]);


--LEDG[3] is LEDG[3] at PIN_V18
--operation mode is output

LEDG[3] = OUTPUT(D1_Y_Cont[3]);


--LEDG[4] is LEDG[4] at PIN_U18
--operation mode is output

LEDG[4] = OUTPUT(D1_Y_Cont[4]);


--LEDG[5] is LEDG[5] at PIN_U17
--operation mode is output

LEDG[5] = OUTPUT(D1_Y_Cont[5]);


--LEDG[6] is LEDG[6] at PIN_AA20
--operation mode is output

LEDG[6] = OUTPUT(D1_Y_Cont[6]);


--LEDG[7] is LEDG[7] at PIN_Y18
--operation mode is output

LEDG[7] = OUTPUT(D1_Y_Cont[7]);


--LEDG[8] is LEDG[8] at PIN_Y12
--operation mode is output

LEDG[8] = OUTPUT(D1_Y_Cont[8]);


--LEDR[0] is LEDR[0] at PIN_AE23
--operation mode is output

LEDR[0] = OUTPUT(SW[0]);


--LEDR[1] is LEDR[1] at PIN_AF23
--operation mode is output

LEDR[1] = OUTPUT(SW[1]);


--LEDR[2] is LEDR[2] at PIN_AB21
--operation mode is output

LEDR[2] = OUTPUT(SW[2]);


--LEDR[3] is LEDR[3] at PIN_AC22
--operation mode is output

LEDR[3] = OUTPUT(SW[3]);


--LEDR[4] is LEDR[4] at PIN_AD22
--operation mode is output

LEDR[4] = OUTPUT(SW[4]);


--LEDR[5] is LEDR[5] at PIN_AD23
--operation mode is output

LEDR[5] = OUTPUT(SW[5]);


--LEDR[6] is LEDR[6] at PIN_AD21
--operation mode is output

LEDR[6] = OUTPUT(SW[6]);


--LEDR[7] is LEDR[7] at PIN_AC21
--operation mode is output

LEDR[7] = OUTPUT(SW[7]);


--LEDR[8] is LEDR[8] at PIN_AA14
--operation mode is output

LEDR[8] = OUTPUT(SW[8]);


--LEDR[9] is LEDR[9] at PIN_Y13
--operation mode is output

LEDR[9] = OUTPUT(SW[9]);


--LEDR[10] is LEDR[10] at PIN_AA13
--operation mode is output

LEDR[10] = OUTPUT(SW[10]);


--LEDR[11] is LEDR[11] at PIN_AC14
--operation mode is output

LEDR[11] = OUTPUT(SW[11]);


--LEDR[12] is LEDR[12] at PIN_AD15
--operation mode is output

LEDR[12] = OUTPUT(SW[12]);


--LEDR[13] is LEDR[13] at PIN_AE15
--operation mode is output

LEDR[13] = OUTPUT(SW[13]);


--LEDR[14] is LEDR[14] at PIN_AF13
--operation mode is output

LEDR[14] = OUTPUT(SW[14]);


--LEDR[15] is LEDR[15] at PIN_AE13
--operation mode is output

LEDR[15] = OUTPUT(SW[15]);


--LEDR[16] is LEDR[16] at PIN_AE12
--operation mode is output

LEDR[16] = OUTPUT(SW[16]);


--LEDR[17] is LEDR[17] at PIN_AD12
--operation mode is output

LEDR[17] = OUTPUT(SW[17]);


--UART_TXD is UART_TXD at PIN_B25
--operation mode is output

UART_TXD = OUTPUT(GND);


--IRDA_TXD is IRDA_TXD at PIN_AE24
--operation mode is output

IRDA_TXD = OUTPUT(GND);


--DRAM_ADDR[0] is DRAM_ADDR[0] at PIN_T6
--operation mode is output

DRAM_ADDR[0] = OUTPUT(G1_SA[0]);


--DRAM_ADDR[1] is DRAM_ADDR[1] at PIN_V4
--operation mode is output

DRAM_ADDR[1] = OUTPUT(G1_SA[1]);


--DRAM_ADDR[2] is DRAM_ADDR[2] at PIN_V3
--operation mode is output

DRAM_ADDR[2] = OUTPUT(G1_SA[2]);


--DRAM_ADDR[3] is DRAM_ADDR[3] at PIN_W2
--operation mode is output

DRAM_ADDR[3] = OUTPUT(G1_SA[3]);


--DRAM_ADDR[4] is DRAM_ADDR[4] at PIN_W1
--operation mode is output

DRAM_ADDR[4] = OUTPUT(G1_SA[4]);


--DRAM_ADDR[5] is DRAM_ADDR[5] at PIN_U6
--operation mode is output

DRAM_ADDR[5] = OUTPUT(G1_SA[5]);


--DRAM_ADDR[6] is DRAM_ADDR[6] at PIN_U7
--operation mode is output

DRAM_ADDR[6] = OUTPUT(G1_SA[6]);


--DRAM_ADDR[7] is DRAM_ADDR[7] at PIN_U5
--operation mode is output

DRAM_ADDR[7] = OUTPUT(G1_SA[7]);


--DRAM_ADDR[8] is DRAM_ADDR[8] at PIN_W4
--operation mode is output

DRAM_ADDR[8] = OUTPUT(G1_SA[8]);


--DRAM_ADDR[9] is DRAM_ADDR[9] at PIN_W3
--operation mode is output

DRAM_ADDR[9] = OUTPUT(G1_SA[9]);


--DRAM_ADDR[10] is DRAM_ADDR[10] at PIN_Y1
--operation mode is output

DRAM_ADDR[10] = OUTPUT(G1_SA[10]);


--DRAM_ADDR[11] is DRAM_ADDR[11] at PIN_V5
--operation mode is output

DRAM_ADDR[11] = OUTPUT(G1_SA[11]);


--DRAM_LDQM is DRAM_LDQM at PIN_AD2
--operation mode is output

DRAM_LDQM = OUTPUT(G1_DQM[1]);


--DRAM_UDQM is DRAM_UDQM at PIN_Y5
--operation mode is output

DRAM_UDQM = OUTPUT(G1_DQM[1]);


--DRAM_WE_N is DRAM_WE_N at PIN_AD3
--operation mode is output

DRAM_WE_N = OUTPUT(G1_WE_N);


--DRAM_CAS_N is DRAM_CAS_N at PIN_AB3
--operation mode is output

DRAM_CAS_N = OUTPUT(G1_CAS_N);


--DRAM_RAS_N is DRAM_RAS_N at PIN_AB4
--operation mode is output

DRAM_RAS_N = OUTPUT(G1_RAS_N);


--DRAM_CS_N is DRAM_CS_N at PIN_AC3
--operation mode is output

DRAM_CS_N = OUTPUT(G1_CS_N[0]);


--DRAM_BA_0 is DRAM_BA_0 at PIN_AE2
--operation mode is output

DRAM_BA_0 = OUTPUT(G1_BA[0]);


--DRAM_BA_1 is DRAM_BA_1 at PIN_AE3
--operation mode is output

DRAM_BA_1 = OUTPUT(G1_BA[1]);


--DRAM_CLK is DRAM_CLK at PIN_AA7
--operation mode is output

DRAM_CLK = OUTPUT(A1L37);


--DRAM_CKE is DRAM_CKE at PIN_AA6
--operation mode is output

DRAM_CKE = OUTPUT(VCC);


--FL_ADDR[0] is FL_ADDR[0] at PIN_AC18
--operation mode is output

FL_ADDR[0] = OUTPUT(GND);


--FL_ADDR[1] is FL_ADDR[1] at PIN_AB18
--operation mode is output

FL_ADDR[1] = OUTPUT(GND);


--FL_ADDR[2] is FL_ADDR[2] at PIN_AE19
--operation mode is output

FL_ADDR[2] = OUTPUT(GND);


--FL_ADDR[3] is FL_ADDR[3] at PIN_AF19
--operation mode is output

FL_ADDR[3] = OUTPUT(GND);


--FL_ADDR[4] is FL_ADDR[4] at PIN_AE18
--operation mode is output

FL_ADDR[4] = OUTPUT(GND);


--FL_ADDR[5] is FL_ADDR[5] at PIN_AF18
--operation mode is output

FL_ADDR[5] = OUTPUT(GND);


--FL_ADDR[6] is FL_ADDR[6] at PIN_Y16
--operation mode is output

FL_ADDR[6] = OUTPUT(GND);


--FL_ADDR[7] is FL_ADDR[7] at PIN_AA16
--operation mode is output

FL_ADDR[7] = OUTPUT(GND);


--FL_ADDR[8] is FL_ADDR[8] at PIN_AD17
--operation mode is output

FL_ADDR[8] = OUTPUT(GND);


--FL_ADDR[9] is FL_ADDR[9] at PIN_AC17
--operation mode is output

FL_ADDR[9] = OUTPUT(GND);


--FL_ADDR[10] is FL_ADDR[10] at PIN_AE17
--operation mode is output

FL_ADDR[10] = OUTPUT(GND);


--FL_ADDR[11] is FL_ADDR[11] at PIN_AF17
--operation mode is output

FL_ADDR[11] = OUTPUT(GND);


--FL_ADDR[12] is FL_ADDR[12] at PIN_W16
--operation mode is output

FL_ADDR[12] = OUTPUT(GND);


--FL_ADDR[13] is FL_ADDR[13] at PIN_W15
--operation mode is output

FL_ADDR[13] = OUTPUT(GND);


--FL_ADDR[14] is FL_ADDR[14] at PIN_AC16
--operation mode is output

FL_ADDR[14] = OUTPUT(GND);


--FL_ADDR[15] is FL_ADDR[15] at PIN_AD16
--operation mode is output

FL_ADDR[15] = OUTPUT(GND);


--FL_ADDR[16] is FL_ADDR[16] at PIN_AE16
--operation mode is output

FL_ADDR[16] = OUTPUT(GND);


--FL_ADDR[17] is FL_ADDR[17] at PIN_AC15
--operation mode is output

FL_ADDR[17] = OUTPUT(GND);


--FL_ADDR[18] is FL_ADDR[18] at PIN_AB15
--operation mode is output

FL_ADDR[18] = OUTPUT(GND);


--FL_ADDR[19] is FL_ADDR[19] at PIN_AA15
--operation mode is output

FL_ADDR[19] = OUTPUT(GND);


--FL_ADDR[20] is FL_ADDR[20] at PIN_Y15
--operation mode is output

FL_ADDR[20] = OUTPUT(GND);


--FL_ADDR[21] is FL_ADDR[21] at PIN_Y14
--operation mode is output

FL_ADDR[21] = OUTPUT(GND);


--FL_WE_N is FL_WE_N at PIN_AA17
--operation mode is output

FL_WE_N = OUTPUT(GND);


--FL_RST_N is FL_RST_N at PIN_AA18
--operation mode is output

FL_RST_N = OUTPUT(GND);


--FL_OE_N is FL_OE_N at PIN_W17
--operation mode is output

FL_OE_N = OUTPUT(GND);


--FL_CE_N is FL_CE_N at PIN_V17
--operation mode is output

FL_CE_N = OUTPUT(GND);


--SRAM_ADDR[0] is SRAM_ADDR[0] at PIN_AE4
--operation mode is output

SRAM_ADDR[0] = OUTPUT(GND);


--SRAM_ADDR[1] is SRAM_ADDR[1] at PIN_AF4
--operation mode is output

SRAM_ADDR[1] = OUTPUT(GND);


--SRAM_ADDR[2] is SRAM_ADDR[2] at PIN_AC5
--operation mode is output

SRAM_ADDR[2] = OUTPUT(GND);


--SRAM_ADDR[3] is SRAM_ADDR[3] at PIN_AC6
--operation mode is output

SRAM_ADDR[3] = OUTPUT(GND);


--SRAM_ADDR[4] is SRAM_ADDR[4] at PIN_AD4
--operation mode is output

SRAM_ADDR[4] = OUTPUT(GND);


--SRAM_ADDR[5] is SRAM_ADDR[5] at PIN_AD5
--operation mode is output

SRAM_ADDR[5] = OUTPUT(GND);


--SRAM_ADDR[6] is SRAM_ADDR[6] at PIN_AE5
--operation mode is output

SRAM_ADDR[6] = OUTPUT(GND);


--SRAM_ADDR[7] is SRAM_ADDR[7] at PIN_AF5
--operation mode is output

SRAM_ADDR[7] = OUTPUT(GND);


--SRAM_ADDR[8] is SRAM_ADDR[8] at PIN_AD6
--operation mode is output

SRAM_ADDR[8] = OUTPUT(GND);


--SRAM_ADDR[9] is SRAM_ADDR[9] at PIN_AD7
--operation mode is output

SRAM_ADDR[9] = OUTPUT(GND);


--SRAM_ADDR[10] is SRAM_ADDR[10] at PIN_V10
--operation mode is output

SRAM_ADDR[10] = OUTPUT(GND);


--SRAM_ADDR[11] is SRAM_ADDR[11] at PIN_V9
--operation mode is output

SRAM_ADDR[11] = OUTPUT(GND);


--SRAM_ADDR[12] is SRAM_ADDR[12] at PIN_AC7
--operation mode is output

SRAM_ADDR[12] = OUTPUT(GND);


--SRAM_ADDR[13] is SRAM_ADDR[13] at PIN_W8
--operation mode is output

SRAM_ADDR[13] = OUTPUT(GND);


--SRAM_ADDR[14] is SRAM_ADDR[14] at PIN_W10
--operation mode is output

SRAM_ADDR[14] = OUTPUT(GND);


--SRAM_ADDR[15] is SRAM_ADDR[15] at PIN_Y10
--operation mode is output

SRAM_ADDR[15] = OUTPUT(GND);


--SRAM_ADDR[16] is SRAM_ADDR[16] at PIN_AB8
--operation mode is output

SRAM_ADDR[16] = OUTPUT(GND);


--SRAM_ADDR[17] is SRAM_ADDR[17] at PIN_AC8
--operation mode is output

SRAM_ADDR[17] = OUTPUT(GND);


--SRAM_UB_N is SRAM_UB_N at PIN_AF9
--operation mode is output

SRAM_UB_N = OUTPUT(GND);


--SRAM_LB_N is SRAM_LB_N at PIN_AE9
--operation mode is output

SRAM_LB_N = OUTPUT(GND);


--SRAM_WE_N is SRAM_WE_N at PIN_AE10
--operation mode is output

SRAM_WE_N = OUTPUT(GND);


--SRAM_CE_N is SRAM_CE_N at PIN_AC11
--operation mode is output

SRAM_CE_N = OUTPUT(GND);


--SRAM_OE_N is SRAM_OE_N at PIN_AD10
--operation mode is output

SRAM_OE_N = OUTPUT(GND);


--OTG_ADDR[0] is OTG_ADDR[0] at PIN_K7
--operation mode is output

OTG_ADDR[0] = OUTPUT(GND);


--OTG_ADDR[1] is OTG_ADDR[1] at PIN_F2
--operation mode is output

OTG_ADDR[1] = OUTPUT(GND);


--OTG_CS_N is OTG_CS_N at PIN_F1
--operation mode is output

OTG_CS_N = OUTPUT(GND);


--OTG_RD_N is OTG_RD_N at PIN_G2
--operation mode is output

OTG_RD_N = OUTPUT(GND);


--OTG_WR_N is OTG_WR_N at PIN_G1
--operation mode is output

OTG_WR_N = OUTPUT(GND);


--OTG_RST_N is OTG_RST_N at PIN_G5
--operation mode is output

OTG_RST_N = OUTPUT(GND);


--OTG_FSPEED is OTG_FSPEED at PIN_F3
--operation mode is output

OTG_FSPEED = OUTPUT(GND);


--OTG_LSPEED is OTG_LSPEED at PIN_G6
--operation mode is output

OTG_LSPEED = OUTPUT(GND);


--OTG_DACK0_N is OTG_DACK0_N at PIN_C2
--operation mode is output

OTG_DACK0_N = OUTPUT(GND);


--OTG_DACK1_N is OTG_DACK1_N at PIN_B2
--operation mode is output

OTG_DACK1_N = OUTPUT(GND);


--LCD_ON is LCD_ON at PIN_L4
--operation mode is output

LCD_ON = OUTPUT(VCC);


--LCD_BLON is LCD_BLON at PIN_K2
--operation mode is output

LCD_BLON = OUTPUT(VCC);


--LCD_RW is LCD_RW at PIN_K4
--operation mode is output

LCD_RW = OUTPUT(GND);


--LCD_EN is LCD_EN at PIN_K3
--operation mode is output

LCD_EN = OUTPUT(GND);


--LCD_RS is LCD_RS at PIN_K1
--operation mode is output

LCD_RS = OUTPUT(GND);


--SD_CLK is SD_CLK at PIN_AD25
--operation mode is output

SD_CLK = OUTPUT(GND);


--TDO is TDO at PIN_F14
--operation mode is output

TDO = OUTPUT(GND);


--I2C_SCLK is I2C_SCLK at PIN_A6
--operation mode is output

I2C_SCLK = OUTPUT(GND);


--VGA_CLK is VGA_CLK at PIN_B8
--operation mode is output

VGA_CLK = OUTPUT(!CCD1_MCLK);


--VGA_HS is VGA_HS at PIN_A7
--operation mode is output

VGA_HS = OUTPUT(B1_oVGA_H_SYNC);


--VGA_VS is VGA_VS at PIN_D8
--operation mode is output

VGA_VS = OUTPUT(B1_oVGA_V_SYNC);


--VGA_BLANK is VGA_BLANK at PIN_D6
--operation mode is output

VGA_BLANK = OUTPUT(B1_oVGA_BLANK);


--VGA_SYNC is VGA_SYNC at PIN_B7
--operation mode is output

VGA_SYNC = OUTPUT(GND);


--VGA_R[0] is VGA_R[0] at PIN_C8
--operation mode is output

VGA_R[0] = OUTPUT(GND);


--VGA_R[1] is VGA_R[1] at PIN_F10
--operation mode is output

VGA_R[1] = OUTPUT(GND);


--VGA_R[2] is VGA_R[2] at PIN_G10
--operation mode is output

VGA_R[2] = OUTPUT(GND);


--VGA_R[3] is VGA_R[3] at PIN_D9
--operation mode is output

VGA_R[3] = OUTPUT(GND);


--VGA_R[4] is VGA_R[4] at PIN_C9
--operation mode is output

VGA_R[4] = OUTPUT(GND);


--VGA_R[5] is VGA_R[5] at PIN_A8
--operation mode is output

VGA_R[5] = OUTPUT(B1L150);


--VGA_R[6] is VGA_R[6] at PIN_H11
--operation mode is output

VGA_R[6] = OUTPUT(B1L151);


--VGA_R[7] is VGA_R[7] at PIN_H12
--operation mode is output

VGA_R[7] = OUTPUT(B1L152);


--VGA_R[8] is VGA_R[8] at PIN_F11
--operation mode is output

VGA_R[8] = OUTPUT(B1L153);


--VGA_R[9] is VGA_R[9] at PIN_E10
--operation mode is output

VGA_R[9] = OUTPUT(B1L154);


--VGA_G[0] is VGA_G[0] at PIN_B9
--operation mode is output

VGA_G[0] = OUTPUT(GND);


--VGA_G[1] is VGA_G[1] at PIN_A9
--operation mode is output

VGA_G[1] = OUTPUT(GND);


--VGA_G[2] is VGA_G[2] at PIN_C10
--operation mode is output

VGA_G[2] = OUTPUT(GND);


--VGA_G[3] is VGA_G[3] at PIN_D10
--operation mode is output

VGA_G[3] = OUTPUT(GND);


--VGA_G[4] is VGA_G[4] at PIN_B10
--operation mode is output

VGA_G[4] = OUTPUT(GND);


--VGA_G[5] is VGA_G[5] at PIN_A10
--operation mode is output

VGA_G[5] = OUTPUT(B1L144);


--VGA_G[6] is VGA_G[6] at PIN_G11
--operation mode is output

VGA_G[6] = OUTPUT(B1L145);


--VGA_G[7] is VGA_G[7] at PIN_D11
--operation mode is output

VGA_G[7] = OUTPUT(B1L146);


--VGA_G[8] is VGA_G[8] at PIN_E12
--operation mode is output

VGA_G[8] = OUTPUT(B1L147);


--VGA_G[9] is VGA_G[9] at PIN_D12
--operation mode is output

VGA_G[9] = OUTPUT(B1L148);


--VGA_B[0] is VGA_B[0] at PIN_J13
--operation mode is output

VGA_B[0] = OUTPUT(GND);


--VGA_B[1] is VGA_B[1] at PIN_J14
--operation mode is output

VGA_B[1] = OUTPUT(GND);


--VGA_B[2] is VGA_B[2] at PIN_F12
--operation mode is output

VGA_B[2] = OUTPUT(GND);


--VGA_B[3] is VGA_B[3] at PIN_G12
--operation mode is output

VGA_B[3] = OUTPUT(GND);


--VGA_B[4] is VGA_B[4] at PIN_J10
--operation mode is output

VGA_B[4] = OUTPUT(GND);


--VGA_B[5] is VGA_B[5] at PIN_J11
--operation mode is output

VGA_B[5] = OUTPUT(B1L139);


--VGA_B[6] is VGA_B[6] at PIN_C11
--operation mode is output

VGA_B[6] = OUTPUT(B1L140);


--VGA_B[7] is VGA_B[7] at PIN_B11
--operation mode is output

VGA_B[7] = OUTPUT(B1L141);


--VGA_B[8] is VGA_B[8] at PIN_C12
--operation mode is output

VGA_B[8] = OUTPUT(B1L142);


--VGA_B[9] is VGA_B[9] at PIN_B12
--operation mode is output

VGA_B[9] = OUTPUT(B1L143);


--ENET_CMD is ENET_CMD at PIN_A21
--operation mode is output

ENET_CMD = OUTPUT(GND);


--ENET_CS_N is ENET_CS_N at PIN_A23
--operation mode is output

ENET_CS_N = OUTPUT(GND);


--ENET_WR_N is ENET_WR_N at PIN_B22
--operation mode is output

ENET_WR_N = OUTPUT(GND);


--ENET_RD_N is ENET_RD_N at PIN_A22
--operation mode is output

ENET_RD_N = OUTPUT(GND);


--ENET_RST_N is ENET_RST_N at PIN_B23
--operation mode is output

ENET_RST_N = OUTPUT(GND);


--ENET_CLK is ENET_CLK at PIN_B24
--operation mode is output

ENET_CLK = OUTPUT(GND);


--AUD_DACDAT is AUD_DACDAT at PIN_A4
--operation mode is output

AUD_DACDAT = OUTPUT(GND);


--AUD_XCK is AUD_XCK at PIN_A5
--operation mode is output

AUD_XCK = OUTPUT(GND);


--TD_RESET is TD_RESET at PIN_C4
--operation mode is output

TD_RESET = OUTPUT(VCC);


--SD_DAT3 is SD_DAT3 at PIN_AC23
--operation mode is bidir

SD_DAT3 = BIDIR(OPNDRN(VCC));


--SD_CMD is SD_CMD at PIN_Y21
--operation mode is bidir

SD_CMD = BIDIR(OPNDRN(VCC));


--GPIO_0[0] is GPIO_0[0] at PIN_D25
--operation mode is bidir

GPIO_0[0] = BIDIR(OPNDRN(VCC));


--GPIO_0[1] is GPIO_0[1] at PIN_J22
--operation mode is bidir

GPIO_0[1] = BIDIR(OPNDRN(VCC));


--GPIO_0[2] is GPIO_0[2] at PIN_E26
--operation mode is bidir

GPIO_0[2] = BIDIR(OPNDRN(VCC));


--GPIO_0[3] is GPIO_0[3] at PIN_E25
--operation mode is bidir

GPIO_0[3] = BIDIR(OPNDRN(VCC));


--GPIO_0[4] is GPIO_0[4] at PIN_F24
--operation mode is bidir

GPIO_0[4] = BIDIR(OPNDRN(VCC));


--GPIO_0[5] is GPIO_0[5] at PIN_F23
--operation mode is bidir

GPIO_0[5] = BIDIR(OPNDRN(VCC));


--GPIO_0[6] is GPIO_0[6] at PIN_J21
--operation mode is bidir

GPIO_0[6] = BIDIR(OPNDRN(VCC));


--GPIO_0[7] is GPIO_0[7] at PIN_J20
--operation mode is bidir

GPIO_0[7] = BIDIR(OPNDRN(VCC));


--GPIO_0[8] is GPIO_0[8] at PIN_F25
--operation mode is bidir

GPIO_0[8] = BIDIR(OPNDRN(VCC));


--GPIO_0[9] is GPIO_0[9] at PIN_F26
--operation mode is bidir

GPIO_0[9] = BIDIR(OPNDRN(VCC));


--GPIO_0[10] is GPIO_0[10] at PIN_N18
--operation mode is bidir

GPIO_0[10] = BIDIR(OPNDRN(VCC));


--GPIO_0[11] is GPIO_0[11] at PIN_P18
--operation mode is bidir

GPIO_0[11] = BIDIR(OPNDRN(VCC));


--GPIO_0[12] is GPIO_0[12] at PIN_G23
--operation mode is bidir

GPIO_0[12] = BIDIR(OPNDRN(VCC));


--GPIO_0[13] is GPIO_0[13] at PIN_G24
--operation mode is bidir

GPIO_0[13] = BIDIR(OPNDRN(VCC));


--GPIO_0[14] is GPIO_0[14] at PIN_K22
--operation mode is bidir

GPIO_0[14] = BIDIR(OPNDRN(VCC));


--GPIO_0[15] is GPIO_0[15] at PIN_G25
--operation mode is bidir

GPIO_0[15] = BIDIR(OPNDRN(VCC));


--GPIO_0[16] is GPIO_0[16] at PIN_H23
--operation mode is bidir

GPIO_0[16] = BIDIR(OPNDRN(VCC));


--GPIO_0[17] is GPIO_0[17] at PIN_H24
--operation mode is bidir

GPIO_0[17] = BIDIR(OPNDRN(VCC));


--GPIO_0[18] is GPIO_0[18] at PIN_J23
--operation mode is bidir

GPIO_0[18] = BIDIR(OPNDRN(VCC));


--GPIO_0[19] is GPIO_0[19] at PIN_J24
--operation mode is bidir

GPIO_0[19] = BIDIR(OPNDRN(VCC));


--GPIO_0[20] is GPIO_0[20] at PIN_H25
--operation mode is bidir

GPIO_0[20] = BIDIR(OPNDRN(VCC));


--GPIO_0[21] is GPIO_0[21] at PIN_H26
--operation mode is bidir

GPIO_0[21] = BIDIR(OPNDRN(VCC));


--GPIO_0[22] is GPIO_0[22] at PIN_H19
--operation mode is bidir

GPIO_0[22] = BIDIR(OPNDRN(VCC));


--GPIO_0[23] is GPIO_0[23] at PIN_K18
--operation mode is bidir

GPIO_0[23] = BIDIR(OPNDRN(VCC));


--GPIO_0[24] is GPIO_0[24] at PIN_K19
--operation mode is bidir

GPIO_0[24] = BIDIR(OPNDRN(VCC));


--GPIO_0[25] is GPIO_0[25] at PIN_K21
--operation mode is bidir

GPIO_0[25] = BIDIR(OPNDRN(VCC));


--GPIO_0[26] is GPIO_0[26] at PIN_K23
--operation mode is bidir

GPIO_0[26] = BIDIR(OPNDRN(VCC));


--GPIO_0[27] is GPIO_0[27] at PIN_K24
--operation mode is bidir

GPIO_0[27] = BIDIR(OPNDRN(VCC));


--GPIO_0[28] is GPIO_0[28] at PIN_L21
--operation mode is bidir

GPIO_0[28] = BIDIR(OPNDRN(VCC));


--GPIO_0[29] is GPIO_0[29] at PIN_L20
--operation mode is bidir

GPIO_0[29] = BIDIR(OPNDRN(VCC));


--GPIO_0[30] is GPIO_0[30] at PIN_J25
--operation mode is bidir

GPIO_0[30] = BIDIR(OPNDRN(VCC));


--GPIO_0[31] is GPIO_0[31] at PIN_J26
--operation mode is bidir

GPIO_0[31] = BIDIR(OPNDRN(VCC));


--GPIO_0[32] is GPIO_0[32] at PIN_L23
--operation mode is bidir

GPIO_0[32] = BIDIR(OPNDRN(VCC));


--GPIO_0[33] is GPIO_0[33] at PIN_L24
--operation mode is bidir

GPIO_0[33] = BIDIR(OPNDRN(VCC));


--GPIO_0[34] is GPIO_0[34] at PIN_L25
--operation mode is bidir

GPIO_0[34] = BIDIR(OPNDRN(VCC));


--GPIO_0[35] is GPIO_0[35] at PIN_L19
--operation mode is bidir

GPIO_0[35] = BIDIR(OPNDRN(VCC));


--GPIO_1[16] is GPIO_1[16] at PIN_T23
--operation mode is bidir

GPIO_1[16] = BIDIR(OPNDRN(VCC));


--GPIO_1[17] is GPIO_1[17] at PIN_T24
--operation mode is bidir

GPIO_1[17] = BIDIR(OPNDRN(VCC));


--GPIO_1[18] is GPIO_1[18] at PIN_T25
--operation mode is bidir

GPIO_1[18] = BIDIR(OPNDRN(VCC));


--GPIO_1[19] is GPIO_1[19] at PIN_T18
--operation mode is bidir

GPIO_1[19] = BIDIR(OPNDRN(VCC));


--A1L41 is DRAM_DQ[0]~15 at PIN_V6
--operation mode is bidir

A1L41 = DRAM_DQ[0];

--DRAM_DQ[0] is DRAM_DQ[0] at PIN_V6
--operation mode is bidir

DRAM_DQ[0]_tri_out = TRI(G1L226, T1_OE);
DRAM_DQ[0] = BIDIR(DRAM_DQ[0]_tri_out);


--A1L43 is DRAM_DQ[1]~14 at PIN_AA2
--operation mode is bidir

A1L43 = DRAM_DQ[1];

--DRAM_DQ[1] is DRAM_DQ[1] at PIN_AA2
--operation mode is bidir

DRAM_DQ[1]_tri_out = TRI(G1L227, T1_OE);
DRAM_DQ[1] = BIDIR(DRAM_DQ[1]_tri_out);


--A1L45 is DRAM_DQ[2]~13 at PIN_AA1
--operation mode is bidir

A1L45 = DRAM_DQ[2];

--DRAM_DQ[2] is DRAM_DQ[2] at PIN_AA1
--operation mode is bidir

DRAM_DQ[2]_tri_out = TRI(G1L228, T1_OE);
DRAM_DQ[2] = BIDIR(DRAM_DQ[2]_tri_out);


--A1L47 is DRAM_DQ[3]~12 at PIN_Y3
--operation mode is bidir

A1L47 = DRAM_DQ[3];

--DRAM_DQ[3] is DRAM_DQ[3] at PIN_Y3
--operation mode is bidir

DRAM_DQ[3]_tri_out = TRI(G1L229, T1_OE);
DRAM_DQ[3] = BIDIR(DRAM_DQ[3]_tri_out);


--A1L49 is DRAM_DQ[4]~11 at PIN_Y4
--operation mode is bidir

A1L49 = DRAM_DQ[4];

--DRAM_DQ[4] is DRAM_DQ[4] at PIN_Y4
--operation mode is bidir

DRAM_DQ[4]_tri_out = TRI(G1L230, T1_OE);
DRAM_DQ[4] = BIDIR(DRAM_DQ[4]_tri_out);


--A1L51 is DRAM_DQ[5]~10 at PIN_R8
--operation mode is bidir

A1L51 = DRAM_DQ[5];

--DRAM_DQ[5] is DRAM_DQ[5] at PIN_R8
--operation mode is bidir

DRAM_DQ[5]_tri_out = TRI(G1L231, T1_OE);
DRAM_DQ[5] = BIDIR(DRAM_DQ[5]_tri_out);


--A1L53 is DRAM_DQ[6]~9 at PIN_T8
--operation mode is bidir

A1L53 = DRAM_DQ[6];

--DRAM_DQ[6] is DRAM_DQ[6] at PIN_T8
--operation mode is bidir

DRAM_DQ[6]_tri_out = TRI(G1L232, T1_OE);
DRAM_DQ[6] = BIDIR(DRAM_DQ[6]_tri_out);


--A1L55 is DRAM_DQ[7]~8 at PIN_V7
--operation mode is bidir

A1L55 = DRAM_DQ[7];

--DRAM_DQ[7] is DRAM_DQ[7] at PIN_V7
--operation mode is bidir

DRAM_DQ[7]_tri_out = TRI(G1L233, T1_OE);
DRAM_DQ[7] = BIDIR(DRAM_DQ[7]_tri_out);


--A1L57 is DRAM_DQ[8]~7 at PIN_W6
--operation mode is bidir

A1L57 = DRAM_DQ[8];

--DRAM_DQ[8] is DRAM_DQ[8] at PIN_W6
--operation mode is bidir

DRAM_DQ[8]_tri_out = TRI(G1L234, T1_OE);
DRAM_DQ[8] = BIDIR(DRAM_DQ[8]_tri_out);


--A1L59 is DRAM_DQ[9]~6 at PIN_AB2
--operation mode is bidir

A1L59 = DRAM_DQ[9];

--DRAM_DQ[9] is DRAM_DQ[9] at PIN_AB2
--operation mode is bidir

DRAM_DQ[9]_tri_out = TRI(G1L235, T1_OE);
DRAM_DQ[9] = BIDIR(DRAM_DQ[9]_tri_out);


--A1L61 is DRAM_DQ[10]~5 at PIN_AB1
--operation mode is bidir

A1L61 = DRAM_DQ[10];

--DRAM_DQ[10] is DRAM_DQ[10] at PIN_AB1
--operation mode is bidir

DRAM_DQ[10]_tri_out = TRI(G1L236, T1_OE);
DRAM_DQ[10] = BIDIR(DRAM_DQ[10]_tri_out);


--A1L63 is DRAM_DQ[11]~4 at PIN_AA4
--operation mode is bidir

A1L63 = DRAM_DQ[11];

--DRAM_DQ[11] is DRAM_DQ[11] at PIN_AA4
--operation mode is bidir

DRAM_DQ[11]_tri_out = TRI(G1L237, T1_OE);
DRAM_DQ[11] = BIDIR(DRAM_DQ[11]_tri_out);


--A1L65 is DRAM_DQ[12]~3 at PIN_AA3
--operation mode is bidir

A1L65 = DRAM_DQ[12];

--DRAM_DQ[12] is DRAM_DQ[12] at PIN_AA3
--operation mode is bidir

DRAM_DQ[12]_tri_out = TRI(G1L238, T1_OE);
DRAM_DQ[12] = BIDIR(DRAM_DQ[12]_tri_out);


--A1L67 is DRAM_DQ[13]~2 at PIN_AC2
--operation mode is bidir

A1L67 = DRAM_DQ[13];

--DRAM_DQ[13] is DRAM_DQ[13] at PIN_AC2
--operation mode is bidir

DRAM_DQ[13]_tri_out = TRI(G1L239, T1_OE);
DRAM_DQ[13] = BIDIR(DRAM_DQ[13]_tri_out);


--A1L69 is DRAM_DQ[14]~1 at PIN_AC1
--operation mode is bidir

A1L69 = DRAM_DQ[14];

--DRAM_DQ[14] is DRAM_DQ[14] at PIN_AC1
--operation mode is bidir

DRAM_DQ[14]_tri_out = TRI(G1L240, T1_OE);
DRAM_DQ[14] = BIDIR(DRAM_DQ[14]_tri_out);


--DRAM_DQ[15] is DRAM_DQ[15] at PIN_AA5
--operation mode is bidir

DRAM_DQ[15]_tri_out = TRI(G1L241, T1_OE);
DRAM_DQ[15] = BIDIR(DRAM_DQ[15]_tri_out);


--FL_DQ[0] is FL_DQ[0] at PIN_AD19
--operation mode is bidir

FL_DQ[0] = BIDIR(OPNDRN(VCC));


--FL_DQ[1] is FL_DQ[1] at PIN_AC19
--operation mode is bidir

FL_DQ[1] = BIDIR(OPNDRN(VCC));


--FL_DQ[2] is FL_DQ[2] at PIN_AF20
--operation mode is bidir

FL_DQ[2] = BIDIR(OPNDRN(VCC));


--FL_DQ[3] is FL_DQ[3] at PIN_AE20
--operation mode is bidir

FL_DQ[3] = BIDIR(OPNDRN(VCC));


--FL_DQ[4] is FL_DQ[4] at PIN_AB20
--operation mode is bidir

FL_DQ[4] = BIDIR(OPNDRN(VCC));


--FL_DQ[5] is FL_DQ[5] at PIN_AC20
--operation mode is bidir

FL_DQ[5] = BIDIR(OPNDRN(VCC));


--FL_DQ[6] is FL_DQ[6] at PIN_AF21
--operation mode is bidir

FL_DQ[6] = BIDIR(OPNDRN(VCC));


--FL_DQ[7] is FL_DQ[7] at PIN_AE21
--operation mode is bidir

FL_DQ[7] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[0] is SRAM_DQ[0] at PIN_AD8
--operation mode is bidir

SRAM_DQ[0] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[1] is SRAM_DQ[1] at PIN_AE6
--operation mode is bidir

SRAM_DQ[1] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[2] is SRAM_DQ[2] at PIN_AF6
--operation mode is bidir

SRAM_DQ[2] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[3] is SRAM_DQ[3] at PIN_AA9
--operation mode is bidir

SRAM_DQ[3] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[4] is SRAM_DQ[4] at PIN_AA10
--operation mode is bidir

SRAM_DQ[4] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[5] is SRAM_DQ[5] at PIN_AB10
--operation mode is bidir

SRAM_DQ[5] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[6] is SRAM_DQ[6] at PIN_AA11
--operation mode is bidir

SRAM_DQ[6] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[7] is SRAM_DQ[7] at PIN_Y11
--operation mode is bidir

SRAM_DQ[7] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[8] is SRAM_DQ[8] at PIN_AE7
--operation mode is bidir

SRAM_DQ[8] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[9] is SRAM_DQ[9] at PIN_AF7
--operation mode is bidir

SRAM_DQ[9] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[10] is SRAM_DQ[10] at PIN_AE8
--operation mode is bidir

SRAM_DQ[10] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[11] is SRAM_DQ[11] at PIN_AF8
--operation mode is bidir

SRAM_DQ[11] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[12] is SRAM_DQ[12] at PIN_W11
--operation mode is bidir

SRAM_DQ[12] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[13] is SRAM_DQ[13] at PIN_W12
--operation mode is bidir

SRAM_DQ[13] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[14] is SRAM_DQ[14] at PIN_AC9
--operation mode is bidir

SRAM_DQ[14] = BIDIR(OPNDRN(VCC));


--SRAM_DQ[15] is SRAM_DQ[15] at PIN_AC10
--operation mode is bidir

SRAM_DQ[15] = BIDIR(OPNDRN(VCC));


--OTG_DATA[0] is OTG_DATA[0] at PIN_F4
--operation mode is bidir

OTG_DATA[0] = BIDIR(OPNDRN(VCC));


--OTG_DATA[1] is OTG_DATA[1] at PIN_D2
--operation mode is bidir

OTG_DATA[1] = BIDIR(OPNDRN(VCC));


--OTG_DATA[2] is OTG_DATA[2] at PIN_D1
--operation mode is bidir

OTG_DATA[2] = BIDIR(OPNDRN(VCC));


--OTG_DATA[3] is OTG_DATA[3] at PIN_F7
--operation mode is bidir

OTG_DATA[3] = BIDIR(OPNDRN(VCC));


--OTG_DATA[4] is OTG_DATA[4] at PIN_J5
--operation mode is bidir

OTG_DATA[4] = BIDIR(OPNDRN(VCC));


--OTG_DATA[5] is OTG_DATA[5] at PIN_J8
--operation mode is bidir

OTG_DATA[5] = BIDIR(OPNDRN(VCC));


--OTG_DATA[6] is OTG_DATA[6] at PIN_J7
--operation mode is bidir

OTG_DATA[6] = BIDIR(OPNDRN(VCC));


--OTG_DATA[7] is OTG_DATA[7] at PIN_H6
--operation mode is bidir

OTG_DATA[7] = BIDIR(OPNDRN(VCC));


--OTG_DATA[8] is OTG_DATA[8] at PIN_E2
--operation mode is bidir

OTG_DATA[8] = BIDIR(OPNDRN(VCC));


--OTG_DATA[9] is OTG_DATA[9] at PIN_E1
--operation mode is bidir

OTG_DATA[9] = BIDIR(OPNDRN(VCC));


--OTG_DATA[10] is OTG_DATA[10] at PIN_K6
--operation mode is bidir

OTG_DATA[10] = BIDIR(OPNDRN(VCC));


--OTG_DATA[11] is OTG_DATA[11] at PIN_K5
--operation mode is bidir

OTG_DATA[11] = BIDIR(OPNDRN(VCC));


--OTG_DATA[12] is OTG_DATA[12] at PIN_G4
--operation mode is bidir

OTG_DATA[12] = BIDIR(OPNDRN(VCC));


--OTG_DATA[13] is OTG_DATA[13] at PIN_G3
--operation mode is bidir

OTG_DATA[13] = BIDIR(OPNDRN(VCC));


--OTG_DATA[14] is OTG_DATA[14] at PIN_J6
--operation mode is bidir

OTG_DATA[14] = BIDIR(OPNDRN(VCC));


--OTG_DATA[15] is OTG_DATA[15] at PIN_K8
--operation mode is bidir

OTG_DATA[15] = BIDIR(OPNDRN(VCC));


--LCD_DATA[0] is LCD_DATA[0] at PIN_J1
--operation mode is bidir

LCD_DATA[0] = BIDIR(OPNDRN(VCC));


--LCD_DATA[1] is LCD_DATA[1] at PIN_J2
--operation mode is bidir

LCD_DATA[1] = BIDIR(OPNDRN(VCC));


--LCD_DATA[2] is LCD_DATA[2] at PIN_H1
--operation mode is bidir

LCD_DATA[2] = BIDIR(OPNDRN(VCC));


--LCD_DATA[3] is LCD_DATA[3] at PIN_H2
--operation mode is bidir

LCD_DATA[3] = BIDIR(OPNDRN(VCC));


--LCD_DATA[4] is LCD_DATA[4] at PIN_J4
--operation mode is bidir

LCD_DATA[4] = BIDIR(OPNDRN(VCC));


--LCD_DATA[5] is LCD_DATA[5] at PIN_J3
--operation mode is bidir

LCD_DATA[5] = BIDIR(OPNDRN(VCC));


--LCD_DATA[6] is LCD_DATA[6] at PIN_H4
--operation mode is bidir

LCD_DATA[6] = BIDIR(OPNDRN(VCC));


--LCD_DATA[7] is LCD_DATA[7] at PIN_H3
--operation mode is bidir

LCD_DATA[7] = BIDIR(OPNDRN(VCC));


--SD_DAT is SD_DAT at PIN_AD24
--operation mode is bidir

SD_DAT = BIDIR(OPNDRN(VCC));


--I2C_SDAT is I2C_SDAT at PIN_B6
--operation mode is bidir

I2C_SDAT = BIDIR(OPNDRN(VCC));


--ENET_DATA[0] is ENET_DATA[0] at PIN_D17
--operation mode is bidir

ENET_DATA[0] = BIDIR(OPNDRN(VCC));


--ENET_DATA[1] is ENET_DATA[1] at PIN_C17
--operation mode is bidir

ENET_DATA[1] = BIDIR(OPNDRN(VCC));


--ENET_DATA[2] is ENET_DATA[2] at PIN_B18
--operation mode is bidir

ENET_DATA[2] = BIDIR(OPNDRN(VCC));


--ENET_DATA[3] is ENET_DATA[3] at PIN_A18
--operation mode is bidir

ENET_DATA[3] = BIDIR(OPNDRN(VCC));


--ENET_DATA[4] is ENET_DATA[4] at PIN_B17
--operation mode is bidir

ENET_DATA[4] = BIDIR(OPNDRN(VCC));


--ENET_DATA[5] is ENET_DATA[5] at PIN_A17
--operation mode is bidir

ENET_DATA[5] = BIDIR(OPNDRN(VCC));


--ENET_DATA[6] is ENET_DATA[6] at PIN_B16
--operation mode is bidir

ENET_DATA[6] = BIDIR(OPNDRN(VCC));


--ENET_DATA[7] is ENET_DATA[7] at PIN_B15
--operation mode is bidir

ENET_DATA[7] = BIDIR(OPNDRN(VCC));


--ENET_DATA[8] is ENET_DATA[8] at PIN_B20
--operation mode is bidir

ENET_DATA[8] = BIDIR(OPNDRN(VCC));


--ENET_DATA[9] is ENET_DATA[9] at PIN_A20
--operation mode is bidir

ENET_DATA[9] = BIDIR(OPNDRN(VCC));


--ENET_DATA[10] is ENET_DATA[10] at PIN_C19
--operation mode is bidir

ENET_DATA[10] = BIDIR(OPNDRN(VCC));


--ENET_DATA[11] is ENET_DATA[11] at PIN_D19
--operation mode is bidir

ENET_DATA[11] = BIDIR(OPNDRN(VCC));


--ENET_DATA[12] is ENET_DATA[12] at PIN_B19
--operation mode is bidir

ENET_DATA[12] = BIDIR(OPNDRN(VCC));


--ENET_DATA[13] is ENET_DATA[13] at PIN_A19
--operation mode is bidir

ENET_DATA[13] = BIDIR(OPNDRN(VCC));


--ENET_DATA[14] is ENET_DATA[14] at PIN_E18
--operation mode is bidir

ENET_DATA[14] = BIDIR(OPNDRN(VCC));


--ENET_DATA[15] is ENET_DATA[15] at PIN_D18
--operation mode is bidir

ENET_DATA[15] = BIDIR(OPNDRN(VCC));


--AUD_ADCLRCK is AUD_ADCLRCK at PIN_C5
--operation mode is bidir

AUD_ADCLRCK = BIDIR(OPNDRN(VCC));


--AUD_DACLRCK is AUD_DACLRCK at PIN_C6
--operation mode is bidir

AUD_DACLRCK = BIDIR(OPNDRN(VCC));


--AUD_BCLK is AUD_BCLK at PIN_B4
--operation mode is bidir

AUD_BCLK = BIDIR(OPNDRN(VCC));


--rCCD1_DATA[0] is rCCD1_DATA[0] at PIN_K25
--operation mode is bidir

rCCD1_DATA[0] = DFFE(GPIO_1[0], GLOBAL(A1L11), , , );

--GPIO_1[0] is GPIO_1[0] at PIN_K25
--operation mode is bidir

GPIO_1[0] = BIDIR(OPNDRN(VCC));


--rCCD1_DATA[1] is rCCD1_DATA[1] at PIN_K26
--operation mode is bidir

rCCD1_DATA[1] = DFFE(GPIO_1[1], GLOBAL(A1L11), , , );

--GPIO_1[1] is GPIO_1[1] at PIN_K26
--operation mode is bidir

GPIO_1[1] = BIDIR(OPNDRN(VCC));


--rCCD1_DATA[4] is rCCD1_DATA[4] at PIN_M22
--operation mode is bidir

rCCD1_DATA[4] = DFFE(GPIO_1[2], GLOBAL(A1L11), , , );

--GPIO_1[2] is GPIO_1[2] at PIN_M22
--operation mode is bidir

GPIO_1[2] = BIDIR(OPNDRN(VCC));


--rCCD1_DATA[3] is rCCD1_DATA[3] at PIN_M23
--operation mode is bidir

rCCD1_DATA[3] = DFFE(GPIO_1[3], GLOBAL(A1L11), , , );

--GPIO_1[3] is GPIO_1[3] at PIN_M23
--operation mode is bidir

GPIO_1[3] = BIDIR(OPNDRN(VCC));


--rCCD1_DATA[5] is rCCD1_DATA[5] at PIN_M19
--operation mode is bidir

rCCD1_DATA[5] = DFFE(GPIO_1[4], GLOBAL(A1L11), , , );

--GPIO_1[4] is GPIO_1[4] at PIN_M19
--operation mode is bidir

GPIO_1[4] = BIDIR(OPNDRN(VCC));


--rCCD1_DATA[2] is rCCD1_DATA[2] at PIN_M20
--operation mode is bidir

rCCD1_DATA[2] = DFFE(GPIO_1[5], GLOBAL(A1L11), , , );

--GPIO_1[5] is GPIO_1[5] at PIN_M20
--operation mode is bidir

GPIO_1[5] = BIDIR(OPNDRN(VCC));


--rCCD1_DATA[6] is rCCD1_DATA[6] at PIN_N20
--operation mode is bidir

rCCD1_DATA[6] = DFFE(GPIO_1[6], GLOBAL(A1L11), , , );

--GPIO_1[6] is GPIO_1[6] at PIN_N20
--operation mode is bidir

GPIO_1[6] = BIDIR(OPNDRN(VCC));


--rCCD1_DATA[7] is rCCD1_DATA[7] at PIN_M21
--operation mode is bidir

rCCD1_DATA[7] = DFFE(GPIO_1[7], GLOBAL(A1L11), , , );

--GPIO_1[7] is GPIO_1[7] at PIN_M21
--operation mode is bidir

GPIO_1[7] = BIDIR(OPNDRN(VCC));


--rCCD1_DATA[8] is rCCD1_DATA[8] at PIN_M24
--operation mode is bidir

rCCD1_DATA[8] = DFFE(GPIO_1[8], GLOBAL(A1L11), , , );

--GPIO_1[8] is GPIO_1[8] at PIN_M24
--operation mode is bidir

GPIO_1[8] = BIDIR(OPNDRN(VCC));


--rCCD1_DATA[9] is rCCD1_DATA[9] at PIN_M25
--operation mode is bidir

rCCD1_DATA[9] = DFFE(GPIO_1[9], GLOBAL(A1L11), , , );

--GPIO_1[9] is GPIO_1[9] at PIN_M25
--operation mode is bidir

GPIO_1[9] = BIDIR(OPNDRN(VCC));


--CCD1_PIXCLK is CCD1_PIXCLK at PIN_N24
--operation mode is bidir

CCD1_PIXCLK = GPIO_1[10];

--GPIO_1[10] is GPIO_1[10] at PIN_N24
--operation mode is bidir

GPIO_1[10] = BIDIR(OPNDRN(VCC));


--GPIO_1[11] is GPIO_1[11] at PIN_P24
--operation mode is bidir

GPIO_1[11]_tri_out = TRI(CCD1_MCLK, VCC);
GPIO_1[11] = BIDIR(GPIO_1[11]_tri_out);


--rCCD1_LVAL is rCCD1_LVAL at PIN_R25
--operation mode is bidir

rCCD1_LVAL = DFFE(GPIO_1[12], GLOBAL(A1L11), , , );

--GPIO_1[12] is GPIO_1[12] at PIN_R25
--operation mode is bidir

GPIO_1[12] = BIDIR(OPNDRN(VCC));


--rCCD1_FVAL is rCCD1_FVAL at PIN_R24
--operation mode is bidir

rCCD1_FVAL = DFFE(GPIO_1[13], GLOBAL(A1L11), , , );

--GPIO_1[13] is GPIO_1[13] at PIN_R24
--operation mode is bidir

GPIO_1[13] = BIDIR(OPNDRN(VCC));


--GPIO_1[14] is GPIO_1[14] at PIN_R20
--operation mode is bidir

GPIO_1[14]_tri_out = TRI(NB1L17, VCC);
GPIO_1[14] = BIDIR(GPIO_1[14]_tri_out);


--CCD1_SDAT is CCD1_SDAT at PIN_T22
--operation mode is bidir

CCD1_SDAT = GPIO_1[15];

--GPIO_1[15] is GPIO_1[15] at PIN_T22
--operation mode is bidir

GPIO_1[15] = BIDIR(OPNDRN(!NB1L25Q));


--rCCD2_DATA[0] is rCCD2_DATA[0] at PIN_T21
--operation mode is bidir

rCCD2_DATA[0] = DFFE(GPIO_1[20], GLOBAL(A1L14), , , );

--GPIO_1[20] is GPIO_1[20] at PIN_T21
--operation mode is bidir

GPIO_1[20] = BIDIR(OPNDRN(VCC));


--rCCD2_DATA[1] is rCCD2_DATA[1] at PIN_T20
--operation mode is bidir

rCCD2_DATA[1] = DFFE(GPIO_1[21], GLOBAL(A1L14), , , );

--GPIO_1[21] is GPIO_1[21] at PIN_T20
--operation mode is bidir

GPIO_1[21] = BIDIR(OPNDRN(VCC));


--rCCD2_DATA[4] is rCCD2_DATA[4] at PIN_U26
--operation mode is bidir

rCCD2_DATA[4] = DFFE(GPIO_1[22], GLOBAL(A1L14), , , );

--GPIO_1[22] is GPIO_1[22] at PIN_U26
--operation mode is bidir

GPIO_1[22] = BIDIR(OPNDRN(VCC));


--rCCD2_DATA[3] is rCCD2_DATA[3] at PIN_U25
--operation mode is bidir

rCCD2_DATA[3] = DFFE(GPIO_1[23], GLOBAL(A1L14), , , );

--GPIO_1[23] is GPIO_1[23] at PIN_U25
--operation mode is bidir

GPIO_1[23] = BIDIR(OPNDRN(VCC));


--rCCD2_DATA[5] is rCCD2_DATA[5] at PIN_U23
--operation mode is bidir

rCCD2_DATA[5] = DFFE(GPIO_1[24], GLOBAL(A1L14), , , );

--GPIO_1[24] is GPIO_1[24] at PIN_U23
--operation mode is bidir

GPIO_1[24] = BIDIR(OPNDRN(VCC));


--rCCD2_DATA[2] is rCCD2_DATA[2] at PIN_U24
--operation mode is bidir

rCCD2_DATA[2] = DFFE(GPIO_1[25], GLOBAL(A1L14), , , );

--GPIO_1[25] is GPIO_1[25] at PIN_U24
--operation mode is bidir

GPIO_1[25] = BIDIR(OPNDRN(VCC));


--rCCD2_DATA[6] is rCCD2_DATA[6] at PIN_R19
--operation mode is bidir

rCCD2_DATA[6] = DFFE(GPIO_1[26], GLOBAL(A1L14), , , );

--GPIO_1[26] is GPIO_1[26] at PIN_R19
--operation mode is bidir

GPIO_1[26] = BIDIR(OPNDRN(VCC));


--rCCD2_DATA[7] is rCCD2_DATA[7] at PIN_T19
--operation mode is bidir

rCCD2_DATA[7] = DFFE(GPIO_1[27], GLOBAL(A1L14), , , );

--GPIO_1[27] is GPIO_1[27] at PIN_T19
--operation mode is bidir

GPIO_1[27] = BIDIR(OPNDRN(VCC));


--rCCD2_DATA[8] is rCCD2_DATA[8] at PIN_U20
--operation mode is bidir

rCCD2_DATA[8] = DFFE(GPIO_1[28], GLOBAL(A1L14), , , );

--GPIO_1[28] is GPIO_1[28] at PIN_U20
--operation mode is bidir

GPIO_1[28] = BIDIR(OPNDRN(VCC));


--rCCD2_DATA[9] is rCCD2_DATA[9] at PIN_U21
--operation mode is bidir

rCCD2_DATA[9] = DFFE(GPIO_1[29], GLOBAL(A1L14), , , );

--GPIO_1[29] is GPIO_1[29] at PIN_U21
--operation mode is bidir

GPIO_1[29] = BIDIR(OPNDRN(VCC));


--CCD2_PIXCLK is CCD2_PIXCLK at PIN_V26
--operation mode is bidir

CCD2_PIXCLK = GPIO_1[30];

--GPIO_1[30] is GPIO_1[30] at PIN_V26
--operation mode is bidir

GPIO_1[30] = BIDIR(OPNDRN(VCC));


--GPIO_1[31] is GPIO_1[31] at PIN_V25
--operation mode is bidir

GPIO_1[31]_tri_out = TRI(CCD1_MCLK, VCC);
GPIO_1[31] = BIDIR(GPIO_1[31]_tri_out);


--rCCD2_LVAL is rCCD2_LVAL at PIN_V24
--operation mode is bidir

rCCD2_LVAL = DFFE(GPIO_1[32], GLOBAL(A1L14), , , );

--GPIO_1[32] is GPIO_1[32] at PIN_V24
--operation mode is bidir

GPIO_1[32] = BIDIR(OPNDRN(VCC));


--rCCD2_FVAL is rCCD2_FVAL at PIN_V23
--operation mode is bidir

rCCD2_FVAL = DFFE(GPIO_1[33], GLOBAL(A1L14), , , );

--GPIO_1[33] is GPIO_1[33] at PIN_V23
--operation mode is bidir

GPIO_1[33] = BIDIR(OPNDRN(VCC));


--GPIO_1[34] is GPIO_1[34] at PIN_W25
--operation mode is bidir

GPIO_1[34]_tri_out = TRI(NB2L17, VCC);
GPIO_1[34] = BIDIR(GPIO_1[34]_tri_out);


--CCD2_SDAT is CCD2_SDAT at PIN_W23
--operation mode is bidir

CCD2_SDAT = GPIO_1[35];

--GPIO_1[35] is GPIO_1[35] at PIN_W23
--operation mode is bidir

GPIO_1[35] = BIDIR(OPNDRN(!NB2L25Q));


--J1L6 is Mirror_Col_2X:u8|Z_Cont[0]~183 at LCCOMB_X27_Y6_N0
J1L6 = !J1_Z_Cont[0];


--J1L10 is Mirror_Col_2X:u8|Z_Cont[1]~184 at LCCOMB_X27_Y7_N0
J1L10 = !J1_Z_Cont[1];


--J1L14 is Mirror_Col_2X:u8|Z_Cont[2]~185 at LCCOMB_X25_Y8_N16
J1L14 = !J1_Z_Cont[2];


--J1L18 is Mirror_Col_2X:u8|Z_Cont[3]~186 at LCCOMB_X27_Y8_N16
J1L18 = !J1_Z_Cont[3];


--J1L22 is Mirror_Col_2X:u8|Z_Cont[4]~187 at LCCOMB_X27_Y9_N0
J1L22 = !J1_Z_Cont[4];


--J1L26 is Mirror_Col_2X:u8|Z_Cont[5]~188 at LCCOMB_X27_Y9_N10
J1L26 = !J1_Z_Cont[5];


--J1L30 is Mirror_Col_2X:u8|Z_Cont[6]~189 at LCCOMB_X27_Y9_N8
J1L30 = !J1_Z_Cont[6];


--K1L6 is Mirror_Col_4X:u9|Z_Cont[0]~181 at LCCOMB_X49_Y22_N16
K1L6 = !K1_Z_Cont[0];


--K1L10 is Mirror_Col_4X:u9|Z_Cont[1]~182 at LCCOMB_X53_Y22_N16
K1L10 = !K1_Z_Cont[1];


--K1L14 is Mirror_Col_4X:u9|Z_Cont[2]~183 at LCCOMB_X50_Y22_N16
K1L14 = !K1_Z_Cont[2];


--K1L18 is Mirror_Col_4X:u9|Z_Cont[3]~184 at LCCOMB_X51_Y21_N0
K1L18 = !K1_Z_Cont[3];


--K1L22 is Mirror_Col_4X:u9|Z_Cont[4]~185 at LCCOMB_X51_Y21_N6
K1L22 = !K1_Z_Cont[4];


--K1L26 is Mirror_Col_4X:u9|Z_Cont[5]~186 at LCCOMB_X51_Y21_N8
K1L26 = !K1_Z_Cont[5];


--T1L19 is Sdram_Control_4Port:u6|command:command1|REF_ACK~56 at LCCOMB_X36_Y20_N30
T1L19 = !T1_REF_ACK;




--A1L305 is KEY[1]~clk_delay_ctrl at CLKDELAYCTRL_G4
A1L305 = CLK_DELAY_CTRL.CLKOUT(.CLK(KEY[1]));


--MB1L2 is Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl at CLKCTRL_G3
MB1L2 = cycloneii_clkctrl(.INCLK[0] = MB1__clk0) WITH (clock_type = "Global Clock");


--A1L14 is CCD2_PIXCLK~clkctrl at CLKCTRL_G7
A1L14 = cycloneii_clkctrl(.INCLK[0] = CCD2_PIXCLK) WITH (clock_type = "Global Clock");


--A1L11 is CCD1_PIXCLK~clkctrl at CLKCTRL_G5
A1L11 = cycloneii_clkctrl(.INCLK[0] = CCD1_PIXCLK) WITH (clock_type = "Global Clock");


--A1L18 is CLOCK_50~clkctrl at CLKCTRL_G2
A1L18 = cycloneii_clkctrl(.INCLK[0] = CLOCK_50) WITH (clock_type = "Global Clock");


--A1L37 is DRAM_CLK~clkctrl_e at CLKCTRL_X0_Y1_N1
A1L37 = cycloneii_clkctrl(.INCLK[0] = MB1__clk1) WITH (clock_type = "External Clock Output");


--A1L9 is CCD1_MCLK~clkctrl at CLKCTRL_G9
A1L9 = cycloneii_clkctrl(.INCLK[0] = CCD1_MCLK) WITH (clock_type = "Global Clock");


--C1L84 is Reset_Delay:u2|oRST_2~clkctrl at CLKCTRL_G10
C1L84 = cycloneii_clkctrl(.INCLK[0] = C1_oRST_2) WITH (clock_type = "Global Clock");


--C1L78 is Reset_Delay:u2|oRST_0~clkctrl at CLKCTRL_G8
C1L78 = cycloneii_clkctrl(.INCLK[0] = C1_oRST_0) WITH (clock_type = "Global Clock");


--Z2L21 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdaclr~clkctrl at CLKCTRL_G15
Z2L21 = cycloneii_clkctrl(.INCLK[0] = Z2_rdaclr) WITH (clock_type = "Global Clock");


--C1L81 is Reset_Delay:u2|oRST_1~clkctrl at CLKCTRL_G11
C1L81 = cycloneii_clkctrl(.INCLK[0] = C1_oRST_1) WITH (clock_type = "Global Clock");


--H2L39 is I2C_CCD_Config:v7|mI2C_CTRL_CLK~clkctrl at CLKCTRL_G6
H2L39 = cycloneii_clkctrl(.INCLK[0] = H2_mI2C_CTRL_CLK) WITH (clock_type = "Global Clock");


--Z4L22 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdaclr~clkctrl at CLKCTRL_G13
Z4L22 = cycloneii_clkctrl(.INCLK[0] = Z4_rdaclr) WITH (clock_type = "Global Clock");


--A1L306 is KEY[1]~clkctrl at CLKCTRL_G4
A1L306 = cycloneii_clkctrl(.INCLK[0] = A1L305) WITH (clock_type = "Global Clock");


--G1L244 is Sdram_Control_4Port:u6|mDATAOUT[0]~feeder at LCCOMB_X12_Y18_N20
G1L244 = A1L41;


--G1L246 is Sdram_Control_4Port:u6|mDATAOUT[1]~feeder at LCCOMB_X12_Y12_N10
G1L246 = A1L43;


--G1L248 is Sdram_Control_4Port:u6|mDATAOUT[2]~feeder at LCCOMB_X10_Y19_N0
G1L248 = A1L45;


--G1L250 is Sdram_Control_4Port:u6|mDATAOUT[3]~feeder at LCCOMB_X12_Y14_N4
G1L250 = A1L47;


--G1L253 is Sdram_Control_4Port:u6|mDATAOUT[5]~feeder at LCCOMB_X11_Y17_N4
G1L253 = A1L51;


--G1L256 is Sdram_Control_4Port:u6|mDATAOUT[7]~feeder at LCCOMB_X12_Y19_N16
G1L256 = A1L55;


--G1L259 is Sdram_Control_4Port:u6|mDATAOUT[9]~feeder at LCCOMB_X11_Y19_N0
G1L259 = A1L59;


--G1L261 is Sdram_Control_4Port:u6|mDATAOUT[10]~feeder at LCCOMB_X12_Y13_N22
G1L261 = A1L61;


--G1L263 is Sdram_Control_4Port:u6|mDATAOUT[11]~feeder at LCCOMB_X12_Y16_N10
G1L263 = A1L63;


--G1L267 is Sdram_Control_4Port:u6|mDATAOUT[14]~feeder at LCCOMB_X11_Y16_N2
G1L267 = A1L69;


--D1L170 is CCD_Capture:u3|mCCD_DATA[0]~feeder at LCCOMB_X62_Y22_N22
D1L170 = rCCD1_DATA[0];


--D1L172 is CCD_Capture:u3|mCCD_DATA[1]~feeder at LCCOMB_X57_Y15_N16
D1L172 = rCCD1_DATA[1];


--D1L177 is CCD_Capture:u3|mCCD_DATA[4]~feeder at LCCOMB_X34_Y13_N22
D1L177 = rCCD1_DATA[4];


--D1L175 is CCD_Capture:u3|mCCD_DATA[3]~feeder at LCCOMB_X62_Y17_N0
D1L175 = rCCD1_DATA[3];


--D1L179 is CCD_Capture:u3|mCCD_DATA[5]~feeder at LCCOMB_X57_Y21_N4
D1L179 = rCCD1_DATA[5];


--D1L182 is CCD_Capture:u3|mCCD_DATA[7]~feeder at LCCOMB_X50_Y13_N16
D1L182 = rCCD1_DATA[7];


--D1L185 is CCD_Capture:u3|mCCD_DATA[9]~feeder at LCCOMB_X59_Y15_N0
D1L185 = rCCD1_DATA[9];


--D2L52 is CCD_Capture:v3|mCCD_DATA[0]~feeder at LCCOMB_X55_Y17_N0
D2L52 = rCCD2_DATA[0];


--D2L59 is CCD_Capture:v3|mCCD_DATA[5]~feeder at LCCOMB_X53_Y20_N16
D2L59 = rCCD2_DATA[5];


--D2L55 is CCD_Capture:v3|mCCD_DATA[2]~feeder at LCCOMB_X60_Y15_N0
D2L55 = rCCD2_DATA[2];


--D2L61 is CCD_Capture:v3|mCCD_DATA[6]~feeder at LCCOMB_X54_Y13_N0
D2L61 = rCCD2_DATA[6];


--D2L64 is CCD_Capture:v3|mCCD_DATA[8]~feeder at LCCOMB_X58_Y20_N30
D2L64 = rCCD2_DATA[8];


--D2L66 is CCD_Capture:v3|mCCD_DATA[9]~feeder at LCCOMB_X44_Y22_N0
D2L66 = rCCD2_DATA[9];


--D2L6 is CCD_Capture:v3|Pre_FVAL~feeder at LCCOMB_X51_Y23_N20
D2L6 = rCCD2_FVAL;


--G1L14 is Sdram_Control_4Port:u6|CS_N[0]~feeder at LCCOMB_X20_Y10_N12
G1L14 = T1_CS_N[0];


--G1L3 is Sdram_Control_4Port:u6|BA[0]~feeder at LCCOMB_X35_Y19_N8
G1L3 = T1_BA[0];


--G1L5 is Sdram_Control_4Port:u6|BA[1]~feeder at LCCOMB_X35_Y19_N4
G1L5 = T1_BA[1];


--LB4L10 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]~feeder at LCCOMB_X25_Y19_N8
LB4L10 = Z4_rdptr_g[6];


--LB4L8 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5]~feeder at LCCOMB_X25_Y19_N18
LB4L8 = Z4_rdptr_g[5];


--Z4L72 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[7]~feeder at LCCOMB_X20_Y19_N6
Z4L72 = GB4_power_modified_counter_values[7];


--Z4L65 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[2]~feeder at LCCOMB_X20_Y19_N22
Z4L65 = GB4_power_modified_counter_values[2];


--Z4L74 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[8]~feeder at LCCOMB_X20_Y19_N10
Z4L74 = GB4_power_modified_counter_values[8];


--Z4L67 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[3]~feeder at LCCOMB_X20_Y19_N18
Z4L67 = GB4_power_modified_counter_values[3];


--Z4L33 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[0]~feeder at LCCOMB_X19_Y19_N22
Z4L33 = BB4_power_modified_counter_values[0];


--Z4L35 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]~feeder at LCCOMB_X19_Y19_N18
Z4L35 = BB4_power_modified_counter_values[1];


--Z4L37 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]~feeder at LCCOMB_X19_Y19_N10
Z4L37 = BB4_power_modified_counter_values[2];


--Z4L39 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3]~feeder at LCCOMB_X19_Y19_N12
Z4L39 = BB4_power_modified_counter_values[3];


--Z4L41 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[4]~feeder at LCCOMB_X19_Y19_N24
Z4L41 = BB4_power_modified_counter_values[4];


--Z4L43 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]~feeder at LCCOMB_X19_Y19_N28
Z4L43 = BB4_power_modified_counter_values[5];


--Z4L46 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[7]~feeder at LCCOMB_X22_Y19_N16
Z4L46 = BB4_power_modified_counter_values[7];


--Z4L6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[2]~feeder at LCCOMB_X20_Y19_N30
Z4L6 = Z4_wrptr_g[2];


--Z4L8 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[3]~feeder at LCCOMB_X20_Y19_N26
Z4L8 = Z4_wrptr_g[3];


--Z4L10 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[4]~feeder at LCCOMB_X18_Y20_N16
Z4L10 = Z4_wrptr_g[4];


--Z4L12 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[5]~feeder at LCCOMB_X17_Y19_N2
Z4L12 = Z4_wrptr_g[5];


--Z4L14 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[6]~feeder at LCCOMB_X16_Y19_N6
Z4L14 = Z4_wrptr_g[6];


--Z4L16 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[7]~feeder at LCCOMB_X17_Y20_N16
Z4L16 = Z4_wrptr_g[7];


--Z4L18 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[8]~feeder at LCCOMB_X19_Y20_N16
Z4L18 = Z4_wrptr_g[8];


--LB3L6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]~feeder at LCCOMB_X27_Y19_N4
LB3L6 = Z3_rdptr_g[3];


--LB3L9 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5]~feeder at LCCOMB_X28_Y20_N18
LB3L9 = Z3_rdptr_g[5];


--Z3L60 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[7]~feeder at LCCOMB_X29_Y20_N6
Z3L60 = GB3_power_modified_counter_values[7];


--Z3L51 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[1]~feeder at LCCOMB_X29_Y20_N14
Z3L51 = GB3_power_modified_counter_values[1];


--Z3L54 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[3]~feeder at LCCOMB_X29_Y20_N2
Z3L54 = GB3_power_modified_counter_values[3];


--Z3L57 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[5]~feeder at LCCOMB_X29_Y20_N18
Z3L57 = GB3_power_modified_counter_values[5];


--Z3L26 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[0]~feeder at LCCOMB_X28_Y20_N14
Z3L26 = BB3_power_modified_counter_values[0];


--Z3L28 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]~feeder at LCCOMB_X28_Y20_N6
Z3L28 = BB3_power_modified_counter_values[1];


--Z3L30 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]~feeder at LCCOMB_X27_Y20_N2
Z3L30 = BB3_power_modified_counter_values[2];


--Z3L33 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[4]~feeder at LCCOMB_X28_Y20_N10
Z3L33 = BB3_power_modified_counter_values[4];


--Z3L35 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]~feeder at LCCOMB_X28_Y20_N2
Z3L35 = BB3_power_modified_counter_values[5];


--Z3L38 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[7]~feeder at LCCOMB_X28_Y20_N8
Z3L38 = BB3_power_modified_counter_values[7];


--Z3L6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[2]~feeder at LCCOMB_X29_Y20_N16
Z3L6 = Z3_wrptr_g[2];


--Z3L8 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[3]~feeder at LCCOMB_X29_Y20_N8
Z3L8 = Z3_wrptr_g[3];


--Z3L10 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[4]~feeder at LCCOMB_X25_Y21_N30
Z3L10 = Z3_wrptr_g[4];


--Z3L12 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[5]~feeder at LCCOMB_X25_Y20_N16
Z3L12 = Z3_wrptr_g[5];


--Z3L14 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[6]~feeder at LCCOMB_X25_Y18_N4
Z3L14 = Z3_wrptr_g[6];


--Z3L17 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[8]~feeder at LCCOMB_X29_Y21_N26
Z3L17 = Z3_wrptr_g[8];


--D1L191 is CCD_Capture:u3|mSTART~feeder at LCCOMB_X36_Y14_N26
D1L191 = KEY[2];


--D2L71 is CCD_Capture:v3|mSTART~feeder at LCCOMB_X45_Y15_N10
D2L71 = KEY[2];


--KB4L5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[2]~feeder at LCCOMB_X19_Y19_N2
KB4L5 = Z4_delayed_wrptr_g[2];


--KB4L11 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6]~feeder at LCCOMB_X16_Y19_N2
KB4L11 = Z4_delayed_wrptr_g[6];


--KB4L9 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[5]~feeder at LCCOMB_X17_Y19_N14
KB4L9 = Z4_delayed_wrptr_g[5];


--KB3L6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[2]~feeder at LCCOMB_X27_Y19_N18
KB3L6 = Z3_delayed_wrptr_g[2];


--KB3L4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[1]~feeder at LCCOMB_X27_Y19_N2
KB3L4 = Z3_delayed_wrptr_g[1];


--U1L36 is Sdram_Control_4Port:u6|control_interface:control1|SADDR[8]~feeder at LCCOMB_X32_Y18_N22
U1L36 = G1_mADDR[8];


--U1L40 is Sdram_Control_4Port:u6|control_interface:control1|SADDR[11]~feeder at LCCOMB_X32_Y18_N16
U1L40 = G1_mADDR[11];


--U1L42 is Sdram_Control_4Port:u6|control_interface:control1|SADDR[12]~feeder at LCCOMB_X33_Y18_N18
U1L42 = G1_mADDR[12];


--U1L44 is Sdram_Control_4Port:u6|control_interface:control1|SADDR[13]~feeder at LCCOMB_X33_Y18_N26
U1L44 = G1_mADDR[13];


--U1L46 is Sdram_Control_4Port:u6|control_interface:control1|SADDR[14]~feeder at LCCOMB_X31_Y18_N22
U1L46 = G1_mADDR[14];


--U1L48 is Sdram_Control_4Port:u6|control_interface:control1|SADDR[15]~feeder at LCCOMB_X31_Y18_N28
U1L48 = G1_mADDR[15];


--U1L50 is Sdram_Control_4Port:u6|control_interface:control1|SADDR[16]~feeder at LCCOMB_X31_Y18_N14
U1L50 = G1_mADDR[16];


--U1L52 is Sdram_Control_4Port:u6|control_interface:control1|SADDR[17]~feeder at LCCOMB_X32_Y16_N0
U1L52 = G1_mADDR[17];


--U1L54 is Sdram_Control_4Port:u6|control_interface:control1|SADDR[18]~feeder at LCCOMB_X33_Y20_N22
U1L54 = G1_mADDR[18];


--U1L56 is Sdram_Control_4Port:u6|control_interface:control1|SADDR[19]~feeder at LCCOMB_X33_Y20_N0
U1L56 = G1_mADDR[19];


--U1L62 is Sdram_Control_4Port:u6|control_interface:control1|SADDR[22]~feeder at LCCOMB_X34_Y19_N6
U1L62 = G1_mADDR[22];


--U1L58 is Sdram_Control_4Port:u6|control_interface:control1|SADDR[20]~feeder at LCCOMB_X35_Y19_N12
U1L58 = G1_mADDR[20];


--U1L60 is Sdram_Control_4Port:u6|control_interface:control1|SADDR[21]~feeder at LCCOMB_X35_Y19_N10
U1L60 = G1_mADDR[21];


--LB1L10 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5]~feeder at LCCOMB_X27_Y16_N6
LB1L10 = Z1_rdptr_g[5];


--LB1L7 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]~feeder at LCCOMB_X27_Y16_N8
LB1L7 = Z1_rdptr_g[3];


--LB1L5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]~feeder at LCCOMB_X27_Y16_N18
LB1L5 = Z1_rdptr_g[2];


--EB5L11 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[8]~feeder at LCCOMB_X47_Y21_N18
EB5L11 = Z2_rdptr_g[8];


--LB2L9 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]~feeder at LCCOMB_X49_Y21_N16
LB2L9 = Z2_rdptr_g[6];


--Z1L59 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[7]~feeder at LCCOMB_X25_Y16_N10
Z1L59 = GB1_power_modified_counter_values[7];


--Z1L57 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[6]~feeder at LCCOMB_X25_Y16_N4
Z1L57 = GB1_power_modified_counter_values[6];


--Z1L61 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[8]~feeder at LCCOMB_X25_Y16_N2
Z1L61 = GB1_power_modified_counter_values[8];


--Z1L54 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[4]~feeder at LCCOMB_X25_Y16_N0
Z1L54 = GB1_power_modified_counter_values[4];


--Z1L30 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]~feeder at LCCOMB_X28_Y19_N26
Z1L30 = BB1_power_modified_counter_values[2];


--Z1L34 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]~feeder at LCCOMB_X28_Y17_N24
Z1L34 = BB1_power_modified_counter_values[5];


--Z1L36 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[6]~feeder at LCCOMB_X28_Y17_N6
Z1L36 = BB1_power_modified_counter_values[6];


--Z1L39 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]~feeder at LCCOMB_X28_Y17_N18
Z1L39 = BB1_power_modified_counter_values[8];


--Z1L4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[0]~feeder at LCCOMB_X27_Y18_N28
Z1L4 = Z1_wrptr_g[0];


--Z1L6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[1]~feeder at LCCOMB_X28_Y18_N6
Z1L6 = Z1_wrptr_g[1];


--Z1L9 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[3]~feeder at LCCOMB_X23_Y17_N0
Z1L9 = Z1_wrptr_g[3];


--Z1L11 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[4]~feeder at LCCOMB_X24_Y17_N0
Z1L11 = Z1_wrptr_g[4];


--Z1L13 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[5]~feeder at LCCOMB_X28_Y15_N0
Z1L13 = Z1_wrptr_g[5];


--Z1L15 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[6]~feeder at LCCOMB_X25_Y15_N8
Z1L15 = Z1_wrptr_g[6];


--Z1L17 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[7]~feeder at LCCOMB_X28_Y16_N8
Z1L17 = Z1_wrptr_g[7];


--Z1L19 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[8]~feeder at LCCOMB_X24_Y16_N0
Z1L19 = Z1_wrptr_g[8];


--Z2L64 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[7]~feeder at LCCOMB_X51_Y20_N14
Z2L64 = GB2_power_modified_counter_values[7];


--Z2L55 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[2]~feeder at LCCOMB_X51_Y20_N6
Z2L55 = GB2_power_modified_counter_values[2];


--Z2L53 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[1]~feeder at LCCOMB_X51_Y20_N30
Z2L53 = GB2_power_modified_counter_values[1];


--Z2L62 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[6]~feeder at LCCOMB_X51_Y20_N24
Z2L62 = GB2_power_modified_counter_values[6];


--Z2L58 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[4]~feeder at LCCOMB_X51_Y20_N10
Z2L58 = GB2_power_modified_counter_values[4];


--Z2L60 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[5]~feeder at LCCOMB_X51_Y20_N12
Z2L60 = GB2_power_modified_counter_values[5];


--Z2L31 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[0]~feeder at LCCOMB_X48_Y19_N6
Z2L31 = BB2_power_modified_counter_values[0];


--Z2L33 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]~feeder at LCCOMB_X47_Y19_N6
Z2L33 = BB2_power_modified_counter_values[1];


--Z2L38 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]~feeder at LCCOMB_X49_Y19_N14
Z2L38 = BB2_power_modified_counter_values[5];


--Z2L4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[0]~feeder at LCCOMB_X51_Y20_N8
Z2L4 = Z2_wrptr_g[0];


--Z2L7 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[2]~feeder at LCCOMB_X51_Y20_N4
Z2L7 = Z2_wrptr_g[2];


--Z2L9 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[3]~feeder at LCCOMB_X51_Y20_N22
Z2L9 = Z2_wrptr_g[3];


--Z2L11 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[4]~feeder at LCCOMB_X51_Y20_N0
Z2L11 = Z2_wrptr_g[4];


--Z2L13 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[5]~feeder at LCCOMB_X51_Y20_N26
Z2L13 = Z2_wrptr_g[5];


--Z2L16 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[7]~feeder at LCCOMB_X49_Y20_N16
Z2L16 = Z2_wrptr_g[7];


--KB1L14 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6]~feeder at LCCOMB_X28_Y17_N20
KB1L14 = Z1_delayed_wrptr_g[6];


--KB1L12 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[5]~feeder at LCCOMB_X28_Y17_N2
KB1L12 = Z1_delayed_wrptr_g[5];


--KB1L10 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[4]~feeder at LCCOMB_X24_Y17_N12
KB1L10 = Z1_delayed_wrptr_g[4];


--KB1L8 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[3]~feeder at LCCOMB_X23_Y17_N12
KB1L8 = Z1_delayed_wrptr_g[3];


--KB1L5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[1]~feeder at LCCOMB_X28_Y18_N22
KB1L5 = Z1_delayed_wrptr_g[1];


--KB1L3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[0]~feeder at LCCOMB_X28_Y19_N2
KB1L3 = Z1_delayed_wrptr_g[0];


--KB2L15 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[8]~feeder at LCCOMB_X49_Y19_N18
KB2L15 = Z2_delayed_wrptr_g[8];


--KB2L12 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6]~feeder at LCCOMB_X49_Y19_N2
KB2L12 = Z2_delayed_wrptr_g[6];


--KB2L9 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[4]~feeder at LCCOMB_X48_Y21_N16
KB2L9 = Z2_delayed_wrptr_g[4];


--KB2L5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[1]~feeder at LCCOMB_X51_Y19_N30
KB2L5 = Z2_delayed_wrptr_g[1];


--KB2L3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[0]~feeder at LCCOMB_X48_Y19_N2
KB2L3 = Z2_delayed_wrptr_g[0];


--J1L43 is Mirror_Col_2X:u8|mCCD_DVAL~feeder at LCCOMB_X27_Y16_N30
J1L43 = E1_mDVAL;


--K1L42 is Mirror_Col_4X:u9|mCCD_DVAL~feeder at LCCOMB_X51_Y18_N4
K1L42 = L1_mDVAL;


--NB1L40 is I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]~feeder at LCCOMB_X48_Y14_N20
NB1L40 = H1_mI2C_DATA[9];


--NB1L28 is I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]~feeder at LCCOMB_X48_Y13_N12
NB1L28 = H1_mI2C_DATA[1];


--NB1L37 is I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]~feeder at LCCOMB_X48_Y13_N20
NB1L37 = H1_mI2C_DATA[7];


--NB1L42 is I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]~feeder at LCCOMB_X47_Y13_N12
NB1L42 = H1_mI2C_DATA[10];


--NB1L31 is I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]~feeder at LCCOMB_X47_Y13_N0
NB1L31 = H1_mI2C_DATA[3];


--NB1L35 is I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]~feeder at LCCOMB_X48_Y14_N28
NB1L35 = H1_mI2C_DATA[6];


--NB1L45 is I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]~feeder at LCCOMB_X48_Y14_N12
NB1L45 = H1_mI2C_DATA[13];


--NB2L39 is I2C_CCD_Config:v7|I2C_Controller:u0|SD[9]~feeder at LCCOMB_X48_Y11_N22
NB2L39 = H2_mI2C_DATA[9];


--NB2L27 is I2C_CCD_Config:v7|I2C_Controller:u0|SD[0]~feeder at LCCOMB_X47_Y11_N6
NB2L27 = H2_mI2C_DATA[0];


--NB2L32 is I2C_CCD_Config:v7|I2C_Controller:u0|SD[4]~feeder at LCCOMB_X47_Y11_N8
NB2L32 = H2_mI2C_DATA[4];


--NB2L42 is I2C_CCD_Config:v7|I2C_Controller:u0|SD[11]~feeder at LCCOMB_X47_Y11_N12
NB2L42 = H2_mI2C_DATA[11];


--NB2L35 is I2C_CCD_Config:v7|I2C_Controller:u0|SD[6]~feeder at LCCOMB_X48_Y11_N12
NB2L35 = H2_mI2C_DATA[6];


--NB2L44 is I2C_CCD_Config:v7|I2C_Controller:u0|SD[13]~feeder at LCCOMB_X48_Y11_N26
NB2L44 = H2_mI2C_DATA[13];


--E1L106 is RAW2RGB_2X:u4|mDATAd_1[9]~feeder at LCCOMB_X27_Y14_N2
E1L106 = Q1_q_b[9];


--E1L87 is RAW2RGB_2X:u4|mDATAd_0[4]~feeder at LCCOMB_X28_Y12_N26
E1L87 = Q1_q_b[14];


--E1L99 is RAW2RGB_2X:u4|mDATAd_1[3]~feeder at LCCOMB_X27_Y15_N16
E1L99 = Q1_q_b[3];


--E1L96 is RAW2RGB_2X:u4|mDATAd_1[1]~feeder at LCCOMB_X27_Y14_N12
E1L96 = Q1_q_b[1];


--L1L101 is RAW2RGB_4X:v4|mDATAd_1[4]~feeder at LCCOMB_X50_Y24_N2
L1L101 = Q2_q_b[4];


--L1L86 is RAW2RGB_4X:v4|mDATAd_0[2]~feeder at LCCOMB_X51_Y23_N30
L1L86 = Q2_q_b[12];


--L1L97 is RAW2RGB_4X:v4|mDATAd_1[1]~feeder at LCCOMB_X51_Y25_N2
L1L97 = Q2_q_b[1];


--L1L83 is RAW2RGB_4X:v4|mDATAd_0[0]~feeder at LCCOMB_X53_Y24_N8
L1L83 = Q2_q_b[10];


--Z4L20 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|p0addr~feeder at LCCOMB_X22_Y20_N16
Z4L20 = VCC;


--Z4L23 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdaclr~feeder at LCCOMB_X33_Y2_N16
Z4L23 = VCC;


--Z2L19 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|p0addr~feeder at LCCOMB_X38_Y18_N16
Z2L19 = VCC;


--Z2L22 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdaclr~feeder at LCCOMB_X33_Y1_N16
Z2L22 = VCC;


