Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat May 11 20:52:23 2024
| Host         : LAPTOP-O3BSDE06 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              53 |           14 |
| Yes          | No                    | No                     |              33 |           10 |
| Yes          | No                    | Yes                    |               8 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+--------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |                Enable Signal               |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+--------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/U0/cnt_dis/cnt1/E[0]      | design_1_i/top_0/U0/cnt_dis_rst       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/U0/cnt_dis_enable_reg_n_0 | design_1_i/top_0/U0/cnt_dis_rst       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/U0/time_from_start_0      |                                       |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                            | design_1_i/top_0/U0/cnt_dis/cnt1/Q[0] |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                            | design_1_i/top_0/U0/cnt_dis/cnt2/Q[0] |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                            | design_1_i/top_0/U0/scol[7]_i_1_n_0   |                4 |             14 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                            | design_1_i/top_0/U0/p_0_in            |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_0/U0/scol[7]_i_1_n_0        |                                       |                8 |             27 |         3.38 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                            |                                       |               12 |             34 |         2.83 |
+-------------------------------------+--------------------------------------------+---------------------------------------+------------------+----------------+--------------+


