// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.


// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

//
// This file contains Fast Corner delays for the design using part EP4CE22F17C6,
// with speed grade M, core voltage 1.2V, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "problema_dois_top")
<<<<<<< HEAD
  (DATE "07/09/2018 15:51:27")
=======
  (DATE "07/05/2018 09:37:28")
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE cts\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (869:869:869) (964:964:964))
        (IOPATH i o (1593:1593:1593) (1596:1596:1596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_en\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (760:760:760) (666:666:666))
        (IOPATH i o (1596:1596:1596) (1593:1593:1593))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_ff)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|process_0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (191:191:191))
        (PORT datad (228:228:228) (280:280:280))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE altera_reserved_tdo\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1702:1702:1702) (2162:2162:2162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE clock\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (238:238:238) (617:617:617))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_mode_ff)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_ff\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (410:410:410))
        (PORT datab (331:331:331) (393:393:393))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE clock\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (91:91:91) (78:78:78))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_mode_ff\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (650:650:650) (768:768:768))
        (PORT datad (501:501:501) (587:587:587))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE reset\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (238:238:238) (618:618:618))
=======
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_en\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (586:586:586) (667:667:667))
        (IOPATH i o (1593:1593:1593) (1596:1596:1596))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE serial_in\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (238:238:238) (617:617:617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|en_clk)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (286:286:286))
        (PORT datac (2134:2134:2134) (2436:2436:2436))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|cd_rx\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (603:603:603) (531:531:531))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|clkd\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|clkd\|clk_divisor\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (1794:1794:1794) (1507:1507:1507))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE lcd\|clkd\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (925:925:925))
=======
    (INSTANCE lcd\|clkd\|clk_divisor\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (927:927:927))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (1795:1795:1795) (1508:1508:1508))
        (PORT datad (122:122:122) (162:162:162))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE lcd\|clkd\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (925:925:925))
=======
    (INSTANCE lcd\|clkd\|clk_divisor\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (927:927:927))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (191:191:191))
        (PORT datab (135:135:135) (186:186:186))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
=======
    (INSTANCE lcd\|clkd\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (925:925:925))
=======
    (INSTANCE lcd\|clkd\|clk_divisor\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (927:927:927))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2020:2020:2020) (1778:1778:1778))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (1793:1793:1793) (1506:1506:1506))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE lcd\|clkd\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (279:279:279))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|clkd\|clk_divisor\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (184:184:184))
        (PORT datac (174:174:174) (210:210:210))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (925:925:925))
=======
    (INSTANCE lcd\|clkd\|clk_divisor\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (927:927:927))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (138:138:138) (189:189:189))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
=======
    (INSTANCE lcd\|clkd\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (925:925:925))
=======
    (INSTANCE lcd\|clkd\|clk_divisor\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (927:927:927))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2020:2020:2020) (1778:1778:1778))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~13)
    (DELAY
      (ABSOLUTE
        (PORT datac (1794:1794:1794) (1507:1507:1507))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE lcd\|clkd\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (275:275:275))
        (PORT datab (144:144:144) (193:193:193))
        (PORT datac (201:201:201) (250:250:250))
        (PORT datad (212:212:212) (261:261:261))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|clkd\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (210:210:210) (262:262:262))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_dr_scan_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (PORT datab (137:137:137) (188:188:188))
        (PORT datac (1799:1799:1799) (1511:1511:1511))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (104:104:104) (121:121:121))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE lcd\|clkd\|clk_divisor\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (183:183:183))
        (PORT datac (175:175:175) (211:211:211))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (925:925:925))
=======
    (INSTANCE lcd\|clkd\|clk_divisor\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (927:927:927))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1654:1654:1654) (1382:1382:1382))
        (PORT datab (560:560:560) (676:676:676))
        (PORT datac (151:151:151) (197:197:197))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE lcd\|clkd\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (927:927:927))
=======
    (INSTANCE lcd\|clkd\|clk_divisor\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (927:927:927))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (197:197:197))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
=======
    (INSTANCE lcd\|clkd\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (196:196:196))
        (PORT datab (232:232:232) (289:289:289))
        (PORT datac (213:213:213) (265:265:265))
        (PORT datad (204:204:204) (250:250:250))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1855:1855:1855) (1628:1628:1628))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|clkd\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (281:281:281))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (1631:1631:1631) (1359:1359:1359))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE lcd\|clkd\|clk_divisor\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (116:116:116) (150:150:150))
        (PORT datad (162:162:162) (190:190:190))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (927:927:927))
=======
    (INSTANCE lcd\|clkd\|clk_divisor\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (927:927:927))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (198:198:198))
        (PORT datab (138:138:138) (189:189:189))
        (PORT datac (1631:1631:1631) (1359:1359:1359))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE lcd\|clkd\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (282:282:282))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (104:104:104) (121:121:121))
=======
    (INSTANCE lcd\|clkd\|clk_divisor\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (120:120:120) (158:158:158))
        (PORT datad (172:172:172) (204:204:204))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (927:927:927))
=======
    (INSTANCE lcd\|clkd\|clk_divisor\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (927:927:927))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|clkd\|Add0\~20)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT datab (1648:1648:1648) (1378:1378:1378))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
=======
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|clkd\|clk_divisor\[10\])
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT clk (919:919:919) (925:925:925))
=======
        (PORT clk (922:922:922) (927:927:927))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|clkd\|Add0\~22)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT datad (122:122:122) (162:162:162))
        (IOPATH datac combout (190:190:190) (195:195:195))
=======
        (PORT dataa (143:143:143) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|clkd\|clk_divisor\[11\])
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT clk (919:919:919) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1591:1591:1591) (1892:1892:1892))
=======
        (PORT clk (922:922:922) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|clkd\|Equal0\~2)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT dataa (137:137:137) (190:190:190))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
=======
        (PORT dataa (144:144:144) (196:196:196))
        (PORT datab (229:229:229) (286:286:286))
        (PORT datac (200:200:200) (250:250:250))
        (PORT datad (129:129:129) (167:167:167))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|clkd\|Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|clkd\|clk_divisor\[12\])
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT clk (919:919:919) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1591:1591:1591) (1892:1892:1892))
=======
        (PORT clk (922:922:922) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|clkd\|Add0\~26)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (1823:1823:1823) (1529:1529:1529))
        (PORT datad (198:198:198) (249:249:249))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
=======
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|clkd\|clk_divisor\[13\])
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT clk (918:918:918) (925:925:925))
=======
        (PORT clk (922:922:922) (927:927:927))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|clkd\|Add0\~28)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT dataa (519:519:519) (619:619:619))
        (PORT datab (205:205:205) (264:264:264))
        (PORT datad (205:205:205) (259:259:259))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
=======
        (PORT dataa (213:213:213) (268:268:268))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|clkd\|clk_divisor\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (118:118:118) (153:153:153))
        (PORT datad (163:163:163) (191:191:191))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|clkd\|clk_divisor\[14\])
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT clk (918:918:918) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2020:2020:2020) (1778:1778:1778))
=======
        (PORT clk (922:922:922) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|clkd\|Add0\~30)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT dataa (215:215:215) (281:281:281))
        (PORT datab (1813:1813:1813) (1521:1521:1521))
        (PORT datac (493:493:493) (592:592:592))
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
        (PORT datad (209:209:209) (256:256:256))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|clkd\|clk_divisor\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (182:182:182))
        (PORT datac (176:176:176) (212:212:212))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|clkd\|clk_divisor\[15\])
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT clk (918:918:918) (925:925:925))
=======
        (PORT clk (922:922:922) (927:927:927))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|clkd\|Equal0\~3)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT datac (1791:1791:1791) (1504:1504:1504))
        (PORT datad (132:132:132) (171:171:171))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
        (PORT dataa (145:145:145) (196:196:196))
        (PORT datab (143:143:143) (191:191:191))
        (PORT datac (312:312:312) (368:368:368))
        (PORT datad (209:209:209) (258:258:258))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|clkd\|Equal0\~4)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT clk (918:918:918) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
        (PORT dataa (203:203:203) (245:245:245))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|clkd\|out_clk\~0)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT datab (562:562:562) (679:679:679))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
        (PORT dataa (138:138:138) (183:183:183))
        (IOPATH dataa combout (195:195:195) (203:203:203))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|clkd\|out_clk)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT clk (920:920:920) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1855:1855:1855) (1628:1628:1628))
=======
        (PORT clk (922:922:922) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1023:1023:1023) (839:839:839))
        (PORT datab (504:504:504) (593:593:593))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (468:468:468) (539:539:539))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE lcd\|clkd\|out_clk\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (556:556:556) (612:612:612))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (649:649:649) (766:766:766))
        (PORT datad (319:319:319) (378:378:378))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE lcd\|ctrl\|time_counter\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (190:190:190) (195:195:195))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE reset\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (238:238:238) (618:618:618))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (192:192:192))
        (PORT datac (507:507:507) (612:612:612))
        (PORT datad (352:352:352) (424:424:424))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (501:501:501))
        (PORT datab (529:529:529) (637:637:637))
        (PORT datac (323:323:323) (369:369:369))
        (PORT datad (232:232:232) (291:291:291))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
=======
    (INSTANCE lcd\|ctrl\|time_counter\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (1013:1013:1013) (882:882:882))
        (PORT datad (660:660:660) (779:779:779))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE lcd\|ctrl\|time_counter\[5\]\~5clkctrl)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT datad (1307:1307:1307) (1089:1089:1089))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
        (PORT inclk[0] (372:372:372) (386:386:386))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|time_counter\[0\])
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT clk (918:918:918) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (571:571:571) (506:506:506))
        (PORT ena (656:656:656) (723:723:723))
=======
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (890:890:890) (894:894:894))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|time_counter\[1\]\~6)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT datad (123:123:123) (162:162:162))
=======
        (PORT dataa (147:147:147) (199:199:199))
        (PORT datab (215:215:215) (273:273:273))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|time_counter\[1\])
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT clk (918:918:918) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (571:571:571) (506:506:506))
        (PORT ena (656:656:656) (723:723:723))
=======
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (890:890:890) (894:894:894))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|time_counter\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|time_counter\[2\])
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT clk (918:918:918) (925:925:925))
        (PORT asdata (298:298:298) (338:338:338))
        (PORT clrn (571:571:571) (506:506:506))
        (PORT ena (656:656:656) (723:723:723))
=======
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (890:890:890) (894:894:894))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (925:925:925))
        (PORT asdata (307:307:307) (347:347:347))
        (PORT clrn (571:571:571) (506:506:506))
        (PORT ena (656:656:656) (723:723:723))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
=======
      (HOLD d (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (690:690:690))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (925:925:925))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT clrn (571:571:571) (506:506:506))
        (PORT ena (656:656:656) (723:723:723))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (INSTANCE lcd\|ctrl\|time_counter\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (200:200:200))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (189:189:189) (235:235:235))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|time_counter\[3\])
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT clk (918:918:918) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (571:571:571) (506:506:506))
        (PORT ena (656:656:656) (723:723:723))
=======
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (890:890:890) (894:894:894))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD ena (posedge clk) (84:84:84))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|time_counter\[4\]\~12)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT datad (123:123:123) (163:163:163))
=======
        (PORT datab (217:217:217) (280:280:280))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|time_counter\[4\])
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT clk (918:918:918) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (571:571:571) (506:506:506))
        (PORT ena (656:656:656) (723:723:723))
=======
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (890:890:890) (894:894:894))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|time_counter\[5\]\~14)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
        (PORT datab (154:154:154) (202:202:202))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|time_counter\[5\])
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT clk (918:918:918) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (571:571:571) (506:506:506))
        (PORT ena (656:656:656) (723:723:723))
=======
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (890:890:890) (894:894:894))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|flag_40ms\~0)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT datad (124:124:124) (164:164:164))
=======
        (PORT dataa (226:226:226) (280:280:280))
        (PORT datab (216:216:216) (279:279:279))
        (PORT datad (135:135:135) (174:174:174))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|flag_40ms)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT clk (918:918:918) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (571:571:571) (506:506:506))
        (PORT ena (656:656:656) (723:723:723))
=======
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (890:890:890) (894:894:894))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (128:128:128) (170:170:170))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE altera_reserved_tms\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (238:238:238) (618:618:618))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE altera_reserved_tck\~input)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT clk (918:918:918) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (571:571:571) (506:506:506))
        (PORT ena (656:656:656) (723:723:723))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
        (IOPATH i o (238:238:238) (618:618:618))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (355:355:355))
        (PORT datab (140:140:140) (191:191:191))
        (PORT datac (95:95:95) (118:118:118))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE altera_reserved_tdi\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (238:238:238) (618:618:618))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (571:571:571) (506:506:506))
        (PORT ena (492:492:492) (521:521:521))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE altera_internal_jtag\~TCKUTAPclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (818:818:818) (720:720:720))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (503:503:503))
        (PORT datab (520:520:520) (625:625:625))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (510:510:510) (600:600:600))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1391:1391:1391) (1218:1218:1218))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (923:923:923) (929:929:929))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (653:653:653) (720:720:720))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (496:496:496))
        (PORT datab (369:369:369) (446:446:446))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (825:825:825))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (447:447:447))
        (PORT datab (352:352:352) (427:427:427))
        (PORT datac (375:375:375) (472:472:472))
        (PORT datad (349:349:349) (420:420:420))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (196:196:196))
        (PORT datab (689:689:689) (810:810:810))
        (PORT datac (1631:1631:1631) (1359:1359:1359))
        (PORT datad (126:126:126) (166:166:166))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH datac combout (190:190:190) (195:195:195))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (239:239:239))
        (PORT datab (535:535:535) (644:644:644))
        (PORT datac (429:429:429) (488:488:488))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1043:1043:1043) (1202:1202:1202))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (528:528:528) (637:637:637))
        (PORT datac (379:379:379) (478:478:478))
        (PORT datad (232:232:232) (291:291:291))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (181:181:181))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (147:147:147))
        (PORT datab (203:203:203) (242:242:242))
        (PORT datac (93:93:93) (116:116:116))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1043:1043:1043) (1202:1202:1202))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (946:946:946) (818:818:818))
        (PORT datad (200:200:200) (244:244:244))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (923:923:923) (929:929:929))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (653:653:653) (720:720:720))
        (PORT ena (407:407:407) (424:424:424))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1803:1803:1803) (1515:1515:1515))
        (PORT datad (836:836:836) (965:965:965))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (309:309:309))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (279:279:279))
        (PORT datac (1629:1629:1629) (1361:1361:1361))
        (PORT datad (497:497:497) (592:592:592))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (536:536:536))
        (PORT datab (1034:1034:1034) (852:852:852))
        (PORT datac (406:406:406) (467:467:467))
        (PORT datad (514:514:514) (617:617:617))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1138:1138:1138) (1059:1059:1059))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (936:936:936) (803:803:803))
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (170:170:170) (228:228:228))
        (PORT datab (430:430:430) (495:495:495))
        (PORT datac (384:384:384) (478:478:478))
        (PORT datad (167:167:167) (195:195:195))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (354:354:354))
        (PORT datab (140:140:140) (191:191:191))
        (PORT datac (95:95:95) (118:118:118))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (801:801:801))
        (PORT datad (227:227:227) (278:278:278))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_dr_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (571:571:571) (506:506:506))
        (PORT ena (492:492:492) (521:521:521))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1138:1138:1138) (1059:1059:1059))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD ena (posedge clk) (84:84:84))
=======
      (HOLD sclr (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (428:428:428))
        (PORT datab (182:182:182) (220:220:220))
        (PORT datac (159:159:159) (191:191:191))
        (PORT datad (206:206:206) (261:261:261))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (355:355:355))
        (PORT datab (938:938:938) (805:805:805))
        (PORT datac (642:642:642) (779:779:779))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (288:288:288))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (204:204:204) (251:251:251))
        (PORT datad (169:169:169) (197:197:197))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (308:308:308))
        (PORT datab (939:939:939) (806:806:806))
        (PORT datac (134:134:134) (179:179:179))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (923:923:923) (929:929:929))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (920:920:920) (1016:1016:1016))
        (PORT ena (763:763:763) (828:828:828))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD ena (posedge clk) (84:84:84))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_phy\|virtual_state_udr\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (847:847:847) (986:986:986))
        (PORT datac (633:633:633) (748:748:748))
        (PORT datad (471:471:471) (552:552:552))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (941:941:941) (814:814:814))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|the_altera_std_synchronizer3\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (914:914:914))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|the_altera_std_synchronizer3\|dreg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|the_altera_std_synchronizer3\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|sync2_udr\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (126:126:126) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (196:196:196))
        (PORT datab (230:230:230) (287:287:287))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|sync2_udr)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1112:1112:1112) (1041:1041:1041))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|update_jdo_strobe\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (138:138:138) (189:189:189))
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (380:380:380))
        (PORT datac (937:937:937) (809:809:809))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|update_jdo_strobe)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~12)
    (DELAY
      (ABSOLUTE
        (PORT datad (204:204:204) (257:257:257))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|enable_action_strobe)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (914:914:914))
        (PORT asdata (319:319:319) (358:358:358))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1112:1112:1112) (1041:1041:1041))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD asdata (posedge clk) (84:84:84))
=======
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (636:636:636))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datac (332:332:332) (400:400:400))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (915:915:915) (789:789:789))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[14\])
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT clk (923:923:923) (929:929:929))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (653:653:653) (720:720:720))
        (PORT ena (422:422:422) (450:450:450))
=======
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_dr_scan_proc\~0)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT dataa (396:396:396) (495:495:495))
        (PORT datab (351:351:351) (427:427:427))
        (PORT datac (118:118:118) (159:159:159))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
        (PORT dataa (229:229:229) (284:284:284))
        (PORT datac (936:936:936) (809:809:809))
        (PORT datad (193:193:193) (241:241:241))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (273:273:273))
        (PORT datab (229:229:229) (285:285:285))
        (PORT datad (206:206:206) (260:260:260))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[1\])
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT clk (923:923:923) (929:929:929))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (653:653:653) (720:720:720))
        (PORT ena (407:407:407) (424:424:424))
=======
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1112:1112:1112) (1041:1041:1041))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|ir\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (388:388:388) (467:467:467))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
=======
      (HOLD sclr (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_phy\|virtual_state_uir\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (454:454:454))
        (PORT datac (706:706:706) (830:830:830))
        (PORT datad (493:493:493) (580:580:580))
        (IOPATH dataa combout (166:166:166) (163:163:163))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (791:791:791))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datac (198:198:198) (249:249:249))
        (PORT datad (209:209:209) (263:263:263))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|the_altera_std_synchronizer4\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (910:910:910))
        (PORT asdata (499:499:499) (548:548:548))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD asdata (posedge clk) (84:84:84))
=======
      (HOLD d (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|the_altera_std_synchronizer4\|dreg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (942:942:942) (814:814:814))
        (PORT datad (201:201:201) (245:245:245))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|the_altera_std_synchronizer4\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (910:910:910))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|sync2_uir\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (830:830:830))
        (PORT datab (130:130:130) (179:179:179))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|sync2_uir)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (910:910:910))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jxuir\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (279:279:279))
        (PORT datac (312:312:312) (369:369:369))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jxuir)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (910:910:910))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (560:560:560) (503:503:503))
        (PORT ena (644:644:644) (715:715:715))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|ir\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (625:625:625) (685:685:685))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (560:560:560) (503:503:503))
        (PORT ena (644:644:644) (715:715:715))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|ir\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (914:914:914))
        (PORT asdata (558:558:558) (639:639:639))
        (PORT ena (625:625:625) (685:685:685))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT asdata (306:306:306) (344:344:344))
        (PORT clrn (560:560:560) (503:503:503))
        (PORT ena (644:644:644) (715:715:715))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|take_no_action_break_a\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (198:198:198))
        (PORT datab (147:147:147) (198:198:198))
        (PORT datad (127:127:127) (168:168:168))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (221:221:221) (270:270:270))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (696:696:696) (770:770:770))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT asdata (301:301:301) (343:343:343))
        (PORT clrn (560:560:560) (503:503:503))
        (PORT ena (644:644:644) (715:715:715))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (84:84:84))
=======
      (HOLD asdata (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (504:504:504))
        (PORT datab (720:720:720) (848:848:848))
        (PORT datac (959:959:959) (787:787:787))
        (PORT datad (495:495:495) (582:582:582))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT asdata (472:472:472) (531:531:531))
        (PORT clrn (560:560:560) (503:503:503))
        (PORT ena (644:644:644) (715:715:715))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_phy\|virtual_state_sdr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (497:497:497))
        (PORT datac (705:705:705) (829:829:829))
        (PORT datad (492:492:492) (579:579:579))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_phy\|virtual_state_cdr)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (637:637:637))
        (PORT datac (704:704:704) (827:827:827))
        (PORT datad (494:494:494) (581:581:581))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[36\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (501:501:501))
        (PORT datab (117:117:117) (147:147:147))
        (PORT datac (535:535:535) (631:631:631))
        (PORT datad (103:103:103) (121:121:121))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (423:423:423) (454:454:454))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT clrn (560:560:560) (503:503:503))
        (PORT ena (644:644:644) (715:715:715))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (339:339:339) (402:402:402))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (162:162:162))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (566:566:566) (619:619:619))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (560:560:560) (503:503:503))
        (PORT ena (644:644:644) (715:715:715))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (506:506:506))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (701:701:701) (825:825:825))
        (PORT datad (495:495:495) (583:583:583))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (423:423:423) (454:454:454))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (560:560:560) (503:503:503))
        (PORT ena (644:644:644) (715:715:715))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (189:189:189) (235:235:235))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (167:167:167))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (673:673:673) (749:749:749))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (560:560:560) (503:503:503))
        (PORT ena (644:644:644) (715:715:715))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (515:515:515))
        (PORT datab (222:222:222) (275:275:275))
        (PORT datac (548:548:548) (662:662:662))
        (PORT datad (533:533:533) (642:642:642))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (272:272:272))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (389:389:389))
        (PORT datab (138:138:138) (189:189:189))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (728:728:728) (802:802:802))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|Mux37\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (661:661:661) (772:772:772))
        (PORT datad (470:470:470) (549:549:549))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|DRsize\.100\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (103:103:103) (120:120:120))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (172:172:172))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (560:560:560) (503:503:503))
        (PORT ena (644:644:644) (715:715:715))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (197:197:197))
        (PORT datab (312:312:312) (367:367:367))
        (PORT datac (94:94:94) (117:117:117))
        (PORT datad (191:191:191) (238:238:238))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|DRsize\.100)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (924:924:924))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (641:641:641) (691:691:691))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (560:560:560) (503:503:503))
        (PORT ena (485:485:485) (514:514:514))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[35\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (810:810:810))
        (PORT datab (372:372:372) (456:456:456))
        (PORT datad (189:189:189) (234:234:234))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (606:606:606))
        (PORT datab (212:212:212) (254:254:254))
        (PORT datac (652:652:652) (768:768:768))
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (326:326:326) (385:385:385))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (636:636:636))
        (PORT datab (509:509:509) (606:606:606))
        (PORT datac (702:702:702) (825:825:825))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (606:606:606))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (651:651:651) (767:767:767))
        (PORT datad (168:168:168) (196:196:196))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (308:308:308))
        (PORT datab (673:673:673) (805:805:805))
        (PORT datac (135:135:135) (180:180:180))
        (PORT datad (915:915:915) (794:794:794))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (267:267:267) (287:287:287))
        (PORT sload (660:660:660) (631:631:631))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT asdata (751:751:751) (860:860:860))
        (PORT ena (696:696:696) (770:770:770))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (681:681:681))
        (PORT datab (1597:1597:1597) (1395:1395:1395))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|take_action_ocimem_b)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (198:198:198))
        (PORT datab (139:139:139) (190:190:190))
        (PORT datac (226:226:226) (278:278:278))
        (PORT datad (354:354:354) (433:433:433))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (537:537:537) (599:599:599))
        (PORT clrn (655:655:655) (715:715:715))
        (PORT sload (984:984:984) (1115:1115:1115))
        (PORT ena (1303:1303:1303) (1467:1467:1467))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
=======
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (370:370:370) (436:436:436))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (156:156:156) (204:204:204))
        (PORT datac (589:589:589) (699:699:699))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (655:655:655) (715:715:715))
        (PORT ena (420:420:420) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain_out\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (193:193:193) (235:235:235))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|rst_controller\|alt_rst_req_sync_uq1\|altera_reset_synchronizer_int_chain_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (655:655:655) (715:715:715))
        (PORT ena (420:420:420) (448:448:448))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|rst_controller\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (123:123:123) (167:167:167))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (199:199:199) (244:244:244))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|rst_controller\|r_early_rst)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (655:655:655) (715:715:715))
        (PORT ena (420:420:420) (448:448:448))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (189:189:189) (236:236:236))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (241:241:241))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (971:971:971) (1087:1087:1087))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (655:655:655) (715:715:715))
        (PORT ena (420:420:420) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (517:517:517))
        (PORT datab (552:552:552) (669:669:669))
        (PORT datac (549:549:549) (663:663:663))
        (PORT datad (322:322:322) (384:384:384))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (207:207:207) (253:253:253))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (728:728:728) (802:802:802))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (655:655:655) (715:715:715))
        (PORT ena (420:420:420) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|take_action_ocimem_a\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (199:199:199))
        (PORT datab (146:146:146) (196:196:196))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (847:847:847))
        (PORT datac (241:241:241) (300:300:300))
        (PORT datad (318:318:318) (382:382:382))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (628:628:628) (751:751:751))
        (PORT datac (491:491:491) (579:579:579))
        (PORT datad (566:566:566) (680:680:680))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (490:490:490))
        (PORT datab (420:420:420) (508:508:508))
        (PORT datac (399:399:399) (475:475:475))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (644:644:644))
        (PORT datab (258:258:258) (318:318:318))
        (PORT datad (568:568:568) (667:667:667))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (901:901:901))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (669:669:669) (743:743:743))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (924:924:924) (1060:1060:1060))
        (PORT datab (849:849:849) (1004:1004:1004))
        (PORT datac (517:517:517) (612:612:612))
        (PORT datad (708:708:708) (835:835:835))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[4\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (138:138:138) (189:189:189))
        (PORT datac (244:244:244) (303:303:303))
        (PORT datad (236:236:236) (289:289:289))
        (IOPATH datab combout (166:166:166) (176:176:176))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent\|local_read\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (294:294:294) (338:338:338))
        (PORT datad (492:492:492) (561:561:561))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (851:851:851))
        (PORT datab (847:847:847) (1027:1027:1027))
        (PORT datac (487:487:487) (586:586:586))
        (PORT datad (195:195:195) (228:228:228))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rst1)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (898:898:898))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (669:669:669) (743:743:743))
        (PORT ena (407:407:407) (424:424:424))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (715:715:715))
        (PORT datab (822:822:822) (972:972:972))
        (PORT datac (631:631:631) (729:729:729))
        (PORT datad (153:153:153) (201:201:201))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (188:188:188) (235:235:235))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (901:901:901))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (655:655:655) (715:715:715))
        (PORT ena (420:420:420) (448:448:448))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (195:195:195))
        (PORT datab (162:162:162) (218:218:218))
        (PORT datad (154:154:154) (202:202:202))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datac (686:686:686) (820:820:820))
        (PORT datad (328:328:328) (397:397:397))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem_used\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (714:714:714))
        (PORT datab (648:648:648) (747:747:747))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (154:154:154) (202:202:202))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (669:669:669) (743:743:743))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (326:326:326) (401:401:401))
        (PORT datac (683:683:683) (817:817:817))
        (PORT datad (190:190:190) (239:239:239))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (901:901:901))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (669:669:669) (743:743:743))
        (PORT ena (407:407:407) (424:424:424))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
=======
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (198:198:198))
        (PORT datab (160:160:160) (215:215:215))
        (PORT datad (153:153:153) (201:201:201))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (252:252:252))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (162:162:162) (218:218:218))
        (PORT datad (127:127:127) (169:169:169))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (655:655:655) (715:715:715))
        (PORT ena (420:420:420) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (715:715:715))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (630:630:630) (729:729:729))
        (PORT datad (96:96:96) (117:117:117))
        (IOPATH dataa combout (170:170:170) (163:163:163))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (846:846:846))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (303:303:303) (364:364:364))
        (IOPATH dataa combout (188:188:188) (179:179:179))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (901:901:901))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (669:669:669) (743:743:743))
        (PORT ena (407:407:407) (424:424:424))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (767:767:767))
        (PORT datad (153:153:153) (201:201:201))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[71\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (92:92:92) (110:110:110))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (208:208:208) (254:254:254))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (901:901:901))
        (PORT ena (427:427:427) (461:461:461))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (655:655:655) (715:715:715))
        (PORT ena (420:420:420) (448:448:448))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[1\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datac (688:688:688) (823:823:823))
        (PORT datad (204:204:204) (251:251:251))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (669:669:669) (743:743:743))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (473:473:473) (541:541:541))
        (PORT datad (154:154:154) (201:201:201))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (286:286:286))
        (PORT datac (681:681:681) (815:815:815))
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\|mem\[0\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (915:915:915))
        (PORT asdata (267:267:267) (287:287:287))
        (PORT clrn (898:898:898) (901:901:901))
        (PORT ena (427:427:427) (461:461:461))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (669:669:669) (743:743:743))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (410:410:410))
        (PORT datab (142:142:142) (191:191:191))
        (PORT datac (680:680:680) (814:814:814))
        (PORT datad (192:192:192) (225:225:225))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_001\|src1_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (195:195:195))
        (PORT datac (131:131:131) (174:174:174))
        (PORT datad (146:146:146) (190:190:190))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[3\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (139:139:139) (190:190:190))
        (PORT datac (676:676:676) (809:809:809))
        (PORT datad (826:826:826) (999:999:999))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|read_0\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (103:103:103) (120:120:120))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[3\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (849:849:849))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (240:240:240) (299:299:299))
        (PORT datad (239:239:239) (294:294:294))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|read_0)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (905:905:905))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (881:881:881) (885:885:885))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (617:617:617))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rst2)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (916:916:916))
        (PORT asdata (1311:1311:1311) (1477:1477:1477))
        (PORT clrn (891:891:891) (895:895:895))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (669:669:669) (743:743:743))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~11)
    (DELAY
      (ABSOLUTE
        (PORT datac (1042:1042:1042) (858:858:858))
        (PORT datad (557:557:557) (653:653:653))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (839:839:839))
        (PORT datac (204:204:204) (261:261:261))
        (PORT datad (235:235:235) (289:289:289))
        (IOPATH dataa combout (186:186:186) (175:175:175))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (535:535:535))
        (PORT datab (1034:1034:1034) (851:851:851))
        (PORT datac (408:408:408) (469:469:469))
        (PORT datad (512:512:512) (615:615:615))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (228:228:228))
        (PORT datab (430:430:430) (496:496:496))
        (PORT datac (383:383:383) (477:477:477))
        (PORT datad (168:168:168) (196:196:196))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (669:669:669) (743:743:743))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (491:491:491))
        (PORT datab (420:420:420) (509:509:509))
        (PORT datac (400:400:400) (476:476:476))
        (PORT datad (351:351:351) (425:425:425))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (428:428:428))
        (PORT datab (339:339:339) (397:397:397))
        (PORT datad (330:330:330) (384:384:384))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (923:923:923) (929:929:929))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (920:920:920) (1016:1016:1016))
        (PORT ena (763:763:763) (828:828:828))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (518:518:518) (569:569:569))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (890:890:890))
        (PORT datab (349:349:349) (418:418:418))
        (PORT datac (640:640:640) (756:756:756))
        (PORT datad (653:653:653) (768:768:768))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (492:492:492))
        (PORT datab (421:421:421) (509:509:509))
        (PORT datac (400:400:400) (476:476:476))
        (PORT datad (351:351:351) (425:425:425))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (273:273:273))
        (PORT datab (354:354:354) (422:422:422))
        (PORT datad (345:345:345) (406:406:406))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (924:924:924))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (897:897:897) (991:991:991))
        (PORT ena (645:645:645) (701:701:701))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1072:1072:1072) (941:941:941))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write_valid\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (353:353:353) (420:420:420))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH dataa combout (166:166:166) (163:163:163))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|state\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (198:198:198))
        (PORT datab (497:497:497) (587:587:587))
        (PORT datac (1042:1042:1042) (858:858:858))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (797:797:797))
        (PORT datad (331:331:331) (393:393:393))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|state\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (426:426:426))
        (PORT datab (667:667:667) (784:784:784))
        (PORT datac (651:651:651) (768:768:768))
        (PORT datad (389:389:389) (468:468:468))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (655:655:655) (715:715:715))
        (PORT ena (420:420:420) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|state\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (577:577:577) (688:688:688))
        (PORT datab (111:111:111) (143:143:143))
        (PORT datac (326:326:326) (373:373:373))
        (PORT datad (329:329:329) (381:381:381))
        (IOPATH dataa combout (170:170:170) (163:163:163))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (841:841:841))
        (PORT datab (665:665:665) (789:789:789))
        (PORT datac (141:141:141) (181:181:181))
        (IOPATH dataa combout (188:188:188) (184:184:184))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|state)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (924:924:924))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (897:897:897) (991:991:991))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (669:669:669) (743:743:743))
        (PORT ena (407:407:407) (424:424:424))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
=======
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (684:684:684))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (166:166:166) (163:163:163))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (203:203:203) (255:255:255))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (924:924:924))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (897:897:897) (991:991:991))
        (PORT ena (645:645:645) (701:701:701))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (655:655:655) (715:715:715))
        (PORT ena (420:420:420) (448:448:448))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (577:577:577) (688:688:688))
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH dataa combout (166:166:166) (163:163:163))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (678:678:678) (812:812:812))
        (PORT datad (204:204:204) (250:250:250))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (924:924:924))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (897:897:897) (991:991:991))
        (PORT ena (645:645:645) (701:701:701))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (669:669:669) (743:743:743))
        (PORT ena (407:407:407) (424:424:424))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (575:575:575) (686:686:686))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (166:166:166) (163:163:163))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[47\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1458:1458:1458) (1271:1271:1271))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (924:924:924))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (897:897:897) (991:991:991))
        (PORT ena (645:645:645) (701:701:701))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (280:280:280))
        (PORT datad (360:360:360) (431:431:431))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (575:575:575) (686:686:686))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all)
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (924:924:924))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (897:897:897) (991:991:991))
        (PORT ena (645:645:645) (701:701:701))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (881:881:881) (984:984:984))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (687:687:687))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (166:166:166) (163:163:163))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (772:772:772))
        (PORT datab (1341:1341:1341) (1155:1155:1155))
        (PORT datac (339:339:339) (402:402:402))
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (924:924:924))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (897:897:897) (991:991:991))
        (PORT ena (645:645:645) (701:701:701))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (280:280:280))
        (PORT datab (912:912:912) (787:787:787))
        (PORT datac (130:130:130) (171:171:171))
        (PORT datad (158:158:158) (183:183:183))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (685:685:685))
        (PORT datac (118:118:118) (159:159:159))
        (IOPATH dataa combout (170:170:170) (163:163:163))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (194:194:194))
        (PORT datab (315:315:315) (370:370:370))
        (PORT datac (96:96:96) (121:121:121))
        (PORT datad (194:194:194) (241:241:241))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (924:924:924))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (897:897:897) (991:991:991))
        (PORT ena (645:645:645) (701:701:701))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_dr_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (560:560:560) (503:503:503))
        (PORT ena (485:485:485) (514:514:514))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (685:685:685))
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (924:924:924))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (897:897:897) (991:991:991))
        (PORT ena (645:645:645) (701:701:701))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[9\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (575:575:575) (686:686:686))
        (PORT datab (143:143:143) (191:191:191))
        (PORT datac (96:96:96) (120:120:120))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (694:694:694) (830:830:830))
        (PORT datad (1174:1174:1174) (1030:1030:1030))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (265:265:265))
        (PORT datab (1009:1009:1009) (1186:1186:1186))
        (PORT datac (310:310:310) (371:371:371))
        (PORT datad (308:308:308) (358:358:358))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (345:345:345))
        (PORT datab (189:189:189) (227:227:227))
        (PORT datad (163:163:163) (193:193:193))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (924:924:924))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (897:897:897) (991:991:991))
        (PORT ena (645:645:645) (701:701:701))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (510:510:510) (559:559:559))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD ena (posedge clk) (84:84:84))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (687:687:687))
        (PORT datac (202:202:202) (256:256:256))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_setup_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (656:656:656))
        (PORT datab (334:334:334) (408:408:408))
        (PORT datac (530:530:530) (645:645:645))
        (PORT datad (529:529:529) (634:634:634))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (924:924:924))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (897:897:897) (991:991:991))
        (PORT ena (645:645:645) (701:701:701))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (905:905:905) (911:911:911))
        (PORT ena (1141:1141:1141) (1270:1270:1270))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (683:683:683))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (166:166:166) (163:163:163))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (128:128:128) (170:170:170))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (924:924:924))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (897:897:897) (991:991:991))
        (PORT ena (645:645:645) (701:701:701))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (905:905:905) (911:911:911))
        (PORT ena (1141:1141:1141) (1270:1270:1270))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write_stalled\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (425:425:425))
        (PORT datab (800:800:800) (922:922:922))
        (PORT datac (648:648:648) (765:765:765))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write_stalled\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (503:503:503))
        (PORT datab (406:406:406) (493:493:493))
        (PORT datac (343:343:343) (427:427:427))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (926:926:926))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1063:1063:1063) (1181:1181:1181))
        (PORT ena (586:586:586) (622:622:622))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (905:905:905) (911:911:911))
        (PORT ena (1141:1141:1141) (1270:1270:1270))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (149:149:149))
        (PORT datab (152:152:152) (204:204:204))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (156:156:156) (209:209:209))
        (PORT datac (590:590:590) (683:683:683))
        (PORT datad (142:142:142) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (207:207:207))
        (PORT datab (222:222:222) (278:278:278))
        (PORT datac (136:136:136) (182:182:182))
        (PORT datad (202:202:202) (256:256:256))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (927:927:927))
        (PORT asdata (798:798:798) (896:896:896))
        (PORT clrn (905:905:905) (911:911:911))
        (PORT ena (1141:1141:1141) (1270:1270:1270))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (927:927:927))
        (PORT asdata (380:380:380) (431:431:431))
        (PORT clrn (905:905:905) (911:911:911))
        (PORT ena (1141:1141:1141) (1270:1270:1270))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (208:208:208))
        (PORT datab (216:216:216) (258:258:258))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (159:159:159))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (205:205:205))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (886:886:886) (890:890:890))
        (PORT ena (424:424:424) (456:456:456))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (905:905:905) (911:911:911))
        (PORT ena (1141:1141:1141) (1270:1270:1270))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (155:155:155) (211:211:211))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (138:138:138) (184:184:184))
        (PORT datad (200:200:200) (231:231:231))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (432:432:432))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (196:196:196) (246:246:246))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (886:886:886) (890:890:890))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (905:905:905) (911:911:911))
        (PORT ena (1116:1116:1116) (1234:1234:1234))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (436:436:436))
        (PORT datab (157:157:157) (211:211:211))
        (PORT datac (592:592:592) (685:685:685))
        (PORT datad (143:143:143) (185:185:185))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (197:197:197) (244:244:244))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (886:886:886) (890:890:890))
        (PORT ena (424:424:424) (456:456:456))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (905:905:905) (911:911:911))
        (PORT ena (1141:1141:1141) (1270:1270:1270))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (207:207:207))
        (PORT datab (217:217:217) (259:259:259))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (162:162:162))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (886:886:886) (890:890:890))
        (PORT ena (424:424:424) (456:456:456))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (283:283:283))
        (PORT datab (216:216:216) (258:258:258))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (905:905:905) (911:911:911))
        (PORT ena (1141:1141:1141) (1270:1270:1270))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (886:886:886) (890:890:890))
        (PORT ena (424:424:424) (456:456:456))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (924:924:924))
        (PORT asdata (649:649:649) (731:731:731))
        (PORT clrn (900:900:900) (907:907:907))
        (PORT ena (945:945:945) (1035:1035:1035))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (84:84:84))
=======
      (HOLD asdata (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datab (216:216:216) (258:258:258))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (886:886:886) (890:890:890))
        (PORT ena (424:424:424) (456:456:456))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT asdata (465:465:465) (520:520:520))
        (PORT clrn (906:906:906) (911:911:911))
        (PORT ena (969:969:969) (1073:1073:1073))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (886:886:886) (890:890:890))
        (PORT ena (424:424:424) (456:456:456))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT asdata (305:305:305) (344:344:344))
        (PORT clrn (906:906:906) (911:911:911))
        (PORT ena (969:969:969) (1073:1073:1073))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (212:212:212))
        (PORT datab (224:224:224) (280:280:280))
        (PORT datac (139:139:139) (185:185:185))
        (PORT datad (142:142:142) (184:184:184))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT asdata (373:373:373) (421:421:421))
        (PORT clrn (906:906:906) (911:911:911))
        (PORT ena (969:969:969) (1073:1073:1073))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (283:283:283) (324:324:324))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (326:326:326) (377:377:377))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (167:167:167))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (895:895:895) (901:901:901))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (906:906:906) (911:911:911))
        (PORT ena (969:969:969) (1073:1073:1073))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (1134:1134:1134))
        (PORT datab (777:777:777) (900:900:900))
        (PORT datac (413:413:413) (508:508:508))
        (PORT datad (1151:1151:1151) (1360:1360:1360))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (1132:1132:1132))
        (PORT datab (777:777:777) (901:901:901))
        (PORT datac (413:413:413) (508:508:508))
        (PORT datad (1151:1151:1151) (1360:1360:1360))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_logic\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (185:185:185) (222:222:222))
        (PORT datac (629:629:629) (748:748:748))
        (PORT datad (169:169:169) (199:199:199))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT asdata (306:306:306) (344:344:344))
        (PORT clrn (906:906:906) (911:911:911))
        (PORT ena (969:969:969) (1073:1073:1073))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT asdata (306:306:306) (345:345:345))
        (PORT clrn (906:906:906) (911:911:911))
        (PORT ena (969:969:969) (1073:1073:1073))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (1122:1122:1122))
        (PORT datab (786:786:786) (910:910:910))
        (PORT datac (419:419:419) (515:515:515))
        (PORT datad (1153:1153:1153) (1362:1362:1362))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (126:126:126) (166:166:166))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (197:197:197))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (192:192:192))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (906:906:906) (911:911:911))
        (PORT ena (969:969:969) (1073:1073:1073))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (313:313:313) (377:377:377))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (164:164:164))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (360:360:360))
        (PORT datab (215:215:215) (257:257:257))
        (PORT datac (493:493:493) (590:590:590))
        (PORT datad (320:320:320) (370:370:370))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (906:906:906) (911:911:911))
        (PORT ena (969:969:969) (1073:1073:1073))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
        (PORT ena (939:939:939) (1051:1051:1051))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT asdata (294:294:294) (334:334:334))
        (PORT clrn (906:906:906) (911:911:911))
        (PORT ena (969:969:969) (1073:1073:1073))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (381:381:381))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (126:126:126) (167:167:167))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (1080:1080:1080) (1268:1268:1268))
        (PORT datac (663:663:663) (778:778:778))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (906:906:906) (911:911:911))
        (PORT ena (969:969:969) (1073:1073:1073))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (161:161:161) (194:194:194))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (165:165:165) (223:223:223))
        (PORT datad (320:320:320) (381:381:381))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (162:162:162))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (905:905:905))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (887:887:887) (890:890:890))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (906:906:906) (911:911:911))
        (PORT ena (969:969:969) (1073:1073:1073))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (924:924:924) (1060:1060:1060))
        (PORT datab (746:746:746) (886:886:886))
        (PORT datac (881:881:881) (1045:1045:1045))
        (PORT datad (708:708:708) (835:835:835))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (508:508:508) (593:593:593))
        (PORT datac (1092:1092:1092) (1294:1294:1294))
        (PORT datad (287:287:287) (337:337:337))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (188:188:188))
        (PORT datab (229:229:229) (288:288:288))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (927:927:927))
        (PORT asdata (556:556:556) (634:634:634))
        (PORT clrn (905:905:905) (910:910:910))
        (PORT ena (1140:1140:1140) (1270:1270:1270))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (165:165:165))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (905:905:905))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (887:887:887) (890:890:890))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (905:905:905) (910:910:910))
        (PORT ena (1140:1140:1140) (1270:1270:1270))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (430:430:430))
        (PORT datab (170:170:170) (227:227:227))
        (PORT datac (1094:1094:1094) (1295:1295:1295))
        (PORT datad (340:340:340) (406:406:406))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (166:166:166))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (103:103:103) (119:119:119))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (905:905:905))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (887:887:887) (890:890:890))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (905:905:905) (910:910:910))
        (PORT ena (1140:1140:1140) (1270:1270:1270))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (362:362:362))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (566:566:566))
        (PORT datab (631:631:631) (724:724:724))
        (PORT datad (302:302:302) (341:341:341))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (162:162:162))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (892:892:892) (896:896:896))
        (PORT ena (421:421:421) (449:449:449))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (905:905:905) (910:910:910))
        (PORT ena (1140:1140:1140) (1270:1270:1270))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (892:892:892) (896:896:896))
        (PORT ena (421:421:421) (449:449:449))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (128:128:128) (170:170:170))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (905:905:905) (910:910:910))
        (PORT ena (1140:1140:1140) (1270:1270:1270))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datab (632:632:632) (725:725:725))
        (PORT datac (465:465:465) (545:545:545))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (163:163:163))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (892:892:892) (896:896:896))
        (PORT ena (616:616:616) (654:654:654))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (905:905:905) (910:910:910))
        (PORT ena (1140:1140:1140) (1270:1270:1270))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[38\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1184:1184:1184) (1390:1390:1390))
        (PORT datab (925:925:925) (1093:1093:1093))
        (PORT datac (900:900:900) (1036:1036:1036))
        (PORT datad (787:787:787) (920:920:920))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[39\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (1023:1023:1023))
        (PORT datab (763:763:763) (890:890:890))
        (PORT datac (786:786:786) (923:923:923))
        (PORT datad (877:877:877) (1032:1032:1032))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (905:905:905) (910:910:910))
        (PORT ena (1140:1140:1140) (1270:1270:1270))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[40\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (1391:1391:1391))
        (PORT datab (924:924:924) (1091:1091:1091))
        (PORT datac (766:766:766) (894:894:894))
        (PORT datad (776:776:776) (904:904:904))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (927:927:927))
        (PORT asdata (306:306:306) (351:351:351))
        (PORT clrn (905:905:905) (910:910:910))
        (PORT ena (1140:1140:1140) (1270:1270:1270))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (336:336:336) (410:410:410))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (363:363:363) (432:432:432))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (353:353:353) (424:424:424))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (924:924:924))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (901:901:901) (907:907:907))
        (PORT ena (972:972:972) (1078:1078:1078))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (162:162:162) (205:205:205))
        (PORT datab (310:310:310) (356:356:356))
        (PORT datac (502:502:502) (601:601:601))
        (PORT datad (346:346:346) (399:399:399))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
        (PORT ena (939:939:939) (1051:1051:1051))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (924:924:924))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (901:901:901) (907:907:907))
        (PORT ena (972:972:972) (1078:1078:1078))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[41\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1187:1187:1187) (1393:1393:1393))
        (PORT datab (922:922:922) (1088:1088:1088))
        (PORT datac (772:772:772) (904:904:904))
        (PORT datad (772:772:772) (890:890:890))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (210:210:210) (266:266:266))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (301:301:301))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[4\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (613:613:613))
        (PORT datab (315:315:315) (363:363:363))
        (PORT datac (333:333:333) (388:388:388))
        (PORT datad (145:145:145) (176:176:176))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (924:924:924))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (901:901:901) (907:907:907))
        (PORT ena (970:970:970) (1075:1075:1075))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
        (PORT ena (939:939:939) (1051:1051:1051))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (924:924:924))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (901:901:901) (907:907:907))
        (PORT ena (970:970:970) (1075:1075:1075))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[42\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1271:1271:1271) (1468:1468:1468))
        (PORT datab (882:882:882) (1035:1035:1035))
        (PORT datac (779:779:779) (901:901:901))
        (PORT datad (871:871:871) (1026:1026:1026))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (924:924:924))
        (PORT asdata (307:307:307) (346:346:346))
        (PORT clrn (901:901:901) (907:907:907))
        (PORT ena (970:970:970) (1075:1075:1075))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (416:416:416) (515:515:515))
        (PORT datac (651:651:651) (745:745:745))
        (PORT datad (362:362:362) (414:414:414))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (165:165:165))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (924:924:924))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (901:901:901) (907:907:907))
        (PORT ena (970:970:970) (1075:1075:1075))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (918:918:918))
        (PORT asdata (670:670:670) (777:777:777))
        (PORT clrn (892:892:892) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_rot_right\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (714:714:714))
        (PORT datab (796:796:796) (929:929:929))
        (PORT datac (399:399:399) (491:491:491))
        (PORT datad (349:349:349) (409:409:409))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (168:168:168))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (744:744:744))
        (PORT datab (1138:1138:1138) (1349:1349:1349))
        (PORT datac (498:498:498) (595:595:595))
        (PORT datad (650:650:650) (758:758:758))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (924:924:924))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (901:901:901) (907:907:907))
        (PORT ena (970:970:970) (1075:1075:1075))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_force_xor\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (713:713:713))
        (PORT datab (372:372:372) (435:435:435))
        (PORT datac (400:400:400) (492:492:492))
        (PORT datad (459:459:459) (521:521:521))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_force_xor\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (968:968:968) (1138:1138:1138))
        (PORT datab (773:773:773) (896:896:896))
        (PORT datac (410:410:410) (505:505:505))
        (PORT datad (1150:1150:1150) (1359:1359:1359))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (924:924:924))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (901:901:901) (907:907:907))
        (PORT ena (970:970:970) (1075:1075:1075))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (616:616:616))
        (PORT datac (487:487:487) (579:579:579))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_op_cmpge\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (763:763:763))
        (PORT datab (650:650:650) (755:755:755))
        (PORT datac (632:632:632) (745:745:745))
        (PORT datad (464:464:464) (539:539:539))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (924:924:924))
        (PORT asdata (310:310:310) (350:350:350))
        (PORT clrn (901:901:901) (907:907:907))
        (PORT ena (970:970:970) (1075:1075:1075))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (252:252:252))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (631:631:631))
        (PORT datab (341:341:341) (413:413:413))
        (PORT datac (782:782:782) (902:902:902))
        (PORT datad (501:501:501) (594:594:594))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (924:924:924))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (901:901:901) (907:907:907))
        (PORT ena (972:972:972) (1078:1078:1078))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_force_xor\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (452:452:452))
        (PORT datab (461:461:461) (536:536:536))
        (PORT datac (459:459:459) (533:533:533))
        (PORT datad (374:374:374) (436:436:436))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1105:1105:1105) (1275:1275:1275))
        (PORT datab (572:572:572) (685:685:685))
        (PORT datac (819:819:819) (958:958:958))
        (PORT datad (531:531:531) (626:626:626))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (924:924:924))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (901:901:901) (907:907:907))
        (PORT ena (972:972:972) (1078:1078:1078))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_force_xor\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (536:536:536))
        (PORT datab (386:386:386) (457:457:457))
        (PORT datac (512:512:512) (611:611:611))
        (PORT datad (781:781:781) (910:910:910))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (165:165:165))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_force_xor\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (703:703:703))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (165:165:165) (194:194:194))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (924:924:924))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (901:901:901) (907:907:907))
        (PORT ena (972:972:972) (1078:1078:1078))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_logic_op\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1522:1522:1522) (1800:1800:1800))
        (PORT datab (115:115:115) (144:144:144))
        (PORT datac (94:94:94) (117:117:117))
        (PORT datad (590:590:590) (674:674:674))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (162:162:162))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_logic_op\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (904:904:904))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (924:924:924))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (901:901:901) (907:907:907))
        (PORT ena (972:972:972) (1078:1078:1078))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[41\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (829:829:829))
        (PORT datab (1052:1052:1052) (1210:1210:1210))
        (PORT datac (749:749:749) (870:870:870))
        (PORT datad (703:703:703) (825:825:825))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (160:160:160))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (924:924:924))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (901:901:901) (907:907:907))
        (PORT ena (972:972:972) (1078:1078:1078))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|din_s1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (362:362:362) (443:443:443))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (128:128:128) (171:171:171))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (924:924:924))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (901:901:901) (907:907:907))
        (PORT ena (972:972:972) (1078:1078:1078))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|dreg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|the_altera_std_synchronizer\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (924:924:924))
        (PORT asdata (299:299:299) (339:339:339))
        (PORT clrn (901:901:901) (907:907:907))
        (PORT ena (972:972:972) (1078:1078:1078))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (634:634:634) (768:768:768))
        (PORT datac (102:102:102) (122:122:122))
        (PORT datad (385:385:385) (455:455:455))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT asdata (672:672:672) (766:766:766))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (811:811:811) (898:898:898))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (662:662:662) (719:719:719))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (128:128:128) (169:169:169))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (811:811:811) (898:898:898))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (908:908:908))
        (PORT asdata (506:506:506) (575:575:575))
        (PORT ena (566:566:566) (619:619:619))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT asdata (299:299:299) (339:339:339))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (811:811:811) (898:898:898))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (477:477:477))
        (PORT datab (226:226:226) (288:288:288))
        (PORT datac (279:279:279) (367:367:367))
        (PORT datad (509:509:509) (607:607:607))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (692:692:692) (761:761:761))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (811:811:811) (898:898:898))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[43\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (753:753:753))
        (PORT datab (532:532:532) (631:631:631))
        (PORT datac (829:829:829) (983:983:983))
        (PORT datad (523:523:523) (615:615:615))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (158:158:158))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (811:811:811) (898:898:898))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[44\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (743:743:743))
        (PORT datab (537:537:537) (637:637:637))
        (PORT datac (832:832:832) (985:985:985))
        (PORT datad (540:540:540) (638:638:638))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|address\[6\])
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[7\])
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
<<<<<<< HEAD
=======
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (811:811:811) (898:898:898))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_addr\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (169:169:169) (228:228:228))
        (PORT datac (198:198:198) (247:247:247))
        (PORT datad (483:483:483) (564:564:564))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (156:156:156))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[45\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (741:741:741))
        (PORT datab (537:537:537) (638:638:638))
        (PORT datac (832:832:832) (985:985:985))
        (PORT datad (514:514:514) (612:612:612))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (811:811:811) (898:898:898))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|address\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (811:811:811) (898:898:898))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_addr\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (168:168:168) (224:224:224))
        (PORT datac (502:502:502) (588:588:588))
        (PORT datad (205:205:205) (250:250:250))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT asdata (293:293:293) (332:332:332))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (811:811:811) (898:898:898))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (1128:1128:1128))
        (PORT datab (780:780:780) (904:904:904))
        (PORT datac (415:415:415) (511:511:511))
        (PORT datad (1152:1152:1152) (1361:1361:1361))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (158:158:158))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (535:535:535))
        (PORT datab (336:336:336) (391:391:391))
        (PORT datac (632:632:632) (751:751:751))
        (PORT datad (281:281:281) (317:317:317))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (811:811:811) (898:898:898))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1109:1109:1109) (1280:1280:1280))
        (PORT datab (582:582:582) (696:696:696))
        (PORT datac (808:808:808) (946:946:946))
        (PORT datad (530:530:530) (625:625:625))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (187:187:187) (233:233:233))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1109:1109:1109) (1280:1280:1280))
        (PORT datab (580:580:580) (695:695:695))
        (PORT datac (810:810:810) (948:948:948))
        (PORT datad (530:530:530) (626:626:626))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (811:811:811) (898:898:898))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (447:447:447))
        (PORT datac (337:337:337) (406:406:406))
        (PORT datad (326:326:326) (378:378:378))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (157:157:157))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1111:1111:1111) (1282:1282:1282))
        (PORT datab (585:585:585) (700:700:700))
        (PORT datac (805:805:805) (942:942:942))
        (PORT datad (529:529:529) (625:625:625))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (811:811:811) (898:898:898))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1110:1110:1110) (1281:1281:1281))
        (PORT datab (583:583:583) (698:698:698))
        (PORT datac (807:807:807) (945:945:945))
        (PORT datad (530:530:530) (625:625:625))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (403:403:403))
        (PORT datac (519:519:519) (622:622:622))
        (PORT datad (330:330:330) (385:385:385))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_force_src2_zero\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (211:211:211))
        (PORT datab (336:336:336) (395:395:395))
        (PORT datac (437:437:437) (497:497:497))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (811:811:811) (898:898:898))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (288:288:288))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1111:1111:1111) (1283:1283:1283))
        (PORT datab (586:586:586) (701:701:701))
        (PORT datac (804:804:804) (941:941:941))
        (PORT datad (529:529:529) (625:625:625))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (905:905:905) (911:911:911))
        (PORT ena (1116:1116:1116) (1234:1234:1234))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_op_opx_rsv63\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (335:335:335) (404:404:404))
        (PORT datad (893:893:893) (1031:1031:1031))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (550:550:550))
        (PORT datab (345:345:345) (410:410:410))
        (PORT datac (919:919:919) (1054:1054:1054))
        (PORT datad (114:114:114) (135:135:135))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (905:905:905) (911:911:911))
        (PORT ena (1116:1116:1116) (1234:1234:1234))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (628:628:628))
        (PORT datab (342:342:342) (414:414:414))
        (PORT datac (781:781:781) (901:901:901))
        (PORT datad (496:496:496) (589:589:589))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (1061:1061:1061))
        (PORT datab (471:471:471) (545:545:545))
        (PORT datac (339:339:339) (408:408:408))
        (PORT datad (162:162:162) (189:189:189))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (741:741:741))
        (PORT datab (1136:1136:1136) (1347:1347:1347))
        (PORT datac (494:494:494) (591:591:591))
        (PORT datad (646:646:646) (753:753:753))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (927:927:927))
        (PORT asdata (294:294:294) (334:334:334))
        (PORT clrn (905:905:905) (911:911:911))
        (PORT ena (1116:1116:1116) (1234:1234:1234))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (630:630:630))
        (PORT datab (341:341:341) (414:414:414))
        (PORT datac (782:782:782) (902:902:902))
        (PORT datad (499:499:499) (592:592:592))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (921:921:921) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (905:905:905) (911:911:911))
        (PORT ena (1116:1116:1116) (1234:1234:1234))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_op_opx_rsv17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (763:763:763))
        (PORT datab (651:651:651) (755:755:755))
        (PORT datac (633:633:633) (746:746:746))
        (PORT datad (462:462:462) (536:536:536))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT asdata (998:998:998) (1136:1136:1136))
        (PORT clrn (898:898:898) (904:904:904))
        (PORT ena (739:739:739) (792:792:792))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1274:1274:1274))
        (PORT datab (571:571:571) (683:683:683))
        (PORT datac (820:820:820) (959:959:959))
        (PORT datad (531:531:531) (626:626:626))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (446:446:446))
        (PORT datab (474:474:474) (548:548:548))
        (PORT datac (522:522:522) (613:613:613))
        (PORT datad (109:109:109) (130:130:130))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT asdata (306:306:306) (345:345:345))
        (PORT clrn (898:898:898) (904:904:904))
        (PORT ena (739:739:739) (792:792:792))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (375:375:375))
        (PORT datab (196:196:196) (235:235:235))
        (PORT datac (324:324:324) (375:375:375))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (904:904:904))
        (PORT ena (739:739:739) (792:792:792))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT asdata (306:306:306) (344:344:344))
        (PORT clrn (898:898:898) (904:904:904))
        (PORT ena (739:739:739) (792:792:792))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (628:628:628))
        (PORT datab (154:154:154) (206:206:206))
        (PORT datac (1211:1211:1211) (1376:1376:1376))
        (PORT datad (143:143:143) (186:186:186))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (131:131:131) (168:168:168))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (367:367:367) (436:436:436))
        (PORT datac (325:325:325) (377:377:377))
        (PORT datad (296:296:296) (345:345:345))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (904:904:904))
        (PORT ena (739:739:739) (792:792:792))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (316:316:316) (370:370:370))
        (PORT datac (328:328:328) (374:374:374))
        (PORT datad (182:182:182) (211:211:211))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (904:904:904))
        (PORT ena (739:739:739) (792:792:792))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (331:331:331))
        (PORT datac (467:467:467) (554:554:554))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_force_src2_zero\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (706:706:706))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (336:336:336) (397:397:397))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (904:904:904))
        (PORT ena (739:739:739) (792:792:792))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_subtract\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (515:515:515) (617:617:617))
        (PORT datad (809:809:809) (943:943:943))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (133:133:133) (171:171:171))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1279:1279:1279))
        (PORT datab (579:579:579) (693:693:693))
        (PORT datac (811:811:811) (949:949:949))
        (PORT datad (530:530:530) (626:626:626))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (446:446:446))
        (PORT datab (804:804:804) (941:941:941))
        (PORT datac (336:336:336) (405:405:405))
        (PORT datad (161:161:161) (187:187:187))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (644:644:644))
        (PORT datab (382:382:382) (446:446:446))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (328:328:328) (380:380:380))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (362:362:362))
        (PORT datab (273:273:273) (319:319:319))
        (PORT datad (390:390:390) (447:447:447))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (1130:1130:1130))
        (PORT datab (778:778:778) (902:902:902))
        (PORT datac (414:414:414) (509:509:509))
        (PORT datad (1151:1151:1151) (1360:1360:1360))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (904:904:904))
        (PORT ena (739:739:739) (792:792:792))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT asdata (307:307:307) (348:348:348))
        (PORT clrn (898:898:898) (904:904:904))
        (PORT ena (739:739:739) (792:792:792))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (166:166:166))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[4\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (146:146:146))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (104:104:104) (126:126:126))
        (PORT datad (376:376:376) (459:459:459))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (904:904:904))
        (PORT ena (739:739:739) (792:792:792))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (255:255:255))
        (PORT datab (184:184:184) (224:224:224))
        (PORT datac (633:633:633) (752:752:752))
        (PORT datad (169:169:169) (198:198:198))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (131:131:131) (168:168:168))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (535:535:535))
        (PORT datab (293:293:293) (343:343:343))
        (PORT datac (629:629:629) (748:748:748))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (904:904:904))
        (PORT ena (739:739:739) (792:792:792))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_retaddr\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (734:734:734))
        (PORT datab (296:296:296) (349:349:349))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (280:280:280) (320:320:320))
        (IOPATH dataa combout (186:186:186) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_retaddr)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (904:904:904))
        (PORT ena (739:739:739) (792:792:792))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_br_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (966:966:966) (1135:1135:1135))
        (PORT datab (1166:1166:1166) (1388:1388:1388))
        (PORT datac (379:379:379) (473:473:473))
        (PORT datad (375:375:375) (458:458:458))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_br_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (371:371:371))
        (PORT datab (735:735:735) (846:846:846))
        (PORT datac (470:470:470) (559:559:559))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT asdata (307:307:307) (346:346:346))
        (PORT clrn (898:898:898) (904:904:904))
        (PORT ena (739:739:739) (792:792:792))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_br)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (917:917:917))
        (PORT asdata (275:275:275) (298:298:298))
        (PORT clrn (900:900:900) (903:903:903))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (904:904:904))
        (PORT ena (739:739:739) (792:792:792))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (184:184:184))
        (PORT datab (233:233:233) (298:298:298))
        (PORT datad (137:137:137) (177:177:177))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_mem8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (1118:1118:1118))
        (PORT datab (789:789:789) (914:914:914))
        (PORT datac (421:421:421) (517:517:517))
        (PORT datad (1154:1154:1154) (1363:1363:1363))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_mem8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (580:580:580))
        (PORT datac (493:493:493) (590:590:590))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT asdata (305:305:305) (344:344:344))
        (PORT clrn (898:898:898) (904:904:904))
        (PORT ena (739:739:739) (792:792:792))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sdr)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (653:653:653))
        (PORT datac (533:533:533) (647:647:647))
        (PORT datad (530:530:530) (635:635:635))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (136:136:136) (187:187:187))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_mem16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (1136:1136:1136))
        (PORT datab (774:774:774) (897:897:897))
        (PORT datac (411:411:411) (505:505:505))
        (PORT datad (1150:1150:1150) (1359:1359:1359))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (196:196:196))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_mem16\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (480:480:480) (563:563:563))
        (PORT datad (540:540:540) (650:650:650))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (139:139:139) (191:191:191))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_hi_imm16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (618:618:618))
        (PORT datab (635:635:635) (741:741:741))
        (PORT datac (1230:1230:1230) (1454:1454:1454))
        (PORT datad (650:650:650) (757:757:757))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_hi_imm16\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (600:600:600))
        (PORT datac (490:490:490) (586:586:586))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (688:688:688) (764:764:764))
        (PORT sload (403:403:403) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita4\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (102:102:102) (122:122:122))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_hi_imm16)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (903:903:903))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (689:689:689) (766:766:766))
        (PORT sload (403:403:403) (441:441:441))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
=======
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_force_src2_zero\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (537:537:537))
        (PORT datab (653:653:653) (758:758:758))
        (PORT datac (635:635:635) (754:754:754))
        (PORT datad (282:282:282) (317:317:317))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (136:136:136) (188:188:188))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_force_src2_zero\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (448:448:448))
        (PORT datab (355:355:355) (428:428:428))
        (PORT datac (790:790:790) (921:921:921))
        (PORT datad (326:326:326) (378:378:378))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_force_src2_zero\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (550:550:550))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (340:340:340) (410:410:410))
        (PORT datad (349:349:349) (411:411:411))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (689:689:689) (765:765:765))
        (PORT sload (403:403:403) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT datab (138:138:138) (191:191:191))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_force_src2_zero\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (411:411:411))
        (PORT datab (203:203:203) (240:240:240))
        (PORT datac (262:262:262) (304:304:304))
        (PORT datad (195:195:195) (232:232:232))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_force_src2_zero\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (222:222:222))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (635:635:635) (755:755:755))
        (PORT datad (93:93:93) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (688:688:688) (765:765:765))
        (PORT sload (403:403:403) (441:441:441))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_force_src2_zero)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (688:688:688) (765:765:765))
        (PORT sload (403:403:403) (441:441:441))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
=======
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[4\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (411:411:411))
        (PORT datac (494:494:494) (590:590:590))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (200:200:200))
        (PORT datab (142:142:142) (195:195:195))
        (PORT datac (128:128:128) (175:175:175))
        (PORT datad (129:129:129) (171:171:171))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (557:557:557))
        (PORT datab (417:417:417) (513:513:513))
        (PORT datac (494:494:494) (571:571:571))
        (PORT datad (110:110:110) (136:136:136))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_ram_shift_load\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (833:833:833))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (481:481:481) (571:571:571))
        (PORT datad (128:128:128) (170:170:170))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1422:1422:1422) (1226:1226:1226))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
=======
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (904:904:904))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT asdata (306:306:306) (345:345:345))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (819:819:819) (966:966:966))
        (PORT datad (463:463:463) (543:543:543))
        (IOPATH datab combout (192:192:192) (181:181:181))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (189:189:189))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datac (129:129:129) (170:170:170))
        (PORT datad (127:127:127) (169:169:169))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[45\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (734:734:734))
        (PORT datab (751:751:751) (892:892:892))
        (PORT datac (879:879:879) (1043:1043:1043))
        (PORT datad (511:511:511) (607:607:607))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (193:193:193))
        (PORT datab (469:469:469) (548:548:548))
        (PORT datac (214:214:214) (272:272:272))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_br_cmp\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (539:539:539))
        (PORT datab (382:382:382) (452:452:452))
        (PORT datac (512:512:512) (611:611:611))
        (PORT datad (778:778:778) (907:907:907))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (350:350:350) (427:427:427))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_br_cmp\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (415:415:415) (477:477:477))
        (PORT datac (101:101:101) (127:127:127))
        (PORT datad (565:565:565) (666:666:666))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (189:189:189))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (124:124:124) (169:169:169))
        (PORT datad (130:130:130) (172:172:172))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (1124:1124:1124))
        (PORT datab (785:785:785) (910:910:910))
        (PORT datac (419:419:419) (515:515:515))
        (PORT datad (1153:1153:1153) (1363:1363:1363))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_br_cmp\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (147:147:147))
        (PORT datab (336:336:336) (392:392:392))
        (PORT datac (269:269:269) (310:310:310))
        (PORT datad (172:172:172) (202:202:202))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (915:915:915))
        (PORT asdata (301:301:301) (344:344:344))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_br_cmp\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (434:434:434))
        (PORT datab (122:122:122) (153:153:153))
        (PORT datac (317:317:317) (359:359:359))
        (PORT datad (330:330:330) (388:388:388))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (213:213:213))
        (PORT datab (129:129:129) (178:178:178))
        (PORT datac (125:125:125) (169:169:169))
        (PORT datad (130:130:130) (172:172:172))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_br_cmp)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (917:917:917))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (915:915:915))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_op_rdctl)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (422:422:422))
        (PORT datab (328:328:328) (391:391:391))
        (PORT datac (520:520:520) (623:623:623))
        (PORT datad (804:804:804) (940:940:940))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (915:915:915))
        (PORT asdata (850:850:850) (951:951:951))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_rd_ctl_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (915:915:915))
        (PORT asdata (301:301:301) (344:344:344))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (306:306:306))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (124:124:124) (169:169:169))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_alu_result\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (550:550:550) (653:653:653))
        (PORT datad (655:655:655) (755:755:755))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (203:203:203) (244:244:244))
        (PORT datac (124:124:124) (169:169:169))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\[1\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (905:905:905))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (887:887:887) (890:890:890))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (507:507:507) (593:593:593))
        (PORT datad (158:158:158) (207:207:207))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (915:915:915))
        (PORT asdata (848:848:848) (950:950:950))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\[0\]\[53\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (915:915:915))
        (PORT asdata (301:301:301) (343:343:343))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (407:407:407))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (166:166:166) (163:163:163))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datab (229:229:229) (286:286:286))
        (PORT datac (124:124:124) (168:168:168))
        (PORT datad (228:228:228) (275:275:275))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\[0\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (905:905:905))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (887:887:887) (890:890:890))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (188:188:188))
        (PORT datab (231:231:231) (291:291:291))
        (PORT datac (134:134:134) (177:177:177))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\[1\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (905:905:905))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (887:887:887) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (430:430:430))
        (PORT datab (172:172:172) (231:231:231))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
=======
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (347:347:347) (424:424:424))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_agent_rsp_fifo\|mem\[0\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (905:905:905))
        (PORT asdata (269:269:269) (290:290:290))
        (PORT clrn (887:887:887) (890:890:890))
        (PORT ena (422:422:422) (450:450:450))
=======
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_002\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (639:639:639))
        (PORT datab (417:417:417) (509:509:509))
        (PORT datad (387:387:387) (475:475:475))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (915:915:915))
        (PORT asdata (301:301:301) (343:343:343))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (199:199:199))
        (PORT datac (224:224:224) (285:285:285))
        (PORT datad (141:141:141) (184:184:184))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (PORT datab (134:134:134) (184:184:184))
        (PORT datac (124:124:124) (168:168:168))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (923:923:923))
        (PORT datab (104:104:104) (134:134:134))
        (PORT datac (114:114:114) (140:140:140))
        (PORT datad (129:129:129) (153:153:153))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (202:202:202) (259:259:259))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (888:888:888) (892:892:892))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (199:199:199))
        (PORT datac (224:224:224) (285:285:285))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_waitrequest\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (937:937:937))
        (PORT datab (389:389:389) (454:454:454))
        (PORT datac (779:779:779) (929:929:929))
        (PORT datad (106:106:106) (131:131:131))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (456:456:456))
        (PORT datab (377:377:377) (460:460:460))
        (PORT datac (350:350:350) (425:425:425))
        (PORT datad (352:352:352) (423:423:423))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|av_waitrequest)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (905:905:905))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (916:916:916))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (881:881:881) (885:885:885))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (224:224:224))
        (PORT datab (144:144:144) (177:177:177))
        (PORT datac (786:786:786) (898:898:898))
        (PORT datad (372:372:372) (444:444:444))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (199:199:199))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datad (134:134:134) (174:174:174))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (888:888:888) (892:892:892))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (154:154:154) (207:207:207))
        (PORT datad (370:370:370) (442:442:442))
        (IOPATH datab combout (160:160:160) (156:156:156))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (916:916:916))
        (PORT asdata (294:294:294) (333:333:333))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (139:139:139) (187:187:187))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (923:923:923))
        (PORT datab (1129:1129:1129) (1328:1328:1328))
        (PORT datac (113:113:113) (140:140:140))
        (PORT datad (130:130:130) (154:154:154))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (888:888:888))
        (PORT datab (437:437:437) (527:527:527))
        (PORT datac (168:168:168) (200:200:200))
        (PORT datad (692:692:692) (803:803:803))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (888:888:888) (892:892:892))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|run)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT asdata (717:717:717) (826:826:826))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal11\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (788:788:788))
        (PORT datab (419:419:419) (503:503:503))
        (PORT datac (396:396:396) (480:480:480))
        (PORT datad (387:387:387) (475:475:475))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|collect_data)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (206:206:206))
        (PORT datad (348:348:348) (420:420:420))
        (IOPATH dataa combout (166:166:166) (163:163:163))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (409:409:409))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (290:290:290))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (916:916:916))
        (PORT asdata (339:339:339) (370:370:370))
        (PORT clrn (902:902:902) (908:908:908))
        (PORT ena (668:668:668) (718:718:718))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[9\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (201:201:201))
        (PORT datab (427:427:427) (496:496:496))
        (PORT datac (492:492:492) (589:589:589))
        (PORT datad (643:643:643) (731:731:731))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (345:345:345))
        (PORT datab (441:441:441) (532:532:532))
        (PORT datac (710:710:710) (858:858:858))
        (PORT datad (695:695:695) (806:806:806))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
        (PORT ena (939:939:939) (1051:1051:1051))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (916:916:916))
        (PORT asdata (342:342:342) (373:373:373))
        (PORT clrn (902:902:902) (908:908:908))
        (PORT ena (668:668:668) (718:718:718))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal11\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (497:497:497) (588:588:588))
        (PORT datad (679:679:679) (787:787:787))
        (IOPATH datab combout (167:167:167) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal11\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (421:421:421))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (398:398:398) (483:483:483))
        (PORT datad (167:167:167) (196:196:196))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src0_valid\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (578:578:578) (690:690:690))
        (PORT datac (336:336:336) (391:391:391))
        (PORT datad (538:538:538) (643:643:643))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (885:885:885))
        (PORT datab (445:445:445) (535:535:535))
        (PORT datac (160:160:160) (190:190:190))
        (PORT datad (697:697:697) (809:809:809))
        (IOPATH dataa combout (166:166:166) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (110:110:110))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (105:105:105) (123:123:123))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (916:916:916))
        (PORT asdata (353:353:353) (387:387:387))
        (PORT clrn (902:902:902) (908:908:908))
        (PORT ena (668:668:668) (718:718:718))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (889:889:889))
        (PORT datab (434:434:434) (523:523:523))
        (PORT datac (158:158:158) (185:185:185))
        (PORT datad (689:689:689) (799:799:799))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (888:888:888) (892:892:892))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (916:916:916))
        (PORT asdata (351:351:351) (386:386:386))
        (PORT clrn (902:902:902) (908:908:908))
        (PORT ena (668:668:668) (718:718:718))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (84:84:84))
=======
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (956:956:956) (1115:1115:1115))
        (PORT datac (650:650:650) (765:765:765))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (919:919:919))
        (PORT datab (133:133:133) (182:182:182))
        (PORT datac (109:109:109) (135:135:135))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (715:715:715))
        (PORT datab (451:451:451) (523:523:523))
        (PORT datad (768:768:768) (863:863:863))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (211:211:211))
        (PORT datab (441:441:441) (531:531:531))
        (PORT datac (711:711:711) (858:858:858))
        (PORT datad (694:694:694) (805:805:805))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (897:897:897) (900:900:900))
        (PORT ena (420:420:420) (448:448:448))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (916:916:916))
        (PORT asdata (455:455:455) (492:492:492))
        (PORT clrn (902:902:902) (908:908:908))
        (PORT ena (668:668:668) (718:718:718))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (897:897:897) (900:900:900))
        (PORT ena (420:420:420) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (641:641:641))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datac (603:603:603) (691:691:691))
        (PORT datad (187:187:187) (233:233:233))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (888:888:888))
        (PORT datab (308:308:308) (359:359:359))
        (PORT datac (412:412:412) (500:500:500))
        (PORT datad (690:690:690) (801:801:801))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (897:897:897) (900:900:900))
        (PORT ena (1083:1083:1083) (1178:1178:1178))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (916:916:916))
        (PORT asdata (944:944:944) (1056:1056:1056))
        (PORT clrn (902:902:902) (908:908:908))
        (PORT ena (668:668:668) (718:718:718))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (84:84:84))
=======
      (HOLD asdata (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[1\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (888:888:888) (892:892:892))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (668:668:668) (785:785:785))
        (PORT datad (142:142:142) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (885:885:885))
        (PORT datab (290:290:290) (339:339:339))
        (PORT datac (419:419:419) (508:508:508))
        (PORT datad (695:695:695) (806:806:806))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[0\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (914:914:914))
        (PORT asdata (267:267:267) (286:286:286))
        (PORT clrn (888:888:888) (892:892:892))
        (PORT ena (434:434:434) (461:461:461))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (916:916:916))
        (PORT asdata (791:791:791) (876:876:876))
        (PORT clrn (902:902:902) (908:908:908))
        (PORT ena (668:668:668) (718:718:718))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (554:554:554))
        (PORT datab (531:531:531) (636:636:636))
        (PORT datac (421:421:421) (516:516:516))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_001\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (149:149:149) (200:200:200))
        (PORT datac (134:134:134) (178:178:178))
        (PORT datad (149:149:149) (192:192:192))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (213:213:213))
        (PORT datab (440:440:440) (530:530:530))
        (PORT datac (711:711:711) (858:858:858))
        (PORT datad (694:694:694) (805:805:805))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_agent_rsp_fifo\|mem\[1\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (897:897:897))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (916:916:916))
        (PORT asdata (477:477:477) (519:519:519))
        (PORT clrn (902:902:902) (908:908:908))
        (PORT ena (668:668:668) (718:718:718))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (84:84:84))
=======
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|router\|always1\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (128:128:128) (169:169:169))
        (PORT datad (140:140:140) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (889:889:889))
        (PORT datab (434:434:434) (523:523:523))
        (PORT datac (161:161:161) (190:190:190))
        (PORT datad (690:690:690) (800:800:800))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (916:916:916))
        (PORT asdata (469:469:469) (509:509:509))
        (PORT clrn (902:902:902) (908:908:908))
        (PORT ena (668:668:668) (718:718:718))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|router\|always1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (502:502:502))
        (PORT datab (505:505:505) (585:585:585))
        (PORT datac (391:391:391) (471:471:471))
        (PORT datad (590:590:590) (695:695:695))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|woverflow\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (936:936:936))
        (PORT datab (691:691:691) (807:807:807))
        (PORT datac (778:778:778) (929:929:929))
        (PORT datad (107:107:107) (132:132:132))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (571:571:571))
        (PORT datab (147:147:147) (197:197:197))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (888:888:888))
        (PORT datab (277:277:277) (321:321:321))
        (PORT datac (413:413:413) (501:501:501))
        (PORT datad (691:691:691) (801:801:801))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|r_val\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (108:108:108) (127:127:127))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (916:916:916))
        (PORT asdata (460:460:460) (499:499:499))
        (PORT clrn (902:902:902) (908:908:908))
        (PORT ena (668:668:668) (718:718:718))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (279:279:279))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (886:886:886))
        (PORT datab (171:171:171) (209:209:209))
        (PORT datac (420:420:420) (509:509:509))
        (PORT datad (696:696:696) (807:807:807))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|r_val)
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[11\])
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
<<<<<<< HEAD
        (PORT clrn (891:891:891) (895:895:895))
=======
        (PORT clrn (902:902:902) (908:908:908))
        (PORT ena (762:762:762) (820:820:820))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|r_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (192:192:192))
        (PORT datac (192:192:192) (245:245:245))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (956:956:956))
        (PORT datab (479:479:479) (559:559:559))
        (PORT datac (347:347:347) (416:416:416))
        (PORT datad (357:357:357) (422:422:422))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (656:656:656) (768:768:768))
        (PORT datad (804:804:804) (932:932:932))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (452:452:452))
        (PORT datab (380:380:380) (457:457:457))
        (PORT datac (360:360:360) (426:426:426))
        (PORT datad (363:363:363) (430:430:430))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (473:473:473))
        (PORT datab (367:367:367) (443:443:443))
        (PORT datac (367:367:367) (436:436:436))
        (PORT datad (360:360:360) (427:427:427))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (920:920:920))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (896:896:896) (899:899:899))
        (PORT ena (1073:1073:1073) (1185:1185:1185))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (888:888:888))
        (PORT datab (436:436:436) (526:526:526))
        (PORT datac (266:266:266) (302:302:302))
        (PORT datad (691:691:691) (802:802:802))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (920:920:920))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (896:896:896) (899:899:899))
        (PORT ena (1073:1073:1073) (1185:1185:1185))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (916:916:916))
        (PORT asdata (352:352:352) (387:387:387))
        (PORT clrn (902:902:902) (908:908:908))
        (PORT ena (668:668:668) (718:718:718))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (84:84:84))
=======
      (HOLD asdata (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (885:885:885))
        (PORT datab (444:444:444) (534:534:534))
        (PORT datac (169:169:169) (202:202:202))
        (PORT datad (696:696:696) (808:808:808))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (920:920:920))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (896:896:896) (899:899:899))
        (PORT ena (1073:1073:1073) (1185:1185:1185))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (916:916:916))
        (PORT asdata (468:468:468) (514:514:514))
        (PORT clrn (902:902:902) (908:908:908))
        (PORT ena (668:668:668) (718:718:718))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (920:920:920))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (896:896:896) (899:899:899))
        (PORT ena (1073:1073:1073) (1185:1185:1185))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (887:887:887))
        (PORT datab (186:186:186) (223:223:223))
        (PORT datac (415:415:415) (504:504:504))
        (PORT datad (693:693:693) (804:804:804))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (920:920:920))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (896:896:896) (899:899:899))
        (PORT ena (1073:1073:1073) (1185:1185:1185))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (916:916:916))
        (PORT asdata (352:352:352) (386:386:386))
        (PORT clrn (902:902:902) (908:908:908))
        (PORT ena (668:668:668) (718:718:718))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (84:84:84))
=======
      (HOLD asdata (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (195:195:195) (203:203:203))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (920:920:920))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (896:896:896) (899:899:899))
        (PORT ena (1073:1073:1073) (1185:1185:1185))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (887:887:887))
        (PORT datab (170:170:170) (207:207:207))
        (PORT datac (415:415:415) (503:503:503))
        (PORT datad (692:692:692) (803:803:803))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (916:916:916))
        (PORT asdata (352:352:352) (387:387:387))
        (PORT clrn (902:902:902) (908:908:908))
        (PORT ena (668:668:668) (718:718:718))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (455:455:455))
        (PORT datab (381:381:381) (456:456:456))
        (PORT datac (358:358:358) (431:431:431))
        (PORT datad (351:351:351) (415:415:415))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (891:891:891) (895:895:895))
        (PORT ena (439:439:439) (469:469:469))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (103:103:103) (130:130:130))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (885:885:885))
        (PORT datab (171:171:171) (209:209:209))
        (PORT datac (421:421:421) (511:511:511))
        (PORT datad (697:697:697) (808:808:808))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (891:891:891) (895:895:895))
        (PORT ena (439:439:439) (469:469:469))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (916:916:916))
        (PORT asdata (461:461:461) (500:500:500))
        (PORT clrn (902:902:902) (908:908:908))
        (PORT ena (668:668:668) (718:718:718))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (286:286:286))
        (PORT datab (222:222:222) (281:281:281))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (891:891:891) (895:895:895))
        (PORT ena (439:439:439) (469:469:469))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (279:279:279))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (270:270:270))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (268:268:268))
        (IOPATH dataa combout (166:166:166) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (891:891:891) (895:895:895))
        (PORT ena (439:439:439) (469:469:469))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[5\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (280:280:280))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[6\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (282:282:282))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (192:192:192) (177:177:177))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[7\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (207:207:207) (261:261:261))
        (IOPATH datab combout (191:191:191) (181:181:181))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (891:891:891) (895:895:895))
        (PORT ena (439:439:439) (469:469:469))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[8\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (284:284:284))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[9\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (210:210:210) (264:264:264))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (891:891:891) (895:895:895))
        (PORT ena (439:439:439) (469:469:469))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (793:793:793) (864:864:864))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (576:576:576))
        (PORT datab (532:532:532) (637:637:637))
        (PORT datac (537:537:537) (645:645:645))
        (PORT datad (454:454:454) (520:520:520))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|jtag_rd\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (125:125:125) (160:160:160))
        (PORT datab (117:117:117) (145:145:145))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|jtag_rd)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (793:793:793) (864:864:864))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|jtag_rd_d1)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (914:914:914))
        (PORT asdata (294:294:294) (332:332:332))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (125:125:125) (159:159:159))
        (PORT datad (357:357:357) (436:436:436))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (448:448:448))
        (PORT datab (331:331:331) (394:394:394))
        (PORT datac (186:186:186) (233:233:233))
        (PORT datad (462:462:462) (536:536:536))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (793:793:793) (864:864:864))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (844:844:844) (933:933:933))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (793:793:793) (864:864:864))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (478:478:478))
        (PORT datab (310:310:310) (400:400:400))
        (PORT datac (779:779:779) (917:917:917))
        (PORT datad (520:520:520) (620:620:620))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (259:259:259))
        (PORT datab (326:326:326) (392:392:392))
        (PORT datac (362:362:362) (428:428:428))
        (PORT datad (354:354:354) (423:423:423))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (692:692:692) (761:761:761))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (793:793:793) (864:864:864))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~61)
    (DELAY
      (ABSOLUTE
        (PORT datab (715:715:715) (844:844:844))
        (PORT datac (121:121:121) (164:164:164))
        (PORT datad (356:356:356) (429:429:429))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (793:793:793) (864:864:864))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (517:517:517))
        (PORT datab (632:632:632) (756:756:756))
        (PORT datac (336:336:336) (391:391:391))
        (PORT datad (300:300:300) (362:362:362))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (395:395:395))
        (PORT datab (316:316:316) (383:383:383))
        (PORT datac (348:348:348) (416:416:416))
        (PORT datad (358:358:358) (425:425:425))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (177:177:177))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[34\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (798:798:798))
        (PORT datab (214:214:214) (257:257:257))
        (PORT datac (292:292:292) (329:329:329))
        (PORT datad (493:493:493) (579:579:579))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT asdata (510:510:510) (576:576:576))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (798:798:798) (866:866:866))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (919:919:919))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (631:631:631) (685:685:685))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (793:793:793) (864:864:864))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT asdata (298:298:298) (339:339:339))
        (PORT ena (966:966:966) (1074:1074:1074))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (669:669:669))
        (PORT datab (805:805:805) (938:938:938))
        (PORT datad (484:484:484) (552:552:552))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (468:468:468))
        (PORT datab (378:378:378) (454:454:454))
        (PORT datad (192:192:192) (239:239:239))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (793:793:793) (864:864:864))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (793:793:793) (864:864:864))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[42\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (830:830:830))
        (PORT datab (1178:1178:1178) (1363:1363:1363))
        (PORT datac (781:781:781) (903:903:903))
        (PORT datad (702:702:702) (825:825:825))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (256:256:256))
        (PORT datab (380:380:380) (457:457:457))
        (PORT datac (325:325:325) (389:389:389))
        (PORT datad (364:364:364) (431:431:431))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|address\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[39\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (833:833:833))
        (PORT datab (804:804:804) (944:944:944))
        (PORT datac (752:752:752) (873:873:873))
        (PORT datad (702:702:702) (824:824:824))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|address\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_avalon_reg\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (266:266:266))
        (PORT datab (134:134:134) (184:184:184))
        (PORT datac (128:128:128) (168:168:168))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[10\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (225:225:225) (278:278:278))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_avalon_reg\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (611:611:611))
        (PORT datab (500:500:500) (589:589:589))
        (PORT datac (500:500:500) (585:585:585))
        (PORT datad (515:515:515) (604:604:604))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[11\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (212:212:212) (265:265:265))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_avalon_reg\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (508:508:508))
        (PORT datac (625:625:625) (712:712:712))
        (PORT datad (322:322:322) (375:375:375))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[12\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (269:269:269))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[13\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (284:284:284))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (176:176:176))
        (PORT datab (220:220:220) (279:279:279))
        (PORT datad (103:103:103) (125:125:125))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[14\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (212:212:212) (267:267:267))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (769:769:769))
        (PORT datad (949:949:949) (1098:1098:1098))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[15\]\~43)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (793:793:793) (864:864:864))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (840:840:840))
        (PORT datab (537:537:537) (640:640:640))
        (PORT datad (656:656:656) (767:767:767))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (194:194:194) (249:249:249))
        (PORT datad (362:362:362) (430:430:430))
        (IOPATH datab combout (192:192:192) (181:181:181))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1002:1002:1002) (837:837:837))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (793:793:793) (864:864:864))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (926:926:926))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1063:1063:1063) (1181:1181:1181))
        (PORT ena (586:586:586) (622:622:622))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (793:793:793) (864:864:864))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (454:454:454))
        (PORT datab (214:214:214) (270:270:270))
        (PORT datac (806:806:806) (940:940:940))
        (PORT datad (351:351:351) (415:415:415))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (887:887:887) (890:890:890))
        (PORT ena (628:628:628) (664:664:664))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (793:793:793) (864:864:864))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (453:453:453))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (324:324:324) (388:388:388))
        (IOPATH dataa combout (181:181:181) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (887:887:887) (890:890:890))
        (PORT ena (628:628:628) (664:664:664))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (793:793:793) (864:864:864))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (793:793:793) (864:864:864))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (887:887:887) (890:890:890))
        (PORT ena (628:628:628) (664:664:664))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (956:956:956))
        (PORT datab (198:198:198) (254:254:254))
        (PORT datac (347:347:347) (416:416:416))
        (PORT datad (424:424:424) (495:495:495))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (134:134:134))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (165:165:165) (200:200:200))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (887:887:887) (890:890:890))
        (PORT ena (628:628:628) (664:664:664))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|process_0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (586:586:586))
        (PORT datab (145:145:145) (195:195:195))
        (PORT datac (780:780:780) (885:885:885))
        (PORT datad (233:233:233) (286:286:286))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (349:349:349))
        (PORT datab (385:385:385) (464:464:464))
        (PORT datac (403:403:403) (499:499:499))
        (PORT datad (867:867:867) (1015:1015:1015))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (887:887:887) (890:890:890))
        (PORT ena (628:628:628) (664:664:664))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT asdata (357:357:357) (390:390:390))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (660:660:660) (716:716:716))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (84:84:84))
=======
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT asdata (521:521:521) (584:584:584))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (660:660:660) (716:716:716))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (720:720:720))
        (PORT datab (553:553:553) (647:647:647))
        (PORT datac (316:316:316) (358:358:358))
        (PORT datad (528:528:528) (616:616:616))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (887:887:887) (890:890:890))
        (PORT ena (628:628:628) (664:664:664))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT asdata (820:820:820) (924:924:924))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (660:660:660) (716:716:716))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (181:181:181))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (166:166:166) (176:176:176))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (887:887:887) (890:890:890))
        (PORT ena (663:663:663) (730:730:730))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (192:192:192))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (597:597:597) (722:722:722))
        (PORT datab (552:552:552) (645:645:645))
        (PORT datac (331:331:331) (382:382:382))
        (PORT datad (529:529:529) (618:618:618))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT asdata (828:828:828) (928:928:928))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (660:660:660) (716:716:716))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (188:188:188))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (523:523:523))
        (PORT datab (387:387:387) (466:466:466))
        (PORT datac (292:292:292) (331:331:331))
        (PORT datad (871:871:871) (1019:1019:1019))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (887:887:887) (890:890:890))
        (PORT ena (663:663:663) (730:730:730))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT asdata (462:462:462) (500:500:500))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (660:660:660) (716:716:716))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (84:84:84))
=======
      (HOLD asdata (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (191:191:191))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (887:887:887) (890:890:890))
        (PORT ena (663:663:663) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (645:645:645))
        (PORT datab (342:342:342) (393:393:393))
        (PORT datac (543:543:543) (644:644:644))
        (PORT datad (492:492:492) (564:564:564))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT asdata (488:488:488) (537:537:537))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (660:660:660) (716:716:716))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (458:458:458) (542:542:542))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (887:887:887) (890:890:890))
        (PORT ena (663:663:663) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (387:387:387))
        (PORT datab (506:506:506) (588:588:588))
        (PORT datac (543:543:543) (644:644:644))
        (PORT datad (527:527:527) (617:617:617))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT asdata (900:900:900) (1001:1001:1001))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (660:660:660) (716:716:716))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (887:887:887) (890:890:890))
        (PORT ena (663:663:663) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (572:572:572))
        (PORT datab (479:479:479) (575:575:575))
        (PORT datac (321:321:321) (377:377:377))
        (PORT datad (695:695:695) (810:810:810))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datad (128:128:128) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT asdata (643:643:643) (708:708:708))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (660:660:660) (716:716:716))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (887:887:887) (890:890:890))
        (PORT ena (663:663:663) (730:730:730))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (262:262:262))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (423:423:423))
        (PORT datab (801:801:801) (923:923:923))
        (PORT datac (650:650:650) (766:766:766))
        (PORT datad (393:393:393) (473:473:473))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (522:522:522) (620:620:620))
        (PORT datad (132:132:132) (170:170:170))
        (IOPATH datab combout (167:167:167) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (497:497:497))
        (PORT datab (468:468:468) (544:544:544))
        (PORT datac (673:673:673) (778:778:778))
        (PORT datad (371:371:371) (450:450:450))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (914:914:914))
        (PORT asdata (1101:1101:1101) (1229:1229:1229))
        (PORT clrn (887:887:887) (891:891:891))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT asdata (624:624:624) (681:681:681))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (660:660:660) (716:716:716))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
<<<<<<< HEAD
=======
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (524:524:524) (617:617:617))
        (PORT datac (212:212:212) (263:263:263))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (188:188:188))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (197:197:197))
        (PORT datac (873:873:873) (1026:1026:1026))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (1042:1042:1042))
        (PORT datab (384:384:384) (463:463:463))
        (PORT datac (404:404:404) (500:500:500))
        (PORT datad (165:165:165) (193:193:193))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT asdata (370:370:370) (405:405:405))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (660:660:660) (716:716:716))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (84:84:84))
=======
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (493:493:493) (585:585:585))
        (PORT datad (134:134:134) (174:174:174))
        (IOPATH datab combout (167:167:167) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (188:188:188))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (896:896:896) (1051:1051:1051))
        (PORT datab (388:388:388) (467:467:467))
        (PORT datac (402:402:402) (499:499:499))
        (PORT datad (174:174:174) (205:205:205))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (198:198:198) (241:241:241))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT asdata (454:454:454) (489:489:489))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (660:660:660) (716:716:716))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (971:971:971) (1087:1087:1087))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (191:191:191))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (477:477:477))
        (PORT datab (305:305:305) (394:394:394))
        (PORT datac (468:468:468) (549:549:549))
        (PORT datad (513:513:513) (612:612:612))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (354:354:354))
        (PORT datab (385:385:385) (464:464:464))
        (PORT datac (403:403:403) (500:500:500))
        (PORT datad (868:868:868) (1015:1015:1015))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (692:692:692) (761:761:761))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT asdata (369:369:369) (404:404:404))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (660:660:660) (716:716:716))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (84:84:84))
=======
      (HOLD asdata (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (492:492:492) (573:573:573))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (188:188:188))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (696:696:696) (770:770:770))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (478:478:478))
        (PORT datab (309:309:309) (399:399:399))
        (PORT datac (488:488:488) (576:576:576))
        (PORT datad (519:519:519) (619:619:619))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (1052:1052:1052))
        (PORT datab (388:388:388) (468:468:468))
        (PORT datac (402:402:402) (498:498:498))
        (PORT datad (174:174:174) (206:206:206))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (692:692:692) (761:761:761))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT asdata (615:615:615) (676:676:676))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (660:660:660) (716:716:716))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[9\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (565:565:565))
        (PORT datab (795:795:795) (917:917:917))
        (PORT datac (630:630:630) (743:743:743))
        (PORT datad (740:740:740) (846:846:846))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (192:192:192))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (524:524:524))
        (PORT datab (385:385:385) (464:464:464))
        (PORT datac (179:179:179) (215:215:215))
        (PORT datad (867:867:867) (1014:1014:1014))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (890:890:890) (893:893:893))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT asdata (370:370:370) (404:404:404))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (660:660:660) (716:716:716))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~19)
    (DELAY
      (ABSOLUTE
        (PORT datac (1217:1217:1217) (1425:1425:1425))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[10\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (729:729:729))
        (PORT datab (556:556:556) (676:676:676))
        (PORT datac (560:560:560) (636:636:636))
        (PORT datad (730:730:730) (859:859:859))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (572:572:572))
        (PORT datab (479:479:479) (575:575:575))
        (PORT datac (675:675:675) (780:780:780))
        (PORT datad (314:314:314) (362:362:362))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (897:897:897))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT asdata (660:660:660) (720:720:720))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (660:660:660) (716:716:716))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (84:84:84))
=======
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (553:553:553) (661:661:661))
        (PORT datac (1205:1205:1205) (1396:1396:1396))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (191:191:191))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (347:347:347))
        (PORT datab (468:468:468) (538:538:538))
        (PORT datac (176:176:176) (213:213:213))
        (IOPATH dataa combout (170:170:170) (163:163:163))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[10\])
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~1)
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (222:222:222))
        (PORT datab (302:302:302) (353:353:353))
        (PORT datac (260:260:260) (295:295:295))
        (PORT datad (104:104:104) (121:121:121))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[10\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (895:895:895) (1058:1058:1058))
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (351:351:351))
        (PORT datab (192:192:192) (230:230:230))
        (PORT datac (289:289:289) (328:328:328))
        (PORT datad (175:175:175) (206:206:206))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~15)
    (DELAY
      (ABSOLUTE
        (PORT datac (501:501:501) (591:591:591))
        (PORT datad (697:697:697) (827:827:827))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (171:171:171) (203:203:203))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (167:167:167) (167:167:167))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (195:195:195))
        (PORT datab (553:553:553) (647:647:647))
        (PORT datac (625:625:625) (714:714:714))
        (PORT datad (572:572:572) (690:690:690))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (619:619:619))
        (PORT datac (212:212:212) (263:263:263))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~5)
    (DELAY
      (ABSOLUTE
        (PORT datad (656:656:656) (769:769:769))
        (IOPATH datac combout (190:190:190) (195:195:195))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (519:519:519))
        (PORT datab (342:342:342) (396:396:396))
        (PORT datac (321:321:321) (363:363:363))
        (PORT datad (338:338:338) (387:387:387))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (896:896:896) (1060:1060:1060))
        (PORT datac (517:517:517) (606:606:606))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (399:399:399))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[5\])
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:is_buffer_wrapped)
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (902:902:902) (908:908:908))
        (PORT ena (625:625:625) (672:672:672))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[5\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (829:829:829))
        (PORT datab (1034:1034:1034) (1214:1214:1214))
        (PORT datac (128:128:128) (169:169:169))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~22)
    (DELAY
      (ABSOLUTE
        (PORT datac (1232:1232:1232) (1441:1441:1441))
        (PORT datad (194:194:194) (245:245:245))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|run\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (614:614:614) (727:727:727))
        (PORT datac (531:531:531) (626:626:626))
        (PORT datad (642:642:642) (754:754:754))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|run)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (905:905:905) (911:911:911))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (918:918:918))
        (PORT asdata (539:539:539) (618:618:618))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (904:904:904))
        (PORT d (37:37:37) (50:50:50))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (918:918:918))
        (PORT asdata (300:300:300) (342:342:342))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[6\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datab (1117:1117:1117) (1298:1298:1298))
        (PORT datad (133:133:133) (171:171:171))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (189:189:189))
        (PORT datab (143:143:143) (191:191:191))
        (PORT datac (123:123:123) (167:167:167))
        (PORT datad (198:198:198) (245:245:245))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (813:813:813))
        (PORT datac (733:733:733) (857:857:857))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (271:271:271))
        (PORT datab (313:313:313) (379:379:379))
        (PORT datac (124:124:124) (168:168:168))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (918:918:918))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (438:438:438))
        (PORT datab (537:537:537) (642:642:642))
        (PORT datac (484:484:484) (555:555:555))
        (PORT datad (511:511:511) (605:605:605))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (918:918:918))
        (PORT asdata (666:666:666) (732:732:732))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (844:844:844) (933:933:933))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (918:918:918))
        (PORT asdata (300:300:300) (342:342:342))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
=======
      (HOLD asdata (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[7\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (539:539:539) (643:643:643))
        (PORT datac (1002:1002:1002) (1161:1161:1161))
        (PORT datad (359:359:359) (432:432:432))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (369:369:369))
        (PORT datab (216:216:216) (276:276:276))
        (PORT datac (123:123:123) (167:167:167))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (160:160:160) (156:156:156))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[19\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (731:731:731))
        (PORT datac (475:475:475) (558:558:558))
        (PORT datad (542:542:542) (653:653:653))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (193:193:193))
        (PORT datab (326:326:326) (391:391:391))
        (PORT datac (199:199:199) (252:252:252))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (542:542:542))
        (PORT datab (532:532:532) (638:638:638))
        (PORT datad (421:421:421) (523:523:523))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|data_out\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (127:127:127) (168:168:168))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (143:143:143))
        (PORT datab (637:637:637) (735:735:735))
        (PORT datac (128:128:128) (176:176:176))
        (PORT datad (129:129:129) (173:173:173))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (342:342:342) (395:395:395))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|data_out\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (890:890:890) (893:893:893))
        (PORT ena (1380:1380:1380) (1551:1551:1551))
=======
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|readdata\[9\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1524:1524:1524) (1769:1769:1769))
        (PORT datac (348:348:348) (417:417:417))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (168:168:168))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (892:892:892) (895:895:895))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (589:589:589))
        (PORT datab (839:839:839) (969:969:969))
        (PORT datac (354:354:354) (400:400:400))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (286:286:286))
        (PORT datab (134:134:134) (184:184:184))
        (PORT datac (620:620:620) (720:720:720))
        (PORT datad (128:128:128) (169:169:169))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (822:822:822))
        (PORT datac (192:192:192) (225:225:225))
        (PORT datad (560:560:560) (684:684:684))
        (IOPATH dataa combout (166:166:166) (163:163:163))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (273:273:273))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (210:210:210) (263:263:263))
        (PORT datad (127:127:127) (168:168:168))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (PORT datab (216:216:216) (274:274:274))
        (PORT datac (202:202:202) (257:257:257))
        (PORT datad (190:190:190) (239:239:239))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (216:216:216) (258:258:258))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT asdata (793:793:793) (896:896:896))
        (PORT clrn (892:892:892) (895:895:895))
=======
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (573:573:573))
        (PORT datab (146:146:146) (195:195:195))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (293:293:293))
        (PORT datab (314:314:314) (386:386:386))
        (PORT datac (191:191:191) (241:241:241))
        (PORT datad (197:197:197) (247:247:247))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT asdata (369:369:369) (416:416:416))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (200:200:200))
        (PORT datab (390:390:390) (476:476:476))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (330:330:330))
        (PORT datab (203:203:203) (260:260:260))
        (PORT datac (193:193:193) (242:242:242))
        (PORT datad (303:303:303) (365:365:365))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (908:908:908))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (884:884:884) (888:888:888))
        (PORT ena (488:488:488) (524:524:524))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datad (132:132:132) (172:172:172))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT asdata (379:379:379) (433:433:433))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (884:884:884) (888:888:888))
        (PORT ena (488:488:488) (524:524:524))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (387:387:387))
        (PORT datab (228:228:228) (284:284:284))
        (PORT datac (193:193:193) (242:242:242))
        (PORT datad (205:205:205) (252:252:252))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (274:274:274))
        (PORT datab (148:148:148) (199:199:199))
        (PORT datac (135:135:135) (179:179:179))
        (PORT datad (135:135:135) (175:175:175))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT asdata (370:370:370) (417:417:417))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (434:434:434))
        (PORT datab (150:150:150) (201:201:201))
        (PORT datac (137:137:137) (181:181:181))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (662:662:662) (778:778:778))
        (PORT datac (193:193:193) (242:242:242))
        (PORT datad (205:205:205) (253:253:253))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|fifo_AE)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (884:884:884) (888:888:888))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|ien_AE\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (935:935:935))
        (PORT datab (692:692:692) (808:808:808))
        (PORT datac (779:779:779) (929:929:929))
        (PORT datad (107:107:107) (131:131:131))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (303:303:303) (356:356:356))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|ien_AE)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (904:904:904))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (887:887:887) (890:890:890))
        (PORT ena (819:819:819) (904:904:904))
=======
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT asdata (302:302:302) (345:345:345))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[9\])
    (DELAY
      (ABSOLUTE
        (PORT datab (368:368:368) (440:440:440))
        (PORT datad (370:370:370) (443:443:443))
        (IOPATH datab combout (167:167:167) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datac (125:125:125) (170:170:170))
        (PORT datad (127:127:127) (168:168:168))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (276:276:276))
        (PORT datab (104:104:104) (134:134:134))
        (PORT datac (124:124:124) (168:168:168))
        (PORT datad (125:125:125) (166:166:166))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (890:890:890) (893:893:893))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (561:561:561))
        (PORT datab (534:534:534) (640:640:640))
        (PORT datac (416:416:416) (509:509:509))
        (PORT datad (514:514:514) (605:605:605))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (324:324:324) (380:380:380))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (1108:1108:1108) (1269:1269:1269))
        (PORT datad (476:476:476) (538:538:538))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (294:294:294))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (117:117:117) (159:159:159))
        (PORT datad (125:125:125) (167:167:167))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (209:209:209))
        (PORT datab (346:346:346) (414:414:414))
        (PORT datad (528:528:528) (627:627:627))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (209:209:209) (266:266:266))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|data_out\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_crc\|data_out\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (890:890:890) (893:893:893))
        (PORT ena (1380:1380:1380) (1551:1551:1551))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (213:213:213))
        (PORT datab (140:140:140) (192:192:192))
        (PORT datac (189:189:189) (236:236:236))
        (PORT datad (206:206:206) (263:263:263))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|readdata\[17\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1041:1041:1041) (1221:1221:1221))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (184:184:184))
        (PORT datab (130:130:130) (177:177:177))
        (PORT datac (202:202:202) (257:257:257))
        (PORT datad (190:190:190) (239:239:239))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (918:918:918))
        (PORT asdata (653:653:653) (733:733:733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (890:890:890) (893:893:893))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (918:918:918))
        (PORT asdata (299:299:299) (340:340:340))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[32\])
    (DELAY
      (ABSOLUTE
        (PORT datab (531:531:531) (629:629:629))
        (PORT datac (865:865:865) (1013:1013:1013))
        (PORT datad (873:873:873) (1027:1027:1027))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (187:187:187))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (122:122:122) (165:165:165))
        (PORT datad (127:127:127) (170:170:170))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~6)
    (DELAY
      (ABSOLUTE
        (PORT datad (1003:1003:1003) (1169:1169:1169))
        (IOPATH datac combout (190:190:190) (195:195:195))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (182:182:182))
        (PORT datab (174:174:174) (213:213:213))
        (PORT datac (120:120:120) (164:164:164))
        (PORT datad (129:129:129) (171:171:171))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (1391:1391:1391))
        (PORT datad (611:611:611) (709:709:709))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (465:465:465) (548:548:548))
        (PORT datad (1163:1163:1163) (1360:1360:1360))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (915:915:915))
        (PORT asdata (847:847:847) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (579:579:579) (665:665:665))
        (PORT datad (1163:1163:1163) (1361:1361:1361))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (270:270:270))
        (PORT datab (134:134:134) (184:184:184))
        (PORT datac (123:123:123) (167:167:167))
        (PORT datad (210:210:210) (266:266:266))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~11)
    (DELAY
      (ABSOLUTE
        (PORT datad (1003:1003:1003) (1169:1169:1169))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (397:397:397) (486:486:486))
        (PORT datad (1003:1003:1003) (1169:1169:1169))
        (IOPATH datab combout (167:167:167) (167:167:167))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (915:915:915))
        (PORT asdata (300:300:300) (342:342:342))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (266:266:266))
        (PORT datab (133:133:133) (181:181:181))
        (PORT datac (121:121:121) (163:163:163))
        (PORT datad (208:208:208) (263:263:263))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (738:738:738) (861:861:861))
        (PORT datad (1003:1003:1003) (1169:1169:1169))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|jupdate\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (571:571:571))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datac (298:298:298) (355:355:355))
        (PORT datad (103:103:103) (121:121:121))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT asdata (374:374:374) (417:417:417))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|jupdate\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (108:108:108))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (269:269:269))
        (PORT datab (136:136:136) (185:185:185))
        (PORT datac (363:363:363) (441:441:441))
        (PORT datad (126:126:126) (166:166:166))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|jupdate)
    (DELAY
      (ABSOLUTE
        (PORT clk (933:933:933) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1060:1060:1060) (1173:1173:1173))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (918:918:918))
        (PORT asdata (540:540:540) (616:616:616))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|jupdate1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (140:140:140))
        (PORT datab (203:203:203) (261:261:261))
        (PORT datac (360:360:360) (438:438:438))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|jupdate1)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (922:922:922))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|jupdate2\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (918:918:918))
        (PORT asdata (665:665:665) (729:729:729))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|jupdate2)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (922:922:922))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (901:901:901))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (918:918:918))
        (PORT asdata (299:299:299) (340:340:340))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (195:195:195))
        (PORT datab (372:372:372) (445:445:445))
        (PORT datac (122:122:122) (165:165:165))
        (PORT datad (132:132:132) (170:170:170))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (108:108:108))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (128:128:128) (175:175:175))
        (PORT datad (163:163:163) (192:192:192))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[5\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (491:491:491))
        (PORT datab (388:388:388) (466:466:466))
        (PORT datac (352:352:352) (438:438:438))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (926:926:926))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1063:1063:1063) (1181:1181:1181))
        (PORT ena (750:750:750) (817:817:817))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (268:268:268))
        (PORT datab (350:350:350) (426:426:426))
        (PORT datac (202:202:202) (257:257:257))
        (PORT datad (190:190:190) (238:238:238))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (201:201:201) (245:245:245))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (439:439:439) (502:502:502))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write1)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (922:922:922))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (306:306:306))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datad (121:121:121) (161:161:161))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write2)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (922:922:922))
        (PORT asdata (304:304:304) (348:348:348))
        (PORT clrn (898:898:898) (901:901:901))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (905:905:905) (911:911:911))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD asdata (posedge clk) (84:84:84))
=======
      (HOLD d (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (194:194:194))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (190:190:190) (195:195:195))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|process_0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (588:588:588))
        (PORT datab (148:148:148) (198:198:198))
        (PORT datad (234:234:234) (286:286:286))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|final_trigger_set\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (650:650:650) (754:754:754))
        (PORT datad (349:349:349) (421:421:421))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|t_pause\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (431:431:431))
        (PORT datab (380:380:380) (466:466:466))
        (PORT datac (173:173:173) (207:207:207))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|t_pause\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (PORT datab (202:202:202) (259:259:259))
        (PORT datac (380:380:380) (463:463:463))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|final_trigger_set)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (895:895:895) (901:901:901))
        (PORT ena (835:835:835) (922:922:922))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (719:719:719))
        (PORT datab (554:554:554) (648:648:648))
        (PORT datac (322:322:322) (373:373:373))
        (PORT datad (527:527:527) (616:616:616))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|t_pause)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (922:922:922))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (901:901:901))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (909:909:909))
        (PORT asdata (680:680:680) (762:762:762))
        (PORT clrn (895:895:895) (901:901:901))
        (PORT ena (835:835:835) (922:922:922))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|ac\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (200:200:200))
        (PORT datac (130:130:130) (172:172:172))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|ac\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (677:677:677))
        (PORT datab (506:506:506) (588:588:588))
        (PORT datad (571:571:571) (652:652:652))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (335:335:335) (396:396:396))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|done\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (597:597:597) (722:722:722))
        (PORT datad (531:531:531) (618:618:618))
        (IOPATH dataa combout (165:165:165) (163:163:163))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|ac)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (904:904:904))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (887:887:887) (890:890:890))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:done)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (902:902:902) (908:908:908))
        (PORT ena (625:625:625) (672:672:672))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
=======
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_enable_delayed\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (216:216:216) (268:268:268))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (901:901:901))
        (PORT asdata (547:547:547) (626:626:626))
        (PORT clrn (883:883:883) (887:887:887))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_enable_delayed)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (550:550:550))
        (PORT datab (529:529:529) (635:635:635))
        (PORT datad (416:416:416) (516:516:516))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (821:821:821))
        (PORT datac (202:202:202) (243:243:243))
        (PORT datad (560:560:560) (684:684:684))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|base_address\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (724:724:724))
        (PORT datab (551:551:551) (644:644:644))
        (PORT datad (530:530:530) (619:619:619))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (191:191:191) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:base_address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (916:916:916))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (902:902:902) (908:908:908))
        (PORT ena (625:625:625) (672:672:672))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT asdata (531:531:531) (604:604:604))
        (PORT clrn (892:892:892) (895:895:895))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|current_segment_delayed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (916:916:916))
        (PORT asdata (390:390:390) (441:441:441))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|data_out\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|segment_shift_var\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (575:575:575))
        (PORT datab (559:559:559) (667:667:667))
        (PORT datac (631:631:631) (732:732:732))
        (PORT datad (493:493:493) (565:565:565))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|data_out\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (897:897:897))
        (PORT ena (1059:1059:1059) (1176:1176:1176))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:segment_shift_var)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (902:902:902) (908:908:908))
        (PORT ena (435:435:435) (467:467:467))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|readdata\[10\])
    (DELAY
      (ABSOLUTE
        (PORT datac (1509:1509:1509) (1751:1751:1751))
        (PORT datad (343:343:343) (410:410:410))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|wdecoder\|auto_generated\|eq_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (283:283:283))
        (PORT datab (510:510:510) (608:608:608))
        (PORT datad (132:132:132) (170:170:170))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (892:892:892) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (791:791:791) (868:868:868))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
=======
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[33\])
    (DELAY
      (ABSOLUTE
        (PORT datab (748:748:748) (888:888:888))
        (PORT datac (881:881:881) (1045:1045:1045))
        (PORT datad (349:349:349) (421:421:421))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (337:337:337) (398:398:398))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (1024:1024:1024) (1197:1197:1197))
        (PORT datad (128:128:128) (169:169:169))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|wdecoder\|auto_generated\|eq_node\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (294:294:294))
        (PORT datab (175:175:175) (231:231:231))
        (PORT datac (492:492:492) (588:588:588))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~17)
    (DELAY
      (ABSOLUTE
        (PORT datac (524:524:524) (619:619:619))
        (PORT datad (1162:1162:1162) (1360:1360:1360))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (664:664:664) (727:727:727))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (517:517:517) (614:614:614))
        (PORT datac (1065:1065:1065) (1252:1252:1252))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (197:197:197))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (681:681:681) (813:813:813))
        (PORT datac (1011:1011:1011) (1189:1189:1189))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (284:284:284))
        (PORT datab (167:167:167) (222:222:222))
        (PORT datac (987:987:987) (1157:1157:1157))
        (PORT datad (389:389:389) (473:473:473))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|acq_buf_read_reset\~0)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT datac (699:699:699) (826:826:826))
        (PORT datad (1163:1163:1163) (1361:1361:1361))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
        (PORT dataa (584:584:584) (691:691:691))
        (PORT datac (669:669:669) (794:794:794))
        (PORT datad (483:483:483) (563:563:563))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (718:718:718) (830:830:830))
        (PORT datac (351:351:351) (408:408:408))
        (PORT datad (660:660:660) (785:785:785))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_comb_bita0\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (903:903:903))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_reg_bit\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (600:600:600))
        (PORT datab (377:377:377) (444:444:444))
        (PORT datac (133:133:133) (177:177:177))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (915:915:915))
        (PORT asdata (536:536:536) (609:609:609))
        (PORT clrn (889:889:889) (892:892:892))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (201:201:201))
        (PORT datab (143:143:143) (196:196:196))
        (PORT datac (129:129:129) (175:175:175))
        (PORT datad (129:129:129) (171:171:171))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (644:644:644))
        (PORT datab (373:373:373) (458:458:458))
        (PORT datac (995:995:995) (1155:1155:1155))
        (PORT datad (304:304:304) (347:347:347))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (91:91:91) (114:114:114))
        (PORT datad (127:127:127) (168:168:168))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (985:985:985) (1106:1106:1106))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (653:653:653) (721:721:721))
        (PORT sload (402:402:402) (441:441:441))
        (PORT ena (511:511:511) (543:543:543))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
=======
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (567:567:567) (680:680:680))
        (PORT datad (498:498:498) (589:589:589))
        (IOPATH datab combout (167:167:167) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xraddr\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (648:648:648) (775:775:775))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xraddr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1129:1129:1129) (1272:1272:1272))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
=======
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[14\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (637:637:637))
        (PORT datab (388:388:388) (466:466:466))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (280:280:280))
        (PORT datab (213:213:213) (268:268:268))
        (PORT datad (148:148:148) (193:193:193))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (510:510:510) (608:608:608))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1129:1129:1129) (1272:1272:1272))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (348:348:348) (400:400:400))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (224:224:224) (273:273:273))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (895:895:895) (901:901:901))
        (PORT ena (835:835:835) (922:922:922))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (696:696:696) (770:770:770))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (194:194:194) (239:239:239))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (384:384:384))
        (PORT datab (376:376:376) (461:461:461))
        (PORT datac (524:524:524) (624:624:624))
        (PORT datad (511:511:511) (616:616:616))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (985:985:985) (1106:1106:1106))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (340:340:340) (402:402:402))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[15\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (436:436:436))
        (PORT datac (838:838:838) (995:995:995))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (664:664:664) (727:727:727))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[13\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datad (369:369:369) (436:436:436))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (338:338:338) (399:399:399))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (901:901:901))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (884:884:884) (887:887:887))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (791:791:791) (868:868:868))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
=======
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (551:551:551))
        (PORT datab (530:530:530) (635:635:635))
        (PORT datac (425:425:425) (520:520:520))
        (PORT datad (203:203:203) (251:251:251))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (461:461:461))
        (PORT datab (691:691:691) (818:818:818))
        (PORT datad (341:341:341) (411:411:411))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (495:495:495) (589:589:589))
        (PORT datad (680:680:680) (803:803:803))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (923:923:923))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (978:978:978) (1100:1100:1100))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (1029:1029:1029) (1201:1201:1201))
        (PORT datad (127:127:127) (169:169:169))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (909:909:909))
        (PORT asdata (651:651:651) (722:722:722))
        (PORT clrn (895:895:895) (901:901:901))
        (PORT ena (835:835:835) (922:922:922))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (859:859:859) (1019:1019:1019))
        (PORT datad (128:128:128) (170:170:170))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (1080:1080:1080) (1268:1268:1268))
        (PORT datad (520:520:520) (610:610:610))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (1217:1217:1217) (1425:1425:1425))
        (PORT datad (128:128:128) (169:169:169))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[25\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (615:615:615))
        (PORT datac (960:960:960) (1116:1116:1116))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~28)
    (DELAY
      (ABSOLUTE
        (PORT datac (498:498:498) (587:587:587))
        (PORT datad (693:693:693) (815:815:815))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (168:168:168))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[27\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (578:578:578))
        (PORT datab (141:141:141) (190:190:190))
        (PORT datad (341:341:341) (409:409:409))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (562:562:562) (674:674:674))
        (PORT datad (497:497:497) (586:586:586))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[28\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datab (394:394:394) (484:484:484))
        (PORT datad (523:523:523) (611:611:611))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (351:351:351) (417:417:417))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[15\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (963:963:963))
        (PORT datab (890:890:890) (1069:1069:1069))
        (PORT datac (311:311:311) (360:360:360))
        (PORT datad (702:702:702) (811:811:811))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (664:664:664) (727:727:727))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_logic_op_raw\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (582:582:582) (707:707:707))
        (PORT datab (531:531:531) (632:632:632))
        (PORT datac (401:401:401) (493:493:493))
        (PORT datad (354:354:354) (414:414:414))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (349:349:349) (414:414:414))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_logic_op\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (94:94:94) (118:118:118))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_logic_op\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (904:904:904))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (791:791:791) (868:868:868))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (417:417:417) (515:515:515))
        (PORT datac (651:651:651) (745:745:745))
        (PORT datad (288:288:288) (324:324:324))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (670:670:670))
        (PORT datab (692:692:692) (819:819:819))
        (PORT datad (346:346:346) (415:415:415))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (923:923:923))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (978:978:978) (1100:1100:1100))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (918:918:918))
        (PORT asdata (907:907:907) (1032:1032:1032))
        (PORT clrn (892:892:892) (895:895:895))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT asdata (280:280:280) (300:300:300))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (647:647:647) (700:700:700))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (1082:1082:1082) (1270:1270:1270))
        (PORT datad (675:675:675) (799:799:799))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT asdata (543:543:543) (624:624:624))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[16\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (299:299:299))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (356:356:356) (428:428:428))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (538:538:538) (610:610:610))
        (PORT clrn (884:884:884) (888:888:888))
        (PORT sload (971:971:971) (1099:1099:1099))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (826:826:826) (913:913:913))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
=======
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (540:540:540))
        (PORT datab (533:533:533) (639:639:639))
        (PORT datac (349:349:349) (418:418:418))
        (PORT datad (422:422:422) (524:524:524))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (357:357:357) (429:429:429))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (418:418:418) (516:516:516))
        (PORT datac (650:650:650) (745:745:745))
        (PORT datad (301:301:301) (341:341:341))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (804:804:804) (880:880:880))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (914:914:914))
        (PORT asdata (667:667:667) (752:752:752))
        (PORT clrn (887:887:887) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[10\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (428:428:428))
        (PORT datab (362:362:362) (442:442:442))
        (PORT datad (675:675:675) (792:792:792))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~23)
    (DELAY
      (ABSOLUTE
        (PORT datac (1026:1026:1026) (1199:1199:1199))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (923:923:923))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (978:978:978) (1100:1100:1100))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[17\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (285:285:285))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT asdata (282:282:282) (302:302:302))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (647:647:647) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[18\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (301:301:301))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (348:348:348) (420:420:420))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (753:753:753) (840:840:840))
        (PORT clrn (884:884:884) (888:888:888))
        (PORT sload (971:971:971) (1099:1099:1099))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (551:551:551))
        (PORT datab (530:530:530) (635:635:635))
        (PORT datac (426:426:426) (521:521:521))
        (PORT datad (805:805:805) (927:927:927))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~25)
    (DELAY
      (ABSOLUTE
        (PORT datac (641:641:641) (759:759:759))
        (PORT datad (127:127:127) (168:168:168))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (370:370:370) (449:449:449))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[18\])
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[12\])
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
<<<<<<< HEAD
=======
        (PORT ena (826:826:826) (913:913:913))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (843:843:843))
        (PORT datab (529:529:529) (631:631:631))
        (PORT datad (652:652:652) (762:762:762))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (371:371:371) (450:450:450))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[18\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (554:554:554))
        (PORT datab (753:753:753) (897:897:897))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (804:804:804) (880:880:880))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (486:486:486))
        (PORT datab (401:401:401) (489:489:489))
        (PORT datad (361:361:361) (432:432:432))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[12\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (381:381:381))
        (PORT datab (220:220:220) (279:279:279))
        (PORT datac (719:719:719) (856:856:856))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|data_out\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT asdata (672:672:672) (765:765:765))
        (PORT clrn (892:892:892) (895:895:895))
        (PORT ena (1252:1252:1252) (1401:1401:1401))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (920:920:920))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1130:1130:1130) (1274:1274:1274))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|readdata\[24\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1509:1509:1509) (1755:1755:1755))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (892:892:892) (895:895:895))
=======
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (909:909:909))
        (PORT asdata (533:533:533) (580:580:580))
        (PORT clrn (895:895:895) (901:901:901))
        (PORT ena (835:835:835) (922:922:922))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (610:610:610))
        (PORT datab (1108:1108:1108) (1277:1277:1277))
        (PORT datac (497:497:497) (584:584:584))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (674:674:674))
        (PORT datab (490:490:490) (584:584:584))
        (PORT datac (350:350:350) (407:407:407))
        (PORT datad (330:330:330) (383:383:383))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (363:363:363) (440:440:440))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data\[0\])
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[15\])
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
<<<<<<< HEAD
        (PORT clrn (894:894:894) (898:898:898))
        (PORT ena (1051:1051:1051) (970:970:970))
=======
        (PORT ena (825:825:825) (910:910:910))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[24\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (960:960:960))
        (PORT datab (894:894:894) (1073:1073:1073))
        (PORT datad (307:307:307) (352:352:352))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (363:363:363) (439:439:439))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_unsigned_lo_imm16\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (647:647:647))
        (PORT datab (317:317:317) (371:371:371))
        (PORT datac (338:338:338) (392:392:392))
        (PORT datad (111:111:111) (133:133:133))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_unsigned_lo_imm16\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (535:535:535))
        (PORT datab (657:657:657) (762:762:762))
        (PORT datac (629:629:629) (748:748:748))
        (PORT datad (447:447:447) (513:513:513))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (813:813:813) (894:894:894))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[15\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (367:367:367) (448:448:448))
        (PORT datac (723:723:723) (860:860:860))
        (PORT datad (192:192:192) (238:238:238))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (920:920:920))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1130:1130:1130) (1274:1274:1274))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_unsigned_lo_imm16\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (537:537:537))
        (PORT datab (336:336:336) (392:392:392))
        (PORT datac (633:633:633) (753:753:753))
        (PORT datad (172:172:172) (202:202:202))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (506:506:506) (591:591:591))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (907:907:907))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_unsigned_lo_imm16\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (148:148:148))
        (PORT datab (116:116:116) (144:144:144))
        (PORT datac (403:403:403) (511:511:511))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (475:475:475) (567:567:567))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_unsigned_lo_imm16)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (922:922:922) (1011:1011:1011))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_hi\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (733:733:733))
        (PORT datad (914:914:914) (1056:1056:1056))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (811:811:811) (924:924:924))
        (PORT clrn (900:900:900) (903:903:903))
        (PORT sclr (344:344:344) (394:394:394))
        (PORT sload (540:540:540) (618:618:618))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (907:907:907))
        (PORT asdata (502:502:502) (562:562:562))
        (PORT ena (994:994:994) (1103:1103:1103))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (691:691:691) (796:796:796))
        (PORT datac (635:635:635) (714:714:714))
        (PORT datad (805:805:805) (967:967:967))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[16\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (257:257:257))
        (PORT datac (722:722:722) (860:860:860))
        (PORT datad (358:358:358) (434:434:434))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (920:920:920))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1130:1130:1130) (1274:1274:1274))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
=======
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (357:357:357) (425:425:425))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (918:918:918))
        (PORT asdata (370:370:370) (416:416:416))
        (PORT clrn (892:892:892) (895:895:895))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (485:485:485))
        (PORT datab (401:401:401) (489:489:489))
        (PORT datad (361:361:361) (432:432:432))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[26\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (422:422:422))
        (PORT datab (883:883:883) (1061:1061:1061))
        (PORT datad (788:788:788) (939:939:939))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (368:368:368) (438:438:438))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1452:1452:1452) (1639:1639:1639))
        (PORT clrn (900:900:900) (903:903:903))
        (PORT sclr (344:344:344) (394:394:394))
        (PORT sload (540:540:540) (618:618:618))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (826:826:826) (913:913:913))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_mem_byte_en\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (708:708:708))
        (PORT datab (138:138:138) (173:173:173))
        (PORT datac (311:311:311) (361:361:361))
        (PORT datad (586:586:586) (673:673:673))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (907:907:907))
        (PORT asdata (2419:2419:2419) (2799:2799:2799))
        (PORT ena (994:994:994) (1103:1103:1103))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_byteenable\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (897:897:897))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[35\])
    (DELAY
      (ABSOLUTE
        (PORT datab (744:744:744) (884:884:884))
        (PORT datac (882:882:882) (1047:1047:1047))
        (PORT datad (352:352:352) (428:428:428))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[19\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (276:276:276))
        (PORT datac (720:720:720) (858:858:858))
        (PORT datad (350:350:350) (423:423:423))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (202:202:202) (233:233:233))
        (PORT d[1] (356:356:356) (411:411:411))
        (PORT d[2] (370:370:370) (429:429:429))
        (PORT d[3] (204:204:204) (235:235:235))
        (PORT d[4] (523:523:523) (602:602:602))
        (PORT d[5] (353:353:353) (407:407:407))
        (PORT d[6] (370:370:370) (426:426:426))
        (PORT d[7] (537:537:537) (616:616:616))
        (PORT d[9] (349:349:349) (400:400:400))
        (PORT d[10] (508:508:508) (584:584:584))
        (PORT d[11] (529:529:529) (611:611:611))
        (PORT d[12] (212:212:212) (246:246:246))
        (PORT d[13] (349:349:349) (400:400:400))
        (PORT d[14] (213:213:213) (247:247:247))
        (PORT d[15] (522:522:522) (605:605:605))
        (PORT d[16] (716:716:716) (832:832:832))
        (PORT clk (1095:1095:1095) (1115:1115:1115))
        (PORT ena (1019:1019:1019) (978:978:978))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (370:370:370) (412:412:412))
        (PORT d[1] (532:532:532) (612:612:612))
        (PORT d[2] (502:502:502) (575:575:575))
        (PORT d[3] (506:506:506) (576:576:576))
        (PORT d[4] (523:523:523) (601:601:601))
        (PORT d[5] (502:502:502) (577:577:577))
        (PORT d[6] (496:496:496) (568:568:568))
        (PORT d[7] (530:530:530) (619:619:619))
        (PORT d[8] (543:543:543) (634:634:634))
        (PORT clk (1093:1093:1093) (1113:1113:1113))
        (PORT ena (1016:1016:1016) (977:977:977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (658:658:658) (699:699:699))
        (PORT clk (1093:1093:1093) (1113:1113:1113))
        (PORT ena (1016:1016:1016) (977:977:977))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (920:920:920))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1130:1130:1130) (1274:1274:1274))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (925:925:925))
        (PORT asdata (797:797:797) (902:902:902))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (907:907:907))
        (PORT asdata (2149:2149:2149) (2412:2412:2412))
        (PORT ena (973:973:973) (1075:1075:1075))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (533:533:533) (611:611:611))
        (PORT d[1] (691:691:691) (783:783:783))
        (PORT clk (1095:1095:1095) (1115:1115:1115))
        (PORT ena (1019:1019:1019) (978:978:978))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1901:1901:1901) (2169:2169:2169))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1115:1115:1115))
        (PORT d[0] (1019:1019:1019) (978:978:978))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1116:1116:1116))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1116:1116:1116))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (907:907:907))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (994:994:994) (1103:1103:1103))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[20\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (260:260:260))
        (PORT datab (218:218:218) (276:276:276))
        (PORT datac (559:559:559) (670:670:670))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1116:1116:1116))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1116:1116:1116))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (615:615:615) (626:626:626))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1197:1197:1197) (1357:1357:1357))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (487:487:487) (567:567:567))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (616:616:616) (627:627:627))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1932:1932:1932) (2216:2216:2216))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (616:616:616) (627:627:627))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (616:616:616) (627:627:627))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (262:262:262))
        (PORT datab (395:395:395) (465:465:465))
        (PORT datac (1016:1016:1016) (1178:1178:1178))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (907:907:907))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (973:973:973) (1075:1075:1075))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (907:907:907))
        (PORT asdata (2106:2106:2106) (2388:2388:2388))
        (PORT ena (994:994:994) (1103:1103:1103))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (691:691:691) (795:795:795))
        (PORT datac (718:718:718) (852:852:852))
        (PORT datad (805:805:805) (967:967:967))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[22\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (272:272:272))
        (PORT datac (551:551:551) (661:661:661))
        (PORT datad (200:200:200) (251:251:251))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (918:918:918))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1197:1197:1197) (1357:1357:1357))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (918:918:918))
        (PORT asdata (365:365:365) (413:413:413))
        (PORT clrn (892:892:892) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (486:486:486))
        (PORT datab (405:405:405) (495:495:495))
        (PORT datad (366:366:366) (438:438:438))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (358:358:358) (429:429:429))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (793:793:793))
        (PORT datab (492:492:492) (586:586:586))
        (PORT datac (353:353:353) (409:409:409))
        (PORT datad (539:539:539) (647:647:647))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT ena (1051:1051:1051) (970:970:970))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (907:907:907))
        (PORT asdata (652:652:652) (741:741:741))
        (PORT ena (973:973:973) (1075:1075:1075))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (84:84:84))
=======
      (HOLD asdata (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[27\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (969:969:969))
        (PORT datab (884:884:884) (1062:1062:1062))
        (PORT datad (352:352:352) (404:404:404))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (907:907:907))
        (PORT asdata (550:550:550) (623:623:623))
        (PORT ena (994:994:994) (1103:1103:1103))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1069:1069:1069) (1198:1198:1198))
        (PORT clrn (900:900:900) (903:903:903))
        (PORT sclr (344:344:344) (394:394:394))
        (PORT sload (540:540:540) (618:618:618))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|data_out\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (497:497:497) (587:587:587))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[26\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (273:273:273))
        (PORT datac (557:557:557) (667:667:667))
        (PORT datad (189:189:189) (237:237:237))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|data_out\[28\])
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[26\])
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
<<<<<<< HEAD
        (PORT clrn (892:892:892) (895:895:895))
        (PORT ena (1252:1252:1252) (1401:1401:1401))
=======
        (PORT ena (1197:1197:1197) (1357:1357:1357))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|readdata\[28\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (184:184:184))
        (PORT datad (1496:1496:1496) (1729:1729:1729))
        (IOPATH dataa combout (170:170:170) (163:163:163))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (213:213:213) (263:263:263))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (892:892:892) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (390:390:390))
        (PORT datab (1108:1108:1108) (1277:1277:1277))
        (PORT datac (497:497:497) (585:585:585))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (691:691:691) (796:796:796))
        (PORT datac (526:526:526) (606:606:606))
        (PORT datad (804:804:804) (966:966:966))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (509:509:509) (603:603:603))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (918:918:918))
        (PORT asdata (393:393:393) (450:450:450))
        (PORT clrn (892:892:892) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (486:486:486))
        (PORT datab (402:402:402) (491:491:491))
        (PORT datad (362:362:362) (434:434:434))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (907:907:907))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (973:973:973) (1075:1075:1075))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (416:416:416))
        (PORT datab (503:503:503) (580:580:580))
        (PORT datac (352:352:352) (408:408:408))
        (PORT datad (538:538:538) (645:645:645))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (815:815:815) (947:947:947))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT ena (1051:1051:1051) (970:970:970))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (907:907:907))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (994:994:994) (1103:1103:1103))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[28\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (961:961:961))
        (PORT datab (362:362:362) (426:426:426))
        (PORT datad (878:878:878) (1044:1044:1044))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[27\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (213:213:213) (269:269:269))
        (PORT datac (558:558:558) (668:668:668))
        (PORT datad (190:190:190) (238:238:238))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~22)
    (DELAY
      (ABSOLUTE
        (PORT datac (361:361:361) (433:433:433))
        (PORT datad (1160:1160:1160) (1358:1358:1358))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (627:627:627) (749:749:749))
        (PORT datad (1003:1003:1003) (1169:1169:1169))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[21\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (818:818:818))
        (PORT datac (689:689:689) (785:785:785))
        (PORT datad (638:638:638) (739:739:739))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (896:896:896))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1197:1197:1197) (1357:1357:1357))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT asdata (485:485:485) (542:542:542))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (907:907:907))
        (PORT asdata (1600:1600:1600) (1838:1838:1838))
        (PORT ena (973:973:973) (1075:1075:1075))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1434:1434:1434) (1679:1679:1679))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (865:865:865) (966:966:966))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
=======
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~25)
    (DELAY
      (ABSOLUTE
        (PORT datac (690:690:690) (815:815:815))
        (PORT datad (126:126:126) (166:166:166))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[28\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (449:449:449))
        (PORT datac (350:350:350) (418:418:418))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (165:165:165) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[22\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (442:442:442) (501:501:501))
        (PORT datac (1225:1225:1225) (1387:1387:1387))
        (PORT datad (195:195:195) (229:229:229))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (920:920:920))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1140:1140:1140) (1283:1283:1283))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (922:922:922))
        (PORT datad (1162:1162:1162) (1359:1359:1359))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (916:916:916))
        (PORT asdata (532:532:532) (588:588:588))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (907:907:907))
        (PORT asdata (873:873:873) (989:989:989))
        (PORT ena (973:973:973) (1075:1075:1075))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (486:486:486))
        (PORT datab (402:402:402) (491:491:491))
        (PORT datad (363:363:363) (434:434:434))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (524:524:524) (615:615:615))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|data_out\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (502:502:502) (594:594:594))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (865:865:865) (966:966:966))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_crc\|data_out\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (897:897:897))
        (PORT ena (1674:1674:1674) (1875:1875:1875))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|readdata\[29\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1122:1122:1122) (1326:1326:1326))
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH dataa combout (158:158:158) (157:157:157))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[29\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (449:449:449))
        (PORT datab (356:356:356) (429:429:429))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (897:897:897))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (920:920:920))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1140:1140:1140) (1283:1283:1283))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (908:908:908))
        (PORT datab (771:771:771) (898:898:898))
        (PORT datac (662:662:662) (766:766:766))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (916:916:916))
        (PORT asdata (762:762:762) (837:837:837))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (405:405:405))
        (PORT datab (333:333:333) (392:392:392))
        (PORT datac (353:353:353) (410:410:410))
        (PORT datad (540:540:540) (648:648:648))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (372:372:372) (448:448:448))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data\[5\])
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[30\])
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
<<<<<<< HEAD
        (PORT clrn (894:894:894) (898:898:898))
        (PORT ena (1051:1051:1051) (970:970:970))
=======
        (PORT ena (651:651:651) (723:723:723))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[29\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (971:971:971))
        (PORT datab (882:882:882) (1060:1060:1060))
        (PORT datad (346:346:346) (395:395:395))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (362:362:362) (431:431:431))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (927:927:927) (1044:1044:1044))
        (PORT clrn (900:900:900) (903:903:903))
        (PORT sclr (344:344:344) (394:394:394))
        (PORT sload (540:540:540) (618:618:618))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (757:757:757) (820:820:820))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
=======
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (630:630:630))
        (PORT datad (365:365:365) (440:440:440))
        (IOPATH dataa combout (186:186:186) (180:180:180))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[30\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (359:359:359) (439:439:439))
        (PORT datac (344:344:344) (412:412:412))
        (PORT datad (146:146:146) (191:191:191))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1129:1129:1129) (1272:1272:1272))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (486:486:486))
        (PORT datab (405:405:405) (494:494:494))
        (PORT datad (366:366:366) (438:438:438))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (538:538:538) (628:628:628))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|data_out\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT asdata (553:553:553) (630:630:630))
        (PORT clrn (899:899:899) (902:902:902))
        (PORT ena (1406:1406:1406) (1583:1583:1583))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (904:904:904))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|readdata\[30\])
    (DELAY
      (ABSOLUTE
        (PORT datac (1315:1315:1315) (1513:1513:1513))
        (PORT datad (494:494:494) (584:584:584))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (651:651:651))
        (PORT datab (476:476:476) (564:564:564))
        (PORT datac (117:117:117) (157:157:157))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (898:898:898))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (904:904:904))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1034:1034:1034) (1205:1205:1205))
        (PORT datab (497:497:497) (573:573:573))
        (PORT datac (121:121:121) (164:164:164))
        (PORT datad (807:807:807) (929:929:929))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (352:352:352) (433:433:433))
        (PORT datac (542:542:542) (632:632:632))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (904:904:904))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (286:286:286))
        (PORT datab (334:334:334) (396:396:396))
        (PORT datac (163:163:163) (191:191:191))
        (PORT datad (516:516:516) (614:614:614))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (182:182:182))
        (PORT datab (510:510:510) (610:610:610))
        (PORT datac (717:717:717) (836:836:836))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT ena (457:457:457) (440:440:440))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (900:900:900))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD ena (posedge clk) (84:84:84))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (486:486:486))
        (PORT datab (400:400:400) (488:488:488))
        (PORT datad (360:360:360) (431:431:431))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (718:718:718) (838:838:838))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|data_out\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (135:135:135) (180:180:180))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (900:900:900))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|data_out\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (897:897:897))
        (PORT ena (1059:1059:1059) (1176:1176:1176))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT asdata (377:377:377) (425:425:425))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|readdata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1354:1354:1354) (1575:1575:1575))
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH dataa combout (158:158:158) (157:157:157))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (520:520:520) (607:607:607))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (897:897:897))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (907:907:907))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (973:973:973) (1075:1075:1075))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1038:1038:1038) (1210:1210:1210))
        (PORT datab (823:823:823) (956:956:956))
        (PORT datac (204:204:204) (259:259:259))
        (PORT datad (524:524:524) (590:590:590))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (907:907:907))
        (PORT asdata (863:863:863) (973:973:973))
        (PORT ena (994:994:994) (1103:1103:1103))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (286:286:286))
        (PORT datab (354:354:354) (415:415:415))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (514:514:514) (611:611:611))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[25\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (258:258:258))
        (PORT datab (203:203:203) (262:262:262))
        (PORT datac (556:556:556) (666:666:666))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT ena (457:457:457) (440:440:440))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1197:1197:1197) (1357:1357:1357))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (544:544:544) (626:626:626))
        (PORT d[1] (487:487:487) (552:552:552))
        (PORT d[2] (526:526:526) (593:593:593))
        (PORT d[3] (448:448:448) (497:497:497))
        (PORT d[4] (527:527:527) (596:596:596))
        (PORT d[5] (533:533:533) (608:608:608))
        (PORT d[6] (449:449:449) (508:508:508))
        (PORT d[7] (652:652:652) (740:740:740))
        (PORT d[8] (525:525:525) (600:600:600))
        (PORT d[9] (489:489:489) (549:549:549))
        (PORT d[10] (562:562:562) (640:640:640))
        (PORT d[11] (522:522:522) (592:592:592))
        (PORT d[12] (517:517:517) (591:591:591))
        (PORT d[13] (379:379:379) (441:441:441))
        (PORT d[14] (763:763:763) (859:859:859))
        (PORT d[15] (506:506:506) (574:574:574))
        (PORT d[16] (1108:1108:1108) (1254:1254:1254))
        (PORT d[17] (631:631:631) (707:707:707))
        (PORT d[18] (402:402:402) (470:470:470))
        (PORT d[19] (513:513:513) (582:582:582))
        (PORT d[20] (549:549:549) (635:635:635))
        (PORT d[21] (545:545:545) (627:627:627))
        (PORT d[22] (489:489:489) (559:559:559))
        (PORT d[23] (523:523:523) (590:590:590))
        (PORT d[24] (513:513:513) (578:578:578))
        (PORT d[25] (526:526:526) (597:597:597))
        (PORT d[26] (1103:1103:1103) (1245:1245:1245))
        (PORT d[27] (392:392:392) (454:454:454))
        (PORT d[28] (657:657:657) (740:740:740))
        (PORT d[29] (397:397:397) (461:461:461))
        (PORT d[30] (802:802:802) (908:908:908))
        (PORT d[31] (1052:1052:1052) (1200:1200:1200))
        (PORT clk (1097:1097:1097) (1114:1114:1114))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (180:180:180))
        (PORT datac (715:715:715) (833:833:833))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (843:843:843) (971:971:971))
        (PORT d[1] (679:679:679) (787:787:787))
        (PORT d[2] (679:679:679) (788:788:788))
        (PORT d[3] (838:838:838) (968:968:968))
        (PORT d[4] (668:668:668) (773:773:773))
        (PORT clk (1095:1095:1095) (1112:1112:1112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (665:665:665) (705:705:705))
        (PORT clk (1095:1095:1095) (1112:1112:1112))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (900:900:900))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (211:211:211) (260:260:260))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1114:1114:1114))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1115:1115:1115))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (889:889:889) (1037:1037:1037))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1115:1115:1115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1115:1115:1115))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1115:1115:1115))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (907:907:907))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (973:973:973) (1075:1075:1075))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (907:907:907))
        (PORT asdata (1049:1049:1049) (1185:1185:1185))
        (PORT ena (994:994:994) (1103:1103:1103))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (645:645:645) (743:743:743))
        (PORT d[1] (648:648:648) (746:746:746))
        (PORT d[2] (681:681:681) (789:789:789))
        (PORT d[3] (663:663:663) (765:765:765))
        (PORT d[4] (667:667:667) (769:769:769))
        (PORT clk (1097:1097:1097) (1114:1114:1114))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[24\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (395:395:395))
        (PORT datac (554:554:554) (663:663:663))
        (PORT datad (188:188:188) (236:236:236))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1114:1114:1114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1115:1115:1115))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1197:1197:1197) (1357:1357:1357))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datac (721:721:721) (840:840:840))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1115:1115:1115))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (900:900:900))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_a\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1115:1115:1115))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[31\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (670:670:670))
        (PORT datab (366:366:366) (434:434:434))
        (PORT datac (712:712:712) (808:808:808))
        (PORT datad (655:655:655) (767:767:767))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (193:193:193) (243:243:243))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (896:896:896) (899:899:899))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_subtract\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (516:516:516))
        (PORT datab (373:373:373) (436:436:436))
        (PORT datac (360:360:360) (427:427:427))
        (PORT datad (459:459:459) (521:521:521))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_invert_arith_src_msb\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (701:701:701))
        (PORT datab (799:799:799) (933:933:933))
        (PORT datac (512:512:512) (612:612:612))
        (PORT datad (370:370:370) (432:432:432))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_invert_arith_src_msb\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (716:716:716))
        (PORT datab (662:662:662) (787:787:787))
        (PORT datac (95:95:95) (119:119:119))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (984:984:984) (1140:1140:1140))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_invert_arith_src_msb)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (904:904:904))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (907:907:907))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (973:973:973) (1075:1075:1075))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_arith_src1\[31\])
    (DELAY
      (ABSOLUTE
        (PORT datab (538:538:538) (645:645:645))
        (PORT datac (472:472:472) (551:551:551))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (967:967:967) (1119:1119:1119))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (907:907:907))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (994:994:994) (1103:1103:1103))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_hi\[15\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (961:961:961))
        (PORT datab (892:892:892) (1070:1070:1070))
        (PORT datac (224:224:224) (282:282:282))
        (PORT datad (357:357:357) (409:409:409))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_hi\[15\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (729:729:729))
        (PORT datab (935:935:935) (1085:1085:1085))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[23\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (274:274:274))
        (PORT datac (558:558:558) (669:669:669))
        (PORT datad (199:199:199) (249:249:249))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1197:1197:1197) (1357:1357:1357))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
=======
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (627:627:627))
        (PORT datac (472:472:472) (551:551:551))
        (PORT datad (364:364:364) (439:439:439))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datac (720:720:720) (839:839:839))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[30\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (959:959:959))
        (PORT datab (354:354:354) (409:409:409))
        (PORT datad (880:880:880) (1046:1046:1046))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (900:900:900))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_mem_byte_en\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (708:708:708))
        (PORT datab (138:138:138) (173:173:173))
        (PORT datac (312:312:312) (362:362:362))
        (PORT datad (586:586:586) (674:674:674))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (PORT datac (713:713:713) (832:832:832))
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_byteenable\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (897:897:897))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (900:900:900))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[34\])
    (DELAY
      (ABSOLUTE
        (PORT datab (875:875:875) (1029:1029:1029))
        (PORT datac (442:442:442) (517:517:517))
        (PORT datad (878:878:878) (1033:1033:1033))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (513:513:513) (606:606:606))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (633:633:633) (721:721:721))
        (PORT d[1] (451:451:451) (512:512:512))
        (PORT d[2] (202:202:202) (233:233:233))
        (PORT d[3] (203:203:203) (235:235:235))
        (PORT d[4] (205:205:205) (238:238:238))
        (PORT d[5] (359:359:359) (415:415:415))
        (PORT d[6] (359:359:359) (415:415:415))
        (PORT d[7] (350:350:350) (395:395:395))
        (PORT d[9] (387:387:387) (446:446:446))
        (PORT d[10] (546:546:546) (634:634:634))
        (PORT d[11] (542:542:542) (625:625:625))
        (PORT d[12] (204:204:204) (236:236:236))
        (PORT d[13] (349:349:349) (404:404:404))
        (PORT d[14] (363:363:363) (410:410:410))
        (PORT d[15] (204:204:204) (235:235:235))
        (PORT d[16] (686:686:686) (791:791:791))
        (PORT clk (1090:1090:1090) (1107:1107:1107))
        (PORT ena (1033:1033:1033) (992:992:992))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (227:227:227) (263:263:263))
        (PORT d[1] (511:511:511) (588:588:588))
        (PORT d[2] (360:360:360) (414:414:414))
        (PORT d[3] (659:659:659) (754:754:754))
        (PORT d[4] (506:506:506) (577:577:577))
        (PORT d[5] (489:489:489) (563:563:563))
        (PORT d[6] (498:498:498) (574:574:574))
        (PORT d[7] (507:507:507) (584:584:584))
        (PORT d[8] (660:660:660) (763:763:763))
        (PORT clk (1088:1088:1088) (1105:1105:1105))
        (PORT ena (1030:1030:1030) (991:991:991))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (812:812:812) (871:871:871))
        (PORT clk (1088:1088:1088) (1105:1105:1105))
        (PORT ena (1030:1030:1030) (991:991:991))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (487:487:487) (547:547:547))
        (PORT d[1] (364:364:364) (408:408:408))
        (PORT clk (1090:1090:1090) (1107:1107:1107))
        (PORT ena (1033:1033:1033) (992:992:992))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1107:1107:1107))
        (PORT d[0] (1033:1033:1033) (992:992:992))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1108:1108:1108))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1108:1108:1108))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1108:1108:1108))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1108:1108:1108))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (610:610:610) (618:618:618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (611:611:611) (619:619:619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (611:611:611) (619:619:619))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|onchip_memory2_0\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (611:611:611) (619:619:619))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[20\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (886:886:886))
        (PORT datab (136:136:136) (187:187:187))
        (PORT datac (742:742:742) (885:885:885))
        (PORT datad (350:350:350) (402:402:402))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[19\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (409:409:409))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[20\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (300:300:300))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (663:663:663) (745:745:745))
        (PORT clrn (884:884:884) (888:888:888))
        (PORT sload (971:971:971) (1099:1099:1099))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (907:907:907))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[20\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (860:860:860))
        (PORT datac (387:387:387) (455:455:455))
        (PORT datad (524:524:524) (612:612:612))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (674:674:674) (809:809:809))
        (PORT datac (699:699:699) (808:808:808))
        (PORT datad (347:347:347) (400:400:400))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (333:333:333) (400:400:400))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (903:903:903))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (906:906:906))
        (PORT asdata (526:526:526) (599:599:599))
        (PORT clrn (889:889:889) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[20\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (924:924:924) (1060:1060:1060))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (889:889:889) (893:893:893))
        (PORT ena (1244:1244:1244) (1379:1379:1379))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1801:1801:1801) (2032:2032:2032))
        (PORT clrn (900:900:900) (903:903:903))
        (PORT sclr (344:344:344) (394:394:394))
        (PORT sload (540:540:540) (618:618:618))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~45)
    (DELAY
      (ABSOLUTE
        (PORT datac (375:375:375) (458:458:458))
        (PORT datad (505:505:505) (602:602:602))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[28\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (736:736:736))
        (PORT datab (710:710:710) (829:829:829))
        (PORT datac (186:186:186) (220:220:220))
        (PORT datad (727:727:727) (852:852:852))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (896:896:896) (899:899:899))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~48)
    (DELAY
      (ABSOLUTE
        (PORT datac (507:507:507) (608:608:608))
        (PORT datad (380:380:380) (460:460:460))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~49)
    (DELAY
      (ABSOLUTE
        (PORT datac (507:507:507) (608:608:608))
        (PORT datad (380:380:380) (461:461:461))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (517:517:517) (592:592:592))
        (PORT d[1] (499:499:499) (571:571:571))
        (PORT d[2] (550:550:550) (636:636:636))
        (PORT d[3] (852:852:852) (961:961:961))
        (PORT d[4] (515:515:515) (591:591:591))
        (PORT d[5] (392:392:392) (456:456:456))
        (PORT d[6] (659:659:659) (753:753:753))
        (PORT d[7] (529:529:529) (603:603:603))
        (PORT d[8] (510:510:510) (580:580:580))
        (PORT d[9] (631:631:631) (707:707:707))
        (PORT d[10] (546:546:546) (622:622:622))
        (PORT d[11] (523:523:523) (594:594:594))
        (PORT d[12] (537:537:537) (619:619:619))
        (PORT d[13] (387:387:387) (450:450:450))
        (PORT d[14] (634:634:634) (722:722:722))
        (PORT d[15] (539:539:539) (618:618:618))
        (PORT d[16] (817:817:817) (930:930:930))
        (PORT d[17] (647:647:647) (731:731:731))
        (PORT d[18] (382:382:382) (441:441:441))
        (PORT d[19] (645:645:645) (731:731:731))
        (PORT d[20] (547:547:547) (630:630:630))
        (PORT d[21] (560:560:560) (638:638:638))
        (PORT d[22] (498:498:498) (569:569:569))
        (PORT d[23] (680:680:680) (769:769:769))
        (PORT d[24] (523:523:523) (594:594:594))
        (PORT d[25] (526:526:526) (595:595:595))
        (PORT d[26] (622:622:622) (699:699:699))
        (PORT d[27] (382:382:382) (441:441:441))
        (PORT d[28] (527:527:527) (600:600:600))
        (PORT d[29] (396:396:396) (460:460:460))
        (PORT d[30] (658:658:658) (735:735:735))
        (PORT d[31] (772:772:772) (880:880:880))
        (PORT clk (1097:1097:1097) (1114:1114:1114))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (829:829:829) (954:954:954))
        (PORT d[1] (821:821:821) (952:952:952))
        (PORT d[2] (935:935:935) (1065:1065:1065))
        (PORT d[3] (825:825:825) (948:948:948))
        (PORT d[4] (680:680:680) (791:791:791))
        (PORT clk (1095:1095:1095) (1112:1112:1112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (660:660:660) (696:696:696))
        (PORT clk (1095:1095:1095) (1112:1112:1112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1114:1114:1114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1115:1115:1115))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1115:1115:1115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1115:1115:1115))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1115:1115:1115))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (696:696:696) (801:801:801))
        (PORT d[1] (733:733:733) (853:853:853))
        (PORT d[2] (665:665:665) (764:764:764))
        (PORT d[3] (676:676:676) (779:779:779))
        (PORT d[4] (735:735:735) (853:853:853))
        (PORT clk (1097:1097:1097) (1114:1114:1114))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1114:1114:1114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1115:1115:1115))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1115:1115:1115))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|nios_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1115:1115:1115))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[25\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (899:899:899))
        (PORT datab (1109:1109:1109) (1319:1319:1319))
        (PORT datad (699:699:699) (787:787:787))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (666:666:666) (751:751:751))
        (PORT clrn (894:894:894) (897:897:897))
        (PORT sclr (795:795:795) (923:923:923))
        (PORT sload (766:766:766) (866:866:866))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (907:907:907))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (973:973:973) (1075:1075:1075))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (792:792:792))
        (PORT datac (511:511:511) (612:612:612))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[25\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (406:406:406))
        (PORT datab (742:742:742) (879:879:879))
        (PORT datac (698:698:698) (810:810:810))
        (PORT datad (580:580:580) (698:698:698))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (896:896:896) (899:899:899))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (528:528:528) (634:634:634))
        (PORT datac (490:490:490) (585:585:585))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[23\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (898:898:898))
        (PORT datab (1108:1108:1108) (1318:1318:1318))
        (PORT datad (570:570:570) (644:644:644))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1318:1318:1318) (1499:1499:1499))
        (PORT clrn (894:894:894) (897:897:897))
        (PORT sclr (795:795:795) (923:923:923))
        (PORT sload (766:766:766) (866:866:866))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (658:658:658) (768:768:768))
        (PORT datad (520:520:520) (625:625:625))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[22\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (431:431:431))
        (PORT datab (746:746:746) (883:883:883))
        (PORT datac (686:686:686) (796:796:796))
        (PORT datad (585:585:585) (703:703:703))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (896:896:896) (899:899:899))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[21\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (401:401:401))
        (PORT datab (742:742:742) (878:878:878))
        (PORT datac (701:701:701) (812:812:812))
        (PORT datad (579:579:579) (697:697:697))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (896:896:896) (899:899:899))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[20\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (407:407:407))
        (PORT datab (743:743:743) (880:880:880))
        (PORT datac (695:695:695) (806:806:806))
        (PORT datad (581:581:581) (699:699:699))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (896:896:896) (899:899:899))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[20\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (490:490:490))
        (PORT datab (836:836:836) (994:994:994))
        (PORT datad (713:713:713) (846:846:846))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[10\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (712:712:712))
        (PORT datab (344:344:344) (407:407:407))
        (PORT datac (120:120:120) (162:162:162))
        (PORT datad (657:657:657) (750:750:750))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[10\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (413:413:413))
        (PORT datab (528:528:528) (624:624:624))
        (PORT datac (854:854:854) (993:993:993))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[10\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (376:376:376) (447:447:447))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (892:892:892) (895:895:895))
        (PORT ena (1255:1255:1255) (1399:1399:1399))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (793:793:793) (907:907:907))
        (PORT clrn (900:900:900) (904:904:904))
        (PORT sclr (544:544:544) (624:624:624))
        (PORT sload (635:635:635) (720:720:720))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (630:630:630) (732:732:732))
        (PORT datad (499:499:499) (603:603:603))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[19\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (388:388:388))
        (PORT datab (886:886:886) (1064:1064:1064))
        (PORT datad (786:786:786) (936:936:936))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (781:781:781) (875:875:875))
        (PORT clrn (900:900:900) (903:903:903))
        (PORT sclr (344:344:344) (394:394:394))
        (PORT sload (540:540:540) (618:618:618))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (537:537:537) (651:651:651))
        (PORT datad (378:378:378) (462:462:462))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[18\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (665:665:665))
        (PORT datab (510:510:510) (584:584:584))
        (PORT datac (715:715:715) (811:811:811))
        (PORT datad (651:651:651) (762:762:762))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (896:896:896) (899:899:899))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[18\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (967:967:967))
        (PORT datab (885:885:885) (1064:1064:1064))
        (PORT datad (305:305:305) (350:350:350))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_crc\|data_out\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (915:915:915))
        (PORT asdata (840:840:840) (954:954:954))
        (PORT clrn (889:889:889) (892:892:892))
        (PORT ena (1437:1437:1437) (1619:1619:1619))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|readdata\[8\])
    (DELAY
      (ABSOLUTE
        (PORT datac (1057:1057:1057) (1230:1230:1230))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (889:889:889) (892:892:892))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[8\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (683:683:683) (798:798:798))
        (PORT datac (854:854:854) (1004:1004:1004))
        (PORT datad (195:195:195) (230:230:230))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|pause_irq\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (668:668:668))
        (PORT datab (586:586:586) (686:686:686))
        (PORT datad (385:385:385) (455:455:455))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|pause_irq)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (890:890:890) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (437:437:437))
        (PORT datab (372:372:372) (442:442:442))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (488:488:488) (573:573:573))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (391:391:391) (461:461:461))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (373:373:373) (443:443:443))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (471:471:471))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (389:389:389) (463:463:463))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (374:374:374) (452:452:452))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|LessThan1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (233:233:233))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (160:160:160) (187:187:187))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|fifo_AF)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (890:890:890) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|ien_AF)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (890:890:890) (893:893:893))
        (PORT ena (987:987:987) (1093:1093:1093))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[8\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (181:181:181))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (131:131:131) (173:173:173))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (890:890:890) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (937:937:937))
        (PORT datac (1205:1205:1205) (1396:1396:1396))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[30\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (887:887:887) (1049:1049:1049))
        (PORT datad (129:129:129) (167:167:167))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (523:523:523) (628:628:628))
        (PORT datac (134:134:134) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[31\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (626:626:626))
        (PORT datab (1155:1155:1155) (1341:1341:1341))
        (PORT datad (356:356:356) (428:428:428))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[35\])
    (DELAY
      (ABSOLUTE
        (PORT datab (535:535:535) (635:635:635))
        (PORT datac (831:831:831) (984:984:984))
        (PORT datad (354:354:354) (430:430:430))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|byteenable\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_byteenable\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1029:1029:1029) (1208:1208:1208))
        (PORT datad (524:524:524) (623:623:623))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (675:675:675) (763:763:763))
        (PORT d[1] (347:347:347) (398:398:398))
        (PORT d[2] (366:366:366) (416:416:416))
        (PORT d[3] (205:205:205) (238:238:238))
        (PORT d[4] (374:374:374) (429:429:429))
        (PORT d[5] (203:203:203) (236:236:236))
        (PORT d[6] (517:517:517) (589:589:589))
        (PORT d[7] (526:526:526) (607:607:607))
        (PORT d[9] (539:539:539) (626:626:626))
        (PORT d[10] (362:362:362) (416:416:416))
        (PORT d[11] (805:805:805) (919:919:919))
        (PORT d[12] (356:356:356) (408:408:408))
        (PORT d[13] (535:535:535) (614:614:614))
        (PORT d[14] (790:790:790) (908:908:908))
        (PORT d[15] (346:346:346) (400:400:400))
        (PORT d[16] (694:694:694) (799:799:799))
        (PORT clk (1086:1086:1086) (1104:1104:1104))
        (PORT ena (1041:1041:1041) (996:996:996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (365:365:365) (423:423:423))
        (PORT d[1] (644:644:644) (727:727:727))
        (PORT d[2] (356:356:356) (410:410:410))
        (PORT d[3] (518:518:518) (599:599:599))
        (PORT d[4] (525:525:525) (598:598:598))
        (PORT d[5] (500:500:500) (580:580:580))
        (PORT d[6] (521:521:521) (603:603:603))
        (PORT d[7] (496:496:496) (568:568:568))
        (PORT clk (1084:1084:1084) (1102:1102:1102))
        (PORT ena (1038:1038:1038) (995:995:995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (629:629:629) (668:668:668))
        (PORT clk (1084:1084:1084) (1102:1102:1102))
        (PORT ena (1038:1038:1038) (995:995:995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (502:502:502) (568:568:568))
        (PORT d[1] (358:358:358) (402:402:402))
        (PORT clk (1086:1086:1086) (1104:1104:1104))
        (PORT ena (1041:1041:1041) (996:996:996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1104:1104:1104))
        (PORT d[0] (1041:1041:1041) (996:996:996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1087:1087:1087) (1105:1105:1105))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1087:1087:1087) (1105:1105:1105))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1087:1087:1087) (1105:1105:1105))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1087:1087:1087) (1105:1105:1105))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (606:606:606) (615:615:615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (607:607:607) (616:616:616))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (607:607:607) (616:616:616))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (607:607:607) (616:616:616))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (679:679:679) (804:804:804))
        (PORT datac (507:507:507) (587:587:587))
        (PORT datad (572:572:572) (638:638:638))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (910:910:910))
        (PORT asdata (293:293:293) (332:332:332))
        (PORT clrn (893:893:893) (896:896:896))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[8\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (558:558:558))
        (PORT datab (492:492:492) (582:582:582))
        (PORT datac (488:488:488) (548:548:548))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[8\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (387:387:387))
        (PORT datab (482:482:482) (557:557:557))
        (PORT datac (373:373:373) (445:445:445))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (892:892:892) (895:895:895))
        (PORT ena (1255:1255:1255) (1399:1399:1399))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1068:1068:1068) (1191:1191:1191))
        (PORT clrn (900:900:900) (903:903:903))
        (PORT sclr (344:344:344) (394:394:394))
        (PORT sload (540:540:540) (618:618:618))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (534:534:534) (648:648:648))
        (PORT datad (375:375:375) (454:454:454))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[17\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (968:968:968))
        (PORT datab (884:884:884) (1063:1063:1063))
        (PORT datad (513:513:513) (591:591:591))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (810:810:810) (909:909:909))
        (PORT clrn (900:900:900) (903:903:903))
        (PORT sclr (344:344:344) (394:394:394))
        (PORT sload (540:540:540) (618:618:618))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (476:476:476))
        (PORT datad (518:518:518) (623:623:623))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[16\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (738:738:738))
        (PORT datab (745:745:745) (883:883:883))
        (PORT datac (687:687:687) (798:798:798))
        (PORT datad (297:297:297) (334:334:334))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (896:896:896) (899:899:899))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[16\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (766:766:766))
        (PORT datab (1121:1121:1121) (1332:1332:1332))
        (PORT datad (974:974:974) (1153:1153:1153))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (417:417:417) (475:475:475))
        (PORT clrn (893:893:893) (896:896:896))
        (PORT sclr (816:816:816) (951:951:951))
        (PORT sload (808:808:808) (921:921:921))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~59)
    (DELAY
      (ABSOLUTE
        (PORT datac (480:480:480) (576:576:576))
        (PORT datad (646:646:646) (753:753:753))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (526:526:526) (631:631:631))
        (PORT datac (364:364:364) (444:444:444))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[14\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1490:1490:1490) (1712:1712:1712))
        (PORT datab (636:636:636) (760:760:760))
        (PORT datac (316:316:316) (368:368:368))
        (PORT datad (630:630:630) (760:760:760))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~61)
    (DELAY
      (ABSOLUTE
        (PORT datac (480:480:480) (576:576:576))
        (PORT datad (382:382:382) (464:464:464))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[12\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (793:793:793))
        (PORT datab (631:631:631) (754:754:754))
        (PORT datac (718:718:718) (847:847:847))
        (PORT datad (441:441:441) (506:506:506))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (956:956:956))
        (PORT datac (922:922:922) (1069:1069:1069))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[11\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (611:611:611))
        (PORT datab (401:401:401) (474:474:474))
        (PORT datad (630:630:630) (724:724:724))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (580:580:580) (638:638:638))
        (PORT clrn (899:899:899) (903:903:903))
        (PORT sload (1084:1084:1084) (1216:1216:1216))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[10\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (743:743:743))
        (PORT datab (409:409:409) (483:483:483))
        (PORT datad (764:764:764) (892:892:892))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1029:1029:1029) (1145:1145:1145))
        (PORT clrn (899:899:899) (903:903:903))
        (PORT sload (1084:1084:1084) (1216:1216:1216))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[9\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (512:512:512))
        (PORT datab (628:628:628) (751:751:751))
        (PORT datac (733:733:733) (844:844:844))
        (PORT datad (636:636:636) (768:768:768))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (630:630:630) (744:744:744))
        (PORT datad (522:522:522) (628:628:628))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[8\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (910:910:910))
        (PORT datab (402:402:402) (475:475:475))
        (PORT datad (200:200:200) (236:236:236))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (400:400:400) (485:485:485))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (492:492:492) (528:528:528))
        (PORT clrn (899:899:899) (903:903:903))
        (PORT sload (1084:1084:1084) (1216:1216:1216))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (935:935:935) (1088:1088:1088))
        (PORT datac (303:303:303) (365:365:365))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (797:797:797))
        (PORT datab (626:626:626) (748:748:748))
        (PORT datac (1036:1036:1036) (1174:1174:1174))
        (PORT datad (775:775:775) (887:887:887))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (807:807:807) (938:938:938))
        (PORT datad (496:496:496) (591:591:591))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[6\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (464:464:464))
        (PORT datab (869:869:869) (1015:1015:1015))
        (PORT datad (346:346:346) (397:397:397))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (476:476:476) (520:520:520))
        (PORT clrn (900:900:900) (903:903:903))
        (PORT sload (1094:1094:1094) (1226:1226:1226))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[5\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (436:436:436))
        (PORT datab (720:720:720) (835:835:835))
        (PORT datac (502:502:502) (597:597:597))
        (PORT datad (784:784:784) (934:934:934))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (583:583:583))
        (PORT datac (674:674:674) (801:801:801))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (936:936:936) (1090:1090:1090))
        (PORT datac (744:744:744) (886:886:886))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[4\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (417:417:417))
        (PORT datab (622:622:622) (727:727:727))
        (PORT datad (399:399:399) (464:464:464))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (487:487:487) (526:526:526))
        (PORT clrn (899:899:899) (903:903:903))
        (PORT sload (1084:1084:1084) (1216:1216:1216))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[3\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (773:773:773))
        (PORT datab (413:413:413) (489:489:489))
        (PORT datad (346:346:346) (397:397:397))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (473:473:473) (512:512:512))
        (PORT clrn (899:899:899) (903:903:903))
        (PORT sload (1084:1084:1084) (1216:1216:1216))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (839:839:839))
        (PORT datab (121:121:121) (155:155:155))
        (PORT datac (521:521:521) (620:620:620))
        (PORT datad (456:456:456) (529:529:529))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (904:904:904))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (592:592:592))
        (PORT datac (675:675:675) (801:801:801))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (580:580:580))
        (PORT datad (350:350:350) (425:425:425))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (693:693:693) (821:821:821))
        (IOPATH datab cout (227:227:227) (175:175:175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (211:211:211))
        (PORT datab (770:770:770) (898:898:898))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (852:852:852))
        (PORT datab (314:314:314) (361:361:361))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (582:582:582) (688:688:688))
        (PORT datab (175:175:175) (211:211:211))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (387:387:387))
        (PORT datab (473:473:473) (565:565:565))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (426:426:426))
        (PORT datab (495:495:495) (582:582:582))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (883:883:883))
        (PORT datab (105:105:105) (134:134:134))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (599:599:599) (703:703:703))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (442:442:442))
        (PORT datab (344:344:344) (405:405:405))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (475:475:475))
        (PORT datab (459:459:459) (530:530:530))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (587:587:587))
        (PORT datab (190:190:190) (230:230:230))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (217:217:217))
        (PORT datab (655:655:655) (782:782:782))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (367:367:367))
        (PORT datab (495:495:495) (595:595:595))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (912:912:912))
        (PORT datab (358:358:358) (421:421:421))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (222:222:222))
        (PORT datab (403:403:403) (487:487:487))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (918:918:918) (1068:1068:1068))
        (PORT datab (279:279:279) (325:325:325))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (680:680:680))
        (PORT datab (464:464:464) (554:554:554))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (650:650:650))
        (PORT datab (303:303:303) (352:352:352))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (666:666:666))
        (PORT datab (189:189:189) (228:228:228))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (641:641:641))
        (PORT datab (190:190:190) (229:229:229))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (652:652:652))
        (PORT datab (285:285:285) (329:329:329))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (662:662:662))
        (PORT datab (302:302:302) (349:349:349))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (215:215:215))
        (PORT datab (544:544:544) (644:644:644))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (226:226:226))
        (PORT datab (555:555:555) (668:668:668))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (812:812:812))
        (PORT datab (191:191:191) (231:231:231))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (649:649:649))
        (PORT datab (174:174:174) (212:212:212))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (216:216:216))
        (PORT datab (652:652:652) (771:771:771))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (349:349:349))
        (PORT datab (534:534:534) (636:636:636))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (652:652:652))
        (PORT datab (170:170:170) (205:205:205))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (228:228:228))
        (PORT datab (698:698:698) (829:829:829))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (138:138:138))
        (PORT datab (539:539:539) (651:651:651))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (647:647:647))
        (PORT datab (104:104:104) (134:134:134))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (103:103:103) (132:132:132))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
=======
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (168:168:168))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[31\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (463:463:463))
        (PORT datab (610:610:610) (719:719:719))
        (PORT datac (523:523:523) (622:622:622))
        (PORT datad (652:652:652) (771:771:771))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (907:907:907))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (994:994:994) (1103:1103:1103))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[31\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (211:211:211))
        (PORT datab (709:709:709) (836:836:836))
        (PORT datad (172:172:172) (198:198:198))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[21\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (277:277:277))
        (PORT datac (550:550:550) (659:659:659))
        (PORT datad (201:201:201) (253:253:253))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_rot_right\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (625:625:625))
        (PORT datab (158:158:158) (213:213:213))
        (PORT datac (136:136:136) (182:182:182))
        (PORT datad (139:139:139) (182:182:182))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1197:1197:1197) (1357:1357:1357))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_rot_right\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (527:527:527))
        (PORT datab (293:293:293) (347:347:347))
        (PORT datac (890:890:890) (1030:1030:1030))
        (PORT datad (921:921:921) (1050:1050:1050))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (PORT datac (722:722:722) (841:841:841))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_shift_rot_right)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (900:900:900))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_logical\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1107:1107:1107) (1278:1278:1278))
        (PORT datab (577:577:577) (690:690:690))
        (PORT datac (815:815:815) (954:954:954))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (182:182:182))
        (PORT datac (720:720:720) (840:840:840))
        (PORT datad (117:117:117) (155:155:155))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1276:1276:1276))
        (PORT datab (574:574:574) (687:687:687))
        (PORT datac (818:818:818) (958:958:958))
        (PORT datad (531:531:531) (627:627:627))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_logical\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (722:722:722))
        (PORT datab (198:198:198) (238:238:238))
        (PORT datac (185:185:185) (229:229:229))
        (PORT datad (279:279:279) (323:323:323))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (900:900:900))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_logical\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (472:472:472) (551:551:551))
        (PORT datac (91:91:91) (114:114:114))
        (PORT datad (629:629:629) (739:739:739))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (180:180:180))
        (PORT datac (683:683:683) (792:792:792))
        (PORT datad (360:360:360) (435:435:435))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_shift_logical)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (920:920:920))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (897:897:897) (902:902:902))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_rot_right_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (766:766:766))
        (PORT datab (473:473:473) (553:553:553))
        (PORT datac (636:636:636) (750:750:750))
        (PORT datad (280:280:280) (324:324:324))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (253:253:253))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_rot_right)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_fill_bit\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (184:184:184))
        (PORT datab (551:551:551) (653:653:653))
        (PORT datac (464:464:464) (547:547:547))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (202:202:202))
        (PORT datab (358:358:358) (431:431:431))
        (PORT datad (609:609:609) (738:738:738))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (907:907:907))
        (PORT asdata (713:713:713) (811:811:811))
        (PORT ena (973:973:973) (1075:1075:1075))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (907:907:907))
        (PORT asdata (849:849:849) (963:963:963))
        (PORT ena (994:994:994) (1103:1103:1103))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[18\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (558:558:558))
        (PORT datac (718:718:718) (855:855:855))
        (PORT datad (440:440:440) (514:514:514))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (818:818:818) (932:932:932))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT sload (995:995:995) (1130:1130:1130))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (920:920:920))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1130:1130:1130) (1274:1274:1274))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
=======
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (269:269:269))
        (PORT datab (149:149:149) (200:200:200))
        (PORT datad (611:611:611) (740:740:740))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (129:129:129) (178:178:178))
        (PORT datac (684:684:684) (793:793:793))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (725:725:725) (831:831:831))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT sload (995:995:995) (1130:1130:1130))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (920:920:920))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (897:897:897) (902:902:902))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (200:200:200))
        (PORT datab (629:629:629) (765:765:765))
        (PORT datad (137:137:137) (177:177:177))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (211:211:211) (259:259:259))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (667:667:667) (753:753:753))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT sload (995:995:995) (1130:1130:1130))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (907:907:907))
        (PORT asdata (751:751:751) (871:871:871))
        (PORT ena (973:973:973) (1075:1075:1075))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[3\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (296:296:296))
        (PORT datab (145:145:145) (196:196:196))
        (PORT datad (608:608:608) (736:736:736))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (504:504:504) (599:599:599))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[3\])
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[17\])
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
<<<<<<< HEAD
        (PORT asdata (652:652:652) (747:747:747))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT sload (995:995:995) (1130:1130:1130))
=======
        (PORT ena (804:804:804) (880:880:880))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
=======
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[4\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (206:206:206))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datad (613:613:613) (742:742:742))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[17\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (364:364:364) (441:441:441))
        (PORT datac (718:718:718) (856:856:856))
        (PORT datad (201:201:201) (252:252:252))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (672:672:672) (759:759:759))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT sload (995:995:995) (1130:1130:1130))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (920:920:920))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1130:1130:1130) (1274:1274:1274))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
=======
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[5\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (290:290:290))
        (PORT datab (147:147:147) (198:198:198))
        (PORT datad (612:612:612) (741:741:741))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (PORT datac (677:677:677) (784:784:784))
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1256:1256:1256) (1420:1420:1420))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT sload (995:995:995) (1130:1130:1130))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (920:920:920))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (897:897:897) (902:902:902))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[6\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (276:276:276))
        (PORT datab (149:149:149) (200:200:200))
        (PORT datad (613:613:613) (742:742:742))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (179:179:179))
        (PORT datac (678:678:678) (786:786:786))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (652:652:652) (738:738:738))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT sload (995:995:995) (1130:1130:1130))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (920:920:920))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (897:897:897) (902:902:902))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[7\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (203:203:203))
        (PORT datab (150:150:150) (201:201:201))
        (PORT datad (610:610:610) (738:738:738))
        (IOPATH dataa combout (166:166:166) (163:163:163))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (181:181:181))
        (PORT datac (681:681:681) (790:790:790))
        (PORT datad (119:119:119) (156:156:156))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (807:807:807) (924:924:924))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT sload (995:995:995) (1130:1130:1130))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (920:920:920))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (897:897:897) (902:902:902))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[8\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (205:205:205))
        (PORT datab (148:148:148) (199:199:199))
        (PORT datad (611:611:611) (740:740:740))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (102:102:102) (119:119:119))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (799:799:799) (899:899:899))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT sload (995:995:995) (1130:1130:1130))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (647:647:647) (700:700:700))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
=======
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[9\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (204:204:204))
        (PORT datab (148:148:148) (198:198:198))
        (PORT datad (608:608:608) (737:737:737))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (354:354:354) (427:427:427))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (913:913:913) (1041:1041:1041))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT sload (995:995:995) (1130:1130:1130))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[10\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (203:203:203))
        (PORT datab (216:216:216) (273:273:273))
        (PORT datad (610:610:610) (739:739:739))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (678:678:678) (775:775:775))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT sload (995:995:995) (1130:1130:1130))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[11\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (204:204:204))
        (PORT datab (148:148:148) (198:198:198))
        (PORT datad (609:609:609) (738:738:738))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (674:674:674) (769:769:769))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT sload (995:995:995) (1130:1130:1130))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
=======
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT asdata (523:523:523) (590:590:590))
        (PORT ena (804:804:804) (880:880:880))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT asdata (522:522:522) (590:590:590))
        (PORT ena (826:826:826) (913:913:913))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[14\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (276:276:276))
        (PORT datac (721:721:721) (858:858:858))
        (PORT datad (199:199:199) (250:250:250))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (920:920:920))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1130:1130:1130) (1274:1274:1274))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[12\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (196:196:196))
        (PORT datab (146:146:146) (197:197:197))
        (PORT datad (612:612:612) (741:741:741))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (178:178:178))
        (PORT datac (682:682:682) (791:791:791))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (666:666:666) (749:749:749))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT sload (995:995:995) (1130:1130:1130))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (920:920:920))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (897:897:897) (902:902:902))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
=======
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT asdata (279:279:279) (298:298:298))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (647:647:647) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[13\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datab (150:150:150) (201:201:201))
        (PORT datad (612:612:612) (742:742:742))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (354:354:354) (429:429:429))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (785:785:785) (877:877:877))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT sload (995:995:995) (1130:1130:1130))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[14\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (270:270:270))
        (PORT datab (149:149:149) (200:200:200))
        (PORT datad (609:609:609) (737:737:737))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT asdata (543:543:543) (620:620:620))
        (PORT ena (804:804:804) (880:880:880))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (821:821:821) (932:932:932))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT sload (995:995:995) (1130:1130:1130))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT asdata (543:543:543) (620:620:620))
        (PORT ena (826:826:826) (913:913:913))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[15\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (624:624:624))
        (PORT datab (148:148:148) (199:199:199))
        (PORT datad (611:611:611) (740:740:740))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[13\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (276:276:276))
        (PORT datac (720:720:720) (857:857:857))
        (PORT datad (190:190:190) (238:238:238))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (677:677:677) (776:776:776))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT sload (995:995:995) (1130:1130:1130))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (920:920:920))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1130:1130:1130) (1274:1274:1274))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
=======
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[16\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (641:641:641))
        (PORT datab (671:671:671) (791:791:791))
        (PORT datad (135:135:135) (174:174:174))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (184:184:184))
        (PORT datac (679:679:679) (787:787:787))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (998:998:998) (1142:1142:1142))
        (PORT clrn (890:890:890) (894:894:894))
        (PORT sload (1249:1249:1249) (1429:1429:1429))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (920:920:920))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (897:897:897) (902:902:902))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[17\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (854:854:854))
        (PORT datab (146:146:146) (197:197:197))
        (PORT datad (130:130:130) (168:168:168))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (180:180:180))
        (PORT datac (678:678:678) (786:786:786))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[17\])
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[12\])
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (920:920:920))
        (PORT d (37:37:37) (50:50:50))
<<<<<<< HEAD
        (PORT asdata (862:862:862) (982:982:982))
        (PORT clrn (890:890:890) (894:894:894))
        (PORT sload (1249:1249:1249) (1429:1429:1429))
=======
        (PORT clrn (897:897:897) (902:902:902))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[18\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (276:276:276))
        (PORT datab (665:665:665) (784:784:784))
        (PORT datad (133:133:133) (171:171:171))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (103:103:103) (120:120:120))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (561:561:561) (636:636:636))
        (PORT clrn (890:890:890) (894:894:894))
        (PORT sload (1249:1249:1249) (1429:1429:1429))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (647:647:647) (700:700:700))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
=======
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[19\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (271:271:271))
        (PORT datab (667:667:667) (786:786:786))
        (PORT datad (134:134:134) (174:174:174))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (353:353:353) (425:425:425))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (647:647:647) (730:730:730))
        (PORT clrn (890:890:890) (894:894:894))
        (PORT sload (1249:1249:1249) (1429:1429:1429))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[20\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (277:277:277))
        (PORT datab (669:669:669) (789:789:789))
        (PORT datad (133:133:133) (172:172:172))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT asdata (540:540:540) (614:614:614))
        (PORT ena (826:826:826) (913:913:913))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (543:543:543) (619:619:619))
        (PORT clrn (890:890:890) (894:894:894))
        (PORT sload (1249:1249:1249) (1429:1429:1429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT asdata (537:537:537) (611:611:611))
        (PORT ena (804:804:804) (880:880:880))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[21\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (203:203:203))
        (PORT datab (670:670:670) (791:791:791))
        (PORT datad (199:199:199) (245:245:245))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[11\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (420:420:420))
        (PORT datac (354:354:354) (426:426:426))
        (PORT datad (678:678:678) (795:795:795))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (682:682:682) (769:769:769))
        (PORT clrn (890:890:890) (894:894:894))
        (PORT sload (1249:1249:1249) (1429:1429:1429))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (923:923:923))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (978:978:978) (1100:1100:1100))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
=======
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[22\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (856:856:856))
        (PORT datab (147:147:147) (198:198:198))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (572:572:572) (672:672:672))
        (PORT datac (346:346:346) (409:409:409))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (646:646:646) (729:729:729))
        (PORT clrn (890:890:890) (894:894:894))
        (PORT sload (1249:1249:1249) (1429:1429:1429))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (923:923:923))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (905:905:905))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[23\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datab (665:665:665) (785:785:785))
        (PORT datad (204:204:204) (250:250:250))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (181:181:181))
        (PORT datac (551:551:551) (649:649:649))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (559:559:559) (640:640:640))
        (PORT clrn (890:890:890) (894:894:894))
        (PORT sload (1249:1249:1249) (1429:1429:1429))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (923:923:923))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (905:905:905))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[24\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (202:202:202))
        (PORT datab (149:149:149) (200:200:200))
        (PORT datad (709:709:709) (835:835:835))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (105:105:105) (122:122:122))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (818:818:818) (929:929:929))
        (PORT clrn (890:890:890) (894:894:894))
        (PORT sload (1249:1249:1249) (1429:1429:1429))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (905:905:905))
        (PORT ena (647:647:647) (700:700:700))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
=======
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[25\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (196:196:196))
        (PORT datab (668:668:668) (788:788:788))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (365:365:365) (440:440:440))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (665:665:665) (754:754:754))
        (PORT clrn (890:890:890) (894:894:894))
        (PORT sload (1249:1249:1249) (1429:1429:1429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[26\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (155:155:155) (206:206:206))
        (PORT datab (672:672:672) (792:792:792))
        (PORT datad (135:135:135) (175:175:175))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (802:802:802) (914:914:914))
        (PORT clrn (890:890:890) (894:894:894))
        (PORT sload (1249:1249:1249) (1429:1429:1429))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT asdata (531:531:531) (595:595:595))
        (PORT ena (791:791:791) (868:868:868))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[27\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (863:863:863))
        (PORT datab (151:151:151) (203:203:203))
        (PORT datad (133:133:133) (171:171:171))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT asdata (530:530:530) (593:593:593))
        (PORT ena (664:664:664) (727:727:727))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (558:558:558) (644:644:644))
        (PORT clrn (890:890:890) (894:894:894))
        (PORT sload (1249:1249:1249) (1429:1429:1429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[28\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (207:207:207))
        (PORT datab (227:227:227) (283:283:283))
        (PORT datad (701:701:701) (825:825:825))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[9\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (691:691:691) (817:817:817))
        (PORT datac (443:443:443) (517:517:517))
        (PORT datad (337:337:337) (405:405:405))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1060:1060:1060) (1228:1228:1228))
        (PORT clrn (890:890:890) (894:894:894))
        (PORT sload (1249:1249:1249) (1429:1429:1429))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (923:923:923))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (978:978:978) (1100:1100:1100))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
=======
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[29\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (865:865:865))
        (PORT datab (152:152:152) (204:204:204))
        (PORT datad (133:133:133) (172:172:172))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (180:180:180))
        (PORT datac (554:554:554) (652:652:652))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (530:530:530) (605:605:605))
        (PORT clrn (890:890:890) (894:894:894))
        (PORT sload (1249:1249:1249) (1429:1429:1429))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (923:923:923))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (905:905:905))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[30\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (200:200:200))
        (PORT datab (674:674:674) (795:795:795))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (343:343:343) (394:394:394))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (731:731:731) (841:841:841))
        (PORT clrn (890:890:890) (894:894:894))
        (PORT sload (1249:1249:1249) (1429:1429:1429))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (895:895:895) (901:901:901))
        (PORT ena (835:835:835) (922:922:922))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
=======
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result_nxt\[31\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (862:862:862))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datad (494:494:494) (565:565:565))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (192:192:192) (238:238:238))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_result\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (564:564:564) (651:651:651))
        (PORT clrn (890:890:890) (894:894:894))
        (PORT sload (1249:1249:1249) (1429:1429:1429))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (84:84:84))
=======
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT asdata (386:386:386) (441:441:441))
        (PORT ena (804:804:804) (880:880:880))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_rot\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (255:255:255))
        (PORT datab (196:196:196) (234:234:234))
        (PORT datac (340:340:340) (393:393:393))
        (PORT datad (297:297:297) (346:346:346))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT asdata (389:389:389) (443:443:443))
        (PORT ena (826:826:826) (913:913:913))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_rot\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (765:765:765))
        (PORT datac (636:636:636) (750:750:750))
        (PORT datad (280:280:280) (323:323:323))
        (IOPATH dataa combout (158:158:158) (157:157:157))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (359:359:359) (430:430:430))
        (PORT datac (350:350:350) (418:418:418))
        (PORT datad (678:678:678) (795:795:795))
        (IOPATH datab combout (167:167:167) (167:167:167))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_rot\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (254:254:254))
        (PORT datab (198:198:198) (239:239:239))
        (PORT datac (636:636:636) (750:750:750))
        (PORT datad (629:629:629) (739:739:739))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_shift_rot\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (419:419:419))
        (PORT datab (473:473:473) (552:552:552))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_shift_rot)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (923:923:923))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (978:978:978) (1100:1100:1100))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (133:133:133) (181:181:181))
        (PORT datac (553:553:553) (651:651:651))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1060:1060:1060) (1207:1207:1207))
        (PORT clrn (893:893:893) (897:897:897))
        (PORT sclr (351:351:351) (412:412:412))
        (PORT sload (851:851:851) (981:981:981))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (923:923:923))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (905:905:905))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[31\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (790:790:790))
        (PORT datab (203:203:203) (259:259:259))
        (PORT datac (613:613:613) (719:719:719))
        (PORT datad (726:726:726) (850:850:850))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[30\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (259:259:259))
        (PORT datab (746:746:746) (884:884:884))
        (PORT datac (684:684:684) (794:794:794))
        (PORT datad (586:586:586) (705:705:705))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (349:349:349) (405:405:405))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[30\])
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[6\])
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (895:895:895) (901:901:901))
        (PORT ena (835:835:835) (922:922:922))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[30\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (800:800:800))
        (PORT datab (610:610:610) (719:719:719))
        (PORT datac (373:373:373) (456:456:456))
        (PORT datad (518:518:518) (620:620:620))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (189:189:189) (235:235:235))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[30\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (227:227:227))
        (PORT datab (707:707:707) (834:834:834))
        (PORT datad (174:174:174) (205:205:205))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (348:348:348) (419:419:419))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (707:707:707) (810:810:810))
        (PORT clrn (893:893:893) (897:897:897))
        (PORT sclr (351:351:351) (412:412:412))
        (PORT sload (851:851:851) (981:981:981))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (826:826:826) (913:913:913))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[30\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (819:819:819))
        (PORT datab (670:670:670) (777:777:777))
        (PORT datac (121:121:121) (164:164:164))
        (PORT datad (629:629:629) (736:736:736))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (344:344:344) (414:414:414))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (804:804:804) (880:880:880))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[29\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (597:597:597) (732:732:732))
        (PORT datab (743:743:743) (880:880:880))
        (PORT datac (696:696:696) (807:807:807))
        (PORT datad (197:197:197) (230:230:230))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (355:355:355) (426:426:426))
        (PORT datac (335:335:335) (394:394:394))
        (PORT datad (677:677:677) (795:795:795))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (896:896:896) (899:899:899))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (923:923:923))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (978:978:978) (1100:1100:1100))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
=======
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[29\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (800:800:800))
        (PORT datab (378:378:378) (464:464:464))
        (PORT datac (573:573:573) (663:663:663))
        (PORT datad (526:526:526) (628:628:628))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (184:184:184))
        (PORT datab (131:131:131) (178:178:178))
        (PORT datac (550:550:550) (648:648:648))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (923:923:923))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (905:905:905))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[29\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (226:226:226))
        (PORT datab (712:712:712) (839:839:839))
        (PORT datad (164:164:164) (191:191:191))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datac (555:555:555) (653:653:653))
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (532:532:532) (599:599:599))
        (PORT clrn (893:893:893) (897:897:897))
        (PORT sclr (351:351:351) (412:412:412))
        (PORT sload (851:851:851) (981:981:981))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (923:923:923))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (905:905:905))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[29\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (175:175:175))
        (PORT datab (622:622:622) (723:723:723))
        (PORT datac (117:117:117) (157:157:157))
        (PORT datad (702:702:702) (819:819:819))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[23\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (900:900:900))
        (PORT datab (583:583:583) (667:667:667))
        (PORT datad (721:721:721) (832:832:832))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (514:514:514) (601:601:601))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (897:897:897))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (895:895:895) (901:901:901))
        (PORT ena (835:835:835) (922:922:922))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (716:716:716) (848:848:848))
        (PORT datad (127:127:127) (168:168:168))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT asdata (379:379:379) (433:433:433))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|data_out\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (164:164:164))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (352:352:352) (420:420:420))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|data_out\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (897:897:897))
        (PORT ena (1059:1059:1059) (1176:1176:1176))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (791:791:791) (868:868:868))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|readdata\[18\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1218:1218:1218) (1420:1420:1420))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datab combout (160:160:160) (156:156:156))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (353:353:353) (420:420:420))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (897:897:897))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (664:664:664) (727:727:727))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[18\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (872:872:872) (1014:1014:1014))
        (PORT datab (513:513:513) (599:599:599))
        (PORT datac (307:307:307) (347:347:347))
        (PORT datad (360:360:360) (436:436:436))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (691:691:691) (818:818:818))
        (PORT datac (202:202:202) (256:256:256))
        (PORT datad (342:342:342) (414:414:414))
        (IOPATH datab combout (166:166:166) (176:176:176))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (923:923:923))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (978:978:978) (1100:1100:1100))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|break_on_reset\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (159:159:159) (211:211:211))
        (PORT datad (132:132:132) (170:170:170))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (PORT datab (132:132:132) (180:180:180))
        (PORT datac (548:548:548) (646:646:646))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|break_on_reset)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (461:461:461))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (923:923:923))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (905:905:905))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|jtag_break\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datad (487:487:487) (577:577:577))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT asdata (402:402:402) (452:452:452))
        (PORT ena (696:696:696) (770:770:770))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|jtag_break\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (196:196:196))
        (PORT datab (508:508:508) (597:597:597))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|jtag_break)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (763:763:763) (855:855:855))
        (PORT sload (796:796:796) (888:888:888))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (181:181:181))
        (PORT datac (548:548:548) (646:646:646))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (923:923:923))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (905:905:905))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (909:909:909))
        (PORT asdata (681:681:681) (767:767:767))
        (PORT clrn (895:895:895) (901:901:901))
        (PORT ena (835:835:835) (922:922:922))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_avalon_reg\|take_action_ocireg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (497:497:497))
        (PORT datab (634:634:634) (728:728:728))
        (PORT datac (456:456:456) (528:528:528))
        (PORT datad (322:322:322) (376:376:376))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (131:131:131) (169:169:169))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_avalon_reg\|oci_single_step_mode\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (115:115:115) (148:148:148))
        (PORT datad (508:508:508) (597:597:597))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_avalon_reg\|oci_single_step_mode)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (889:889:889) (892:892:892))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (349:349:349) (414:414:414))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|wait_for_one_post_bret_inst\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (902:902:902))
        (PORT datab (666:666:666) (790:790:790))
        (PORT datad (499:499:499) (574:574:574))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (664:664:664) (727:727:727))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|wait_for_one_post_bret_inst)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (896:896:896))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (349:349:349) (413:413:413))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|hbreak_pending_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (670:670:670) (794:794:794))
        (PORT datad (183:183:183) (220:220:220))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|hbreak_pending)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (896:896:896))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (791:791:791) (868:868:868))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (274:274:274))
        (PORT datac (187:187:187) (234:234:234))
        (PORT datad (145:145:145) (189:189:189))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|hbreak_req\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (574:574:574))
        (PORT datab (211:211:211) (266:266:266))
        (PORT datac (882:882:882) (1025:1025:1025))
        (PORT datad (186:186:186) (231:231:231))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1129:1129:1129) (1272:1272:1272))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|hbreak_req\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (671:671:671) (796:796:796))
        (PORT datad (185:185:185) (222:222:222))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (654:654:654))
        (PORT datab (305:305:305) (370:370:370))
        (PORT datac (117:117:117) (157:157:157))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[18\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (184:184:184))
        (PORT datab (617:617:617) (716:716:716))
        (PORT datac (619:619:619) (701:701:701))
        (PORT datad (691:691:691) (804:804:804))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (904:904:904))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[18\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (129:129:129) (162:162:162))
        (PORT datac (102:102:102) (128:128:128))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (186:186:186))
        (PORT datac (541:541:541) (631:631:631))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (896:896:896))
        (PORT ena (1085:1085:1085) (1196:1196:1196))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (904:904:904))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (912:912:912) (1047:1047:1047))
        (PORT clrn (900:900:900) (903:903:903))
        (PORT sclr (344:344:344) (394:394:394))
        (PORT sload (540:540:540) (618:618:618))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~47)
    (DELAY
      (ABSOLUTE
        (PORT datac (513:513:513) (615:615:615))
        (PORT datad (371:371:371) (451:451:451))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (513:513:513) (599:599:599))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[28\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (813:813:813))
        (PORT datab (576:576:576) (696:696:696))
        (PORT datac (643:643:643) (763:763:763))
        (PORT datad (368:368:368) (448:448:448))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (895:895:895) (901:901:901))
        (PORT ena (835:835:835) (922:922:922))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[28\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (456:456:456))
        (PORT datab (321:321:321) (379:379:379))
        (PORT datad (689:689:689) (809:809:809))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (909:909:909))
        (PORT asdata (308:308:308) (348:348:348))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (854:854:854) (964:964:964))
        (PORT clrn (893:893:893) (897:897:897))
        (PORT sclr (351:351:351) (412:412:412))
        (PORT sload (851:851:851) (981:981:981))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (351:351:351) (420:420:420))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[28\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (175:175:175))
        (PORT datab (714:714:714) (843:843:843))
        (PORT datac (774:774:774) (909:909:909))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (791:791:791) (868:868:868))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[27\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (735:735:735))
        (PORT datab (744:744:744) (881:881:881))
        (PORT datac (692:692:692) (803:803:803))
        (PORT datad (194:194:194) (227:227:227))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (349:349:349) (417:417:417))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (896:896:896) (899:899:899))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[27\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (816:816:816))
        (PORT datab (395:395:395) (482:482:482))
        (PORT datac (639:639:639) (759:759:759))
        (PORT datad (552:552:552) (659:659:659))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (664:664:664) (727:727:727))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[27\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (382:382:382))
        (PORT datab (707:707:707) (834:834:834))
        (PORT datad (285:285:285) (324:324:324))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (337:337:337) (404:404:404))
        (PORT datac (185:185:185) (234:234:234))
        (PORT datad (145:145:145) (189:189:189))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (686:686:686) (766:766:766))
        (PORT clrn (893:893:893) (897:897:897))
        (PORT sclr (351:351:351) (412:412:412))
        (PORT sload (851:851:851) (981:981:981))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1129:1129:1129) (1272:1272:1272))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
=======
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[27\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (177:177:177))
        (PORT datab (714:714:714) (843:843:843))
        (PORT datac (630:630:630) (731:731:731))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (158:158:158) (157:157:157))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datab (133:133:133) (182:182:182))
        (PORT datac (538:538:538) (627:627:627))
        (IOPATH dataa combout (170:170:170) (163:163:163))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[26\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (242:242:242))
        (PORT datab (745:745:745) (882:882:882))
        (PORT datac (688:688:688) (799:799:799))
        (PORT datad (584:584:584) (702:702:702))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (896:896:896) (899:899:899))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (904:904:904))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[26\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (812:812:812))
        (PORT datab (397:397:397) (484:484:484))
        (PORT datac (644:644:644) (765:765:765))
        (PORT datad (530:530:530) (629:629:629))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[26\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (443:443:443))
        (PORT datab (973:973:973) (1138:1138:1138))
        (PORT datad (347:347:347) (409:409:409))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_wrapped_delayed)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (918:918:918))
        (PORT asdata (708:708:708) (801:801:801))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (682:682:682) (766:766:766))
        (PORT clrn (900:900:900) (906:906:906))
        (PORT sclr (737:737:737) (866:866:866))
        (PORT sload (1261:1261:1261) (1434:1434:1434))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (584:584:584))
        (PORT datab (218:218:218) (259:259:259))
        (PORT datac (1018:1018:1018) (1180:1180:1180))
        (PORT datad (370:370:370) (435:435:435))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT asdata (523:523:523) (591:591:591))
        (PORT ena (664:664:664) (727:727:727))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT asdata (526:526:526) (594:594:594))
        (PORT ena (791:791:791) (868:868:868))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (549:549:549) (634:634:634))
        (PORT datac (677:677:677) (778:778:778))
        (PORT datad (800:800:800) (962:962:962))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (259:259:259))
        (PORT datac (196:196:196) (248:248:248))
        (PORT datad (148:148:148) (193:193:193))
        (IOPATH dataa combout (166:166:166) (163:163:163))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1129:1129:1129) (1272:1272:1272))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
=======
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (655:655:655))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datac (119:119:119) (161:161:161))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (918:918:918))
        (PORT asdata (295:295:295) (335:335:335))
        (PORT clrn (892:892:892) (895:895:895))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (925:925:925))
        (PORT asdata (673:673:673) (747:747:747))
        (PORT clrn (903:903:903) (908:908:908))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (486:486:486))
        (PORT datab (404:404:404) (493:493:493))
        (PORT datad (365:365:365) (436:436:436))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (431:431:431))
        (PORT datab (476:476:476) (561:561:561))
        (PORT datad (334:334:334) (400:400:400))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (837:837:837))
        (PORT datab (840:840:840) (987:987:987))
        (PORT datac (349:349:349) (405:405:405))
        (PORT datad (531:531:531) (637:637:637))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[0\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT ena (1051:1051:1051) (970:970:970))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[1\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (272:272:272))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[26\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (792:792:792))
        (PORT datab (665:665:665) (798:798:798))
        (PORT datac (481:481:481) (567:567:567))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[31\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (376:376:376))
        (PORT datab (454:454:454) (524:524:524))
        (PORT datad (491:491:491) (562:562:562))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[2\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (196:196:196))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (795:795:795) (884:884:884))
        (PORT clrn (894:894:894) (897:897:897))
        (PORT sload (433:433:433) (479:479:479))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[3\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (210:210:210) (268:268:268))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (690:690:690) (800:800:800))
        (PORT datac (212:212:212) (263:263:263))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[4\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (196:196:196))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (891:891:891))
        (PORT datab (367:367:367) (447:447:447))
        (PORT datac (191:191:191) (227:227:227))
        (PORT datad (371:371:371) (437:437:437))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[5\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (274:274:274))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data_nxt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (286:286:286))
        (PORT datab (1159:1159:1159) (1339:1339:1339))
        (PORT datac (594:594:594) (677:677:677))
        (PORT datad (513:513:513) (611:611:611))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[6\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (394:394:394))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte3_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT ena (457:457:457) (440:440:440))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[7\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (196:196:196))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[25\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (816:816:816))
        (PORT datab (652:652:652) (768:768:768))
        (PORT datac (638:638:638) (757:757:757))
        (PORT datad (657:657:657) (768:768:768))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[8\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (274:274:274))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[25\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (951:951:951))
        (PORT datab (335:335:335) (395:395:395))
        (PORT datad (320:320:320) (375:375:375))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[9\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (274:274:274))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (550:550:550) (615:615:615))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT sclr (707:707:707) (826:826:826))
        (PORT sload (958:958:958) (1087:1087:1087))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[10\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (275:275:275))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[25\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (714:714:714))
        (PORT datab (543:543:543) (656:656:656))
        (PORT datac (507:507:507) (600:600:600))
        (PORT datad (188:188:188) (233:233:233))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[11\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (199:199:199))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[24\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (737:737:737))
        (PORT datab (709:709:709) (827:827:827))
        (PORT datac (355:355:355) (412:412:412))
        (PORT datad (727:727:727) (852:852:852))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[12\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (275:275:275))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (896:896:896) (899:899:899))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[13\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (200:200:200))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[24\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (815:815:815))
        (PORT datab (507:507:507) (604:604:604))
        (PORT datac (640:640:640) (760:760:760))
        (PORT datad (535:535:535) (637:637:637))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[14\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (275:275:275))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[24\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (720:720:720))
        (PORT datab (972:972:972) (1137:1137:1137))
        (PORT datad (332:332:332) (387:387:387))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[15\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (199:199:199))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (913:913:913) (1031:1031:1031))
        (PORT clrn (900:900:900) (906:906:906))
        (PORT sclr (737:737:737) (866:866:866))
        (PORT sload (1261:1261:1261) (1434:1434:1434))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[16\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (200:200:200))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[24\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (808:808:808))
        (PORT datab (522:522:522) (621:621:621))
        (PORT datac (119:119:119) (161:161:161))
        (PORT datad (527:527:527) (635:635:635))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[17\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (272:272:272))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[23\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (410:410:410))
        (PORT datab (741:741:741) (878:878:878))
        (PORT datac (703:703:703) (815:815:815))
        (PORT datad (578:578:578) (696:696:696))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[18\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (197:197:197))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (896:896:896) (899:899:899))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[19\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (272:272:272))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[23\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (899:899:899))
        (PORT datab (543:543:543) (646:646:646))
        (PORT datac (482:482:482) (567:567:567))
        (PORT datad (489:489:489) (578:578:578))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[20\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (197:197:197))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[23\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (232:232:232))
        (PORT datab (187:187:187) (222:222:222))
        (PORT datad (869:869:869) (999:999:999))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[21\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (273:273:273))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (757:757:757) (845:845:845))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT sclr (707:707:707) (826:826:826))
        (PORT sload (958:958:958) (1087:1087:1087))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[22\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT datab (209:209:209) (271:271:271))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|data_out\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (127:127:127) (169:169:169))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[23\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (197:197:197))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_crc\|data_out\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (897:897:897))
        (PORT ena (1674:1674:1674) (1875:1875:1875))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[24\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (275:275:275))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|readdata\[23\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1122:1122:1122) (1327:1327:1327))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (158:158:158) (157:157:157))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[25\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (275:275:275))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (897:897:897))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[26\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (276:276:276))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (PORT datab (773:773:773) (900:900:900))
        (PORT datac (658:658:658) (761:761:761))
        (PORT datad (521:521:521) (595:595:595))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[27\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (200:200:200))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (549:549:549))
        (PORT datad (599:599:599) (689:689:689))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[28\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (276:276:276))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (675:675:675))
        (PORT datab (369:369:369) (432:432:432))
        (PORT datad (841:841:841) (953:953:953))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[29\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (367:367:367) (414:414:414))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT sload (946:946:946) (1048:1048:1048))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[30\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (276:276:276))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[31\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (200:200:200))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[23\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (793:793:793))
        (PORT datab (506:506:506) (601:601:601))
        (PORT datac (650:650:650) (777:777:777))
        (PORT datad (129:129:129) (167:167:167))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|process_0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (660:660:660))
        (PORT datab (558:558:558) (660:660:660))
        (PORT datac (526:526:526) (639:639:639))
        (PORT datad (348:348:348) (420:420:420))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[22\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (972:972:972))
        (PORT datab (307:307:307) (357:357:357))
        (PORT datad (865:865:865) (1030:1030:1030))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|process_0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (652:652:652))
        (PORT datab (640:640:640) (772:772:772))
        (PORT datac (535:535:535) (650:650:650))
        (PORT datad (354:354:354) (425:425:425))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (793:793:793) (887:887:887))
        (PORT clrn (900:900:900) (903:903:903))
        (PORT sclr (344:344:344) (394:394:394))
        (PORT sload (540:540:540) (618:618:618))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (519:519:519) (629:629:629))
        (PORT datad (378:378:378) (459:459:459))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[22\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (686:686:686))
        (PORT datab (392:392:392) (484:484:484))
        (PORT datac (488:488:488) (574:574:574))
        (PORT datad (489:489:489) (577:577:577))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[22\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (962:962:962))
        (PORT datab (301:301:301) (354:354:354))
        (PORT datad (184:184:184) (215:215:215))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (389:389:389))
        (PORT datab (210:210:210) (264:264:264))
        (PORT datac (208:208:208) (258:258:258))
        (PORT datad (206:206:206) (252:252:252))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (405:405:405))
        (PORT datab (201:201:201) (259:259:259))
        (PORT datac (198:198:198) (243:243:243))
        (PORT datad (195:195:195) (238:238:238))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (641:641:641) (719:719:719))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT sclr (697:697:697) (807:807:807))
        (PORT sload (957:957:957) (1087:1087:1087))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (436:436:436))
        (PORT datab (218:218:218) (276:276:276))
        (PORT datac (357:357:357) (433:433:433))
        (PORT datad (368:368:368) (442:442:442))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_crc\|data_out\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT asdata (1227:1227:1227) (1385:1385:1385))
        (PORT clrn (899:899:899) (902:902:902))
        (PORT ena (1406:1406:1406) (1583:1583:1583))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|readdata\[22\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1258:1258:1258))
        (PORT datad (592:592:592) (690:690:690))
        (IOPATH dataa combout (158:158:158) (157:157:157))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (454:454:454))
        (PORT datab (369:369:369) (448:448:448))
        (PORT datac (366:366:366) (432:432:432))
        (PORT datad (344:344:344) (404:404:404))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (892:892:892) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (412:412:412))
        (PORT datab (397:397:397) (468:468:468))
        (PORT datac (1015:1015:1015) (1177:1177:1177))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[21\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (224:224:224) (284:284:284))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[22\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datad (136:136:136) (175:175:175))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (134:134:134))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (313:313:313) (364:364:364))
        (PORT datad (315:315:315) (364:364:364))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (523:523:523))
        (PORT datab (223:223:223) (276:276:276))
        (PORT datac (206:206:206) (256:256:256))
        (PORT datad (205:205:205) (251:251:251))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (670:670:670) (751:751:751))
        (PORT clrn (884:884:884) (888:888:888))
        (PORT sload (971:971:971) (1099:1099:1099))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (288:288:288))
        (PORT datab (210:210:210) (261:261:261))
        (PORT datac (194:194:194) (241:241:241))
        (PORT datad (203:203:203) (249:249:249))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (552:552:552))
        (PORT datab (529:529:529) (634:634:634))
        (PORT datac (688:688:688) (809:809:809))
        (PORT datad (415:415:415) (515:515:515))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (391:391:391))
        (PORT datab (502:502:502) (588:588:588))
        (PORT datad (473:473:473) (537:537:537))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (645:645:645))
        (PORT datab (612:612:612) (701:701:701))
        (PORT datad (217:217:217) (258:258:258))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (392:392:392))
        (PORT datab (202:202:202) (260:260:260))
        (PORT datac (199:199:199) (243:243:243))
        (PORT datad (197:197:197) (240:240:240))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (300:300:300) (341:341:341))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT sload (416:416:416) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (269:269:269))
        (PORT datab (317:317:317) (386:386:386))
        (PORT datac (325:325:325) (386:386:386))
        (PORT datad (196:196:196) (240:240:240))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[22\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (578:578:578))
        (PORT datab (548:548:548) (666:666:666))
        (PORT datac (119:119:119) (161:161:161))
        (PORT datad (507:507:507) (594:594:594))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[21\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (817:817:817))
        (PORT datab (1119:1119:1119) (1330:1330:1330))
        (PORT datad (979:979:979) (1158:1158:1158))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|LessThan0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (528:528:528) (599:599:599))
        (PORT clrn (893:893:893) (896:896:896))
        (PORT sclr (816:816:816) (951:951:951))
        (PORT sload (808:808:808) (921:921:921))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (519:519:519) (629:629:629))
        (PORT datad (719:719:719) (846:846:846))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[21\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (871:871:871))
        (PORT datab (865:865:865) (1001:1001:1001))
        (PORT datac (529:529:529) (628:628:628))
        (PORT datad (489:489:489) (577:577:577))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[21\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (948:948:948))
        (PORT datab (189:189:189) (227:227:227))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|process_0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (405:405:405))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (680:680:680) (789:789:789))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[16\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (569:569:569))
        (PORT datac (507:507:507) (609:609:609))
        (PORT datad (626:626:626) (717:717:717))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (538:538:538) (600:600:600))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT sclr (707:707:707) (826:826:826))
        (PORT sload (958:958:958) (1087:1087:1087))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1489:1489:1489) (1312:1312:1312))
        (PORT sclr (876:876:876) (1007:1007:1007))
        (PORT sload (979:979:979) (1101:1101:1101))
        (PORT ena (969:969:969) (895:895:895))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|data_out\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (126:126:126) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (310:310:310) (352:352:352))
        (PORT sclr (876:876:876) (1007:1007:1007))
        (PORT sload (979:979:979) (1101:1101:1101))
        (PORT ena (969:969:969) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|data_out\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (896:896:896))
        (PORT ena (1367:1367:1367) (1537:1537:1537))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (382:382:382) (428:428:428))
        (PORT sclr (876:876:876) (1007:1007:1007))
        (PORT sload (979:979:979) (1101:1101:1101))
        (PORT ena (969:969:969) (895:895:895))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
=======
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|readdata\[21\])
    (DELAY
      (ABSOLUTE
        (PORT datac (444:444:444) (517:517:517))
        (PORT datad (1065:1065:1065) (1243:1243:1243))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (311:311:311) (352:352:352))
        (PORT sclr (876:876:876) (1007:1007:1007))
        (PORT sload (979:979:979) (1101:1101:1101))
        (PORT ena (969:969:969) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (889:889:889) (893:893:893))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (382:382:382) (428:428:428))
        (PORT sclr (876:876:876) (1007:1007:1007))
        (PORT sload (979:979:979) (1101:1101:1101))
        (PORT ena (969:969:969) (895:895:895))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (949:949:949))
        (PORT datab (557:557:557) (658:658:658))
        (PORT datac (346:346:346) (396:396:396))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (311:311:311) (351:351:351))
        (PORT sclr (876:876:876) (1007:1007:1007))
        (PORT sload (979:979:979) (1101:1101:1101))
        (PORT ena (969:969:969) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (543:543:543) (616:616:616))
        (PORT clrn (884:884:884) (888:888:888))
        (PORT sload (971:971:971) (1099:1099:1099))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (382:382:382) (427:427:427))
        (PORT sclr (876:876:876) (1007:1007:1007))
        (PORT sload (979:979:979) (1101:1101:1101))
        (PORT ena (969:969:969) (895:895:895))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (198:198:198))
        (PORT datab (811:811:811) (946:946:946))
        (PORT datad (512:512:512) (604:604:604))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (372:372:372) (426:426:426))
        (PORT sclr (876:876:876) (1007:1007:1007))
        (PORT sload (979:979:979) (1101:1101:1101))
        (PORT ena (969:969:969) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (1085:1085:1085))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datad (306:306:306) (352:352:352))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (881:881:881))
        (PORT datab (372:372:372) (436:436:436))
        (PORT datad (542:542:542) (651:651:651))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (381:381:381) (427:427:427))
        (PORT sclr (876:876:876) (1007:1007:1007))
        (PORT sload (979:979:979) (1101:1101:1101))
        (PORT ena (969:969:969) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (310:310:310) (351:351:351))
        (PORT sclr (876:876:876) (1007:1007:1007))
        (PORT sload (979:979:979) (1101:1101:1101))
        (PORT ena (969:969:969) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (306:306:306) (345:345:345))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT sload (946:946:946) (1048:1048:1048))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (372:372:372) (425:425:425))
        (PORT sclr (876:876:876) (1007:1007:1007))
        (PORT sload (979:979:979) (1101:1101:1101))
        (PORT ena (969:969:969) (895:895:895))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[21\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (577:577:577))
        (PORT datab (550:550:550) (667:667:667))
        (PORT datac (188:188:188) (240:240:240))
        (PORT datad (488:488:488) (568:568:568))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (382:382:382) (427:427:427))
        (PORT sclr (876:876:876) (1007:1007:1007))
        (PORT sload (979:979:979) (1101:1101:1101))
        (PORT ena (969:969:969) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[20\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (391:391:391))
        (PORT datab (501:501:501) (575:575:575))
        (PORT datac (411:411:411) (465:465:465))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (904:904:904))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (310:310:310) (351:351:351))
        (PORT sclr (876:876:876) (1007:1007:1007))
        (PORT sload (979:979:979) (1101:1101:1101))
        (PORT ena (969:969:969) (895:895:895))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_crc\|data_out\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (903:903:903))
        (PORT asdata (973:973:973) (1097:1097:1097))
        (PORT clrn (886:886:886) (889:889:889))
        (PORT ena (1608:1608:1608) (1808:1808:1808))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
=======
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|readdata\[20\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1268:1268:1268))
        (PORT datad (364:364:364) (439:439:439))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (381:381:381) (427:427:427))
        (PORT sclr (876:876:876) (1007:1007:1007))
        (PORT sload (979:979:979) (1101:1101:1101))
        (PORT ena (969:969:969) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (889:889:889) (893:893:893))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (310:310:310) (351:351:351))
        (PORT sclr (876:876:876) (1007:1007:1007))
        (PORT sload (979:979:979) (1101:1101:1101))
        (PORT ena (969:969:969) (895:895:895))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (953:953:953))
        (PORT datab (134:134:134) (184:184:184))
        (PORT datac (354:354:354) (412:412:412))
        (PORT datad (542:542:542) (638:638:638))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (382:382:382) (427:427:427))
        (PORT sclr (876:876:876) (1007:1007:1007))
        (PORT sload (979:979:979) (1101:1101:1101))
        (PORT ena (969:969:969) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (200:200:200))
        (PORT datab (812:812:812) (946:946:946))
        (PORT datac (221:221:221) (281:281:281))
        (PORT datad (514:514:514) (608:608:608))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (1084:1084:1084))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datad (311:311:311) (362:362:362))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[4\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (717:717:717))
        (PORT datab (371:371:371) (435:435:435))
        (PORT datad (540:540:540) (649:649:649))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (546:546:546) (614:614:614))
        (PORT sclr (970:970:970) (1107:1107:1107))
        (PORT sload (970:970:970) (1090:1090:1090))
        (PORT ena (799:799:799) (746:746:746))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (310:310:310) (351:351:351))
        (PORT sclr (970:970:970) (1107:1107:1107))
        (PORT sload (970:970:970) (1090:1090:1090))
        (PORT ena (799:799:799) (746:746:746))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (376:376:376) (419:419:419))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT sload (946:946:946) (1048:1048:1048))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (381:381:381) (427:427:427))
        (PORT sclr (970:970:970) (1107:1107:1107))
        (PORT sload (970:970:970) (1090:1090:1090))
        (PORT ena (799:799:799) (746:746:746))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[20\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (597:597:597))
        (PORT datab (631:631:631) (734:734:734))
        (PORT datac (637:637:637) (753:753:753))
        (PORT datad (489:489:489) (577:577:577))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[20\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (950:950:950))
        (PORT datab (108:108:108) (138:138:138))
        (PORT datad (272:272:272) (310:310:310))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (310:310:310) (352:352:352))
        (PORT sclr (970:970:970) (1107:1107:1107))
        (PORT sload (970:970:970) (1090:1090:1090))
        (PORT ena (799:799:799) (746:746:746))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (533:533:533) (608:608:608))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT sclr (707:707:707) (826:826:826))
        (PORT sload (958:958:958) (1087:1087:1087))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (382:382:382) (427:427:427))
        (PORT sclr (970:970:970) (1107:1107:1107))
        (PORT sload (970:970:970) (1090:1090:1090))
        (PORT ena (799:799:799) (746:746:746))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[20\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (642:642:642))
        (PORT datab (491:491:491) (583:583:583))
        (PORT datac (656:656:656) (777:777:777))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[19\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (397:397:397))
        (PORT datab (741:741:741) (878:878:878))
        (PORT datac (702:702:702) (814:814:814))
        (PORT datad (578:578:578) (696:696:696))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (311:311:311) (351:351:351))
        (PORT sclr (970:970:970) (1107:1107:1107))
        (PORT sload (970:970:970) (1090:1090:1090))
        (PORT ena (799:799:799) (746:746:746))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (896:896:896) (899:899:899))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (382:382:382) (427:427:427))
        (PORT sclr (970:970:970) (1107:1107:1107))
        (PORT sload (970:970:970) (1090:1090:1090))
        (PORT ena (799:799:799) (746:746:746))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[19\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (621:621:621))
        (PORT datab (389:389:389) (484:484:484))
        (PORT datac (519:519:519) (624:624:624))
        (PORT datad (502:502:502) (595:595:595))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[19\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (419:419:419))
        (PORT datab (710:710:710) (837:837:837))
        (PORT datad (642:642:642) (738:738:738))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (372:372:372) (426:426:426))
        (PORT sclr (970:970:970) (1107:1107:1107))
        (PORT sload (970:970:970) (1090:1090:1090))
        (PORT ena (799:799:799) (746:746:746))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (660:660:660) (743:743:743))
        (PORT clrn (893:893:893) (897:897:897))
        (PORT sclr (351:351:351) (412:412:412))
        (PORT sload (851:851:851) (981:981:981))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (381:381:381) (426:426:426))
        (PORT sclr (970:970:970) (1107:1107:1107))
        (PORT sload (970:970:970) (1090:1090:1090))
        (PORT ena (799:799:799) (746:746:746))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (653:653:653) (727:727:727))
        (PORT clrn (884:884:884) (888:888:888))
        (PORT sload (971:971:971) (1099:1099:1099))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (310:310:310) (350:350:350))
        (PORT sclr (970:970:970) (1107:1107:1107))
        (PORT sload (970:970:970) (1090:1090:1090))
        (PORT ena (799:799:799) (746:746:746))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (488:488:488) (549:549:549))
        (PORT sclr (970:970:970) (1107:1107:1107))
        (PORT sload (970:970:970) (1090:1090:1090))
        (PORT ena (799:799:799) (746:746:746))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (715:715:715))
        (PORT datab (688:688:688) (816:816:816))
        (PORT datac (500:500:500) (590:590:590))
        (PORT datad (357:357:357) (429:429:429))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|data_out\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (133:133:133) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (383:383:383) (429:429:429))
        (PORT sclr (970:970:970) (1107:1107:1107))
        (PORT sload (970:970:970) (1090:1090:1090))
        (PORT ena (799:799:799) (746:746:746))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|data_out\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (887:887:887) (891:891:891))
        (PORT ena (1592:1592:1592) (1784:1784:1784))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (310:310:310) (351:351:351))
        (PORT sclr (970:970:970) (1107:1107:1107))
        (PORT sload (970:970:970) (1090:1090:1090))
        (PORT ena (799:799:799) (746:746:746))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
=======
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|readdata\[19\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1053:1053:1053) (1233:1233:1233))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (374:374:374) (423:423:423))
        (PORT sclr (970:970:970) (1107:1107:1107))
        (PORT sload (970:970:970) (1090:1090:1090))
        (PORT ena (799:799:799) (746:746:746))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (887:887:887) (891:891:891))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (310:310:310) (351:351:351))
        (PORT sclr (970:970:970) (1107:1107:1107))
        (PORT sload (970:970:970) (1090:1090:1090))
        (PORT ena (799:799:799) (746:746:746))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1177:1177:1177) (1361:1361:1361))
        (PORT datab (133:133:133) (183:183:183))
        (PORT datac (499:499:499) (568:568:568))
        (PORT datad (639:639:639) (738:738:738))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (385:385:385))
        (PORT datab (407:407:407) (506:506:506))
        (PORT datac (307:307:307) (354:354:354))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_len_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (381:381:381) (427:427:427))
        (PORT sclr (970:970:970) (1107:1107:1107))
        (PORT sload (970:970:970) (1090:1090:1090))
        (PORT ena (799:799:799) (746:746:746))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (439:439:439))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (648:648:648) (744:744:744))
        (PORT datad (350:350:350) (421:421:421))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (914:914:914))
        (PORT asdata (679:679:679) (771:771:771))
        (PORT clrn (887:887:887) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datad (961:961:961) (1107:1107:1107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (438:438:438))
        (PORT datab (348:348:348) (424:424:424))
        (PORT datac (336:336:336) (410:410:410))
        (PORT datad (350:350:350) (421:421:421))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (650:650:650))
        (PORT datab (553:553:553) (654:654:654))
        (PORT datac (536:536:536) (651:651:651))
        (PORT datad (348:348:348) (411:411:411))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (1184:1184:1184))
        (PORT datab (368:368:368) (431:431:431))
        (PORT datad (534:534:534) (641:641:641))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (150:150:150) (201:201:201))
        (PORT datac (510:510:510) (601:601:601))
        (PORT datad (539:539:539) (634:634:634))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (405:405:405))
        (PORT datab (687:687:687) (795:795:795))
        (PORT datac (680:680:680) (789:789:789))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (372:372:372) (419:419:419))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT sload (946:946:946) (1048:1048:1048))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (708:708:708) (667:667:667))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[19\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (794:794:794))
        (PORT datab (981:981:981) (1180:1180:1180))
        (PORT datac (652:652:652) (779:779:779))
        (PORT datad (193:193:193) (240:240:240))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (562:562:562) (665:665:665))
        (PORT datac (124:124:124) (169:169:169))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[19\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (1078:1078:1078))
        (PORT datab (496:496:496) (570:570:570))
        (PORT datac (675:675:675) (790:790:790))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (887:887:887) (891:891:891))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (708:708:708) (667:667:667))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
=======
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~23)
    (DELAY
      (ABSOLUTE
        (PORT datac (873:873:873) (1026:1026:1026))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (561:561:561) (664:664:664))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datab combout (160:160:160) (156:156:156))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (708:708:708) (667:667:667))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
=======
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[19\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (548:548:548))
        (PORT datab (901:901:901) (1058:1058:1058))
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (689:689:689) (797:797:797))
        (PORT datad (379:379:379) (452:452:452))
        (IOPATH datab combout (160:160:160) (156:156:156))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (948:948:948))
        (PORT datac (879:879:879) (1035:1035:1035))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (903:903:903))
        (PORT d (37:37:37) (50:50:50))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (456:456:456) (438:438:438))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
=======
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[20\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (1031:1031:1031) (1211:1211:1211))
        (PORT datac (117:117:117) (158:158:158))
        (PORT datad (361:361:361) (433:433:433))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (690:690:690) (799:799:799))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (456:456:456) (438:438:438))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (371:371:371))
        (PORT datab (376:376:376) (463:463:463))
        (PORT datac (511:511:511) (609:609:609))
        (PORT datad (667:667:667) (780:780:780))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (686:686:686) (793:793:793))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH datab combout (160:160:160) (156:156:156))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (852:852:852) (944:944:944))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (456:456:456) (438:438:438))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (956:956:956))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH dataa combout (166:166:166) (163:163:163))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (687:687:687) (795:795:795))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datab combout (160:160:160) (156:156:156))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (456:456:456) (438:438:438))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
=======
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[21\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (987:987:987) (1157:1157:1157))
        (PORT datac (354:354:354) (430:430:430))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (591:591:591))
        (PORT datab (147:147:147) (199:199:199))
        (PORT datac (514:514:514) (605:605:605))
        (PORT datad (541:541:541) (636:636:636))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (708:708:708) (667:667:667))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (1201:1201:1201) (1396:1396:1396))
        (PORT datad (749:749:749) (877:877:877))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (558:558:558) (660:660:660))
        (PORT datad (124:124:124) (162:162:162))
        (IOPATH datab combout (160:160:160) (156:156:156))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (708:708:708) (667:667:667))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[22\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (856:856:856) (1003:1003:1003))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (948:948:948))
        (PORT datad (128:128:128) (169:169:169))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (558:558:558) (661:661:661))
        (PORT datac (120:120:120) (164:164:164))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (708:708:708) (667:667:667))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (560:560:560) (663:663:663))
        (PORT datac (123:123:123) (167:167:167))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (708:708:708) (667:667:667))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
=======
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[23\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (181:181:181))
        (PORT datac (523:523:523) (617:617:617))
        (PORT datad (803:803:803) (924:924:924))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (559:559:559) (662:662:662))
        (PORT datac (121:121:121) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (708:708:708) (667:667:667))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[34\])
    (DELAY
      (ABSOLUTE
        (PORT datab (717:717:717) (851:851:851))
        (PORT datac (440:440:440) (515:515:515))
        (PORT datad (675:675:675) (798:798:798))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (631:631:631))
        (PORT datab (144:144:144) (193:193:193))
        (PORT datad (542:542:542) (638:638:638))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|byteenable\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_gen\:tdo_crc_calc\|lfsr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (708:708:708) (667:667:667))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_byteenable\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (717:717:717) (845:845:845))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (655:655:655) (750:750:750))
        (PORT d[1] (502:502:502) (576:576:576))
        (PORT d[2] (352:352:352) (405:405:405))
        (PORT d[3] (533:533:533) (609:609:609))
        (PORT d[4] (493:493:493) (566:566:566))
        (PORT d[5] (201:201:201) (232:232:232))
        (PORT d[6] (355:355:355) (411:411:411))
        (PORT d[7] (515:515:515) (591:591:591))
        (PORT d[9] (528:528:528) (603:603:603))
        (PORT d[10] (505:505:505) (584:584:584))
        (PORT d[11] (360:360:360) (415:415:415))
        (PORT d[12] (359:359:359) (416:416:416))
        (PORT d[13] (214:214:214) (250:250:250))
        (PORT d[14] (526:526:526) (602:602:602))
        (PORT d[15] (511:511:511) (582:582:582))
        (PORT d[16] (687:687:687) (792:792:792))
        (PORT clk (1086:1086:1086) (1104:1104:1104))
        (PORT ena (1041:1041:1041) (996:996:996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (359:359:359) (407:407:407))
        (PORT d[1] (644:644:644) (727:727:727))
        (PORT d[2] (356:356:356) (410:410:410))
        (PORT d[3] (518:518:518) (599:599:599))
        (PORT d[4] (525:525:525) (598:598:598))
        (PORT d[5] (500:500:500) (580:580:580))
        (PORT d[6] (521:521:521) (603:603:603))
        (PORT d[7] (496:496:496) (568:568:568))
        (PORT clk (1084:1084:1084) (1102:1102:1102))
        (PORT ena (1038:1038:1038) (995:995:995))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|cdr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (791:791:791))
        (PORT datac (529:529:529) (627:627:627))
        (PORT datad (339:339:339) (412:412:412))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1414:1414:1414) (1231:1231:1231))
        (PORT datab (175:175:175) (229:229:229))
        (PORT datac (995:995:995) (1167:1167:1167))
        (PORT datad (211:211:211) (265:265:265))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (629:629:629) (668:668:668))
        (PORT clk (1084:1084:1084) (1102:1102:1102))
        (PORT ena (1038:1038:1038) (995:995:995))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (440:440:440))
        (PORT datac (472:472:472) (556:556:556))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.byteena_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (523:523:523) (591:591:591))
        (PORT d[1] (514:514:514) (577:577:577))
        (PORT clk (1086:1086:1086) (1104:1104:1104))
        (PORT ena (1041:1041:1041) (996:996:996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1104:1104:1104))
        (PORT d[0] (1041:1041:1041) (996:996:996))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (901:901:901) (986:986:986))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (173:173:173) (227:227:227))
        (PORT datac (992:992:992) (1163:1163:1163))
        (PORT datad (208:208:208) (262:262:262))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1087:1087:1087) (1105:1105:1105))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (901:901:901) (986:986:986))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1087:1087:1087) (1105:1105:1105))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (290:290:290))
        (PORT datab (172:172:172) (227:227:227))
        (PORT datac (991:991:991) (1163:1163:1163))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1087:1087:1087) (1105:1105:1105))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (901:901:901) (986:986:986))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (193:193:193))
        (PORT datac (618:618:618) (713:713:713))
        (PORT datad (632:632:632) (735:735:735))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1087:1087:1087) (1105:1105:1105))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (606:606:606) (615:615:615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (607:607:607) (616:616:616))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (607:607:607) (616:616:616))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (832:832:832) (921:921:921))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (180:180:180))
        (PORT datac (623:623:623) (718:718:718))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (832:832:832) (921:921:921))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (624:624:624) (720:720:720))
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (832:832:832) (921:921:921))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datac (702:702:702) (814:814:814))
        (PORT datad (356:356:356) (427:427:427))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (607:607:607) (616:616:616))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (643:643:643))
        (PORT datab (383:383:383) (470:470:470))
        (PORT datac (318:318:318) (367:367:367))
        (PORT datad (540:540:540) (641:641:641))
        (IOPATH dataa combout (166:166:166) (173:173:173))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1010:1010:1010) (1118:1118:1118))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (179:179:179))
        (PORT datac (702:702:702) (814:814:814))
        (PORT datad (120:120:120) (160:160:160))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (852:852:852) (944:944:944))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1010:1010:1010) (1118:1118:1118))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (526:526:526))
        (PORT datab (574:574:574) (697:697:697))
        (PORT datac (689:689:689) (811:811:811))
        (PORT datad (522:522:522) (629:629:629))
        (IOPATH dataa combout (158:158:158) (157:157:157))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (PORT datac (699:699:699) (810:810:810))
        (PORT datad (120:120:120) (157:157:157))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (728:728:728) (802:802:802))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1010:1010:1010) (1118:1118:1118))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (587:587:587))
        (PORT datab (585:585:585) (705:705:705))
        (PORT datad (320:320:320) (383:383:383))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (184:184:184))
        (PORT datac (701:701:701) (813:813:813))
        (PORT datad (130:130:130) (168:168:168))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1010:1010:1010) (1118:1118:1118))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datac (335:335:335) (390:390:390))
        (PORT datad (606:606:606) (723:723:723))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (437:437:437))
        (PORT datac (619:619:619) (714:714:714))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (919:919:919))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (631:631:631) (685:685:685))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (832:832:832) (921:921:921))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (288:288:288))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (193:193:193))
        (PORT datab (131:131:131) (178:178:178))
        (PORT datac (620:620:620) (716:716:716))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (696:696:696) (770:770:770))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (832:832:832) (921:921:921))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datac (625:625:625) (721:721:721))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (904:904:904))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (674:674:674) (761:761:761))
        (PORT sload (1099:1099:1099) (1235:1235:1235))
        (PORT ena (833:833:833) (927:927:927))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (832:832:832) (921:921:921))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[18\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (647:647:647))
        (PORT datab (554:554:554) (666:666:666))
        (PORT datac (871:871:871) (1023:1023:1023))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (137:137:137) (187:187:187))
        (PORT datac (626:626:626) (723:723:723))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (832:832:832) (921:921:921))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (439:439:439))
        (PORT datac (539:539:539) (651:651:651))
        (PORT datad (459:459:459) (525:525:525))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (757:757:757))
        (PORT datab (556:556:556) (655:655:655))
        (PORT datac (529:529:529) (627:627:627))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (904:904:904))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (925:925:925))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (653:653:653))
        (PORT datab (131:131:131) (180:180:180))
        (PORT datac (637:637:637) (731:731:731))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT asdata (533:533:533) (610:610:610))
        (PORT clrn (893:893:893) (896:896:896))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_crc_val_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (460:460:460))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (463:463:463))
        (PORT datab (828:828:828) (956:956:956))
        (PORT datac (957:957:957) (1111:1111:1111))
        (PORT datad (517:517:517) (596:596:596))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (682:682:682))
        (PORT datab (650:650:650) (759:759:759))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (635:635:635))
        (PORT datab (411:411:411) (502:502:502))
        (PORT datad (96:96:96) (117:117:117))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (639:639:639))
        (PORT datab (355:355:355) (415:415:415))
        (PORT datad (216:216:216) (257:257:257))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (432:432:432))
        (PORT datab (572:572:572) (686:686:686))
        (PORT datac (397:397:397) (487:487:487))
        (PORT datad (508:508:508) (609:609:609))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (391:391:391) (442:442:442))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT sload (416:416:416) (454:454:454))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (926:926:926))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (450:450:450) (428:428:428))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[18\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (639:639:639))
        (PORT datab (392:392:392) (478:478:478))
        (PORT datac (519:519:519) (623:623:623))
        (PORT datad (502:502:502) (595:595:595))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (163:163:163) (219:219:219))
        (PORT datac (213:213:213) (270:270:270))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[18\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (417:417:417))
        (PORT datab (331:331:331) (387:387:387))
        (PORT datad (693:693:693) (813:813:813))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (152:152:152))
        (PORT datab (163:163:163) (220:220:220))
        (PORT datad (134:134:134) (174:174:174))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (692:692:692) (780:780:780))
        (PORT clrn (893:893:893) (897:897:897))
        (PORT sclr (351:351:351) (412:412:412))
        (PORT sload (851:851:851) (981:981:981))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (926:926:926))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (450:450:450) (428:428:428))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
=======
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[18\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (178:178:178))
        (PORT datab (711:711:711) (839:839:839))
        (PORT datac (896:896:896) (1033:1033:1033))
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[17\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (586:586:586))
        (PORT datab (732:732:732) (830:830:830))
        (PORT datac (531:531:531) (643:643:643))
        (PORT datad (652:652:652) (763:763:763))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (150:150:150))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datad (142:142:142) (187:187:187))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (896:896:896) (899:899:899))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (926:926:926))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (450:450:450) (428:428:428))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[17\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (474:474:474))
        (PORT datab (706:706:706) (838:838:838))
        (PORT datac (517:517:517) (621:621:621))
        (PORT datad (503:503:503) (596:596:596))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (195:195:195))
        (PORT datab (152:152:152) (209:209:209))
        (PORT datac (148:148:148) (198:198:198))
        (PORT datad (135:135:135) (174:174:174))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[17\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (772:772:772))
        (PORT datab (317:317:317) (365:365:365))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (633:633:633))
        (PORT datac (391:391:391) (481:481:481))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (150:150:150))
        (PORT datab (162:162:162) (217:217:217))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (190:190:190) (195:195:195))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (533:533:533) (604:604:604))
        (PORT clrn (894:894:894) (897:897:897))
        (PORT sclr (577:577:577) (666:666:666))
        (PORT sload (840:840:840) (961:961:961))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (926:926:926))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (450:450:450) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[17\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (821:821:821))
        (PORT datab (671:671:671) (799:799:799))
        (PORT datac (652:652:652) (759:759:759))
        (PORT datad (132:132:132) (170:170:170))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[18\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (116:116:116) (145:145:145))
        (PORT datac (727:727:727) (861:861:861))
        (PORT datad (582:582:582) (664:664:664))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (897:897:897))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
=======
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (335:335:335))
        (PORT datab (227:227:227) (276:276:276))
        (PORT datac (320:320:320) (374:374:374))
        (PORT datad (258:258:258) (331:331:331))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~24)
    (DELAY
      (ABSOLUTE
        (PORT datac (854:854:854) (1013:1013:1013))
        (PORT datad (128:128:128) (169:169:169))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (366:366:366))
        (PORT datab (222:222:222) (270:270:270))
        (PORT datac (317:317:317) (368:368:368))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (955:955:955))
        (PORT datab (561:561:561) (663:663:663))
        (PORT datac (861:861:861) (989:989:989))
        (PORT datad (447:447:447) (524:524:524))
        (IOPATH dataa combout (166:166:166) (163:163:163))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (336:336:336))
        (PORT datab (221:221:221) (270:270:270))
        (PORT datac (317:317:317) (368:368:368))
        (PORT datad (260:260:260) (333:333:333))
        (IOPATH dataa combout (188:188:188) (184:184:184))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (547:547:547))
        (PORT datab (977:977:977) (1130:1130:1130))
        (PORT datad (439:439:439) (499:499:499))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (367:367:367))
        (PORT datab (220:220:220) (269:269:269))
        (PORT datac (315:315:315) (368:368:368))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (899:899:899))
        (PORT datab (367:367:367) (430:430:430))
        (PORT datad (532:532:532) (639:639:639))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (334:334:334))
        (PORT datab (190:190:190) (228:228:228))
        (PORT datad (139:139:139) (183:183:183))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (336:336:336))
        (PORT datab (365:365:365) (428:428:428))
        (PORT datac (323:323:323) (378:378:378))
        (PORT datad (257:257:257) (329:329:329))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (377:377:377) (420:420:420))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT sload (946:946:946) (1048:1048:1048))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (336:336:336))
        (PORT datab (231:231:231) (280:280:280))
        (PORT datac (323:323:323) (377:377:377))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (250:250:250))
        (PORT datab (229:229:229) (293:293:293))
        (PORT datac (146:146:146) (197:197:197))
        (PORT datad (289:289:289) (326:326:326))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[16\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (795:795:795))
        (PORT datab (685:685:685) (813:813:813))
        (PORT datac (382:382:382) (467:467:467))
        (PORT datad (644:644:644) (751:751:751))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (250:250:250))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (215:215:215) (271:271:271))
        (PORT datad (289:289:289) (326:326:326))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[16\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (961:961:961))
        (PORT datab (275:275:275) (321:321:321))
        (PORT datad (98:98:98) (119:119:119))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (223:223:223))
        (PORT datab (154:154:154) (208:208:208))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (660:660:660) (742:742:742))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT sclr (697:697:697) (807:807:807))
        (PORT sload (957:957:957) (1087:1087:1087))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (366:366:366))
        (PORT datab (360:360:360) (423:423:423))
        (PORT datac (318:318:318) (368:368:368))
        (PORT datad (248:248:248) (308:308:308))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (336:336:336))
        (PORT datab (219:219:219) (267:267:267))
        (PORT datac (314:314:314) (367:367:367))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (336:336:336))
        (PORT datab (361:361:361) (424:424:424))
        (PORT datac (318:318:318) (371:371:371))
        (PORT datad (259:259:259) (332:332:332))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (364:364:364))
        (PORT datab (227:227:227) (277:277:277))
        (PORT datac (318:318:318) (369:369:369))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (238:238:238))
        (PORT datab (157:157:157) (213:213:213))
        (PORT datad (267:267:267) (303:303:303))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (336:336:336))
        (PORT datab (364:364:364) (427:427:427))
        (PORT datac (322:322:322) (376:376:376))
        (PORT datad (257:257:257) (330:330:330))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[16\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (794:794:794))
        (PORT datab (144:144:144) (193:193:193))
        (PORT datac (652:652:652) (779:779:779))
        (PORT datad (489:489:489) (580:580:580))
        (IOPATH dataa combout (158:158:158) (157:157:157))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (336:336:336))
        (PORT datab (364:364:364) (427:427:427))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (213:213:213) (253:253:253))
        (IOPATH dataa combout (165:165:165) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[30\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (560:560:560))
        (PORT datab (335:335:335) (389:389:389))
        (PORT datad (471:471:471) (543:543:543))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (336:336:336))
        (PORT datab (363:363:363) (426:426:426))
        (PORT datac (321:321:321) (375:375:375))
        (PORT datad (258:258:258) (330:330:330))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1432:1432:1432) (1610:1610:1610))
        (PORT clrn (900:900:900) (903:903:903))
        (PORT sload (631:631:631) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (366:366:366))
        (PORT datab (361:361:361) (423:423:423))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (208:208:208) (247:247:247))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (1209:1209:1209))
        (PORT datac (787:787:787) (913:913:913))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (219:219:219))
        (PORT datab (156:156:156) (213:213:213))
        (PORT datad (173:173:173) (204:204:204))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[31\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (616:616:616))
        (PORT datab (672:672:672) (784:784:784))
        (PORT datac (208:208:208) (263:263:263))
        (PORT datad (669:669:669) (771:771:771))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (195:195:195))
        (PORT datab (572:572:572) (686:686:686))
        (PORT datac (398:398:398) (489:489:489))
        (PORT datad (509:509:509) (610:610:610))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[31\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (635:635:635))
        (PORT datab (239:239:239) (300:300:300))
        (PORT datac (348:348:348) (415:415:415))
        (PORT datad (622:622:622) (713:713:713))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (435:435:435))
        (PORT datac (388:388:388) (477:477:477))
        (PORT datad (502:502:502) (602:602:602))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (901:901:901))
        (PORT ena (1228:1228:1228) (1354:1354:1354))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (926:926:926))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1251:1251:1251) (1114:1114:1114))
        (PORT sclr (321:321:321) (376:376:376))
        (PORT sload (870:870:870) (995:995:995))
        (PORT ena (407:407:407) (424:424:424))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
=======
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[15\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (944:944:944))
        (PORT datab (390:390:390) (475:475:475))
        (PORT datac (301:301:301) (343:343:343))
        (PORT datad (779:779:779) (887:887:887))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (926:926:926))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (294:294:294) (332:332:332))
        (PORT sclr (321:321:321) (376:376:376))
        (PORT sload (870:870:870) (995:995:995))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (926:926:926))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (296:296:296) (335:335:335))
        (PORT sclr (321:321:321) (376:376:376))
        (PORT sload (870:870:870) (995:995:995))
        (PORT ena (407:407:407) (424:424:424))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[15\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (817:817:817))
        (PORT datab (381:381:381) (467:467:467))
        (PORT datac (637:637:637) (757:757:757))
        (PORT datad (489:489:489) (573:573:573))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[15\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (686:686:686))
        (PORT datab (972:972:972) (1137:1137:1137))
        (PORT datad (313:313:313) (364:364:364))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (926:926:926))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (294:294:294) (332:332:332))
        (PORT sclr (321:321:321) (376:376:376))
        (PORT sload (870:870:870) (995:995:995))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (720:720:720))
        (PORT datab (554:554:554) (648:648:648))
        (PORT datac (132:132:132) (174:174:174))
        (PORT datad (528:528:528) (616:616:616))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (943:943:943) (1054:1054:1054))
        (PORT clrn (900:900:900) (906:906:906))
        (PORT sclr (737:737:737) (866:866:866))
        (PORT sload (1261:1261:1261) (1434:1434:1434))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (399:399:399))
        (PORT datab (478:478:478) (554:554:554))
        (PORT datad (164:164:164) (192:192:192))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[15\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (949:949:949))
        (PORT datab (541:541:541) (654:654:654))
        (PORT datac (509:509:509) (602:602:602))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[29\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (566:566:566))
        (PORT datab (324:324:324) (375:375:375))
        (PORT datad (465:465:465) (532:532:532))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (975:975:975) (1094:1094:1094))
        (PORT clrn (900:900:900) (903:903:903))
        (PORT sload (631:631:631) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (902:902:902) (907:907:907))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (444:444:444) (505:505:505))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~30)
    (DELAY
      (ABSOLUTE
        (PORT datac (502:502:502) (594:594:594))
        (PORT datad (791:791:791) (921:921:921))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (206:206:206))
        (PORT datab (235:235:235) (293:293:293))
        (PORT datad (349:349:349) (420:420:420))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (904:904:904))
        (PORT ena (835:835:835) (933:933:933))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (841:841:841))
        (PORT datab (535:535:535) (638:638:638))
        (PORT datad (655:655:655) (766:766:766))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT asdata (658:658:658) (731:731:731))
        (PORT clrn (898:898:898) (904:904:904))
        (PORT ena (835:835:835) (933:933:933))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[29\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (941:941:941))
        (PORT datab (750:750:750) (893:893:893))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (572:572:572) (658:658:658))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[29\])
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[5\])
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (904:904:904))
        (PORT d (37:37:37) (50:50:50))
<<<<<<< HEAD
        (PORT asdata (686:686:686) (778:778:778))
        (PORT sload (1099:1099:1099) (1235:1235:1235))
        (PORT ena (833:833:833) (927:927:927))
=======
        (PORT clrn (898:898:898) (904:904:904))
        (PORT ena (835:835:835) (933:933:933))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[29\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (783:783:783) (946:946:946))
        (PORT datac (308:308:308) (366:366:366))
        (PORT datad (1142:1142:1142) (1318:1318:1318))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT asdata (279:279:279) (298:298:298))
        (PORT clrn (898:898:898) (904:904:904))
        (PORT ena (835:835:835) (933:933:933))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (473:473:473))
        (PORT datab (553:553:553) (639:639:639))
        (PORT datac (583:583:583) (702:702:702))
        (PORT datad (730:730:730) (853:853:853))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT asdata (611:611:611) (671:671:671))
        (PORT clrn (898:898:898) (904:904:904))
        (PORT ena (798:798:798) (869:869:869))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (597:597:597) (679:679:679))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (807:807:807) (909:909:909))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (904:904:904))
        (PORT ena (798:798:798) (869:869:869))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (639:639:639) (757:757:757))
        (PORT datad (125:125:125) (166:166:166))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (115:115:115) (132:132:132))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (904:904:904))
        (PORT ena (835:835:835) (933:933:933))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[26\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (824:824:824))
        (PORT datab (530:530:530) (639:639:639))
        (PORT datad (347:347:347) (417:417:417))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (193:193:193))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (690:690:690) (795:795:795))
        (PORT datac (797:797:797) (911:911:911))
        (PORT datad (805:805:805) (968:968:968))
        (IOPATH datab combout (167:167:167) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|offload_shift_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (925:925:925))
        (PORT datab (574:574:574) (686:686:686))
        (PORT datac (508:508:508) (608:608:608))
        (PORT datad (490:490:490) (588:588:588))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (926:926:926))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (478:478:478) (521:521:521))
        (PORT sload (430:430:430) (420:420:420))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (918:918:918))
        (PORT asdata (378:378:378) (428:428:428))
        (PORT clrn (892:892:892) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[30\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (PORT datab (674:674:674) (786:786:786))
        (PORT datac (479:479:479) (552:552:552))
        (PORT datad (672:672:672) (774:774:774))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[30\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (305:305:305))
        (PORT datab (761:761:761) (883:883:883))
        (PORT datac (353:353:353) (422:422:422))
        (PORT datad (441:441:441) (500:500:500))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (926:926:926))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (478:478:478) (520:520:520))
        (PORT sload (430:430:430) (420:420:420))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (901:901:901))
        (PORT ena (1228:1228:1228) (1354:1354:1354))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (926:926:926))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (478:478:478) (520:520:520))
        (PORT sload (430:430:430) (420:420:420))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[14\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (732:732:732))
        (PORT datab (743:743:743) (880:880:880))
        (PORT datac (697:697:697) (808:808:808))
        (PORT datad (360:360:360) (412:412:412))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (160:160:160))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (896:896:896) (899:899:899))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (926:926:926))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (478:478:478) (520:520:520))
        (PORT sload (430:430:430) (420:420:420))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
=======
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[14\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (791:791:791))
        (PORT datab (835:835:835) (985:985:985))
        (PORT datac (381:381:381) (466:466:466))
        (PORT datad (380:380:380) (462:462:462))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (PORT datac (121:121:121) (164:164:164))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[14\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (960:960:960))
        (PORT datab (300:300:300) (349:349:349))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_shift_load)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (141:141:141))
        (PORT datab (717:717:717) (844:844:844))
        (PORT datac (509:509:509) (609:609:609))
        (PORT datad (128:128:128) (169:169:169))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (658:658:658) (743:743:743))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT sclr (697:697:697) (807:807:807))
        (PORT sload (957:957:957) (1087:1087:1087))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|decode2\|w_anode86w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (208:208:208))
        (PORT datab (173:173:173) (230:230:230))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|data_out\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT asdata (543:543:543) (620:620:620))
        (PORT clrn (898:898:898) (901:901:901))
        (PORT ena (1078:1078:1078) (1195:1195:1195))
=======
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (921:921:921))
        (PORT asdata (603:603:603) (663:663:663))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|readdata\[14\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1416:1416:1416) (1660:1660:1660))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (921:921:921))
        (PORT asdata (294:294:294) (332:332:332))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (1128:1128:1128))
        (PORT datab (495:495:495) (568:568:568))
        (PORT datac (124:124:124) (168:168:168))
        (PORT datad (481:481:481) (566:566:566))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (158:158:158))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|woverflow\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (116:116:116) (145:145:145))
        (PORT datad (365:365:365) (439:439:439))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|woverflow)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (905:905:905))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (881:881:881) (885:885:885))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (901:901:901))
        (PORT asdata (376:376:376) (426:426:426))
        (PORT clrn (883:883:883) (887:887:887))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (555:555:555))
        (PORT datab (528:528:528) (633:633:633))
        (PORT datad (413:413:413) (513:513:513))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (941:941:941))
        (PORT datab (612:612:612) (703:703:703))
        (PORT datad (281:281:281) (319:319:319))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (921:921:921))
        (PORT asdata (296:296:296) (336:336:336))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[6\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (171:171:171) (217:217:217))
        (PORT datab (793:793:793) (902:902:902))
        (PORT datad (538:538:538) (638:638:638))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data_en\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (655:655:655))
        (PORT datab (669:669:669) (781:781:781))
        (PORT datac (480:480:480) (557:557:557))
        (PORT datad (534:534:534) (630:630:630))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (390:390:390) (442:442:442))
        (PORT clrn (894:894:894) (897:897:897))
        (PORT sload (651:651:651) (737:737:737))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[14\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (575:575:575))
        (PORT datab (550:550:550) (668:668:668))
        (PORT datac (118:118:118) (160:160:160))
        (PORT datad (491:491:491) (567:567:567))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[28\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (561:561:561))
        (PORT datab (475:475:475) (545:545:545))
        (PORT datad (439:439:439) (505:505:505))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (658:658:658) (722:722:722))
        (PORT clrn (900:900:900) (903:903:903))
        (PORT sload (631:631:631) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|acq_buf_read_reset)
    (DELAY
      (ABSOLUTE
        (PORT dataa (582:582:582) (689:689:689))
        (PORT datab (685:685:685) (818:818:818))
        (PORT datac (508:508:508) (608:608:608))
        (PORT datad (478:478:478) (558:558:558))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (516:516:516) (612:612:612))
        (PORT datad (679:679:679) (802:802:802))
        (IOPATH datab combout (167:167:167) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (113:113:113) (147:147:147))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (502:502:502) (601:601:601))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|data_out\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (695:695:695) (822:822:822))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_crc\|data_out\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (903:903:903))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (886:886:886) (889:889:889))
        (PORT ena (1608:1608:1608) (1808:1808:1808))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (920:920:920))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (566:566:566) (638:638:638))
        (PORT sload (514:514:514) (571:571:571))
        (PORT ena (506:506:506) (540:540:540))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
=======
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|readdata\[13\])
    (DELAY
      (ABSOLUTE
        (PORT datac (996:996:996) (1159:1159:1159))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (903:903:903))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (886:886:886) (889:889:889))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (920:920:920))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (565:565:565) (637:637:637))
        (PORT sload (514:514:514) (571:571:571))
        (PORT ena (506:506:506) (540:540:540))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
=======
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (449:449:449))
        (PORT datab (951:951:951) (1104:1104:1104))
        (PORT datac (366:366:366) (449:449:449))
        (PORT datad (922:922:922) (1055:1055:1055))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (365:365:365))
        (PORT datab (756:756:756) (868:868:868))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[5\]\~0)
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (920:920:920))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (564:564:564) (636:636:636))
        (PORT sload (514:514:514) (571:571:571))
        (PORT ena (506:506:506) (540:540:540))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita3)
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (216:216:216))
        (PORT datab (700:700:700) (805:805:805))
        (PORT datad (536:536:536) (636:636:636))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (534:534:534) (599:599:599))
        (PORT clrn (894:894:894) (897:897:897))
        (PORT sload (651:651:651) (737:737:737))
        (PORT ena (406:406:406) (423:423:423))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (920:920:920))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (564:564:564) (635:635:635))
        (PORT sload (514:514:514) (571:571:571))
        (PORT ena (506:506:506) (540:540:540))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[13\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (757:757:757))
        (PORT datab (606:606:606) (695:695:695))
        (PORT datac (773:773:773) (903:903:903))
        (PORT datad (149:149:149) (190:190:190))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[24\]\~0)
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (920:920:920))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (563:563:563) (635:635:635))
        (PORT sload (514:514:514) (571:571:571))
        (PORT ena (506:506:506) (540:540:540))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita5)
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (562:562:562))
        (PORT datab (337:337:337) (393:393:393))
        (PORT datad (420:420:420) (479:479:479))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (651:651:651) (720:720:720))
        (PORT clrn (900:900:900) (903:903:903))
        (PORT sload (631:631:631) (700:700:700))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (920:920:920))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (562:562:562) (634:634:634))
        (PORT sload (514:514:514) (571:571:571))
        (PORT ena (506:506:506) (540:540:540))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
<<<<<<< HEAD
=======
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~8)
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita6)
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT datac (496:496:496) (591:591:591))
        (PORT datad (547:547:547) (654:654:654))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (920:920:920))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (561:561:561) (633:633:633))
        (PORT sload (514:514:514) (571:571:571))
        (PORT ena (506:506:506) (540:540:540))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
=======
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[24\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (637:637:637))
        (PORT datac (639:639:639) (754:754:754))
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~29)
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita7)
    (DELAY
      (ABSOLUTE
        (PORT datab (154:154:154) (202:202:202))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (920:920:920))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (560:560:560) (631:631:631))
        (PORT sload (514:514:514) (571:571:571))
        (PORT ena (506:506:506) (540:540:540))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita8)
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT datab (680:680:680) (771:771:771))
        (PORT datac (676:676:676) (777:777:777))
        (PORT datad (801:801:801) (962:962:962))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (920:920:920))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (559:559:559) (630:630:630))
        (PORT sload (514:514:514) (571:571:571))
        (PORT ena (506:506:506) (540:540:540))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[29\])
=======
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita9)
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (918:918:918))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT clrn (892:892:892) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[29\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (915:915:915))
        (PORT datab (672:672:672) (783:783:783))
        (PORT datac (772:772:772) (888:888:888))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[29\]\~93)
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (920:920:920))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (558:558:558) (629:629:629))
        (PORT sload (514:514:514) (571:571:571))
        (PORT ena (506:506:506) (540:540:540))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita10)
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (633:633:633))
        (PORT datab (229:229:229) (293:293:293))
        (PORT datac (346:346:346) (414:414:414))
        (PORT datad (455:455:455) (518:518:518))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (901:901:901))
        (PORT ena (1228:1228:1228) (1354:1354:1354))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (920:920:920))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (557:557:557) (628:628:628))
        (PORT sload (514:514:514) (571:571:571))
        (PORT ena (506:506:506) (540:540:540))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
=======
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[12\]\~1)
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita11)
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT dataa (1521:1521:1521) (1725:1725:1725))
        (PORT datab (405:405:405) (479:479:479))
        (PORT datad (188:188:188) (220:220:220))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[10\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (612:612:612))
        (PORT datab (326:326:326) (375:375:375))
        (PORT datac (199:199:199) (234:234:234))
        (PORT datad (341:341:341) (400:400:400))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
        (PORT ena (939:939:939) (1051:1051:1051))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (920:920:920))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (557:557:557) (628:628:628))
        (PORT sload (514:514:514) (571:571:571))
        (PORT ena (506:506:506) (540:540:540))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
=======
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[10\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (250:250:250) (312:312:312))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (484:484:484) (522:522:522))
        (PORT clrn (899:899:899) (903:903:903))
        (PORT sload (1084:1084:1084) (1216:1216:1216))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (920:920:920))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (556:556:556) (627:627:627))
        (PORT sload (514:514:514) (571:571:571))
        (PORT ena (506:506:506) (540:540:540))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[12\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (953:953:953))
        (PORT datab (141:141:141) (190:190:190))
        (PORT datac (912:912:912) (1057:1057:1057))
        (PORT datad (316:316:316) (378:378:378))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[12\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1254:1254:1254))
        (PORT datab (674:674:674) (782:782:782))
        (PORT datad (345:345:345) (406:406:406))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (404:404:404) (482:482:482))
        (PORT clk (1099:1099:1099) (1117:1117:1117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2971:2971:2971) (3391:3391:3391))
        (PORT d[1] (1209:1209:1209) (1434:1434:1434))
        (PORT d[2] (1097:1097:1097) (1247:1247:1247))
        (PORT d[3] (1684:1684:1684) (1977:1977:1977))
        (PORT d[4] (2326:2326:2326) (2622:2622:2622))
        (PORT d[5] (2088:2088:2088) (2381:2381:2381))
        (PORT d[6] (1806:1806:1806) (2103:2103:2103))
        (PORT d[7] (991:991:991) (1139:1139:1139))
        (PORT d[8] (980:980:980) (1122:1122:1122))
        (PORT d[9] (1546:1546:1546) (1827:1827:1827))
        (PORT d[10] (1325:1325:1325) (1567:1567:1567))
        (PORT d[11] (2290:2290:2290) (2602:2602:2602))
        (PORT d[12] (1910:1910:1910) (2221:2221:2221))
        (PORT clk (1097:1097:1097) (1115:1115:1115))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (926:926:926))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (671:671:671) (750:750:750))
        (PORT clrn (899:899:899) (906:906:906))
        (PORT sclr (818:818:818) (938:938:938))
        (PORT sload (831:831:831) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (901:901:901))
        (PORT asdata (697:697:697) (789:789:789))
        (PORT clrn (883:883:883) (887:887:887))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (538:538:538))
        (PORT datab (534:534:534) (640:640:640))
        (PORT datad (424:424:424) (526:526:526))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1062:1062:1062) (1135:1135:1135))
        (PORT clk (1097:1097:1097) (1115:1115:1115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1117:1117:1117))
        (PORT d[0] (1346:1346:1346) (1428:1428:1428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1118:1118:1118))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1118:1118:1118))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (850:850:850))
        (PORT datab (455:455:455) (520:520:520))
        (PORT datad (350:350:350) (408:408:408))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1118:1118:1118))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1118:1118:1118))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (916:916:916))
        (PORT asdata (296:296:296) (336:336:336))
        (PORT clrn (890:890:890) (894:894:894))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|data_out\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (520:520:520) (621:621:621))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1930:1930:1930) (2214:2214:2214))
        (PORT d[1] (1563:1563:1563) (1790:1790:1790))
        (PORT d[2] (823:823:823) (943:943:943))
        (PORT d[3] (1050:1050:1050) (1204:1204:1204))
        (PORT d[4] (1529:1529:1529) (1753:1753:1753))
        (PORT d[5] (1264:1264:1264) (1453:1453:1453))
        (PORT d[6] (1426:1426:1426) (1695:1695:1695))
        (PORT d[7] (885:885:885) (1020:1020:1020))
        (PORT d[8] (1385:1385:1385) (1641:1641:1641))
        (PORT d[9] (979:979:979) (1141:1141:1141))
        (PORT d[10] (1159:1159:1159) (1327:1327:1327))
        (PORT d[11] (1598:1598:1598) (1838:1838:1838))
        (PORT d[12] (1382:1382:1382) (1592:1592:1592))
        (PORT clk (1064:1064:1064) (1085:1085:1085))
        (PORT ena (2239:2239:2239) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1064:1064:1064) (1085:1085:1085))
        (PORT d[0] (2239:2239:2239) (2487:2487:2487))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_crc\|data_out\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (892:892:892) (895:895:895))
        (PORT ena (1390:1390:1390) (1556:1556:1556))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|readdata\[12\])
    (DELAY
      (ABSOLUTE
        (PORT datac (1056:1056:1056) (1239:1239:1239))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (1086:1086:1086))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (1086:1086:1086))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (892:892:892) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (271:271:271))
        (PORT datab (377:377:377) (433:433:433))
        (PORT datac (1017:1017:1017) (1179:1179:1179))
        (PORT datad (372:372:372) (437:437:437))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (1086:1086:1086))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|decode2\|w_anode70w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (173:173:173) (228:228:228))
        (PORT datac (140:140:140) (187:187:187))
        (PORT datad (137:137:137) (178:178:178))
        (IOPATH datab combout (168:168:168) (167:167:167))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (599:599:599))
        (PORT datab (501:501:501) (587:587:587))
        (PORT datad (412:412:412) (466:466:466))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[4\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (170:170:170) (217:217:217))
        (PORT datab (511:511:511) (593:593:593))
        (PORT datad (537:537:537) (637:637:637))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (396:396:396) (464:464:464))
        (PORT clk (1101:1101:1101) (1118:1118:1118))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2774:2774:2774) (3164:3164:3164))
        (PORT d[1] (1191:1191:1191) (1417:1417:1417))
        (PORT d[2] (943:943:943) (1079:1079:1079))
        (PORT d[3] (1677:1677:1677) (1971:1971:1971))
        (PORT d[4] (2503:2503:2503) (2837:2837:2837))
        (PORT d[5] (3029:3029:3029) (3473:3473:3473))
        (PORT d[6] (1988:1988:1988) (2314:2314:2314))
        (PORT d[7] (983:983:983) (1135:1135:1135))
        (PORT d[8] (968:968:968) (1108:1108:1108))
        (PORT d[9] (1565:1565:1565) (1846:1846:1846))
        (PORT d[10] (1166:1166:1166) (1388:1388:1388))
        (PORT d[11] (2311:2311:2311) (2630:2630:2630))
        (PORT d[12] (2243:2243:2243) (2603:2603:2603))
        (PORT clk (1099:1099:1099) (1116:1116:1116))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (537:537:537) (609:609:609))
        (PORT clrn (894:894:894) (897:897:897))
        (PORT sload (651:651:651) (737:737:737))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[12\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (485:485:485))
        (PORT datab (393:393:393) (480:480:480))
        (PORT datac (685:685:685) (796:796:796))
        (PORT datad (866:866:866) (1011:1011:1011))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[15\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (580:580:580))
        (PORT datab (453:453:453) (524:524:524))
        (PORT datac (617:617:617) (709:709:709))
        (PORT datad (658:658:658) (773:773:773))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (887:887:887) (936:936:936))
        (PORT clk (1099:1099:1099) (1116:1116:1116))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1118:1118:1118))
        (PORT d[0] (1167:1167:1167) (1231:1231:1231))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (897:897:897))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (877:877:877) (1032:1032:1032))
        (PORT datad (126:126:126) (166:166:166))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1119:1119:1119))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1119:1119:1119))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (937:937:937))
        (PORT datab (955:955:955) (1107:1107:1107))
        (PORT datac (121:121:121) (163:163:163))
        (PORT datad (202:202:202) (238:238:238))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (906:906:906))
        (PORT datad (164:164:164) (192:192:192))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (168:168:168) (215:215:215))
        (PORT datab (673:673:673) (781:781:781))
        (PORT datad (534:534:534) (634:634:634))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1119:1119:1119))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1119:1119:1119))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (502:502:502) (565:565:565))
        (PORT clrn (894:894:894) (897:897:897))
        (PORT sload (651:651:651) (737:737:737))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[11\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (753:753:753))
        (PORT datab (393:393:393) (481:481:481))
        (PORT datac (685:685:685) (797:797:797))
        (PORT datad (400:400:400) (479:479:479))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[14\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1277:1277:1277) (1458:1458:1458))
        (PORT datab (763:763:763) (909:909:909))
        (PORT datac (318:318:318) (370:370:370))
        (PORT datad (345:345:345) (407:407:407))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1938:1938:1938) (2223:2223:2223))
        (PORT d[1] (892:892:892) (1036:1036:1036))
        (PORT d[2] (732:732:732) (849:849:849))
        (PORT d[3] (1196:1196:1196) (1379:1379:1379))
        (PORT d[4] (1525:1525:1525) (1746:1746:1746))
        (PORT d[5] (1433:1433:1433) (1643:1643:1643))
        (PORT d[6] (1458:1458:1458) (1739:1739:1739))
        (PORT d[7] (1557:1557:1557) (1783:1783:1783))
        (PORT d[8] (1551:1551:1551) (1828:1828:1828))
        (PORT d[9] (777:777:777) (902:902:902))
        (PORT d[10] (2168:2168:2168) (2464:2464:2464))
        (PORT d[11] (1606:1606:1606) (1849:1849:1849))
        (PORT d[12] (729:729:729) (850:850:850))
        (PORT clk (1066:1066:1066) (1087:1087:1087))
        (PORT ena (916:916:916) (985:985:985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1066:1066:1066) (1087:1087:1087))
        (PORT d[0] (916:916:916) (985:985:985))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (506:506:506) (607:607:607))
        (PORT datad (682:682:682) (805:805:805))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1088:1088:1088))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1088:1088:1088))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (588:588:588))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datac (1093:1093:1093) (1250:1250:1250))
        (PORT datad (338:338:338) (385:385:385))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (591:591:591))
        (PORT datab (1104:1104:1104) (1264:1264:1264))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (216:216:216))
        (PORT datab (358:358:358) (420:420:420))
        (PORT datad (535:535:535) (635:635:635))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1088:1088:1088))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita13)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1058:1058:1058) (1189:1189:1189))
        (PORT clrn (894:894:894) (897:897:897))
        (PORT sload (651:651:651) (737:737:737))
        (PORT ena (406:406:406) (423:423:423))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (920:920:920))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (555:555:555) (626:626:626))
        (PORT sload (514:514:514) (571:571:571))
        (PORT ena (506:506:506) (540:540:540))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[10\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (717:717:717))
        (PORT datab (395:395:395) (482:482:482))
        (PORT datac (688:688:688) (799:799:799))
        (PORT datad (477:477:477) (562:562:562))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[16\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (768:768:768))
        (PORT datab (767:767:767) (890:890:890))
        (PORT datac (690:690:690) (785:785:785))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (896:896:896))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (919:919:919))
        (PORT asdata (677:677:677) (763:763:763))
        (PORT ena (1001:1001:1001) (1120:1120:1120))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (84:84:84))
=======
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (686:686:686) (810:810:810))
        (PORT datad (127:127:127) (168:168:168))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|decode2\|w_anode78w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (173:173:173) (228:228:228))
        (PORT datac (140:140:140) (187:187:187))
        (PORT datad (137:137:137) (178:178:178))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (1117:1117:1117))
        (PORT datab (361:361:361) (440:440:440))
        (PORT datac (956:956:956) (1109:1109:1109))
        (PORT datad (290:290:290) (327:327:327))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (819:819:819))
        (PORT datac (191:191:191) (227:227:227))
        (PORT datad (560:560:560) (684:684:684))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (425:425:425) (502:502:502))
        (PORT clk (1098:1098:1098) (1115:1115:1115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1664:1664:1664) (1923:1923:1923))
        (PORT d[1] (1209:1209:1209) (1435:1435:1435))
        (PORT d[2] (962:962:962) (1100:1100:1100))
        (PORT d[3] (2030:2030:2030) (2371:2371:2371))
        (PORT d[4] (2578:2578:2578) (2892:2892:2892))
        (PORT d[5] (2074:2074:2074) (2362:2362:2362))
        (PORT d[6] (1798:1798:1798) (2095:2095:2095))
        (PORT d[7] (1005:1005:1005) (1159:1159:1159))
        (PORT d[8] (2154:2154:2154) (2450:2450:2450))
        (PORT d[9] (1406:1406:1406) (1667:1667:1667))
        (PORT d[10] (1174:1174:1174) (1392:1392:1392))
        (PORT d[11] (2291:2291:2291) (2607:2607:2607))
        (PORT d[12] (1897:1897:1897) (2201:2201:2201))
        (PORT clk (1096:1096:1096) (1113:1113:1113))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT asdata (542:542:542) (611:611:611))
        (PORT clrn (893:893:893) (896:896:896))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (204:204:204))
        (PORT datab (807:807:807) (940:940:940))
        (PORT datac (225:225:225) (286:286:286))
        (PORT datad (530:530:530) (627:627:627))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (651:651:651) (760:760:760))
        (PORT datad (476:476:476) (549:549:549))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (636:636:636))
        (PORT datab (629:629:629) (724:724:724))
        (PORT datad (216:216:216) (257:257:257))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte2_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (305:305:305) (344:344:344))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT sload (416:416:416) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (391:391:391) (442:442:442))
        (PORT clrn (894:894:894) (897:897:897))
        (PORT sload (651:651:651) (737:737:737))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[9\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (401:401:401))
        (PORT datab (618:618:618) (744:744:744))
        (PORT datac (646:646:646) (772:772:772))
        (PORT datad (653:653:653) (762:762:762))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[13\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (581:581:581))
        (PORT datab (946:946:946) (1090:1090:1090))
        (PORT datac (492:492:492) (589:589:589))
        (PORT datad (456:456:456) (523:523:523))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (897:897:897))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (879:879:879) (1035:1035:1035))
        (PORT datad (695:695:695) (823:823:823))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (903:903:903))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (842:842:842))
        (PORT datab (531:531:531) (633:633:633))
        (PORT datad (653:653:653) (763:763:763))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[13\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (547:547:547))
        (PORT datab (752:752:752) (896:896:896))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[34\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT datac (663:663:663) (774:774:774))
        (PORT datad (470:470:470) (549:549:549))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|DRsize\.010)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (924:924:924))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (641:641:641) (691:691:691))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[15\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (809:809:809))
        (PORT datab (600:600:600) (697:697:697))
        (PORT datad (343:343:343) (415:415:415))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (353:353:353) (419:419:419))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (971:971:971) (1087:1087:1087))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (478:478:478))
        (PORT datab (369:369:369) (449:449:449))
        (PORT datac (285:285:285) (374:374:374))
        (PORT datad (518:518:518) (618:618:618))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (692:692:692) (761:761:761))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~75)
    (DELAY
      (ABSOLUTE
        (PORT datab (354:354:354) (435:435:435))
        (PORT datac (553:553:553) (661:661:661))
        (PORT datad (189:189:189) (237:237:237))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (189:189:189))
        (PORT datab (561:561:561) (671:671:671))
        (PORT datac (361:361:361) (430:430:430))
        (PORT datad (162:162:162) (190:190:190))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[4\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (633:633:633))
        (PORT datab (716:716:716) (844:844:844))
        (PORT datac (405:405:405) (481:481:481))
        (PORT datad (496:496:496) (583:583:583))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (624:624:624) (675:675:675))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (908:908:908))
        (PORT asdata (492:492:492) (554:554:554))
        (PORT ena (671:671:671) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (479:479:479))
        (PORT datab (328:328:328) (401:401:401))
        (PORT datac (287:287:287) (376:376:376))
        (PORT datad (521:521:521) (621:621:621))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (692:692:692) (761:761:761))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (578:578:578))
        (PORT datab (525:525:525) (627:627:627))
        (PORT datac (439:439:439) (497:497:497))
        (PORT datad (516:516:516) (615:615:615))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (844:844:844) (933:933:933))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~73)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (277:277:277))
        (PORT datac (552:552:552) (660:660:660))
        (PORT datad (366:366:366) (435:435:435))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (561:561:561) (671:671:671))
        (PORT datac (362:362:362) (431:431:431))
        (PORT datad (295:295:295) (329:329:329))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (624:624:624) (675:675:675))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (908:908:908))
        (PORT asdata (299:299:299) (340:340:340))
        (PORT ena (671:671:671) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (477:477:477))
        (PORT datab (303:303:303) (392:392:392))
        (PORT datac (321:321:321) (383:383:383))
        (PORT datad (510:510:510) (608:608:608))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (692:692:692) (761:761:761))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (429:429:429))
        (PORT datac (553:553:553) (661:661:661))
        (PORT datad (198:198:198) (249:249:249))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (454:454:454))
        (PORT datab (562:562:562) (671:671:671))
        (PORT datac (366:366:366) (443:443:443))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (624:624:624) (675:675:675))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (908:908:908))
        (PORT asdata (301:301:301) (343:343:343))
        (PORT ena (671:671:671) (735:735:735))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (479:479:479))
        (PORT datab (206:206:206) (263:263:263))
        (PORT datac (289:289:289) (378:378:378))
        (PORT datad (524:524:524) (624:624:624))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (692:692:692) (761:761:761))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (799:799:799))
        (PORT datac (528:528:528) (621:621:621))
        (PORT datad (309:309:309) (366:366:366))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (607:607:607))
        (PORT datab (211:211:211) (253:253:253))
        (PORT datac (129:129:129) (170:170:170))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (267:267:267) (287:287:287))
        (PORT sload (660:660:660) (631:631:631))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (908:908:908))
        (PORT asdata (540:540:540) (614:614:614))
        (PORT ena (566:566:566) (619:619:619))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (478:478:478))
        (PORT datab (377:377:377) (457:457:457))
        (PORT datac (284:284:284) (372:372:372))
        (PORT datad (516:516:516) (615:615:615))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (692:692:692) (761:761:761))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (438:438:438))
        (PORT datab (589:589:589) (710:710:710))
        (PORT datad (495:495:495) (602:602:602))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (138:138:138) (189:189:189))
        (PORT datac (335:335:335) (391:391:391))
        (PORT datad (608:608:608) (724:724:724))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (919:919:919))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (631:631:631) (685:685:685))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (590:590:590) (680:680:680))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (667:667:667) (737:737:737))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (904:904:904))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (670:670:670) (764:764:764))
        (PORT sload (1099:1099:1099) (1235:1235:1235))
        (PORT ena (833:833:833) (927:927:927))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[13\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (1030:1030:1030) (1210:1210:1210))
        (PORT datad (513:513:513) (607:607:607))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (414:414:414) (513:513:513))
        (PORT datac (651:651:651) (745:745:745))
        (PORT datad (310:310:310) (354:354:354))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT asdata (295:295:295) (334:334:334))
        (PORT clrn (889:889:889) (892:892:892))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|data_out\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (127:127:127) (169:169:169))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_crc\|data_out\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (897:897:897))
        (PORT ena (1059:1059:1059) (1176:1176:1176))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|readdata\[15\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1354:1354:1354) (1575:1575:1575))
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (897:897:897))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (687:687:687))
        (PORT datab (545:545:545) (630:630:630))
        (PORT datac (1003:1003:1003) (1186:1186:1186))
        (PORT datad (1183:1183:1183) (1370:1370:1370))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1223:1223:1223) (1397:1397:1397))
        (PORT datab (617:617:617) (712:712:712))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[7\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (210:210:210))
        (PORT datab (635:635:635) (730:730:730))
        (PORT datad (525:525:525) (624:624:624))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (514:514:514) (576:576:576))
        (PORT clrn (894:894:894) (897:897:897))
        (PORT sload (651:651:651) (737:737:737))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_ld_signed\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (616:616:616))
        (PORT datab (630:630:630) (735:735:735))
        (PORT datac (1231:1231:1231) (1456:1456:1456))
        (PORT datad (643:643:643) (750:750:750))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_ld_signed\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (494:494:494) (590:590:590))
        (PORT datad (95:95:95) (113:113:113))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_ld_signed)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_fill_bit\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (867:867:867))
        (PORT datab (148:148:148) (198:198:198))
        (PORT datac (600:600:600) (707:707:707))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (935:935:935))
        (PORT datab (954:954:954) (1105:1105:1105))
        (PORT datac (120:120:120) (164:164:164))
        (PORT datad (195:195:195) (229:229:229))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (559:559:559))
        (PORT datab (534:534:534) (639:639:639))
        (PORT datac (417:417:417) (511:511:511))
        (PORT datad (521:521:521) (620:620:620))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (550:550:550))
        (PORT datab (659:659:659) (765:765:765))
        (PORT datad (437:437:437) (492:492:492))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (209:209:209))
        (PORT datab (635:635:635) (730:730:730))
        (PORT datad (527:527:527) (626:626:626))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte1_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (502:502:502) (558:558:558))
        (PORT clrn (894:894:894) (897:897:897))
        (PORT sload (651:651:651) (737:737:737))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (632:632:632))
        (PORT datab (395:395:395) (483:483:483))
        (PORT datac (690:690:690) (801:801:801))
        (PORT datad (585:585:585) (673:673:673))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[17\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (878:878:878))
        (PORT datab (748:748:748) (879:879:879))
        (PORT datac (781:781:781) (896:896:896))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (890:890:890) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~24)
    (DELAY
      (ABSOLUTE
        (PORT datac (1216:1216:1216) (1425:1425:1425))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (1121:1121:1121))
        (PORT datab (512:512:512) (599:599:599))
        (PORT datac (189:189:189) (224:224:224))
        (PORT datad (372:372:372) (460:460:460))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (810:810:810) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[17\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (1136:1136:1136))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datac (553:553:553) (664:664:664))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (643:643:643))
        (PORT datab (323:323:323) (370:370:370))
        (PORT datac (355:355:355) (436:436:436))
        (PORT datad (514:514:514) (617:617:617))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (985:985:985) (1106:1106:1106))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (956:956:956))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[16\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (1159:1159:1159))
        (PORT datab (531:531:531) (650:650:650))
        (PORT datac (117:117:117) (157:157:157))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (870:870:870))
        (PORT datab (506:506:506) (589:589:589))
        (PORT datac (663:663:663) (776:776:776))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (910:910:910))
        (PORT asdata (295:295:295) (335:335:335))
        (PORT clrn (893:893:893) (896:896:896))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[7\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (594:594:594))
        (PORT datab (485:485:485) (565:565:565))
        (PORT datad (473:473:473) (541:541:541))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_parity\|read_mux_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (739:739:739) (871:871:871))
        (PORT datad (473:473:473) (546:546:546))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_translator\|wait_latency_counter\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1156:1156:1156) (1383:1383:1383))
        (PORT datab (159:159:159) (217:217:217))
        (PORT datac (361:361:361) (436:436:436))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (481:481:481))
        (PORT datac (366:366:366) (442:442:442))
        (PORT datad (143:143:143) (191:191:191))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (209:209:209) (261:261:261))
        (PORT datac (109:109:109) (134:134:134))
        (PORT datad (206:206:206) (255:255:255))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_translator\|wait_latency_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (136:136:136) (187:187:187))
        (PORT datac (180:180:180) (218:218:218))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_translator\|wait_latency_counter\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (290:290:290))
        (PORT datab (128:128:128) (160:160:160))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (180:180:180) (207:207:207))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_translator\|wait_latency_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (177:177:177) (210:210:210))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (897:897:897))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (196:196:196))
        (PORT datad (175:175:175) (208:208:208))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (897:897:897))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_agent\|cp_ready)
    (DELAY
      (ABSOLUTE
        (PORT dataa (991:991:991) (1151:1151:1151))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datac (178:178:178) (216:216:216))
        (PORT datad (143:143:143) (186:186:186))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (158:158:158) (216:216:216))
        (PORT datad (142:142:142) (186:186:186))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (322:322:322) (370:370:370))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (891:891:891) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (240:240:240))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (111:111:111) (136:136:136))
        (PORT datad (343:343:343) (414:414:414))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (897:897:897))
        (PORT ena (423:423:423) (442:442:442))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_rx\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (782:782:782))
        (PORT datab (155:155:155) (208:208:208))
        (PORT datac (881:881:881) (1030:1030:1030))
        (PORT datad (143:143:143) (192:192:192))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE uart1\|rx\|done\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1133:1133:1133) (1284:1284:1284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_options\|data_out\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (736:736:736) (854:854:854))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal8\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (400:400:400) (496:496:496))
        (PORT datad (398:398:398) (474:474:474))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal8\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (644:644:644))
        (PORT datac (536:536:536) (627:627:627))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (500:500:500))
        (PORT datab (527:527:527) (613:613:613))
        (PORT datac (493:493:493) (566:566:566))
        (PORT datad (348:348:348) (406:406:406))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (756:756:756))
        (PORT datab (113:113:113) (145:145:145))
        (PORT datac (348:348:348) (405:405:405))
        (PORT datad (648:648:648) (752:752:752))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (888:888:888) (892:892:892))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src6_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (648:648:648))
        (PORT datab (691:691:691) (805:805:805))
        (PORT datac (701:701:701) (813:813:813))
        (PORT datad (522:522:522) (602:602:602))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (197:197:197) (239:239:239))
        (PORT datab (135:135:135) (186:186:186))
        (PORT datad (97:97:97) (118:118:118))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT asdata (585:585:585) (643:643:643))
        (PORT clrn (888:888:888) (892:892:892))
        (PORT ena (657:657:657) (708:708:708))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|src_data\[53\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (907:907:907))
        (PORT datab (357:357:357) (440:440:440))
        (PORT datac (691:691:691) (805:805:805))
        (PORT datad (360:360:360) (438:438:438))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (419:419:419))
        (PORT datab (175:175:175) (241:241:241))
        (PORT datac (334:334:334) (406:406:406))
        (PORT datad (322:322:322) (373:373:373))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (886:886:886) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (170:170:170) (236:236:236))
        (PORT datac (140:140:140) (188:188:188))
        (PORT datad (125:125:125) (166:166:166))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_agent\|cp_ready)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (430:430:430))
        (PORT datac (155:155:155) (215:215:215))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_agent_rsp_fifo\|mem_used\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (438:438:438))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (340:340:340) (400:400:400))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (886:886:886) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (138:138:138) (186:186:186))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (436:436:436))
        (PORT datab (117:117:117) (146:146:146))
        (PORT datac (345:345:345) (406:406:406))
        (PORT datad (326:326:326) (377:377:377))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (213:213:213))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (886:886:886) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_translator\|wait_latency_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1516:1516:1516) (1778:1778:1778))
        (PORT datab (524:524:524) (612:612:612))
        (PORT datac (349:349:349) (415:415:415))
        (PORT datad (383:383:383) (469:469:469))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_translator\|wait_latency_counter\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (432:432:432))
        (PORT datab (167:167:167) (231:231:231))
        (PORT datac (92:92:92) (114:114:114))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (196:196:196))
        (PORT datab (179:179:179) (217:217:217))
        (PORT datad (432:432:432) (492:492:492))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (887:887:887) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (200:200:200))
        (PORT datab (1368:1368:1368) (1613:1613:1613))
        (PORT datac (435:435:435) (498:498:498))
        (PORT datad (128:128:128) (169:169:169))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (400:400:400) (492:492:492))
        (PORT datac (157:157:157) (216:216:216))
        (PORT datad (357:357:357) (430:430:430))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (886:886:886) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (435:435:435))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (344:344:344) (405:405:405))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (359:359:359) (416:416:416))
        (PORT datac (104:104:104) (126:126:126))
        (PORT datad (97:97:97) (118:118:118))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (888:888:888) (892:892:892))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (233:233:233))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datac (120:120:120) (162:162:162))
        (PORT datad (101:101:101) (122:122:122))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (888:888:888) (892:892:892))
        (PORT ena (657:657:657) (708:708:708))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (647:647:647))
        (PORT datab (690:690:690) (803:803:803))
        (PORT datac (199:199:199) (251:251:251))
        (PORT datad (689:689:689) (803:803:803))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|WideOr1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (779:779:779))
        (PORT datab (112:112:112) (145:145:145))
        (PORT datac (641:641:641) (729:729:729))
        (PORT datad (190:190:190) (240:240:240))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_006\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (629:629:629))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (352:352:352) (410:410:410))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_options\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (431:431:431))
        (PORT datab (526:526:526) (614:614:614))
        (PORT datac (149:149:149) (207:207:207))
        (PORT datad (384:384:384) (471:471:471))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (520:520:520))
        (PORT datab (179:179:179) (218:218:218))
        (PORT datad (124:124:124) (165:165:165))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (887:887:887) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_options\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (195:195:195))
        (PORT datab (114:114:114) (143:143:143))
        (PORT datac (434:434:434) (496:496:496))
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rx_options\|data_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (904:904:904))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (887:887:887) (891:891:891))
        (PORT ena (1582:1582:1582) (1739:1739:1739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_options\|data_out\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (484:484:484) (568:568:568))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rx_options\|data_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (904:904:904))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (887:887:887) (891:891:891))
        (PORT ena (1582:1582:1582) (1739:1739:1739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|data_received\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (2003:2003:2003) (2288:2288:2288))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (275:275:275) (314:314:314))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal6\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (398:398:398) (494:494:494))
        (PORT datad (395:395:395) (472:472:472))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src5_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (804:804:804))
        (PORT datab (708:708:708) (826:826:826))
        (PORT datac (677:677:677) (779:779:779))
        (PORT datad (857:857:857) (995:995:995))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (119:119:119) (156:156:156))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datac (359:359:359) (425:425:425))
        (PORT datad (100:100:100) (123:123:123))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_data\[53\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (223:223:223))
        (PORT datab (351:351:351) (417:417:417))
        (PORT datac (515:515:515) (592:592:592))
        (PORT datad (392:392:392) (474:474:474))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (757:757:757))
        (PORT datab (485:485:485) (571:571:571))
        (PORT datad (103:103:103) (121:121:121))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (243:243:243))
        (PORT datab (200:200:200) (239:239:239))
        (PORT datac (364:364:364) (435:435:435))
        (PORT datad (137:137:137) (178:178:178))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (922:922:922))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (895:895:895) (902:902:902))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (201:201:201))
        (PORT datab (149:149:149) (204:204:204))
        (PORT datac (207:207:207) (257:257:257))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_agent\|cp_ready)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (241:241:241))
        (PORT datad (139:139:139) (180:180:180))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_agent_rsp_fifo\|mem_used\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (379:379:379) (451:451:451))
        (PORT datac (93:93:93) (117:117:117))
        (PORT datad (187:187:187) (217:217:217))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (922:922:922))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (895:895:895) (902:902:902))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (198:198:198))
        (PORT datad (134:134:134) (179:179:179))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (243:243:243))
        (PORT datab (381:381:381) (453:453:453))
        (PORT datac (95:95:95) (118:118:118))
        (PORT datad (186:186:186) (216:216:216))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (200:200:200))
        (PORT datab (149:149:149) (203:203:203))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (922:922:922))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (895:895:895) (902:902:902))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_translator\|wait_latency_counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (469:469:469) (545:545:545))
        (PORT datac (161:161:161) (189:189:189))
        (PORT datad (230:230:230) (288:288:288))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_read\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (162:162:162) (220:220:220))
        (PORT datab (471:471:471) (547:547:547))
        (PORT datac (484:484:484) (561:561:561))
        (PORT datad (230:230:230) (288:288:288))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (143:143:143))
        (PORT datab (119:119:119) (155:155:155))
        (PORT datad (127:127:127) (169:169:169))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (923:923:923))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (896:896:896) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (142:142:142))
        (PORT datab (116:116:116) (150:150:150))
        (PORT datad (127:127:127) (168:168:168))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (923:923:923))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (896:896:896) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (756:756:756))
        (PORT datab (137:137:137) (188:188:188))
        (PORT datac (102:102:102) (130:130:130))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (107:107:107) (126:126:126))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (923:923:923))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (896:896:896) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (224:224:224))
        (PORT datab (405:405:405) (497:497:497))
        (PORT datad (227:227:227) (284:284:284))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (232:232:232))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (452:452:452) (518:518:518))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (121:121:121) (160:160:160))
        (PORT datac (343:343:343) (393:393:393))
        (PORT datad (104:104:104) (128:128:128))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (888:888:888) (892:892:892))
        (PORT ena (422:422:422) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (888:888:888) (892:892:892))
        (PORT ena (422:422:422) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (123:123:123) (161:161:161))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datad (106:106:106) (129:129:129))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (923:923:923))
        (PORT asdata (521:521:521) (579:579:579))
        (PORT clrn (896:896:896) (903:903:903))
        (PORT ena (438:438:438) (467:467:467))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_read\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (418:418:418))
        (PORT datab (406:406:406) (498:498:498))
        (PORT datac (482:482:482) (558:558:558))
        (PORT datad (149:149:149) (193:193:193))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_read\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (144:144:144))
        (PORT datab (139:139:139) (190:190:190))
        (PORT datac (106:106:106) (134:134:134))
        (PORT datad (129:129:129) (171:171:171))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_read\|data_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (151:151:151) (203:203:203))
        (PORT datac (680:680:680) (781:781:781))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rx_read\|data_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (923:923:923))
        (PORT asdata (270:270:270) (291:291:291))
        (PORT clrn (896:896:896) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[0\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (181:181:181))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (451:451:451))
        (PORT datab (370:370:370) (452:452:452))
        (PORT datac (125:125:125) (169:169:169))
        (PORT datad (203:203:203) (247:247:247))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (191:191:191))
        (PORT datab (136:136:136) (187:187:187))
        (PORT datac (123:123:123) (167:167:167))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (229:229:229))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (360:360:360) (432:432:432))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (191:191:191))
        (PORT datac (122:122:122) (166:166:166))
        (PORT datad (304:304:304) (352:352:352))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|LessThan0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (191:191:191))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (122:122:122) (165:165:165))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|LessThan0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (122:122:122) (165:165:165))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|LessThan0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (232:232:232) (287:287:287))
        (PORT datad (162:162:162) (190:190:190))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (550:550:550) (640:640:640))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[1\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (177:177:177))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (550:550:550) (640:640:640))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[2\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (180:180:180))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (550:550:550) (640:640:640))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[3\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (180:180:180))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (550:550:550) (640:640:640))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[4\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (129:129:129) (177:177:177))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (550:550:550) (640:640:640))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[5\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (129:129:129) (177:177:177))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (550:550:550) (640:640:640))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[6\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (177:177:177))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (550:550:550) (640:640:640))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[7\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (550:550:550) (640:640:640))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[8\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (550:550:550) (640:640:640))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[9\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (182:182:182))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (550:550:550) (640:640:640))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[10\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (187:187:187))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (550:550:550) (640:640:640))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[11\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (182:182:182))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (550:550:550) (640:640:640))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[12\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (186:186:186))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (550:550:550) (640:640:640))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[13\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (396:396:396) (464:464:464))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[14\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (396:396:396) (464:464:464))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[15\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (396:396:396) (464:464:464))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[16\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (396:396:396) (464:464:464))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[17\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (184:184:184))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (396:396:396) (464:464:464))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[18\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (396:396:396) (464:464:464))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[19\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (396:396:396) (464:464:464))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[20\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (396:396:396) (464:464:464))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[21\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (396:396:396) (464:464:464))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[22\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (184:184:184))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (396:396:396) (464:464:464))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[23\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (184:184:184))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (396:396:396) (464:464:464))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[24\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (188:188:188))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (396:396:396) (464:464:464))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|clk_divisor\[25\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|clk_divisor\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (396:396:396) (464:464:464))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|seconds_clk\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (230:230:230) (285:285:285))
        (PORT datad (159:159:159) (186:186:186))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|seconds_clk)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE uart1\|to\|seconds_clk\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (899:899:899) (1019:1019:1019))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rx_options\|data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (904:904:904))
        (PORT asdata (814:814:814) (922:922:922))
        (PORT clrn (887:887:887) (891:891:891))
        (PORT ena (1582:1582:1582) (1739:1739:1739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (128:128:128) (168:168:168))
        (PORT datad (200:200:200) (241:241:241))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|bits_received\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (177:177:177))
        (PORT datab (132:132:132) (166:166:166))
        (PORT datad (196:196:196) (239:239:239))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|always3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (591:591:591) (527:527:527))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE uart1\|rx\|always3\~0clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (713:713:713) (779:779:779))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|rx\|bits_received\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (904:904:904))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (903:903:903))
        (PORT ena (1800:1800:1800) (1608:1608:1608))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|bits_received\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (154:154:154) (210:210:210))
        (PORT datac (144:144:144) (192:192:192))
        (PORT datad (140:140:140) (184:184:184))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|bits_received\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (264:264:264))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (118:118:118) (154:154:154))
        (PORT datad (198:198:198) (241:241:241))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|rx\|bits_received\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (904:904:904))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (903:903:903))
        (PORT ena (1800:1800:1800) (1608:1608:1608))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (288:288:288))
        (PORT datab (155:155:155) (210:210:210))
        (PORT datac (139:139:139) (188:188:188))
        (PORT datad (134:134:134) (179:179:179))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|bits_received\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (155:155:155) (210:210:210))
        (PORT datac (144:144:144) (193:193:193))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|bits_received\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (173:173:173))
        (PORT datab (131:131:131) (165:165:165))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (194:194:194) (237:237:237))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|rx\|bits_received\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (904:904:904))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (903:903:903))
        (PORT ena (1800:1800:1800) (1608:1608:1608))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (286:286:286))
        (PORT datab (153:153:153) (208:208:208))
        (PORT datac (136:136:136) (185:185:185))
        (PORT datad (132:132:132) (177:177:177))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (205:205:205))
        (PORT datab (155:155:155) (211:211:211))
        (PORT datac (145:145:145) (193:193:193))
        (PORT datad (140:140:140) (185:185:185))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|bits_received\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (263:263:263))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (117:117:117) (153:153:153))
        (PORT datad (197:197:197) (239:239:239))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|rx\|bits_received\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (904:904:904))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (903:903:903))
        (PORT ena (1800:1800:1800) (1608:1608:1608))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|cts\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (201:201:201))
        (PORT datab (150:150:150) (207:207:207))
        (PORT datac (141:141:141) (189:189:189))
        (PORT datad (138:138:138) (182:182:182))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|timeout_counter\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2129:2129:2129) (2446:2446:2446))
        (PORT datac (436:436:436) (525:525:525))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|timeout_counter\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2132:2132:2132) (2450:2450:2450))
        (PORT datac (440:440:440) (529:529:529))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|timeout_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (320:320:320) (375:375:375))
        (PORT ena (476:476:476) (501:501:501))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|timeout_counter\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|timeout_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (320:320:320) (375:375:375))
        (PORT ena (476:476:476) (501:501:501))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|timeout_counter\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (186:186:186))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|timeout_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (320:320:320) (375:375:375))
        (PORT ena (476:476:476) (501:501:501))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|timeout_counter\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|timeout_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (320:320:320) (375:375:375))
        (PORT ena (476:476:476) (501:501:501))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|timeout_counter\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|timeout_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (320:320:320) (375:375:375))
        (PORT ena (476:476:476) (501:501:501))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|timeout_counter\[5\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|timeout_counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (320:320:320) (375:375:375))
        (PORT ena (476:476:476) (501:501:501))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|timeout_counter\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (271:271:271))
        (PORT datab (136:136:136) (187:187:187))
        (PORT datac (121:121:121) (164:164:164))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|to\|timedout\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2132:2132:2132) (2450:2450:2450))
        (PORT datab (459:459:459) (550:550:550))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|to\|timedout)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|data_received\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (610:610:610) (539:539:539))
        (PORT datac (1048:1048:1048) (1210:1210:1210))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|data_received\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (546:546:546))
        (PORT datab (130:130:130) (163:163:163))
        (PORT datac (111:111:111) (147:147:147))
        (PORT datad (193:193:193) (235:235:235))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|rx\|data_received\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (900:900:900))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (742:742:742) (808:808:808))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|wire_data_in\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (412:412:412) (502:502:502))
        (PORT datac (419:419:419) (514:514:514))
        (PORT datad (139:139:139) (180:180:180))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|rx\|wire_data_in\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (896:896:896))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_rx\|read_mux_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (854:854:854))
        (PORT datad (592:592:592) (677:677:677))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rs232_rx\|readdata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (896:896:896))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_translator\|av_readdata_pre\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (910:910:910))
        (PORT asdata (295:295:295) (335:335:335))
        (PORT clrn (893:893:893) (896:896:896))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[7\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (326:326:326))
        (PORT datab (614:614:614) (696:696:696))
        (PORT datac (138:138:138) (185:185:185))
        (PORT datad (320:320:320) (381:381:381))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[7\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (730:730:730) (835:835:835))
        (PORT datad (188:188:188) (220:220:220))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (404:404:404))
        (PORT datab (328:328:328) (395:395:395))
        (PORT datac (225:225:225) (284:284:284))
        (PORT datad (325:325:325) (388:388:388))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (204:204:204))
        (PORT datab (154:154:154) (202:202:202))
        (PORT datac (132:132:132) (174:174:174))
        (PORT datad (128:128:128) (165:165:165))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (285:285:285))
        (PORT datab (413:413:413) (511:511:511))
        (PORT datac (446:446:446) (507:507:507))
        (PORT datad (343:343:343) (402:402:402))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src4_valid\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (512:512:512) (590:590:590))
        (PORT datac (142:142:142) (190:190:190))
        (PORT datad (149:149:149) (192:192:192))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|arb\|top_priority_reg\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (178:178:178) (212:212:212))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (892:892:892) (896:896:896))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|src_valid\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (597:597:597))
        (PORT datac (496:496:496) (563:563:563))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (197:197:197))
        (PORT datab (120:120:120) (150:150:150))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (908:908:908))
        (PORT asdata (485:485:485) (531:531:531))
        (PORT clrn (891:891:891) (895:895:895))
        (PORT ena (744:744:744) (795:795:795))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (674:674:674))
        (PORT datab (205:205:205) (265:265:265))
        (PORT datac (343:343:343) (403:403:403))
        (PORT datad (793:793:793) (939:939:939))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (104:104:104) (121:121:121))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (892:892:892) (896:896:896))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|src_data\[53\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (405:405:405))
        (PORT datab (369:369:369) (453:453:453))
        (PORT datac (461:461:461) (530:530:530))
        (PORT datad (471:471:471) (555:555:555))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_translator\|wait_latency_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (346:346:346))
        (PORT datab (511:511:511) (612:612:612))
        (PORT datac (1157:1157:1157) (1380:1380:1380))
        (PORT datad (349:349:349) (427:427:427))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|src_valid\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (620:620:620))
        (PORT datac (477:477:477) (540:540:540))
        (PORT datad (348:348:348) (425:425:425))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_translator\|wait_latency_counter\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (541:541:541))
        (PORT datab (240:240:240) (297:297:297))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (98:98:98) (118:118:118))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (119:119:119) (157:157:157))
        (PORT datab (144:144:144) (198:198:198))
        (PORT datad (92:92:92) (111:111:111))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (891:891:891) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (122:122:122) (159:159:159))
        (PORT datab (142:142:142) (194:194:194))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (891:891:891) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (119:119:119) (156:156:156))
        (PORT datab (143:143:143) (196:196:196))
        (PORT datac (1156:1156:1156) (1379:1379:1379))
        (PORT datad (124:124:124) (165:165:165))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (122:122:122) (160:160:160))
        (PORT datab (160:160:160) (215:215:215))
        (PORT datac (179:179:179) (219:219:219))
        (PORT datad (176:176:176) (210:210:210))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (892:892:892) (896:896:896))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (193:193:193))
        (PORT datac (140:140:140) (189:189:189))
        (PORT datad (151:151:151) (195:195:195))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_agent_rsp_fifo\|mem_used\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (120:120:120) (159:159:159))
        (PORT datab (121:121:121) (151:151:151))
        (PORT datac (181:181:181) (221:221:221))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (892:892:892) (896:896:896))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (137:137:137) (185:185:185))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (119:119:119) (156:156:156))
        (PORT datab (110:110:110) (140:140:140))
        (PORT datac (181:181:181) (221:221:221))
        (PORT datad (174:174:174) (208:208:208))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (211:211:211))
        (PORT datab (140:140:140) (191:191:191))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (892:892:892) (896:896:896))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_agent\|cp_ready\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (163:163:163) (219:219:219))
        (PORT datad (174:174:174) (207:207:207))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (369:369:369) (453:453:453))
        (PORT datad (471:471:471) (556:556:556))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (119:119:119) (156:156:156))
        (PORT datab (132:132:132) (180:180:180))
        (PORT datac (106:106:106) (128:128:128))
        (PORT datad (174:174:174) (206:206:206))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|arb\|top_priority_reg\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (592:592:592))
        (PORT datab (640:640:640) (728:728:728))
        (PORT datac (328:328:328) (374:374:374))
        (PORT datad (107:107:107) (126:126:126))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (892:892:892) (896:896:896))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (529:529:529))
        (PORT datab (501:501:501) (614:614:614))
        (PORT datac (757:757:757) (890:890:890))
        (PORT datad (341:341:341) (396:396:396))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (891:891:891) (895:895:895))
        (PORT ena (744:744:744) (795:795:795))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (155:155:155) (212:212:212))
        (PORT datab (509:509:509) (588:588:588))
        (PORT datac (579:579:579) (691:691:691))
        (PORT datad (151:151:151) (195:195:195))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_004\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (520:520:520) (612:612:612))
        (PORT datac (584:584:584) (693:693:693))
        (PORT datad (349:349:349) (426:426:426))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_tx\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (539:539:539))
        (PORT datab (108:108:108) (139:139:139))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (218:218:218) (269:269:269))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_tx\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (921:921:921))
        (PORT datab (368:368:368) (453:453:453))
        (PORT datac (364:364:364) (432:432:432))
        (PORT datad (470:470:470) (555:555:555))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_tx\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (119:119:119) (156:156:156))
        (PORT datab (142:142:142) (196:196:196))
        (PORT datac (103:103:103) (125:125:125))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rs232_tx\|data_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT asdata (917:917:917) (1038:1038:1038))
        (PORT clrn (893:893:893) (896:896:896))
        (PORT ena (1076:1076:1076) (1224:1224:1224))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_tx\|readdata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (382:382:382))
        (PORT datac (1067:1067:1067) (1212:1212:1212))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_translator\|av_readdata_pre\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (896:896:896))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_agent_rsp_fifo\|mem\[1\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (892:892:892) (896:896:896))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (159:159:159) (215:215:215))
        (PORT datad (792:792:792) (938:938:938))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_agent_rsp_fifo\|mem\[0\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT asdata (266:266:266) (286:286:286))
        (PORT clrn (892:892:892) (896:896:896))
        (PORT ena (426:426:426) (456:456:456))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_agent_rsp_fifo\|mem\[1\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (892:892:892) (896:896:896))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (247:247:247))
        (PORT datad (151:151:151) (196:196:196))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_agent_rsp_fifo\|mem\[0\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT asdata (352:352:352) (385:385:385))
        (PORT clrn (892:892:892) (896:896:896))
        (PORT ena (426:426:426) (456:456:456))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_004\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (208:208:208))
        (PORT datad (186:186:186) (231:231:231))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_agent_rsp_fifo\|mem\[1\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (886:886:886) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (174:174:174) (239:239:239))
        (PORT datad (357:357:357) (430:430:430))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_agent_rsp_fifo\|mem\[0\]\[71\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (602:602:602) (691:691:691))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_agent_rsp_fifo\|mem\[0\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (907:907:907))
        (PORT ena (933:933:933) (1021:1021:1021))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_agent_rsp_fifo\|mem\[1\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (886:886:886) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (438:438:438))
        (PORT datab (172:172:172) (238:238:238))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_agent_rsp_fifo\|mem\[0\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (927:927:927))
        (PORT asdata (788:788:788) (886:886:886))
        (PORT clrn (900:900:900) (907:907:907))
        (PORT ena (933:933:933) (1021:1021:1021))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_006\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (950:950:950))
        (PORT datab (138:138:138) (190:190:190))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rx_options\|data_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (906:906:906))
        (PORT asdata (1252:1252:1252) (1401:1401:1401))
        (PORT clrn (883:883:883) (886:886:886))
        (PORT ena (785:785:785) (855:855:855))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_options\|readdata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT datab (801:801:801) (938:938:938))
        (PORT datad (1533:1533:1533) (1745:1745:1745))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_translator\|av_readdata_pre\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (898:898:898))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_crc\|data_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT asdata (909:909:909) (1030:1030:1030))
        (PORT clrn (893:893:893) (896:896:896))
        (PORT ena (1243:1243:1243) (1388:1388:1388))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|readdata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1512:1512:1512) (1755:1755:1755))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (896:896:896))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[7\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (646:646:646))
        (PORT datab (790:790:790) (919:919:919))
        (PORT datac (502:502:502) (591:591:591))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[7\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (206:206:206) (264:264:264))
        (PORT datac (979:979:979) (1142:1142:1142))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[7\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (427:427:427))
        (PORT datab (916:916:916) (1040:1040:1040))
        (PORT datac (135:135:135) (179:179:179))
        (PORT datad (334:334:334) (389:389:389))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (479:479:479) (556:556:556))
        (PORT datad (533:533:533) (632:632:632))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (897:897:897))
        (PORT ena (434:434:434) (461:461:461))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[7\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (737:737:737))
        (PORT datab (547:547:547) (660:660:660))
        (PORT datac (505:505:505) (598:598:598))
        (PORT datad (140:140:140) (177:177:177))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT asdata (687:687:687) (765:765:765))
        (PORT clrn (899:899:899) (902:902:902))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (504:504:504) (595:595:595))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (444:444:444) (494:494:494))
        (PORT d[1] (796:796:796) (899:899:899))
        (PORT d[2] (535:535:535) (611:611:611))
        (PORT d[3] (627:627:627) (710:710:710))
        (PORT d[4] (638:638:638) (719:719:719))
        (PORT d[5] (614:614:614) (691:691:691))
        (PORT d[6] (613:613:613) (691:691:691))
        (PORT d[7] (545:545:545) (624:624:624))
        (PORT clk (1099:1099:1099) (1117:1117:1117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (393:393:393) (460:460:460))
        (PORT d[1] (407:407:407) (478:478:478))
        (PORT d[2] (399:399:399) (466:466:466))
        (PORT d[3] (395:395:395) (461:461:461))
        (PORT d[4] (406:406:406) (478:478:478))
        (PORT d[5] (409:409:409) (481:481:481))
        (PORT clk (1097:1097:1097) (1115:1115:1115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (950:950:950) (1033:1033:1033))
        (PORT clk (1097:1097:1097) (1115:1115:1115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1117:1117:1117))
        (PORT d[0] (1224:1224:1224) (1314:1314:1314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1118:1118:1118))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1118:1118:1118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1118:1118:1118))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1118:1118:1118))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (410:410:410) (489:489:489))
        (PORT d[1] (406:406:406) (482:482:482))
        (PORT d[2] (498:498:498) (581:581:581))
        (PORT d[3] (407:407:407) (483:483:483))
        (PORT d[4] (392:392:392) (465:465:465))
        (PORT d[5] (494:494:494) (573:573:573))
        (PORT clk (1056:1056:1056) (1076:1076:1076))
        (PORT ena (755:755:755) (778:778:778))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1056:1056:1056) (1076:1076:1076))
        (PORT d[0] (755:755:755) (778:778:778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1077:1077:1077))
        (IOPATH (posedge clk) pulse (0:0:0) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1077:1077:1077))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1077:1077:1077))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1080:1080:1080) (1097:1097:1097))
        (PORT ena (718:718:718) (747:747:747))
        (PORT aclr (1052:1052:1052) (1056:1056:1056))
        (IOPATH (posedge clk) q (164:164:164) (166:166:166))
        (IOPATH (posedge aclr) q (184:184:184) (186:186:186))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (25:25:25))
      (SETUP ena (posedge clk) (25:25:25))
      (SETUP aclr (posedge clk) (25:25:25))
      (HOLD d (posedge clk) (90:90:90))
      (HOLD ena (posedge clk) (90:90:90))
      (HOLD aclr (posedge clk) (90:90:90))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (280:280:280))
        (PORT datac (345:345:345) (394:394:394))
        (PORT datad (132:132:132) (170:170:170))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (924:924:924))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (897:897:897) (991:991:991))
        (PORT sclr (876:876:876) (824:824:824))
        (PORT ena (645:645:645) (701:701:701))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (420:420:420))
        (PORT datab (370:370:370) (458:458:458))
        (PORT datac (352:352:352) (429:429:429))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (459:459:459))
        (PORT datab (934:934:934) (1080:1080:1080))
        (PORT datac (493:493:493) (583:583:583))
        (PORT datad (298:298:298) (340:340:340))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (926:926:926))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1062:1062:1062) (1181:1181:1181))
        (PORT ena (628:628:628) (675:675:675))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (421:421:421))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (386:386:386) (474:474:474))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (511:511:511) (605:605:605))
        (PORT datac (357:357:357) (435:435:435))
        (PORT datad (918:918:918) (1055:1055:1055))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (926:926:926))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1062:1062:1062) (1181:1181:1181))
        (PORT ena (628:628:628) (675:675:675))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (210:210:210) (258:258:258))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (926:926:926))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1063:1063:1063) (1181:1181:1181))
        (PORT ena (750:750:750) (817:817:817))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (926:926:926))
        (PORT asdata (490:490:490) (547:547:547))
        (PORT clrn (1063:1063:1063) (1181:1181:1181))
        (PORT ena (750:750:750) (817:817:817))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (926:926:926))
        (PORT asdata (533:533:533) (608:608:608))
        (PORT clrn (1063:1063:1063) (1181:1181:1181))
        (PORT ena (750:750:750) (817:817:817))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (926:926:926))
        (PORT asdata (542:542:542) (616:616:616))
        (PORT clrn (1063:1063:1063) (1181:1181:1181))
        (PORT ena (750:750:750) (817:817:817))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (354:354:354) (422:422:422))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (926:926:926))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1063:1063:1063) (1181:1181:1181))
        (PORT ena (750:750:750) (817:817:817))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1002:1002:1002) (837:837:837))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (926:926:926))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1063:1063:1063) (1181:1181:1181))
        (PORT ena (750:750:750) (817:817:817))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (610:610:610) (709:709:709))
        (PORT d[1] (621:621:621) (725:725:725))
        (PORT d[2] (621:621:621) (726:726:726))
        (PORT d[3] (625:625:625) (730:730:730))
        (PORT d[4] (622:622:622) (726:726:726))
        (PORT d[5] (638:638:638) (746:746:746))
        (PORT d[6] (631:631:631) (738:738:738))
        (PORT d[7] (601:601:601) (699:699:699))
        (PORT clk (1094:1094:1094) (1112:1112:1112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (396:396:396) (469:469:469))
        (PORT d[1] (498:498:498) (580:580:580))
        (PORT d[2] (389:389:389) (458:458:458))
        (PORT d[3] (389:389:389) (458:458:458))
        (PORT d[4] (390:390:390) (460:460:460))
        (PORT d[5] (391:391:391) (461:461:461))
        (PORT clk (1092:1092:1092) (1110:1110:1110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (529:529:529) (540:540:540))
        (PORT clk (1092:1092:1092) (1110:1110:1110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1112:1112:1112))
        (PORT d[0] (813:813:813) (833:833:833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1113:1113:1113))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1113:1113:1113))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1113:1113:1113))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1113:1113:1113))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (405:405:405) (477:477:477))
        (PORT d[1] (395:395:395) (461:461:461))
        (PORT d[2] (395:395:395) (462:462:462))
        (PORT d[3] (403:403:403) (475:475:475))
        (PORT d[4] (491:491:491) (567:567:567))
        (PORT d[5] (402:402:402) (473:473:473))
        (PORT clk (1051:1051:1051) (1071:1071:1071))
        (PORT ena (899:899:899) (948:948:948))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1051:1051:1051) (1071:1071:1071))
        (PORT d[0] (899:899:899) (948:948:948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1052:1052:1052) (1072:1072:1072))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1052:1052:1052) (1072:1072:1072))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1052:1052:1052) (1072:1072:1072))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[6\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (755:755:755))
        (PORT datad (362:362:362) (417:417:417))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (904:904:904))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (886:886:886) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[6\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (404:404:404))
        (PORT datab (639:639:639) (740:740:740))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|data_received\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (137:137:137) (177:177:177))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|rx\|data_received\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (900:900:900))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (742:742:742) (808:808:808))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (471:471:471))
        (PORT datab (313:313:313) (377:377:377))
        (PORT datac (383:383:383) (466:466:466))
        (PORT datad (201:201:201) (246:246:246))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|rx\|wire_data_in\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (897:897:897))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_rx\|read_mux_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT datac (912:912:912) (1055:1055:1055))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rs232_rx\|readdata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (899:899:899))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (882:882:882) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_translator\|av_readdata_pre\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (904:904:904))
        (PORT asdata (521:521:521) (586:586:586))
        (PORT clrn (886:886:886) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (637:637:637))
        (PORT datab (424:424:424) (517:517:517))
        (PORT datac (518:518:518) (596:596:596))
        (PORT datad (384:384:384) (471:471:471))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[6\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (897:897:897))
        (PORT datab (174:174:174) (214:214:214))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_tx\|data_out\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (378:378:378) (461:461:461))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rs232_tx\|data_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (896:896:896))
        (PORT ena (1076:1076:1076) (1224:1224:1224))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_tx\|readdata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT datac (1071:1071:1071) (1217:1217:1217))
        (PORT datad (303:303:303) (363:363:363))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_translator\|av_readdata_pre\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (896:896:896))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|data_out\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (864:864:864) (1016:1016:1016))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_crc\|data_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (902:902:902))
        (PORT ena (1406:1406:1406) (1583:1583:1583))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|readdata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT datac (118:118:118) (159:159:159))
        (PORT datad (1398:1398:1398) (1635:1635:1635))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (902:902:902))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_options\|readdata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT datac (653:653:653) (764:764:764))
        (PORT datad (1386:1386:1386) (1585:1585:1585))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_translator\|av_readdata_pre\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (902:902:902))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[6\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (353:353:353) (412:412:412))
        (PORT datad (489:489:489) (581:581:581))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[6\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (435:435:435))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datad (620:620:620) (716:716:716))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[6\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (425:425:425))
        (PORT datab (784:784:784) (893:893:893))
        (PORT datac (130:130:130) (172:172:172))
        (PORT datad (473:473:473) (546:546:546))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (897:897:897))
        (PORT ena (434:434:434) (461:461:461))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[6\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (820:820:820))
        (PORT datab (843:843:843) (979:979:979))
        (PORT datac (652:652:652) (758:758:758))
        (PORT datad (309:309:309) (369:369:369))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT asdata (952:952:952) (1072:1072:1072))
        (PORT clrn (893:893:893) (896:896:896))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_tx\|data_out\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (133:133:133) (170:170:170))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rs232_tx\|data_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (896:896:896))
        (PORT ena (1076:1076:1076) (1224:1224:1224))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_tx\|readdata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datac (924:924:924) (1070:1070:1070))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_translator\|av_readdata_pre\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (896:896:896))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rx_options\|data_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (904:904:904))
        (PORT asdata (636:636:636) (711:711:711))
        (PORT clrn (887:887:887) (891:891:891))
        (PORT ena (1582:1582:1582) (1739:1739:1739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_options\|readdata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT datac (639:639:639) (758:758:758))
        (PORT datad (1384:1384:1384) (1583:1583:1583))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_translator\|av_readdata_pre\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (902:902:902))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_crc\|data_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT asdata (1193:1193:1193) (1347:1347:1347))
        (PORT clrn (899:899:899) (902:902:902))
        (PORT ena (1406:1406:1406) (1583:1583:1583))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|readdata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1411:1411:1411) (1657:1657:1657))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (902:902:902))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[5\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (609:609:609))
        (PORT datab (368:368:368) (434:434:434))
        (PORT datac (123:123:123) (168:168:168))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datab (872:872:872) (1026:1026:1026))
        (PORT datad (307:307:307) (357:357:357))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[5\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (601:601:601))
        (PORT datab (425:425:425) (517:517:517))
        (PORT datac (375:375:375) (460:460:460))
        (PORT datad (513:513:513) (611:611:611))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|data_received\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (134:134:134) (178:178:178))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|rx\|data_received\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (900:900:900))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (742:742:742) (808:808:808))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|wire_data_in\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (139:139:139) (190:190:190))
        (PORT datac (413:413:413) (508:508:508))
        (PORT datad (137:137:137) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|wire_data_in\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (221:221:221))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|Mux6\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (149:149:149) (200:200:200))
        (PORT datac (416:416:416) (511:511:511))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|rx\|wire_data_in\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (897:897:897))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (434:434:434) (473:473:473))
        (PORT sload (688:688:688) (781:781:781))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_rx\|read_mux_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT datac (914:914:914) (1057:1057:1057))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rs232_rx\|readdata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (899:899:899))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (882:882:882) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_translator\|av_readdata_pre\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (901:901:901))
        (PORT asdata (477:477:477) (536:536:536))
        (PORT clrn (884:884:884) (887:887:887))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_avalon_reg\|oci_ienable\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (353:353:353) (414:414:414))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_avalon_reg\|take_action_oci_intr_mask_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (510:510:510))
        (PORT datab (642:642:642) (737:737:737))
        (PORT datac (452:452:452) (525:525:525))
        (PORT datad (322:322:322) (376:376:376))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_avalon_reg\|oci_ienable\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (889:889:889) (892:892:892))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_avalon_reg\|oci_reg_readdata\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (499:499:499))
        (PORT datab (336:336:336) (401:401:401))
        (PORT datac (619:619:619) (705:705:705))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (535:535:535) (584:584:584))
        (PORT sload (961:961:961) (857:857:857))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (904:904:904))
        (PORT asdata (479:479:479) (533:533:533))
        (PORT clrn (887:887:887) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[5\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (545:545:545) (648:648:648))
        (PORT datad (196:196:196) (229:229:229))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (890:890:890) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[5\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (952:952:952) (1103:1103:1103))
        (PORT datab (369:369:369) (429:429:429))
        (PORT datad (358:358:358) (431:431:431))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (898:898:898) (1023:1023:1023))
        (PORT datab (338:338:338) (392:392:392))
        (PORT datad (433:433:433) (496:496:496))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[5\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (421:421:421))
        (PORT datab (361:361:361) (428:428:428))
        (PORT datac (132:132:132) (174:174:174))
        (PORT datad (805:805:805) (924:924:924))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (897:897:897))
        (PORT ena (434:434:434) (461:461:461))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_op_wrctl)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (426:426:426))
        (PORT datab (327:327:327) (391:391:391))
        (PORT datac (515:515:515) (618:618:618))
        (PORT datad (811:811:811) (946:946:946))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_wrctl_inst)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_ienable_reg_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (765:765:765))
        (PORT datab (417:417:417) (512:512:512))
        (PORT datac (317:317:317) (379:379:379))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_ienable_reg_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (751:751:751))
        (PORT datab (626:626:626) (748:748:748))
        (PORT datac (518:518:518) (616:616:616))
        (PORT datad (1088:1088:1088) (1258:1258:1258))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_ienable_reg\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (389:389:389))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_ienable_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (904:904:904))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_ipending_reg_nxt\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (140:140:140))
        (PORT datab (867:867:867) (1008:1008:1008))
        (PORT datac (381:381:381) (461:461:461))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_ipending_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (890:890:890) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_control_rd_data\[5\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (763:763:763))
        (PORT datab (840:840:840) (985:985:985))
        (PORT datac (518:518:518) (616:616:616))
        (PORT datad (402:402:402) (488:488:488))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_control_rd_data\[5\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (197:197:197))
        (PORT datab (537:537:537) (642:642:642))
        (PORT datac (624:624:624) (733:733:733))
        (PORT datad (400:400:400) (486:486:486))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_control_rd_data\[5\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (249:249:249))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (613:613:613) (729:729:729))
        (PORT datad (620:620:620) (723:723:723))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_control_rd_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (904:904:904))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[5\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (463:463:463))
        (PORT datab (568:568:568) (673:673:673))
        (PORT datac (486:486:486) (577:577:577))
        (PORT datad (656:656:656) (756:756:756))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[5\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (606:606:606) (708:708:708))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (698:698:698) (815:815:815))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[12\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (790:790:790))
        (PORT datab (370:370:370) (439:439:439))
        (PORT datac (480:480:480) (546:546:546))
        (PORT datad (443:443:443) (508:508:508))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (1215:1215:1215) (1416:1416:1416))
        (PORT datac (666:666:666) (791:791:791))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[12\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datac (858:858:858) (1005:1005:1005))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (841:841:841))
        (PORT datab (536:536:536) (640:640:640))
        (PORT datad (656:656:656) (767:767:767))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[11\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (554:554:554))
        (PORT datab (755:755:755) (899:899:899))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (176:176:176))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (904:904:904))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (637:637:637) (714:714:714))
        (PORT sload (1099:1099:1099) (1235:1235:1235))
        (PORT ena (833:833:833) (927:927:927))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[11\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (438:438:438))
        (PORT datab (1030:1030:1030) (1209:1209:1209))
        (PORT datad (500:500:500) (590:590:590))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[9\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (494:494:494))
        (PORT datab (206:206:206) (246:246:246))
        (PORT datad (478:478:478) (544:544:544))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (547:547:547) (629:629:629))
        (PORT sload (810:810:810) (908:908:908))
        (PORT ena (810:810:810) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (423:423:423))
        (PORT datab (892:892:892) (1054:1054:1054))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (268:268:268))
        (PORT datab (496:496:496) (569:569:569))
        (PORT datad (376:376:376) (465:465:465))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (538:538:538) (617:617:617))
        (PORT sload (810:810:810) (908:908:908))
        (PORT ena (810:810:810) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~77)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (276:276:276))
        (PORT datac (552:552:552) (660:660:660))
        (PORT datad (365:365:365) (435:435:435))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (561:561:561) (670:670:670))
        (PORT datac (362:362:362) (432:432:432))
        (PORT datad (427:427:427) (497:497:497))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (624:624:624) (675:675:675))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (479:479:479))
        (PORT datab (912:912:912) (1077:1077:1077))
        (PORT datac (289:289:289) (378:378:378))
        (PORT datad (525:525:525) (625:625:625))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (692:692:692) (761:761:761))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (685:685:685))
        (PORT datab (381:381:381) (456:456:456))
        (PORT datad (191:191:191) (240:240:240))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (460:460:460))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datac (541:541:541) (646:646:646))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (624:624:624) (675:675:675))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (840:840:840))
        (PORT datab (538:538:538) (642:642:642))
        (PORT datad (658:658:658) (769:769:769))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[8\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (520:520:520))
        (PORT datab (754:754:754) (898:898:898))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (904:904:904))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (548:548:548) (621:621:621))
        (PORT sload (1099:1099:1099) (1235:1235:1235))
        (PORT ena (833:833:833) (927:927:927))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (440:440:440))
        (PORT datab (321:321:321) (378:378:378))
        (PORT datac (288:288:288) (377:377:377))
        (PORT datad (522:522:522) (623:623:623))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (692:692:692) (761:761:761))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (681:681:681))
        (PORT datab (215:215:215) (273:273:273))
        (PORT datad (362:362:362) (435:435:435))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (524:524:524))
        (PORT datab (557:557:557) (666:666:666))
        (PORT datac (367:367:367) (437:437:437))
        (PORT datad (622:622:622) (714:714:714))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (624:624:624) (675:675:675))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (352:352:352) (428:428:428))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (971:971:971) (1087:1087:1087))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (477:477:477))
        (PORT datab (354:354:354) (435:435:435))
        (PORT datac (281:281:281) (369:369:369))
        (PORT datad (511:511:511) (610:610:610))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (692:692:692) (761:761:761))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~81)
    (DELAY
      (ABSOLUTE
        (PORT datab (672:672:672) (790:790:790))
        (PORT datac (550:550:550) (658:658:658))
        (PORT datad (322:322:322) (387:387:387))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (457:457:457))
        (PORT datab (560:560:560) (669:669:669))
        (PORT datac (129:129:129) (171:171:171))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (624:624:624) (675:675:675))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (908:908:908))
        (PORT asdata (502:502:502) (555:555:555))
        (PORT ena (566:566:566) (619:619:619))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (878:878:878))
        (PORT datab (673:673:673) (784:784:784))
        (PORT datac (620:620:620) (747:747:747))
        (PORT datad (621:621:621) (706:706:706))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (904:904:904))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (964:964:964) (1073:1073:1073))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|Mux30\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (395:395:395))
        (PORT datab (469:469:469) (549:549:549))
        (PORT datac (391:391:391) (476:476:476))
        (PORT datad (389:389:389) (469:469:469))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (566:566:566))
        (PORT datab (464:464:464) (535:535:535))
        (PORT datac (134:134:134) (178:178:178))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (529:529:529) (602:602:602))
        (PORT sload (801:801:801) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (135:135:135) (179:179:179))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (971:971:971) (1087:1087:1087))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (635:635:635))
        (PORT datab (388:388:388) (449:449:449))
        (PORT datac (360:360:360) (443:443:443))
        (PORT datad (366:366:366) (442:442:442))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (852:852:852) (944:944:944))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (385:385:385) (470:470:470))
        (PORT datac (154:154:154) (208:208:208))
        (PORT datad (341:341:341) (404:404:404))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (935:935:935))
        (PORT datab (383:383:383) (452:452:452))
        (PORT datad (524:524:524) (604:604:604))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (496:496:496) (555:555:555))
        (PORT sload (969:969:969) (1092:1092:1092))
        (PORT ena (801:801:801) (882:882:882))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (627:627:627))
        (PORT datab (1317:1317:1317) (1533:1533:1533))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (392:392:392))
        (PORT datab (403:403:403) (502:502:502))
        (PORT datac (369:369:369) (427:427:427))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (904:904:904))
        (PORT asdata (828:828:828) (933:933:933))
        (PORT clrn (887:887:887) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (798:798:798))
        (PORT datad (575:575:575) (644:644:644))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (904:904:904))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (887:887:887) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (947:947:947) (1098:1098:1098))
        (PORT datab (371:371:371) (431:431:431))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|data_received\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|rx\|data_received\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (900:900:900))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (742:742:742) (808:808:808))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|wire_data_in\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (428:428:428) (523:523:523))
        (PORT datac (126:126:126) (171:171:171))
        (PORT datad (201:201:201) (249:249:249))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|wire_data_in\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (177:177:177) (214:214:214))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|rx\|wire_data_in\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (897:897:897))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (344:344:344) (372:372:372))
        (PORT sload (688:688:688) (781:781:781))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_rx\|read_mux_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT datac (915:915:915) (1058:1058:1058))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rs232_rx\|readdata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (899:899:899))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (882:882:882) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_translator\|av_readdata_pre\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (905:905:905))
        (PORT asdata (649:649:649) (729:729:729))
        (PORT clrn (887:887:887) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[4\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (206:206:206))
        (PORT datab (230:230:230) (288:288:288))
        (PORT datac (629:629:629) (714:714:714))
        (PORT datad (237:237:237) (302:302:302))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[4\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (380:380:380))
        (PORT datab (662:662:662) (762:762:762))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_tx\|data_out\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (465:465:465) (543:543:543))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rs232_tx\|data_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (896:896:896))
        (PORT ena (1076:1076:1076) (1224:1224:1224))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_tx\|readdata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datac (923:923:923) (1068:1068:1068))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_translator\|av_readdata_pre\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (896:896:896))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_options\|data_out\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (601:601:601) (696:696:696))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rx_options\|data_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (904:904:904))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (887:887:887) (891:891:891))
        (PORT ena (1582:1582:1582) (1739:1739:1739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_options\|readdata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1402:1402:1402) (1608:1608:1608))
        (PORT datad (565:565:565) (645:645:645))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_translator\|av_readdata_pre\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT asdata (439:439:439) (469:469:469))
        (PORT clrn (899:899:899) (902:902:902))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|data_out\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_crc\|data_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (902:902:902))
        (PORT ena (1397:1397:1397) (1571:1571:1571))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|readdata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT datac (1411:1411:1411) (1655:1655:1655))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (902:902:902))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[4\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (610:610:610))
        (PORT datab (222:222:222) (282:282:282))
        (PORT datac (356:356:356) (415:415:415))
        (PORT datad (205:205:205) (258:258:258))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[4\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (530:530:530))
        (PORT datab (639:639:639) (742:742:742))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[4\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (738:738:738))
        (PORT datab (636:636:636) (722:722:722))
        (PORT datac (271:271:271) (311:311:311))
        (PORT datad (866:866:866) (1011:1011:1011))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (902:902:902))
        (PORT ena (948:948:948) (1037:1037:1037))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (589:589:589))
        (PORT datab (701:701:701) (817:817:817))
        (PORT datac (117:117:117) (157:157:157))
        (PORT datad (464:464:464) (554:554:554))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT asdata (904:904:904) (1000:1000:1000))
        (PORT clrn (899:899:899) (902:902:902))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~7)
    (DELAY
      (ABSOLUTE
        (PORT datad (486:486:486) (570:570:570))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (197:197:197))
        (PORT datac (383:383:383) (471:471:471))
        (PORT datad (349:349:349) (404:404:404))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (138:138:138))
        (PORT datab (509:509:509) (603:603:603))
        (PORT datac (354:354:354) (432:432:432))
        (PORT datad (922:922:922) (1058:1058:1058))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (926:926:926))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1062:1062:1062) (1181:1181:1181))
        (PORT ena (628:628:628) (675:675:675))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (180:180:180))
        (PORT datac (392:392:392) (481:481:481))
        (PORT datad (351:351:351) (405:405:405))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (458:458:458))
        (PORT datab (935:935:935) (1081:1081:1081))
        (PORT datac (493:493:493) (582:582:582))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (926:926:926))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1062:1062:1062) (1181:1181:1181))
        (PORT ena (628:628:628) (675:675:675))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (181:181:181))
        (PORT datac (391:391:391) (480:480:480))
        (PORT datad (341:341:341) (392:392:392))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (451:451:451))
        (PORT datab (940:940:940) (1087:1087:1087))
        (PORT datac (490:490:490) (579:579:579))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (926:926:926))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1062:1062:1062) (1181:1181:1181))
        (PORT ena (628:628:628) (675:675:675))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (264:264:264))
        (PORT datab (131:131:131) (178:178:178))
        (PORT datac (390:390:390) (479:479:479))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (449:449:449))
        (PORT datab (941:941:941) (1088:1088:1088))
        (PORT datac (490:490:490) (579:579:579))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (926:926:926))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1062:1062:1062) (1181:1181:1181))
        (PORT ena (628:628:628) (675:675:675))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rvalid\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (128:128:128) (170:170:170))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rvalid)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (891:891:891) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (180:180:180))
        (PORT datac (389:389:389) (477:477:477))
        (PORT datad (344:344:344) (414:414:414))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (407:407:407) (493:493:493))
        (PORT datac (361:361:361) (441:441:441))
        (PORT datad (367:367:367) (439:439:439))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (502:502:502))
        (PORT datab (1041:1041:1041) (859:859:859))
        (PORT datac (343:343:343) (427:427:427))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (466:466:466))
        (PORT datab (105:105:105) (133:133:133))
        (PORT datac (307:307:307) (359:359:359))
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (926:926:926))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1062:1062:1062) (1181:1181:1181))
        (PORT sclr (1280:1280:1280) (1188:1188:1188))
        (PORT ena (628:628:628) (675:675:675))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|user_saw_rvalid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (379:379:379) (465:465:465))
        (PORT datac (345:345:345) (430:430:430))
        (PORT datad (293:293:293) (352:352:352))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|user_saw_rvalid\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (413:413:413))
        (PORT datab (137:137:137) (188:188:188))
        (PORT datad (313:313:313) (359:359:359))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|user_saw_rvalid)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (924:924:924))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (897:897:897) (991:991:991))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (497:497:497))
        (PORT datab (407:407:407) (493:493:493))
        (PORT datac (363:363:363) (442:442:442))
        (PORT datad (368:368:368) (440:440:440))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (194:194:194))
        (PORT datac (384:384:384) (472:472:472))
        (PORT datad (342:342:342) (393:393:393))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (453:453:453))
        (PORT datab (939:939:939) (1085:1085:1085))
        (PORT datac (491:491:491) (580:580:580))
        (PORT datad (92:92:92) (111:111:111))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (926:926:926))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1062:1062:1062) (1181:1181:1181))
        (PORT ena (628:628:628) (675:675:675))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|wdata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (926:926:926))
        (PORT asdata (390:390:390) (441:441:441))
        (PORT clrn (1063:1063:1063) (1181:1181:1181))
        (PORT ena (750:750:750) (817:817:817))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (545:545:545) (649:649:649))
        (PORT datad (186:186:186) (216:216:216))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (890:890:890) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[7\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (594:594:594))
        (PORT datab (473:473:473) (556:556:556))
        (PORT datac (819:819:819) (950:950:950))
        (PORT datad (497:497:497) (562:562:562))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[7\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (738:738:738))
        (PORT datab (342:342:342) (396:396:396))
        (PORT datac (733:733:733) (819:819:819))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_004\|src1_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (209:209:209))
        (PORT datab (129:129:129) (177:177:177))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_006\|src1_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (949:949:949))
        (PORT datab (140:140:140) (191:191:191))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[7\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (629:629:629))
        (PORT datab (868:868:868) (1007:1007:1007))
        (PORT datac (498:498:498) (587:587:587))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[7\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (1065:1065:1065))
        (PORT datab (207:207:207) (265:265:265))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[7\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (591:591:591))
        (PORT datab (763:763:763) (896:896:896))
        (PORT datac (343:343:343) (406:406:406))
        (PORT datad (300:300:300) (345:345:345))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (902:902:902))
        (PORT ena (925:925:925) (1008:1008:1008))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (761:761:761))
        (PORT datab (122:122:122) (156:156:156))
        (PORT datac (830:830:830) (960:960:960))
        (PORT datad (456:456:456) (529:529:529))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (904:904:904))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[1\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (490:490:490))
        (PORT datab (649:649:649) (785:785:785))
        (PORT datac (640:640:640) (767:767:767))
        (PORT datad (705:705:705) (831:831:831))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (962:962:962))
        (PORT datab (437:437:437) (504:504:504))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (538:538:538) (613:613:613))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT sclr (697:697:697) (807:807:807))
        (PORT sload (957:957:957) (1087:1087:1087))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_align_cycle_nxt\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (875:875:875))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_align_cycle\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (907:907:907))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_align_cycle_nxt\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (876:876:876))
        (PORT datad (227:227:227) (278:278:278))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_align_cycle\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (907:907:907))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[0\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (793:793:793))
        (PORT datab (642:642:642) (760:760:760))
        (PORT datac (381:381:381) (466:466:466))
        (PORT datad (632:632:632) (743:743:743))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (525:525:525))
        (PORT datab (788:788:788) (925:925:925))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (537:537:537) (615:615:615))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT sclr (697:697:697) (807:807:807))
        (PORT sload (957:957:957) (1087:1087:1087))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_rshift8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (591:591:591))
        (PORT datab (134:134:134) (183:183:183))
        (PORT datac (131:131:131) (174:174:174))
        (PORT datad (456:456:456) (539:539:539))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_rshift8\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (486:486:486) (572:572:572))
        (PORT datad (512:512:512) (609:609:609))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (636:636:636))
        (PORT datab (426:426:426) (519:519:519))
        (PORT datac (528:528:528) (606:606:606))
        (PORT datad (382:382:382) (470:470:470))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|data_received\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (126:126:126) (171:171:171))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|rx\|data_received\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (900:900:900))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (742:742:742) (808:808:808))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|wire_data_in\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (139:139:139) (190:190:190))
        (PORT datac (418:418:418) (512:512:512))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|wire_data_in\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (234:234:234))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|rx\|wire_data_in\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (897:897:897))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (343:343:343) (371:371:371))
        (PORT sload (688:688:688) (781:781:781))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_rx\|read_mux_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (921:921:921) (1065:1065:1065))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rs232_rx\|readdata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (899:899:899))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (882:882:882) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_translator\|av_readdata_pre\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (901:901:901))
        (PORT asdata (487:487:487) (548:548:548))
        (PORT clrn (884:884:884) (887:887:887))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (177:177:177))
        (PORT datab (142:142:142) (191:191:191))
        (PORT datad (103:103:103) (125:125:125))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (534:534:534) (588:588:588))
        (PORT sload (961:961:961) (857:857:857))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (901:901:901))
        (PORT asdata (685:685:685) (778:778:778))
        (PORT clrn (884:884:884) (887:887:887))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (477:477:477) (562:562:562))
        (PORT datad (534:534:534) (618:618:618))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (901:901:901))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (884:884:884) (887:887:887))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (223:223:223))
        (PORT datab (756:756:756) (867:867:867))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[3\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (898:898:898) (1022:1022:1022))
        (PORT datab (322:322:322) (379:379:379))
        (PORT datad (693:693:693) (782:782:782))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|data_out\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (135:135:135) (174:174:174))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_crc\|data_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (887:887:887) (891:891:891))
        (PORT ena (1592:1592:1592) (1784:1784:1784))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|readdata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1053:1053:1053) (1233:1233:1233))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (887:887:887) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[3\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (1107:1107:1107))
        (PORT datab (379:379:379) (464:464:464))
        (PORT datac (931:931:931) (1074:1074:1074))
        (PORT datad (471:471:471) (558:558:558))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_tx\|data_out\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (526:526:526) (618:618:618))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rs232_tx\|data_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (896:896:896))
        (PORT ena (1076:1076:1076) (1224:1224:1224))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_tx\|readdata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (920:920:920) (1065:1065:1065))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_translator\|av_readdata_pre\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (896:896:896))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[3\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (606:606:606))
        (PORT datab (692:692:692) (824:824:824))
        (PORT datad (346:346:346) (410:410:410))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (422:422:422))
        (PORT datab (682:682:682) (785:785:785))
        (PORT datac (131:131:131) (172:172:172))
        (PORT datad (328:328:328) (383:383:383))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (897:897:897))
        (PORT ena (434:434:434) (461:461:461))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (820:820:820))
        (PORT datab (670:670:670) (777:777:777))
        (PORT datac (303:303:303) (359:359:359))
        (PORT datad (589:589:589) (688:688:688))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (535:535:535) (616:616:616))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (902:902:902))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (947:947:947))
        (PORT datad (448:448:448) (523:523:523))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (934:934:934))
        (PORT datab (549:549:549) (631:631:631))
        (PORT datad (366:366:366) (429:429:429))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (369:369:369) (421:421:421))
        (PORT sload (969:969:969) (1092:1092:1092))
        (PORT ena (801:801:801) (882:882:882))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (658:658:658))
        (PORT datab (892:892:892) (1055:1055:1055))
        (PORT datad (365:365:365) (438:438:438))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (933:933:933))
        (PORT datab (385:385:385) (454:454:454))
        (PORT datad (528:528:528) (604:604:604))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (241:241:241))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (971:971:971) (1087:1087:1087))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (496:496:496) (557:557:557))
        (PORT sload (969:969:969) (1092:1092:1092))
        (PORT ena (801:801:801) (882:882:882))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (705:705:705))
        (PORT datab (1316:1316:1316) (1532:1532:1532))
        (PORT datad (120:120:120) (160:160:160))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (891:891:891) (994:994:994))
        (PORT sload (961:961:961) (857:857:857))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (904:904:904))
        (PORT asdata (519:519:519) (589:589:589))
        (PORT clrn (887:887:887) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (1106:1106:1106))
        (PORT datab (369:369:369) (429:429:429))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|data_received\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|rx\|data_received\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (900:900:900))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (742:742:742) (808:808:808))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|wire_data_in\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (193:193:193))
        (PORT datac (407:407:407) (500:500:500))
        (PORT datad (124:124:124) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|wire_data_in\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (181:181:181) (220:220:220))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|rx\|wire_data_in\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (897:897:897))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (351:351:351) (386:386:386))
        (PORT sload (688:688:688) (781:781:781))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_rx\|read_mux_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (938:938:938) (1083:1083:1083))
        (PORT datac (117:117:117) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rs232_rx\|readdata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (899:899:899))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (882:882:882) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_translator\|av_readdata_pre\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (910:910:910))
        (PORT asdata (843:843:843) (972:972:972))
        (PORT clrn (893:893:893) (896:896:896))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (155:155:155) (210:210:210))
        (PORT datab (229:229:229) (287:287:287))
        (PORT datac (747:747:747) (860:860:860))
        (PORT datad (234:234:234) (299:299:299))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (372:372:372))
        (PORT datab (731:731:731) (837:837:837))
        (PORT datad (186:186:186) (216:216:216))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_tx\|data_out\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (576:576:576) (669:669:669))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rs232_tx\|data_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (896:896:896))
        (PORT ena (1076:1076:1076) (1224:1224:1224))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_tx\|readdata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (919:919:919) (1064:1064:1064))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_translator\|av_readdata_pre\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (896:896:896))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_options\|readdata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1542:1542:1542) (1766:1766:1766))
        (PORT datad (201:201:201) (247:247:247))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_translator\|av_readdata_pre\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (905:905:905))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (888:888:888) (892:892:892))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_crc\|data_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (910:910:910))
        (PORT asdata (907:907:907) (1023:1023:1023))
        (PORT clrn (893:893:893) (897:897:897))
        (PORT ena (1541:1541:1541) (1727:1727:1727))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|readdata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datac (449:449:449) (528:528:528))
        (PORT datad (1499:1499:1499) (1729:1729:1729))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (896:896:896))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[2\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (646:646:646))
        (PORT datab (791:791:791) (920:920:920))
        (PORT datac (479:479:479) (564:564:564))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[2\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (320:320:320) (384:384:384))
        (PORT datac (977:977:977) (1140:1140:1140))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[2\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (530:530:530))
        (PORT datab (637:637:637) (722:722:722))
        (PORT datac (596:596:596) (696:696:696))
        (PORT datad (410:410:410) (459:459:459))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (902:902:902))
        (PORT ena (948:948:948) (1037:1037:1037))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (184:184:184))
        (PORT datab (707:707:707) (823:823:823))
        (PORT datac (377:377:377) (463:463:463))
        (PORT datad (585:585:585) (680:680:680))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT asdata (1229:1229:1229) (1372:1372:1372))
        (PORT clrn (893:893:893) (896:896:896))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_payload\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (362:362:362) (436:436:436))
        (PORT datad (655:655:655) (768:768:768))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datac (204:204:204) (258:258:258))
        (PORT datad (495:495:495) (567:567:567))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|td_shift\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (924:924:924))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (897:897:897) (991:991:991))
        (PORT sclr (876:876:876) (824:824:824))
        (PORT ena (645:645:645) (701:701:701))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|read_req)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (926:926:926))
        (PORT asdata (541:541:541) (614:614:614))
        (PORT clrn (1063:1063:1063) (1181:1181:1181))
        (PORT ena (586:586:586) (622:622:622))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|read\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|read\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|read)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (926:926:926))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1063:1063:1063) (1181:1181:1181))
        (PORT ena (586:586:586) (622:622:622))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|read1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (368:368:368) (437:437:437))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|read1)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (891:891:891) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|read2)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (916:916:916))
        (PORT asdata (302:302:302) (345:345:345))
        (PORT clrn (891:891:891) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rvalid0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (449:449:449))
        (PORT datab (140:140:140) (192:192:192))
        (PORT datad (519:519:519) (613:613:613))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rvalid0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (93:93:93) (116:116:116))
        (PORT datad (128:128:128) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rvalid0)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (891:891:891) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|rvalid0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (192:192:192))
        (PORT datad (127:127:127) (169:169:169))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|r_ena1)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (891:891:891) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (382:382:382))
        (PORT datab (239:239:239) (298:298:298))
        (PORT datac (202:202:202) (259:259:259))
        (PORT datad (209:209:209) (258:258:258))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (319:319:319))
        (PORT datab (924:924:924) (1083:1083:1083))
        (PORT datac (318:318:318) (383:383:383))
        (PORT datad (220:220:220) (273:273:273))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (579:579:579))
        (PORT datab (285:285:285) (329:329:329))
        (PORT datad (132:132:132) (171:171:171))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_non_empty)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (884:884:884) (888:888:888))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|r_val\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (268:268:268))
        (PORT datab (140:140:140) (191:191:191))
        (PORT datac (876:876:876) (996:996:996))
        (PORT datad (129:129:129) (170:170:170))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (470:470:470) (564:564:564))
        (PORT datad (911:911:911) (1059:1059:1059))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (884:884:884) (888:888:888))
        (PORT ena (488:488:488) (524:524:524))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (272:272:272))
        (PORT datab (388:388:388) (473:473:473))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (200:200:200))
        (PORT datab (389:389:389) (474:474:474))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (884:884:884) (888:888:888))
        (PORT ena (488:488:488) (524:524:524))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (884:884:884) (888:888:888))
        (PORT ena (488:488:488) (524:524:524))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (406:406:406))
        (PORT datab (239:239:239) (298:298:298))
        (PORT datac (201:201:201) (259:259:259))
        (PORT datad (220:220:220) (273:273:273))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (724:724:724))
        (PORT datab (239:239:239) (298:298:298))
        (PORT datac (468:468:468) (561:561:561))
        (PORT datad (210:210:210) (260:260:260))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (679:679:679))
        (PORT datab (927:927:927) (1086:1086:1086))
        (PORT datad (93:93:93) (110:110:110))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|b_full)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (884:884:884) (888:888:888))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|fifo_wr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (222:222:222))
        (PORT datac (375:375:375) (457:457:457))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|fifo_wr)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (905:905:905))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (881:881:881) (885:885:885))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_w\|wfifo\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (884:884:884) (888:888:888))
        (PORT ena (488:488:488) (524:524:524))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (625:625:625) (697:697:697))
        (PORT clrn (884:884:884) (888:888:888))
        (PORT sload (971:971:971) (1099:1099:1099))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[17\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (759:759:759))
        (PORT datab (618:618:618) (716:716:716))
        (PORT datac (779:779:779) (893:893:893))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[17\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (351:351:351))
        (PORT datab (515:515:515) (601:601:601))
        (PORT datac (854:854:854) (994:994:994))
        (PORT datad (349:349:349) (419:419:419))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[17\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (128:128:128) (160:160:160))
        (PORT datac (100:100:100) (127:127:127))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (896:896:896))
        (PORT ena (1085:1085:1085) (1196:1196:1196))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[13\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1385:1385:1385) (1579:1579:1579))
        (PORT datab (216:216:216) (259:259:259))
        (PORT datad (396:396:396) (460:460:460))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[11\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datad (217:217:217) (268:268:268))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (478:478:478) (516:516:516))
        (PORT clrn (899:899:899) (903:903:903))
        (PORT sload (1084:1084:1084) (1216:1216:1216))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[13\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (PORT datab (978:978:978) (1133:1133:1133))
        (PORT datac (911:911:911) (1056:1056:1056))
        (PORT datad (316:316:316) (379:379:379))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[13\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (387:387:387))
        (PORT datab (505:505:505) (602:602:602))
        (PORT datad (336:336:336) (392:392:392))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (926:926:926))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (651:651:651) (733:733:733))
        (PORT clrn (899:899:899) (906:906:906))
        (PORT sclr (818:818:818) (938:938:938))
        (PORT sload (831:831:831) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (415:415:415))
        (PORT datab (147:147:147) (198:198:198))
        (PORT datac (209:209:209) (252:252:252))
        (PORT datad (142:142:142) (185:185:185))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|always1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (512:512:512))
        (PORT datab (512:512:512) (597:597:597))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (348:348:348) (405:405:405))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (120:120:120) (152:152:152))
        (PORT datab (543:543:543) (636:636:636))
        (PORT datac (510:510:510) (595:595:595))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (897:897:897))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|arb\|grant\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (191:191:191))
        (PORT datab (529:529:529) (616:616:616))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|arb\|grant\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (450:450:450))
        (PORT datab (539:539:539) (632:632:632))
        (PORT datac (160:160:160) (187:187:187))
        (PORT datad (486:486:486) (571:571:571))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (296:296:296) (347:347:347))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (897:897:897))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|arb\|grant\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (PORT datab (530:530:530) (616:616:616))
        (PORT datad (521:521:521) (608:608:608))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (910:910:910))
        (PORT asdata (338:338:338) (363:363:363))
        (PORT clrn (893:893:893) (897:897:897))
        (PORT ena (423:423:423) (442:442:442))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|src_data\[53\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (543:543:543))
        (PORT datab (159:159:159) (216:216:216))
        (PORT datac (450:450:450) (520:520:520))
        (PORT datad (141:141:141) (184:184:184))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (159:159:159) (214:214:214))
        (PORT datad (187:187:187) (218:218:218))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (146:146:146))
        (PORT datab (199:199:199) (240:240:240))
        (PORT datac (1163:1163:1163) (1386:1386:1386))
        (PORT datad (190:190:190) (225:225:225))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (141:141:141))
        (PORT datad (149:149:149) (192:192:192))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (897:897:897))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (125:125:125) (170:170:170))
        (PORT datad (135:135:135) (179:179:179))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_agent_rsp_fifo\|mem\[0\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT asdata (270:270:270) (290:290:290))
        (PORT clrn (893:893:893) (897:897:897))
        (PORT ena (424:424:424) (456:456:456))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_003\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (129:129:129) (179:179:179))
        (PORT datad (134:134:134) (178:178:178))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (706:706:706))
        (PORT datab (638:638:638) (731:731:731))
        (PORT datac (1205:1205:1205) (1379:1379:1379))
        (PORT datad (882:882:882) (1021:1021:1021))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (291:291:291))
        (PORT datab (234:234:234) (291:291:291))
        (PORT datac (232:232:232) (293:293:293))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (467:467:467))
        (PORT datac (380:380:380) (453:453:453))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal6\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (788:788:788))
        (PORT datab (347:347:347) (409:409:409))
        (PORT datac (396:396:396) (479:479:479))
        (PORT datad (328:328:328) (386:386:386))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal7\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (410:410:410) (508:508:508))
        (PORT datad (603:603:603) (696:696:696))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|src_channel\[7\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (415:415:415))
        (PORT datab (514:514:514) (595:595:595))
        (PORT datac (353:353:353) (419:419:419))
        (PORT datad (108:108:108) (127:127:127))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (495:495:495))
        (PORT datab (414:414:414) (502:502:502))
        (PORT datac (398:398:398) (483:483:483))
        (PORT datad (648:648:648) (764:764:764))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (420:420:420))
        (PORT datab (418:418:418) (501:501:501))
        (PORT datac (160:160:160) (186:186:186))
        (PORT datad (386:386:386) (474:474:474))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (494:494:494))
        (PORT datab (415:415:415) (498:498:498))
        (PORT datac (398:398:398) (483:483:483))
        (PORT datad (649:649:649) (765:765:765))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (420:420:420))
        (PORT datab (399:399:399) (496:496:496))
        (PORT datac (397:397:397) (480:480:480))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|src_channel\[7\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (405:405:405))
        (PORT datab (354:354:354) (422:422:422))
        (PORT datac (348:348:348) (409:409:409))
        (PORT datad (105:105:105) (124:124:124))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|src_channel\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (506:506:506))
        (PORT datab (419:419:419) (503:503:503))
        (PORT datac (384:384:384) (475:475:475))
        (PORT datad (387:387:387) (475:475:475))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|src_channel\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (787:787:787))
        (PORT datab (348:348:348) (409:409:409))
        (PORT datac (396:396:396) (480:480:480))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|src_channel\[7\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (334:334:334) (395:395:395))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|src1_valid\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (162:162:162) (213:213:213))
        (PORT datac (150:150:150) (197:197:197))
        (PORT datad (141:141:141) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (500:500:500))
        (PORT datac (383:383:383) (463:463:463))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (830:830:830) (966:966:966))
        (PORT datac (490:490:490) (562:562:562))
        (PORT datad (591:591:591) (696:696:696))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (435:435:435))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datac (509:509:509) (595:595:595))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (502:502:502))
        (PORT datac (508:508:508) (593:593:593))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (430:430:430))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datac (393:393:393) (473:473:473))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal11\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (497:497:497))
        (PORT datab (526:526:526) (613:613:613))
        (PORT datac (489:489:489) (561:561:561))
        (PORT datad (590:590:590) (695:695:695))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal11\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (545:545:545) (639:639:639))
        (PORT datad (563:563:563) (658:658:658))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal11\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (628:628:628))
        (PORT datab (355:355:355) (418:418:418))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (665:665:665) (770:770:770))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|src_channel\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (442:442:442))
        (PORT datab (371:371:371) (443:443:443))
        (PORT datac (458:458:458) (535:535:535))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|src_channel\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (645:645:645))
        (PORT datab (502:502:502) (583:583:583))
        (PORT datac (356:356:356) (425:425:425))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (897:897:897))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|arb\|grant\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (357:357:357) (421:421:421))
        (PORT datac (119:119:119) (160:160:160))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|arb\|grant\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1006:1006:1006) (1164:1164:1164))
        (PORT datab (525:525:525) (638:638:638))
        (PORT datac (374:374:374) (444:444:444))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (897:897:897))
        (PORT ena (658:658:658) (707:707:707))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (436:436:436))
        (PORT datab (704:704:704) (814:814:814))
        (PORT datac (375:375:375) (455:455:455))
        (PORT datad (373:373:373) (450:450:450))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_agent\|m0_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (652:652:652))
        (PORT datab (635:635:635) (764:764:764))
        (PORT datac (373:373:373) (453:453:453))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (113:113:113) (149:149:149))
        (PORT datab (223:223:223) (265:265:265))
        (PORT datac (1360:1360:1360) (1608:1608:1608))
        (PORT datad (110:110:110) (129:129:129))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_translator\|wait_latency_counter\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (151:151:151))
        (PORT datac (1357:1357:1357) (1604:1604:1604))
        (PORT datad (108:108:108) (127:127:127))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (151:151:151))
        (PORT datab (115:115:115) (148:148:148))
        (PORT datad (174:174:174) (197:197:197))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (888:888:888) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (152:152:152))
        (PORT datab (138:138:138) (189:189:189))
        (PORT datac (472:472:472) (576:576:576))
        (PORT datad (120:120:120) (139:139:139))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_agent\|cp_ready)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1376:1376:1376) (1623:1623:1623))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (471:471:471) (575:575:575))
        (PORT datad (133:133:133) (178:178:178))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_translator\|read_latency_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (406:406:406))
        (PORT datad (142:142:142) (185:185:185))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (900:900:900))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (205:205:205))
        (PORT datab (144:144:144) (198:198:198))
        (PORT datad (143:143:143) (186:186:186))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (416:416:416))
        (PORT datab (192:192:192) (229:229:229))
        (PORT datac (93:93:93) (115:115:115))
        (PORT datad (343:343:343) (393:393:393))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (900:900:900))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (406:406:406))
        (PORT datab (141:141:141) (195:195:195))
        (PORT datad (134:134:134) (180:180:180))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (900:900:900))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_agent\|m0_write\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (433:433:433))
        (PORT datab (706:706:706) (816:816:816))
        (PORT datac (471:471:471) (576:576:576))
        (PORT datad (374:374:374) (452:452:452))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_translator\|wait_latency_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (113:113:113) (149:149:149))
        (PORT datab (142:142:142) (196:196:196))
        (PORT datac (102:102:102) (129:129:129))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_translator\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (197:197:197))
        (PORT datad (126:126:126) (166:166:166))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (150:150:150))
        (PORT datab (116:116:116) (145:145:145))
        (PORT datac (101:101:101) (128:128:128))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (888:888:888) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (480:480:480))
        (PORT datab (147:147:147) (201:201:201))
        (PORT datac (1355:1355:1355) (1601:1601:1601))
        (PORT datad (374:374:374) (452:452:452))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datac (474:474:474) (579:579:579))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (104:104:104) (122:122:122))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (888:888:888) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|update_grant\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (164:164:164))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (94:94:94) (117:117:117))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1005:1005:1005) (1163:1163:1163))
        (PORT datab (353:353:353) (410:410:410))
        (PORT datad (343:343:343) (401:401:401))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (897:897:897))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|arb\|grant\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1005:1005:1005) (1163:1163:1163))
        (PORT datab (362:362:362) (426:426:426))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (910:910:910))
        (PORT asdata (336:336:336) (365:365:365))
        (PORT clrn (893:893:893) (897:897:897))
        (PORT ena (658:658:658) (707:707:707))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_007\|src_data\[53\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (937:937:937))
        (PORT datab (507:507:507) (601:601:601))
        (PORT datac (378:378:378) (458:458:458))
        (PORT datad (375:375:375) (453:453:453))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_agent_rsp_fifo\|mem\[1\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (900:900:900))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (192:192:192) (229:229:229))
        (PORT datad (142:142:142) (185:185:185))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (197:197:197))
        (PORT datad (134:134:134) (178:178:178))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_agent_rsp_fifo\|mem\[0\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (921:921:921))
        (PORT asdata (266:266:266) (286:286:286))
        (PORT clrn (894:894:894) (900:900:900))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_agent_rsp_fifo\|mem\[1\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (900:900:900))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (156:156:156) (209:209:209))
        (PORT datad (368:368:368) (445:445:445))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_agent_rsp_fifo\|mem\[0\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (921:921:921))
        (PORT asdata (270:270:270) (290:290:290))
        (PORT clrn (894:894:894) (900:900:900))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_007\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (179:179:179))
        (PORT datad (133:133:133) (177:177:177))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_agent_rsp_fifo\|mem\[1\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (922:922:922))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (895:895:895) (902:902:902))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (285:285:285))
        (PORT datab (201:201:201) (241:241:241))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_agent_rsp_fifo\|mem\[0\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (922:922:922))
        (PORT asdata (269:269:269) (289:289:289))
        (PORT clrn (895:895:895) (902:902:902))
        (PORT ena (426:426:426) (456:456:456))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_005\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (179:179:179))
        (PORT datad (134:134:134) (178:178:178))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (782:782:782))
        (PORT datab (496:496:496) (581:581:581))
        (PORT datac (599:599:599) (681:681:681))
        (PORT datad (580:580:580) (655:655:655))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_aligning_data_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (152:152:152))
        (PORT datab (519:519:519) (615:615:615))
        (PORT datac (673:673:673) (768:768:768))
        (PORT datad (98:98:98) (119:119:119))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_mem32\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (493:493:493))
        (PORT datab (1168:1168:1168) (1390:1390:1390))
        (PORT datac (418:418:418) (513:513:513))
        (PORT datad (941:941:941) (1094:1094:1094))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_aligning_data_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (727:727:727))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datac (133:133:133) (177:177:177))
        (PORT datad (308:308:308) (371:371:371))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_aligning_data_nxt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (877:877:877))
        (PORT datab (376:376:376) (447:447:447))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_aligning_data)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (907:907:907))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (651:651:651) (761:761:761))
        (PORT datad (758:758:758) (875:875:875))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (555:555:555))
        (PORT datab (114:114:114) (147:147:147))
        (PORT datac (453:453:453) (530:530:530))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (110:110:110))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (177:177:177))
        (PORT datab (116:116:116) (149:149:149))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (525:525:525) (571:571:571))
        (PORT sload (961:961:961) (857:857:857))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT asdata (523:523:523) (589:589:589))
        (PORT clrn (892:892:892) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (802:802:802))
        (PORT datac (469:469:469) (536:536:536))
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (904:904:904))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (887:887:887) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (625:625:625))
        (PORT datab (1105:1105:1105) (1265:1265:1265))
        (PORT datad (375:375:375) (454:454:454))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|data_received\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|rx\|data_received\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (900:900:900))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (742:742:742) (808:808:808))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|wire_data_in\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (193:193:193))
        (PORT datac (410:410:410) (503:503:503))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|wire_data_in\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (181:181:181) (209:209:209))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|rx\|wire_data_in\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (897:897:897))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (342:342:342) (372:372:372))
        (PORT sload (688:688:688) (781:781:781))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_rx\|read_mux_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (851:851:851))
        (PORT datad (623:623:623) (717:717:717))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rs232_rx\|readdata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (896:896:896))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT asdata (541:541:541) (611:611:611))
        (PORT clrn (898:898:898) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (1128:1128:1128))
        (PORT datab (756:756:756) (859:859:859))
        (PORT datad (430:430:430) (485:485:485))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (470:470:470) (538:538:538))
        (PORT datad (359:359:359) (427:427:427))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|arb\|top_priority_reg\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (90:90:90) (112:112:112))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src10_valid\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (411:411:411))
        (PORT datac (458:458:458) (535:535:535))
        (PORT datad (679:679:679) (798:798:798))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (105:105:105) (122:122:122))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (898:898:898))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|saved_grant\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (161:161:161) (187:187:187))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (897:897:897))
        (PORT ena (609:609:609) (646:646:646))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (150:150:150))
        (PORT datab (250:250:250) (319:319:319))
        (PORT datac (339:339:339) (415:415:415))
        (PORT datad (323:323:323) (368:368:368))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_config\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (467:467:467))
        (PORT datab (124:124:124) (157:157:157))
        (PORT datac (664:664:664) (766:766:766))
        (PORT datad (230:230:230) (292:292:292))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|src_data\[53\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (400:400:400))
        (PORT datab (333:333:333) (393:393:393))
        (PORT datac (338:338:338) (414:414:414))
        (PORT datad (229:229:229) (291:291:291))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1312:1312:1312) (1548:1548:1548))
        (PORT datab (179:179:179) (220:220:220))
        (PORT datac (663:663:663) (765:765:765))
        (PORT datad (224:224:224) (287:287:287))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_translator\|wait_latency_counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (473:473:473))
        (PORT datab (128:128:128) (160:160:160))
        (PORT datac (89:89:89) (111:111:111))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (119:119:119) (156:156:156))
        (PORT datab (140:140:140) (192:192:192))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (898:898:898))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (155:155:155))
        (PORT datab (140:140:140) (192:192:192))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (898:898:898))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1308:1308:1308) (1543:1543:1543))
        (PORT datab (139:139:139) (191:191:191))
        (PORT datac (125:125:125) (170:170:170))
        (PORT datad (105:105:105) (130:130:130))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (420:420:420))
        (PORT datab (162:162:162) (218:218:218))
        (PORT datac (329:329:329) (376:376:376))
        (PORT datad (339:339:339) (395:395:395))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (902:902:902))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (425:425:425))
        (PORT datab (346:346:346) (400:400:400))
        (PORT datac (345:345:345) (395:395:395))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_agent_rsp_fifo\|mem_used\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (209:209:209))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datad (151:151:151) (196:196:196))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (902:902:902))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (136:136:136) (187:187:187))
        (PORT datad (135:135:135) (180:180:180))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (143:143:143))
        (PORT datab (343:343:343) (397:397:397))
        (PORT datac (347:347:347) (397:397:397))
        (PORT datad (338:338:338) (395:395:395))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (206:206:206))
        (PORT datab (138:138:138) (188:188:188))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (902:902:902))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (471:471:471))
        (PORT datac (337:337:337) (413:413:413))
        (PORT datad (227:227:227) (289:289:289))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (109:109:109) (134:134:134))
        (PORT datad (107:107:107) (126:126:126))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|arb\|top_priority_reg\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (430:430:430))
        (PORT datab (515:515:515) (593:593:593))
        (PORT datac (291:291:291) (328:328:328))
        (PORT datad (349:349:349) (410:410:410))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (897:897:897))
        (PORT ena (420:420:420) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (244:244:244))
        (PORT datab (138:138:138) (188:188:188))
        (PORT datad (346:346:346) (403:403:403))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (897:897:897))
        (PORT ena (420:420:420) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (244:244:244))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (123:123:123) (166:166:166))
        (PORT datad (346:346:346) (403:403:403))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_010\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (897:897:897))
        (PORT ena (609:609:609) (646:646:646))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_config\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (435:435:435))
        (PORT datab (792:792:792) (940:940:940))
        (PORT datac (822:822:822) (952:952:952))
        (PORT datad (226:226:226) (288:288:288))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_config\|data_out\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (520:520:520) (611:611:611))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_config\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (119:119:119) (157:157:157))
        (PORT datab (120:120:120) (150:150:150))
        (PORT datac (126:126:126) (172:172:172))
        (PORT datad (128:128:128) (170:170:170))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_config\|data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (907:907:907))
        (PORT ena (931:931:931) (1024:1024:1024))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_config\|readdata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT datab (479:479:479) (554:554:554))
        (PORT datad (364:364:364) (441:441:441))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (902:902:902))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_agent_rsp_fifo\|mem\[1\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (902:902:902))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (167:167:167) (223:223:223))
        (PORT datad (340:340:340) (397:397:397))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_agent_rsp_fifo\|mem\[0\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT asdata (267:267:267) (286:286:286))
        (PORT clrn (898:898:898) (902:902:902))
        (PORT ena (428:428:428) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_agent_rsp_fifo\|mem\[1\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (902:902:902))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (161:161:161) (217:217:217))
        (PORT datad (357:357:357) (429:429:429))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_agent_rsp_fifo\|mem\[0\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT asdata (269:269:269) (289:289:289))
        (PORT clrn (898:898:898) (902:902:902))
        (PORT ena (428:428:428) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_010\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (180:180:180))
        (PORT datad (137:137:137) (180:180:180))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|data_out\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (726:726:726) (849:849:849))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_crc\|data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (901:901:901))
        (PORT ena (1078:1078:1078) (1195:1195:1195))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|readdata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1418:1418:1418) (1663:1663:1663))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (595:595:595))
        (PORT datab (209:209:209) (267:267:267))
        (PORT datac (435:435:435) (500:500:500))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rs232_tx\|data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT asdata (381:381:381) (437:437:437))
        (PORT clrn (893:893:893) (896:896:896))
        (PORT ena (1076:1076:1076) (1224:1224:1224))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_tx\|readdata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT datac (922:922:922) (1068:1068:1068))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (896:896:896))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rx_options\|data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (904:904:904))
        (PORT asdata (651:651:651) (739:739:739))
        (PORT clrn (887:887:887) (891:891:891))
        (PORT ena (1582:1582:1582) (1739:1739:1739))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_options\|readdata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1543:1543:1543) (1766:1766:1766))
        (PORT datad (219:219:219) (265:265:265))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_translator\|av_readdata_pre\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (905:905:905))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (888:888:888) (892:892:892))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (598:598:598))
        (PORT datab (532:532:532) (622:622:622))
        (PORT datac (686:686:686) (823:823:823))
        (PORT datad (682:682:682) (800:800:800))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (375:375:375))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (92:92:92) (115:115:115))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[1\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (662:662:662))
        (PORT datab (487:487:487) (568:568:568))
        (PORT datac (479:479:479) (557:557:557))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (897:897:897))
        (PORT ena (434:434:434) (461:461:461))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (576:576:576))
        (PORT datab (550:550:550) (668:668:668))
        (PORT datac (596:596:596) (696:696:696))
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[26\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (659:659:659))
        (PORT datab (637:637:637) (737:737:737))
        (PORT datad (167:167:167) (200:200:200))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (903:903:903) (1035:1035:1035))
        (PORT clrn (894:894:894) (897:897:897))
        (PORT sload (640:640:640) (707:707:707))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|data_out\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (128:128:128) (169:169:169))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_crc\|data_out\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (897:897:897))
        (PORT ena (1059:1059:1059) (1176:1176:1176))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|readdata\[26\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1218:1218:1218) (1420:1420:1420))
        (PORT datac (118:118:118) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (897:897:897))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[26\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (585:585:585))
        (PORT datab (218:218:218) (260:260:260))
        (PORT datac (482:482:482) (547:547:547))
        (PORT datad (919:919:919) (1094:1094:1094))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[26\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (637:637:637))
        (PORT datab (299:299:299) (351:351:351))
        (PORT datac (350:350:350) (419:419:419))
        (PORT datad (213:213:213) (265:265:265))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (901:901:901))
        (PORT ena (1228:1228:1228) (1354:1354:1354))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[10\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (791:791:791))
        (PORT datab (632:632:632) (756:756:756))
        (PORT datac (655:655:655) (766:766:766))
        (PORT datad (400:400:400) (454:454:454))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (535:535:535) (650:650:650))
        (PORT datad (475:475:475) (558:558:558))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[10\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (587:587:587))
        (PORT datab (379:379:379) (467:467:467))
        (PORT datac (517:517:517) (622:622:622))
        (PORT datad (503:503:503) (596:596:596))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[10\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (516:516:516))
        (PORT datab (502:502:502) (600:600:600))
        (PORT datad (316:316:316) (366:366:366))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (926:926:926))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (780:780:780) (883:883:883))
        (PORT clrn (899:899:899) (906:906:906))
        (PORT sclr (818:818:818) (938:938:938))
        (PORT sload (831:831:831) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[46\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (755:755:755))
        (PORT datab (751:751:751) (891:891:891))
        (PORT datac (879:879:879) (1043:1043:1043))
        (PORT datad (625:625:625) (728:728:728))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[28\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (996:996:996))
        (PORT datab (563:563:563) (641:641:641))
        (PORT datac (483:483:483) (558:558:558))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[28\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (347:347:347))
        (PORT datab (761:761:761) (883:883:883))
        (PORT datac (354:354:354) (424:424:424))
        (PORT datad (223:223:223) (277:277:277))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (901:901:901))
        (PORT ena (1228:1228:1228) (1354:1354:1354))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[0\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (740:740:740))
        (PORT datab (746:746:746) (884:884:884))
        (PORT datac (685:685:685) (795:795:795))
        (PORT datad (186:186:186) (216:216:216))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (896:896:896) (899:899:899))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_mem_byte_en\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (710:710:710))
        (PORT datab (135:135:135) (169:169:169))
        (PORT datac (305:305:305) (354:354:354))
        (PORT datad (580:580:580) (666:666:666))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_byteenable\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (897:897:897))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[32\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (828:828:828))
        (PORT datac (512:512:512) (608:608:608))
        (PORT datad (703:703:703) (826:826:826))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|byteenable\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_byteenable\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (717:717:717) (844:844:844))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (544:544:544))
        (PORT datac (688:688:688) (827:827:827))
        (PORT datad (351:351:351) (408:408:408))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (916:916:916))
        (PORT asdata (295:295:295) (335:335:335))
        (PORT clrn (890:890:890) (894:894:894))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[22\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (702:702:702))
        (PORT datab (131:131:131) (178:178:178))
        (PORT datac (659:659:659) (757:757:757))
        (PORT datad (532:532:532) (623:623:623))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[22\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (940:940:940) (1118:1118:1118))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datac (484:484:484) (549:549:549))
        (PORT datad (339:339:339) (387:387:387))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[22\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (458:458:458) (526:526:526))
        (PORT datac (518:518:518) (620:620:620))
        (PORT datad (400:400:400) (452:452:452))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (901:901:901))
        (PORT ena (1228:1228:1228) (1354:1354:1354))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[27\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (592:592:592))
        (PORT datab (581:581:581) (667:667:667))
        (PORT datad (436:436:436) (495:495:495))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1126:1126:1126) (1259:1259:1259))
        (PORT clrn (894:894:894) (897:897:897))
        (PORT sload (433:433:433) (479:479:479))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_crc\|data_out\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT asdata (673:673:673) (760:760:760))
        (PORT clrn (892:892:892) (895:895:895))
        (PORT ena (1390:1390:1390) (1556:1556:1556))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|readdata\[27\])
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (180:180:180))
        (PORT datac (1054:1054:1054) (1237:1237:1237))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (892:892:892) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[27\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (941:941:941) (1121:1121:1121))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datac (483:483:483) (548:548:548))
        (PORT datad (198:198:198) (235:235:235))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[27\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (639:639:639))
        (PORT datab (300:300:300) (349:349:349))
        (PORT datac (352:352:352) (421:421:421))
        (PORT datad (640:640:640) (747:747:747))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (901:901:901))
        (PORT ena (1228:1228:1228) (1354:1354:1354))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\[1\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (730:730:730))
        (PORT datab (719:719:719) (838:838:838))
        (PORT datac (187:187:187) (218:218:218))
        (PORT datad (725:725:725) (849:849:849))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (896:896:896) (899:899:899))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_mem_byte_en\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (708:708:708))
        (PORT datab (137:137:137) (172:172:172))
        (PORT datac (310:310:310) (361:361:361))
        (PORT datad (585:585:585) (672:672:672))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_byteenable\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (897:897:897))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[33\])
    (DELAY
      (ABSOLUTE
        (PORT datab (533:533:533) (632:632:632))
        (PORT datac (829:829:829) (982:982:982))
        (PORT datad (348:348:348) (421:421:421))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|byteenable\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_byteenable\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (553:553:553) (657:657:657))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (642:642:642))
        (PORT datab (489:489:489) (563:563:563))
        (PORT datac (354:354:354) (435:435:435))
        (PORT datad (866:866:866) (1011:1011:1011))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (985:985:985) (1106:1106:1106))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (517:517:517))
        (PORT datab (570:570:570) (691:691:691))
        (PORT datac (316:316:316) (384:384:384))
        (PORT datad (530:530:530) (639:639:639))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (728:728:728) (802:802:802))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (607:607:607))
        (PORT datab (844:844:844) (981:981:981))
        (PORT datad (194:194:194) (242:242:242))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (622:622:622))
        (PORT datab (662:662:662) (766:766:766))
        (PORT datac (360:360:360) (423:423:423))
        (PORT datad (161:161:161) (187:187:187))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (924:924:924))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (651:651:651) (712:712:712))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (815:815:815) (894:894:894))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (195:195:195))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (601:601:601))
        (PORT datab (405:405:405) (481:481:481))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (662:662:662) (719:719:719))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (273:273:273))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (191:191:191))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (273:273:273))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (213:213:213))
        (PORT datac (366:366:366) (430:430:430))
        (PORT datad (666:666:666) (783:783:783))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (693:693:693) (768:768:768))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_addr\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (613:613:613))
        (PORT datac (154:154:154) (208:208:208))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (617:617:617))
        (PORT datab (374:374:374) (459:459:459))
        (PORT datac (521:521:521) (622:622:622))
        (PORT datad (290:290:290) (325:325:325))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (985:985:985) (1106:1106:1106))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (271:271:271))
        (PORT datab (558:558:558) (667:667:667))
        (PORT datad (356:356:356) (427:427:427))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (436:436:436))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (122:122:122) (167:167:167))
        (PORT datad (339:339:339) (391:391:391))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (636:636:636) (695:695:695))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (566:566:566) (619:619:619))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (191:191:191))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (642:642:642))
        (PORT datab (407:407:407) (483:483:483))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (662:662:662) (719:719:719))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (192:192:192))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (407:407:407) (484:484:484))
        (PORT datac (644:644:644) (748:748:748))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (662:662:662) (719:719:719))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonARegAddrInc\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_rd\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (574:574:574))
        (PORT datab (198:198:198) (238:238:238))
        (PORT datac (120:120:120) (162:162:162))
        (PORT datad (376:376:376) (455:455:455))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_rd\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (446:446:446))
        (PORT datab (107:107:107) (136:136:136))
        (PORT datac (366:366:366) (430:430:430))
        (PORT datad (755:755:755) (898:898:898))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_rd)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_rd_d1)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT asdata (297:297:297) (337:337:337))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (638:638:638))
        (PORT datab (363:363:363) (421:421:421))
        (PORT datac (362:362:362) (445:445:445))
        (PORT datad (515:515:515) (609:609:609))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (852:852:852) (944:944:944))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (526:526:526))
        (PORT datab (575:575:575) (697:697:697))
        (PORT datac (330:330:330) (387:387:387))
        (PORT datad (521:521:521) (628:628:628))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (728:728:728) (802:802:802))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (619:619:619))
        (PORT datab (838:838:838) (979:979:979))
        (PORT datac (286:286:286) (341:341:341))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (447:447:447))
        (PORT datab (663:663:663) (767:767:767))
        (PORT datac (131:131:131) (173:173:173))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (924:924:924))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (651:651:651) (712:712:712))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (292:292:292) (352:352:352))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (696:696:696) (770:770:770))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|resetlatch\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (191:191:191))
        (PORT datab (684:684:684) (804:804:804))
        (PORT datad (483:483:483) (552:552:552))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|resetlatch)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (433:433:433))
        (PORT datab (236:236:236) (305:305:305))
        (PORT datac (452:452:452) (517:517:517))
        (PORT datad (462:462:462) (545:545:545))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (636:636:636) (695:695:695))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (908:908:908))
        (PORT asdata (302:302:302) (344:344:344))
        (PORT ena (566:566:566) (619:619:619))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (630:630:630))
        (PORT datab (510:510:510) (598:598:598))
        (PORT datac (353:353:353) (402:402:402))
        (PORT datad (378:378:378) (467:467:467))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (810:810:810) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (477:477:477))
        (PORT datab (306:306:306) (395:395:395))
        (PORT datac (743:743:743) (883:883:883))
        (PORT datad (514:514:514) (613:613:613))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (692:692:692) (761:761:761))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[31\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (798:798:798))
        (PORT datab (610:610:610) (705:705:705))
        (PORT datac (329:329:329) (390:390:390))
        (PORT datad (494:494:494) (579:579:579))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[31\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (605:605:605))
        (PORT datab (213:213:213) (255:255:255))
        (PORT datac (318:318:318) (386:386:386))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (908:908:908) (969:969:969))
        (PORT clk (1096:1096:1096) (1113:1113:1113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1115:1115:1115))
        (PORT d[0] (1192:1192:1192) (1262:1262:1262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1116:1116:1116))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (168:168:168) (196:196:196))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1116:1116:1116))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (532:532:532) (599:599:599))
        (PORT sload (624:624:624) (690:690:690))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (513:513:513))
        (PORT datab (567:567:567) (688:688:688))
        (PORT datac (651:651:651) (766:766:766))
        (PORT datad (535:535:535) (645:645:645))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1116:1116:1116))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1116:1116:1116))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (728:728:728) (802:802:802))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (391:391:391))
        (PORT datab (557:557:557) (666:666:666))
        (PORT datad (547:547:547) (652:652:652))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (438:438:438))
        (PORT datab (347:347:347) (404:404:404))
        (PORT datac (328:328:328) (399:399:399))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1906:1906:1906) (2184:2184:2184))
        (PORT d[1] (1727:1727:1727) (1965:1965:1965))
        (PORT d[2] (1319:1319:1319) (1490:1490:1490))
        (PORT d[3] (1076:1076:1076) (1251:1251:1251))
        (PORT d[4] (903:903:903) (1042:1042:1042))
        (PORT d[5] (1245:1245:1245) (1426:1426:1426))
        (PORT d[6] (1248:1248:1248) (1493:1493:1493))
        (PORT d[7] (1350:1350:1350) (1542:1542:1542))
        (PORT d[8] (1384:1384:1384) (1640:1640:1640))
        (PORT d[9] (987:987:987) (1151:1151:1151))
        (PORT d[10] (891:891:891) (1028:1028:1028))
        (PORT d[11] (1458:1458:1458) (1689:1689:1689))
        (PORT d[12] (1828:1828:1828) (2132:2132:2132))
        (PORT clk (1062:1062:1062) (1083:1083:1083))
        (PORT ena (2240:2240:2240) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1062:1062:1062) (1083:1083:1083))
        (PORT d[0] (2240:2240:2240) (2487:2487:2487))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (636:636:636) (695:695:695))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1084:1084:1084))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1084:1084:1084))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (566:566:566) (619:619:619))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (496:496:496) (606:606:606))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (387:387:387) (457:457:457))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (662:662:662) (719:719:719))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_addr\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (866:866:866))
        (PORT datac (977:977:977) (1137:1137:1137))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1084:1084:1084))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|decode2\|w_anode57w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (175:175:175) (231:231:231))
        (PORT datad (136:136:136) (176:176:176))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (629:629:629))
        (PORT datab (380:380:380) (466:466:466))
        (PORT datac (581:581:581) (700:700:700))
        (PORT datad (729:729:729) (852:852:852))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (807:807:807) (909:909:909))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (479:479:479))
        (PORT datab (498:498:498) (594:594:594))
        (PORT datac (290:290:290) (379:379:379))
        (PORT datad (526:526:526) (626:626:626))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (692:692:692) (761:761:761))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (632:632:632))
        (PORT datab (557:557:557) (667:667:667))
        (PORT datad (183:183:183) (227:227:227))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (435:435:435))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (334:334:334) (384:384:384))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (636:636:636) (695:695:695))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (908:908:908))
        (PORT asdata (377:377:377) (420:420:420))
        (PORT ena (566:566:566) (619:619:619))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (592:592:592) (696:696:696))
        (PORT clk (1092:1092:1092) (1110:1110:1110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2419:2419:2419) (2750:2750:2750))
        (PORT d[1] (1633:1633:1633) (1925:1925:1925))
        (PORT d[2] (1175:1175:1175) (1349:1349:1349))
        (PORT d[3] (1589:1589:1589) (1865:1865:1865))
        (PORT d[4] (2139:2139:2139) (2420:2420:2420))
        (PORT d[5] (2640:2640:2640) (3027:3027:3027))
        (PORT d[6] (2216:2216:2216) (2552:2552:2552))
        (PORT d[7] (2118:2118:2118) (2410:2410:2410))
        (PORT d[8] (1172:1172:1172) (1344:1344:1344))
        (PORT d[9] (1393:1393:1393) (1642:1642:1642))
        (PORT d[10] (1700:1700:1700) (2000:2000:2000))
        (PORT d[11] (2186:2186:2186) (2497:2497:2497))
        (PORT d[12] (1966:1966:1966) (2243:2243:2243))
        (PORT clk (1090:1090:1090) (1108:1108:1108))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1191:1191:1191) (1323:1323:1323))
        (PORT clk (1090:1090:1090) (1108:1108:1108))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (588:588:588))
        (PORT datab (327:327:327) (377:377:377))
        (PORT datac (366:366:366) (430:430:430))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1110:1110:1110))
        (PORT d[0] (1485:1485:1485) (1628:1628:1628))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (693:693:693) (768:768:768))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_addr\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (783:783:783))
        (PORT datac (153:153:153) (207:207:207))
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1111:1111:1111))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1111:1111:1111))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (406:406:406) (505:505:505))
        (PORT datac (316:316:316) (362:362:362))
        (PORT datad (308:308:308) (348:348:348))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1111:1111:1111))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (906:906:906))
        (PORT asdata (814:814:814) (923:923:923))
        (PORT clrn (889:889:889) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1111:1111:1111))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1429:1429:1429) (1651:1651:1651))
        (PORT d[1] (1657:1657:1657) (1895:1895:1895))
        (PORT d[2] (1554:1554:1554) (1772:1772:1772))
        (PORT d[3] (871:871:871) (999:999:999))
        (PORT d[4] (1253:1253:1253) (1453:1453:1453))
        (PORT d[5] (1088:1088:1088) (1259:1259:1259))
        (PORT d[6] (1521:1521:1521) (1788:1788:1788))
        (PORT d[7] (1682:1682:1682) (1918:1918:1918))
        (PORT d[8] (1525:1525:1525) (1790:1790:1790))
        (PORT d[9] (926:926:926) (1069:1069:1069))
        (PORT d[10] (1408:1408:1408) (1618:1618:1618))
        (PORT d[11] (1722:1722:1722) (1968:1968:1968))
        (PORT d[12] (1706:1706:1706) (1953:1953:1953))
        (PORT clk (1057:1057:1057) (1078:1078:1078))
        (PORT ena (1103:1103:1103) (1196:1196:1196))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[21\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (886:886:886))
        (PORT datab (760:760:760) (910:910:910))
        (PORT datac (349:349:349) (400:400:400))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1078:1078:1078))
        (PORT d[0] (1103:1103:1103) (1196:1196:1196))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[21\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (856:856:856))
        (PORT datac (383:383:383) (451:451:451))
        (PORT datad (534:534:534) (634:634:634))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[21\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (923:923:923) (1059:1059:1059))
        (PORT datad (162:162:162) (189:189:189))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1079:1079:1079))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (889:889:889) (893:893:893))
        (PORT ena (1244:1244:1244) (1379:1379:1379))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1079:1079:1079))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_b_is_dst\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (602:602:602))
        (PORT datab (1136:1136:1136) (1347:1347:1347))
        (PORT datac (496:496:496) (592:592:592))
        (PORT datad (641:641:641) (748:748:748))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1079:1079:1079))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_b_is_dst\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (604:604:604))
        (PORT datab (1138:1138:1138) (1349:1349:1349))
        (PORT datac (499:499:499) (596:596:596))
        (PORT datad (642:642:642) (749:749:749))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_b_is_dst\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (658:658:658) (773:773:773))
        (PORT datac (615:615:615) (716:716:716))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (531:531:531))
        (PORT datab (799:799:799) (918:918:918))
        (PORT datac (350:350:350) (425:425:425))
        (PORT datad (680:680:680) (796:796:796))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_dst_regnum\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[25\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (877:877:877))
        (PORT datab (346:346:346) (411:411:411))
        (PORT datad (747:747:747) (848:848:848))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (959:959:959) (1072:1072:1072))
        (PORT clrn (890:890:890) (893:893:893))
        (PORT sload (788:788:788) (875:875:875))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (920:920:920))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (555:555:555) (625:625:625))
        (PORT sload (514:514:514) (571:571:571))
        (PORT ena (506:506:506) (540:540:540))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (925:925:925))
        (PORT asdata (678:678:678) (790:790:790))
        (PORT ena (1018:1018:1018) (1140:1140:1140))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (807:807:807))
        (PORT datab (767:767:767) (916:916:916))
        (PORT datac (637:637:637) (733:733:733))
        (PORT datad (806:806:806) (936:936:936))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|data_out\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (126:126:126) (168:168:168))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[3\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (425:425:425))
        (PORT datab (199:199:199) (240:240:240))
        (PORT datac (745:745:745) (893:893:893))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|data_out\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (890:890:890) (893:893:893))
        (PORT ena (1380:1380:1380) (1551:1551:1551))
=======
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (921:921:921))
        (PORT asdata (601:601:601) (660:660:660))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
=======
      (HOLD asdata (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|readdata\[25\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1043:1043:1043) (1223:1223:1223))
        (PORT datac (117:117:117) (158:158:158))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (890:890:890) (893:893:893))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[25\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (577:577:577))
        (PORT datab (369:369:369) (449:449:449))
        (PORT datac (189:189:189) (225:225:225))
        (PORT datad (914:914:914) (1088:1088:1088))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[25\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (643:643:643))
        (PORT datab (320:320:320) (366:366:366))
        (PORT datac (355:355:355) (424:424:424))
        (PORT datad (213:213:213) (264:264:264))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (921:921:921))
        (PORT asdata (295:295:295) (335:335:335))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (901:901:901))
        (PORT ena (1228:1228:1228) (1354:1354:1354))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (197:197:197))
        (PORT datab (1073:1073:1073) (1231:1231:1231))
        (PORT datac (442:442:442) (507:507:507))
        (PORT datad (680:680:680) (796:796:796))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (524:524:524) (616:616:616))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_dst_regnum\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (901:901:901))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[8\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (799:799:799))
        (PORT datab (624:624:624) (747:747:747))
        (PORT datac (500:500:500) (593:593:593))
        (PORT datad (419:419:419) (478:478:478))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[8\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (573:573:573))
        (PORT datab (593:593:593) (690:690:690))
        (PORT datac (471:471:471) (566:566:566))
        (PORT datad (458:458:458) (536:536:536))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[8\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (1106:1106:1106))
        (PORT datab (108:108:108) (137:137:137))
        (PORT datad (272:272:272) (312:312:312))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (398:398:398) (474:474:474))
        (PORT clk (1092:1092:1092) (1110:1110:1110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT clk (920:920:920) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (790:790:790) (881:881:881))
        (PORT clrn (900:900:900) (906:906:906))
        (PORT sclr (737:737:737) (866:866:866))
        (PORT sload (1261:1261:1261) (1434:1434:1434))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[44\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (748:748:748))
        (PORT datab (752:752:752) (892:892:892))
        (PORT datac (879:879:879) (1043:1043:1043))
        (PORT datad (541:541:541) (640:640:640))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[24\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (583:583:583))
        (PORT datab (530:530:530) (611:611:611))
        (PORT datac (842:842:842) (973:973:973))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[24\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (403:403:403))
        (PORT datab (615:615:615) (706:706:706))
        (PORT datac (356:356:356) (425:425:425))
        (PORT datad (662:662:662) (759:759:759))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
        (PORT d[0] (2214:2214:2214) (2506:2506:2506))
        (PORT d[1] (1643:1643:1643) (1952:1952:1952))
        (PORT d[2] (1346:1346:1346) (1543:1543:1543))
        (PORT d[3] (1411:1411:1411) (1657:1657:1657))
        (PORT d[4] (2132:2132:2132) (2409:2409:2409))
        (PORT d[5] (2280:2280:2280) (2608:2608:2608))
        (PORT d[6] (2192:2192:2192) (2524:2524:2524))
        (PORT d[7] (1948:1948:1948) (2214:2214:2214))
        (PORT d[8] (1343:1343:1343) (1535:1535:1535))
        (PORT d[9] (1209:1209:1209) (1428:1428:1428))
        (PORT d[10] (1551:1551:1551) (1832:1832:1832))
        (PORT d[11] (1990:1990:1990) (2266:2266:2266))
        (PORT d[12] (1787:1787:1787) (2041:2041:2041))
        (PORT clk (1090:1090:1090) (1108:1108:1108))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1210:1210:1210) (1307:1307:1307))
        (PORT clk (1090:1090:1090) (1108:1108:1108))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1110:1110:1110))
        (PORT d[0] (1494:1494:1494) (1600:1600:1600))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (901:901:901))
        (PORT ena (1228:1228:1228) (1354:1354:1354))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1111:1111:1111))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (PORT datab (141:141:141) (189:189:189))
        (PORT datac (443:443:443) (508:508:508))
        (PORT datad (672:672:672) (787:787:787))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1111:1111:1111))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_dst_regnum\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[7\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (579:579:579))
        (PORT datab (845:845:845) (990:990:990))
        (PORT datad (355:355:355) (410:410:410))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1111:1111:1111))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (279:279:279))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1111:1111:1111))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (354:354:354) (379:379:379))
        (PORT clrn (900:900:900) (903:903:903))
        (PORT sload (1082:1082:1082) (1201:1201:1201))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1254:1254:1254) (1450:1450:1450))
        (PORT d[1] (1477:1477:1477) (1683:1683:1683))
        (PORT d[2] (1376:1376:1376) (1571:1571:1571))
        (PORT d[3] (1058:1058:1058) (1212:1212:1212))
        (PORT d[4] (1394:1394:1394) (1602:1602:1602))
        (PORT d[5] (1133:1133:1133) (1311:1311:1311))
        (PORT d[6] (1334:1334:1334) (1567:1567:1567))
        (PORT d[7] (1660:1660:1660) (1893:1893:1893))
        (PORT d[8] (1531:1531:1531) (1798:1798:1798))
        (PORT d[9] (961:961:961) (1114:1114:1114))
        (PORT d[10] (1219:1219:1219) (1404:1404:1404))
        (PORT d[11] (1690:1690:1690) (1928:1928:1928))
        (PORT d[12] (1531:1531:1531) (1752:1752:1752))
        (PORT clk (1057:1057:1057) (1078:1078:1078))
        (PORT ena (1257:1257:1257) (1373:1373:1373))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[7\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (576:576:576))
        (PORT datab (474:474:474) (564:564:564))
        (PORT datac (469:469:469) (564:564:564))
        (PORT datad (622:622:622) (734:734:734))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[7\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (242:242:242))
        (PORT datab (979:979:979) (1145:1145:1145))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1078:1078:1078))
        (PORT d[0] (1257:1257:1257) (1373:1373:1373))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (674:674:674) (762:762:762))
        (PORT clrn (900:900:900) (906:906:906))
        (PORT sclr (737:737:737) (866:866:866))
        (PORT sload (1261:1261:1261) (1434:1434:1434))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_data\[43\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (751:751:751))
        (PORT datab (749:749:749) (889:889:889))
        (PORT datac (880:880:880) (1044:1044:1044))
        (PORT datad (524:524:524) (615:615:615))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1079:1079:1079))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1079:1079:1079))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[9\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (425:425:425))
        (PORT datab (529:529:529) (625:625:625))
        (PORT datac (856:856:856) (996:996:996))
        (PORT datad (121:121:121) (161:161:161))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1079:1079:1079))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[9\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (773:773:773))
        (PORT datab (347:347:347) (411:411:411))
        (PORT datac (192:192:192) (240:240:240))
        (PORT datad (648:648:648) (754:754:754))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[9\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datac (371:371:371) (442:442:442))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1106:1106:1106) (1281:1281:1281))
        (PORT clk (1088:1088:1088) (1106:1106:1106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1218:1218:1218) (1408:1408:1408))
        (PORT d[1] (1807:1807:1807) (2135:2135:2135))
        (PORT d[2] (778:778:778) (912:912:912))
        (PORT d[3] (879:879:879) (1026:1026:1026))
        (PORT d[4] (1920:1920:1920) (2187:2187:2187))
        (PORT d[5] (942:942:942) (1102:1102:1102))
        (PORT d[6] (1067:1067:1067) (1235:1235:1235))
        (PORT d[7] (733:733:733) (862:862:862))
        (PORT d[8] (776:776:776) (907:907:907))
        (PORT d[9] (917:917:917) (1071:1071:1071))
        (PORT d[10] (2048:2048:2048) (2426:2426:2426))
        (PORT d[11] (761:761:761) (899:899:899))
        (PORT d[12] (1020:1020:1020) (1175:1175:1175))
        (PORT clk (1086:1086:1086) (1104:1104:1104))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (892:892:892) (895:895:895))
        (PORT ena (1255:1255:1255) (1399:1399:1399))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (855:855:855) (919:919:919))
        (PORT clk (1086:1086:1086) (1104:1104:1104))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (557:557:557))
        (PORT datab (964:964:964) (1108:1108:1108))
        (PORT datac (525:525:525) (624:624:624))
        (PORT datad (110:110:110) (136:136:136))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1106:1106:1106))
        (PORT d[0] (1139:1139:1139) (1212:1212:1212))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (904:904:904))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (605:605:605) (709:709:709))
        (PORT datad (519:519:519) (624:624:624))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1107:1107:1107))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1107:1107:1107))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (629:629:629))
        (PORT datab (218:218:218) (260:260:260))
        (PORT datac (308:308:308) (350:350:350))
        (PORT datad (340:340:340) (401:401:401))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1107:1107:1107))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
        (PORT ena (939:939:939) (1051:1051:1051))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (162:162:162) (205:205:205))
        (PORT datab (328:328:328) (381:381:381))
        (PORT datac (503:503:503) (602:602:602))
        (PORT datad (521:521:521) (598:598:598))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1107:1107:1107))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (938:938:938) (1089:1089:1089))
        (PORT d[1] (1657:1657:1657) (1931:1931:1931))
        (PORT d[2] (2118:2118:2118) (2419:2419:2419))
        (PORT d[3] (584:584:584) (690:690:690))
        (PORT d[4] (751:751:751) (879:879:879))
        (PORT d[5] (1654:1654:1654) (1916:1916:1916))
        (PORT d[6] (1891:1891:1891) (2187:2187:2187))
        (PORT d[7] (591:591:591) (688:688:688))
        (PORT d[8] (1797:1797:1797) (2099:2099:2099))
        (PORT d[9] (853:853:853) (1016:1016:1016))
        (PORT d[10] (2099:2099:2099) (2430:2430:2430))
        (PORT d[11] (576:576:576) (681:681:681))
        (PORT d[12] (604:604:604) (717:717:717))
        (PORT clk (1053:1053:1053) (1074:1074:1074))
        (PORT ena (1301:1301:1301) (1427:1427:1427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1053:1053:1053) (1074:1074:1074))
        (PORT d[0] (1301:1301:1301) (1427:1427:1427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1075:1075:1075))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
        (PORT ena (939:939:939) (1051:1051:1051))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1075:1075:1075))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[40\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (1111:1111:1111))
        (PORT datab (777:777:777) (911:911:911))
        (PORT datac (852:852:852) (999:999:999))
        (PORT datad (679:679:679) (801:801:801))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1075:1075:1075))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_addr\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1033:1033:1033) (1213:1213:1213))
        (PORT datac (367:367:367) (440:440:440))
        (PORT datad (492:492:492) (576:576:576))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (785:785:785) (913:913:913))
        (PORT clk (1085:1085:1085) (1103:1103:1103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1062:1062:1062) (1231:1231:1231))
        (PORT d[1] (1648:1648:1648) (1957:1957:1957))
        (PORT d[2] (796:796:796) (935:935:935))
        (PORT d[3] (1365:1365:1365) (1573:1573:1573))
        (PORT d[4] (1746:1746:1746) (1987:1987:1987))
        (PORT d[5] (1153:1153:1153) (1352:1352:1352))
        (PORT d[6] (918:918:918) (1064:1064:1064))
        (PORT d[7] (741:741:741) (869:869:869))
        (PORT d[8] (949:949:949) (1107:1107:1107))
        (PORT d[9] (744:744:744) (875:875:875))
        (PORT d[10] (1838:1838:1838) (2174:2174:2174))
        (PORT d[11] (762:762:762) (894:894:894))
        (PORT d[12] (1547:1547:1547) (1783:1783:1783))
        (PORT clk (1083:1083:1083) (1101:1101:1101))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (719:719:719))
        (PORT datab (804:804:804) (926:926:926))
        (PORT datac (734:734:734) (873:873:873))
        (PORT datad (483:483:483) (572:572:572))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2323:2323:2323) (2590:2590:2590))
        (PORT clk (1083:1083:1083) (1101:1101:1101))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (904:904:904))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (833:833:833) (927:927:927))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (516:516:516))
        (PORT datab (569:569:569) (690:690:690))
        (PORT datac (347:347:347) (411:411:411))
        (PORT datad (532:532:532) (641:641:641))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1085:1085:1085) (1103:1103:1103))
        (PORT d[0] (2607:2607:2607) (2883:2883:2883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1104:1104:1104))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (728:728:728) (802:802:802))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1104:1104:1104))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (598:598:598))
        (PORT datab (843:843:843) (980:980:980))
        (PORT datad (186:186:186) (231:231:231))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1104:1104:1104))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (225:225:225))
        (PORT datab (663:663:663) (767:767:767))
        (PORT datac (360:360:360) (423:423:423))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1104:1104:1104))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (924:924:924))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (651:651:651) (712:712:712))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (744:744:744) (868:868:868))
        (PORT d[1] (1654:1654:1654) (1928:1928:1928))
        (PORT d[2] (1945:1945:1945) (2214:2214:2214))
        (PORT d[3] (2462:2462:2462) (2802:2802:2802))
        (PORT d[4] (763:763:763) (895:895:895))
        (PORT d[5] (1623:1623:1623) (1875:1875:1875))
        (PORT d[6] (1884:1884:1884) (2180:2180:2180))
        (PORT d[7] (1046:1046:1046) (1202:1202:1202))
        (PORT d[8] (1791:1791:1791) (2093:2093:2093))
        (PORT d[9] (875:875:875) (1045:1045:1045))
        (PORT d[10] (1884:1884:1884) (2179:2179:2179))
        (PORT d[11] (2301:2301:2301) (2624:2624:2624))
        (PORT d[12] (1781:1781:1781) (2055:2055:2055))
        (PORT clk (1049:1049:1049) (1072:1072:1072))
        (PORT ena (2139:2139:2139) (2372:2372:2372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1072:1072:1072))
        (PORT d[0] (2139:2139:2139) (2372:2372:2372))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (815:815:815) (894:894:894))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1050:1050:1050) (1073:1073:1073))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (518:518:518))
        (PORT datab (570:570:570) (692:692:692))
        (PORT datac (656:656:656) (769:769:769))
        (PORT datad (529:529:529) (638:638:638))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1050:1050:1050) (1073:1073:1073))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1050:1050:1050) (1073:1073:1073))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (728:728:728) (802:802:802))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (261:261:261))
        (PORT datac (507:507:507) (596:596:596))
        (PORT datad (827:827:827) (958:958:958))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1090:1090:1090) (1261:1261:1261))
        (PORT clk (1087:1087:1087) (1105:1105:1105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1205:1205:1205) (1393:1393:1393))
        (PORT d[1] (1806:1806:1806) (2135:2135:2135))
        (PORT d[2] (796:796:796) (934:934:934))
        (PORT d[3] (876:876:876) (1019:1019:1019))
        (PORT d[4] (1730:1730:1730) (1966:1966:1966))
        (PORT d[5] (1295:1295:1295) (1508:1508:1508))
        (PORT d[6] (914:914:914) (1062:1062:1062))
        (PORT d[7] (1074:1074:1074) (1251:1251:1251))
        (PORT d[8] (778:778:778) (914:914:914))
        (PORT d[9] (905:905:905) (1057:1057:1057))
        (PORT d[10] (1838:1838:1838) (2175:2175:2175))
        (PORT d[11] (775:775:775) (917:917:917))
        (PORT d[12] (1034:1034:1034) (1196:1196:1196))
        (PORT clk (1085:1085:1085) (1103:1103:1103))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (226:226:226))
        (PORT datab (662:662:662) (766:766:766))
        (PORT datac (360:360:360) (423:423:423))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1961:1961:1961) (2212:2212:2212))
        (PORT clk (1085:1085:1085) (1103:1103:1103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1087:1087:1087) (1105:1105:1105))
        (PORT d[0] (2245:2245:2245) (2505:2505:2505))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (924:924:924))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (651:651:651) (712:712:712))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1106:1106:1106))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1106:1106:1106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (815:815:815) (894:894:894))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1106:1106:1106))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (481:481:481))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (477:477:477) (563:563:563))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1106:1106:1106))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (662:662:662) (719:719:719))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_addr\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (689:689:689) (819:819:819))
        (PORT datac (713:713:713) (840:840:840))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (922:922:922) (1068:1068:1068))
        (PORT d[1] (1479:1479:1479) (1726:1726:1726))
        (PORT d[2] (2118:2118:2118) (2425:2425:2425))
        (PORT d[3] (2453:2453:2453) (2787:2787:2787))
        (PORT d[4] (1119:1119:1119) (1302:1302:1302))
        (PORT d[5] (1640:1640:1640) (1896:1896:1896))
        (PORT d[6] (1891:1891:1891) (2186:2186:2186))
        (PORT d[7] (1046:1046:1046) (1203:1203:1203))
        (PORT d[8] (1773:1773:1773) (2072:2072:2072))
        (PORT d[9] (874:874:874) (1044:1044:1044))
        (PORT d[10] (2088:2088:2088) (2416:2416:2416))
        (PORT d[11] (2312:2312:2312) (2638:2638:2638))
        (PORT d[12] (724:724:724) (850:850:850))
        (PORT clk (1051:1051:1051) (1073:1073:1073))
        (PORT ena (2146:2146:2146) (2379:2379:2379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1051:1051:1051) (1073:1073:1073))
        (PORT d[0] (2146:2146:2146) (2379:2379:2379))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (406:406:406) (505:505:505))
        (PORT datac (316:316:316) (362:362:362))
        (PORT datad (350:350:350) (397:397:397))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1052:1052:1052) (1074:1074:1074))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT asdata (653:653:653) (735:735:735))
        (PORT clrn (899:899:899) (902:902:902))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1052:1052:1052) (1074:1074:1074))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1052:1052:1052) (1074:1074:1074))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[23\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (PORT datab (668:668:668) (779:779:779))
        (PORT datac (772:772:772) (888:888:888))
        (PORT datad (519:519:519) (594:594:594))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (731:731:731))
        (PORT datab (181:181:181) (244:244:244))
        (PORT datac (552:552:552) (674:674:674))
        (PORT datad (358:358:358) (409:409:409))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[23\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (637:637:637))
        (PORT datab (228:228:228) (291:291:291))
        (PORT datac (349:349:349) (418:418:418))
        (PORT datad (481:481:481) (550:550:550))
        (IOPATH dataa combout (170:170:170) (163:163:163))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[6\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (703:703:703))
        (PORT datab (1054:1054:1054) (1222:1222:1222))
        (PORT datac (349:349:349) (397:397:397))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (186:186:186) (175:175:175))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (901:901:901))
        (PORT ena (1228:1228:1228) (1354:1354:1354))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (137:137:137) (177:177:177))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (477:477:477) (589:589:589))
        (PORT datac (397:397:397) (458:458:458))
        (PORT datad (573:573:573) (681:681:681))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (372:372:372))
        (PORT datab (190:190:190) (230:230:230))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (275:275:275) (310:310:310))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_dst_regnum\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[11\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (1144:1144:1144))
        (PORT datab (557:557:557) (677:677:677))
        (PORT datac (612:612:612) (707:707:707))
        (PORT datad (574:574:574) (654:654:654))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (897:897:897))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|data_out\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (915:915:915))
        (PORT asdata (679:679:679) (767:767:767))
        (PORT clrn (889:889:889) (892:892:892))
        (PORT ena (1437:1437:1437) (1619:1619:1619))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT asdata (294:294:294) (332:332:332))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD ena (posedge clk) (84:84:84))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|readdata\[11\])
    (DELAY
      (ABSOLUTE
        (PORT datac (1061:1061:1061) (1234:1234:1234))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (157:157:157))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (889:889:889) (892:892:892))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[11\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (780:780:780))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (852:852:852) (1002:1002:1002))
        (PORT datad (201:201:201) (237:237:237))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[11\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (731:731:731))
        (PORT datab (761:761:761) (894:894:894))
        (PORT datac (557:557:557) (636:636:636))
        (PORT datad (643:643:643) (752:752:752))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (855:855:855) (995:995:995))
        (PORT clk (1099:1099:1099) (1117:1117:1117))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (902:902:902))
        (PORT ena (925:925:925) (1008:1008:1008))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (863:863:863) (995:995:995))
        (PORT d[1] (1136:1136:1136) (1327:1327:1327))
        (PORT d[2] (1235:1235:1235) (1426:1426:1426))
        (PORT d[3] (2199:2199:2199) (2554:2554:2554))
        (PORT d[4] (1533:1533:1533) (1739:1739:1739))
        (PORT d[5] (1083:1083:1083) (1245:1245:1245))
        (PORT d[6] (1516:1516:1516) (1746:1746:1746))
        (PORT d[7] (1246:1246:1246) (1443:1443:1443))
        (PORT d[8] (1154:1154:1154) (1344:1344:1344))
        (PORT d[9] (1679:1679:1679) (1987:1987:1987))
        (PORT d[10] (1148:1148:1148) (1348:1348:1348))
        (PORT d[11] (1301:1301:1301) (1490:1490:1490))
        (PORT d[12] (1597:1597:1597) (1864:1864:1864))
        (PORT clk (1097:1097:1097) (1115:1115:1115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1450:1450:1450) (1590:1590:1590))
        (PORT clk (1097:1097:1097) (1115:1115:1115))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (800:800:800) (923:923:923))
        (PORT datac (590:590:590) (674:674:674))
        (PORT datad (496:496:496) (589:589:589))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_logic)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (395:395:395))
        (PORT datab (349:349:349) (408:408:408))
        (PORT datac (549:549:549) (624:624:624))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1117:1117:1117))
        (PORT d[0] (1734:1734:1734) (1883:1883:1883))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_logic)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (902:902:902))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[3\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (930:930:930))
        (PORT datab (607:607:607) (711:711:711))
        (PORT datac (518:518:518) (623:623:623))
        (PORT datad (503:503:503) (595:595:595))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1118:1118:1118))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1118:1118:1118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1118:1118:1118))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[3\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1252:1252:1252))
        (PORT datab (178:178:178) (218:218:218))
        (PORT datad (335:335:335) (394:394:394))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1118:1118:1118))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (926:926:926))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (794:794:794) (882:882:882))
        (PORT clrn (899:899:899) (906:906:906))
        (PORT sclr (818:818:818) (938:938:938))
        (PORT sload (831:831:831) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_parity\|read_mux_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (586:586:586))
        (PORT datac (479:479:479) (553:553:553))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_options\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (630:630:630))
        (PORT datab (356:356:356) (438:438:438))
        (PORT datac (540:540:540) (636:636:636))
        (PORT datad (355:355:355) (433:433:433))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1261:1261:1261) (1458:1458:1458))
        (PORT d[1] (1790:1790:1790) (2055:2055:2055))
        (PORT d[2] (1379:1379:1379) (1589:1589:1589))
        (PORT d[3] (1235:1235:1235) (1418:1418:1418))
        (PORT d[4] (1287:1287:1287) (1488:1488:1488))
        (PORT d[5] (1413:1413:1413) (1636:1636:1636))
        (PORT d[6] (962:962:962) (1151:1151:1151))
        (PORT d[7] (1355:1355:1355) (1548:1548:1548))
        (PORT d[8] (1376:1376:1376) (1583:1583:1583))
        (PORT d[9] (1891:1891:1891) (2185:2185:2185))
        (PORT d[10] (1513:1513:1513) (1738:1738:1738))
        (PORT d[11] (1220:1220:1220) (1399:1399:1399))
        (PORT d[12] (1518:1518:1518) (1759:1759:1759))
        (PORT clk (1063:1063:1063) (1085:1085:1085))
        (PORT ena (1798:1798:1798) (1986:1986:1986))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1085:1085:1085))
        (PORT d[0] (1798:1798:1798) (1986:1986:1986))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_options\|readdata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1376:1376:1376) (1577:1577:1577))
        (PORT datac (370:370:370) (446:446:446))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1064:1064:1064) (1086:1086:1086))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_translator\|av_readdata_pre\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (886:886:886) (889:889:889))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1064:1064:1064) (1086:1086:1086))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1064:1064:1064) (1086:1086:1086))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[3\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (804:804:804))
        (PORT datab (379:379:379) (465:465:465))
        (PORT datac (929:929:929) (1070:1070:1070))
        (PORT datad (472:472:472) (559:559:559))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (271:271:271))
        (PORT datac (543:543:543) (637:637:637))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (185:185:185))
        (PORT datab (668:668:668) (770:770:770))
        (PORT datac (661:661:661) (757:757:757))
        (PORT datad (922:922:922) (1053:1053:1053))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1129:1129:1129) (1298:1298:1298))
        (PORT clk (1098:1098:1098) (1116:1116:1116))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1019:1019:1019) (1177:1177:1177))
        (PORT d[1] (1101:1101:1101) (1277:1277:1277))
        (PORT d[2] (1083:1083:1083) (1255:1255:1255))
        (PORT d[3] (2206:2206:2206) (2566:2566:2566))
        (PORT d[4] (1569:1569:1569) (1787:1787:1787))
        (PORT d[5] (918:918:918) (1064:1064:1064))
        (PORT d[6] (1511:1511:1511) (1741:1741:1741))
        (PORT d[7] (1226:1226:1226) (1418:1418:1418))
        (PORT d[8] (1144:1144:1144) (1333:1333:1333))
        (PORT d[9] (1657:1657:1657) (1961:1961:1961))
        (PORT d[10] (1141:1141:1141) (1341:1341:1341))
        (PORT d[11] (1037:1037:1037) (1195:1195:1195))
        (PORT d[12] (1601:1601:1601) (1872:1872:1872))
        (PORT clk (1096:1096:1096) (1114:1114:1114))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[3\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (999:999:999))
        (PORT datab (540:540:540) (647:647:647))
        (PORT datac (118:118:118) (160:160:160))
        (PORT datad (910:910:910) (1035:1035:1035))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1276:1276:1276) (1395:1395:1395))
        (PORT clk (1096:1096:1096) (1114:1114:1114))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[3\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (346:346:346))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1116:1116:1116))
        (PORT d[0] (1560:1560:1560) (1688:1688:1688))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (901:901:901))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (884:884:884) (887:887:887))
        (PORT ena (1275:1275:1275) (1414:1414:1414))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1117:1117:1117))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (1116:1116:1116))
        (PORT datab (790:790:790) (915:915:915))
        (PORT datac (422:422:422) (518:518:518))
        (PORT datad (1154:1154:1154) (1364:1364:1364))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1117:1117:1117))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (534:534:534))
        (PORT datab (183:183:183) (223:223:223))
        (PORT datac (630:630:630) (749:749:749))
        (PORT datad (193:193:193) (230:230:230))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1117:1117:1117))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[4\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (220:220:220))
        (PORT datab (284:284:284) (333:333:333))
        (PORT datac (638:638:638) (741:741:741))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1117:1117:1117))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (259:259:259))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (630:630:630) (749:749:749))
        (PORT datad (170:170:170) (198:198:198))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1421:1421:1421) (1636:1636:1636))
        (PORT d[1] (1823:1823:1823) (2098:2098:2098))
        (PORT d[2] (1562:1562:1562) (1800:1800:1800))
        (PORT d[3] (1126:1126:1126) (1307:1307:1307))
        (PORT d[4] (1279:1279:1279) (1483:1483:1483))
        (PORT d[5] (1402:1402:1402) (1624:1624:1624))
        (PORT d[6] (969:969:969) (1160:1160:1160))
        (PORT d[7] (1368:1368:1368) (1563:1563:1563))
        (PORT d[8] (1392:1392:1392) (1605:1605:1605))
        (PORT d[9] (1905:1905:1905) (2201:2201:2201))
        (PORT d[10] (1526:1526:1526) (1752:1752:1752))
        (PORT d[11] (1235:1235:1235) (1424:1424:1424))
        (PORT d[12] (1430:1430:1430) (1670:1670:1670))
        (PORT clk (1063:1063:1063) (1084:1084:1084))
        (PORT ena (1799:1799:1799) (1985:1985:1985))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_implicit_dst_eretaddr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (931:931:931))
        (PORT datab (581:581:581) (695:695:695))
        (PORT datac (1090:1090:1090) (1252:1252:1252))
        (PORT datad (530:530:530) (626:626:626))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1084:1084:1084))
        (PORT d[0] (1799:1799:1799) (1985:1985:1985))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (934:934:934))
        (PORT datab (116:116:116) (144:144:144))
        (PORT datac (816:816:816) (955:955:955))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1064:1064:1064) (1085:1085:1085))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[4\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (935:935:935))
        (PORT datab (512:512:512) (607:607:607))
        (PORT datac (115:115:115) (135:135:135))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1064:1064:1064) (1085:1085:1085))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[4\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (392:392:392))
        (PORT datab (297:297:297) (338:338:338))
        (PORT datac (300:300:300) (342:342:342))
        (PORT datad (313:313:313) (366:366:366))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1064:1064:1064) (1085:1085:1085))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[4\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (705:705:705))
        (PORT datab (177:177:177) (215:215:215))
        (PORT datac (331:331:331) (392:392:392))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_dst_regnum\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (531:531:531))
        (PORT datab (145:145:145) (194:194:194))
        (PORT datac (776:776:776) (898:898:898))
        (PORT datad (679:679:679) (794:794:794))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1735:1735:1735) (1971:1971:1971))
        (PORT clk (1102:1102:1102) (1119:1119:1119))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1897:1897:1897) (2156:2156:2156))
        (PORT d[1] (1277:1277:1277) (1522:1522:1522))
        (PORT d[2] (1647:1647:1647) (1879:1879:1879))
        (PORT d[3] (1419:1419:1419) (1662:1662:1662))
        (PORT d[4] (1797:1797:1797) (2027:2027:2027))
        (PORT d[5] (2080:2080:2080) (2383:2383:2383))
        (PORT d[6] (1851:1851:1851) (2135:2135:2135))
        (PORT d[7] (1724:1724:1724) (1960:1960:1960))
        (PORT d[8] (1510:1510:1510) (1721:1721:1721))
        (PORT d[9] (1022:1022:1022) (1214:1214:1214))
        (PORT d[10] (1400:1400:1400) (1666:1666:1666))
        (PORT d[11] (1784:1784:1784) (2030:2030:2030))
        (PORT d[12] (1599:1599:1599) (1828:1828:1828))
        (PORT clk (1100:1100:1100) (1117:1117:1117))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_dst_regnum\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1222:1222:1222) (1364:1364:1364))
        (PORT clk (1100:1100:1100) (1117:1117:1117))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT asdata (819:819:819) (910:910:910))
        (PORT clrn (899:899:899) (902:902:902))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1119:1119:1119))
        (PORT d[0] (1506:1506:1506) (1657:1657:1657))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (399:399:399) (482:482:482))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[19\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (957:957:957))
        (PORT datab (516:516:516) (593:593:593))
        (PORT datac (843:843:843) (989:989:989))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1120:1120:1120))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[19\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (1018:1018:1018))
        (PORT datac (372:372:372) (430:430:430))
        (PORT datad (358:358:358) (430:430:430))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[19\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (701:701:701))
        (PORT datab (481:481:481) (550:550:550))
        (PORT datac (354:354:354) (423:423:423))
        (PORT datad (640:640:640) (739:739:739))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1120:1120:1120))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (901:901:901))
        (PORT ena (1228:1228:1228) (1354:1354:1354))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1120:1120:1120))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[13\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (592:592:592))
        (PORT datab (632:632:632) (755:755:755))
        (PORT datac (438:438:438) (500:500:500))
        (PORT datad (633:633:633) (764:764:764))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1120:1120:1120))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1407:1407:1407) (1624:1624:1624))
        (PORT d[1] (1275:1275:1275) (1450:1450:1450))
        (PORT d[2] (1356:1356:1356) (1548:1548:1548))
        (PORT d[3] (1251:1251:1251) (1432:1432:1432))
        (PORT d[4] (1207:1207:1207) (1387:1387:1387))
        (PORT d[5] (1450:1450:1450) (1669:1669:1669))
        (PORT d[6] (1117:1117:1117) (1315:1315:1315))
        (PORT d[7] (1326:1326:1326) (1515:1515:1515))
        (PORT d[8] (1151:1151:1151) (1354:1354:1354))
        (PORT d[9] (1286:1286:1286) (1478:1478:1478))
        (PORT d[10] (1354:1354:1354) (1551:1551:1551))
        (PORT d[11] (1381:1381:1381) (1580:1580:1580))
        (PORT d[12] (1343:1343:1343) (1536:1536:1536))
        (PORT clk (1066:1066:1066) (1087:1087:1087))
        (PORT ena (1861:1861:1861) (2052:2052:2052))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~26)
    (DELAY
      (ABSOLUTE
        (PORT datac (607:607:607) (701:701:701))
        (PORT datad (516:516:516) (620:620:620))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1066:1066:1066) (1087:1087:1087))
        (PORT d[0] (1861:1861:1861) (2052:2052:2052))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[11\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (625:625:625))
        (PORT datab (356:356:356) (420:420:420))
        (PORT datac (309:309:309) (358:358:358))
        (PORT datad (147:147:147) (178:178:178))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1088:1088:1088))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
        (PORT ena (939:939:939) (1051:1051:1051))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (132:132:132) (175:175:175))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1088:1088:1088))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1088:1088:1088))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (419:419:419))
        (PORT datab (414:414:414) (501:501:501))
        (PORT datac (384:384:384) (475:475:475))
        (PORT datad (645:645:645) (761:761:761))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src8_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (630:630:630))
        (PORT datab (513:513:513) (604:604:604))
        (PORT datac (866:866:866) (1002:1002:1002))
        (PORT datad (514:514:514) (588:588:588))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1495:1495:1495) (1712:1712:1712))
        (PORT clk (1096:1096:1096) (1113:1113:1113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1499:1499:1499) (1719:1719:1719))
        (PORT d[1] (1444:1444:1444) (1726:1726:1726))
        (PORT d[2] (1171:1171:1171) (1360:1360:1360))
        (PORT d[3] (1212:1212:1212) (1402:1402:1402))
        (PORT d[4] (1367:1367:1367) (1557:1557:1557))
        (PORT d[5] (1477:1477:1477) (1709:1709:1709))
        (PORT d[6] (1271:1271:1271) (1462:1462:1462))
        (PORT d[7] (1209:1209:1209) (1393:1393:1393))
        (PORT d[8] (1136:1136:1136) (1314:1314:1314))
        (PORT d[9] (935:935:935) (1093:1093:1093))
        (PORT d[10] (1621:1621:1621) (1927:1927:1927))
        (PORT d[11] (1129:1129:1129) (1317:1317:1317))
        (PORT d[12] (1329:1329:1329) (1534:1534:1534))
        (PORT clk (1094:1094:1094) (1111:1111:1111))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT ena (492:492:492) (535:535:535))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (194:194:194))
        (PORT datab (119:119:119) (153:153:153))
        (PORT datad (341:341:341) (393:393:393))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2124:2124:2124) (2373:2373:2373))
        (PORT clk (1094:1094:1094) (1111:1111:1111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1113:1113:1113))
        (PORT d[0] (2408:2408:2408) (2666:2666:2666))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT asdata (351:351:351) (384:384:384))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT ena (427:427:427) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (156:156:156) (210:210:210))
        (PORT datad (142:142:142) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1114:1114:1114))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1114:1114:1114))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (224:224:224))
        (PORT datab (368:368:368) (455:455:455))
        (PORT datac (494:494:494) (577:577:577))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1114:1114:1114))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (122:122:122) (155:155:155))
        (PORT datab (118:118:118) (153:153:153))
        (PORT datad (341:341:341) (393:393:393))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1114:1114:1114))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1111:1111:1111) (1291:1291:1291))
        (PORT d[1] (1241:1241:1241) (1441:1441:1441))
        (PORT d[2] (1748:1748:1748) (1993:1993:1993))
        (PORT d[3] (1792:1792:1792) (2039:2039:2039))
        (PORT d[4] (1105:1105:1105) (1284:1284:1284))
        (PORT d[5] (1433:1433:1433) (1664:1664:1664))
        (PORT d[6] (1509:1509:1509) (1753:1753:1753))
        (PORT d[7] (1054:1054:1054) (1206:1206:1206))
        (PORT d[8] (1443:1443:1443) (1704:1704:1704))
        (PORT d[9] (1245:1245:1245) (1464:1464:1464))
        (PORT d[10] (1685:1685:1685) (1952:1952:1952))
        (PORT d[11] (1916:1916:1916) (2182:2182:2182))
        (PORT d[12] (1405:1405:1405) (1627:1627:1627))
        (PORT clk (1060:1060:1060) (1081:1081:1081))
        (PORT ena (1788:1788:1788) (1979:1979:1979))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT ena (492:492:492) (535:535:535))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (189:189:189))
        (PORT datab (134:134:134) (183:183:183))
        (PORT datac (104:104:104) (132:132:132))
        (PORT datad (341:341:341) (393:393:393))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1060:1060:1060) (1081:1081:1081))
        (PORT d[0] (1788:1788:1788) (1979:1979:1979))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1082:1082:1082))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1082:1082:1082))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT ena (427:427:427) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (276:276:276))
        (PORT datab (154:154:154) (207:207:207))
        (PORT datac (608:608:608) (725:725:725))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1082:1082:1082))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1113:1113:1113) (1277:1277:1277))
        (PORT datab (175:175:175) (238:238:238))
        (PORT datac (546:546:546) (667:667:667))
        (PORT datad (954:954:954) (1077:1077:1077))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[8\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1046:1046:1046) (1186:1186:1186))
        (PORT datab (937:937:937) (1079:1079:1079))
        (PORT datac (550:550:550) (672:672:672))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|data_out\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (165:165:165))
=======
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (216:216:216) (257:257:257))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|data_out\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (896:896:896))
        (PORT ena (1367:1367:1367) (1537:1537:1537))
=======
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_crc\|readdata\[16\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1512:1512:1512) (1755:1755:1755))
        (PORT datad (193:193:193) (242:242:242))
        (IOPATH dataa combout (158:158:158) (157:157:157))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (896:896:896))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[16\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (560:560:560))
        (PORT datab (904:904:904) (1036:1036:1036))
        (PORT datac (746:746:746) (889:889:889))
        (PORT datad (342:342:342) (391:391:391))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[16\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (444:444:444))
        (PORT datab (134:134:134) (165:165:165))
        (PORT datac (535:535:535) (630:630:630))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT asdata (295:295:295) (334:334:334))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[16\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (340:340:340) (403:403:403))
        (PORT datac (924:924:924) (1060:1060:1060))
        (PORT datad (573:573:573) (666:666:666))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (889:889:889) (893:893:893))
        (PORT ena (1244:1244:1244) (1379:1379:1379))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_src_imm5_shift_rot\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (630:630:630))
        (PORT datab (155:155:155) (208:208:208))
        (PORT datac (785:785:785) (920:920:920))
        (PORT datad (144:144:144) (188:188:188))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_src_imm5_shift_rot\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (672:672:672))
        (PORT datab (1225:1225:1225) (1392:1392:1392))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (145:145:145) (189:189:189))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_src_imm5_shift_rot)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (902:902:902))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[15\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (304:304:304))
        (PORT datab (509:509:509) (611:611:611))
        (PORT datad (337:337:337) (407:407:407))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[6\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (491:491:491))
        (PORT datab (633:633:633) (756:756:756))
        (PORT datac (1255:1255:1255) (1435:1435:1435))
        (PORT datad (632:632:632) (763:763:763))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (675:675:675) (802:802:802))
        (PORT datad (652:652:652) (761:761:761))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1160:1160:1160) (1325:1325:1325))
        (PORT clk (1089:1089:1089) (1107:1107:1107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1194:1194:1194) (1371:1371:1371))
        (PORT d[1] (939:939:939) (1106:1106:1106))
        (PORT d[2] (901:901:901) (1048:1048:1048))
        (PORT d[3] (2092:2092:2092) (2447:2447:2447))
        (PORT d[4] (1757:1757:1757) (2000:2000:2000))
        (PORT d[5] (733:733:733) (853:853:853))
        (PORT d[6] (1683:1683:1683) (1941:1941:1941))
        (PORT d[7] (879:879:879) (1022:1022:1022))
        (PORT d[8] (966:966:966) (1132:1132:1132))
        (PORT d[9] (1831:1831:1831) (2178:2178:2178))
        (PORT d[10] (1144:1144:1144) (1345:1345:1345))
        (PORT d[11] (1481:1481:1481) (1695:1695:1695))
        (PORT d[12] (1807:1807:1807) (2111:2111:2111))
        (PORT clk (1087:1087:1087) (1105:1105:1105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1287:1287:1287) (1400:1400:1400))
        (PORT clk (1087:1087:1087) (1105:1105:1105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[6\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (789:789:789))
        (PORT datab (524:524:524) (630:630:630))
        (PORT datac (582:582:582) (683:683:683))
        (PORT datad (473:473:473) (560:560:560))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[6\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (329:329:329))
        (PORT datab (197:197:197) (238:238:238))
        (PORT datad (955:955:955) (1115:1115:1115))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1107:1107:1107))
        (PORT d[0] (1571:1571:1571) (1693:1693:1693))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (532:532:532) (596:596:596))
        (PORT clrn (900:900:900) (906:906:906))
        (PORT sclr (737:737:737) (866:866:866))
        (PORT sload (1261:1261:1261) (1434:1434:1434))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|src_channel\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (780:780:780))
        (PORT datab (661:661:661) (770:770:770))
        (PORT datac (98:98:98) (124:124:124))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1108:1108:1108))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1108:1108:1108))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|src_channel\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (652:652:652))
        (PORT datab (666:666:666) (776:776:776))
        (PORT datad (524:524:524) (619:619:619))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1108:1108:1108))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|src_channel\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (137:137:137))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (347:347:347) (404:404:404))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1108:1108:1108))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal11\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (557:557:557) (657:657:657))
        (PORT datac (340:340:340) (396:396:396))
        (PORT datad (667:667:667) (772:772:772))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1288:1288:1288) (1484:1484:1484))
        (PORT d[1] (2149:2149:2149) (2459:2459:2459))
        (PORT d[2] (1387:1387:1387) (1596:1596:1596))
        (PORT d[3] (932:932:932) (1072:1072:1072))
        (PORT d[4] (1654:1654:1654) (1909:1909:1909))
        (PORT d[5] (1554:1554:1554) (1805:1805:1805))
        (PORT d[6] (1433:1433:1433) (1687:1687:1687))
        (PORT d[7] (1560:1560:1560) (1780:1780:1780))
        (PORT d[8] (1577:1577:1577) (1813:1813:1813))
        (PORT d[9] (2098:2098:2098) (2421:2421:2421))
        (PORT d[10] (943:943:943) (1102:1102:1102))
        (PORT d[11] (1222:1222:1222) (1403:1403:1403))
        (PORT d[12] (1924:1924:1924) (2227:2227:2227))
        (PORT clk (1053:1053:1053) (1075:1075:1075))
        (PORT ena (1726:1726:1726) (1903:1903:1903))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|src_channel\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (628:628:628))
        (PORT datab (577:577:577) (681:681:681))
        (PORT datac (95:95:95) (119:119:119))
        (PORT datad (352:352:352) (416:416:416))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1053:1053:1053) (1075:1075:1075))
        (PORT d[0] (1726:1726:1726) (1903:1903:1903))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|src_channel\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (649:649:649))
        (PORT datab (480:480:480) (560:560:560))
        (PORT datac (346:346:346) (413:413:413))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1076:1076:1076))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (447:447:447))
        (PORT datab (500:500:500) (580:580:580))
        (PORT datac (95:95:95) (120:120:120))
        (PORT datad (356:356:356) (431:431:431))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1076:1076:1076))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (729:729:729))
        (PORT datab (832:832:832) (968:968:968))
        (PORT datac (384:384:384) (464:464:464))
        (PORT datad (106:106:106) (124:124:124))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1076:1076:1076))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (223:223:223))
        (PORT datab (245:245:245) (307:307:307))
        (PORT datac (103:103:103) (125:125:125))
        (PORT datad (301:301:301) (347:347:347))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal8\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (726:726:726))
        (PORT datab (831:831:831) (967:967:967))
        (PORT datac (389:389:389) (469:469:469))
        (PORT datad (107:107:107) (126:126:126))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (434:434:434))
        (PORT datab (402:402:402) (494:494:494))
        (PORT datac (151:151:151) (209:209:209))
        (PORT datad (321:321:321) (365:365:365))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (988:988:988) (1139:1139:1139))
        (PORT clk (1094:1094:1094) (1111:1111:1111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (568:568:568) (675:675:675))
        (PORT d[1] (598:598:598) (714:714:714))
        (PORT d[2] (587:587:587) (695:695:695))
        (PORT d[3] (584:584:584) (688:688:688))
        (PORT d[4] (1932:1932:1932) (2202:2202:2202))
        (PORT d[5] (775:775:775) (907:907:907))
        (PORT d[6] (719:719:719) (838:838:838))
        (PORT d[7] (712:712:712) (837:837:837))
        (PORT d[8] (600:600:600) (706:706:706))
        (PORT d[9] (873:873:873) (1002:1002:1002))
        (PORT d[10] (1146:1146:1146) (1346:1346:1346))
        (PORT d[11] (1034:1034:1034) (1196:1196:1196))
        (PORT d[12] (688:688:688) (797:797:797))
        (PORT clk (1092:1092:1092) (1109:1109:1109))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (544:544:544))
        (PORT datab (296:296:296) (343:343:343))
        (PORT datac (328:328:328) (378:378:378))
        (PORT datad (330:330:330) (388:388:388))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_st\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (617:617:617))
        (PORT datab (632:632:632) (738:738:738))
        (PORT datac (1231:1231:1231) (1456:1456:1456))
        (PORT datad (646:646:646) (753:753:753))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (801:801:801) (852:852:852))
        (PORT clk (1092:1092:1092) (1109:1109:1109))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_st)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (903:903:903))
        (PORT sclr (814:814:814) (764:764:764))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|end_begintransfer\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (145:145:145))
        (PORT datab (129:129:129) (157:157:157))
        (PORT datad (1291:1291:1291) (1518:1518:1518))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1111:1111:1111))
        (PORT d[0] (1085:1085:1085) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1112:1112:1112))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|end_begintransfer)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (895:895:895) (898:898:898))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1112:1112:1112))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|av_waitrequest\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (166:166:166) (227:227:227))
        (PORT datab (157:157:157) (210:210:210))
        (PORT datac (838:838:838) (983:983:983))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1112:1112:1112))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|av_waitrequest\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (391:391:391))
        (PORT datab (164:164:164) (221:221:221))
        (PORT datac (155:155:155) (210:210:210))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1112:1112:1112))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_stall\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (439:439:439))
        (PORT datab (165:165:165) (222:222:222))
        (PORT datac (670:670:670) (778:778:778))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src9_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (803:803:803))
        (PORT datab (707:707:707) (825:825:825))
        (PORT datac (679:679:679) (781:781:781))
        (PORT datad (855:855:855) (993:993:993))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (772:772:772) (913:913:913))
        (PORT d[1] (2365:2365:2365) (2697:2697:2697))
        (PORT d[2] (1568:1568:1568) (1798:1798:1798))
        (PORT d[3] (1279:1279:1279) (1471:1471:1471))
        (PORT d[4] (1820:1820:1820) (2091:2091:2091))
        (PORT d[5] (1237:1237:1237) (1437:1437:1437))
        (PORT d[6] (1779:1779:1779) (2079:2079:2079))
        (PORT d[7] (1751:1751:1751) (2001:2001:2001))
        (PORT d[8] (1093:1093:1093) (1273:1273:1273))
        (PORT d[9] (2278:2278:2278) (2624:2624:2624))
        (PORT d[10] (955:955:955) (1122:1122:1122))
        (PORT d[11] (734:734:734) (855:855:855))
        (PORT d[12] (753:753:753) (886:886:886))
        (PORT clk (1058:1058:1058) (1080:1080:1080))
        (PORT ena (2086:2086:2086) (2313:2313:2313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1080:1080:1080))
        (PORT d[0] (2086:2086:2086) (2313:2313:2313))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (153:153:153))
        (PORT datab (587:587:587) (689:689:689))
        (PORT datac (548:548:548) (628:628:628))
        (PORT datad (364:364:364) (425:425:425))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1059:1059:1059) (1081:1081:1081))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (889:889:889) (893:893:893))
        (PORT ena (633:633:633) (676:676:676))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (352:352:352) (426:426:426))
        (PORT datad (335:335:335) (399:399:399))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1059:1059:1059) (1081:1081:1081))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1059:1059:1059) (1081:1081:1081))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (102:102:102) (123:123:123))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (887:887:887) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (827:827:827) (955:955:955))
        (PORT clk (1095:1095:1095) (1112:1112:1112))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (361:361:361))
        (PORT datab (143:143:143) (191:191:191))
        (PORT datac (192:192:192) (236:236:236))
        (PORT datad (186:186:186) (223:223:223))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (939:939:939) (1097:1097:1097))
        (PORT d[1] (569:569:569) (678:678:678))
        (PORT d[2] (590:590:590) (700:700:700))
        (PORT d[3] (564:564:564) (671:671:671))
        (PORT d[4] (2082:2082:2082) (2369:2369:2369))
        (PORT d[5] (587:587:587) (695:695:695))
        (PORT d[6] (870:870:870) (1015:1015:1015))
        (PORT d[7] (690:690:690) (806:806:806))
        (PORT d[8] (602:602:602) (711:711:711))
        (PORT d[9] (576:576:576) (683:683:683))
        (PORT d[10] (1159:1159:1159) (1366:1366:1366))
        (PORT d[11] (1037:1037:1037) (1200:1200:1200))
        (PORT d[12] (669:669:669) (772:772:772))
        (PORT clk (1093:1093:1093) (1110:1110:1110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|src_data\[53\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (428:428:428))
        (PORT datab (684:684:684) (794:794:794))
        (PORT datac (691:691:691) (804:804:804))
        (PORT datad (333:333:333) (401:401:401))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1462:1462:1462) (1606:1606:1606))
        (PORT clk (1093:1093:1093) (1110:1110:1110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_translator\|wait_latency_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (399:399:399))
        (PORT datab (660:660:660) (765:765:765))
        (PORT datac (1361:1361:1361) (1606:1606:1606))
        (PORT datad (193:193:193) (231:231:231))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1112:1112:1112))
        (PORT d[0] (1746:1746:1746) (1899:1899:1899))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_stats\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (404:404:404))
        (PORT datab (658:658:658) (763:763:763))
        (PORT datac (290:290:290) (335:335:335))
        (PORT datad (154:154:154) (199:199:199))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1113:1113:1113))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1113:1113:1113))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1113:1113:1113))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (207:207:207))
        (PORT datab (120:120:120) (150:150:150))
        (PORT datad (96:96:96) (117:117:117))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1113:1113:1113))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (887:887:887) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_agent\|cp_ready\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (142:142:142))
        (PORT datab (145:145:145) (197:197:197))
        (PORT datac (1360:1360:1360) (1606:1606:1606))
        (PORT datad (199:199:199) (243:243:243))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (922:922:922) (1076:1076:1076))
        (PORT d[1] (2508:2508:2508) (2861:2861:2861))
        (PORT d[2] (1569:1569:1569) (1800:1800:1800))
        (PORT d[3] (1280:1280:1280) (1472:1472:1472))
        (PORT d[4] (753:753:753) (886:886:886))
        (PORT d[5] (1225:1225:1225) (1418:1418:1418))
        (PORT d[6] (1805:1805:1805) (2113:2113:2113))
        (PORT d[7] (1916:1916:1916) (2187:2187:2187))
        (PORT d[8] (1256:1256:1256) (1458:1458:1458))
        (PORT d[9] (714:714:714) (862:862:862))
        (PORT d[10] (939:939:939) (1097:1097:1097))
        (PORT d[11] (1241:1241:1241) (1429:1429:1429))
        (PORT d[12] (1117:1117:1117) (1311:1311:1311))
        (PORT clk (1059:1059:1059) (1081:1081:1081))
        (PORT ena (2105:2105:2105) (2337:2337:2337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1059:1059:1059) (1081:1081:1081))
        (PORT d[0] (2105:2105:2105) (2337:2337:2337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1060:1060:1060) (1082:1082:1082))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (259:259:259))
        (PORT datab (111:111:111) (143:143:143))
        (PORT datac (299:299:299) (345:345:345))
        (PORT datad (146:146:146) (190:190:190))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1060:1060:1060) (1082:1082:1082))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (887:887:887) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (151:151:151) (203:203:203))
        (PORT datac (130:130:130) (177:177:177))
        (PORT datad (147:147:147) (191:191:191))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1060:1060:1060) (1082:1082:1082))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1172:1172:1172) (1342:1342:1342))
        (PORT clk (1086:1086:1086) (1104:1104:1104))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_agent_rsp_fifo\|mem_used\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (260:260:260))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (291:291:291) (336:336:336))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (887:887:887) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (128:128:128) (176:176:176))
        (PORT datad (140:140:140) (182:182:182))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1200:1200:1200) (1377:1377:1377))
        (PORT d[1] (768:768:768) (905:905:905))
        (PORT d[2] (913:913:913) (1059:1059:1059))
        (PORT d[3] (2284:2284:2284) (2673:2673:2673))
        (PORT d[4] (1739:1739:1739) (1979:1979:1979))
        (PORT d[5] (757:757:757) (884:884:884))
        (PORT d[6] (1200:1200:1200) (1393:1393:1393))
        (PORT d[7] (1152:1152:1152) (1333:1333:1333))
        (PORT d[8] (791:791:791) (928:928:928))
        (PORT d[9] (1983:1983:1983) (2347:2347:2347))
        (PORT d[10] (1158:1158:1158) (1361:1361:1361))
        (PORT d[11] (1489:1489:1489) (1705:1705:1705))
        (PORT d[12] (1798:1798:1798) (2098:2098:2098))
        (PORT clk (1084:1084:1084) (1102:1102:1102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1648:1648:1648) (1848:1848:1848))
        (PORT clk (1084:1084:1084) (1102:1102:1102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1086:1086:1086) (1104:1104:1104))
        (PORT d[0] (1932:1932:1932) (2141:2141:2141))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (259:259:259))
        (PORT datab (110:110:110) (142:142:142))
        (PORT datac (297:297:297) (343:343:343))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1087:1087:1087) (1105:1105:1105))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (202:202:202))
        (PORT datab (150:150:150) (202:202:202))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1087:1087:1087) (1105:1105:1105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (887:887:887) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1087:1087:1087) (1105:1105:1105))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_translator\|wait_latency_counter\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (296:296:296) (342:342:342))
        (PORT datad (149:149:149) (194:194:194))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (142:142:142))
        (PORT datab (120:120:120) (150:150:150))
        (PORT datad (131:131:131) (174:174:174))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1087:1087:1087) (1105:1105:1105))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (887:887:887) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1289:1289:1289) (1491:1491:1491))
        (PORT d[1] (2306:2306:2306) (2633:2633:2633))
        (PORT d[2] (1380:1380:1380) (1584:1584:1584))
        (PORT d[3] (1104:1104:1104) (1278:1278:1278))
        (PORT d[4] (1644:1644:1644) (1895:1895:1895))
        (PORT d[5] (1707:1707:1707) (1975:1975:1975))
        (PORT d[6] (1596:1596:1596) (1870:1870:1870))
        (PORT d[7] (1564:1564:1564) (1787:1787:1787))
        (PORT d[8] (919:919:919) (1072:1072:1072))
        (PORT d[9] (2099:2099:2099) (2422:2422:2422))
        (PORT d[10] (936:936:936) (1095:1095:1095))
        (PORT d[11] (892:892:892) (1031:1031:1031))
        (PORT d[12] (959:959:959) (1132:1132:1132))
        (PORT clk (1051:1051:1051) (1072:1072:1072))
        (PORT ena (1731:1731:1731) (1907:1907:1907))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (693:693:693) (826:826:826))
        (PORT datac (674:674:674) (784:784:784))
        (PORT datad (316:316:316) (374:374:374))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1051:1051:1051) (1072:1072:1072))
        (PORT d[0] (1731:1731:1731) (1907:1907:1907))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (206:206:206))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (293:293:293) (338:338:338))
        (PORT datad (151:151:151) (196:196:196))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1052:1052:1052) (1073:1073:1073))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (256:256:256))
        (PORT datab (144:144:144) (197:197:197))
        (PORT datac (1360:1360:1360) (1605:1605:1605))
        (PORT datad (153:153:153) (198:198:198))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1052:1052:1052) (1073:1073:1073))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (269:269:269) (303:303:303))
        (PORT datad (186:186:186) (217:217:217))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1052:1052:1052) (1073:1073:1073))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (205:205:205) (248:248:248))
        (PORT datac (191:191:191) (235:235:235))
        (PORT datad (318:318:318) (362:362:362))
        (IOPATH datab combout (166:166:166) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[12\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (742:742:742))
        (PORT datab (642:642:642) (745:745:745))
        (PORT datac (905:905:905) (1023:1023:1023))
        (PORT datad (323:323:323) (392:392:392))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (889:889:889) (893:893:893))
        (PORT ena (421:421:421) (448:448:448))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[12\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (1012:1012:1012))
        (PORT datab (337:337:337) (415:415:415))
        (PORT datac (575:575:575) (645:645:645))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (260:260:260))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (192:192:192) (236:236:236))
        (PORT datad (186:186:186) (224:224:224))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (471:471:471) (559:559:559))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|arb\|top_priority_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (89:89:89) (110:110:110))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (889:889:889) (893:893:893))
        (PORT ena (421:421:421) (448:448:448))
=======
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (270:270:270))
        (PORT datab (208:208:208) (252:252:252))
        (PORT datad (187:187:187) (224:224:224))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_009\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (913:913:913))
        (PORT asdata (267:267:267) (286:286:286))
        (PORT clrn (889:889:889) (893:893:893))
        (PORT ena (633:633:633) (676:676:676))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (149:149:149))
        (PORT datab (584:584:584) (687:687:687))
        (PORT datac (301:301:301) (352:352:352))
        (PORT datad (360:360:360) (421:421:421))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (159:159:159))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (406:406:406))
        (PORT datab (588:588:588) (691:691:691))
        (PORT datac (514:514:514) (609:609:609))
        (PORT datad (365:365:365) (427:427:427))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (782:782:782))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (323:323:323) (373:373:373))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_stall\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (166:166:166) (226:226:226))
        (PORT datab (157:157:157) (210:210:210))
        (PORT datac (508:508:508) (592:592:592))
        (PORT datad (150:150:150) (195:195:195))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_stall)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (571:571:571))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (182:182:182) (217:217:217))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_write)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (895:895:895) (898:898:898))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (918:918:918))
        (PORT asdata (293:293:293) (332:332:332))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_agent\|cp_valid)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (284:284:284))
        (PORT datab (165:165:165) (221:221:221))
        (PORT datac (156:156:156) (211:211:211))
        (PORT datad (130:130:130) (169:169:169))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_valid\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (259:259:259))
        (PORT datab (577:577:577) (681:681:681))
        (PORT datac (95:95:95) (119:119:119))
        (PORT datad (515:515:515) (601:601:601))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (715:715:715))
        (PORT datab (450:450:450) (522:522:522))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (914:914:914))
        (PORT asdata (268:268:268) (288:288:288))
        (PORT clrn (897:897:897) (900:900:900))
        (PORT ena (1083:1083:1083) (1178:1178:1178))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (286:286:286))
        (PORT datab (450:450:450) (521:521:521))
        (PORT datac (603:603:603) (690:690:690))
        (PORT datad (197:197:197) (241:241:241))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (530:530:530) (610:610:610))
        (PORT clk (1100:1100:1100) (1118:1118:1118))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (624:624:624) (724:724:724))
        (PORT datac (362:362:362) (429:429:429))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2969:2969:2969) (3389:3389:3389))
        (PORT d[1] (1202:1202:1202) (1427:1427:1427))
        (PORT d[2] (955:955:955) (1092:1092:1092))
        (PORT d[3] (1683:1683:1683) (1976:1976:1976))
        (PORT d[4] (2517:2517:2517) (2856:2856:2856))
        (PORT d[5] (3038:3038:3038) (3486:3486:3486))
        (PORT d[6] (1819:1819:1819) (2124:2124:2124))
        (PORT d[7] (997:997:997) (1150:1150:1150))
        (PORT d[8] (973:973:973) (1112:1112:1112))
        (PORT d[9] (1737:1737:1737) (2042:2042:2042))
        (PORT d[10] (1379:1379:1379) (1624:1624:1624))
        (PORT d[11] (2284:2284:2284) (2595:2595:2595))
        (PORT d[12] (2064:2064:2064) (2394:2394:2394))
        (PORT clk (1098:1098:1098) (1116:1116:1116))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|fifo_rd\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (434:434:434))
        (PORT datab (120:120:120) (154:154:154))
        (PORT datac (674:674:674) (789:789:789))
        (PORT datad (513:513:513) (602:602:602))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (287:287:287))
        (PORT datab (607:607:607) (708:708:708))
        (PORT datac (141:141:141) (187:187:187))
        (PORT datad (142:142:142) (184:184:184))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (140:140:140))
        (PORT datab (365:365:365) (436:436:436))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1047:1047:1047) (1118:1118:1118))
        (PORT clk (1098:1098:1098) (1116:1116:1116))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1118:1118:1118))
        (PORT d[0] (1342:1342:1342) (1426:1426:1426))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|the_nios_jtag_uart_0_scfifo_r\|rfifo\|auto_generated\|dpfifo\|fifo_state\|b_full)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (886:886:886) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1119:1119:1119))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|t_dav)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (922:922:922))
        (PORT asdata (793:793:793) (883:883:883))
        (PORT clrn (898:898:898) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1119:1119:1119))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1119:1119:1119))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|tck_t_dav\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (360:360:360) (432:432:432))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1119:1119:1119))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|tck_t_dav)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (926:926:926))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1062:1062:1062) (1181:1181:1181))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write_stalled\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (849:849:849))
        (PORT datab (230:230:230) (286:286:286))
        (PORT datad (352:352:352) (419:419:419))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1937:1937:1937) (2222:2222:2222))
        (PORT d[1] (744:744:744) (861:861:861))
        (PORT d[2] (1471:1471:1471) (1676:1676:1676))
        (PORT d[3] (723:723:723) (838:838:838))
        (PORT d[4] (1525:1525:1525) (1745:1745:1745))
        (PORT d[5] (1265:1265:1265) (1454:1454:1454))
        (PORT d[6] (1434:1434:1434) (1705:1705:1705))
        (PORT d[7] (1536:1536:1536) (1755:1755:1755))
        (PORT d[8] (1364:1364:1364) (1613:1613:1613))
        (PORT d[9] (778:778:778) (903:903:903))
        (PORT d[10] (1169:1169:1169) (1337:1337:1337))
        (PORT d[11] (1435:1435:1435) (1660:1660:1660))
        (PORT d[12] (1363:1363:1363) (1564:1564:1564))
        (PORT clk (1065:1065:1065) (1086:1086:1086))
        (PORT ena (919:919:919) (982:982:982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (1086:1086:1086))
        (PORT d[0] (919:919:919) (982:982:982))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|write_stalled)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (926:926:926))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1063:1063:1063) (1181:1181:1181))
        (PORT ena (586:586:586) (622:622:622))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|t_ena\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (430:430:430))
        (PORT datab (380:380:380) (466:466:466))
        (PORT datac (137:137:137) (181:181:181))
        (PORT datad (133:133:133) (172:172:172))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1066:1066:1066) (1087:1087:1087))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1066:1066:1066) (1087:1087:1087))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|t_ena\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (481:481:481))
        (PORT datab (107:107:107) (136:136:136))
        (PORT datac (127:127:127) (173:173:173))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1066:1066:1066) (1087:1087:1087))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (542:542:542) (633:633:633))
        (PORT clk (1102:1102:1102) (1119:1119:1119))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|t_ena)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (922:922:922))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2782:2782:2782) (3176:3176:3176))
        (PORT d[1] (1032:1032:1032) (1234:1234:1234))
        (PORT d[2] (800:800:800) (914:914:914))
        (PORT d[3] (1663:1663:1663) (1953:1953:1953))
        (PORT d[4] (2493:2493:2493) (2826:2826:2826))
        (PORT d[5] (3041:3041:3041) (3492:3492:3492))
        (PORT d[6] (2604:2604:2604) (3000:3000:3000))
        (PORT d[7] (805:805:805) (928:928:928))
        (PORT d[8] (1126:1126:1126) (1283:1283:1283))
        (PORT d[9] (1566:1566:1566) (1847:1847:1847))
        (PORT d[10] (1171:1171:1171) (1391:1391:1391))
        (PORT d[11] (2470:2470:2470) (2809:2809:2809))
        (PORT d[12] (2072:2072:2072) (2397:2397:2397))
        (PORT clk (1100:1100:1100) (1117:1117:1117))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|wr_rfifo)
    (DELAY
      (ABSOLUTE
        (PORT datac (589:589:589) (682:682:682))
        (PORT datad (142:142:142) (185:185:185))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (750:750:750) (791:791:791))
        (PORT clk (1100:1100:1100) (1117:1117:1117))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (797:797:797))
        (PORT datad (463:463:463) (527:527:527))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1119:1119:1119))
        (PORT d[0] (1034:1034:1034) (1084:1084:1084))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (904:904:904))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (887:887:887) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[2\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (PORT datab (503:503:503) (589:589:589))
        (PORT datac (364:364:364) (418:418:418))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1120:1120:1120))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1120:1120:1120))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[2\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (737:737:737))
        (PORT datab (343:343:343) (398:398:398))
        (PORT datac (1134:1134:1134) (1300:1300:1300))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1120:1120:1120))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[2\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (628:628:628))
        (PORT datab (869:869:869) (1008:1008:1008))
        (PORT datac (475:475:475) (560:560:560))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1120:1120:1120))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[2\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (898:898:898) (1068:1068:1068))
        (PORT datac (306:306:306) (363:363:363))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[2\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (675:675:675))
        (PORT datab (494:494:494) (583:583:583))
        (PORT datac (747:747:747) (875:875:875))
        (PORT datad (295:295:295) (339:339:339))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1642:1642:1642) (1892:1892:1892))
        (PORT d[1] (914:914:914) (1069:1069:1069))
        (PORT d[2] (1476:1476:1476) (1679:1679:1679))
        (PORT d[3] (716:716:716) (831:831:831))
        (PORT d[4] (1643:1643:1643) (1902:1902:1902))
        (PORT d[5] (1439:1439:1439) (1649:1649:1649))
        (PORT d[6] (1603:1603:1603) (1898:1898:1898))
        (PORT d[7] (1545:1545:1545) (1765:1765:1765))
        (PORT d[8] (1558:1558:1558) (1836:1836:1836))
        (PORT d[9] (791:791:791) (927:927:927))
        (PORT d[10] (830:830:830) (950:950:950))
        (PORT d[11] (1619:1619:1619) (1869:1869:1869))
        (PORT d[12] (1995:1995:1995) (2315:2315:2315))
        (PORT clk (1066:1066:1066) (1087:1087:1087))
        (PORT ena (913:913:913) (980:980:980))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1066:1066:1066) (1087:1087:1087))
        (PORT d[0] (913:913:913) (980:980:980))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (902:902:902))
        (PORT ena (925:925:925) (1008:1008:1008))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_ld\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (618:618:618))
        (PORT datac (498:498:498) (596:596:596))
        (PORT datad (622:622:622) (716:716:716))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1088:1088:1088))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1088:1088:1088))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_ld\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (613:613:613))
        (PORT datab (657:657:657) (773:773:773))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1088:1088:1088))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_ld)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_logic_op_raw\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1387:1387:1387) (1644:1644:1644))
        (PORT datab (651:651:651) (756:756:756))
        (PORT datac (635:635:635) (749:749:749))
        (PORT datad (462:462:462) (536:536:536))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (797:797:797) (938:938:938))
        (PORT clk (1096:1096:1096) (1113:1113:1113))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_compare_op\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~98)
    (DELAY
      (ABSOLUTE
        (PORT datad (502:502:502) (598:598:598))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_compare_op\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (904:904:904))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[9\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (650:650:650))
        (PORT datab (629:629:629) (742:742:742))
        (PORT datac (373:373:373) (453:453:453))
        (PORT datad (501:501:501) (593:593:593))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (732:732:732) (860:860:860))
        (PORT d[1] (761:761:761) (903:903:903))
        (PORT d[2] (414:414:414) (491:491:491))
        (PORT d[3] (400:400:400) (477:477:477))
        (PORT d[4] (2100:2100:2100) (2389:2389:2389))
        (PORT d[5] (792:792:792) (937:937:937))
        (PORT d[6] (1109:1109:1109) (1285:1285:1285))
        (PORT d[7] (417:417:417) (498:498:498))
        (PORT d[8] (632:632:632) (730:730:730))
        (PORT d[9] (420:420:420) (497:497:497))
        (PORT d[10] (1314:1314:1314) (1534:1534:1534))
        (PORT d[11] (1211:1211:1211) (1393:1393:1393))
        (PORT d[12] (1163:1163:1163) (1337:1337:1337))
        (PORT clk (1094:1094:1094) (1111:1111:1111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (515:515:515) (535:535:535))
        (PORT clk (1094:1094:1094) (1111:1111:1111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1113:1113:1113))
        (PORT d[0] (799:799:799) (828:828:828))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (140:140:140))
        (PORT datab (109:109:109) (139:139:139))
        (PORT datac (178:178:178) (216:216:216))
        (PORT datad (431:431:431) (494:494:494))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1114:1114:1114))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[11\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (797:797:797))
        (PORT datab (885:885:885) (1019:1019:1019))
        (PORT datac (405:405:405) (455:455:455))
        (PORT datad (611:611:611) (724:724:724))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1114:1114:1114))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[11\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (791:791:791))
        (PORT datab (650:650:650) (766:766:766))
        (PORT datac (476:476:476) (562:562:562))
        (PORT datad (483:483:483) (572:572:572))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1114:1114:1114))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1114:1114:1114))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (391:391:391))
        (PORT datab (360:360:360) (428:428:428))
        (PORT datac (472:472:472) (540:540:540))
        (PORT datad (336:336:336) (392:392:392))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (593:593:593))
        (PORT datab (523:523:523) (630:630:630))
        (PORT datac (569:569:569) (665:665:665))
        (PORT datad (472:472:472) (559:559:559))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (949:949:949) (1109:1109:1109))
        (PORT d[1] (2539:2539:2539) (2892:2892:2892))
        (PORT d[2] (1749:1749:1749) (2004:2004:2004))
        (PORT d[3] (943:943:943) (1094:1094:1094))
        (PORT d[4] (590:590:590) (701:701:701))
        (PORT d[5] (1416:1416:1416) (1640:1640:1640))
        (PORT d[6] (1800:1800:1800) (2103:2103:2103))
        (PORT d[7] (1937:1937:1937) (2214:2214:2214))
        (PORT d[8] (1280:1280:1280) (1489:1489:1489))
        (PORT d[9] (897:897:897) (1063:1063:1063))
        (PORT d[10] (1113:1113:1113) (1296:1296:1296))
        (PORT d[11] (898:898:898) (1045:1045:1045))
        (PORT d[12] (971:971:971) (1149:1149:1149))
        (PORT clk (1060:1060:1060) (1082:1082:1082))
        (PORT ena (2258:2258:2258) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1060:1060:1060) (1082:1082:1082))
        (PORT d[0] (2258:2258:2258) (2505:2505:2505))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[5\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (883:883:883))
        (PORT datab (525:525:525) (632:632:632))
        (PORT datac (476:476:476) (560:560:560))
        (PORT datad (475:475:475) (562:562:562))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1083:1083:1083))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (197:197:197) (235:235:235))
        (PORT datab (350:350:350) (415:415:415))
        (PORT datac (304:304:304) (342:342:342))
        (PORT datad (331:331:331) (386:386:386))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (597:597:597))
        (PORT datab (116:116:116) (144:144:144))
        (PORT datac (301:301:301) (343:343:343))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1083:1083:1083))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1083:1083:1083))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[13\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (746:746:746))
        (PORT datab (774:774:774) (876:876:876))
        (PORT datad (628:628:628) (720:720:720))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (506:506:506))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (91:91:91) (114:114:114))
        (PORT datad (537:537:537) (627:627:627))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (366:366:366))
        (PORT datab (192:192:192) (229:229:229))
        (PORT datac (307:307:307) (358:358:358))
        (PORT datad (161:161:161) (189:189:189))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (779:779:779) (925:925:925))
        (PORT clk (1096:1096:1096) (1113:1113:1113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (927:927:927) (1081:1081:1081))
        (PORT d[1] (768:768:768) (910:910:910))
        (PORT d[2] (547:547:547) (648:648:648))
        (PORT d[3] (398:398:398) (465:465:465))
        (PORT d[4] (2115:2115:2115) (2411:2411:2411))
        (PORT d[5] (597:597:597) (706:706:706))
        (PORT d[6] (1125:1125:1125) (1305:1305:1305))
        (PORT d[7] (675:675:675) (789:789:789))
        (PORT d[8] (789:789:789) (903:903:903))
        (PORT d[9] (699:699:699) (806:806:806))
        (PORT d[10] (1313:1313:1313) (1538:1538:1538))
        (PORT d[11] (1208:1208:1208) (1392:1392:1392))
        (PORT d[12] (1164:1164:1164) (1338:1338:1338))
        (PORT clk (1094:1094:1094) (1111:1111:1111))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (219:219:219))
        (PORT datab (117:117:117) (146:146:146))
        (PORT datac (104:104:104) (126:126:126))
        (PORT datad (103:103:103) (119:119:119))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (142:142:142))
        (PORT datab (111:111:111) (142:142:142))
        (PORT datac (177:177:177) (205:205:205))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1612:1612:1612) (1770:1770:1770))
        (PORT clk (1094:1094:1094) (1111:1111:1111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1113:1113:1113))
        (PORT d[0] (1896:1896:1896) (2063:2063:2063))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (149:149:149))
        (PORT datab (109:109:109) (139:139:139))
        (PORT datac (103:103:103) (124:124:124))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1114:1114:1114))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal127\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (626:626:626))
        (PORT datab (656:656:656) (760:760:760))
        (PORT datac (169:169:169) (202:202:202))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1114:1114:1114))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_cmp_result\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (547:547:547))
        (PORT datab (347:347:347) (412:412:412))
        (PORT datac (434:434:434) (510:510:510))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1114:1114:1114))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_cmp_result\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (PORT datab (484:484:484) (564:564:564))
        (PORT datac (434:434:434) (510:510:510))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1114:1114:1114))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_cmp_result)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (130:130:130) (171:171:171))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal132\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (633:633:633) (747:747:747))
        (PORT datac (732:732:732) (864:864:864))
        (PORT datad (607:607:607) (707:707:707))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (933:933:933) (1089:1089:1089))
        (PORT d[1] (2540:2540:2540) (2902:2902:2902))
        (PORT d[2] (1574:1574:1574) (1808:1808:1808))
        (PORT d[3] (931:931:931) (1077:1077:1077))
        (PORT d[4] (575:575:575) (678:678:678))
        (PORT d[5] (1402:1402:1402) (1624:1624:1624))
        (PORT d[6] (1812:1812:1812) (2122:2122:2122))
        (PORT d[7] (1933:1933:1933) (2207:2207:2207))
        (PORT d[8] (1272:1272:1272) (1480:1480:1480))
        (PORT d[9] (712:712:712) (852:852:852))
        (PORT d[10] (953:953:953) (1118:1118:1118))
        (PORT d[11] (1246:1246:1246) (1435:1435:1435))
        (PORT d[12] (962:962:962) (1136:1136:1136))
        (PORT clk (1060:1060:1060) (1081:1081:1081))
        (PORT ena (2095:2095:2095) (2322:2322:2322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1060:1060:1060) (1081:1081:1081))
        (PORT d[0] (2095:2095:2095) (2322:2322:2322))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_estatus_reg_inst_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (498:498:498))
        (PORT datab (522:522:522) (625:625:625))
        (PORT datac (504:504:504) (597:597:597))
        (PORT datad (103:103:103) (126:126:126))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1082:1082:1082))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_estatus_reg_inst_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (200:200:200))
        (PORT datab (467:467:467) (553:553:553))
        (PORT datac (471:471:471) (556:556:556))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1082:1082:1082))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_estatus_reg_inst_nxt\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (489:489:489) (582:582:582))
        (PORT datac (141:141:141) (188:188:188))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1082:1082:1082))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_estatus_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
        (PORT ena (1254:1254:1254) (1406:1406:1406))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[13\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (889:889:889))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (456:456:456) (520:520:520))
        (PORT datad (629:629:629) (721:721:721))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_wrctl_bstatus\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (497:497:497))
        (PORT datab (522:522:522) (625:625:625))
        (PORT datac (505:505:505) (598:598:598))
        (PORT datad (104:104:104) (127:127:127))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (104:104:104) (122:122:122))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_bstatus_reg_inst_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (468:468:468))
        (PORT datab (139:139:139) (192:192:192))
        (PORT datac (452:452:452) (532:532:532))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_bstatus_reg_inst_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (467:467:467))
        (PORT datac (145:145:145) (194:194:194))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_bstatus_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
        (PORT ena (1254:1254:1254) (1406:1406:1406))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_control_rd_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (195:195:195))
        (PORT datab (521:521:521) (619:619:619))
        (PORT datac (129:129:129) (176:176:176))
        (PORT datad (508:508:508) (602:602:602))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal132\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (522:522:522) (625:625:625))
        (PORT datac (500:500:500) (593:593:593))
        (PORT datad (102:102:102) (125:125:125))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_control_rd_data\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (108:108:108) (138:138:138))
        (PORT datac (145:145:145) (194:194:194))
        (PORT datad (102:102:102) (124:124:124))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_control_rd_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (432:432:432))
        (PORT datab (376:376:376) (452:452:452))
        (PORT datac (129:129:129) (170:170:170))
        (PORT datad (368:368:368) (445:445:445))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (157:157:157))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (637:637:637))
        (PORT datab (426:426:426) (519:519:519))
        (PORT datac (508:508:508) (579:579:579))
        (PORT datad (383:383:383) (470:470:470))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|data_received\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|rx\|data_received\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (900:900:900))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (742:742:742) (808:808:808))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE uart1\|rx\|wire_data_in\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (437:437:437) (534:534:534))
        (PORT datad (129:129:129) (169:169:169))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE uart1\|rx\|wire_data_in\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (896:896:896))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (353:353:353) (378:378:378))
        (PORT sload (709:709:709) (813:813:813))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_rx\|read_mux_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT datac (920:920:920) (1064:1064:1064))
        (PORT datad (194:194:194) (242:242:242))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1445:1445:1445) (1692:1692:1692))
        (PORT clk (1094:1094:1094) (1112:1112:1112))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rs232_rx\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (899:899:899))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (882:882:882) (886:886:886))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (904:904:904))
        (PORT asdata (529:529:529) (593:593:593))
        (PORT clrn (886:886:886) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|av_readdata\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (200:200:200) (241:241:241))
        (PORT datac (538:538:538) (640:640:640))
        (PORT datad (212:212:212) (261:261:261))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1028:1028:1028) (1185:1185:1185))
        (PORT d[1] (961:961:961) (1129:1129:1129))
        (PORT d[2] (1094:1094:1094) (1270:1270:1270))
        (PORT d[3] (2073:2073:2073) (2424:2424:2424))
        (PORT d[4] (1749:1749:1749) (1992:1992:1992))
        (PORT d[5] (1262:1262:1262) (1446:1446:1446))
        (PORT d[6] (1387:1387:1387) (1599:1599:1599))
        (PORT d[7] (1043:1043:1043) (1206:1206:1206))
        (PORT d[8] (971:971:971) (1135:1135:1135))
        (PORT d[9] (1809:1809:1809) (2149:2149:2149))
        (PORT d[10] (1129:1129:1129) (1329:1329:1329))
        (PORT d[11] (893:893:893) (1038:1038:1038))
        (PORT d[12] (1789:1789:1789) (2092:2092:2092))
        (PORT clk (1092:1092:1092) (1110:1110:1110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1467:1467:1467) (1652:1652:1652))
        (PORT clk (1092:1092:1092) (1110:1110:1110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1112:1112:1112))
        (PORT d[0] (1740:1740:1740) (1928:1928:1928))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (890:890:890) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1113:1113:1113))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1113:1113:1113))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (197:197:197))
        (PORT datab (204:204:204) (240:240:240))
        (PORT datad (105:105:105) (129:129:129))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1113:1113:1113))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (539:539:539) (595:595:595))
        (PORT sload (961:961:961) (857:857:857))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1113:1113:1113))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (910:910:910))
        (PORT asdata (655:655:655) (730:730:730))
        (PORT clrn (893:893:893) (896:896:896))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (742:742:742))
        (PORT datab (486:486:486) (564:564:564))
        (PORT datac (470:470:470) (549:549:549))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1100:1100:1100) (1277:1277:1277))
        (PORT d[1] (2001:2001:2001) (2297:2297:2297))
        (PORT d[2] (1573:1573:1573) (1810:1810:1810))
        (PORT d[3] (1301:1301:1301) (1496:1496:1496))
        (PORT d[4] (1105:1105:1105) (1286:1286:1286))
        (PORT d[5] (1533:1533:1533) (1777:1777:1777))
        (PORT d[6] (1266:1266:1266) (1498:1498:1498))
        (PORT d[7] (1542:1542:1542) (1761:1761:1761))
        (PORT d[8] (1582:1582:1582) (1824:1824:1824))
        (PORT d[9] (2088:2088:2088) (2411:2411:2411))
        (PORT d[10] (1674:1674:1674) (1917:1917:1917))
        (PORT d[11] (1193:1193:1193) (1368:1368:1368))
        (PORT d[12] (1609:1609:1609) (1870:1870:1870))
        (PORT clk (1058:1058:1058) (1080:1080:1080))
        (PORT ena (1429:1429:1429) (1566:1566:1566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1080:1080:1080))
        (PORT d[0] (1429:1429:1429) (1566:1566:1566))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (354:354:354))
        (PORT datab (729:729:729) (834:834:834))
        (PORT datac (1099:1099:1099) (1267:1267:1267))
        (PORT datad (191:191:191) (223:223:223))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1059:1059:1059) (1081:1081:1081))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_stats\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (627:627:627))
        (PORT datab (353:353:353) (427:427:427))
        (PORT datac (536:536:536) (633:633:633))
        (PORT datad (334:334:334) (399:399:399))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1059:1059:1059) (1081:1081:1081))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_stats\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (145:145:145))
        (PORT datab (145:145:145) (199:199:199))
        (PORT datac (139:139:139) (185:185:185))
        (PORT datad (161:161:161) (187:187:187))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_stats\|data_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (796:796:796) (921:921:921))
        (PORT datad (340:340:340) (399:399:399))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1059:1059:1059) (1081:1081:1081))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_stats\|data_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (900:900:900))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1618:1618:1618) (1882:1882:1882))
        (PORT clk (1088:1088:1088) (1106:1106:1106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_stats\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (580:580:580))
        (PORT datad (210:210:210) (261:261:261))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (548:548:548) (645:645:645))
        (PORT d[1] (780:780:780) (923:923:923))
        (PORT d[2] (919:919:919) (1070:1070:1070))
        (PORT d[3] (2280:2280:2280) (2666:2666:2666))
        (PORT d[4] (1933:1933:1933) (2205:2205:2205))
        (PORT d[5] (763:763:763) (890:890:890))
        (PORT d[6] (1828:1828:1828) (2106:2106:2106))
        (PORT d[7] (898:898:898) (1053:1053:1053))
        (PORT d[8] (784:784:784) (919:919:919))
        (PORT d[9] (1975:1975:1975) (2335:2335:2335))
        (PORT d[10] (1152:1152:1152) (1349:1349:1349))
        (PORT d[11] (859:859:859) (995:995:995))
        (PORT d[12] (1785:1785:1785) (2080:2080:2080))
        (PORT clk (1086:1086:1086) (1104:1104:1104))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (891:891:891) (897:897:897))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1415:1415:1415) (1565:1565:1565))
        (PORT clk (1086:1086:1086) (1104:1104:1104))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|data_out\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1106:1106:1106))
        (PORT d[0] (1689:1689:1689) (1847:1847:1847))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_crc\|data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (902:902:902))
        (PORT ena (1397:1397:1397) (1571:1571:1571))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1107:1107:1107))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1432:1432:1432) (1677:1677:1677))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1107:1107:1107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1107:1107:1107))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1107:1107:1107))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (902:902:902))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_agent_rsp_fifo\|mem\[1\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (887:887:887) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1290:1290:1290) (1494:1494:1494))
        (PORT d[1] (2183:2183:2183) (2492:2492:2492))
        (PORT d[2] (1561:1561:1561) (1794:1794:1794))
        (PORT d[3] (1107:1107:1107) (1279:1279:1279))
        (PORT d[4] (923:923:923) (1077:1077:1077))
        (PORT d[5] (1053:1053:1053) (1227:1227:1227))
        (PORT d[6] (1622:1622:1622) (1905:1905:1905))
        (PORT d[7] (1729:1729:1729) (1976:1976:1976))
        (PORT d[8] (1071:1071:1071) (1247:1247:1247))
        (PORT d[9] (2270:2270:2270) (2618:2618:2618))
        (PORT d[10] (937:937:937) (1100:1100:1100))
        (PORT d[11] (1033:1033:1033) (1193:1193:1193))
        (PORT d[12] (1780:1780:1780) (2065:2065:2065))
        (PORT clk (1053:1053:1053) (1075:1075:1075))
        (PORT ena (1908:1908:1908) (2112:2112:2112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1053:1053:1053) (1075:1075:1075))
        (PORT d[0] (1908:1908:1908) (2112:2112:2112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1076:1076:1076))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (147:147:147))
        (PORT datad (207:207:207) (255:255:255))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1076:1076:1076))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_agent_rsp_fifo\|mem\[0\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (913:913:913))
        (PORT asdata (624:624:624) (687:687:687))
        (PORT clrn (889:889:889) (894:894:894))
        (PORT ena (789:789:789) (857:857:857))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_agent_rsp_fifo\|mem\[1\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (887:887:887) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (349:349:349) (423:423:423))
        (PORT datad (208:208:208) (256:256:256))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1076:1076:1076))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (286:286:286))
        (PORT datab (952:952:952) (1080:1080:1080))
        (PORT datac (742:742:742) (835:835:835))
        (PORT datad (627:627:627) (719:719:719))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1283:1283:1283) (1510:1510:1510))
        (PORT clk (1097:1097:1097) (1115:1115:1115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1020:1020:1020) (1176:1176:1176))
        (PORT d[1] (1117:1117:1117) (1306:1306:1306))
        (PORT d[2] (1072:1072:1072) (1241:1241:1241))
        (PORT d[3] (1923:1923:1923) (2252:2252:2252))
        (PORT d[4] (1566:1566:1566) (1781:1781:1781))
        (PORT d[5] (747:747:747) (868:868:868))
        (PORT d[6] (1366:1366:1366) (1577:1577:1577))
        (PORT d[7] (1050:1050:1050) (1213:1213:1213))
        (PORT d[8] (979:979:979) (1144:1144:1144))
        (PORT d[9] (1628:1628:1628) (1942:1942:1942))
        (PORT d[10] (1139:1139:1139) (1341:1341:1341))
        (PORT d[11] (1026:1026:1026) (1184:1184:1184))
        (PORT d[12] (1763:1763:1763) (2058:2058:2058))
        (PORT clk (1095:1095:1095) (1113:1113:1113))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_stats_s1_agent_rsp_fifo\|mem\[0\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (913:913:913))
        (PORT asdata (619:619:619) (681:681:681))
        (PORT clrn (889:889:889) (894:894:894))
        (PORT ena (789:789:789) (857:857:857))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_009\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (180:180:180))
        (PORT datad (362:362:362) (432:432:432))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1273:1273:1273) (1390:1390:1390))
        (PORT clk (1095:1095:1095) (1113:1113:1113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1115:1115:1115))
        (PORT d[0] (1557:1557:1557) (1683:1683:1683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1116:1116:1116))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (887:887:887))
        (PORT datab (552:552:552) (660:660:660))
        (PORT datac (364:364:364) (438:438:438))
        (PORT datad (521:521:521) (602:602:602))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1116:1116:1116))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_read\|read_mux_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (148:148:148) (200:200:200))
        (PORT datac (1373:1373:1373) (1596:1596:1596))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1116:1116:1116))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1116:1116:1116))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rx_read\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (923:923:923))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (896:896:896) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1437:1437:1437) (1656:1656:1656))
        (PORT d[1] (1824:1824:1824) (2089:2089:2089))
        (PORT d[2] (1575:1575:1575) (1815:1815:1815))
        (PORT d[3] (1105:1105:1105) (1267:1267:1267))
        (PORT d[4] (1110:1110:1110) (1284:1284:1284))
        (PORT d[5] (1439:1439:1439) (1669:1669:1669))
        (PORT d[6] (1272:1272:1272) (1510:1510:1510))
        (PORT d[7] (1376:1376:1376) (1572:1572:1572))
        (PORT d[8] (1397:1397:1397) (1608:1608:1608))
        (PORT d[9] (1912:1912:1912) (2210:2210:2210))
        (PORT d[10] (1519:1519:1519) (1739:1739:1739))
        (PORT d[11] (1199:1199:1199) (1377:1377:1377))
        (PORT d[12] (1587:1587:1587) (1844:1844:1844))
        (PORT clk (1062:1062:1062) (1083:1083:1083))
        (PORT ena (1822:1822:1822) (2006:2006:2006))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT asdata (545:545:545) (623:623:623))
        (PORT clrn (894:894:894) (898:898:898))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1062:1062:1062) (1083:1083:1083))
        (PORT d[0] (1822:1822:1822) (2006:2006:2006))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_tx\|data_out\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (501:501:501) (583:583:583))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1084:1084:1084))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rs232_tx\|data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT ena (910:910:910) (1006:1006:1006))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rs232_tx\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT datab (484:484:484) (556:556:556))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1084:1084:1084))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1084:1084:1084))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_tx_s1_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (898:898:898))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1098:1098:1098) (1298:1298:1298))
        (PORT clk (1099:1099:1099) (1117:1117:1117))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (399:399:399))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datac (656:656:656) (764:764:764))
        (PORT datad (580:580:580) (655:655:655))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (903:903:903) (1054:1054:1054))
        (PORT d[1] (1125:1125:1125) (1309:1309:1309))
        (PORT d[2] (1206:1206:1206) (1385:1385:1385))
        (PORT d[3] (1909:1909:1909) (2230:2230:2230))
        (PORT d[4] (1407:1407:1407) (1595:1595:1595))
        (PORT d[5] (927:927:927) (1073:1073:1073))
        (PORT d[6] (1527:1527:1527) (1758:1758:1758))
        (PORT d[7] (1233:1233:1233) (1426:1426:1426))
        (PORT d[8] (1149:1149:1149) (1336:1336:1336))
        (PORT d[9] (1671:1671:1671) (1974:1974:1974))
        (PORT d[10] (1261:1261:1261) (1469:1469:1469))
        (PORT d[11] (1313:1313:1313) (1508:1508:1508))
        (PORT d[12] (1642:1642:1642) (1895:1895:1895))
        (PORT clk (1097:1097:1097) (1115:1115:1115))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src11_valid\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (741:741:741))
        (PORT datac (615:615:615) (723:723:723))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src11_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (493:493:493))
        (PORT datab (413:413:413) (496:496:496))
        (PORT datac (399:399:399) (483:483:483))
        (PORT datad (338:338:338) (396:396:396))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1459:1459:1459) (1609:1609:1609))
        (PORT clk (1097:1097:1097) (1115:1115:1115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1117:1117:1117))
        (PORT d[0] (1754:1754:1754) (1916:1916:1916))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src11_valid\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (752:752:752))
        (PORT datab (514:514:514) (603:603:603))
        (PORT datac (726:726:726) (822:822:822))
        (PORT datad (327:327:327) (371:371:371))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1118:1118:1118))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (481:481:481) (561:561:561))
        (PORT datad (337:337:337) (396:396:396))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1118:1118:1118))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT ena (424:424:424) (443:443:443))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1118:1118:1118))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|src_data\[53\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (555:555:555))
        (PORT datab (514:514:514) (603:603:603))
        (PORT datac (215:215:215) (274:274:274))
        (PORT datad (151:151:151) (195:195:195))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1118:1118:1118))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (249:249:249))
        (PORT datab (154:154:154) (202:202:202))
        (PORT datac (358:358:358) (428:428:428))
        (PORT datad (199:199:199) (238:238:238))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1264:1264:1264) (1465:1465:1465))
        (PORT d[1] (1632:1632:1632) (1871:1871:1871))
        (PORT d[2] (1493:1493:1493) (1703:1703:1703))
        (PORT d[3] (1238:1238:1238) (1422:1422:1422))
        (PORT d[4] (1285:1285:1285) (1490:1490:1490))
        (PORT d[5] (1418:1418:1418) (1641:1641:1641))
        (PORT d[6] (1138:1138:1138) (1338:1338:1338))
        (PORT d[7] (1197:1197:1197) (1363:1363:1363))
        (PORT d[8] (1236:1236:1236) (1423:1423:1423))
        (PORT d[9] (1738:1738:1738) (2013:2013:2013))
        (PORT d[10] (1216:1216:1216) (1405:1405:1405))
        (PORT d[11] (1230:1230:1230) (1413:1413:1413))
        (PORT d[12] (1119:1119:1119) (1310:1310:1310))
        (PORT clk (1064:1064:1064) (1085:1085:1085))
        (PORT ena (1632:1632:1632) (1801:1801:1801))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (895:895:895) (899:899:899))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1064:1064:1064) (1085:1085:1085))
        (PORT d[0] (1632:1632:1632) (1801:1801:1801))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (245:245:245))
        (PORT datac (358:358:358) (428:428:428))
        (PORT datad (198:198:198) (236:236:236))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_agent_rsp_fifo\|mem_used\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (302:302:302))
        (PORT datab (148:148:148) (203:203:203))
        (PORT datad (159:159:159) (186:186:186))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (1086:1086:1086))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (895:895:895) (899:899:899))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (1086:1086:1086))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (1086:1086:1086))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (190:190:190))
        (PORT datad (134:134:134) (179:179:179))
        (IOPATH dataa combout (158:158:158) (157:157:157))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (287:287:287))
        (PORT datab (1117:1117:1117) (1267:1267:1267))
        (PORT datac (948:948:948) (1064:1064:1064))
        (PORT datad (629:629:629) (721:721:721))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (243:243:243))
        (PORT datab (110:110:110) (140:140:140))
        (PORT datac (358:358:358) (428:428:428))
        (PORT datad (197:197:197) (235:235:235))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (763:763:763))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (191:191:191))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (134:134:134) (178:178:178))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (903:903:903) (908:908:908))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (895:895:895) (899:899:899))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_reset\|always0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (290:290:290))
        (PORT datab (382:382:382) (469:469:469))
        (PORT datad (625:625:625) (737:737:737))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (108:108:108) (128:128:128))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|lcd_reset\|always0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (125:125:125) (164:164:164))
        (PORT datab (117:117:117) (150:150:150))
        (PORT datac (277:277:277) (316:316:316))
        (PORT datad (148:148:148) (191:191:191))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (196:196:196))
        (PORT datab (362:362:362) (433:433:433))
        (PORT datac (1435:1435:1435) (1681:1681:1681))
        (PORT datad (126:126:126) (168:168:168))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (292:292:292))
        (PORT datab (368:368:368) (441:441:441))
        (PORT datad (149:149:149) (191:191:191))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (182:182:182) (213:213:213))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|packet_in_progress)
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[14\])
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
<<<<<<< HEAD
        (PORT clrn (893:893:893) (897:897:897))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (415:415:415))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (201:201:201) (253:253:253))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT asdata (296:296:296) (335:335:335))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1164:1164:1164) (1330:1330:1330))
        (PORT clk (1097:1097:1097) (1114:1114:1114))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|arb\|top_priority_reg\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (128:128:128) (167:167:167))
        (PORT datab (123:123:123) (154:154:154))
        (PORT datac (468:468:468) (533:533:533))
        (PORT datad (339:339:339) (398:398:398))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1355:1355:1355) (1553:1553:1553))
        (PORT d[1] (1282:1282:1282) (1542:1542:1542))
        (PORT d[2] (1172:1172:1172) (1361:1361:1361))
        (PORT d[3] (1212:1212:1212) (1401:1401:1401))
        (PORT d[4] (1231:1231:1231) (1396:1396:1396))
        (PORT d[5] (1478:1478:1478) (1708:1708:1708))
        (PORT d[6] (1272:1272:1272) (1462:1462:1462))
        (PORT d[7] (1045:1045:1045) (1207:1207:1207))
        (PORT d[8] (1149:1149:1149) (1334:1334:1334))
        (PORT d[9] (915:915:915) (1064:1064:1064))
        (PORT d[10] (1594:1594:1594) (1888:1888:1888))
        (PORT d[11] (1128:1128:1128) (1311:1311:1311))
        (PORT d[12] (1215:1215:1215) (1407:1407:1407))
        (PORT clk (1095:1095:1095) (1112:1112:1112))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (126:126:126) (165:165:165))
        (PORT datab (132:132:132) (180:180:180))
        (PORT datac (122:122:122) (166:166:166))
        (PORT datad (104:104:104) (127:127:127))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1959:1959:1959) (2187:2187:2187))
        (PORT clk (1095:1095:1095) (1112:1112:1112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1114:1114:1114))
        (PORT d[0] (2243:2243:2243) (2480:2480:2480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1115:1115:1115))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|arb\|top_priority_reg\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datad (278:278:278) (317:317:317))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1115:1115:1115))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1115:1115:1115))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (PORT datab (119:119:119) (153:153:153))
        (PORT datad (110:110:110) (135:135:135))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1115:1115:1115))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT asdata (460:460:460) (497:497:497))
        (PORT clrn (894:894:894) (898:898:898))
        (PORT ena (424:424:424) (443:443:443))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1129:1129:1129) (1320:1320:1320))
        (PORT d[1] (1271:1271:1271) (1481:1481:1481))
        (PORT d[2] (1578:1578:1578) (1798:1798:1798))
        (PORT d[3] (1643:1643:1643) (1876:1876:1876))
        (PORT d[4] (1095:1095:1095) (1267:1267:1267))
        (PORT d[5] (1421:1421:1421) (1643:1643:1643))
        (PORT d[6] (1337:1337:1337) (1559:1559:1559))
        (PORT d[7] (1176:1176:1176) (1339:1339:1339))
        (PORT d[8] (1430:1430:1430) (1691:1691:1691))
        (PORT d[9] (1245:1245:1245) (1465:1465:1465))
        (PORT d[10] (1552:1552:1552) (1799:1799:1799))
        (PORT d[11] (1603:1603:1603) (1834:1834:1834))
        (PORT d[12] (1391:1391:1391) (1605:1605:1605))
        (PORT clk (1061:1061:1061) (1082:1082:1082))
        (PORT ena (1617:1617:1617) (1782:1782:1782))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_011\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (123:123:123) (161:161:161))
        (PORT datab (119:119:119) (154:154:154))
        (PORT datac (214:214:214) (274:274:274))
        (PORT datad (151:151:151) (195:195:195))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1082:1082:1082))
        (PORT d[0] (1617:1617:1617) (1782:1782:1782))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_translator\|wait_latency_counter\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1308:1308:1308) (1545:1545:1545))
        (PORT datab (220:220:220) (279:279:279))
        (PORT datac (637:637:637) (747:747:747))
        (PORT datad (188:188:188) (225:225:225))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1062:1062:1062) (1083:1083:1083))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_translator\|wait_latency_counter\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (264:264:264))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (226:226:226) (277:277:277))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (196:196:196))
        (PORT datab (335:335:335) (396:396:396))
        (PORT datad (349:349:349) (411:411:411))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1062:1062:1062) (1083:1083:1083))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (891:891:891) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1062:1062:1062) (1083:1083:1083))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (193:193:193))
        (PORT datab (335:335:335) (396:396:396))
        (PORT datad (349:349:349) (411:411:411))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (891:891:891) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_reset\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (291:291:291))
        (PORT datab (370:370:370) (438:438:438))
        (PORT datac (611:611:611) (727:727:727))
        (PORT datad (149:149:149) (192:192:192))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1441:1441:1441) (1640:1640:1640))
        (PORT clk (1093:1093:1093) (1111:1111:1111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1538:1538:1538) (1759:1759:1759))
        (PORT d[1] (1455:1455:1455) (1735:1735:1735))
        (PORT d[2] (1163:1163:1163) (1353:1353:1353))
        (PORT d[3] (1178:1178:1178) (1363:1363:1363))
        (PORT d[4] (1639:1639:1639) (1854:1854:1854))
        (PORT d[5] (1472:1472:1472) (1704:1704:1704))
        (PORT d[6] (1253:1253:1253) (1442:1442:1442))
        (PORT d[7] (1227:1227:1227) (1418:1418:1418))
        (PORT d[8] (1131:1131:1131) (1313:1313:1313))
        (PORT d[9] (1297:1297:1297) (1512:1512:1512))
        (PORT d[10] (1652:1652:1652) (1965:1965:1965))
        (PORT d[11] (1101:1101:1101) (1279:1279:1279))
        (PORT d[12] (1361:1361:1361) (1571:1571:1571))
        (PORT clk (1091:1091:1091) (1109:1109:1109))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_reset\|always0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (198:198:198))
        (PORT datab (362:362:362) (433:433:433))
        (PORT datac (359:359:359) (427:427:427))
        (PORT datad (127:127:127) (169:169:169))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_reset\|data_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (791:791:791))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1619:1619:1619) (1836:1836:1836))
        (PORT clk (1091:1091:1091) (1109:1109:1109))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_reset\|data_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (891:891:891) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1111:1111:1111))
        (PORT d[0] (1903:1903:1903) (2129:2129:2129))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_reset\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (363:363:363) (431:431:431))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1112:1112:1112))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (891:891:891) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_agent_rsp_fifo\|mem\[1\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (895:895:895) (899:899:899))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1112:1112:1112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1112:1112:1112))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (302:302:302))
        (PORT datad (189:189:189) (227:227:227))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1112:1112:1112))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_agent_rsp_fifo\|mem\[0\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT asdata (337:337:337) (363:363:363))
        (PORT clrn (895:895:895) (899:899:899))
        (PORT ena (426:426:426) (456:456:456))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_agent_rsp_fifo\|mem\[1\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (895:895:895) (899:899:899))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (957:957:957) (1123:1123:1123))
        (PORT d[1] (1272:1272:1272) (1486:1486:1486))
        (PORT d[2] (1753:1753:1753) (1984:1984:1984))
        (PORT d[3] (1830:1830:1830) (2086:2086:2086))
        (PORT d[4] (1200:1200:1200) (1384:1384:1384))
        (PORT d[5] (1607:1607:1607) (1859:1859:1859))
        (PORT d[6] (1527:1527:1527) (1773:1773:1773))
        (PORT d[7] (1193:1193:1193) (1367:1367:1367))
        (PORT d[8] (1452:1452:1452) (1710:1710:1710))
        (PORT d[9] (1222:1222:1222) (1438:1438:1438))
        (PORT d[10] (1709:1709:1709) (1981:1981:1981))
        (PORT d[11] (2087:2087:2087) (2375:2375:2375))
        (PORT d[12] (1588:1588:1588) (1837:1837:1837))
        (PORT clk (1058:1058:1058) (1079:1079:1079))
        (PORT ena (1796:1796:1796) (1985:1985:1985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1079:1079:1079))
        (PORT d[0] (1796:1796:1796) (1985:1985:1985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1059:1059:1059) (1080:1080:1080))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (302:302:302))
        (PORT datad (211:211:211) (260:260:260))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1059:1059:1059) (1080:1080:1080))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_reset_s1_agent_rsp_fifo\|mem\[0\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT asdata (267:267:267) (287:287:287))
        (PORT clrn (895:895:895) (899:899:899))
        (PORT ena (426:426:426) (456:456:456))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_011\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (181:181:181))
        (PORT datad (133:133:133) (177:177:177))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1059:1059:1059) (1080:1080:1080))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|lcd_config\|data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (927:927:927))
        (PORT asdata (696:696:696) (792:792:792))
        (PORT clrn (900:900:900) (907:907:907))
        (PORT ena (931:931:931) (1024:1024:1024))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[14\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (689:689:689))
        (PORT datab (946:946:946) (1069:1069:1069))
        (PORT datad (777:777:777) (876:876:876))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_config\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT datac (636:636:636) (736:736:736))
        (PORT datad (107:107:107) (126:126:126))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (559:559:559) (658:658:658))
        (PORT clk (1096:1096:1096) (1113:1113:1113))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_config_s1_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (894:894:894) (898:898:898))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (423:423:423))
        (PORT datab (370:370:370) (459:459:459))
        (PORT datac (346:346:346) (410:410:410))
        (PORT datad (325:325:325) (390:390:390))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (910:910:910) (1063:1063:1063))
        (PORT d[1] (766:766:766) (903:903:903))
        (PORT d[2] (565:565:565) (668:668:668))
        (PORT d[3] (558:558:558) (660:660:660))
        (PORT d[4] (2097:2097:2097) (2382:2382:2382))
        (PORT d[5] (776:776:776) (918:918:918))
        (PORT d[6] (953:953:953) (1112:1112:1112))
        (PORT d[7] (738:738:738) (860:860:860))
        (PORT d[8] (586:586:586) (693:693:693))
        (PORT d[9] (583:583:583) (693:693:693))
        (PORT d[10] (2235:2235:2235) (2637:2637:2637))
        (PORT d[11] (566:566:566) (669:669:669))
        (PORT d[12] (1156:1156:1156) (1330:1330:1330))
        (PORT clk (1094:1094:1094) (1111:1111:1111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (662:662:662) (703:703:703))
        (PORT clk (1094:1094:1094) (1111:1111:1111))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|parity\|status\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (295:295:295))
        (PORT datac (178:178:178) (211:211:211))
        (PORT datad (101:101:101) (118:118:118))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1113:1113:1113))
        (PORT d[0] (946:946:946) (996:996:996))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|parity\|status\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2016:2016:2016) (2312:2312:2312))
        (PORT datab (115:115:115) (143:143:143))
        (PORT datac (187:187:187) (220:220:220))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1114:1114:1114))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|rx\|parity\|status\~_emulated)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (905:905:905))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (392:392:392) (402:402:402))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1114:1114:1114))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|parity\|status\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (122:122:122) (154:154:154))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (187:187:187) (220:220:220))
        (PORT datad (141:141:141) (178:178:178))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (191:191:191) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1114:1114:1114))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_parity\|read_mux_out\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1171:1171:1171) (1359:1359:1359))
        (PORT datab (500:500:500) (602:602:602))
        (PORT datac (480:480:480) (554:554:554))
        (PORT datad (482:482:482) (563:563:563))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1114:1114:1114))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_parity\|read_mux_out\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (785:785:785))
        (PORT datab (730:730:730) (867:867:867))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (506:506:506) (600:600:600))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (588:588:588) (699:699:699))
        (PORT d[1] (1848:1848:1848) (2145:2145:2145))
        (PORT d[2] (1739:1739:1739) (1991:1991:1991))
        (PORT d[3] (579:579:579) (685:685:685))
        (PORT d[4] (783:783:783) (916:916:916))
        (PORT d[5] (1422:1422:1422) (1646:1646:1646))
        (PORT d[6] (1958:1958:1958) (2284:2284:2284))
        (PORT d[7] (589:589:589) (692:692:692))
        (PORT d[8] (1267:1267:1267) (1470:1470:1470))
        (PORT d[9] (701:701:701) (839:839:839))
        (PORT d[10] (1118:1118:1118) (1302:1302:1302))
        (PORT d[11] (568:568:568) (668:668:668))
        (PORT d[12] (1138:1138:1138) (1341:1341:1341))
        (PORT clk (1060:1060:1060) (1082:1082:1082))
        (PORT ena (2272:2272:2272) (2521:2521:2521))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rx_parity\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (891:891:891) (897:897:897))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_parity_s1_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT clrn (891:891:891) (897:897:897))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1060:1060:1060) (1082:1082:1082))
        (PORT d[0] (2272:2272:2272) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1083:1083:1083))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1083:1083:1083))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rx_options\|readdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (758:758:758))
        (PORT datad (1149:1149:1149) (1331:1331:1331))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1083:1083:1083))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_options_s1_translator\|av_readdata_pre\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (891:891:891) (897:897:897))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (204:204:204) (243:243:243))
        (PORT datac (128:128:128) (168:168:168))
        (PORT datad (577:577:577) (639:639:639))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (727:727:727) (844:844:844))
        (PORT clk (1089:1089:1089) (1107:1107:1107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1225:1225:1225) (1415:1415:1415))
        (PORT d[1] (1814:1814:1814) (2142:2142:2142))
        (PORT d[2] (764:764:764) (896:896:896))
        (PORT d[3] (845:845:845) (978:978:978))
        (PORT d[4] (1916:1916:1916) (2180:2180:2180))
        (PORT d[5] (1317:1317:1317) (1533:1533:1533))
        (PORT d[6] (761:761:761) (893:893:893))
        (PORT d[7] (1069:1069:1069) (1240:1240:1240))
        (PORT d[8] (794:794:794) (933:933:933))
        (PORT d[9] (937:937:937) (1098:1098:1098))
        (PORT d[10] (2043:2043:2043) (2416:2416:2416))
        (PORT d[11] (745:745:745) (879:879:879))
        (PORT d[12] (1013:1013:1013) (1167:1167:1167))
        (PORT clk (1087:1087:1087) (1105:1105:1105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (829:829:829) (887:887:887))
        (PORT clk (1087:1087:1087) (1105:1105:1105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|src_data\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (590:590:590) (694:694:694))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1107:1107:1107))
        (PORT d[0] (1113:1113:1113) (1180:1180:1180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data_nxt\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (521:521:521))
        (PORT datab (640:640:640) (726:726:726))
        (PORT datac (319:319:319) (368:368:368))
        (PORT datad (585:585:585) (673:673:673))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1108:1108:1108))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_byte0_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (902:902:902))
        (PORT ena (948:948:948) (1037:1037:1037))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1108:1108:1108))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wr_data\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (421:421:421))
        (PORT datab (340:340:340) (402:402:402))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (348:348:348) (420:420:420))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1108:1108:1108))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1278:1278:1278) (1459:1459:1459))
        (PORT datab (217:217:217) (261:261:261))
        (PORT datad (388:388:388) (451:451:451))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1108:1108:1108))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (779:779:779) (863:863:863))
        (PORT clrn (899:899:899) (903:903:903))
        (PORT sload (1084:1084:1084) (1216:1216:1216))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (714:714:714))
        (PORT datab (977:977:977) (1142:1142:1142))
        (PORT datad (431:431:431) (494:494:494))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (938:938:938) (1088:1088:1088))
        (PORT d[1] (1660:1660:1660) (1934:1934:1934))
        (PORT d[2] (1935:1935:1935) (2218:2218:2218))
        (PORT d[3] (580:580:580) (682:682:682))
        (PORT d[4] (590:590:590) (697:697:697))
        (PORT d[5] (591:591:591) (692:692:692))
        (PORT d[6] (1882:1882:1882) (2176:2176:2176))
        (PORT d[7] (1213:1213:1213) (1389:1389:1389))
        (PORT d[8] (1453:1453:1453) (1682:1682:1682))
        (PORT d[9] (840:840:840) (1000:1000:1000))
        (PORT d[10] (574:574:574) (674:674:674))
        (PORT d[11] (2455:2455:2455) (2797:2797:2797))
        (PORT d[12] (929:929:929) (1092:1092:1092))
        (PORT clk (1054:1054:1054) (1075:1075:1075))
        (PORT ena (2151:2151:2151) (2383:2383:2383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1075:1075:1075))
        (PORT d[0] (2151:2151:2151) (2383:2383:2383))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (554:554:554) (623:623:623))
        (PORT clrn (900:900:900) (906:906:906))
        (PORT sclr (737:737:737) (866:866:866))
        (PORT sload (1261:1261:1261) (1434:1434:1434))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (414:414:414))
        (PORT datab (149:149:149) (200:200:200))
        (PORT datac (152:152:152) (199:199:199))
        (PORT datad (139:139:139) (182:182:182))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1076:1076:1076))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1076:1076:1076))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (723:723:723))
        (PORT datab (829:829:829) (966:966:966))
        (PORT datac (489:489:489) (561:561:561))
        (PORT datad (370:370:370) (430:430:430))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1076:1076:1076))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (490:490:490))
        (PORT datab (326:326:326) (375:375:375))
        (PORT datac (95:95:95) (120:120:120))
        (PORT datad (524:524:524) (614:614:614))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[14\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (522:522:522))
        (PORT datab (302:302:302) (350:350:350))
        (PORT datac (465:465:465) (525:525:525))
        (PORT datad (324:324:324) (392:392:392))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (618:618:618))
        (PORT datab (237:237:237) (294:294:294))
        (PORT datac (164:164:164) (194:194:194))
        (PORT datad (350:350:350) (427:427:427))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (761:761:761))
        (PORT datac (120:120:120) (162:162:162))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (165:165:165) (173:173:173))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (415:415:415))
        (PORT datab (368:368:368) (441:441:441))
        (PORT datac (213:213:213) (272:272:272))
        (PORT datad (335:335:335) (394:394:394))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (903:903:903) (908:908:908))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|src2_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (647:647:647))
        (PORT datab (500:500:500) (581:581:581))
        (PORT datac (355:355:355) (424:424:424))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (761:761:761))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (928:928:928))
        (PORT datab (1179:1179:1179) (1405:1405:1405))
        (PORT datad (513:513:513) (592:592:592))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (735:735:735))
        (PORT datab (624:624:624) (713:713:713))
        (PORT datac (737:737:737) (848:848:848))
        (PORT datad (531:531:531) (618:618:618))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (107:107:107) (136:136:136))
        (PORT datac (863:863:863) (960:960:960))
        (PORT datad (641:641:641) (740:740:740))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (903:903:903) (908:908:908))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (761:761:761))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datac (431:431:431) (486:486:486))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (244:244:244))
        (PORT datab (345:345:345) (404:404:404))
        (PORT datac (511:511:511) (595:595:595))
        (PORT datad (144:144:144) (192:192:192))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|sink_ready\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (122:122:122) (154:154:154))
        (PORT datab (244:244:244) (312:312:312))
        (PORT datac (359:359:359) (428:428:428))
        (PORT datad (359:359:359) (427:427:427))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (903:903:903) (908:908:908))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (529:529:529))
        (PORT datab (329:329:329) (392:392:392))
        (PORT datac (321:321:321) (376:376:376))
        (PORT datad (306:306:306) (354:354:354))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (332:332:332) (403:403:403))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|WideOr0)
    (DELAY
      (ABSOLUTE
        (PORT datab (199:199:199) (240:240:240))
        (PORT datac (509:509:509) (593:593:593))
        (PORT datad (471:471:471) (543:543:543))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|av_waitrequest\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (144:144:144))
        (PORT datab (157:157:157) (212:212:212))
        (PORT datac (155:155:155) (211:211:211))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|read_accepted\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (620:620:620))
        (PORT datab (201:201:201) (242:242:242))
        (PORT datac (834:834:834) (980:980:980))
        (PORT datad (470:470:470) (542:542:542))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (252:252:252))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|write_accepted\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (116:116:116) (144:144:144))
        (PORT datad (150:150:150) (195:195:195))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|write_accepted)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (895:895:895) (898:898:898))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|uav_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (156:156:156) (209:209:209))
        (PORT datad (150:150:150) (194:194:194))
        (IOPATH datab combout (160:160:160) (156:156:156))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|lcd_crc\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (782:782:782))
        (PORT datab (384:384:384) (464:464:464))
        (PORT datac (507:507:507) (590:590:590))
        (PORT datad (534:534:534) (629:629:629))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_agent\|cp_ready\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1291:1291:1291) (1531:1531:1531))
        (PORT datab (147:147:147) (201:201:201))
        (PORT datac (134:134:134) (182:182:182))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|src_data\[53\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (631:631:631))
        (PORT datab (159:159:159) (214:214:214))
        (PORT datac (497:497:497) (587:587:587))
        (PORT datad (143:143:143) (187:187:187))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (597:597:597) (685:685:685))
        (PORT datab (810:810:810) (942:942:942))
        (PORT datac (313:313:313) (376:376:376))
        (PORT datad (861:861:861) (1009:1009:1009))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (896:896:896))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_agent_rsp_fifo\|mem\[1\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (896:896:896))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_agent_rsp_fifo\|mem\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (214:214:214))
        (PORT datad (860:860:860) (1008:1008:1008))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (571:571:571) (673:673:673))
        (PORT clk (1090:1090:1090) (1108:1108:1108))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (208:208:208))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (404:404:404) (481:481:481))
        (PORT d[1] (742:742:742) (871:871:871))
        (PORT d[2] (736:736:736) (859:859:859))
        (PORT d[3] (2281:2281:2281) (2666:2666:2666))
        (PORT d[4] (1940:1940:1940) (2213:2213:2213))
        (PORT d[5] (794:794:794) (931:931:931))
        (PORT d[6] (1834:1834:1834) (2113:2113:2113))
        (PORT d[7] (860:860:860) (1002:1002:1002))
        (PORT d[8] (780:780:780) (917:917:917))
        (PORT d[9] (874:874:874) (1006:1006:1006))
        (PORT d[10] (1143:1143:1143) (1336:1336:1336))
        (PORT d[11] (1655:1655:1655) (1889:1889:1889))
        (PORT d[12] (843:843:843) (968:968:968))
        (PORT clk (1088:1088:1088) (1106:1106:1106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1444:1444:1444) (1586:1586:1586))
        (PORT clk (1088:1088:1088) (1106:1106:1106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_agent_rsp_fifo\|mem\[0\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (910:910:910))
        (PORT asdata (267:267:267) (287:287:287))
        (PORT clrn (893:893:893) (896:896:896))
        (PORT ena (428:428:428) (458:458:458))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1108:1108:1108))
        (PORT d[0] (1728:1728:1728) (1879:1879:1879))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_008\|src0_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (207:207:207))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1109:1109:1109))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (883:883:883))
        (PORT datab (363:363:363) (429:429:429))
        (PORT datac (340:340:340) (398:398:398))
        (PORT datad (517:517:517) (598:598:598))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1109:1109:1109))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux\|WideOr1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (154:154:154))
        (PORT datac (675:675:675) (770:770:770))
        (PORT datad (99:99:99) (120:120:120))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1109:1109:1109))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|read_accepted\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (155:155:155))
        (PORT datab (518:518:518) (615:615:615))
        (PORT datac (675:675:675) (770:770:770))
        (PORT datad (99:99:99) (120:120:120))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1109:1109:1109))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|read_accepted\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (392:392:392))
        (PORT datab (278:278:278) (322:322:322))
        (PORT datad (170:170:170) (196:196:196))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|read_accepted)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (895:895:895) (898:898:898))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1445:1445:1445) (1670:1670:1670))
        (PORT d[1] (2343:2343:2343) (2678:2678:2678))
        (PORT d[2] (1399:1399:1399) (1609:1609:1609))
        (PORT d[3] (1114:1114:1114) (1286:1286:1286))
        (PORT d[4] (1823:1823:1823) (2096:2096:2096))
        (PORT d[5] (1217:1217:1217) (1413:1413:1413))
        (PORT d[6] (1630:1630:1630) (1913:1913:1913))
        (PORT d[7] (1743:1743:1743) (1991:1991:1991))
        (PORT d[8] (1088:1088:1088) (1270:1270:1270))
        (PORT d[9] (2271:2271:2271) (2617:2617:2617))
        (PORT d[10] (929:929:929) (1093:1093:1093))
        (PORT d[11] (1045:1045:1045) (1205:1205:1205))
        (PORT d[12] (1926:1926:1926) (2227:2227:2227))
        (PORT clk (1055:1055:1055) (1076:1076:1076))
        (PORT ena (1927:1927:1927) (2136:2136:2136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1076:1076:1076))
        (PORT d[0] (1927:1927:1927) (2136:2136:2136))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (392:392:392) (478:478:478))
        (PORT datac (385:385:385) (465:465:465))
        (PORT datad (382:382:382) (458:458:458))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1056:1056:1056) (1077:1077:1077))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (326:326:326) (375:375:375))
        (PORT datac (95:95:95) (119:119:119))
        (PORT datad (525:525:525) (614:614:614))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1056:1056:1056) (1077:1077:1077))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|src2_valid\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (449:449:449))
        (PORT datab (503:503:503) (584:584:584))
        (PORT datac (97:97:97) (122:122:122))
        (PORT datad (197:197:197) (227:227:227))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1056:1056:1056) (1077:1077:1077))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (571:571:571))
        (PORT datab (634:634:634) (727:727:727))
        (PORT datad (204:204:204) (250:250:250))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (556:556:556) (658:658:658))
        (PORT clk (1096:1096:1096) (1113:1113:1113))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (910:910:910))
        (PORT asdata (337:337:337) (367:367:367))
        (PORT clrn (892:892:892) (896:896:896))
        (PORT ena (616:616:616) (654:654:654))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|onchip_memory2_0\|wren\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (446:446:446))
        (PORT datab (170:170:170) (228:228:228))
        (PORT datac (838:838:838) (1006:1006:1006))
        (PORT datad (286:286:286) (336:336:336))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1028:1028:1028) (1185:1185:1185))
        (PORT d[1] (949:949:949) (1112:1112:1112))
        (PORT d[2] (1088:1088:1088) (1259:1259:1259))
        (PORT d[3] (2081:2081:2081) (2437:2437:2437))
        (PORT d[4] (1567:1567:1567) (1782:1782:1782))
        (PORT d[5] (1262:1262:1262) (1448:1448:1448))
        (PORT d[6] (1646:1646:1646) (1895:1895:1895))
        (PORT d[7] (1232:1232:1232) (1429:1429:1429))
        (PORT d[8] (979:979:979) (1143:1143:1143))
        (PORT d[9] (1805:1805:1805) (2145:2145:2145))
        (PORT d[10] (978:978:978) (1161:1161:1161))
        (PORT d[11] (1480:1480:1480) (1695:1695:1695))
        (PORT d[12] (1782:1782:1782) (2082:2082:2082))
        (PORT clk (1094:1094:1094) (1111:1111:1111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1109:1109:1109) (1207:1207:1207))
        (PORT clk (1094:1094:1094) (1111:1111:1111))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (357:357:357))
        (PORT datab (504:504:504) (591:591:591))
        (PORT datac (509:509:509) (575:575:575))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1113:1113:1113))
        (PORT d[0] (1397:1397:1397) (1498:1498:1498))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[4\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (391:391:391) (465:465:465))
        (PORT datac (368:368:368) (422:422:422))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1114:1114:1114))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (745:745:745))
        (PORT datab (1278:1278:1278) (1478:1478:1478))
        (PORT datac (328:328:328) (375:375:375))
        (PORT datad (445:445:445) (519:519:519))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1114:1114:1114))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[4\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (603:603:603))
        (PORT datab (223:223:223) (283:283:283))
        (PORT datac (353:353:353) (422:422:422))
        (PORT datad (205:205:205) (258:258:258))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1114:1114:1114))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (702:702:702))
        (PORT datab (561:561:561) (650:650:650))
        (PORT datac (264:264:264) (309:309:309))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1114:1114:1114))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (902:902:902))
        (PORT ena (925:925:925) (1008:1008:1008))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1093:1093:1093) (1268:1268:1268))
        (PORT d[1] (1968:1968:1968) (2254:2254:2254))
        (PORT d[2] (1583:1583:1583) (1824:1824:1824))
        (PORT d[3] (1100:1100:1100) (1271:1271:1271))
        (PORT d[4] (1265:1265:1265) (1464:1464:1464))
        (PORT d[5] (1534:1534:1534) (1782:1782:1782))
        (PORT d[6] (1265:1265:1265) (1497:1497:1497))
        (PORT d[7] (1377:1377:1377) (1573:1573:1573))
        (PORT d[8] (1388:1388:1388) (1595:1595:1595))
        (PORT d[9] (1913:1913:1913) (2211:2211:2211))
        (PORT d[10] (1520:1520:1520) (1740:1740:1740))
        (PORT d[11] (1055:1055:1055) (1214:1214:1214))
        (PORT d[12] (1741:1741:1741) (2023:2023:2023))
        (PORT clk (1060:1060:1060) (1082:1082:1082))
        (PORT ena (1807:1807:1807) (1993:1993:1993))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_st_data\[8\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (790:790:790))
        (PORT datab (369:369:369) (438:438:438))
        (PORT datac (476:476:476) (547:547:547))
        (PORT datad (420:420:420) (479:479:479))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1060:1060:1060) (1082:1082:1082))
        (PORT d[0] (1807:1807:1807) (1993:1993:1993))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (661:661:661) (777:777:777))
        (PORT datad (696:696:696) (826:826:826))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1083:1083:1083))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1083:1083:1083))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|writedata\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1083:1083:1083))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[8\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (871:871:871) (1023:1023:1023))
        (PORT datad (510:510:510) (602:602:602))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (440:440:440))
        (PORT datab (378:378:378) (463:463:463))
        (PORT datac (526:526:526) (627:627:627))
        (PORT datad (486:486:486) (573:573:573))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (537:537:537) (631:631:631))
        (PORT clk (1092:1092:1092) (1109:1109:1109))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1195:1195:1195) (1373:1373:1373))
        (PORT d[1] (924:924:924) (1078:1078:1078))
        (PORT d[2] (911:911:911) (1059:1059:1059))
        (PORT d[3] (2091:2091:2091) (2446:2446:2446))
        (PORT d[4] (1757:1757:1757) (1999:1999:1999))
        (PORT d[5] (958:958:958) (1114:1114:1114))
        (PORT d[6] (1230:1230:1230) (1431:1431:1431))
        (PORT d[7] (1149:1149:1149) (1328:1328:1328))
        (PORT d[8] (968:968:968) (1133:1133:1133))
        (PORT d[9] (1830:1830:1830) (2177:2177:2177))
        (PORT d[10] (964:964:964) (1137:1137:1137))
        (PORT d[11] (1482:1482:1482) (1697:1697:1697))
        (PORT d[12] (1803:1803:1803) (2109:2109:2109))
        (PORT clk (1090:1090:1090) (1107:1107:1107))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (985:985:985) (1106:1106:1106))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (525:525:525))
        (PORT datab (574:574:574) (696:696:696))
        (PORT datac (365:365:365) (430:430:430))
        (PORT datad (522:522:522) (630:630:630))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1643:1643:1643) (1846:1846:1846))
        (PORT clk (1090:1090:1090) (1107:1107:1107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1109:1109:1109))
        (PORT d[0] (1927:1927:1927) (2139:2139:2139))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (728:728:728) (802:802:802))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (838:838:838) (978:978:978))
        (PORT datac (520:520:520) (616:616:616))
        (PORT datad (309:309:309) (369:369:369))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1110:1110:1110))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1110:1110:1110))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1110:1110:1110))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (447:447:447))
        (PORT datab (662:662:662) (766:766:766))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1110:1110:1110))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (924:924:924))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (651:651:651) (712:712:712))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT asdata (486:486:486) (539:539:539))
        (PORT ena (696:696:696) (770:770:770))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1270:1270:1270) (1471:1471:1471))
        (PORT d[1] (2001:2001:2001) (2287:2287:2287))
        (PORT d[2] (1195:1195:1195) (1369:1369:1369))
        (PORT d[3] (935:935:935) (1080:1080:1080))
        (PORT d[4] (1646:1646:1646) (1899:1899:1899))
        (PORT d[5] (1541:1541:1541) (1785:1785:1785))
        (PORT d[6] (1445:1445:1445) (1705:1705:1705))
        (PORT d[7] (1555:1555:1555) (1777:1777:1777))
        (PORT d[8] (1589:1589:1589) (1832:1832:1832))
        (PORT d[9] (2091:2091:2091) (2413:2413:2413))
        (PORT d[10] (944:944:944) (1102:1102:1102))
        (PORT d[11] (1203:1203:1203) (1380:1380:1380))
        (PORT d[12] (1623:1623:1623) (1891:1891:1891))
        (PORT clk (1056:1056:1056) (1078:1078:1078))
        (PORT ena (1728:1728:1728) (1905:1905:1905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1056:1056:1056) (1078:1078:1078))
        (PORT d[0] (1728:1728:1728) (1905:1905:1905))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (277:277:277))
        (PORT datab (359:359:359) (419:419:419))
        (PORT datad (133:133:133) (172:172:172))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1079:1079:1079))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (555:555:555))
        (PORT datab (116:116:116) (149:149:149))
        (PORT datad (824:824:824) (936:936:936))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1079:1079:1079))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1079:1079:1079))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (437:437:437))
        (PORT datab (465:465:465) (535:535:535))
        (PORT datac (488:488:488) (570:570:570))
        (PORT datad (337:337:337) (403:403:403))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[11\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (996:996:996))
        (PORT datab (176:176:176) (240:240:240))
        (PORT datac (547:547:547) (668:668:668))
        (PORT datad (702:702:702) (794:794:794))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (636:636:636) (695:695:695))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (571:571:571) (663:663:663))
        (PORT clk (1092:1092:1092) (1110:1110:1110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (475:475:475) (580:580:580))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (559:559:559) (665:665:665))
        (PORT d[1] (563:563:563) (663:663:663))
        (PORT d[2] (726:726:726) (847:847:847))
        (PORT d[3] (1734:1734:1734) (2057:2057:2057))
        (PORT d[4] (1941:1941:1941) (2214:2214:2214))
        (PORT d[5] (780:780:780) (910:910:910))
        (PORT d[6] (719:719:719) (839:839:839))
        (PORT d[7] (700:700:700) (817:817:817))
        (PORT d[8] (601:601:601) (707:707:707))
        (PORT d[9] (2002:2002:2002) (2370:2370:2370))
        (PORT d[10] (1137:1137:1137) (1336:1336:1336))
        (PORT d[11] (1179:1179:1179) (1356:1356:1356))
        (PORT d[12] (1481:1481:1481) (1738:1738:1738))
        (PORT clk (1090:1090:1090) (1108:1108:1108))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (696:696:696) (770:770:770))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|take_action_ocimem_a)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (277:277:277))
        (PORT datab (358:358:358) (419:419:419))
        (PORT datad (133:133:133) (172:172:172))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (812:812:812) (870:870:870))
        (PORT clk (1090:1090:1090) (1108:1108:1108))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1110:1110:1110))
        (PORT d[0] (1096:1096:1096) (1163:1163:1163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1111:1111:1111))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (481:481:481))
        (PORT datac (493:493:493) (580:580:580))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1111:1111:1111))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonAReg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (662:662:662) (719:719:719))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_addr\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (893:893:893) (1056:1056:1056))
        (PORT datac (356:356:356) (434:434:434))
        (PORT datad (373:373:373) (446:446:446))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1111:1111:1111))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1111:1111:1111))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (841:841:841))
        (PORT datab (534:534:534) (637:637:637))
        (PORT datad (655:655:655) (765:765:765))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (755:755:755) (885:885:885))
        (PORT d[1] (2348:2348:2348) (2674:2674:2674))
        (PORT d[2] (1568:1568:1568) (1798:1798:1798))
        (PORT d[3] (759:759:759) (877:877:877))
        (PORT d[4] (1831:1831:1831) (2105:2105:2105))
        (PORT d[5] (1721:1721:1721) (1992:1992:1992))
        (PORT d[6] (1618:1618:1618) (1895:1895:1895))
        (PORT d[7] (1748:1748:1748) (1994:1994:1994))
        (PORT d[8] (1095:1095:1095) (1278:1278:1278))
        (PORT d[9] (2278:2278:2278) (2624:2624:2624))
        (PORT d[10] (932:932:932) (1093:1093:1093))
        (PORT d[11] (1064:1064:1064) (1231:1231:1231))
        (PORT d[12] (773:773:773) (910:910:910))
        (PORT clk (1057:1057:1057) (1078:1078:1078))
        (PORT ena (1916:1916:1916) (2121:2121:2121))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[5\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (596:596:596))
        (PORT datab (755:755:755) (899:899:899))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1078:1078:1078))
        (PORT d[0] (1916:1916:1916) (2121:2121:2121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1079:1079:1079))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1079:1079:1079))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (904:904:904))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (539:539:539) (615:615:615))
        (PORT sload (1099:1099:1099) (1235:1235:1235))
        (PORT ena (833:833:833) (927:927:927))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (409:409:409))
        (PORT datab (569:569:569) (683:683:683))
        (PORT datac (704:704:704) (833:833:833))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1079:1079:1079))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[11\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (720:720:720))
        (PORT datab (177:177:177) (241:241:241))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (767:767:767) (866:866:866))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (526:526:526) (616:616:616))
        (PORT datac (213:213:213) (265:265:265))
        (PORT datad (690:690:690) (807:807:807))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (491:491:491) (578:578:578))
        (PORT datac (516:516:516) (620:620:620))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datab combout (166:166:166) (176:176:176))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (744:744:744) (811:811:811))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (919:919:919))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (903:903:903) (909:909:909))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (524:524:524))
        (PORT datab (573:573:573) (696:696:696))
        (PORT datac (343:343:343) (416:416:416))
        (PORT datad (523:523:523) (631:631:631))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (324:324:324) (381:381:381))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (728:728:728) (802:802:802))
=======
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (409:409:409))
        (PORT datab (571:571:571) (685:685:685))
        (PORT datad (478:478:478) (559:559:559))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (834:834:834))
        (PORT datab (524:524:524) (615:615:615))
        (PORT datac (129:129:129) (171:171:171))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (744:744:744) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (522:522:522))
        (PORT datab (546:546:546) (662:662:662))
        (PORT datac (552:552:552) (667:667:667))
        (PORT datad (338:338:338) (401:401:401))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (728:728:728) (802:802:802))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (570:570:570) (683:683:683))
        (PORT datac (335:335:335) (408:408:408))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (833:833:833))
        (PORT datab (525:525:525) (616:616:616))
        (PORT datac (190:190:190) (244:244:244))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (158:158:158))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (744:744:744) (811:811:811))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|DRsize\.000)
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (924:924:924))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (641:641:641) (691:691:691))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (810:810:810))
        (PORT datab (203:203:203) (261:261:261))
        (PORT datad (420:420:420) (488:488:488))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|the_altera_std_synchronizer2\|din_s1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (495:495:495) (574:574:574))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (512:512:512) (605:605:605))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|the_altera_std_synchronizer2\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (917:917:917) (921:921:921))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
=======
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (598:598:598) (706:706:706))
        (PORT clk (1091:1091:1091) (1109:1109:1109))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|the_altera_std_synchronizer2\|dreg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2418:2418:2418) (2749:2749:2749))
        (PORT d[1] (1480:1480:1480) (1765:1765:1765))
        (PORT d[2] (1165:1165:1165) (1334:1334:1334))
        (PORT d[3] (1431:1431:1431) (1683:1683:1683))
        (PORT d[4] (2139:2139:2139) (2416:2416:2416))
        (PORT d[5] (2446:2446:2446) (2799:2799:2799))
        (PORT d[6] (2225:2225:2225) (2565:2565:2565))
        (PORT d[7] (1955:1955:1955) (2227:2227:2227))
        (PORT d[8] (1184:1184:1184) (1355:1355:1355))
        (PORT d[9] (1400:1400:1400) (1651:1651:1651))
        (PORT d[10] (1689:1689:1689) (1985:1985:1985))
        (PORT d[11] (2139:2139:2139) (2431:2431:2431))
        (PORT d[12] (1955:1955:1955) (2230:2230:2230))
        (PORT clk (1089:1089:1089) (1107:1107:1107))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|the_altera_std_synchronizer2\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (192:192:192))
        (PORT datab (214:214:214) (256:256:256))
        (PORT datac (334:334:334) (389:389:389))
        (PORT datad (130:130:130) (168:168:168))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (268:268:268) (288:288:288))
        (PORT sload (660:660:660) (631:631:631))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT asdata (651:651:651) (727:727:727))
        (PORT ena (696:696:696) (770:770:770))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1275:1275:1275) (1388:1388:1388))
        (PORT clk (1089:1089:1089) (1107:1107:1107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1109:1109:1109))
        (PORT d[0] (1559:1559:1559) (1681:1681:1681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1110:1110:1110))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (512:512:512))
        (PORT datab (567:567:567) (688:688:688))
        (PORT datac (358:358:358) (425:425:425))
        (PORT datad (536:536:536) (645:645:645))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1110:1110:1110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (728:728:728) (802:802:802))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (495:495:495) (586:586:586))
        (PORT datac (662:662:662) (773:773:773))
        (PORT datad (344:344:344) (407:407:407))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1110:1110:1110))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1110:1110:1110))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (835:835:835))
        (PORT datab (523:523:523) (613:613:613))
        (PORT datac (581:581:581) (675:675:675))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1263:1263:1263) (1460:1460:1460))
        (PORT d[1] (1480:1480:1480) (1697:1697:1697))
        (PORT d[2] (1543:1543:1543) (1767:1767:1767))
        (PORT d[3] (872:872:872) (999:999:999))
        (PORT d[4] (1252:1252:1252) (1452:1452:1452))
        (PORT d[5] (969:969:969) (1129:1129:1129))
        (PORT d[6] (1316:1316:1316) (1544:1544:1544))
        (PORT d[7] (1694:1694:1694) (1936:1936:1936))
        (PORT d[8] (1539:1539:1539) (1807:1807:1807))
        (PORT d[9] (953:953:953) (1105:1105:1105))
        (PORT d[10] (1182:1182:1182) (1359:1359:1359))
        (PORT d[11] (1023:1023:1023) (1169:1169:1169))
        (PORT d[12] (1042:1042:1042) (1195:1195:1195))
        (PORT clk (1055:1055:1055) (1077:1077:1077))
        (PORT ena (2047:2047:2047) (2263:2263:2263))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (744:744:744) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (420:420:420) (489:489:489))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1077:1077:1077))
        (PORT d[0] (2047:2047:2047) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1056:1056:1056) (1078:1078:1078))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (673:673:673) (749:749:749))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1056:1056:1056) (1078:1078:1078))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (477:477:477))
        (PORT datab (347:347:347) (419:419:419))
        (PORT datac (282:282:282) (369:369:369))
        (PORT datad (512:512:512) (611:611:611))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1056:1056:1056) (1078:1078:1078))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (692:692:692) (761:761:761))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (433:433:433))
        (PORT datab (569:569:569) (682:682:682))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (834:834:834))
        (PORT datab (525:525:525) (615:615:615))
        (PORT datac (129:129:129) (171:171:171))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (744:744:744) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (199:199:199) (244:244:244))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (721:721:721) (842:842:842))
        (PORT clk (1102:1102:1102) (1119:1119:1119))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2802:2802:2802) (3193:3193:3193))
        (PORT d[1] (1031:1031:1031) (1233:1233:1233))
        (PORT d[2] (948:948:948) (1086:1086:1086))
        (PORT d[3] (1485:1485:1485) (1751:1751:1751))
        (PORT d[4] (2339:2339:2339) (2652:2652:2652))
        (PORT d[5] (3034:3034:3034) (3484:3484:3484))
        (PORT d[6] (2616:2616:2616) (3019:3019:3019))
        (PORT d[7] (2314:2314:2314) (2635:2635:2635))
        (PORT d[8] (964:964:964) (1104:1104:1104))
        (PORT d[9] (1785:1785:1785) (2089:2089:2089))
        (PORT d[10] (1199:1199:1199) (1426:1426:1426))
        (PORT d[11] (2470:2470:2470) (2805:2805:2805))
        (PORT d[12] (2096:2096:2096) (2431:2431:2431))
        (PORT clk (1100:1100:1100) (1117:1117:1117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (868:868:868) (919:919:919))
        (PORT clk (1100:1100:1100) (1117:1117:1117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1119:1119:1119))
        (PORT d[0] (1152:1152:1152) (1212:1212:1212))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (971:971:971) (1087:1087:1087))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (521:521:521))
        (PORT datab (547:547:547) (663:663:663))
        (PORT datac (551:551:551) (666:666:666))
        (PORT datad (317:317:317) (378:378:378))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1120:1120:1120))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1120:1120:1120))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (728:728:728) (802:802:802))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1120:1120:1120))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (557:557:557))
        (PORT datab (145:145:145) (194:194:194))
        (PORT datac (651:651:651) (768:768:768))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1641:1641:1641) (1891:1891:1891))
        (PORT d[1] (918:918:918) (1070:1070:1070))
        (PORT d[2] (653:653:653) (753:753:753))
        (PORT d[3] (692:692:692) (801:801:801))
        (PORT d[4] (1658:1658:1658) (1915:1915:1915))
        (PORT d[5] (1440:1440:1440) (1650:1650:1650))
        (PORT d[6] (1619:1619:1619) (1916:1916:1916))
        (PORT d[7] (1733:1733:1733) (1985:1985:1985))
        (PORT d[8] (1556:1556:1556) (1831:1831:1831))
        (PORT d[9] (767:767:767) (897:897:897))
        (PORT d[10] (1046:1046:1046) (1200:1200:1200))
        (PORT d[11] (1777:1777:1777) (2040:2040:2040))
        (PORT d[12] (1026:1026:1026) (1184:1184:1184))
        (PORT clk (1066:1066:1066) (1087:1087:1087))
        (PORT ena (884:884:884) (938:938:938))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (835:835:835))
        (PORT datab (523:523:523) (613:613:613))
        (PORT datac (130:130:130) (171:171:171))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1066:1066:1066) (1087:1087:1087))
        (PORT d[0] (884:884:884) (938:938:938))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (744:744:744) (811:811:811))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1088:1088:1088))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (208:208:208) (258:258:258))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1088:1088:1088))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (971:971:971) (1087:1087:1087))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1088:1088:1088))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (632:632:632))
        (PORT datab (372:372:372) (457:457:457))
        (PORT datac (358:358:358) (440:440:440))
        (PORT datad (350:350:350) (396:396:396))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[10\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (963:963:963))
        (PORT datab (694:694:694) (797:797:797))
        (PORT datac (340:340:340) (394:394:394))
        (PORT datad (667:667:667) (785:785:785))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (852:852:852) (944:944:944))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (494:494:494) (585:585:585))
        (PORT datac (129:129:129) (171:171:171))
        (PORT datad (773:773:773) (892:892:892))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (644:644:644))
        (PORT datab (324:324:324) (374:374:374))
        (PORT datac (366:366:366) (449:449:449))
        (PORT datad (619:619:619) (733:733:733))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|MonDReg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (852:852:852) (944:944:944))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (592:592:592) (714:714:714))
        (PORT datac (327:327:327) (397:397:397))
        (PORT datad (568:568:568) (674:674:674))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (431:431:431) (520:520:520))
        (PORT clk (1095:1095:1095) (1113:1113:1113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2597:2597:2597) (2964:2964:2964))
        (PORT d[1] (840:840:840) (1015:1015:1015))
        (PORT d[2] (978:978:978) (1120:1120:1120))
        (PORT d[3] (1473:1473:1473) (1739:1739:1739))
        (PORT d[4] (2317:2317:2317) (2625:2625:2625))
        (PORT d[5] (2840:2840:2840) (3259:3259:3259))
        (PORT d[6] (2413:2413:2413) (2781:2781:2781))
        (PORT d[7] (2294:2294:2294) (2609:2609:2609))
        (PORT d[8] (1374:1374:1374) (1577:1577:1577))
        (PORT d[9] (1555:1555:1555) (1821:1821:1821))
        (PORT d[10] (1871:1871:1871) (2191:2191:2191))
        (PORT d[11] (2356:2356:2356) (2693:2693:2693))
        (PORT d[12] (2129:2129:2129) (2422:2422:2422))
        (PORT clk (1093:1093:1093) (1111:1111:1111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1019:1019:1019) (1085:1085:1085))
        (PORT clk (1093:1093:1093) (1111:1111:1111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1113:1113:1113))
        (PORT d[0] (1303:1303:1303) (1378:1378:1378))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (230:230:230))
        (PORT datab (144:144:144) (193:193:193))
        (PORT datac (336:336:336) (391:391:391))
        (PORT datad (612:612:612) (730:730:730))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1114:1114:1114))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (919:919:919))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (631:631:631) (685:685:685))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (476:476:476))
        (PORT datab (620:620:620) (739:739:739))
        (PORT datac (279:279:279) (366:366:366))
        (PORT datad (508:508:508) (605:605:605))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1114:1114:1114))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (908:908:908))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (692:692:692) (761:761:761))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (467:467:467))
        (PORT datab (587:587:587) (708:708:708))
        (PORT datad (300:300:300) (356:356:356))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1114:1114:1114))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (198:198:198))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (335:335:335) (390:390:390))
        (PORT datad (605:605:605) (721:721:721))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1114:1114:1114))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (919:919:919))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (631:631:631) (685:685:685))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (520:520:520))
        (PORT datab (571:571:571) (693:693:693))
        (PORT datac (359:359:359) (434:434:434))
        (PORT datad (527:527:527) (635:635:635))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1451:1451:1451) (1675:1675:1675))
        (PORT d[1] (1087:1087:1087) (1260:1260:1260))
        (PORT d[2] (1717:1717:1717) (1962:1962:1962))
        (PORT d[3] (691:691:691) (796:796:796))
        (PORT d[4] (1446:1446:1446) (1677:1677:1677))
        (PORT d[5] (774:774:774) (904:904:904))
        (PORT d[6] (1488:1488:1488) (1738:1738:1738))
        (PORT d[7] (1866:1866:1866) (2130:2130:2130))
        (PORT d[8] (1687:1687:1687) (1965:1965:1965))
        (PORT d[9] (762:762:762) (884:884:884))
        (PORT d[10] (839:839:839) (962:962:962))
        (PORT d[11] (1912:1912:1912) (2183:2183:2183))
        (PORT d[12] (1888:1888:1888) (2158:2158:2158))
        (PORT clk (1060:1060:1060) (1081:1081:1081))
        (PORT ena (2211:2211:2211) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1060:1060:1060) (1081:1081:1081))
        (PORT d[0] (2211:2211:2211) (2443:2443:2443))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (728:728:728) (802:802:802))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (418:418:418))
        (PORT datab (483:483:483) (574:574:574))
        (PORT datad (571:571:571) (686:686:686))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1082:1082:1082))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1082:1082:1082))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1082:1082:1082))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (195:195:195))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (335:335:335) (391:391:391))
        (PORT datad (607:607:607) (724:724:724))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (413:413:413) (498:498:498))
        (PORT clk (1096:1096:1096) (1113:1113:1113))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (919:919:919))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (631:631:631) (685:685:685))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (523:523:523))
        (PORT datab (573:573:573) (695:695:695))
        (PORT datac (467:467:467) (550:550:550))
        (PORT datad (524:524:524) (632:632:632))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2791:2791:2791) (3188:3188:3188))
        (PORT d[1] (1019:1019:1019) (1220:1220:1220))
        (PORT d[2] (969:969:969) (1110:1110:1110))
        (PORT d[3] (1804:1804:1804) (2101:2101:2101))
        (PORT d[4] (2324:2324:2324) (2631:2631:2631))
        (PORT d[5] (2859:2859:2859) (3283:3283:3283))
        (PORT d[6] (2591:2591:2591) (2987:2987:2987))
        (PORT d[7] (2314:2314:2314) (2635:2635:2635))
        (PORT d[8] (1339:1339:1339) (1528:1528:1528))
        (PORT d[9] (1776:1776:1776) (2079:2079:2079))
        (PORT d[10] (1195:1195:1195) (1417:1417:1417))
        (PORT d[11] (2375:2375:2375) (2716:2716:2716))
        (PORT d[12] (2148:2148:2148) (2447:2447:2447))
        (PORT clk (1094:1094:1094) (1111:1111:1111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1200:1200:1200) (1287:1287:1287))
        (PORT clk (1094:1094:1094) (1111:1111:1111))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (728:728:728) (802:802:802))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (584:584:584) (705:705:705))
        (PORT datac (369:369:369) (437:437:437))
        (PORT datad (311:311:311) (371:371:371))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1113:1113:1113))
        (PORT d[0] (1484:1484:1484) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1114:1114:1114))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (197:197:197))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (336:336:336) (391:391:391))
        (PORT datad (613:613:613) (730:730:730))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1114:1114:1114))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (919:919:919))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (631:631:631) (685:685:685))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT asdata (301:301:301) (343:343:343))
        (PORT ena (966:966:966) (1074:1074:1074))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_access\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (466:466:466) (550:550:550))
        (PORT datad (376:376:376) (456:456:456))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1114:1114:1114))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1114:1114:1114))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1630:1630:1630) (1879:1879:1879))
        (PORT d[1] (552:552:552) (639:639:639))
        (PORT d[2] (553:553:553) (641:641:641))
        (PORT d[3] (545:545:545) (633:633:633))
        (PORT d[4] (1641:1641:1641) (1904:1904:1904))
        (PORT d[5] (576:576:576) (673:673:673))
        (PORT d[6] (1631:1631:1631) (1929:1929:1929))
        (PORT d[7] (1744:1744:1744) (1997:1997:1997))
        (PORT d[8] (989:989:989) (1171:1171:1171))
        (PORT d[9] (580:580:580) (679:679:679))
        (PORT d[10] (1049:1049:1049) (1209:1209:1209))
        (PORT d[11] (580:580:580) (678:678:678))
        (PORT d[12] (1896:1896:1896) (2166:2166:2166))
        (PORT clk (1060:1060:1060) (1082:1082:1082))
        (PORT ena (920:920:920) (993:993:993))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1060:1060:1060) (1082:1082:1082))
        (PORT d[0] (920:920:920) (993:993:993))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_access\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (660:660:660))
        (PORT datab (197:197:197) (237:237:237))
        (PORT datac (360:360:360) (428:428:428))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1083:1083:1083))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_access)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|read\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (222:222:222))
        (PORT datab (175:175:175) (230:230:230))
        (PORT datad (750:750:750) (888:888:888))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1083:1083:1083))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|read)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|avalon_ociram_readdata_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (451:451:451))
        (PORT datab (155:155:155) (210:210:210))
        (PORT datac (677:677:677) (798:798:798))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1083:1083:1083))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[10\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (963:963:963))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (503:503:503) (572:572:572))
        (PORT datad (518:518:518) (599:599:599))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|avalon_ociram_readdata_ready\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (305:305:305))
        (PORT datab (153:153:153) (209:209:209))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (566:566:566))
        (PORT datac (433:433:433) (502:502:502))
        (PORT datad (638:638:638) (736:736:736))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|avalon_ociram_readdata_ready)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (903:903:903) (908:908:908))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|waitrequest\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (451:451:451))
        (PORT datab (174:174:174) (230:230:230))
        (PORT datac (676:676:676) (797:797:797))
        (PORT datad (139:139:139) (184:184:184))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|waitrequest\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (PORT datab (159:159:159) (216:216:216))
        (PORT datac (93:93:93) (115:115:115))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (304:304:304) (357:357:357))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|waitrequest)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (910:910:910))
=======
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|update_grant\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (827:827:827))
        (PORT datab (172:172:172) (226:226:226))
        (PORT datac (636:636:636) (752:752:752))
        (PORT datad (750:750:750) (888:888:888))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|packet_in_progress\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (103:103:103) (120:120:120))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|packet_in_progress)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (897:897:897))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|update_grant\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (587:587:587))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (599:599:599) (702:702:702))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (903:903:903))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src1_valid\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (578:578:578) (691:691:691))
        (PORT datac (459:459:459) (520:520:520))
        (PORT datad (539:539:539) (644:644:644))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|arb\|top_priority_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (566:566:566))
        (PORT datab (488:488:488) (571:571:571))
        (PORT datac (676:676:676) (793:793:793))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (903:903:903))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|arb\|top_priority_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (904:904:904))
        (PORT ena (423:423:423) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|arb\|top_priority_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (904:904:904))
        (PORT ena (423:423:423) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (298:298:298))
        (PORT datab (489:489:489) (571:571:571))
        (PORT datac (677:677:677) (795:795:795))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1121:1121:1121) (1289:1289:1289))
        (PORT clk (1089:1089:1089) (1107:1107:1107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1695:1695:1695) (1948:1948:1948))
        (PORT d[1] (1627:1627:1627) (1933:1933:1933))
        (PORT d[2] (986:986:986) (1151:1151:1151))
        (PORT d[3] (1210:1210:1210) (1404:1404:1404))
        (PORT d[4] (1553:1553:1553) (1766:1766:1766))
        (PORT d[5] (1305:1305:1305) (1519:1519:1519))
        (PORT d[6] (1092:1092:1092) (1260:1260:1260))
        (PORT d[7] (1035:1035:1035) (1198:1198:1198))
        (PORT d[8] (954:954:954) (1112:1112:1112))
        (PORT d[9] (1119:1119:1119) (1308:1308:1308))
        (PORT d[10] (1648:1648:1648) (1955:1955:1955))
        (PORT d[11] (954:954:954) (1120:1120:1120))
        (PORT d[12] (1197:1197:1197) (1376:1376:1376))
        (PORT clk (1087:1087:1087) (1105:1105:1105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2303:2303:2303) (2574:2574:2574))
        (PORT clk (1087:1087:1087) (1105:1105:1105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1107:1107:1107))
        (PORT d[0] (2587:2587:2587) (2867:2867:2867))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (904:904:904))
        (PORT ena (791:791:791) (861:861:861))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (817:817:817))
        (PORT datab (373:373:373) (452:452:452))
        (PORT datac (226:226:226) (278:278:278))
        (PORT datad (470:470:470) (547:547:547))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1108:1108:1108))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1108:1108:1108))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (829:829:829))
        (PORT datab (157:157:157) (215:215:215))
        (PORT datac (1020:1020:1020) (1197:1197:1197))
        (PORT datad (751:751:751) (889:889:889))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1108:1108:1108))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|write\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (587:587:587))
        (PORT datab (174:174:174) (229:229:229))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1108:1108:1108))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|write)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (828:828:828))
        (PORT datac (619:619:619) (720:720:720))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (955:955:955) (1119:1119:1119))
        (PORT d[1] (1447:1447:1447) (1687:1687:1687))
        (PORT d[2] (1928:1928:1928) (2196:2196:2196))
        (PORT d[3] (2273:2273:2273) (2588:2588:2588))
        (PORT d[4] (950:950:950) (1116:1116:1116))
        (PORT d[5] (1604:1604:1604) (1854:1854:1854))
        (PORT d[6] (1709:1709:1709) (1981:1981:1981))
        (PORT d[7] (889:889:889) (1024:1024:1024))
        (PORT d[8] (1621:1621:1621) (1902:1902:1902))
        (PORT d[9] (1062:1062:1062) (1259:1259:1259))
        (PORT d[10] (1854:1854:1854) (2146:2146:2146))
        (PORT d[11] (2110:2110:2110) (2401:2401:2401))
        (PORT d[12] (1774:1774:1774) (2050:2050:2050))
        (PORT clk (1054:1054:1054) (1075:1075:1075))
        (PORT ena (1970:1970:1970) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1075:1075:1075))
        (PORT d[0] (1970:1970:1970) (2185:2185:2185))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|debugaccess)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1076:1076:1076))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_en\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (155:155:155) (211:211:211))
        (PORT datac (116:116:116) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1076:1076:1076))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_wr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (451:451:451))
        (PORT datab (197:197:197) (236:236:236))
        (PORT datad (374:374:374) (454:454:454))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1076:1076:1076))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|jtag_ram_wr)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (761:761:761) (890:890:890))
        (PORT clk (1090:1090:1090) (1108:1108:1108))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_ocimem\|ociram_wr_en\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (630:630:630))
        (PORT datab (608:608:608) (697:697:697))
        (PORT datac (149:149:149) (202:202:202))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (754:754:754) (883:883:883))
        (PORT d[1] (607:607:607) (721:721:721))
        (PORT d[2] (587:587:587) (693:693:693))
        (PORT d[3] (577:577:577) (681:681:681))
        (PORT d[4] (2099:2099:2099) (2387:2387:2387))
        (PORT d[5] (775:775:775) (909:909:909))
        (PORT d[6] (939:939:939) (1093:1093:1093))
        (PORT d[7] (729:729:729) (851:851:851))
        (PORT d[8] (705:705:705) (815:815:815))
        (PORT d[9] (589:589:589) (697:697:697))
        (PORT d[10] (2242:2242:2242) (2646:2646:2646))
        (PORT d[11] (584:584:584) (696:696:696))
        (PORT d[12] (1151:1151:1151) (1328:1328:1328))
        (PORT clk (1088:1088:1088) (1106:1106:1106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1032:1032:1032) (1118:1118:1118))
        (PORT clk (1088:1088:1088) (1106:1106:1106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (582:582:582) (711:711:711))
        (PORT datac (677:677:677) (793:793:793))
        (PORT datad (190:190:190) (221:221:221))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1108:1108:1108))
        (PORT d[0] (1316:1316:1316) (1411:1411:1411))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1109:1109:1109))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1109:1109:1109))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1109:1109:1109))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (901:901:901))
        (PORT asdata (674:674:674) (765:765:765))
        (PORT clrn (883:883:883) (887:887:887))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1109:1109:1109))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[14\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (135:135:135) (166:166:166))
        (PORT datac (759:759:759) (869:869:869))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (744:744:744) (873:873:873))
        (PORT d[1] (1831:1831:1831) (2126:2126:2126))
        (PORT d[2] (393:393:393) (464:464:464))
        (PORT d[3] (748:748:748) (876:876:876))
        (PORT d[4] (785:785:785) (909:909:909))
        (PORT d[5] (411:411:411) (492:492:492))
        (PORT d[6] (409:409:409) (490:490:490))
        (PORT d[7] (436:436:436) (518:518:518))
        (PORT d[8] (1434:1434:1434) (1661:1661:1661))
        (PORT d[9] (922:922:922) (1091:1091:1091))
        (PORT d[10] (1285:1285:1285) (1490:1490:1490))
        (PORT d[11] (1242:1242:1242) (1437:1437:1437))
        (PORT d[12] (755:755:755) (890:890:890))
        (PORT clk (1055:1055:1055) (1076:1076:1076))
        (PORT ena (2293:2293:2293) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1076:1076:1076))
        (PORT d[0] (2293:2293:2293) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1056:1056:1056) (1077:1077:1077))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[14\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (603:603:603) (682:682:682))
        (PORT datac (347:347:347) (413:413:413))
        (PORT datad (481:481:481) (544:544:544))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1056:1056:1056) (1077:1077:1077))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[14\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (767:767:767))
        (PORT datab (124:124:124) (157:157:157))
        (PORT datac (98:98:98) (124:124:124))
        (PORT datad (456:456:456) (527:527:527))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1056:1056:1056) (1077:1077:1077))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (896:896:896))
        (PORT ena (1085:1085:1085) (1196:1196:1196))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_op_eret)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (670:670:670))
        (PORT datab (777:777:777) (903:903:903))
        (PORT datac (495:495:495) (586:586:586))
        (PORT datad (345:345:345) (411:411:411))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1257:1257:1257) (1438:1438:1438))
        (PORT clk (1087:1087:1087) (1105:1105:1105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1703:1703:1703) (1953:1953:1953))
        (PORT d[1] (1629:1629:1629) (1935:1935:1935))
        (PORT d[2] (968:968:968) (1129:1129:1129))
        (PORT d[3] (1211:1211:1211) (1404:1404:1404))
        (PORT d[4] (1739:1739:1739) (1980:1980:1980))
        (PORT d[5] (1122:1122:1122) (1305:1305:1305))
        (PORT d[6] (1085:1085:1085) (1252:1252:1252))
        (PORT d[7] (900:900:900) (1053:1053:1053))
        (PORT d[8] (952:952:952) (1106:1106:1106))
        (PORT d[9] (1110:1110:1110) (1295:1295:1295))
        (PORT d[10] (1816:1816:1816) (2148:2148:2148))
        (PORT d[11] (961:961:961) (1130:1130:1130))
        (PORT d[12] (1517:1517:1517) (1743:1743:1743))
        (PORT clk (1085:1085:1085) (1103:1103:1103))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_status_reg_pie_inst_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (504:504:504))
        (PORT datab (466:466:466) (553:553:553))
        (PORT datac (146:146:146) (195:195:195))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1020:1020:1020) (1108:1108:1108))
        (PORT clk (1085:1085:1085) (1103:1103:1103))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_status_reg_pie_inst_nxt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (533:533:533))
        (PORT datab (362:362:362) (434:434:434))
        (PORT datac (128:128:128) (174:174:174))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1087:1087:1087) (1105:1105:1105))
        (PORT d[0] (1304:1304:1304) (1401:1401:1401))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_status_reg_pie_inst_nxt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (369:369:369))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (126:126:126) (172:172:172))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1106:1106:1106))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_status_reg_pie)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
        (PORT ena (1254:1254:1254) (1406:1406:1406))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1106:1106:1106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[8\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (769:769:769))
        (PORT datab (519:519:519) (618:618:618))
        (PORT datac (542:542:542) (649:649:649))
        (PORT datad (185:185:185) (222:222:222))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1106:1106:1106))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[12\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (578:578:578))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (357:357:357) (410:410:410))
        (PORT datad (912:912:912) (1085:1085:1085))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1088:1088:1088) (1106:1106:1106))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[12\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (700:700:700))
        (PORT datab (679:679:679) (780:780:780))
        (PORT datac (120:120:120) (161:161:161))
        (PORT datad (501:501:501) (587:587:587))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (765:765:765) (898:898:898))
        (PORT d[1] (1284:1284:1284) (1499:1499:1499))
        (PORT d[2] (1947:1947:1947) (2219:2219:2219))
        (PORT d[3] (2292:2292:2292) (2609:2609:2609))
        (PORT d[4] (1100:1100:1100) (1281:1281:1281))
        (PORT d[5] (1460:1460:1460) (1695:1695:1695))
        (PORT d[6] (1717:1717:1717) (1990:1990:1990))
        (PORT d[7] (878:878:878) (1015:1015:1015))
        (PORT d[8] (1628:1628:1628) (1910:1910:1910))
        (PORT d[9] (1041:1041:1041) (1230:1230:1230))
        (PORT d[10] (1899:1899:1899) (2202:2202:2202))
        (PORT d[11] (2124:2124:2124) (2422:2422:2422))
        (PORT d[12] (1785:1785:1785) (2061:2061:2061))
        (PORT clk (1051:1051:1051) (1073:1073:1073))
        (PORT ena (1971:1971:1971) (2184:2184:2184))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[12\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (765:765:765) (898:898:898))
        (PORT datac (439:439:439) (503:503:503))
        (PORT datad (451:451:451) (511:511:511))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1051:1051:1051) (1073:1073:1073))
        (PORT d[0] (1971:1971:1971) (2184:2184:2184))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (902:902:902))
        (PORT ena (925:925:925) (1008:1008:1008))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1052:1052:1052) (1074:1074:1074))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_break\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1279:1279:1279))
        (PORT datab (578:578:578) (693:693:693))
        (PORT datac (815:815:815) (954:954:954))
        (PORT datad (166:166:166) (194:194:194))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1052:1052:1052) (1074:1074:1074))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1052:1052:1052) (1074:1074:1074))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (912:912:912) (1052:1052:1052))
        (PORT clk (1096:1096:1096) (1117:1117:1117))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_break)
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a9.addr_a_register)
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1398:1398:1398) (1616:1616:1616))
        (PORT d[1] (586:586:586) (690:690:690))
        (PORT d[2] (605:605:605) (716:716:716))
        (PORT d[3] (585:585:585) (692:692:692))
        (PORT d[4] (1905:1905:1905) (2160:2160:2160))
        (PORT d[5] (1524:1524:1524) (1780:1780:1780))
        (PORT d[6] (931:931:931) (1085:1085:1085))
        (PORT d[7] (1238:1238:1238) (1432:1432:1432))
        (PORT d[8] (766:766:766) (901:901:901))
        (PORT d[9] (1078:1078:1078) (1250:1250:1250))
        (PORT d[10] (2225:2225:2225) (2625:2625:2625))
        (PORT d[11] (598:598:598) (715:715:715))
        (PORT d[12] (974:974:974) (1125:1125:1125))
        (PORT clk (1094:1094:1094) (1115:1115:1115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|hbreak_enabled\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (470:470:470))
        (PORT datab (142:142:142) (191:191:191))
        (PORT datac (448:448:448) (510:510:510))
        (PORT datad (345:345:345) (410:410:410))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (804:804:804) (870:870:870))
        (PORT clk (1094:1094:1094) (1115:1115:1115))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|hbreak_enabled\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1117:1117:1117))
        (PORT d[0] (1103:1103:1103) (1175:1175:1175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1118:1118:1118))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|hbreak_enabled)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
        (PORT ena (1254:1254:1254) (1406:1406:1406))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|the_altera_std_synchronizer1\|din_s1)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT asdata (720:720:720) (815:815:815))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|the_altera_std_synchronizer1\|dreg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1118:1118:1118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1118:1118:1118))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1118:1118:1118))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (754:754:754) (884:884:884))
        (PORT d[1] (1669:1669:1669) (1943:1943:1943))
        (PORT d[2] (1937:1937:1937) (2221:2221:2221))
        (PORT d[3] (757:757:757) (886:886:886))
        (PORT d[4] (762:762:762) (889:889:889))
        (PORT d[5] (574:574:574) (674:674:674))
        (PORT d[6] (1996:1996:1996) (2330:2330:2330))
        (PORT d[7] (1221:1221:1221) (1397:1397:1397))
        (PORT d[8] (595:595:595) (709:709:709))
        (PORT d[9] (923:923:923) (1092:1092:1092))
        (PORT d[10] (1294:1294:1294) (1501:1501:1501))
        (PORT d[11] (1065:1065:1065) (1231:1231:1231))
        (PORT d[12] (765:765:765) (903:903:903))
        (PORT clk (1055:1055:1055) (1076:1076:1076))
        (PORT ena (2293:2293:2293) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1076:1076:1076))
        (PORT d[0] (2293:2293:2293) (2548:2548:2548))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|the_altera_std_synchronizer1\|dreg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1056:1056:1056) (1077:1077:1077))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|ir_out\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1056:1056:1056) (1077:1077:1077))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|ir_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (203:203:203))
        (PORT datab (384:384:384) (468:468:468))
        (PORT datac (155:155:155) (210:210:210))
        (PORT datad (307:307:307) (362:362:362))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (161:161:161) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1056:1056:1056) (1077:1077:1077))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (882:882:882))
        (PORT datab (181:181:181) (243:243:243))
        (PORT datac (551:551:551) (673:673:673))
        (PORT datad (405:405:405) (455:455:455))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (503:503:503))
        (PORT datab (382:382:382) (465:465:465))
        (PORT datac (312:312:312) (372:372:372))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[9\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (913:913:913))
        (PORT datab (174:174:174) (237:237:237))
        (PORT datac (339:339:339) (385:385:385))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (272:272:272) (309:309:309))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (762:762:762))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (430:430:430) (493:493:493))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (928:928:928))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (320:320:320) (359:359:359))
        (PORT clrn (1061:1061:1061) (1164:1164:1164))
        (PORT sload (1086:1086:1086) (982:982:982))
        (PORT ena (592:592:592) (629:629:629))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (903:903:903) (908:908:908))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (445:445:445))
        (PORT datab (350:350:350) (426:426:426))
        (PORT datad (351:351:351) (423:423:423))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (214:214:214))
        (PORT datab (447:447:447) (513:513:513))
        (PORT datad (182:182:182) (217:217:217))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (762:762:762))
        (PORT datac (434:434:434) (493:493:493))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (923:923:923) (929:929:929))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (920:920:920) (1016:1016:1016))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (903:903:903) (908:908:908))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (199:199:199))
        (PORT datab (533:533:533) (642:642:642))
        (PORT datac (649:649:649) (757:757:757))
        (PORT datad (180:180:180) (214:214:214))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (397:397:397))
        (PORT datac (131:131:131) (179:179:179))
        (PORT datad (308:308:308) (363:363:363))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT asdata (852:852:852) (969:969:969))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (788:788:788))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (841:841:841) (972:972:972))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (928:928:928))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1061:1061:1061) (1164:1164:1164))
        (PORT ena (592:592:592) (629:629:629))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT datac (648:648:648) (764:764:764))
        (PORT datad (130:130:130) (166:166:166))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (928:928:928))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1061:1061:1061) (1164:1164:1164))
        (PORT ena (592:592:592) (629:629:629))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (653:653:653) (770:770:770))
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (530:530:530) (628:628:628))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (928:928:928))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1061:1061:1061) (1164:1164:1164))
        (PORT ena (592:592:592) (629:629:629))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (447:447:447))
        (PORT datab (351:351:351) (427:427:427))
        (PORT datac (374:374:374) (470:470:470))
        (PORT datad (349:349:349) (421:421:421))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (499:499:499))
        (PORT datab (446:446:446) (513:513:513))
        (PORT datac (151:151:151) (204:204:204))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (365:365:365) (459:459:459))
        (PORT datad (164:164:164) (192:192:192))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (341:341:341) (412:412:412))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (923:923:923) (929:929:929))
        (PORT asdata (462:462:462) (505:505:505))
        (PORT clrn (920:920:920) (1016:1016:1016))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (907:907:907))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (487:487:487))
        (PORT datab (533:533:533) (641:641:641))
        (PORT datac (96:96:96) (121:121:121))
        (PORT datad (234:234:234) (293:293:293))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (460:460:460))
        (PORT datad (359:359:359) (428:428:428))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (500:500:500))
        (PORT datab (529:529:529) (637:637:637))
        (PORT datac (322:322:322) (369:369:369))
        (PORT datad (232:232:232) (291:291:291))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (393:393:393) (460:460:460))
        (PORT clk (1090:1090:1090) (1108:1108:1108))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1236:1236:1236) (1429:1429:1429))
        (PORT d[1] (1825:1825:1825) (2156:2156:2156))
        (PORT d[2] (606:606:606) (717:717:717))
        (PORT d[3] (586:586:586) (693:693:693))
        (PORT d[4] (1928:1928:1928) (2196:2196:2196))
        (PORT d[5] (1328:1328:1328) (1547:1547:1547))
        (PORT d[6] (1084:1084:1084) (1253:1253:1253))
        (PORT d[7] (582:582:582) (693:693:693))
        (PORT d[8] (773:773:773) (909:909:909))
        (PORT d[9] (925:925:925) (1080:1080:1080))
        (PORT d[10] (2034:2034:2034) (2403:2403:2403))
        (PORT d[11] (596:596:596) (704:704:704))
        (PORT d[12] (1014:1014:1014) (1172:1172:1172))
        (PORT clk (1088:1088:1088) (1106:1106:1106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (330:330:330))
        (PORT datac (129:129:129) (170:170:170))
        (PORT datad (130:130:130) (168:168:168))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1029:1029:1029) (1121:1121:1121))
        (PORT clk (1088:1088:1088) (1106:1106:1106))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (928:928:928))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (267:267:267) (286:286:286))
        (PORT clrn (1061:1061:1061) (1164:1164:1164))
        (PORT sload (1086:1086:1086) (982:982:982))
        (PORT ena (981:981:981) (1105:1105:1105))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1108:1108:1108))
        (PORT d[0] (1312:1312:1312) (1414:1414:1414))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (396:396:396))
        (PORT datab (327:327:327) (395:395:395))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1109:1109:1109))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (213:213:213))
        (PORT datab (179:179:179) (216:216:216))
        (PORT datad (104:104:104) (121:121:121))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1109:1109:1109))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (923:923:923) (929:929:929))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (920:920:920) (1016:1016:1016))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|ir_out\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (121:121:121) (164:164:164))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1109:1109:1109))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1109:1109:1109))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|ir_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (171:171:171) (232:232:232))
        (PORT datab (109:109:109) (139:139:139))
        (PORT datac (312:312:312) (372:372:372))
        (PORT datad (365:365:365) (442:442:442))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (567:567:567) (666:666:666))
        (PORT d[1] (1833:1833:1833) (2133:2133:2133))
        (PORT d[2] (1945:1945:1945) (2230:2230:2230))
        (PORT d[3] (569:569:569) (668:668:668))
        (PORT d[4] (594:594:594) (706:706:706))
        (PORT d[5] (598:598:598) (705:705:705))
        (PORT d[6] (1984:1984:1984) (2311:2311:2311))
        (PORT d[7] (1220:1220:1220) (1396:1396:1396))
        (PORT d[8] (1466:1466:1466) (1701:1701:1701))
        (PORT d[9] (663:663:663) (800:800:800))
        (PORT d[10] (584:584:584) (687:687:687))
        (PORT d[11] (1084:1084:1084) (1258:1258:1258))
        (PORT d[12] (919:919:919) (1080:1080:1080))
        (PORT clk (1054:1054:1054) (1076:1076:1076))
        (PORT ena (2163:2163:2163) (2400:2400:2400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1076:1076:1076))
        (PORT d[0] (2163:2163:2163) (2400:2400:2400))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (463:463:463))
        (PORT datab (516:516:516) (604:604:604))
        (PORT datad (271:271:271) (308:308:308))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1077:1077:1077))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (922:922:922) (928:928:928))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (309:309:309) (349:349:349))
        (PORT clrn (1061:1061:1061) (1164:1164:1164))
        (PORT sload (1086:1086:1086) (982:982:982))
        (PORT ena (592:592:592) (629:629:629))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (460:460:460))
        (PORT datab (453:453:453) (534:534:534))
        (PORT datac (357:357:357) (435:435:435))
        (PORT datad (645:645:645) (762:762:762))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1077:1077:1077))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1055:1055:1055) (1077:1077:1077))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (769:769:769) (899:899:899))
        (PORT clk (1091:1091:1091) (1109:1109:1109))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (545:545:545))
        (PORT datab (230:230:230) (293:293:293))
        (PORT datad (435:435:435) (500:500:500))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1096:1096:1096) (971:971:971))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (482:482:482) (559:559:559))
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1532:1532:1532) (1760:1760:1760))
        (PORT d[1] (1465:1465:1465) (1750:1750:1750))
        (PORT d[2] (987:987:987) (1152:1152:1152))
        (PORT d[3] (1191:1191:1191) (1379:1379:1379))
        (PORT d[4] (1648:1648:1648) (1866:1866:1866))
        (PORT d[5] (1302:1302:1302) (1514:1514:1514))
        (PORT d[6] (1093:1093:1093) (1261:1261:1261))
        (PORT d[7] (1192:1192:1192) (1374:1374:1374))
        (PORT d[8] (968:968:968) (1132:1132:1132))
        (PORT d[9] (1101:1101:1101) (1285:1285:1285))
        (PORT d[10] (1657:1657:1657) (1968:1968:1968))
        (PORT d[11] (951:951:951) (1111:1111:1111))
        (PORT d[12] (1351:1351:1351) (1558:1558:1558))
        (PORT clk (1089:1089:1089) (1107:1107:1107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2141:2141:2141) (2389:2389:2389))
        (PORT clk (1089:1089:1089) (1107:1107:1107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1091:1091:1091) (1109:1109:1109))
        (PORT d[0] (2565:2565:2565) (2842:2842:2842))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1110:1110:1110))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (924:924:924))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (267:267:267) (286:286:286))
        (PORT clrn (770:770:770) (843:843:843))
        (PORT sload (1075:1075:1075) (1225:1225:1225))
        (PORT ena (1085:1085:1085) (1204:1204:1204))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (648:648:648) (757:757:757))
        (PORT datad (517:517:517) (620:620:620))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1110:1110:1110))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1110:1110:1110))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[5\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (502:502:502))
        (PORT datab (858:858:858) (997:997:997))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1110:1110:1110))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (923:923:923) (929:929:929))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (920:920:920) (1016:1016:1016))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (171:171:171) (232:232:232))
        (PORT datac (387:387:387) (482:482:482))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (935:935:935) (1089:1089:1089))
        (PORT d[1] (1275:1275:1275) (1489:1489:1489))
        (PORT d[2] (1773:1773:1773) (2024:2024:2024))
        (PORT d[3] (2115:2115:2115) (2410:2410:2410))
        (PORT d[4] (926:926:926) (1077:1077:1077))
        (PORT d[5] (1604:1604:1604) (1853:1853:1853))
        (PORT d[6] (1695:1695:1695) (1964:1964:1964))
        (PORT d[7] (1041:1041:1041) (1200:1200:1200))
        (PORT d[8] (1453:1453:1453) (1710:1710:1710))
        (PORT d[9] (1063:1063:1063) (1259:1259:1259))
        (PORT d[10] (1720:1720:1720) (1996:1996:1996))
        (PORT d[11] (2125:2125:2125) (2425:2425:2425))
        (PORT d[12] (1594:1594:1594) (1844:1844:1844))
        (PORT clk (1056:1056:1056) (1078:1078:1078))
        (PORT ena (1808:1808:1808) (2002:2002:2002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1056:1056:1056) (1078:1078:1078))
        (PORT d[0] (1808:1808:1808) (2002:2002:2002))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1079:1079:1079))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (814:814:814))
        (PORT datad (375:375:375) (447:447:447))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1079:1079:1079))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (158:158:158) (218:218:218))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1079:1079:1079))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (205:205:205))
        (PORT datab (165:165:165) (225:225:225))
        (PORT datac (149:149:149) (205:205:205))
        (PORT datad (144:144:144) (189:189:189))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (227:227:227) (283:283:283))
        (PORT datac (661:661:661) (785:785:785))
        (PORT datad (371:371:371) (443:443:443))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (459:459:459))
        (PORT datab (804:804:804) (935:935:935))
        (PORT datac (478:478:478) (570:570:570))
        (PORT datad (180:180:180) (204:204:204))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (775:775:775) (905:905:905))
        (PORT clk (1095:1095:1095) (1112:1112:1112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1513:1513:1513) (1736:1736:1736))
        (PORT d[1] (1447:1447:1447) (1727:1727:1727))
        (PORT d[2] (1154:1154:1154) (1339:1339:1339))
        (PORT d[3] (1061:1061:1061) (1226:1226:1226))
        (PORT d[4] (1528:1528:1528) (1726:1726:1726))
        (PORT d[5] (1304:1304:1304) (1512:1512:1512))
        (PORT d[6] (1265:1265:1265) (1455:1455:1455))
        (PORT d[7] (1058:1058:1058) (1228:1228:1228))
        (PORT d[8] (1130:1130:1130) (1307:1307:1307))
        (PORT d[9] (925:925:925) (1084:1084:1084))
        (PORT d[10] (1625:1625:1625) (1929:1929:1929))
        (PORT d[11] (1135:1135:1135) (1326:1326:1326))
        (PORT d[12] (1343:1343:1343) (1550:1550:1550))
        (PORT clk (1093:1093:1093) (1110:1110:1110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (922:922:922))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (319:319:319) (370:370:370))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (223:223:223) (279:279:279))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1625:1625:1625) (1845:1845:1845))
        (PORT clk (1093:1093:1093) (1110:1110:1110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1112:1112:1112))
        (PORT d[0] (1909:1909:1909) (2138:2138:2138))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (922:922:922))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (319:319:319) (370:370:370))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (159:159:159) (218:218:218))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1113:1113:1113))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1113:1113:1113))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (922:922:922))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (319:319:319) (370:370:370))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1113:1113:1113))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (200:200:200))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1113:1113:1113))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (922:922:922))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (319:319:319) (370:370:370))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datad (140:140:140) (184:184:184))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1130:1130:1130) (1321:1321:1321))
        (PORT d[1] (1201:1201:1201) (1397:1397:1397))
        (PORT d[2] (1774:1774:1774) (2025:2025:2025))
        (PORT d[3] (1970:1970:1970) (2243:2243:2243))
        (PORT d[4] (1099:1099:1099) (1277:1277:1277))
        (PORT d[5] (1583:1583:1583) (1832:1832:1832))
        (PORT d[6] (1521:1521:1521) (1766:1766:1766))
        (PORT d[7] (1058:1058:1058) (1218:1218:1218))
        (PORT d[8] (1444:1444:1444) (1700:1700:1700))
        (PORT d[9] (1225:1225:1225) (1437:1437:1437))
        (PORT d[10] (1714:1714:1714) (1992:1992:1992))
        (PORT d[11] (1930:1930:1930) (2201:2201:2201))
        (PORT d[12] (1588:1588:1588) (1842:1842:1842))
        (PORT clk (1059:1059:1059) (1081:1081:1081))
        (PORT ena (1789:1789:1789) (1977:1977:1977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1059:1059:1059) (1081:1081:1081))
        (PORT d[0] (1789:1789:1789) (1977:1977:1977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1060:1060:1060) (1082:1082:1082))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (922:922:922))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (319:319:319) (370:370:370))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (223:223:223) (279:279:279))
        (PORT datac (787:787:787) (911:911:911))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1060:1060:1060) (1082:1082:1082))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1060:1060:1060) (1082:1082:1082))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (216:216:216))
        (PORT datab (162:162:162) (222:222:222))
        (PORT datac (147:147:147) (202:202:202))
        (PORT datad (101:101:101) (122:122:122))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (835:835:835))
        (PORT datab (137:137:137) (174:174:174))
        (PORT datac (963:963:963) (796:796:796))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (830:830:830))
        (PORT datab (136:136:136) (172:172:172))
        (PORT datac (494:494:494) (590:590:590))
        (PORT datad (369:369:369) (445:445:445))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (922:922:922))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (423:423:423) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (466:466:466))
        (PORT datab (803:803:803) (934:934:934))
        (PORT datac (658:658:658) (781:781:781))
        (PORT datad (132:132:132) (176:176:176))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (586:586:586) (693:693:693))
        (PORT clk (1084:1084:1084) (1102:1102:1102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1715:1715:1715) (1969:1969:1969))
        (PORT d[1] (1637:1637:1637) (1943:1943:1943))
        (PORT d[2] (976:976:976) (1142:1142:1142))
        (PORT d[3] (1355:1355:1355) (1563:1563:1563))
        (PORT d[4] (1734:1734:1734) (1972:1972:1972))
        (PORT d[5] (1126:1126:1126) (1317:1317:1317))
        (PORT d[6] (1072:1072:1072) (1237:1237:1237))
        (PORT d[7] (884:884:884) (1032:1032:1032))
        (PORT d[8] (970:970:970) (1133:1133:1133))
        (PORT d[9] (926:926:926) (1083:1083:1083))
        (PORT d[10] (1843:1843:1843) (2185:2185:2185))
        (PORT d[11] (926:926:926) (1082:1082:1082))
        (PORT d[12] (1536:1536:1536) (1769:1769:1769))
        (PORT clk (1082:1082:1082) (1100:1100:1100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1031:1031:1031) (1118:1118:1118))
        (PORT clk (1082:1082:1082) (1100:1100:1100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1084:1084:1084) (1102:1102:1102))
        (PORT d[0] (1315:1315:1315) (1411:1411:1411))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (216:216:216))
        (PORT datab (162:162:162) (222:222:222))
        (PORT datac (147:147:147) (203:203:203))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1085:1085:1085) (1103:1103:1103))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (160:160:160) (220:220:220))
        (PORT datac (145:145:145) (201:201:201))
        (PORT datad (131:131:131) (176:176:176))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1085:1085:1085) (1103:1103:1103))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (230:230:230))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (101:101:101) (123:123:123))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1085:1085:1085) (1103:1103:1103))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (833:833:833))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (120:120:120) (151:151:151))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1085:1085:1085) (1103:1103:1103))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (922:922:922))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (423:423:423) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (213:213:213))
        (PORT datab (158:158:158) (217:217:217))
        (PORT datac (140:140:140) (196:196:196))
        (PORT datad (96:96:96) (117:117:117))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (760:760:760) (888:888:888))
        (PORT d[1] (1470:1470:1470) (1716:1716:1716))
        (PORT d[2] (1955:1955:1955) (2229:2229:2229))
        (PORT d[3] (2303:2303:2303) (2623:2623:2623))
        (PORT d[4] (1134:1134:1134) (1323:1323:1323))
        (PORT d[5] (1621:1621:1621) (1876:1876:1876))
        (PORT d[6] (1718:1718:1718) (1991:1991:1991))
        (PORT d[7] (1039:1039:1039) (1194:1194:1194))
        (PORT d[8] (1629:1629:1629) (1911:1911:1911))
        (PORT d[9] (1028:1028:1028) (1214:1214:1214))
        (PORT d[10] (1913:1913:1913) (2222:2222:2222))
        (PORT d[11] (2304:2304:2304) (2629:2629:2629))
        (PORT d[12] (740:740:740) (868:868:868))
        (PORT clk (1048:1048:1048) (1070:1070:1070))
        (PORT ena (1979:1979:1979) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1048:1048:1048) (1070:1070:1070))
        (PORT d[0] (1979:1979:1979) (2192:2192:2192))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (829:829:829))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datac (121:121:121) (151:151:151))
        (PORT datad (164:164:164) (193:193:193))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1071:1071:1071))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (922:922:922))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (423:423:423) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (831:831:831))
        (PORT datab (131:131:131) (180:180:180))
        (PORT datac (662:662:662) (790:790:790))
        (PORT datad (375:375:375) (447:447:447))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1071:1071:1071))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1049:1049:1049) (1071:1071:1071))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (691:691:691))
        (PORT datab (173:173:173) (236:236:236))
        (PORT datac (898:898:898) (1009:1009:1009))
        (PORT datad (600:600:600) (678:678:678))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (197:197:197))
        (PORT datab (164:164:164) (224:224:224))
        (PORT datac (148:148:148) (205:205:205))
        (PORT datad (143:143:143) (189:189:189))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (192:192:192) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[7\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (431:431:431))
        (PORT datab (183:183:183) (246:246:246))
        (PORT datac (777:777:777) (876:876:876))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (187:187:187) (225:225:225))
        (PORT datad (272:272:272) (311:311:311))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (493:493:493) (580:580:580))
        (PORT datac (521:521:521) (624:624:624))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (922:922:922))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (423:423:423) (455:455:455))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (919:919:919))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (903:903:903) (909:909:909))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (456:456:456))
        (PORT datab (450:450:450) (531:531:531))
        (PORT datac (359:359:359) (438:438:438))
        (PORT datad (493:493:493) (576:576:576))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datac (476:476:476) (561:561:561))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (969:969:969))
        (PORT datab (165:165:165) (216:216:216))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (919:919:919))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (903:903:903) (909:909:909))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (109:109:109) (129:129:129))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (927:927:927))
=======
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (421:421:421))
        (PORT datab (478:478:478) (567:567:567))
        (PORT datac (220:220:220) (275:275:275))
        (PORT datad (215:215:215) (265:265:265))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (369:369:369))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (532:532:532) (629:629:629))
        (PORT datad (287:287:287) (331:331:331))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|tdo\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (302:302:302) (362:362:362))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (758:758:758) (870:870:870))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|jtag_uart_0\|nios_jtag_uart_0_alt_jtag_atlantic\|tdo)
    (DELAY
      (ABSOLUTE
        (PORT clk (933:933:933) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (921:921:921) (1012:1012:1012))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (909:909:909))
        (PORT datab (519:519:519) (624:624:624))
        (PORT datac (334:334:334) (400:400:400))
        (PORT datad (296:296:296) (355:355:355))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (157:157:157))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1190:1190:1190) (973:973:973))
        (PORT datad (539:539:539) (648:648:648))
        (IOPATH dataa combout (170:170:170) (163:163:163))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (563:563:563) (680:680:680))
        (PORT datac (149:149:149) (194:194:194))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (915:915:915))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (537:537:537) (590:590:590))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (563:563:563) (680:680:680))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (576:576:576) (677:677:677))
        (PORT clk (1099:1099:1099) (1116:1116:1116))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2186:2186:2186) (2480:2480:2480))
        (PORT d[1] (1457:1457:1457) (1730:1730:1730))
        (PORT d[2] (1502:1502:1502) (1718:1718:1718))
        (PORT d[3] (1394:1394:1394) (1624:1624:1624))
        (PORT d[4] (1813:1813:1813) (2039:2039:2039))
        (PORT d[5] (2419:2419:2419) (2775:2775:2775))
        (PORT d[6] (2014:2014:2014) (2321:2321:2321))
        (PORT d[7] (1759:1759:1759) (2002:2002:2002))
        (PORT d[8] (1694:1694:1694) (1930:1930:1930))
        (PORT d[9] (1034:1034:1034) (1227:1227:1227))
        (PORT d[10] (1394:1394:1394) (1651:1651:1651))
        (PORT d[11] (1678:1678:1678) (1913:1913:1913))
        (PORT d[12] (1609:1609:1609) (1836:1836:1836))
        (PORT clk (1097:1097:1097) (1114:1114:1114))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1582:1582:1582) (1727:1727:1727))
        (PORT clk (1097:1097:1097) (1114:1114:1114))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (537:537:537) (590:590:590))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1099:1099:1099) (1116:1116:1116))
        (PORT d[0] (1873:1873:1873) (2036:2036:2036))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (560:560:560) (676:676:676))
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1117:1117:1117))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (537:537:537) (590:590:590))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1117:1117:1117))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (563:563:563) (679:679:679))
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1117:1117:1117))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (537:537:537) (590:590:590))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (162:162:162) (225:225:225))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1117:1117:1117))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1380:1380:1380) (1584:1584:1584))
        (PORT d[1] (1298:1298:1298) (1477:1477:1477))
        (PORT d[2] (1189:1189:1189) (1357:1357:1357))
        (PORT d[3] (1219:1219:1219) (1392:1392:1392))
        (PORT d[4] (1078:1078:1078) (1243:1243:1243))
        (PORT d[5] (1120:1120:1120) (1295:1295:1295))
        (PORT d[6] (1142:1142:1142) (1344:1344:1344))
        (PORT d[7] (1487:1487:1487) (1695:1695:1695))
        (PORT d[8] (1317:1317:1317) (1545:1545:1545))
        (PORT d[9] (1150:1150:1150) (1329:1329:1329))
        (PORT d[10] (1386:1386:1386) (1589:1589:1589))
        (PORT d[11] (1291:1291:1291) (1466:1466:1466))
        (PORT d[12] (1379:1379:1379) (1583:1583:1583))
        (PORT clk (1063:1063:1063) (1084:1084:1084))
        (PORT ena (1872:1872:1872) (2062:2062:2062))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (146:146:146) (202:202:202))
        (PORT datad (153:153:153) (198:198:198))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1084:1084:1084))
        (PORT d[0] (1872:1872:1872) (2062:2062:2062))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (151:151:151) (209:209:209))
        (PORT datad (168:168:168) (218:218:218))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1064:1064:1064) (1085:1085:1085))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (238:238:238))
        (PORT datab (201:201:201) (237:237:237))
        (PORT datac (122:122:122) (152:152:152))
        (PORT datad (219:219:219) (264:264:264))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1064:1064:1064) (1085:1085:1085))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (813:813:813))
        (PORT datab (383:383:383) (468:468:468))
        (PORT datac (495:495:495) (590:590:590))
        (PORT datad (375:375:375) (447:447:447))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1064:1064:1064) (1085:1085:1085))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (487:487:487) (539:539:539))
        (PORT ena (480:480:480) (512:512:512))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (239:239:239))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (575:575:575) (675:675:675))
        (PORT clk (1097:1097:1097) (1115:1115:1115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1903:1903:1903) (2161:2161:2161))
        (PORT d[1] (1306:1306:1306) (1567:1567:1567))
        (PORT d[2] (1355:1355:1355) (1554:1554:1554))
        (PORT d[3] (1282:1282:1282) (1512:1512:1512))
        (PORT d[4] (1944:1944:1944) (2196:2196:2196))
        (PORT d[5] (2279:2279:2279) (2610:2610:2610))
        (PORT d[6] (2036:2036:2036) (2351:2351:2351))
        (PORT d[7] (1772:1772:1772) (2017:2017:2017))
        (PORT d[8] (1713:1713:1713) (1956:1956:1956))
        (PORT d[9] (1049:1049:1049) (1248:1248:1248))
        (PORT d[10] (1385:1385:1385) (1646:1646:1646))
        (PORT d[11] (1681:1681:1681) (1917:1917:1917))
        (PORT d[12] (1623:1623:1623) (1856:1856:1856))
        (PORT clk (1095:1095:1095) (1113:1113:1113))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (487:487:487) (539:539:539))
        (PORT ena (480:480:480) (512:512:512))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (159:159:159) (218:218:218))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1409:1409:1409) (1574:1574:1574))
        (PORT clk (1095:1095:1095) (1113:1113:1113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1115:1115:1115))
        (PORT d[0] (1693:1693:1693) (1867:1867:1867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1116:1116:1116))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (487:487:487) (539:539:539))
        (PORT ena (480:480:480) (512:512:512))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (221:221:221))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1116:1116:1116))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1116:1116:1116))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (487:487:487) (539:539:539))
        (PORT ena (480:480:480) (512:512:512))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1116:1116:1116))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datad (164:164:164) (209:209:209))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1096:1096:1096) (1270:1270:1270))
        (PORT d[1] (1305:1305:1305) (1497:1497:1497))
        (PORT d[2] (1341:1341:1341) (1526:1526:1526))
        (PORT d[3] (1057:1057:1057) (1208:1208:1208))
        (PORT d[4] (1042:1042:1042) (1200:1200:1200))
        (PORT d[5] (1150:1150:1150) (1336:1336:1336))
        (PORT d[6] (1133:1133:1133) (1332:1332:1332))
        (PORT d[7] (1507:1507:1507) (1723:1723:1723))
        (PORT d[8] (1326:1326:1326) (1555:1555:1555))
        (PORT d[9] (1139:1139:1139) (1314:1314:1314))
        (PORT d[10] (1374:1374:1374) (1571:1571:1571))
        (PORT d[11] (1515:1515:1515) (1727:1727:1727))
        (PORT d[12] (1527:1527:1527) (1757:1757:1757))
        (PORT clk (1061:1061:1061) (1083:1083:1083))
        (PORT ena (1873:1873:1873) (2063:2063:2063))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (487:487:487) (539:539:539))
        (PORT ena (480:480:480) (512:512:512))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (162:162:162) (222:222:222))
        (PORT datac (152:152:152) (209:209:209))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1083:1083:1083))
        (PORT d[0] (1873:1873:1873) (2063:2063:2063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1062:1062:1062) (1084:1084:1084))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (241:241:241))
        (PORT datab (227:227:227) (279:279:279))
        (PORT datac (102:102:102) (122:122:122))
        (PORT datad (153:153:153) (198:198:198))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1062:1062:1062) (1084:1084:1084))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1311:1311:1311) (1089:1089:1089))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1062:1062:1062) (1084:1084:1084))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (423:423:423))
        (PORT datab (518:518:518) (623:623:623))
        (PORT datac (431:431:431) (505:505:505))
        (PORT datad (482:482:482) (569:569:569))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (458:458:458))
        (PORT datab (110:110:110) (141:141:141))
        (PORT datac (358:358:358) (437:437:437))
        (PORT datad (496:496:496) (582:582:582))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (408:408:408) (490:490:490))
        (PORT clk (1089:1089:1089) (1107:1107:1107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2404:2404:2404) (2741:2741:2741))
        (PORT d[1] (1491:1491:1491) (1779:1779:1779))
        (PORT d[2] (1332:1332:1332) (1526:1526:1526))
        (PORT d[3] (1419:1419:1419) (1666:1666:1666))
        (PORT d[4] (2138:2138:2138) (2416:2416:2416))
        (PORT d[5] (2458:2458:2458) (2818:2818:2818))
        (PORT d[6] (2217:2217:2217) (2555:2555:2555))
        (PORT d[7] (1941:1941:1941) (2209:2209:2209))
        (PORT d[8] (1313:1313:1313) (1494:1494:1494))
        (PORT d[9] (1234:1234:1234) (1466:1466:1466))
        (PORT d[10] (1564:1564:1564) (1853:1853:1853))
        (PORT d[11] (1987:1987:1987) (2261:2261:2261))
        (PORT d[12] (1958:1958:1958) (2235:2235:2235))
        (PORT clk (1087:1087:1087) (1105:1105:1105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (777:777:777) (854:854:854))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (925:925:925))
        (PORT asdata (301:301:301) (344:344:344))
        (PORT ena (777:777:777) (854:854:854))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1190:1190:1190) (1278:1278:1278))
        (PORT clk (1087:1087:1087) (1105:1105:1105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1089:1089:1089) (1107:1107:1107))
        (PORT d[0] (1474:1474:1474) (1571:1571:1571))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1108:1108:1108))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (777:777:777) (854:854:854))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1108:1108:1108))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (777:777:777) (854:854:854))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1108:1108:1108))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (359:359:359) (438:438:438))
        (PORT datad (354:354:354) (431:431:431))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1090:1090:1090) (1108:1108:1108))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (608:608:608))
        (PORT datab (378:378:378) (461:461:461))
        (PORT datac (95:95:95) (120:120:120))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1262:1262:1262) (1459:1459:1459))
        (PORT d[1] (1485:1485:1485) (1702:1702:1702))
        (PORT d[2] (1367:1367:1367) (1556:1556:1556))
        (PORT d[3] (1035:1035:1035) (1183:1183:1183))
        (PORT d[4] (1255:1255:1255) (1458:1458:1458))
        (PORT d[5] (1079:1079:1079) (1246:1246:1246))
        (PORT d[6] (1321:1321:1321) (1548:1548:1548))
        (PORT d[7] (1674:1674:1674) (1908:1908:1908))
        (PORT d[8] (1515:1515:1515) (1773:1773:1773))
        (PORT d[9] (961:961:961) (1113:1113:1113))
        (PORT d[10] (1221:1221:1221) (1408:1408:1408))
        (PORT d[11] (1702:1702:1702) (1940:1940:1940))
        (PORT d[12] (1542:1542:1542) (1770:1770:1770))
        (PORT clk (1053:1053:1053) (1076:1076:1076))
        (PORT ena (2038:2038:2038) (2248:2248:2248))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (925:925:925))
        (PORT asdata (294:294:294) (332:332:332))
        (PORT ena (765:765:765) (834:834:834))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1053:1053:1053) (1076:1076:1076))
        (PORT d[0] (2038:2038:2038) (2248:2248:2248))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (158:158:158) (217:217:217))
        (PORT datac (143:143:143) (200:200:200))
        (PORT datad (163:163:163) (212:212:212))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1077:1077:1077))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (237:237:237))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datad (149:149:149) (193:193:193))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1077:1077:1077))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (358:358:358))
        (PORT datab (373:373:373) (453:453:453))
        (PORT datad (166:166:166) (194:194:194))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1054:1054:1054) (1077:1077:1077))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (159:159:159))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (1136:1136:1136))
        (PORT datab (691:691:691) (793:793:793))
        (PORT datac (689:689:689) (816:816:816))
        (PORT datad (510:510:510) (584:584:584))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (765:765:765) (834:834:834))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (385:385:385) (457:457:457))
        (PORT clk (1095:1095:1095) (1113:1113:1113))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (245:245:245))
        (PORT datab (164:164:164) (224:224:224))
        (PORT datac (154:154:154) (212:212:212))
        (PORT datad (154:154:154) (198:198:198))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (116:116:116) (144:144:144))
        (PORT datac (108:108:108) (131:131:131))
        (PORT datad (165:165:165) (214:214:214))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (357:357:357))
        (PORT datab (349:349:349) (424:424:424))
        (PORT datad (404:404:404) (456:456:456))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2576:2576:2576) (2933:2933:2933))
        (PORT d[1] (851:851:851) (1019:1019:1019))
        (PORT d[2] (1143:1143:1143) (1309:1309:1309))
        (PORT d[3] (1615:1615:1615) (1896:1896:1896))
        (PORT d[4] (2303:2303:2303) (2606:2606:2606))
        (PORT d[5] (2659:2659:2659) (3050:3050:3050))
        (PORT d[6] (2405:2405:2405) (2772:2772:2772))
        (PORT d[7] (2141:2141:2141) (2441:2441:2441))
        (PORT d[8] (1354:1354:1354) (1550:1550:1550))
        (PORT d[9] (1742:1742:1742) (2046:2046:2046))
        (PORT d[10] (1735:1735:1735) (2043:2043:2043))
        (PORT d[11] (2198:2198:2198) (2515:2515:2515))
        (PORT d[12] (2131:2131:2131) (2428:2428:2428))
        (PORT clk (1093:1093:1093) (1111:1111:1111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1119:1119:1119) (1209:1209:1209))
        (PORT clk (1093:1093:1093) (1111:1111:1111))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1113:1113:1113))
        (PORT d[0] (1403:1403:1403) (1502:1502:1502))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (765:765:765) (834:834:834))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (243:243:243))
        (PORT datab (162:162:162) (222:222:222))
        (PORT datac (151:151:151) (209:209:209))
        (PORT datad (151:151:151) (197:197:197))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1114:1114:1114))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1114:1114:1114))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (241:241:241))
        (PORT datab (171:171:171) (236:236:236))
        (PORT datac (106:106:106) (129:129:129))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1114:1114:1114))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (352:352:352))
        (PORT datab (350:350:350) (423:423:423))
        (PORT datad (167:167:167) (197:197:197))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1114:1114:1114))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (242:242:242))
        (PORT datab (161:161:161) (221:221:221))
        (PORT datac (149:149:149) (207:207:207))
        (PORT datad (164:164:164) (213:213:213))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1450:1450:1450) (1674:1674:1674))
        (PORT d[1] (1665:1665:1665) (1904:1904:1904))
        (PORT d[2] (1538:1538:1538) (1760:1760:1760))
        (PORT d[3] (851:851:851) (975:975:975))
        (PORT d[4] (1445:1445:1445) (1676:1676:1676))
        (PORT d[5] (758:758:758) (885:885:885))
        (PORT d[6] (1506:1506:1506) (1764:1764:1764))
        (PORT d[7] (1879:1879:1879) (2148:2148:2148))
        (PORT d[8] (1686:1686:1686) (1964:1964:1964))
        (PORT d[9] (773:773:773) (899:899:899))
        (PORT d[10] (1037:1037:1037) (1199:1199:1199))
        (PORT d[11] (1899:1899:1899) (2163:2163:2163))
        (PORT d[12] (1893:1893:1893) (2168:2168:2168))
        (PORT clk (1059:1059:1059) (1081:1081:1081))
        (PORT ena (2210:2210:2210) (2442:2442:2442))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (918:918:918) (925:925:925))
        (PORT asdata (301:301:301) (344:344:344))
        (PORT ena (765:765:765) (834:834:834))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1059:1059:1059) (1081:1081:1081))
        (PORT d[0] (2210:2210:2210) (2442:2442:2442))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (478:478:478))
        (PORT datab (355:355:355) (406:406:406))
        (PORT datad (382:382:382) (446:446:446))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1060:1060:1060) (1082:1082:1082))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (213:213:213))
        (PORT datab (339:339:339) (397:397:397))
        (PORT datad (206:206:206) (252:252:252))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1060:1060:1060) (1082:1082:1082))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1060:1060:1060) (1082:1082:1082))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (381:381:381) (466:466:466))
        (PORT datac (498:498:498) (594:594:594))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[5\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (787:787:787))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (689:689:689) (817:817:817))
        (PORT datad (330:330:330) (376:376:376))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg_ena)
    (DELAY
      (ABSOLUTE
        (PORT datab (382:382:382) (467:467:467))
        (PORT datac (497:497:497) (593:593:593))
        (PORT datad (690:690:690) (807:807:807))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (632:632:632) (729:729:729))
        (PORT datac (745:745:745) (898:898:898))
        (PORT datad (646:646:646) (737:737:737))
        (IOPATH datab combout (166:166:166) (176:176:176))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (922:922:922))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1143:1143:1143) (973:973:973))
        (PORT sload (402:402:402) (441:441:441))
        (PORT ena (405:405:405) (422:422:422))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (904:904:904) (909:909:909))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (922:922:922))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (295:295:295) (335:335:335))
        (PORT sload (402:402:402) (441:441:441))
        (PORT ena (405:405:405) (422:422:422))
=======
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (921:921:921))
        (PORT asdata (601:601:601) (660:660:660))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (921:921:921))
        (PORT asdata (296:296:296) (336:336:336))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (922:922:922))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (296:296:296) (335:335:335))
        (PORT sload (402:402:402) (441:441:441))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (922:922:922))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (293:293:293) (332:332:332))
        (PORT sload (402:402:402) (441:441:441))
        (PORT ena (405:405:405) (422:422:422))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (601:601:601))
        (PORT datab (544:544:544) (647:647:647))
        (PORT datac (620:620:620) (721:721:721))
        (PORT datad (352:352:352) (428:428:428))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (459:459:459))
        (PORT datab (453:453:453) (534:534:534))
        (PORT datac (331:331:331) (397:397:397))
        (PORT datad (497:497:497) (594:594:594))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (528:528:528) (625:625:625))
        (PORT datad (351:351:351) (427:427:427))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (532:532:532) (629:629:629))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (910:910:910) (1048:1048:1048))
        (PORT clk (1105:1105:1105) (1123:1123:1123))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1229:1229:1229) (1434:1434:1434))
        (PORT d[1] (1156:1156:1156) (1368:1368:1368))
        (PORT d[2] (1499:1499:1499) (1704:1704:1704))
        (PORT d[3] (1650:1650:1650) (1933:1933:1933))
        (PORT d[4] (1794:1794:1794) (2006:2006:2006))
        (PORT d[5] (1222:1222:1222) (1394:1394:1394))
        (PORT d[6] (1398:1398:1398) (1628:1628:1628))
        (PORT d[7] (1531:1531:1531) (1732:1732:1732))
        (PORT d[8] (1470:1470:1470) (1673:1673:1673))
        (PORT d[9] (1560:1560:1560) (1829:1829:1829))
        (PORT d[10] (1339:1339:1339) (1572:1572:1572))
        (PORT d[11] (1461:1461:1461) (1666:1666:1666))
        (PORT d[12] (1497:1497:1497) (1730:1730:1730))
        (PORT clk (1103:1103:1103) (1121:1121:1121))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo)
    (DELAY
      (ABSOLUTE
        (PORT clk (933:933:933) (919:919:919))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (662:662:662) (739:739:739))
        (PORT ena (509:509:509) (544:544:544))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1402:1402:1402) (1520:1520:1520))
        (PORT clk (1103:1103:1103) (1121:1121:1121))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (495:495:495) (593:593:593))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1123:1123:1123))
        (PORT d[0] (1686:1686:1686) (1813:1813:1813))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE altera_internal_jtag\~TCKUTAPclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (817:817:817) (719:719:719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (514:514:514))
        (PORT datab (568:568:568) (689:689:689))
        (PORT datac (215:215:215) (267:267:267))
        (PORT datad (534:534:534) (643:643:643))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1124:1124:1124))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1124:1124:1124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1124:1124:1124))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_break\|break_readreg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (728:728:728) (802:802:802))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (590:590:590) (711:711:711))
        (PORT datac (316:316:316) (377:377:377))
        (PORT datad (359:359:359) (431:431:431))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (115:115:115) (144:144:144))
        (PORT datac (122:122:122) (165:165:165))
        (PORT datad (610:610:610) (727:727:727))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1124:1124:1124))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1351:1351:1351) (1550:1550:1550))
        (PORT d[1] (1355:1355:1355) (1548:1548:1548))
        (PORT d[2] (1303:1303:1303) (1477:1477:1477))
        (PORT d[3] (1463:1463:1463) (1691:1691:1691))
        (PORT d[4] (1393:1393:1393) (1604:1604:1604))
        (PORT d[5] (1334:1334:1334) (1522:1522:1522))
        (PORT d[6] (1285:1285:1285) (1499:1499:1499))
        (PORT d[7] (1341:1341:1341) (1522:1522:1522))
        (PORT d[8] (1369:1369:1369) (1568:1568:1568))
        (PORT d[9] (1458:1458:1458) (1691:1691:1691))
        (PORT d[10] (1384:1384:1384) (1585:1585:1585))
        (PORT d[11] (1013:1013:1013) (1163:1163:1163))
        (PORT d[12] (1278:1278:1278) (1501:1501:1501))
        (PORT clk (1070:1070:1070) (1091:1091:1091))
        (PORT ena (1729:1729:1729) (1903:1903:1903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1091:1091:1091))
        (PORT d[0] (1729:1729:1729) (1903:1903:1903))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_tck\|sr\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (919:919:919))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (631:631:631) (685:685:685))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (228:228:228) (276:276:276))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1071:1071:1071) (1092:1092:1092))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1071:1071:1071) (1092:1092:1092))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\|jdo\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (696:696:696) (770:770:770))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1071:1071:1071) (1092:1092:1092))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT asdata (307:307:307) (346:346:346))
        (PORT ena (433:433:433) (461:461:461))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (765:765:765) (887:887:887))
        (PORT clk (1104:1104:1104) (1122:1122:1122))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (891:891:891) (1022:1022:1022))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1281:1281:1281) (1498:1498:1498))
        (PORT d[1] (1479:1479:1479) (1728:1728:1728))
        (PORT d[2] (1492:1492:1492) (1697:1697:1697))
        (PORT d[3] (1947:1947:1947) (2277:2277:2277))
        (PORT d[4] (2094:2094:2094) (2358:2358:2358))
        (PORT d[5] (1544:1544:1544) (1760:1760:1760))
        (PORT d[6] (1435:1435:1435) (1684:1684:1684))
        (PORT d[7] (1604:1604:1604) (1828:1828:1828))
        (PORT d[8] (1470:1470:1470) (1677:1677:1677))
        (PORT d[9] (1551:1551:1551) (1827:1827:1827))
        (PORT d[10] (1214:1214:1214) (1441:1441:1441))
        (PORT d[11] (1743:1743:1743) (1978:1978:1978))
        (PORT d[12] (1654:1654:1654) (1910:1910:1910))
        (PORT clk (1102:1102:1102) (1120:1120:1120))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (890:890:890) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (916:916:916))
        (PORT asdata (297:297:297) (337:337:337))
        (PORT clrn (890:890:890) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1368:1368:1368) (1484:1484:1484))
        (PORT clk (1102:1102:1102) (1120:1120:1120))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1122:1122:1122))
        (PORT d[0] (1652:1652:1652) (1777:1777:1777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1123:1123:1123))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1123:1123:1123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1123:1123:1123))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (890:890:890) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1123:1123:1123))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (916:916:916))
        (PORT asdata (294:294:294) (332:332:332))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1368:1368:1368) (1569:1569:1569))
        (PORT d[1] (1405:1405:1405) (1614:1614:1614))
        (PORT d[2] (1198:1198:1198) (1371:1371:1371))
        (PORT d[3] (1456:1456:1456) (1684:1684:1684))
        (PORT d[4] (1213:1213:1213) (1396:1396:1396))
        (PORT d[5] (1512:1512:1512) (1720:1720:1720))
        (PORT d[6] (1278:1278:1278) (1491:1491:1491))
        (PORT d[7] (1643:1643:1643) (1860:1860:1860))
        (PORT d[8] (1166:1166:1166) (1382:1382:1382))
        (PORT d[9] (1347:1347:1347) (1559:1559:1559))
        (PORT d[10] (1649:1649:1649) (1876:1876:1876))
        (PORT d[11] (1157:1157:1157) (1320:1320:1320))
        (PORT d[12] (1467:1467:1467) (1722:1722:1722))
        (PORT clk (1069:1069:1069) (1090:1090:1090))
        (PORT ena (1585:1585:1585) (1739:1739:1739))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1069:1069:1069) (1090:1090:1090))
        (PORT d[0] (1585:1585:1585) (1739:1739:1739))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1091:1091:1091))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (916:916:916))
        (PORT asdata (295:295:295) (334:334:334))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1091:1091:1091))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller\|r_sync_rst_chain\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1091:1091:1091))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|r_sync_rst_chain\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller\|r_sync_rst_chain\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (118:118:118) (159:159:159))
        (PORT datad (129:129:129) (172:172:172))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (561:561:561) (657:657:657))
        (PORT clk (1094:1094:1094) (1112:1112:1112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1638:1638:1638) (1902:1902:1902))
        (PORT d[1] (1029:1029:1029) (1237:1237:1237))
        (PORT d[2] (1137:1137:1137) (1298:1298:1298))
        (PORT d[3] (2034:2034:2034) (2377:2377:2377))
        (PORT d[4] (2317:2317:2317) (2613:2613:2613))
        (PORT d[5] (1905:1905:1905) (2174:2174:2174))
        (PORT d[6] (1638:1638:1638) (1920:1920:1920))
        (PORT d[7] (1162:1162:1162) (1328:1328:1328))
        (PORT d[8] (1978:1978:1978) (2251:2251:2251))
        (PORT d[9] (1570:1570:1570) (1852:1852:1852))
        (PORT d[10] (1207:1207:1207) (1429:1429:1429))
        (PORT d[11] (2116:2116:2116) (2408:2408:2408))
        (PORT d[12] (1878:1878:1878) (2182:2182:2182))
        (PORT clk (1092:1092:1092) (1110:1110:1110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|r_sync_rst_chain\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1090:1090:1090) (1167:1167:1167))
        (PORT clk (1092:1092:1092) (1110:1110:1110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller\|r_sync_rst_chain\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (121:121:121) (164:164:164))
        (PORT datad (129:129:129) (171:171:171))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1112:1112:1112))
        (PORT d[0] (1374:1374:1374) (1460:1460:1460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1113:1113:1113))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|r_sync_rst_chain\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (172:172:172))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1113:1113:1113))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1113:1113:1113))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1113:1113:1113))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1751:1751:1751) (2011:2011:2011))
        (PORT d[1] (1389:1389:1389) (1596:1596:1596))
        (PORT d[2] (1312:1312:1312) (1488:1488:1488))
        (PORT d[3] (1098:1098:1098) (1275:1275:1275))
        (PORT d[4] (1352:1352:1352) (1551:1551:1551))
        (PORT d[5] (1420:1420:1420) (1619:1619:1619))
        (PORT d[6] (1544:1544:1544) (1835:1835:1835))
        (PORT d[7] (1347:1347:1347) (1540:1540:1540))
        (PORT d[8] (1194:1194:1194) (1421:1421:1421))
        (PORT d[9] (1155:1155:1155) (1346:1346:1346))
        (PORT d[10] (1331:1331:1331) (1519:1519:1519))
        (PORT d[11] (1267:1267:1267) (1469:1469:1469))
        (PORT d[12] (1346:1346:1346) (1546:1546:1546))
        (PORT clk (1058:1058:1058) (1080:1080:1080))
        (PORT ena (1084:1084:1084) (1167:1167:1167))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|altera_reset_synchronizer_int_chain\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1080:1080:1080))
        (PORT d[0] (1084:1084:1084) (1167:1167:1167))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|rst_controller\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (181:181:181))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1059:1059:1059) (1081:1081:1081))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|rst_controller\|r_sync_rst)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1059:1059:1059) (1081:1081:1081))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE u0\|rst_controller\|r_sync_rst\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (787:787:787) (877:877:877))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1059:1059:1059) (1081:1081:1081))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_new_inst)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (917:917:917))
        (PORT asdata (315:315:315) (359:359:359))
        (PORT clrn (900:900:900) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_read_nxt)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (801:801:801))
        (PORT datac (270:270:270) (307:307:307))
        (PORT datad (357:357:357) (422:422:422))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (744:744:744) (864:864:864))
        (PORT clk (1100:1100:1100) (1117:1117:1117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1449:1449:1449) (1688:1688:1688))
        (PORT d[1] (1219:1219:1219) (1457:1457:1457))
        (PORT d[2] (1319:1319:1319) (1504:1504:1504))
        (PORT d[3] (1860:1860:1860) (2181:2181:2181))
        (PORT d[4] (2133:2133:2133) (2406:2406:2406))
        (PORT d[5] (1728:1728:1728) (1972:1972:1972))
        (PORT d[6] (1444:1444:1444) (1690:1690:1690))
        (PORT d[7] (1625:1625:1625) (1851:1851:1851))
        (PORT d[8] (1770:1770:1770) (2011:2011:2011))
        (PORT d[9] (1859:1859:1859) (2163:2163:2163))
        (PORT d[10] (1339:1339:1339) (1575:1575:1575))
        (PORT d[11] (1935:1935:1935) (2200:2200:2200))
        (PORT d[12] (1508:1508:1508) (1754:1754:1754))
        (PORT clk (1098:1098:1098) (1115:1115:1115))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_read)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (895:895:895) (898:898:898))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1236:1236:1236) (1375:1375:1375))
        (PORT clk (1098:1098:1098) (1115:1115:1115))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|uav_read)
    (DELAY
      (ABSOLUTE
        (PORT datac (147:147:147) (200:200:200))
        (PORT datad (135:135:135) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1117:1117:1117))
        (PORT d[0] (1520:1520:1520) (1668:1668:1668))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_data\[53\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (1049:1049:1049))
        (PORT datab (958:958:958) (1117:1117:1117))
        (PORT datac (709:709:709) (829:829:829))
        (PORT datad (834:834:834) (971:971:971))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1118:1118:1118))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\|mem\[1\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (888:888:888) (892:892:892))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1118:1118:1118))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1118:1118:1118))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT datab (142:142:142) (175:175:175))
        (PORT datad (142:142:142) (185:185:185))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
        (PORT clk (1101:1101:1101) (1118:1118:1118))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT clk (907:907:907) (914:914:914))
        (PORT asdata (267:267:267) (286:286:286))
        (PORT clrn (888:888:888) (892:892:892))
        (PORT ena (434:434:434) (461:461:461))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
        (PORT d[0] (1559:1559:1559) (1791:1791:1791))
        (PORT d[1] (1230:1230:1230) (1415:1415:1415))
        (PORT d[2] (1490:1490:1490) (1701:1701:1701))
        (PORT d[3] (1271:1271:1271) (1473:1473:1473))
        (PORT d[4] (1399:1399:1399) (1609:1609:1609))
        (PORT d[5] (1217:1217:1217) (1388:1388:1388))
        (PORT d[6] (1371:1371:1371) (1592:1592:1592))
        (PORT d[7] (1512:1512:1512) (1726:1726:1726))
        (PORT d[8] (1043:1043:1043) (1247:1247:1247))
        (PORT d[9] (1326:1326:1326) (1537:1537:1537))
        (PORT d[10] (1834:1834:1834) (2093:2093:2093))
        (PORT d[11] (1271:1271:1271) (1475:1475:1475))
        (PORT d[12] (1638:1638:1638) (1912:1912:1912))
        (PORT clk (1064:1064:1064) (1085:1085:1085))
        (PORT ena (1256:1256:1256) (1363:1363:1363))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT dataa (437:437:437) (546:546:546))
        (PORT datab (528:528:528) (633:633:633))
        (PORT datac (430:430:430) (525:525:525))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
        (PORT clk (1064:1064:1064) (1085:1085:1085))
        (PORT d[0] (1256:1256:1256) (1363:1363:1363))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (129:129:129) (177:177:177))
        (PORT datad (136:136:136) (180:180:180))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[1\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (437:437:437))
        (PORT datab (205:205:205) (263:263:263))
        (PORT datac (443:443:443) (513:513:513))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (1086:1086:1086))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (607:607:607))
        (PORT datab (527:527:527) (623:623:623))
        (PORT datac (118:118:118) (159:159:159))
        (PORT datad (325:325:325) (382:382:382))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (1086:1086:1086))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT dataa (787:787:787) (954:954:954))
        (PORT datab (139:139:139) (190:190:190))
        (PORT datac (869:869:869) (1033:1033:1033))
        (PORT datad (126:126:126) (166:166:166))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
        (PORT clk (1065:1065:1065) (1086:1086:1086))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (1173:1173:1173))
        (PORT datab (478:478:478) (549:549:549))
        (PORT datac (484:484:484) (576:576:576))
        (PORT datad (190:190:190) (236:236:236))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (697:697:697))
        (PORT datab (766:766:766) (916:916:916))
        (PORT datac (699:699:699) (789:789:789))
        (PORT datad (807:807:807) (936:936:936))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (320:320:320) (366:366:366))
        (PORT datac (515:515:515) (601:601:601))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[4\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (1132:1132:1132))
        (PORT datab (821:821:821) (960:960:960))
        (PORT datac (863:863:863) (976:976:976))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[1\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (776:776:776))
        (PORT datab (309:309:309) (359:359:359))
        (PORT datac (372:372:372) (443:443:443))
        (PORT datad (374:374:374) (453:453:453))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (634:634:634) (731:731:731))
        (PORT datac (117:117:117) (158:158:158))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (892:892:892) (895:895:895))
        (PORT ena (1255:1255:1255) (1399:1399:1399))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (904:904:904) (909:909:909))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (1114:1114:1114))
        (PORT datab (791:791:791) (916:916:916))
        (PORT datac (422:422:422) (518:518:518))
        (PORT datad (1154:1154:1154) (1363:1363:1363))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (630:630:630) (728:728:728))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (751:751:751) (877:877:877))
        (PORT datac (284:284:284) (329:329:329))
        (PORT datad (656:656:656) (775:775:775))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (904:904:904) (909:909:909))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (628:628:628))
        (PORT datab (342:342:342) (414:414:414))
        (PORT datac (781:781:781) (901:901:901))
        (PORT datad (496:496:496) (588:588:588))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_subtract\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (534:534:534))
        (PORT datab (390:390:390) (461:461:461))
        (PORT datac (728:728:728) (839:839:839))
        (PORT datad (351:351:351) (408:408:408))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (469:469:469) (556:556:556))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_subtract\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (536:536:536))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (512:512:512) (611:611:611))
        (PORT datad (781:781:781) (910:910:910))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_alu_subtract\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (462:462:462) (537:537:537))
        (PORT datac (94:94:94) (118:118:118))
        (PORT datad (376:376:376) (439:439:439))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_alu_sub\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (699:699:699))
        (PORT datab (657:657:657) (782:782:782))
        (PORT datac (161:161:161) (189:189:189))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_alu_sub)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (904:904:904))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Add1\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (522:522:522) (628:628:628))
        (PORT datac (477:477:477) (563:563:563))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[11\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (543:543:543))
        (PORT datab (487:487:487) (562:562:562))
        (PORT datad (489:489:489) (576:576:576))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (926:926:926))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1157:1157:1157) (1313:1313:1313))
        (PORT clrn (899:899:899) (906:906:906))
        (PORT sclr (818:818:818) (938:938:938))
        (PORT sload (831:831:831) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (918:918:918))
        (PORT asdata (294:294:294) (332:332:332))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux\|src1_valid\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (167:167:167) (222:222:222))
        (PORT datab (153:153:153) (206:206:206))
        (PORT datac (527:527:527) (604:604:604))
        (PORT datad (150:150:150) (191:191:191))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|arb\|grant\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (817:817:817))
        (PORT datab (488:488:488) (571:571:571))
        (PORT datad (221:221:221) (272:272:272))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|saved_grant\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT asdata (367:367:367) (397:397:397))
        (PORT clrn (900:900:900) (904:904:904))
        (PORT ena (791:791:791) (861:861:861))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (487:487:487) (570:570:570))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[38\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (830:830:830))
        (PORT datab (773:773:773) (902:902:902))
        (PORT datac (781:781:781) (918:918:918))
        (PORT datad (614:614:614) (714:714:714))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|the_nios_nios2_gen2_0_cpu_nios2_avalon_reg\|oci_ienable\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (889:889:889) (892:892:892))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (509:509:509))
        (PORT datab (336:336:336) (400:400:400))
        (PORT datac (627:627:627) (713:713:713))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (861:861:861) (995:995:995))
        (PORT clk (1105:1105:1105) (1122:1122:1122))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1256:1256:1256) (1465:1465:1465))
        (PORT d[1] (1316:1316:1316) (1548:1548:1548))
        (PORT d[2] (1642:1642:1642) (1858:1858:1858))
        (PORT d[3] (1945:1945:1945) (2272:2272:2272))
        (PORT d[4] (1946:1946:1946) (2191:2191:2191))
        (PORT d[5] (1532:1532:1532) (1747:1747:1747))
        (PORT d[6] (1394:1394:1394) (1623:1623:1623))
        (PORT d[7] (1437:1437:1437) (1636:1636:1636))
        (PORT d[8] (1488:1488:1488) (1701:1701:1701))
        (PORT d[9] (1429:1429:1429) (1691:1691:1691))
        (PORT d[10] (1335:1335:1335) (1568:1568:1568))
        (PORT d[11] (1747:1747:1747) (1986:1986:1986))
        (PORT d[12] (1346:1346:1346) (1569:1569:1569))
        (PORT clk (1103:1103:1103) (1120:1120:1120))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1548:1548:1548) (1684:1684:1684))
        (PORT clk (1103:1103:1103) (1120:1120:1120))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (944:944:944))
        (PORT datab (505:505:505) (590:590:590))
        (PORT datad (624:624:624) (710:710:710))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1122:1122:1122))
        (PORT d[0] (1832:1832:1832) (1977:1977:1977))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (904:904:904))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1123:1123:1123))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (904:904:904))
        (PORT asdata (294:294:294) (332:332:332))
        (PORT clrn (886:886:886) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1123:1123:1123))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[6\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (630:630:630) (727:727:727))
        (PORT datac (356:356:356) (406:406:406))
        (PORT datad (121:121:121) (161:161:161))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1123:1123:1123))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[6\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (906:906:906))
        (PORT datab (120:120:120) (149:149:149))
        (PORT datac (519:519:519) (597:597:597))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1106:1106:1106) (1123:1123:1123))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[6\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (448:448:448))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (124:124:124) (169:169:169))
        (PORT datad (489:489:489) (573:573:573))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1353:1353:1353) (1552:1552:1552))
        (PORT d[1] (1405:1405:1405) (1615:1615:1615))
        (PORT d[2] (1188:1188:1188) (1353:1353:1353))
        (PORT d[3] (1605:1605:1605) (1852:1852:1852))
        (PORT d[4] (1397:1397:1397) (1602:1602:1602))
        (PORT d[5] (1512:1512:1512) (1725:1725:1725))
        (PORT d[6] (1298:1298:1298) (1516:1516:1516))
        (PORT d[7] (1635:1635:1635) (1856:1856:1856))
        (PORT d[8] (1337:1337:1337) (1525:1525:1525))
        (PORT d[9] (1423:1423:1423) (1646:1646:1646))
        (PORT d[10] (1364:1364:1364) (1558:1558:1558))
        (PORT d[11] (909:909:909) (1058:1058:1058))
        (PORT d[12] (1442:1442:1442) (1687:1687:1687))
        (PORT clk (1069:1069:1069) (1091:1091:1091))
        (PORT ena (1427:1427:1427) (1554:1554:1554))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[6\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1166:1166:1166) (1350:1350:1350))
        (PORT datac (338:338:338) (410:410:410))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1069:1069:1069) (1091:1091:1091))
        (PORT d[0] (1427:1427:1427) (1554:1554:1554))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[6\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (597:597:597) (696:696:696))
        (PORT datab (763:763:763) (897:897:897))
        (PORT datac (574:574:574) (656:656:656))
        (PORT datad (173:173:173) (205:205:205))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1092:1092:1092))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (902:902:902))
        (PORT ena (925:925:925) (1008:1008:1008))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1092:1092:1092))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (755:755:755))
        (PORT datab (412:412:412) (488:488:488))
        (PORT datad (353:353:353) (407:407:407))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1070:1070:1070) (1092:1092:1092))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (757:757:757) (831:831:831))
        (PORT clrn (899:899:899) (903:903:903))
        (PORT sload (1084:1084:1084) (1216:1216:1216))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (350:350:350))
        (PORT datab (503:503:503) (600:600:600))
        (PORT datad (174:174:174) (206:206:206))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (560:560:560) (655:655:655))
        (PORT clk (1095:1095:1095) (1112:1112:1112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1478:1478:1478) (1714:1714:1714))
        (PORT d[1] (1228:1228:1228) (1464:1464:1464))
        (PORT d[2] (1144:1144:1144) (1306:1306:1306))
        (PORT d[3] (1858:1858:1858) (2177:2177:2177))
        (PORT d[4] (2407:2407:2407) (2704:2704:2704))
        (PORT d[5] (1750:1750:1750) (2002:2002:2002))
        (PORT d[6] (1619:1619:1619) (1894:1894:1894))
        (PORT d[7] (1936:1936:1936) (2204:2204:2204))
        (PORT d[8] (1948:1948:1948) (2216:2216:2216))
        (PORT d[9] (1875:1875:1875) (2183:2183:2183))
        (PORT d[10] (1187:1187:1187) (1406:1406:1406))
        (PORT d[11] (1942:1942:1942) (2210:2210:2210))
        (PORT d[12] (1711:1711:1711) (1988:1988:1988))
        (PORT clk (1093:1093:1093) (1110:1110:1110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (926:926:926))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (821:821:821) (926:926:926))
        (PORT clrn (899:899:899) (906:906:906))
        (PORT sclr (818:818:818) (938:938:938))
        (PORT sload (831:831:831) (946:946:946))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux\|src_data\[38\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (938:938:938))
        (PORT datab (821:821:821) (962:962:962))
        (PORT datac (755:755:755) (881:881:881))
        (PORT datad (655:655:655) (768:768:768))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1087:1087:1087) (1167:1167:1167))
        (PORT clk (1093:1093:1093) (1110:1110:1110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1112:1112:1112))
        (PORT d[0] (1371:1371:1371) (1460:1460:1460))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|fifo_rd\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (691:691:691) (807:807:807))
        (PORT datac (370:370:370) (433:433:433))
        (PORT datad (107:107:107) (132:132:132))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1113:1113:1113))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|jtag_uart_0\|rvalid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (432:432:432))
        (PORT datad (141:141:141) (184:184:184))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|jtag_uart_0\|rvalid)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (886:886:886) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1113:1113:1113))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|jtag_uart_0_avalon_jtag_slave_translator\|av_readdata_pre\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (901:901:901))
        (PORT asdata (533:533:533) (606:606:606))
        (PORT clrn (883:883:883) (887:887:887))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[15\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (461:461:461))
        (PORT datab (391:391:391) (465:465:465))
        (PORT datac (368:368:368) (423:423:423))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[15\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (567:567:567))
        (PORT datab (682:682:682) (788:788:788))
        (PORT datac (1003:1003:1003) (1185:1185:1185))
        (PORT datad (528:528:528) (606:606:606))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1113:1113:1113))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1113:1113:1113))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1718:1718:1718) (1969:1969:1969))
        (PORT d[1] (1392:1392:1392) (1602:1602:1602))
        (PORT d[2] (1494:1494:1494) (1705:1705:1705))
        (PORT d[3] (1104:1104:1104) (1281:1281:1281))
        (PORT d[4] (1027:1027:1027) (1186:1186:1186))
        (PORT d[5] (1231:1231:1231) (1410:1410:1410))
        (PORT d[6] (1229:1229:1229) (1483:1483:1483))
        (PORT d[7] (1515:1515:1515) (1727:1727:1727))
        (PORT d[8] (1185:1185:1185) (1410:1410:1410))
        (PORT d[9] (1173:1173:1173) (1365:1365:1365))
        (PORT d[10] (1057:1057:1057) (1215:1215:1215))
        (PORT d[11] (1290:1290:1290) (1496:1496:1496))
        (PORT d[12] (1383:1383:1383) (1593:1593:1593))
        (PORT clk (1059:1059:1059) (1081:1081:1081))
        (PORT ena (2080:2080:2080) (2311:2311:2311))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[15\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (564:564:564))
        (PORT datab (480:480:480) (561:561:561))
        (PORT datac (557:557:557) (636:636:636))
        (PORT datad (492:492:492) (601:601:601))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1059:1059:1059) (1081:1081:1081))
        (PORT d[0] (2080:2080:2080) (2311:2311:2311))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (902:902:902))
        (PORT ena (925:925:925) (1008:1008:1008))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1060:1060:1060) (1082:1082:1082))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_uncond_cti_non_br\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (642:642:642))
        (PORT datab (185:185:185) (225:225:225))
        (PORT datad (313:313:313) (366:366:366))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1060:1060:1060) (1082:1082:1082))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_uncond_cti_non_br\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (971:971:971))
        (PORT datab (347:347:347) (409:409:409))
        (PORT datac (516:516:516) (619:619:619))
        (PORT datad (314:314:314) (366:366:366))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1060:1060:1060) (1082:1082:1082))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_uncond_cti_non_br\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (116:116:116) (145:145:145))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (165:165:165) (194:194:194))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (556:556:556) (649:649:649))
        (PORT clk (1092:1092:1092) (1109:1109:1109))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_uncond_cti_non_br)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (618:618:618))
        (PORT datac (488:488:488) (581:581:581))
        (PORT datad (103:103:103) (121:121:121))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1473:1473:1473) (1715:1715:1715))
        (PORT d[1] (1405:1405:1405) (1664:1664:1664))
        (PORT d[2] (1279:1279:1279) (1453:1453:1453))
        (PORT d[3] (2042:2042:2042) (2389:2389:2389))
        (PORT d[4] (2145:2145:2145) (2417:2417:2417))
        (PORT d[5] (1902:1902:1902) (2170:2170:2170))
        (PORT d[6] (1608:1608:1608) (1878:1878:1878))
        (PORT d[7] (1790:1790:1790) (2032:2032:2032))
        (PORT d[8] (1145:1145:1145) (1307:1307:1307))
        (PORT d[9] (1876:1876:1876) (2184:2184:2184))
        (PORT d[10] (1213:1213:1213) (1440:1440:1440))
        (PORT d[11] (1949:1949:1949) (2220:2220:2220))
        (PORT d[12] (1712:1712:1712) (1989:1989:1989))
        (PORT clk (1090:1090:1090) (1107:1107:1107))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_br_uncond)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1236:1236:1236) (1369:1369:1369))
        (PORT clk (1090:1090:1090) (1107:1107:1107))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_sel_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (276:276:276))
        (PORT datab (366:366:366) (447:447:447))
        (PORT datac (465:465:465) (547:547:547))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1092:1092:1092) (1109:1109:1109))
        (PORT d[0] (1520:1520:1520) (1662:1662:1662))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[5\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (624:624:624))
        (PORT datab (217:217:217) (258:258:258))
        (PORT datac (175:175:175) (203:203:203))
        (PORT datad (470:470:470) (536:536:536))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1110:1110:1110))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
        (PORT ena (939:939:939) (1051:1051:1051))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_plus_one\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (420:420:420))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1110:1110:1110))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1110:1110:1110))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[7\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (201:201:201))
        (PORT datab (299:299:299) (349:349:349))
        (PORT datac (491:491:491) (588:588:588))
        (PORT datad (624:624:624) (717:717:717))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1093:1093:1093) (1110:1110:1110))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
        (PORT ena (939:939:939) (1051:1051:1051))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[8\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (200:200:200))
        (PORT datab (176:176:176) (215:215:215))
        (PORT datac (494:494:494) (591:591:591))
        (PORT datad (325:325:325) (378:378:378))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1743:1743:1743) (2002:2002:2002))
        (PORT d[1] (1055:1055:1055) (1216:1216:1216))
        (PORT d[2] (1001:1001:1001) (1145:1145:1145))
        (PORT d[3] (1255:1255:1255) (1443:1443:1443))
        (PORT d[4] (1082:1082:1082) (1250:1250:1250))
        (PORT d[5] (1406:1406:1406) (1599:1599:1599))
        (PORT d[6] (1218:1218:1218) (1457:1457:1457))
        (PORT d[7] (1057:1057:1057) (1214:1214:1214))
        (PORT d[8] (1193:1193:1193) (1420:1420:1420))
        (PORT d[9] (1155:1155:1155) (1342:1342:1342))
        (PORT d[10] (1996:1996:1996) (2274:2274:2274))
        (PORT d[11] (1278:1278:1278) (1477:1477:1477))
        (PORT d[12] (1649:1649:1649) (1929:1929:1929))
        (PORT clk (1056:1056:1056) (1078:1078:1078))
        (PORT ena (2070:2070:2070) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1056:1056:1056) (1078:1078:1078))
        (PORT d[0] (2070:2070:2070) (2296:2296:2296))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
        (PORT ena (939:939:939) (1051:1051:1051))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_001\|src_data\[46\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (756:756:756))
        (PORT datab (532:532:532) (632:632:632))
        (PORT datac (829:829:829) (983:983:983))
        (PORT datad (624:624:624) (728:728:728))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1079:1079:1079))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1079:1079:1079))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|address\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1057:1057:1057) (1079:1079:1079))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (707:707:707) (844:844:844))
        (PORT datac (529:529:529) (609:609:609))
        (PORT datad (482:482:482) (547:547:547))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1261:1261:1261) (1477:1477:1477))
        (PORT clk (1103:1103:1103) (1119:1119:1119))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|the_nios_nios2_gen2_0_cpu_nios2_oci\|readdata\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (901:901:901))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_debug_mem_slave_translator\|av_readdata_pre\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (901:901:901))
        (PORT asdata (294:294:294) (332:332:332))
        (PORT clrn (884:884:884) (887:887:887))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[13\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (1080:1080:1080))
        (PORT datab (867:867:867) (979:979:979))
        (PORT datac (368:368:368) (451:451:451))
        (PORT datad (656:656:656) (787:787:787))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1748:1748:1748) (1987:1987:1987))
        (PORT d[1] (1215:1215:1215) (1455:1455:1455))
        (PORT d[2] (1530:1530:1530) (1751:1751:1751))
        (PORT d[3] (1420:1420:1420) (1663:1663:1663))
        (PORT d[4] (1471:1471:1471) (1656:1656:1656))
        (PORT d[5] (1782:1782:1782) (2044:2044:2044))
        (PORT d[6] (1554:1554:1554) (1801:1801:1801))
        (PORT d[7] (1474:1474:1474) (1687:1687:1687))
        (PORT d[8] (1499:1499:1499) (1702:1702:1702))
        (PORT d[9] (1013:1013:1013) (1207:1207:1207))
        (PORT d[10] (1507:1507:1507) (1782:1782:1782))
        (PORT d[11] (1540:1540:1540) (1767:1767:1767))
        (PORT d[12] (1426:1426:1426) (1629:1629:1629))
        (PORT clk (1101:1101:1101) (1117:1117:1117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1620:1620:1620) (1771:1771:1771))
        (PORT clk (1101:1101:1101) (1117:1117:1117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1119:1119:1119))
        (PORT d[0] (1904:1904:1904) (2064:2064:2064))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[13\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (270:270:270))
        (PORT datac (542:542:542) (636:636:636))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1120:1120:1120))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[13\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (670:670:670) (771:771:771))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1120:1120:1120))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (901:901:901))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (884:884:884) (887:887:887))
        (PORT ena (1275:1275:1275) (1414:1414:1414))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1120:1120:1120))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal62\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1274:1274:1274))
        (PORT datab (570:570:570) (682:682:682))
        (PORT datac (821:821:821) (960:960:960))
        (PORT datad (531:531:531) (627:627:627))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1120:1120:1120))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (255:255:255))
        (PORT datab (121:121:121) (152:152:152))
        (PORT datac (200:200:200) (235:235:235))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1259:1259:1259) (1455:1455:1455))
        (PORT d[1] (1145:1145:1145) (1301:1301:1301))
        (PORT d[2] (1332:1332:1332) (1518:1518:1518))
        (PORT d[3] (1241:1241:1241) (1417:1417:1417))
        (PORT d[4] (1204:1204:1204) (1378:1378:1378))
        (PORT d[5] (1332:1332:1332) (1541:1541:1541))
        (PORT d[6] (957:957:957) (1127:1127:1127))
        (PORT d[7] (1192:1192:1192) (1358:1358:1358))
        (PORT d[8] (1119:1119:1119) (1311:1311:1311))
        (PORT d[9] (1307:1307:1307) (1502:1502:1502))
        (PORT d[10] (1196:1196:1196) (1375:1375:1375))
        (PORT d[11] (1352:1352:1352) (1539:1539:1539))
        (PORT d[12] (1174:1174:1174) (1344:1344:1344))
        (PORT clk (1067:1067:1067) (1088:1088:1088))
        (PORT ena (1711:1711:1711) (1875:1875:1875))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_op_opx_rsv00\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (763:763:763))
        (PORT datab (650:650:650) (755:755:755))
        (PORT datac (632:632:632) (745:745:745))
        (PORT datad (464:464:464) (538:538:538))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1088:1088:1088))
        (PORT d[0] (1711:1711:1711) (1875:1875:1875))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (409:409:409))
        (PORT datab (115:115:115) (144:144:144))
        (PORT datad (104:104:104) (121:121:121))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1068:1068:1068) (1089:1089:1089))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (411:411:411))
        (PORT datac (260:260:260) (294:294:294))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1068:1068:1068) (1089:1089:1089))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (337:337:337) (401:401:401))
        (PORT datac (449:449:449) (518:518:518))
        (PORT datad (171:171:171) (201:201:201))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1068:1068:1068) (1089:1089:1089))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (214:214:214))
        (PORT datab (332:332:332) (393:393:393))
        (PORT datac (337:337:337) (390:390:390))
        (PORT datad (309:309:309) (358:358:358))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (720:720:720))
        (PORT datab (821:821:821) (959:959:959))
        (PORT datac (747:747:747) (895:895:895))
        (PORT datad (897:897:897) (1034:1034:1034))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (644:644:644))
        (PORT datab (382:382:382) (446:446:446))
        (PORT datac (196:196:196) (235:235:235))
        (PORT datad (327:327:327) (379:379:379))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (982:982:982))
        (PORT datab (704:704:704) (800:800:800))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (807:807:807) (936:936:936))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (1035:1035:1035))
        (PORT datab (157:157:157) (212:212:212))
        (PORT datac (784:784:784) (918:918:918))
        (PORT datad (141:141:141) (184:184:184))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (638:638:638) (737:737:737))
        (PORT datac (119:119:119) (161:161:161))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (630:630:630))
        (PORT datac (140:140:140) (186:186:186))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (330:330:330))
        (PORT datac (564:564:564) (643:643:643))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (904:904:904) (909:909:909))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (472:472:472) (560:560:560))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_exception\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (705:705:705))
        (PORT datab (343:343:343) (402:402:402))
        (PORT datac (332:332:332) (393:393:393))
        (PORT datad (164:164:164) (193:193:193))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_exception)
=======
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[1\])
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[10\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (353:353:353) (428:428:428))
        (PORT datad (777:777:777) (907:907:907))
        (IOPATH datac combout (120:120:120) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc_no_crst_nxt\[6\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (424:424:424))
        (PORT datab (508:508:508) (587:587:587))
        (PORT datac (329:329:329) (389:389:389))
        (PORT datad (335:335:335) (384:384:384))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_pc\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (914:914:914))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (897:897:897) (901:901:901))
        (PORT ena (786:786:786) (869:869:869))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD ena (posedge clk) (84:84:84))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|router_001\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (579:579:579) (692:692:692))
        (PORT datac (644:644:644) (750:750:750))
        (PORT datad (541:541:541) (646:646:646))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (286:286:286))
        (PORT datab (462:462:462) (530:530:530))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (341:341:341) (401:401:401))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|router_001\|src_channel\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (405:405:405))
        (PORT datab (365:365:365) (429:429:429))
        (PORT datac (337:337:337) (392:392:392))
        (PORT datad (109:109:109) (128:128:128))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (355:355:355) (420:420:420))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|src_channel\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (415:415:415))
        (PORT datab (351:351:351) (418:418:418))
        (PORT datac (350:350:350) (416:416:416))
        (PORT datad (106:106:106) (126:126:126))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (463:463:463) (524:524:524))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_demux_001\|src2_valid\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (579:579:579) (691:691:691))
        (PORT datac (95:95:95) (119:119:119))
        (PORT datad (539:539:539) (644:644:644))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (595:595:595) (702:702:702))
        (PORT clk (1094:1094:1094) (1111:1111:1111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2576:2576:2576) (2933:2933:2933))
        (PORT d[1] (1650:1650:1650) (1954:1954:1954))
        (PORT d[2] (1156:1156:1156) (1324:1324:1324))
        (PORT d[3] (1453:1453:1453) (1716:1716:1716))
        (PORT d[4] (2307:2307:2307) (2614:2614:2614))
        (PORT d[5] (2645:2645:2645) (3030:3030:3030))
        (PORT d[6] (1539:1539:1539) (1781:1781:1781))
        (PORT d[7] (2127:2127:2127) (2420:2420:2420))
        (PORT d[8] (1175:1175:1175) (1350:1350:1350))
        (PORT d[9] (1421:1421:1421) (1679:1679:1679))
        (PORT d[10] (1742:1742:1742) (2056:2056:2056))
        (PORT d[11] (2184:2184:2184) (2494:2494:2494))
        (PORT d[12] (1958:1958:1958) (2233:2233:2233))
        (PORT clk (1092:1092:1092) (1109:1109:1109))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_002\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (572:572:572))
        (PORT datab (142:142:142) (191:191:191))
        (PORT datac (214:214:214) (265:265:265))
        (PORT datad (616:616:616) (704:704:704))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1247:1247:1247) (1351:1351:1351))
        (PORT clk (1092:1092:1092) (1109:1109:1109))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator\|read_latency_shift_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (362:362:362))
        (PORT datab (166:166:166) (225:225:225))
        (PORT datac (1096:1096:1096) (1298:1298:1298))
        (PORT datad (498:498:498) (574:574:574))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1094:1094:1094) (1111:1111:1111))
        (PORT d[0] (1531:1531:1531) (1644:1644:1644))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|onchip_memory2_0_s1_translator\|read_latency_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (905:905:905))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (887:887:887) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_002\|src1_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (639:639:639))
        (PORT datab (420:420:420) (512:512:512))
        (PORT datad (386:386:386) (474:474:474))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1112:1112:1112))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1112:1112:1112))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (736:736:736))
        (PORT datab (344:344:344) (398:398:398))
        (PORT datac (496:496:496) (565:565:565))
        (PORT datad (465:465:465) (538:538:538))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1112:1112:1112))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|WideOr1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (878:878:878))
        (PORT datab (652:652:652) (748:748:748))
        (PORT datac (1414:1414:1414) (1627:1627:1627))
        (PORT datad (344:344:344) (398:398:398))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1112:1112:1112))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|WideOr1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (881:881:881))
        (PORT datac (286:286:286) (334:334:334))
        (PORT datad (468:468:468) (555:555:555))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|i_read_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (881:881:881))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1442:1442:1442) (1665:1665:1665))
        (PORT d[1] (1657:1657:1657) (1886:1886:1886))
        (PORT d[2] (1539:1539:1539) (1759:1759:1759))
        (PORT d[3] (718:718:718) (832:832:832))
        (PORT d[4] (1527:1527:1527) (1759:1759:1759))
        (PORT d[5] (936:936:936) (1086:1086:1086))
        (PORT d[6] (1505:1505:1505) (1764:1764:1764))
        (PORT d[7] (1859:1859:1859) (2122:2122:2122))
        (PORT d[8] (796:796:796) (951:951:951))
        (PORT d[9] (774:774:774) (900:900:900))
        (PORT d[10] (1399:1399:1399) (1605:1605:1605))
        (PORT d[11] (1902:1902:1902) (2169:2169:2169))
        (PORT d[12] (1721:1721:1721) (1973:1973:1973))
        (PORT clk (1058:1058:1058) (1080:1080:1080))
        (PORT ena (1090:1090:1090) (1187:1187:1187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1058:1058:1058) (1080:1080:1080))
        (PORT d[0] (1090:1090:1090) (1187:1187:1187))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|i_read)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (892:892:892) (896:896:896))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1059:1059:1059) (1081:1081:1081))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (161:161:161) (217:217:217))
        (PORT datac (1135:1135:1135) (1337:1337:1337))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1059:1059:1059) (1081:1081:1081))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (415:415:415))
        (PORT datab (349:349:349) (411:411:411))
        (PORT datac (219:219:219) (268:268:268))
        (PORT datad (149:149:149) (193:193:193))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1059:1059:1059) (1081:1081:1081))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (805:805:805))
        (PORT datab (692:692:692) (800:800:800))
        (PORT datac (292:292:292) (346:346:346))
        (PORT datad (858:858:858) (996:996:996))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (426:426:426) (515:515:515))
        (PORT clk (1096:1096:1096) (1113:1113:1113))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (617:617:617))
        (PORT datab (159:159:159) (214:214:214))
        (PORT datac (866:866:866) (1002:1002:1002))
        (PORT datad (501:501:501) (582:582:582))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (419:419:419))
        (PORT datab (370:370:370) (437:437:437))
        (PORT datac (490:490:490) (573:573:573))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2600:2600:2600) (2959:2959:2959))
        (PORT d[1] (1005:1005:1005) (1205:1205:1205))
        (PORT d[2] (988:988:988) (1135:1135:1135))
        (PORT d[3] (1754:1754:1754) (2047:2047:2047))
        (PORT d[4] (2327:2327:2327) (2639:2639:2639))
        (PORT d[5] (2846:2846:2846) (3262:3262:3262))
        (PORT d[6] (2404:2404:2404) (2769:2769:2769))
        (PORT d[7] (2300:2300:2300) (2616:2616:2616))
        (PORT d[8] (1362:1362:1362) (1558:1558:1558))
        (PORT d[9] (1605:1605:1605) (1890:1890:1890))
        (PORT d[10] (1196:1196:1196) (1418:1418:1418))
        (PORT d[11] (2353:2353:2353) (2685:2685:2685))
        (PORT d[12] (1025:1025:1025) (1178:1178:1178))
        (PORT clk (1094:1094:1094) (1111:1111:1111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (949:949:949) (1014:1014:1014))
        (PORT clk (1094:1094:1094) (1111:1111:1111))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (412:412:412))
        (PORT datab (166:166:166) (222:222:222))
        (PORT datac (344:344:344) (394:394:394))
        (PORT datad (353:353:353) (426:426:426))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1113:1113:1113))
        (PORT d[0] (1217:1217:1217) (1293:1293:1293))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (442:442:442))
        (PORT datab (561:561:561) (670:670:670))
        (PORT datac (630:630:630) (727:727:727))
        (PORT datad (152:152:152) (199:199:199))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1114:1114:1114))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1114:1114:1114))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (760:760:760))
        (PORT datab (1035:1035:1035) (1168:1168:1168))
        (PORT datac (338:338:338) (393:393:393))
        (PORT datad (309:309:309) (352:352:352))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1114:1114:1114))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (621:621:621))
        (PORT datab (108:108:108) (139:139:139))
        (PORT datac (639:639:639) (733:733:733))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1114:1114:1114))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (375:375:375))
        (PORT datab (123:123:123) (154:154:154))
        (PORT datac (498:498:498) (575:575:575))
        (PORT datad (214:214:214) (265:265:265))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (653:653:653))
        (PORT datab (515:515:515) (594:594:594))
        (PORT datac (575:575:575) (687:687:687))
        (PORT datad (316:316:316) (359:359:359))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1626:1626:1626) (1877:1877:1877))
        (PORT d[1] (918:918:918) (1069:1069:1069))
        (PORT d[2] (1728:1728:1728) (1966:1966:1966))
        (PORT d[3] (690:690:690) (798:798:798))
        (PORT d[4] (1422:1422:1422) (1643:1643:1643))
        (PORT d[5] (757:757:757) (885:885:885))
        (PORT d[6] (1656:1656:1656) (1964:1964:1964))
        (PORT d[7] (1745:1745:1745) (1997:1997:1997))
        (PORT d[8] (975:975:975) (1152:1152:1152))
        (PORT d[9] (738:738:738) (855:855:855))
        (PORT d[10] (1158:1158:1158) (1326:1326:1326))
        (PORT d[11] (1799:1799:1799) (2069:2069:2069))
        (PORT d[12] (1908:1908:1908) (2184:2184:2184))
        (PORT clk (1060:1060:1060) (1082:1082:1082))
        (PORT ena (933:933:933) (1002:1002:1002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1060:1060:1060) (1082:1082:1082))
        (PORT d[0] (933:933:933) (1002:1002:1002))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (398:398:398))
        (PORT datab (467:467:467) (547:547:547))
        (PORT datac (434:434:434) (490:490:490))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1083:1083:1083))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (648:648:648))
        (PORT datab (212:212:212) (271:271:271))
        (PORT datac (699:699:699) (811:811:811))
        (PORT datad (520:520:520) (599:599:599))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (804:804:804))
        (PORT datab (693:693:693) (801:801:801))
        (PORT datac (571:571:571) (672:672:672))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (420:420:420))
        (PORT datab (110:110:110) (140:140:140))
        (PORT datac (334:334:334) (395:395:395))
        (PORT datad (349:349:349) (404:404:404))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1083:1083:1083))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1083:1083:1083))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (413:413:413))
        (PORT datab (838:838:838) (976:976:976))
        (PORT datac (271:271:271) (308:308:308))
        (PORT datad (362:362:362) (439:439:439))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (361:361:361))
        (PORT datab (877:877:877) (1024:1024:1024))
        (PORT datac (145:145:145) (194:194:194))
        (PORT datad (465:465:465) (552:552:552))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (937:937:937) (1084:1084:1084))
        (PORT clk (1100:1100:1100) (1118:1118:1118))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2051:2051:2051) (2323:2323:2323))
        (PORT d[1] (1297:1297:1297) (1558:1558:1558))
        (PORT d[2] (1524:1524:1524) (1744:1744:1744))
        (PORT d[3] (1412:1412:1412) (1655:1655:1655))
        (PORT d[4] (1808:1808:1808) (2036:2036:2036))
        (PORT d[5] (2245:2245:2245) (2567:2567:2567))
        (PORT d[6] (2000:2000:2000) (2304:2304:2304))
        (PORT d[7] (1729:1729:1729) (1963:1963:1963))
        (PORT d[8] (1692:1692:1692) (1931:1931:1931))
        (PORT d[9] (1026:1026:1026) (1218:1218:1218))
        (PORT d[10] (1572:1572:1572) (1857:1857:1857))
        (PORT d[11] (1795:1795:1795) (2043:2043:2043))
        (PORT d[12] (1615:1615:1615) (1847:1847:1847))
        (PORT clk (1098:1098:1098) (1116:1116:1116))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (331:331:331) (388:388:388))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1384:1384:1384) (1538:1538:1538))
        (PORT clk (1098:1098:1098) (1116:1116:1116))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|read_accepted)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (892:892:892) (896:896:896))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|nios2_gen2_0_instruction_master_translator\|uav_read)
    (DELAY
      (ABSOLUTE
        (PORT datac (141:141:141) (189:189:189))
        (PORT datad (149:149:149) (192:192:192))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1100:1100:1100) (1118:1118:1118))
        (PORT d[0] (1668:1668:1668) (1831:1831:1831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1119:1119:1119))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|always1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (494:494:494))
        (PORT datab (415:415:415) (502:502:502))
        (PORT datac (398:398:398) (483:483:483))
        (PORT datad (650:650:650) (766:766:766))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router_001\|always1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (789:789:789))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (175:175:175) (206:206:206))
        (PORT datad (338:338:338) (395:395:395))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1119:1119:1119))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1119:1119:1119))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1119:1119:1119))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_003\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (635:635:635))
        (PORT datab (158:158:158) (215:215:215))
        (PORT datac (510:510:510) (594:594:594))
        (PORT datad (142:142:142) (186:186:186))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_agent_rsp_fifo\|mem_used\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (148:148:148) (203:203:203))
        (PORT datac (127:127:127) (173:173:173))
        (PORT datad (148:148:148) (191:191:191))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1253:1253:1253) (1449:1449:1449))
        (PORT d[1] (1284:1284:1284) (1470:1470:1470))
        (PORT d[2] (1326:1326:1326) (1515:1515:1515))
        (PORT d[3] (1232:1232:1232) (1407:1407:1407))
        (PORT d[4] (1179:1179:1179) (1349:1349:1349))
        (PORT d[5] (1418:1418:1418) (1630:1630:1630))
        (PORT d[6] (1123:1123:1123) (1320:1320:1320))
        (PORT d[7] (1466:1466:1466) (1667:1667:1667))
        (PORT d[8] (965:965:965) (1139:1139:1139))
        (PORT d[9] (1150:1150:1150) (1330:1330:1330))
        (PORT d[10] (1366:1366:1366) (1563:1563:1563))
        (PORT d[11] (1346:1346:1346) (1536:1536:1536))
        (PORT d[12] (1357:1357:1357) (1554:1554:1554))
        (PORT clk (1065:1065:1065) (1086:1086:1086))
        (PORT ena (1864:1864:1864) (2053:2053:2053))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1065:1065:1065) (1086:1086:1086))
        (PORT d[0] (1864:1864:1864) (2053:2053:2053))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (255:255:255))
        (PORT datab (123:123:123) (154:154:154))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (183:183:183) (213:213:213))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1066:1066:1066) (1087:1087:1087))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (897:897:897))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_agent_rsp_fifo\|mem_used\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (199:199:199))
        (PORT datab (150:150:150) (205:205:205))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1066:1066:1066) (1087:1087:1087))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1066:1066:1066) (1087:1087:1087))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (897:897:897))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (920:920:920) (1067:1067:1067))
        (PORT clk (1095:1095:1095) (1112:1112:1112))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2207:2207:2207) (2505:2505:2505))
        (PORT d[1] (1484:1484:1484) (1771:1771:1771))
        (PORT d[2] (1365:1365:1365) (1569:1569:1569))
        (PORT d[3] (1397:1397:1397) (1641:1641:1641))
        (PORT d[4] (1956:1956:1956) (2209:2209:2209))
        (PORT d[5] (2266:2266:2266) (2592:2592:2592))
        (PORT d[6] (2024:2024:2024) (2332:2332:2332))
        (PORT d[7] (2010:2010:2010) (2275:2275:2275))
        (PORT d[8] (1701:1701:1701) (1938:1938:1938))
        (PORT d[9] (1195:1195:1195) (1411:1411:1411))
        (PORT d[10] (1542:1542:1542) (1817:1817:1817))
        (PORT d[11] (1976:1976:1976) (2250:2250:2250))
        (PORT d[12] (1790:1790:1790) (2046:2046:2046))
        (PORT clk (1093:1093:1093) (1110:1110:1110))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_agent_rsp_fifo\|mem\[1\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (897:897:897))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (163:163:163) (218:218:218))
        (PORT datad (215:215:215) (266:266:266))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1202:1202:1202) (1292:1292:1292))
        (PORT clk (1093:1093:1093) (1110:1110:1110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1095:1095:1095) (1112:1112:1112))
        (PORT d[0] (1486:1486:1486) (1585:1585:1585))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rs232_rx_s1_agent_rsp_fifo\|mem\[0\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (911:911:911))
        (PORT asdata (338:338:338) (363:363:363))
        (PORT clrn (893:893:893) (897:897:897))
        (PORT ena (424:424:424) (456:456:456))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_003\|src1_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (128:128:128) (176:176:176))
        (PORT datad (134:134:134) (179:179:179))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1113:1113:1113))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1113:1113:1113))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (905:905:905))
        (PORT datab (525:525:525) (603:603:603))
        (PORT datad (107:107:107) (126:126:126))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1113:1113:1113))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (462:462:462))
        (PORT datab (651:651:651) (748:748:748))
        (PORT datad (480:480:480) (551:551:551))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1113:1113:1113))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (177:177:177))
        (PORT datad (133:133:133) (177:177:177))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1252:1252:1252) (1450:1450:1450))
        (PORT d[1] (1455:1455:1455) (1657:1657:1657))
        (PORT d[2] (1351:1351:1351) (1547:1547:1547))
        (PORT d[3] (1056:1056:1056) (1207:1207:1207))
        (PORT d[4] (1071:1071:1071) (1238:1238:1238))
        (PORT d[5] (1269:1269:1269) (1465:1465:1465))
        (PORT d[6] (1337:1337:1337) (1572:1572:1572))
        (PORT d[7] (1495:1495:1495) (1704:1704:1704))
        (PORT d[8] (1350:1350:1350) (1590:1590:1590))
        (PORT d[9] (1115:1115:1115) (1284:1284:1284))
        (PORT d[10] (1216:1216:1216) (1401:1401:1401))
        (PORT d[11] (1522:1522:1522) (1735:1735:1735))
        (PORT d[12] (1360:1360:1360) (1563:1563:1563))
        (PORT clk (1059:1059:1059) (1081:1081:1081))
        (PORT ena (2032:2032:2032) (2242:2242:2242))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (416:416:416))
        (PORT datab (370:370:370) (459:459:459))
        (PORT datac (473:473:473) (547:547:547))
        (PORT datad (345:345:345) (400:400:400))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1059:1059:1059) (1081:1081:1081))
        (PORT d[0] (2032:2032:2032) (2242:2242:2242))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (879:879:879))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (1416:1416:1416) (1629:1629:1629))
        (PORT datad (523:523:523) (623:623:623))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1060:1060:1060) (1082:1082:1082))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (178:178:178))
        (PORT datad (361:361:361) (431:431:431))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datad (135:135:135) (179:179:179))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (PORT datab (472:472:472) (545:545:545))
        (PORT datad (199:199:199) (235:235:235))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1060:1060:1060) (1082:1082:1082))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1060:1060:1060) (1082:1082:1082))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (489:489:489) (562:562:562))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (981:981:981))
        (PORT datab (822:822:822) (960:960:960))
        (PORT datac (745:745:745) (892:892:892))
        (PORT datad (928:928:928) (1052:1052:1052))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (740:740:740))
        (PORT datab (514:514:514) (590:590:590))
        (PORT datad (461:461:461) (534:534:534))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (899:899:899))
        (PORT datab (382:382:382) (443:443:443))
        (PORT datac (746:746:746) (893:893:893))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (345:345:345))
        (PORT datab (624:624:624) (728:728:728))
        (PORT datac (611:611:611) (699:699:699))
        (PORT datad (277:277:277) (319:319:319))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (635:635:635) (733:733:733))
        (PORT datac (117:117:117) (159:159:159))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datab combout (166:166:166) (176:176:176))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (896:896:896))
        (PORT ena (1253:1253:1253) (1385:1385:1385))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (904:904:904) (909:909:909))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (952:952:952) (1119:1119:1119))
        (PORT datab (788:788:788) (912:912:912))
        (PORT datac (421:421:421) (516:516:516))
        (PORT datad (1153:1153:1153) (1363:1363:1363))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1288:1288:1288) (1113:1113:1113))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (1130:1130:1130))
        (PORT datab (780:780:780) (904:904:904))
        (PORT datac (416:416:416) (511:511:511))
        (PORT datad (1152:1152:1152) (1361:1361:1361))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_use_imm\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (236:236:236))
        (PORT datab (195:195:195) (235:235:235))
        (PORT datac (398:398:398) (458:458:458))
        (PORT datad (658:658:658) (777:777:777))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (158:158:158))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_use_imm\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (114:114:114) (147:147:147))
        (PORT datac (138:138:138) (185:185:185))
        (PORT datad (296:296:296) (337:337:337))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_use_imm)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[1\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (993:993:993) (1181:1181:1181))
        (PORT datad (220:220:220) (276:276:276))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (157:157:157))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src2_lo\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (557:557:557))
        (PORT datab (500:500:500) (574:574:574))
        (PORT datac (614:614:614) (731:731:731))
        (PORT datad (108:108:108) (132:132:132))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src2\[4\])
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[0\])
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (904:904:904))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_logic_result\[4\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (908:908:908))
        (PORT datab (332:332:332) (401:401:401))
        (PORT datac (917:917:917) (1062:1062:1062))
        (PORT datad (132:132:132) (170:170:170))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[4\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (411:411:411))
        (PORT datab (503:503:503) (601:601:601))
        (PORT datad (182:182:182) (211:211:211))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (926:926:926))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (800:800:800) (901:901:901))
        (PORT clrn (899:899:899) (906:906:906))
        (PORT sclr (818:818:818) (938:938:938))
        (PORT sload (831:831:831) (946:946:946))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (644:644:644))
        (PORT datac (536:536:536) (627:627:627))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (551:551:551) (646:646:646))
        (PORT clk (1096:1096:1096) (1113:1113:1113))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (404:404:404))
        (PORT datab (586:586:586) (688:688:688))
        (PORT datac (547:547:547) (628:628:628))
        (PORT datad (362:362:362) (423:423:423))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1662:1662:1662) (1932:1932:1932))
        (PORT d[1] (1398:1398:1398) (1653:1653:1653))
        (PORT d[2] (1278:1278:1278) (1457:1457:1457))
        (PORT d[3] (2037:2037:2037) (2382:2382:2382))
        (PORT d[4] (2468:2468:2468) (2782:2782:2782))
        (PORT d[5] (1907:1907:1907) (2175:2175:2175))
        (PORT d[6] (1785:1785:1785) (2082:2082:2082))
        (PORT d[7] (1125:1125:1125) (1281:1281:1281))
        (PORT d[8] (1146:1146:1146) (1311:1311:1311))
        (PORT d[9] (1571:1571:1571) (1853:1853:1853))
        (PORT d[10] (1208:1208:1208) (1430:1430:1430))
        (PORT d[11] (2126:2126:2126) (2423:2423:2423))
        (PORT d[12] (1948:1948:1948) (2248:2248:2248))
        (PORT clk (1094:1094:1094) (1111:1111:1111))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|WideOr1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (417:417:417))
        (PORT datab (155:155:155) (209:209:209))
        (PORT datac (102:102:102) (129:129:129))
        (PORT datad (145:145:145) (188:188:188))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_008\|src_payload\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (762:762:762))
        (PORT datab (395:395:395) (478:478:478))
        (PORT datad (530:530:530) (625:625:625))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1083:1083:1083) (1161:1161:1161))
        (PORT clk (1094:1094:1094) (1111:1111:1111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1096:1096:1096) (1113:1113:1113))
        (PORT d[0] (1367:1367:1367) (1454:1454:1454))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|av_waitrequest_generated\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (786:786:786))
        (PORT datab (526:526:526) (611:611:611))
        (PORT datac (130:130:130) (177:177:177))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1114:1114:1114))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|wait_latency_counter\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1308:1308:1308) (1545:1545:1545))
        (PORT datab (671:671:671) (775:775:775))
        (PORT datac (637:637:637) (747:747:747))
        (PORT datad (365:365:365) (440:440:440))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1114:1114:1114))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|wait_latency_counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (782:782:782))
        (PORT datab (361:361:361) (429:429:429))
        (PORT datac (507:507:507) (590:590:590))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1114:1114:1114))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|wait_latency_counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (121:121:121) (153:153:153))
        (PORT datab (144:144:144) (197:197:197))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1114:1114:1114))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|wait_latency_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (891:891:891) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|wait_latency_counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (203:203:203))
        (PORT datab (185:185:185) (220:220:220))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1752:1752:1752) (2012:2012:2012))
        (PORT d[1] (1567:1567:1567) (1797:1797:1797))
        (PORT d[2] (838:838:838) (960:960:960))
        (PORT d[3] (1079:1079:1079) (1243:1243:1243))
        (PORT d[4] (1364:1364:1364) (1557:1557:1557))
        (PORT d[5] (1232:1232:1232) (1413:1413:1413))
        (PORT d[6] (1562:1562:1562) (1856:1856:1856))
        (PORT d[7] (1330:1330:1330) (1512:1512:1512))
        (PORT d[8] (1374:1374:1374) (1626:1626:1626))
        (PORT d[9] (978:978:978) (1139:1139:1139))
        (PORT d[10] (2005:2005:2005) (2286:2286:2286))
        (PORT d[11] (1439:1439:1439) (1662:1662:1662))
        (PORT d[12] (1079:1079:1079) (1251:1251:1251))
        (PORT clk (1060:1060:1060) (1082:1082:1082))
        (PORT ena (2239:2239:2239) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1060:1060:1060) (1082:1082:1082))
        (PORT d[0] (2239:2239:2239) (2487:2487:2487))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_translator\|wait_latency_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (909:909:909))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (891:891:891) (895:895:895))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1083:1083:1083))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_agent\|cp_ready\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (785:785:785))
        (PORT datab (144:144:144) (197:197:197))
        (PORT datac (106:106:106) (129:129:129))
        (PORT datad (1280:1280:1280) (1507:1507:1507))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_agent_rsp_fifo\|mem_used\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (155:155:155) (212:212:212))
        (PORT datab (149:149:149) (203:203:203))
        (PORT datad (127:127:127) (169:169:169))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_agent_rsp_fifo\|mem_used\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (721:721:721))
        (PORT datab (807:807:807) (940:940:940))
        (PORT datac (271:271:271) (311:311:311))
        (PORT datad (864:864:864) (1012:1012:1012))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1083:1083:1083))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_agent_rsp_fifo\|mem_used\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (896:896:896))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1061:1061:1061) (1083:1083:1083))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_agent_rsp_fifo\|mem_used\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (683:683:683))
        (PORT datab (809:809:809) (941:941:941))
        (PORT datac (96:96:96) (120:120:120))
        (PORT datad (862:862:862) (1010:1010:1010))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_agent_rsp_fifo\|mem_used\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (193:193:193))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datad (138:138:138) (183:183:183))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (567:567:567) (666:666:666))
        (PORT clk (1103:1103:1103) (1120:1120:1120))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_agent_rsp_fifo\|mem_used\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (896:896:896))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1285:1285:1285) (1491:1491:1491))
        (PORT d[1] (1322:1322:1322) (1552:1552:1552))
        (PORT d[2] (1327:1327:1327) (1513:1513:1513))
        (PORT d[3] (1669:1669:1669) (1961:1961:1961))
        (PORT d[4] (2220:2220:2220) (2488:2488:2488))
        (PORT d[5] (1047:1047:1047) (1202:1202:1202))
        (PORT d[6] (1423:1423:1423) (1664:1664:1664))
        (PORT d[7] (1754:1754:1754) (2002:2002:2002))
        (PORT d[8] (1607:1607:1607) (1830:1830:1830))
        (PORT d[9] (1704:1704:1704) (1992:1992:1992))
        (PORT d[10] (1200:1200:1200) (1421:1421:1421))
        (PORT d[11] (1776:1776:1776) (2026:2026:2026))
        (PORT d[12] (1651:1651:1651) (1902:1902:1902))
        (PORT clk (1101:1101:1101) (1118:1118:1118))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_agent_rsp_fifo\|mem\[1\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (910:910:910))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (893:893:893) (896:896:896))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (209:209:209))
        (PORT datad (811:811:811) (938:938:938))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1543:1543:1543) (1690:1690:1690))
        (PORT clk (1101:1101:1101) (1118:1118:1118))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1103:1103:1103) (1120:1120:1120))
        (PORT d[0] (1664:1664:1664) (1797:1797:1797))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|lcd_crc_s1_agent_rsp_fifo\|mem\[0\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (910:910:910))
        (PORT asdata (267:267:267) (286:286:286))
        (PORT clrn (893:893:893) (896:896:896))
        (PORT ena (428:428:428) (458:458:458))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_demux_008\|src1_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (180:180:180))
        (PORT datad (134:134:134) (176:176:176))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1121:1121:1121))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1121:1121:1121))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[5\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (446:446:446))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datac (122:122:122) (166:166:166))
        (PORT datad (491:491:491) (575:575:575))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1121:1121:1121))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1104:1104:1104) (1121:1121:1121))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[5\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (999:999:999))
        (PORT datab (836:836:836) (964:964:964))
        (PORT datac (901:901:901) (1023:1023:1023))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1525:1525:1525) (1749:1749:1749))
        (PORT d[1] (1409:1409:1409) (1623:1623:1623))
        (PORT d[2] (1363:1363:1363) (1559:1559:1559))
        (PORT d[3] (1278:1278:1278) (1480:1480:1480))
        (PORT d[4] (1204:1204:1204) (1389:1389:1389))
        (PORT d[5] (1520:1520:1520) (1728:1728:1728))
        (PORT d[6] (1376:1376:1376) (1598:1598:1598))
        (PORT d[7] (1640:1640:1640) (1859:1859:1859))
        (PORT d[8] (1650:1650:1650) (1882:1882:1882))
        (PORT d[9] (1357:1357:1357) (1572:1572:1572))
        (PORT d[10] (1802:1802:1802) (2053:2053:2053))
        (PORT d[11] (1087:1087:1087) (1264:1264:1264))
        (PORT d[12] (1458:1458:1458) (1715:1715:1715))
        (PORT clk (1067:1067:1067) (1089:1089:1089))
        (PORT ena (1897:1897:1897) (2100:2100:2100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1089:1089:1089))
        (PORT d[0] (1897:1897:1897) (2100:2100:2100))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[5\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (390:390:390) (464:464:464))
        (PORT datac (367:367:367) (422:422:422))
        (PORT datad (359:359:359) (432:432:432))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1068:1068:1068) (1090:1090:1090))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[5\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (606:606:606))
        (PORT datab (498:498:498) (584:584:584))
        (PORT datac (290:290:290) (329:329:329))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1068:1068:1068) (1090:1090:1090))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_iw\[5\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (404:404:404))
        (PORT datab (587:587:587) (664:664:664))
        (PORT datac (571:571:571) (644:644:644))
        (PORT datad (453:453:453) (516:516:516))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1068:1068:1068) (1090:1090:1090))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_iw\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (895:895:895) (898:898:898))
        (PORT ena (955:955:955) (1044:1044:1044))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_jmp_direct\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (535:535:535))
        (PORT datac (633:633:633) (752:752:752))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_ctrl_jmp_direct\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (354:354:354))
        (PORT datab (1134:1134:1134) (1345:1345:1345))
        (PORT datac (490:490:490) (587:587:587))
        (PORT datad (615:615:615) (709:709:709))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_ctrl_jmp_direct)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_src1\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (540:540:540))
        (PORT datad (199:199:199) (249:249:249))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (396:396:396) (470:470:470))
        (PORT clk (1097:1097:1097) (1115:1115:1115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1475:1475:1475) (1720:1720:1720))
        (PORT d[1] (1363:1363:1363) (1612:1612:1612))
        (PORT d[2] (1308:1308:1308) (1491:1491:1491))
        (PORT d[3] (1945:1945:1945) (2268:2268:2268))
        (PORT d[4] (2285:2285:2285) (2577:2577:2577))
        (PORT d[5] (1736:1736:1736) (1982:1982:1982))
        (PORT d[6] (1797:1797:1797) (2094:2094:2094))
        (PORT d[7] (1785:1785:1785) (2032:2032:2032))
        (PORT d[8] (1787:1787:1787) (2032:2032:2032))
        (PORT d[9] (1429:1429:1429) (1694:1694:1694))
        (PORT d[10] (1183:1183:1183) (1405:1405:1405))
        (PORT d[11] (2096:2096:2096) (2390:2390:2390))
        (PORT d[12] (1846:1846:1846) (2148:2148:2148))
        (PORT clk (1095:1095:1095) (1113:1113:1113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1233:1233:1233) (1371:1371:1371))
        (PORT clk (1095:1095:1095) (1113:1113:1113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1097:1097:1097) (1115:1115:1115))
        (PORT d[0] (1517:1517:1517) (1664:1664:1664))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[5\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (579:579:579))
        (PORT datab (358:358:358) (421:421:421))
        (PORT datad (604:604:604) (705:705:705))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1116:1116:1116))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_src1\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (342:342:342) (374:374:374))
        (PORT clrn (900:900:900) (903:903:903))
        (PORT sload (1082:1082:1082) (1201:1201:1201))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[5\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (119:119:119) (151:151:151))
        (PORT datab (937:937:937) (1093:1093:1093))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1116:1116:1116))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1116:1116:1116))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_alu_result\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (671:671:671) (757:757:757))
        (PORT clrn (900:900:900) (906:906:906))
        (PORT sclr (718:718:718) (828:828:828))
        (PORT sload (957:957:957) (1088:1088:1088))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1098:1098:1098) (1116:1116:1116))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1559:1559:1559) (1791:1791:1791))
        (PORT d[1] (1392:1392:1392) (1605:1605:1605))
        (PORT d[2] (1013:1013:1013) (1158:1158:1158))
        (PORT d[3] (1084:1084:1084) (1258:1258:1258))
        (PORT d[4] (1384:1384:1384) (1585:1585:1585))
        (PORT d[5] (1249:1249:1249) (1432:1432:1432))
        (PORT d[6] (1215:1215:1215) (1450:1450:1450))
        (PORT d[7] (1517:1517:1517) (1727:1727:1727))
        (PORT d[8] (1156:1156:1156) (1372:1372:1372))
        (PORT d[9] (1164:1164:1164) (1352:1352:1352))
        (PORT d[10] (1835:1835:1835) (2094:2094:2094))
        (PORT d[11] (1271:1271:1271) (1469:1469:1469))
        (PORT d[12] (1643:1643:1643) (1918:1918:1918))
        (PORT clk (1062:1062:1062) (1083:1083:1083))
        (PORT ena (2065:2065:2065) (2288:2288:2288))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|router\|Equal6\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (511:511:511) (599:599:599))
        (PORT datad (642:642:642) (741:741:741))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1062:1062:1062) (1083:1083:1083))
        (PORT d[0] (2065:2065:2065) (2288:2288:2288))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|src_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (153:153:153))
        (PORT datab (586:586:586) (688:688:688))
        (PORT datac (547:547:547) (628:628:628))
        (PORT datad (363:363:363) (424:424:424))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1084:1084:1084))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|arb\|grant\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (120:120:120) (159:159:159))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datac (118:118:118) (159:159:159))
        (PORT datad (103:103:103) (127:127:127))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1084:1084:1084))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|cmd_mux_005\|saved_grant\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (888:888:888) (892:892:892))
        (PORT ena (662:662:662) (712:712:712))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_agent_rsp_fifo\|mem\[1\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (922:922:922))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (895:895:895) (902:902:902))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_agent_rsp_fifo\|mem\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (480:480:480))
        (PORT datad (139:139:139) (181:181:181))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1063:1063:1063) (1084:1084:1084))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (561:561:561) (659:659:659))
        (PORT clk (1101:1101:1101) (1119:1119:1119))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1280:1280:1280) (1492:1492:1492))
        (PORT d[1] (1038:1038:1038) (1244:1244:1244))
        (PORT d[2] (1469:1469:1469) (1669:1669:1669))
        (PORT d[3] (1835:1835:1835) (2149:2149:2149))
        (PORT d[4] (1957:1957:1957) (2203:2203:2203))
        (PORT d[5] (1564:1564:1564) (1788:1788:1788))
        (PORT d[6] (1611:1611:1611) (1885:1885:1885))
        (PORT d[7] (1325:1325:1325) (1512:1512:1512))
        (PORT d[8] (1757:1757:1757) (1997:1997:1997))
        (PORT d[9] (1705:1705:1705) (1993:1993:1993))
        (PORT d[10] (1193:1193:1193) (1412:1412:1412))
        (PORT d[11] (1776:1776:1776) (2027:2027:2027))
        (PORT d[12] (1651:1651:1651) (1903:1903:1903))
        (PORT clk (1099:1099:1099) (1117:1117:1117))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|mm_interconnect_0\|rx_read_s1_agent_rsp_fifo\|mem\[0\]\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (922:922:922))
        (PORT asdata (340:340:340) (366:366:366))
        (PORT clrn (895:895:895) (902:902:902))
        (PORT ena (426:426:426) (456:456:456))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|src_payload\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (129:129:129) (176:176:176))
        (PORT datad (134:134:134) (178:178:178))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1661:1661:1661) (1812:1812:1812))
        (PORT clk (1099:1099:1099) (1117:1117:1117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1101:1101:1101) (1119:1119:1119))
        (PORT d[0] (1945:1945:1945) (2105:2105:2105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|mm_interconnect_0\|rsp_mux_001\|WideOr1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (380:380:380))
        (PORT datab (479:479:479) (561:561:561))
        (PORT datac (454:454:454) (524:524:524))
        (PORT datad (200:200:200) (236:236:236))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1120:1120:1120))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|F_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (577:577:577))
        (PORT datab (159:159:159) (214:214:214))
        (PORT datac (289:289:289) (338:338:338))
        (PORT datad (747:747:747) (855:855:855))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1120:1120:1120))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (913:913:913))
        (PORT asdata (825:825:825) (913:913:913))
        (PORT clrn (896:896:896) (899:899:899))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (917:917:917))
        (PORT asdata (655:655:655) (746:746:746))
        (PORT clrn (900:900:900) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_waiting_for_data)
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (907:907:907))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|av_ld_waiting_for_data_nxt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (875:875:875))
        (PORT datab (529:529:529) (636:636:636))
        (PORT datad (668:668:668) (781:781:781))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1120:1120:1120))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1102:1102:1102) (1120:1120:1120))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1551:1551:1551) (1782:1782:1782))
        (PORT d[1] (1380:1380:1380) (1576:1576:1576))
        (PORT d[2] (1179:1179:1179) (1348:1348:1348))
        (PORT d[3] (1429:1429:1429) (1643:1643:1643))
        (PORT d[4] (1374:1374:1374) (1575:1575:1575))
        (PORT d[5] (1543:1543:1543) (1762:1762:1762))
        (PORT d[6] (1112:1112:1112) (1308:1308:1308))
        (PORT d[7] (1217:1217:1217) (1391:1391:1391))
        (PORT d[8] (1642:1642:1642) (1874:1874:1874))
        (PORT d[9] (1339:1339:1339) (1550:1550:1550))
        (PORT d[10] (1825:1825:1825) (2079:2079:2079))
        (PORT d[11] (1107:1107:1107) (1292:1292:1292))
        (PORT d[12] (1627:1627:1627) (1900:1900:1900))
        (PORT clk (1066:1066:1066) (1087:1087:1087))
        (PORT ena (1886:1886:1886) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1066:1066:1066) (1087:1087:1087))
        (PORT d[0] (1886:1886:1886) (2084:2084:2084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1088:1088:1088))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_stall\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (376:376:376) (448:448:448))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (1092:1092:1092) (1265:1265:1265))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1088:1088:1088))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_stall\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (530:530:530) (637:637:637))
        (PORT datac (187:187:187) (219:219:219))
        (PORT datad (669:669:669) (782:782:782))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1067:1067:1067) (1088:1088:1088))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (960:960:960))
        (PORT datab (821:821:821) (960:960:960))
        (PORT datac (745:745:745) (892:892:892))
        (PORT datad (793:793:793) (896:896:896))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (774:774:774) (878:878:878))
        (PORT clrn (900:900:900) (907:907:907))
        (PORT sload (985:985:985) (1119:1119:1119))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|mux3\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (544:544:544))
        (PORT datab (777:777:777) (887:887:887))
        (PORT datac (746:746:746) (894:894:894))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (637:637:637) (735:735:735))
        (PORT datac (117:117:117) (157:157:157))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[1\])
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[0\])
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
<<<<<<< HEAD
        (PORT asdata (662:662:662) (753:753:753))
        (PORT clrn (900:900:900) (907:907:907))
        (PORT sload (985:985:985) (1119:1119:1119))
=======
        (PORT clrn (904:904:904) (909:909:909))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (775:775:775))
        (PORT datac (711:711:711) (816:816:816))
        (PORT datad (365:365:365) (434:434:434))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (634:634:634) (715:715:715))
        (PORT clrn (900:900:900) (907:907:907))
        (PORT sload (985:985:985) (1119:1119:1119))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (922:922:922))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (905:905:905))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[3\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (180:180:180))
        (PORT datac (645:645:645) (757:757:757))
        (PORT datad (353:353:353) (426:426:426))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (814:814:814) (931:931:931))
        (PORT clrn (900:900:900) (907:907:907))
        (PORT sload (985:985:985) (1119:1119:1119))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (922:922:922))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (905:905:905))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[4\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH cin combout (187:187:187) (204:204:204))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (PORT datac (634:634:634) (743:743:743))
        (PORT datad (352:352:352) (427:427:427))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_shift_rot_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (920:920:920) (927:927:927))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (665:665:665) (766:766:766))
        (PORT clrn (900:900:900) (907:907:907))
        (PORT sload (985:985:985) (1119:1119:1119))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (922:922:922))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (905:905:905))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_stall\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (775:775:775))
        (PORT datab (756:756:756) (893:893:893))
        (PORT datad (520:520:520) (628:628:628))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (182:182:182))
        (PORT datac (643:643:643) (754:754:754))
        (PORT datad (347:347:347) (419:419:419))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (922:922:922))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (905:905:905))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_stall\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (191:191:191))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datad (342:342:342) (400:400:400))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (779:779:779))
        (PORT datab (363:363:363) (446:446:446))
        (PORT datac (117:117:117) (157:157:157))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_stall\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1114:1114:1114) (1291:1291:1291))
        (PORT datab (799:799:799) (938:938:938))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (922:922:922))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (905:905:905))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (773:773:773))
        (PORT datab (131:131:131) (180:180:180))
        (PORT datac (367:367:367) (450:450:450))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (922:922:922))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (905:905:905))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_valid_from_R\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (213:213:213))
        (PORT datac (549:549:549) (627:627:627))
        (PORT datad (467:467:467) (552:552:552))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (383:383:383) (464:464:464))
        (PORT datac (733:733:733) (855:855:855))
        (PORT datad (364:364:364) (439:439:439))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|E_valid_from_R)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (896:896:896) (901:901:901))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (150:150:150) (202:202:202))
        (PORT datac (546:546:546) (623:623:623))
        (PORT datad (467:467:467) (553:553:553))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (753:753:753) (877:877:877))
        (PORT datad (191:191:191) (237:237:237))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (896:896:896) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (205:205:205) (261:261:261))
        (PORT datac (724:724:724) (845:845:845))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_wr_dst_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (370:370:370))
        (PORT datab (735:735:735) (846:846:846))
        (PORT datac (470:470:470) (560:560:560))
        (PORT datad (178:178:178) (211:211:211))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (896:896:896) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_wr_dst_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (233:233:233))
        (PORT datab (675:675:675) (801:801:801))
        (PORT datac (735:735:735) (859:859:859))
        (PORT datad (181:181:181) (211:211:211))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (282:282:282))
        (PORT datac (727:727:727) (847:847:847))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|Equal0\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (266:266:266))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u0\|nios2_gen2_0\|cpu\|D_wr_dst_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (317:317:317) (371:371:371))
        (PORT datad (93:93:93) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (896:896:896) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (283:283:283))
        (PORT datac (726:726:726) (846:846:846))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|R_wr_dst_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (917:917:917))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (900:900:900) (903:903:903))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (896:896:896) (901:901:901))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|W_rf_wren)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (581:581:581))
        (PORT datac (599:599:599) (696:696:696))
        (PORT datad (626:626:626) (746:746:746))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (265:265:265))
        (PORT datac (725:725:725) (845:845:845))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|nios2_gen2_0\|cpu\|d_writedata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (904:904:904))
        (PORT asdata (1106:1106:1106) (1228:1228:1228))
        (PORT clrn (887:887:887) (890:890:890))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (896:896:896) (901:901:901))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD asdata (posedge clk) (84:84:84))
=======
      (HOLD d (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE u0\|rx_options\|data_out\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1097:1097:1097) (1263:1263:1263))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (279:279:279))
        (PORT datac (728:728:728) (848:848:848))
        (PORT datad (188:188:188) (235:235:235))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE u0\|rx_options\|data_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (892:892:892) (896:896:896))
        (PORT ena (741:741:741) (805:805:805))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (896:896:896) (901:901:901))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|counter\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (136:136:136) (187:187:187))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (283:283:283))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (731:731:731) (852:852:852))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|cd_rx\|counter\[10\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (896:896:896) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|counter\[11\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (212:212:212) (266:266:266))
        (PORT datac (723:723:723) (843:843:843))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|cd_rx\|counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (393:393:393) (458:458:458))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (918:918:918))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (896:896:896) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (200:200:200) (256:256:256))
        (PORT datac (640:640:640) (740:740:740))
        (PORT datad (354:354:354) (427:427:427))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (922:922:922))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (904:904:904))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (84:84:84))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|counter\[12\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (180:180:180))
        (PORT datac (642:642:642) (741:741:741))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|counter\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (393:393:393) (458:458:458))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (922:922:922))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (904:904:904))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (84:84:84))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (383:383:383))
        (PORT datab (232:232:232) (287:287:287))
        (PORT datac (768:768:768) (900:900:900))
        (PORT datad (202:202:202) (246:246:246))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (PORT datac (651:651:651) (752:752:752))
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|cd_rx\|LessThan0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (922:922:922))
        (PORT datab (231:231:231) (285:285:285))
        (PORT datad (201:201:201) (245:245:245))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|cd_rx\|counter\[0\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (142:142:142))
        (PORT datab (1431:1431:1431) (1598:1598:1598))
        (PORT datac (166:166:166) (201:201:201))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (922:922:922))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (904:904:904))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (393:393:393) (458:458:458))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT asdata (623:623:623) (685:685:685))
        (PORT clrn (898:898:898) (904:904:904))
        (PORT ena (798:798:798) (869:869:869))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
=======
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|counter\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (137:137:137) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datac (650:650:650) (750:750:750))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (393:393:393) (458:458:458))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (922:922:922))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (904:904:904))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT asdata (509:509:509) (562:562:562))
        (PORT clrn (898:898:898) (904:904:904))
        (PORT ena (798:798:798) (869:869:869))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
=======
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|counter\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (138:138:138) (191:191:191))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (184:184:184))
        (PORT datac (643:643:643) (743:743:743))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (393:393:393) (458:458:458))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (922:922:922))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (904:904:904))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|cd_rx\|counter\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
=======
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT asdata (527:527:527) (585:585:585))
        (PORT clrn (898:898:898) (904:904:904))
        (PORT ena (798:798:798) (869:869:869))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|cd_rx\|counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (393:393:393) (458:458:458))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (646:646:646) (746:746:746))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|cd_rx\|counter\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (922:922:922))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (904:904:904))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (393:393:393) (458:458:458))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT asdata (511:511:511) (564:564:564))
        (PORT clrn (898:898:898) (904:904:904))
        (PORT ena (798:798:798) (869:869:869))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
=======
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|counter\[5\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (178:178:178))
        (PORT datac (648:648:648) (748:748:748))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (393:393:393) (458:458:458))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (922:922:922))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (904:904:904))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (84:84:84))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|counter\[6\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (102:102:102) (119:119:119))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (393:393:393) (458:458:458))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (904:904:904))
        (PORT ena (798:798:798) (869:869:869))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|counter\[7\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (276:276:276))
        (PORT datac (631:631:631) (727:727:727))
        (PORT datad (199:199:199) (250:250:250))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (393:393:393) (458:458:458))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (904:904:904))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (84:84:84))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|counter\[8\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (635:635:635) (731:731:731))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (393:393:393) (458:458:458))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (904:904:904))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (84:84:84))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|counter\[9\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (185:185:185))
        (PORT datac (636:636:636) (733:733:733))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (393:393:393) (458:458:458))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (904:904:904))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|cd_rx\|counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (393:393:393) (458:458:458))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datab (133:133:133) (182:182:182))
        (PORT datac (630:630:630) (725:725:725))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|cd_rx\|LessThan0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (287:287:287))
        (PORT datab (143:143:143) (196:196:196))
        (PORT datac (128:128:128) (175:175:175))
        (PORT datad (129:129:129) (171:171:171))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (904:904:904))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|LessThan0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (274:274:274))
        (PORT datad (312:312:312) (368:368:368))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (187:187:187))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (628:628:628) (724:724:724))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|cd_rx\|LessThan0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (294:294:294))
        (PORT datab (185:185:185) (222:222:222))
        (PORT datac (206:206:206) (256:256:256))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (904:904:904))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|cd_rx\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (287:287:287))
        (PORT datab (143:143:143) (196:196:196))
        (PORT datac (128:128:128) (174:174:174))
        (PORT datad (129:129:129) (171:171:171))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT asdata (759:759:759) (844:844:844))
        (PORT clrn (898:898:898) (904:904:904))
        (PORT ena (835:835:835) (933:933:933))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (281:281:281))
        (PORT datab (222:222:222) (278:278:278))
        (PORT datac (268:268:268) (305:305:305))
        (PORT datad (215:215:215) (267:267:267))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (181:181:181))
        (PORT datac (634:634:634) (730:730:730))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|cd_rx\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (279:279:279))
        (PORT datab (219:219:219) (275:275:275))
        (PORT datac (271:271:271) (308:308:308))
        (PORT datad (214:214:214) (265:265:265))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|cd_rx\|LessThan0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (141:141:141))
        (PORT datab (325:325:325) (391:391:391))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (748:748:748) (866:866:866))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|cd_rx\|LessThan0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (151:151:151) (203:203:203))
        (PORT datac (94:94:94) (118:118:118))
        (PORT datad (206:206:206) (250:250:250))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (904:904:904))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (492:492:492) (572:572:572))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|cd_rx\|LessThan0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (342:342:342))
        (PORT datab (153:153:153) (205:205:205))
        (PORT datac (216:216:216) (269:269:269))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (911:911:911))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (904:904:904))
        (PORT ena (835:835:835) (933:933:933))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|LessThan0\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (230:230:230) (285:285:285))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (197:197:197) (239:239:239))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|cd_rx\|LessThan0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (342:342:342))
        (PORT datab (152:152:152) (205:205:205))
        (PORT datac (216:216:216) (269:269:269))
        (PORT datad (96:96:96) (117:117:117))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (181:181:181))
        (PORT datac (627:627:627) (723:723:723))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|cd_rx\|LessThan0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (927:927:927))
        (PORT datab (233:233:233) (288:288:288))
        (PORT datac (93:93:93) (115:115:115))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (898:898:898) (904:904:904))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|cd_rx\|LessThan0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (167:167:167) (203:203:203))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (912:912:912))
        (PORT asdata (650:650:650) (728:728:728))
        (PORT clrn (898:898:898) (904:904:904))
        (PORT ena (798:798:798) (869:869:869))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|out_clk\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1430:1430:1430) (1597:1597:1597))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (781:781:781))
        (PORT datac (315:315:315) (381:381:381))
        (PORT datad (186:186:186) (231:231:231))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE uart1\|cd_rx\|out_clk)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (906:906:906))
        (PORT d (37:37:37) (50:50:50))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (922:922:922))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (899:899:899) (905:905:905))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE uart1\|cd_rx\|out_clk\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (971:971:971) (1076:1076:1076))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (769:769:769))
        (PORT datac (345:345:345) (411:411:411))
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart1\|rx\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (168:168:168))
        (PORT datac (119:119:119) (155:155:155))
        (PORT datad (199:199:199) (242:242:242))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (925:925:925))
        (PORT asdata (774:774:774) (855:855:855))
        (PORT clrn (903:903:903) (908:908:908))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE uart1\|rx\|done)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (904:904:904))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (721:721:721) (793:793:793))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (581:581:581))
        (PORT datab (712:712:712) (846:846:846))
        (PORT datad (339:339:339) (403:403:403))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE uart1\|cts\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (281:281:281))
        (PORT datab (1212:1212:1212) (1398:1398:1398))
        (PORT datad (329:329:329) (380:380:380))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (143:143:143))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (160:160:160) (188:188:188))
        (PORT datad (347:347:347) (410:410:410))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[0\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (142:142:142))
        (PORT datac (697:697:697) (825:825:825))
        (PORT datad (340:340:340) (403:403:403))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd_reset)
    (DELAY
      (ABSOLUTE
        (PORT datac (858:858:858) (745:745:745))
        (PORT datad (991:991:991) (1168:1168:1168))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|bypass_reg_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1442:1442:1442) (1252:1252:1252))
        (PORT datad (344:344:344) (419:419:419))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|bypass_reg_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (903:903:903) (908:908:908))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|collecting_post_data_var\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (724:724:724))
        (PORT datab (551:551:551) (645:645:645))
        (PORT datac (133:133:133) (175:175:175))
        (PORT datad (479:479:479) (553:553:553))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (209:209:209))
        (PORT datab (147:147:147) (202:202:202))
        (PORT datac (146:146:146) (196:196:196))
        (PORT datad (141:141:141) (183:183:183))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (457:457:457))
        (PORT datab (339:339:339) (411:411:411))
        (PORT datac (370:370:370) (452:452:452))
        (PORT datad (488:488:488) (572:572:572))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:collecting_post_data_var)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (916:916:916))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (902:902:902) (908:908:908))
        (PORT ena (625:625:625) (672:672:672))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (498:498:498) (595:595:595))
        (PORT datac (477:477:477) (561:561:561))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|LessThan1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (227:227:227))
        (PORT datab (212:212:212) (267:267:267))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (209:209:209) (256:256:256))
        (IOPATH dataa combout (159:159:159) (163:163:163))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_load_on\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (150:150:150))
        (PORT datab (667:667:667) (790:790:790))
        (PORT datac (353:353:353) (422:422:422))
        (PORT datad (346:346:346) (421:421:421))
        (IOPATH dataa combout (166:166:166) (157:157:157))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|LessThan1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (453:453:453))
        (PORT datab (191:191:191) (230:230:230))
        (PORT datac (368:368:368) (448:448:448))
        (PORT datad (326:326:326) (383:383:383))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|state_status\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (279:279:279))
        (PORT datac (133:133:133) (176:176:176))
        (IOPATH dataa combout (158:158:158) (157:157:157))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|flag_1ms)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (919:919:919))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (949:949:949) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Mux49\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (667:667:667))
        (PORT datab (409:409:409) (503:503:503))
        (PORT datac (558:558:558) (667:667:667))
        (PORT datad (498:498:498) (588:588:588))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|state_status\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (428:428:428))
        (PORT datab (137:137:137) (188:188:188))
        (PORT datac (327:327:327) (389:389:389))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (587:587:587))
        (PORT datab (498:498:498) (595:595:595))
        (PORT datac (1420:1420:1420) (1239:1239:1239))
        (PORT datad (184:184:184) (215:215:215))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|reg_state\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (1008:1008:1008) (1193:1193:1193))
        (PORT datac (857:857:857) (744:744:744))
        (PORT datad (123:123:123) (161:161:161))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (167:167:167) (196:196:196))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|reg_state\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (1001:1001:1001) (1185:1185:1185))
        (PORT datac (854:854:854) (742:742:742))
        (PORT datad (293:293:293) (332:332:332))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (667:667:667))
        (PORT datac (539:539:539) (651:651:651))
        (PORT datad (316:316:316) (368:368:368))
        (IOPATH dataa combout (165:165:165) (163:163:163))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|reg_state\.DISPLAY_ON)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (923:923:923))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (450:450:450))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (460:460:460))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|reg_state\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (1010:1010:1010) (1196:1196:1196))
        (PORT datac (857:857:857) (745:745:745))
        (PORT datad (129:129:129) (166:166:166))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (665:665:665))
        (PORT datab (168:168:168) (216:216:216))
        (PORT datac (543:543:543) (656:656:656))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (671:671:671))
        (PORT datab (169:169:169) (218:218:218))
        (PORT datac (533:533:533) (644:644:644))
        (PORT datad (215:215:215) (269:269:269))
        (IOPATH dataa combout (158:158:158) (157:157:157))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|reg_state\.ENTRY_MODE)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (923:923:923))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (450:450:450))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (460:460:460))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|reg_state\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (241:241:241))
        (PORT datab (345:345:345) (413:413:413))
        (PORT datad (283:283:283) (329:329:329))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (664:664:664))
        (PORT datab (133:133:133) (182:182:182))
        (PORT datac (545:545:545) (658:658:658))
        (PORT datad (153:153:153) (190:190:190))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (670:670:670))
        (PORT datab (168:168:168) (217:217:217))
        (PORT datac (535:535:535) (647:647:647))
        (PORT datad (191:191:191) (237:237:237))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|reg_state\.DISPLAY_CLEAR)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (924:924:924))
        (PORT d (37:37:37) (50:50:50))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (460:460:460))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
=======
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|reg_state\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (155:155:155) (211:211:211))
        (PORT datab (297:297:297) (350:350:350))
        (PORT datad (106:106:106) (124:124:124))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (673:673:673))
        (PORT datab (172:172:172) (220:220:220))
        (PORT datac (531:531:531) (641:641:641))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|reg_state\.WRITE_CHAR)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (924:924:924))
        (PORT d (37:37:37) (50:50:50))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (460:460:460))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (673:673:673))
        (PORT datab (172:172:172) (221:221:221))
        (PORT datac (530:530:530) (640:640:640))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|reg_state\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (240:240:240))
        (PORT datab (299:299:299) (352:352:352))
        (PORT datad (138:138:138) (180:180:180))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (667:667:667))
        (PORT datab (168:168:168) (215:215:215))
        (PORT datac (541:541:541) (653:653:653))
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|reg_state\.IDLE)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (924:924:924))
        (PORT d (37:37:37) (50:50:50))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (460:460:460))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (665:665:665))
        (PORT datab (168:168:168) (217:217:217))
        (PORT datac (544:544:544) (657:657:657))
        (PORT datad (187:187:187) (232:232:232))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Selector17\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (295:295:295))
        (PORT datab (232:232:232) (291:291:291))
        (PORT datac (233:233:233) (295:295:295))
        (PORT datad (238:238:238) (297:297:297))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Selector16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (488:488:488))
        (PORT datac (373:373:373) (453:453:453))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (671:671:671))
        (PORT datab (169:169:169) (218:218:218))
        (PORT datac (534:534:534) (646:646:646))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Selector17\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (232:232:232))
        (PORT datab (408:408:408) (501:501:501))
        (PORT datac (560:560:560) (669:669:669))
        (PORT datad (107:107:107) (125:125:125))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Selector17\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (403:403:403))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (90:90:90) (110:110:110))
        (PORT datad (497:497:497) (588:588:588))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (666:666:666))
        (PORT datab (168:168:168) (216:216:216))
        (PORT datac (542:542:542) (654:654:654))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|counter\[16\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (203:203:203))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|counter\[17\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (200:200:200))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (672:672:672))
        (PORT datab (170:170:170) (219:219:219))
        (PORT datac (533:533:533) (643:643:643))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (919:919:919))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (890:890:890) (828:828:828))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (460:460:460))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (84:84:84))
=======
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[18\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (150:150:150))
        (PORT datab (196:196:196) (237:237:237))
        (PORT datac (316:316:316) (370:370:370))
        (PORT datad (191:191:191) (239:239:239))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (919:919:919))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (890:890:890) (828:828:828))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (646:646:646) (693:693:693))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (84:84:84))
=======
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[19\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (139:139:139) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (672:672:672))
        (PORT datab (171:171:171) (220:220:220))
        (PORT datac (532:532:532) (642:642:642))
        (PORT datad (196:196:196) (245:245:245))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (919:919:919))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (890:890:890) (828:828:828))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (460:460:460))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (84:84:84))
=======
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[20\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT datad (127:127:127) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (150:150:150))
        (PORT datab (200:200:200) (241:241:241))
        (PORT datac (345:345:345) (420:420:420))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (919:919:919))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (890:890:890) (828:828:828))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (668:668:668) (725:725:725))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (84:84:84))
=======
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (191:191:191))
        (PORT datac (204:204:204) (252:252:252))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (429:429:429))
        (PORT datab (201:201:201) (242:242:242))
        (PORT datac (117:117:117) (158:158:158))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (209:209:209))
        (PORT datab (147:147:147) (201:201:201))
        (PORT datac (146:146:146) (196:196:196))
        (PORT datad (135:135:135) (174:174:174))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|LessThan3\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (215:215:215) (270:270:270))
        (PORT datad (211:211:211) (259:259:259))
        (IOPATH datab combout (160:160:160) (156:156:156))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (925:925:925))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (668:668:668) (725:725:725))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (429:429:429))
        (PORT datab (138:138:138) (189:189:189))
        (PORT datac (187:187:187) (239:239:239))
        (PORT datad (184:184:184) (219:219:219))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (145:145:145))
        (PORT datab (505:505:505) (595:595:595))
        (PORT datac (455:455:455) (529:529:529))
        (PORT datad (360:360:360) (432:432:432))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (919:919:919) (925:925:925))
        (PORT asdata (335:335:335) (363:363:363))
        (PORT ena (646:646:646) (693:693:693))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|LessThan2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (475:475:475))
        (PORT datab (225:225:225) (278:278:278))
        (PORT datac (158:158:158) (187:187:187))
        (PORT datad (165:165:165) (192:192:192))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (180:180:180))
        (PORT datab (328:328:328) (386:386:386))
        (PORT datad (99:99:99) (121:121:121))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|LessThan2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (558:558:558))
        (PORT datac (369:369:369) (440:440:440))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (323:323:323) (377:377:377))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|LessThan2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (208:208:208))
        (PORT datab (108:108:108) (139:139:139))
        (PORT datac (132:132:132) (180:180:180))
        (PORT datad (305:305:305) (351:351:351))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (549:549:549))
        (PORT datab (421:421:421) (509:509:509))
        (PORT datac (411:411:411) (498:498:498))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|flag_4ms)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (919:919:919))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (890:890:890) (828:828:828))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (354:354:354))
        (PORT datab (1339:1339:1339) (1153:1153:1153))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|LessThan3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (476:476:476))
        (PORT datab (507:507:507) (598:598:598))
        (PORT datac (367:367:367) (438:438:438))
        (PORT datad (358:358:358) (430:430:430))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|LessThan3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (146:146:146))
        (PORT datab (337:337:337) (408:408:408))
        (PORT datac (207:207:207) (257:257:257))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (1340:1340:1340) (1154:1154:1154))
        (PORT datac (643:643:643) (779:779:779))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|LessThan3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (276:276:276))
        (PORT datab (140:140:140) (191:191:191))
        (PORT datac (132:132:132) (181:181:181))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (355:355:355))
        (PORT datac (641:641:641) (777:777:777))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|LessThan3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (208:208:208))
        (PORT datab (351:351:351) (414:414:414))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (135:135:135) (175:175:175))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (435:435:435) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|flag_40ms)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (919:919:919))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (890:890:890) (828:828:828))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Selector17\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (785:785:785))
        (PORT datab (233:233:233) (298:298:298))
        (PORT datac (543:543:543) (644:644:644))
        (PORT datad (229:229:229) (287:287:287))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (648:648:648) (784:784:784))
        (PORT datad (119:119:119) (156:156:156))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Selector17\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (343:343:343) (414:414:414))
        (PORT datac (542:542:542) (644:644:644))
        (PORT datad (236:236:236) (295:295:295))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (435:435:435) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Selector17\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (656:656:656))
        (PORT datab (231:231:231) (291:291:291))
        (PORT datac (90:90:90) (110:110:110))
        (PORT datad (217:217:217) (270:270:270))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (644:644:644) (780:780:780))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Selector17\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (296:296:296))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (229:229:229) (291:291:291))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (435:435:435) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|internal_state\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (390:390:390))
        (PORT datab (1011:1011:1011) (1197:1197:1197))
        (PORT datac (858:858:858) (745:745:745))
        (PORT datad (167:167:167) (196:196:196))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (180:180:180))
        (PORT datac (640:640:640) (776:776:776))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|internal_state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (923:923:923))
        (PORT d (37:37:37) (50:50:50))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (435:435:435) (466:466:466))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
=======
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Selector16\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (686:686:686))
        (PORT datac (319:319:319) (383:383:383))
        (PORT datad (144:144:144) (188:188:188))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Selector16\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (155:155:155) (203:203:203))
        (PORT datac (147:147:147) (201:201:201))
        (PORT datad (135:135:135) (176:176:176))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (804:804:804))
        (PORT datad (469:469:469) (553:553:553))
        (IOPATH dataa combout (166:166:166) (163:163:163))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Mux16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (470:470:470))
        (PORT datab (503:503:503) (599:599:599))
        (PORT datad (539:539:539) (640:640:640))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Selector18\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (268:268:268))
        (PORT datab (133:133:133) (183:183:183))
        (PORT datac (123:123:123) (166:166:166))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (278:278:278))
        (PORT datab (715:715:715) (853:853:853))
        (PORT datac (327:327:327) (387:387:387))
        (PORT datad (456:456:456) (538:538:538))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Selector16\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (369:369:369) (435:435:435))
        (PORT datac (287:287:287) (334:334:334))
        (PORT datad (326:326:326) (381:381:381))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Selector16\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (559:559:559) (675:675:675))
        (PORT datad (142:142:142) (185:185:185))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (392:392:392) (456:456:456))
        (PORT ena (488:488:488) (518:518:518))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Selector16\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (557:557:557) (666:666:666))
        (PORT datac (319:319:319) (383:383:383))
        (PORT datad (140:140:140) (181:181:181))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (392:392:392) (456:456:456))
        (PORT ena (488:488:488) (518:518:518))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|internal_state\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (358:358:358))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (257:257:257) (295:295:295))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|internal_state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (924:924:924))
        (PORT d (37:37:37) (50:50:50))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (392:392:392) (456:456:456))
        (PORT ena (488:488:488) (518:518:518))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Selector15\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (415:415:415) (509:509:509))
        (PORT datad (504:504:504) (595:595:595))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|prev_state\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (428:428:428))
        (PORT datab (174:174:174) (234:234:234))
        (PORT datac (287:287:287) (334:334:334))
        (PORT datad (213:213:213) (253:253:253))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|prev_state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (651:651:651) (719:719:719))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (392:392:392) (456:456:456))
        (PORT ena (488:488:488) (518:518:518))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|prev_state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (921:921:921))
        (PORT asdata (564:564:564) (653:653:653))
        (PORT ena (651:651:651) (719:719:719))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
=======
      (HOLD sclr (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Selector0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (500:500:500))
        (PORT datab (154:154:154) (210:210:210))
        (PORT datad (497:497:497) (587:587:587))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (292:292:292))
        (PORT datab (244:244:244) (301:301:301))
        (PORT datad (218:218:218) (269:269:269))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Selector0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (499:499:499))
        (PORT datab (155:155:155) (212:212:212))
        (PORT datac (202:202:202) (256:256:256))
        (PORT datad (494:494:494) (583:583:583))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (277:277:277))
        (PORT datab (221:221:221) (278:278:278))
        (PORT datac (216:216:216) (268:268:268))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Selector0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (204:204:204))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (563:563:563) (673:673:673))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (925:925:925) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (392:392:392) (456:456:456))
        (PORT ena (488:488:488) (518:518:518))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Selector0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (249:249:249) (313:313:313))
        (PORT datac (214:214:214) (266:266:266))
        (PORT datad (233:233:233) (292:292:292))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (600:600:600))
        (PORT datab (710:710:710) (848:848:848))
        (PORT datac (216:216:216) (268:268:268))
        (PORT datad (978:978:978) (1147:1147:1147))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Selector0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (320:320:320))
        (PORT datab (338:338:338) (409:409:409))
        (PORT datac (544:544:544) (646:646:646))
        (PORT datad (220:220:220) (274:274:274))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (292:292:292))
        (PORT datab (232:232:232) (292:292:292))
        (PORT datac (93:93:93) (117:117:117))
        (PORT datad (225:225:225) (276:276:276))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Selector0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (148:148:148) (204:204:204))
        (PORT datac (203:203:203) (256:256:256))
        (PORT datad (376:376:376) (456:456:456))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (386:386:386))
        (PORT datab (242:242:242) (299:299:299))
        (PORT datac (216:216:216) (268:268:268))
        (PORT datad (207:207:207) (254:254:254))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Selector0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (216:216:216))
        (PORT datab (121:121:121) (151:151:151))
        (PORT datac (554:554:554) (663:663:663))
        (PORT datad (501:501:501) (591:591:591))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (322:322:322) (385:385:385))
        (PORT datad (231:231:231) (289:289:289))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (292:292:292))
        (PORT datab (712:712:712) (850:850:850))
        (PORT datac (202:202:202) (249:249:249))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Selector0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (655:655:655))
        (PORT datab (573:573:573) (688:688:688))
        (PORT datac (211:211:211) (263:263:263))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (281:281:281))
        (PORT datab (716:716:716) (855:855:855))
        (PORT datac (1566:1566:1566) (1374:1374:1374))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Selector0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (211:211:211))
        (PORT datab (439:439:439) (504:504:504))
        (PORT datac (329:329:329) (398:398:398))
        (PORT datad (171:171:171) (201:201:201))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (273:273:273))
        (PORT datab (712:712:712) (850:850:850))
        (PORT datac (330:330:330) (390:390:390))
        (PORT datad (457:457:457) (538:538:538))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Selector0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (443:443:443))
        (PORT datab (190:190:190) (228:228:228))
        (PORT datac (542:542:542) (644:644:644))
        (PORT datad (224:224:224) (269:269:269))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Mux95\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (281:281:281))
        (PORT datab (151:151:151) (207:207:207))
        (PORT datac (556:556:556) (665:665:665))
        (PORT datad (500:500:500) (590:590:590))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (293:293:293))
        (PORT datab (232:232:232) (292:292:292))
        (PORT datac (692:692:692) (829:829:829))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Mux95\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (202:202:202))
        (PORT datab (416:416:416) (511:511:511))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (506:506:506) (596:596:596))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (600:600:600))
        (PORT datab (991:991:991) (1170:1170:1170))
        (PORT datac (90:90:90) (111:111:111))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Mux35\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (280:280:280))
        (PORT datab (155:155:155) (211:211:211))
        (PORT datac (561:561:561) (671:671:671))
        (PORT datad (494:494:494) (584:584:584))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Mux35\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (667:667:667))
        (PORT datab (415:415:415) (509:509:509))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (504:504:504) (595:595:595))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (264:264:264))
        (PORT datab (221:221:221) (277:277:277))
        (PORT datac (696:696:696) (832:832:832))
        (PORT datad (98:98:98) (118:118:118))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Selector0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (401:401:401))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (376:376:376) (457:457:457))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (293:293:293))
        (PORT datab (230:230:230) (290:290:290))
        (PORT datac (97:97:97) (121:121:121))
        (PORT datad (222:222:222) (274:274:274))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Selector0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (139:139:139))
        (PORT datab (344:344:344) (407:407:407))
        (PORT datac (300:300:300) (344:344:344))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (988:988:988) (1167:1167:1167))
        (PORT datac (90:90:90) (113:113:113))
        (PORT datad (464:464:464) (548:548:548))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|flag_rst)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (921:921:921))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (723:723:723) (777:777:777))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (405:405:405) (422:422:422))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (919:919:919))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (949:949:949) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (710:710:710) (848:848:848))
        (PORT datac (199:199:199) (245:245:245))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|counter\[1\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (919:919:919))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (949:949:949) (893:893:893))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (931:931:931))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (405:405:405) (422:422:422))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (84:84:84))
=======
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[2\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (495:495:495))
        (PORT datab (515:515:515) (614:614:614))
        (PORT datac (404:404:404) (480:480:480))
        (PORT datad (307:307:307) (368:368:368))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (919:919:919))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (949:949:949) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[3\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (195:195:195))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (142:142:142))
        (PORT datab (426:426:426) (515:515:515))
        (PORT datac (344:344:344) (417:417:417))
        (PORT datad (92:92:92) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (919:919:919))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (949:949:949) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (805:805:805))
        (PORT datac (386:386:386) (471:471:471))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[4\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (196:196:196))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (143:143:143))
        (PORT datab (432:432:432) (522:522:522))
        (PORT datac (348:348:348) (421:421:421))
        (PORT datad (97:97:97) (116:116:116))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (919:919:919))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (949:949:949) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[5\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (201:201:201))
        (IOPATH dataa combout (165:165:165) (173:173:173))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (247:247:247))
        (IOPATH dataa combout (186:186:186) (180:180:180))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (919:919:919))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (949:949:949) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[6\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (150:150:150) (201:201:201))
        (IOPATH datab combout (192:192:192) (177:177:177))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (176:176:176) (240:240:240))
        (IOPATH datab combout (167:167:167) (174:174:174))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
<<<<<<< HEAD
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (919:919:919))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (949:949:949) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[7\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (155:155:155) (213:213:213))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (596:596:596))
        (PORT datab (520:520:520) (624:624:624))
        (PORT datac (808:808:808) (950:950:950))
        (PORT datad (444:444:444) (521:521:521))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (919:919:919))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (949:949:949) (893:893:893))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (930:930:930))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (404:404:404) (446:446:446))
        (PORT ena (474:474:474) (499:499:499))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (84:84:84))
=======
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[8\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (185:185:185) (252:252:252))
        (IOPATH datab combout (188:188:188) (181:181:181))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (919:919:919))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (949:949:949) (893:893:893))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (930:930:930))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (404:404:404) (446:446:446))
        (PORT ena (474:474:474) (499:499:499))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (84:84:84))
=======
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[9\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (919:919:919))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (949:949:949) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|counter\[10\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (180:180:180) (242:242:242))
        (IOPATH datab combout (167:167:167) (174:174:174))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (919:919:919))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (890:890:890) (828:828:828))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (930:930:930))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (404:404:404) (446:446:446))
        (PORT ena (474:474:474) (499:499:499))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (84:84:84))
=======
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[11\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (250:250:250))
        (PORT datab (190:190:190) (256:256:256))
        (PORT datad (170:170:170) (223:223:223))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (919:919:919))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (890:890:890) (828:828:828))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datad (137:137:137) (177:177:177))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|counter\[12\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|counter\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (919:919:919))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (890:890:890) (828:828:828))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (930:930:930))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (404:404:404) (446:446:446))
        (PORT ena (474:474:474) (499:499:499))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (84:84:84))
=======
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[13\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (337:337:337))
        (PORT datab (104:104:104) (134:134:134))
        (PORT datac (159:159:159) (216:216:216))
        (PORT datad (138:138:138) (179:179:179))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (919:919:919))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (890:890:890) (828:828:828))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (930:930:930))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (404:404:404) (446:446:446))
        (PORT ena (474:474:474) (499:499:499))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
<<<<<<< HEAD
      (HOLD sclr (posedge clk) (84:84:84))
=======
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[14\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (248:248:248))
        (PORT datab (187:187:187) (254:254:254))
        (PORT datac (159:159:159) (216:216:216))
        (PORT datad (168:168:168) (221:221:221))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|counter\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (919:919:919))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (890:890:890) (828:828:828))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (252:252:252))
        (PORT datab (185:185:185) (251:251:251))
        (PORT datac (161:161:161) (219:219:219))
        (PORT datad (165:165:165) (216:216:216))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[15\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (199:199:199))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (226:226:226) (287:287:287))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|counter\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (919:919:919))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (890:890:890) (828:828:828))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (489:489:489))
        (PORT datab (420:420:420) (508:508:508))
        (PORT datac (472:472:472) (564:564:564))
        (PORT datad (606:606:606) (700:700:700))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (585:585:585) (700:700:700))
        (PORT datac (392:392:392) (472:472:472))
        (PORT datad (175:175:175) (207:207:207))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|counter\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (919:919:919))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (890:890:890) (828:828:828))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (930:930:930))
        (PORT asdata (1561:1561:1561) (1388:1388:1388))
        (PORT ena (422:422:422) (454:454:454))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (209:209:209))
        (PORT datac (133:133:133) (181:181:181))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (930:930:930))
        (PORT asdata (300:300:300) (342:342:342))
        (PORT ena (422:422:422) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (268:268:268))
        (PORT datab (210:210:210) (265:265:265))
        (PORT datac (200:200:200) (244:244:244))
        (PORT datad (313:313:313) (368:368:368))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (930:930:930))
        (PORT asdata (299:299:299) (340:340:340))
        (PORT ena (422:422:422) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (930:930:930))
        (PORT asdata (300:300:300) (341:341:341))
        (PORT ena (422:422:422) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (209:209:209))
        (PORT datab (392:392:392) (477:477:477))
        (PORT datac (368:368:368) (447:447:447))
        (PORT datad (133:133:133) (178:178:178))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (497:497:497))
        (PORT datab (519:519:519) (623:623:623))
        (PORT datac (571:571:571) (680:680:680))
        (PORT datad (174:174:174) (206:206:206))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|LessThan0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (452:452:452))
        (PORT datab (154:154:154) (207:207:207))
        (PORT datac (146:146:146) (196:196:196))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (930:930:930))
        (PORT asdata (293:293:293) (333:333:333))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|LessThan0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (408:408:408))
        (PORT datab (191:191:191) (231:231:231))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (178:178:178) (211:211:211))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (249:249:249))
        (PORT datab (188:188:188) (255:255:255))
        (PORT datad (169:169:169) (222:222:222))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|flag_250ns)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (919:919:919))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (949:949:949) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (248:248:248))
        (PORT datab (188:188:188) (254:254:254))
        (PORT datad (168:168:168) (221:221:221))
        (IOPATH dataa combout (159:159:159) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Mux2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (688:688:688))
        (PORT datab (336:336:336) (407:407:407))
        (PORT datac (156:156:156) (210:210:210))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (220:220:220))
        (PORT datab (234:234:234) (292:292:292))
        (PORT datac (228:228:228) (289:289:289))
        (PORT datad (185:185:185) (215:215:215))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|reg_state\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (883:883:883) (769:769:769))
        (PORT datab (1006:1006:1006) (1190:1190:1190))
        (PORT datad (295:295:295) (334:334:334))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (311:311:311))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|reg_state\.0000)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (923:923:923))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|reg_state\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (191:191:191))
        (PORT datac (854:854:854) (742:742:742))
        (PORT datad (981:981:981) (1157:1157:1157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|reg_state\.CONFIG)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (923:923:923))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|reg_state\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (196:196:196))
        (PORT datac (856:856:856) (744:744:744))
        (PORT datad (987:987:987) (1164:1164:1164))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (334:334:334))
        (PORT datab (208:208:208) (252:252:252))
        (PORT datad (173:173:173) (204:204:204))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (252:252:252))
        (PORT datab (185:185:185) (250:250:250))
        (PORT datad (165:165:165) (216:216:216))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|reg_state\.CONFIG_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (923:923:923))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|reg_state\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (882:882:882) (768:768:768))
        (PORT datab (1003:1003:1003) (1187:1187:1187))
        (PORT datac (122:122:122) (166:166:166))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (214:214:214))
        (PORT datab (118:118:118) (147:147:147))
        (PORT datac (162:162:162) (220:220:220))
        (PORT datad (137:137:137) (177:177:177))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|reg_state\.FUNCTION_SET)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (923:923:923))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (450:450:450))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (930:930:930))
        (PORT asdata (298:298:298) (339:339:339))
        (PORT ena (405:405:405) (422:422:422))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (84:84:84))
=======
      (HOLD asdata (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|reg_state\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (1005:1005:1005) (1190:1190:1190))
        (PORT datac (855:855:855) (743:743:743))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|reg_state\.OSC_FREQ)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (923:923:923))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|reg_state\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (1004:1004:1004) (1189:1189:1189))
        (PORT datac (855:855:855) (743:743:743))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (314:314:314))
        (PORT datab (192:192:192) (231:231:231))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (254:254:254))
        (PORT datab (187:187:187) (253:253:253))
        (PORT datac (163:163:163) (221:221:221))
        (PORT datad (166:166:166) (218:218:218))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "dffeas")
    (INSTANCE lcd\|ctrl\|reg_state\.POWER_CONTROL)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (923:923:923))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|reg_state\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (1010:1010:1010) (1195:1195:1195))
        (PORT datac (857:857:857) (745:745:745))
        (PORT datad (130:130:130) (168:168:168))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
=======
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (197:197:197) (238:238:238))
        (PORT datab (208:208:208) (251:251:251))
        (PORT datad (273:273:273) (313:313:313))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (253:253:253))
        (PORT datab (186:186:186) (252:252:252))
        (PORT datac (162:162:162) (220:220:220))
        (PORT datad (165:165:165) (217:217:217))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|reg_state\.FOLLOWER_CONTROL)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (923:923:923))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (450:450:450))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (930:930:930))
        (PORT asdata (298:298:298) (339:339:339))
        (PORT ena (405:405:405) (422:422:422))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (84:84:84))
=======
      (HOLD asdata (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|reg_state\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (884:884:884) (770:770:770))
        (PORT datab (1009:1009:1009) (1194:1194:1194))
        (PORT datac (122:122:122) (164:164:164))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (314:314:314))
        (PORT datab (178:178:178) (218:218:218))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (220:220:220))
        (PORT datab (208:208:208) (252:252:252))
        (PORT datad (276:276:276) (316:316:316))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|reg_state\.CONTRAST)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (923:923:923))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (450:450:450))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (930:930:930))
        (PORT asdata (298:298:298) (339:339:339))
        (PORT ena (405:405:405) (422:422:422))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
<<<<<<< HEAD
      (HOLD d (posedge clk) (84:84:84))
=======
      (HOLD asdata (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Selector18\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (PORT datab (211:211:211) (267:267:267))
        (PORT datac (121:121:121) (163:163:163))
        (PORT datad (128:128:128) (165:165:165))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (248:248:248))
        (PORT datab (187:187:187) (254:254:254))
        (PORT datac (159:159:159) (216:216:216))
        (PORT datad (168:168:168) (221:221:221))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Selector18\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (288:288:288) (335:335:335))
        (PORT datad (324:324:324) (379:379:379))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (311:311:311))
        (PORT datad (164:164:164) (193:193:193))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Mux49\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (420:420:420))
        (PORT datab (576:576:576) (693:693:693))
        (PORT datac (150:150:150) (203:203:203))
        (IOPATH dataa combout (158:158:158) (157:157:157))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (214:214:214) (271:271:271))
        (PORT datac (218:218:218) (273:273:273))
        (PORT datad (211:211:211) (260:260:260))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Mux50\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (685:685:685))
        (PORT datab (344:344:344) (409:409:409))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (138:138:138) (178:178:178))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Selector18\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (294:294:294))
        (PORT datab (234:234:234) (298:298:298))
        (PORT datac (323:323:323) (386:386:386))
        (PORT datad (231:231:231) (290:290:290))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (218:218:218))
        (PORT datab (208:208:208) (251:251:251))
        (PORT datad (163:163:163) (191:191:191))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (192:192:192) (181:181:181))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Selector18\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (667:667:667))
        (PORT datab (371:371:371) (436:436:436))
        (PORT datac (467:467:467) (554:554:554))
        (PORT datad (485:485:485) (574:574:574))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (593:593:593))
        (PORT datac (494:494:494) (583:583:583))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Selector18\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (318:318:318))
        (PORT datab (573:573:573) (689:689:689))
        (PORT datac (226:226:226) (287:287:287))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (592:592:592))
        (PORT datab (511:511:511) (602:602:602))
        (PORT datad (565:565:565) (677:677:677))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Selector18\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (331:331:331) (387:387:387))
        (PORT datac (545:545:545) (646:646:646))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Selector18\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (502:502:502))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (205:205:205) (253:253:253))
        (PORT datad (267:267:267) (303:303:303))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Selector17\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (567:567:567) (681:681:681))
        (PORT datad (227:227:227) (285:285:285))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Selector18\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (233:233:233) (298:298:298))
        (PORT datac (543:543:543) (645:645:645))
        (PORT datad (234:234:234) (293:293:293))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (930:930:930))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1773:1773:1773) (1569:1569:1569))
        (PORT sload (403:403:403) (442:442:442))
        (PORT ena (408:408:408) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (930:930:930))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT sload (403:403:403) (442:442:442))
        (PORT ena (408:408:408) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (930:930:930))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (295:295:295) (335:335:335))
        (PORT sload (403:403:403) (442:442:442))
        (PORT ena (408:408:408) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
<<<<<<< HEAD
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Selector18\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (345:345:345) (416:416:416))
        (PORT datac (233:233:233) (295:295:295))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Mux79\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (423:423:423))
        (PORT datab (576:576:576) (694:694:694))
        (PORT datac (153:153:153) (207:207:207))
        (PORT datad (138:138:138) (179:179:179))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE lcd\|ctrl\|Mux79\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (688:688:688))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (156:156:156) (210:210:210))
        (PORT datad (137:137:137) (177:177:177))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
=======
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (924:924:924) (930:930:930))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (296:296:296) (336:336:336))
        (PORT sload (403:403:403) (442:442:442))
        (PORT ena (408:408:408) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|Selector18\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (175:175:175) (214:214:214))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (145:145:145) (189:189:189))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (381:381:381) (466:466:466))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
<<<<<<< HEAD
    (INSTANCE lcd\|ctrl\|reg_en)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (924:924:924))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (603:603:603) (647:647:647))
=======
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo)
    (DELAY
      (ABSOLUTE
        (PORT clk (934:934:934) (920:920:920))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1036:1036:1036) (1143:1143:1143))
        (PORT ena (668:668:668) (732:732:732))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (593:593:593) (695:695:695))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg\~_wirecell)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT datad (130:130:130) (167:167:167))
=======
        (PORT datad (210:210:210) (256:256:256))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
<<<<<<< HEAD
        (PORT datad (211:211:211) (266:266:266))
=======
        (PORT datad (207:207:207) (252:252:252))
>>>>>>> 886aeeb2d64fd09aa63e147fa6c2d49d3fa250be
      )
    )
  )
)
