Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun May  7 16:28:24 2023
| Host         : DESKTOP-U6JQ6MK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SCCPUSOC_Top_timing_summary_routed.rpt -rpx SCCPUSOC_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : SCCPUSOC_Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1100 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_7SEG/cnt_reg[14]/Q (HIGH)

 There are 1100 register/latch pins with no clock driven by root clock pin: U_CLKDIV/clkdiv_reg[25]/Q (HIGH)

 There are 1100 register/latch pins with no clock driven by root clock pin: U_CLKDIV/clkdiv_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3408 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.327        0.000                      0                   80        0.095        0.000                      0                   80       49.500        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        96.327        0.000                      0                   80        0.095        0.000                      0                   80       49.500        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       96.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.327ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 1.096ns (30.693%)  route 2.475ns (69.307%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 104.945 - 100.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.618     5.220    U_7SEG/clk_IBUF_BUFG
    SLICE_X47Y104        FDCE                                         r  U_7SEG/i_data_store_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDCE (Prop_fdce_C_Q)         0.456     5.676 r  U_7SEG/i_data_store_reg[31]/Q
                         net (fo=1, routed)           1.136     6.813    U_7SEG/i_data_store[31]
    SLICE_X37Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.937 r  U_7SEG/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     6.937    U_7SEG/o_seg_r[6]_i_7_n_0
    SLICE_X37Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     7.154 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.339     8.492    U_7SEG/sel0[3]
    SLICE_X28Y99         LUT4 (Prop_lut4_I0_O)        0.299     8.791 r  U_7SEG/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000     8.791    U_7SEG/o_seg_r[0]_i_1_n_0
    SLICE_X28Y99         FDPE                                         r  U_7SEG/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.522   104.945    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y99         FDPE                                         r  U_7SEG/o_seg_r_reg[0]/C
                         clock pessimism              0.180   105.125    
                         clock uncertainty           -0.035   105.089    
    SLICE_X28Y99         FDPE (Setup_fdpe_C_D)        0.029   105.118    U_7SEG/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.118    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                 96.327    

Slack (MET) :             96.336ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 1.096ns (30.755%)  route 2.468ns (69.245%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 104.945 - 100.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.618     5.220    U_7SEG/clk_IBUF_BUFG
    SLICE_X47Y104        FDCE                                         r  U_7SEG/i_data_store_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDCE (Prop_fdce_C_Q)         0.456     5.676 r  U_7SEG/i_data_store_reg[31]/Q
                         net (fo=1, routed)           1.136     6.813    U_7SEG/i_data_store[31]
    SLICE_X37Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.937 r  U_7SEG/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     6.937    U_7SEG/o_seg_r[6]_i_7_n_0
    SLICE_X37Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     7.154 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.331     8.485    U_7SEG/sel0[3]
    SLICE_X28Y99         LUT4 (Prop_lut4_I0_O)        0.299     8.784 r  U_7SEG/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000     8.784    U_7SEG/o_seg_r[1]_i_1_n_0
    SLICE_X28Y99         FDPE                                         r  U_7SEG/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.522   104.945    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y99         FDPE                                         r  U_7SEG/o_seg_r_reg[1]/C
                         clock pessimism              0.180   105.125    
                         clock uncertainty           -0.035   105.089    
    SLICE_X28Y99         FDPE (Setup_fdpe_C_D)        0.031   105.120    U_7SEG/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.120    
                         arrival time                          -8.784    
  -------------------------------------------------------------------
                         slack                                 96.336    

Slack (MET) :             96.345ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 1.124ns (31.232%)  route 2.475ns (68.768%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 104.945 - 100.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.618     5.220    U_7SEG/clk_IBUF_BUFG
    SLICE_X47Y104        FDCE                                         r  U_7SEG/i_data_store_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDCE (Prop_fdce_C_Q)         0.456     5.676 r  U_7SEG/i_data_store_reg[31]/Q
                         net (fo=1, routed)           1.136     6.813    U_7SEG/i_data_store[31]
    SLICE_X37Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.937 r  U_7SEG/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     6.937    U_7SEG/o_seg_r[6]_i_7_n_0
    SLICE_X37Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     7.154 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.339     8.492    U_7SEG/sel0[3]
    SLICE_X28Y99         LUT4 (Prop_lut4_I0_O)        0.327     8.819 r  U_7SEG/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000     8.819    U_7SEG/o_seg_r[5]_i_1_n_0
    SLICE_X28Y99         FDPE                                         r  U_7SEG/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.522   104.945    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y99         FDPE                                         r  U_7SEG/o_seg_r_reg[5]/C
                         clock pessimism              0.180   105.125    
                         clock uncertainty           -0.035   105.089    
    SLICE_X28Y99         FDPE (Setup_fdpe_C_D)        0.075   105.164    U_7SEG/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.164    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                 96.345    

Slack (MET) :             96.352ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 1.124ns (31.295%)  route 2.468ns (68.705%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 104.945 - 100.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.618     5.220    U_7SEG/clk_IBUF_BUFG
    SLICE_X47Y104        FDCE                                         r  U_7SEG/i_data_store_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDCE (Prop_fdce_C_Q)         0.456     5.676 r  U_7SEG/i_data_store_reg[31]/Q
                         net (fo=1, routed)           1.136     6.813    U_7SEG/i_data_store[31]
    SLICE_X37Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.937 r  U_7SEG/o_seg_r[6]_i_7/O
                         net (fo=1, routed)           0.000     6.937    U_7SEG/o_seg_r[6]_i_7_n_0
    SLICE_X37Y102        MUXF7 (Prop_muxf7_I1_O)      0.217     7.154 r  U_7SEG/o_seg_r_reg[6]_i_2/O
                         net (fo=7, routed)           1.331     8.485    U_7SEG/sel0[3]
    SLICE_X28Y99         LUT4 (Prop_lut4_I0_O)        0.327     8.812 r  U_7SEG/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000     8.812    U_7SEG/o_seg_r[3]_i_1_n_0
    SLICE_X28Y99         FDPE                                         r  U_7SEG/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.522   104.945    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y99         FDPE                                         r  U_7SEG/o_seg_r_reg[3]/C
                         clock pessimism              0.180   105.125    
                         clock uncertainty           -0.035   105.089    
    SLICE_X28Y99         FDPE (Setup_fdpe_C_D)        0.075   105.164    U_7SEG/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        105.164    
                         arrival time                          -8.812    
  -------------------------------------------------------------------
                         slack                                 96.352    

Slack (MET) :             96.612ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 1.116ns (33.941%)  route 2.172ns (66.059%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 104.945 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.619     5.221    U_7SEG/clk_IBUF_BUFG
    SLICE_X47Y100        FDCE                                         r  U_7SEG/i_data_store_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDCE (Prop_fdce_C_Q)         0.456     5.677 r  U_7SEG/i_data_store_reg[8]/Q
                         net (fo=1, routed)           0.982     6.660    U_7SEG/i_data_store[8]
    SLICE_X37Y102        LUT6 (Prop_lut6_I1_O)        0.124     6.784 r  U_7SEG/o_seg_r[6]_i_8/O
                         net (fo=1, routed)           0.000     6.784    U_7SEG/o_seg_r[6]_i_8_n_0
    SLICE_X37Y102        MUXF7 (Prop_muxf7_I0_O)      0.238     7.022 r  U_7SEG/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           1.190     8.211    U_7SEG/sel0[0]
    SLICE_X28Y99         LUT4 (Prop_lut4_I3_O)        0.298     8.509 r  U_7SEG/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000     8.509    U_7SEG/o_seg_r[4]_i_1_n_0
    SLICE_X28Y99         FDPE                                         r  U_7SEG/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.522   104.945    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y99         FDPE                                         r  U_7SEG/o_seg_r_reg[4]/C
                         clock pessimism              0.180   105.125    
                         clock uncertainty           -0.035   105.089    
    SLICE_X28Y99         FDPE (Setup_fdpe_C_D)        0.032   105.121    U_7SEG/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.121    
                         arrival time                          -8.509    
  -------------------------------------------------------------------
                         slack                                 96.612    

Slack (MET) :             96.612ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 1.116ns (33.955%)  route 2.171ns (66.045%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 104.945 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.619     5.221    U_7SEG/clk_IBUF_BUFG
    SLICE_X47Y100        FDCE                                         r  U_7SEG/i_data_store_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDCE (Prop_fdce_C_Q)         0.456     5.677 f  U_7SEG/i_data_store_reg[8]/Q
                         net (fo=1, routed)           0.982     6.660    U_7SEG/i_data_store[8]
    SLICE_X37Y102        LUT6 (Prop_lut6_I1_O)        0.124     6.784 f  U_7SEG/o_seg_r[6]_i_8/O
                         net (fo=1, routed)           0.000     6.784    U_7SEG/o_seg_r[6]_i_8_n_0
    SLICE_X37Y102        MUXF7 (Prop_muxf7_I0_O)      0.238     7.022 f  U_7SEG/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           1.188     8.210    U_7SEG/sel0[0]
    SLICE_X28Y99         LUT4 (Prop_lut4_I1_O)        0.298     8.508 r  U_7SEG/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000     8.508    U_7SEG/o_seg_r[2]_i_1_n_0
    SLICE_X28Y99         FDPE                                         r  U_7SEG/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.522   104.945    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y99         FDPE                                         r  U_7SEG/o_seg_r_reg[2]/C
                         clock pessimism              0.180   105.125    
                         clock uncertainty           -0.035   105.089    
    SLICE_X28Y99         FDPE (Setup_fdpe_C_D)        0.031   105.120    U_7SEG/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.120    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                 96.612    

Slack (MET) :             96.626ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.317ns  (logic 1.146ns (34.552%)  route 2.171ns (65.448%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 104.945 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.619     5.221    U_7SEG/clk_IBUF_BUFG
    SLICE_X47Y100        FDCE                                         r  U_7SEG/i_data_store_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDCE (Prop_fdce_C_Q)         0.456     5.677 r  U_7SEG/i_data_store_reg[8]/Q
                         net (fo=1, routed)           0.982     6.660    U_7SEG/i_data_store[8]
    SLICE_X37Y102        LUT6 (Prop_lut6_I1_O)        0.124     6.784 r  U_7SEG/o_seg_r[6]_i_8/O
                         net (fo=1, routed)           0.000     6.784    U_7SEG/o_seg_r[6]_i_8_n_0
    SLICE_X37Y102        MUXF7 (Prop_muxf7_I0_O)      0.238     7.022 r  U_7SEG/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           1.188     8.210    U_7SEG/sel0[0]
    SLICE_X28Y99         LUT4 (Prop_lut4_I1_O)        0.328     8.538 r  U_7SEG/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000     8.538    U_7SEG/o_seg_r[6]_i_1_n_0
    SLICE_X28Y99         FDPE                                         r  U_7SEG/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.522   104.945    U_7SEG/clk_IBUF_BUFG
    SLICE_X28Y99         FDPE                                         r  U_7SEG/o_seg_r_reg[6]/C
                         clock pessimism              0.180   105.125    
                         clock uncertainty           -0.035   105.089    
    SLICE_X28Y99         FDPE (Setup_fdpe_C_D)        0.075   105.164    U_7SEG/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        105.164    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                 96.626    

Slack (MET) :             97.337ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.615ns  (logic 1.086ns (41.524%)  route 1.529ns (58.476%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 104.937 - 100.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.636     5.239    U_Multi/CLK
    SLICE_X43Y99         FDPE                                         r  U_Multi/disp_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDPE (Prop_fdpe_C_Q)         0.456     5.695 r  U_Multi/disp_data_reg[1]/Q
                         net (fo=1, routed)           0.668     6.363    U_SCCPU/U_PC/disp_data_reg[31][1]
    SLICE_X46Y99         LUT6 (Prop_lut6_I5_O)        0.124     6.487 r  U_SCCPU/U_PC/i_data_store[1]_i_8/O
                         net (fo=1, routed)           0.000     6.487    U_SCCPU/U_PC/i_data_store[1]_i_8_n_0
    SLICE_X46Y99         MUXF7 (Prop_muxf7_I0_O)      0.209     6.696 r  U_SCCPU/U_PC/i_data_store_reg[1]_i_3/O
                         net (fo=1, routed)           0.861     7.557    U_SCCPU/U_RF/PC_reg[1]
    SLICE_X47Y99         LUT6 (Prop_lut6_I5_O)        0.297     7.854 r  U_SCCPU/U_RF/i_data_store[1]_i_1/O
                         net (fo=1, routed)           0.000     7.854    U_7SEG/D[1]
    SLICE_X47Y99         FDCE                                         r  U_7SEG/i_data_store_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.514   104.937    U_7SEG/clk_IBUF_BUFG
    SLICE_X47Y99         FDCE                                         r  U_7SEG/i_data_store_reg[1]/C
                         clock pessimism              0.259   105.196    
                         clock uncertainty           -0.035   105.160    
    SLICE_X47Y99         FDCE (Setup_fdce_C_D)        0.031   105.191    U_7SEG/i_data_store_reg[1]
  -------------------------------------------------------------------
                         required time                        105.191    
                         arrival time                          -7.854    
  -------------------------------------------------------------------
                         slack                                 97.337    

Slack (MET) :             97.359ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 1.091ns (41.756%)  route 1.522ns (58.244%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 104.922 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.620     5.222    U_Multi/CLK
    SLICE_X43Y101        FDPE                                         r  U_Multi/disp_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDPE (Prop_fdpe_C_Q)         0.456     5.678 r  U_Multi/disp_data_reg[12]/Q
                         net (fo=1, routed)           0.944     6.622    U_SCCPU/U_PC/disp_data_reg[31][12]
    SLICE_X44Y101        LUT6 (Prop_lut6_I5_O)        0.124     6.746 r  U_SCCPU/U_PC/i_data_store[12]_i_8/O
                         net (fo=1, routed)           0.000     6.746    U_SCCPU/U_PC/i_data_store[12]_i_8_n_0
    SLICE_X44Y101        MUXF7 (Prop_muxf7_I0_O)      0.212     6.958 r  U_SCCPU/U_PC/i_data_store_reg[12]_i_3/O
                         net (fo=1, routed)           0.578     7.536    U_SCCPU/U_RF/PC_reg[12]
    SLICE_X44Y102        LUT6 (Prop_lut6_I5_O)        0.299     7.835 r  U_SCCPU/U_RF/i_data_store[12]_i_1/O
                         net (fo=1, routed)           0.000     7.835    U_7SEG/D[12]
    SLICE_X44Y102        FDCE                                         r  U_7SEG/i_data_store_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.500   104.922    U_7SEG/clk_IBUF_BUFG
    SLICE_X44Y102        FDCE                                         r  U_7SEG/i_data_store_reg[12]/C
                         clock pessimism              0.275   105.197    
                         clock uncertainty           -0.035   105.162    
    SLICE_X44Y102        FDCE (Setup_fdce_C_D)        0.032   105.194    U_7SEG/i_data_store_reg[12]
  -------------------------------------------------------------------
                         required time                        105.194    
                         arrival time                          -7.835    
  -------------------------------------------------------------------
                         slack                                 97.359    

Slack (MET) :             97.375ns  (required time - arrival time)
  Source:                 U_CLKDIV/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 2.034ns (80.869%)  route 0.481ns (19.131%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 104.918 - 100.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.632     5.235    U_CLKDIV/CLK
    SLICE_X51Y96         FDCE                                         r  U_CLKDIV/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456     5.691 r  U_CLKDIV/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.480     6.171    U_CLKDIV/clkdiv_reg_n_0_[1]
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.845 r  U_CLKDIV/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.845    U_CLKDIV/clkdiv_reg[0]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.959 r  U_CLKDIV/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.959    U_CLKDIV/clkdiv_reg[4]_i_1_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.073 r  U_CLKDIV/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    U_CLKDIV/clkdiv_reg[8]_i_1_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.187 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.188    U_CLKDIV/clkdiv_reg[12]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  U_CLKDIV/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    U_CLKDIV/clkdiv_reg[16]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  U_CLKDIV/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    U_CLKDIV/clkdiv_reg[20]_i_1_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.750 r  U_CLKDIV/clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.750    U_CLKDIV/clkdiv_reg[24]_i_1_n_6
    SLICE_X51Y102        FDCE                                         r  U_CLKDIV/clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.496   104.918    U_CLKDIV/CLK
    SLICE_X51Y102        FDCE                                         r  U_CLKDIV/clkdiv_reg[25]/C
                         clock pessimism              0.180   105.098    
                         clock uncertainty           -0.035   105.063    
    SLICE_X51Y102        FDCE (Setup_fdce_C_D)        0.062   105.125    U_CLKDIV/clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.125    
                         arrival time                          -7.750    
  -------------------------------------------------------------------
                         slack                                 97.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.566     1.485    U_CLKDIV/CLK
    SLICE_X51Y99         FDCE                                         r  U_CLKDIV/clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  U_CLKDIV/clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     1.735    U_CLKDIV/clkdiv_reg_n_0_[15]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    U_CLKDIV/clkdiv_reg[12]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.949 r  U_CLKDIV/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.949    U_CLKDIV/clkdiv_reg[16]_i_1_n_7
    SLICE_X51Y100        FDCE                                         r  U_CLKDIV/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     1.995    U_CLKDIV/CLK
    SLICE_X51Y100        FDCE                                         r  U_CLKDIV/clkdiv_reg[16]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDCE (Hold_fdce_C_D)         0.105     1.854    U_CLKDIV/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.566     1.485    U_CLKDIV/CLK
    SLICE_X51Y99         FDCE                                         r  U_CLKDIV/clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  U_CLKDIV/clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     1.735    U_CLKDIV/clkdiv_reg_n_0_[15]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    U_CLKDIV/clkdiv_reg[12]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.960 r  U_CLKDIV/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.960    U_CLKDIV/clkdiv_reg[16]_i_1_n_5
    SLICE_X51Y100        FDCE                                         r  U_CLKDIV/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     1.995    U_CLKDIV/CLK
    SLICE_X51Y100        FDCE                                         r  U_CLKDIV/clkdiv_reg[18]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDCE (Hold_fdce_C_D)         0.105     1.854    U_CLKDIV/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.566     1.485    U_CLKDIV/CLK
    SLICE_X51Y99         FDCE                                         r  U_CLKDIV/clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  U_CLKDIV/clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     1.735    U_CLKDIV/clkdiv_reg_n_0_[15]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    U_CLKDIV/clkdiv_reg[12]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.985 r  U_CLKDIV/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.985    U_CLKDIV/clkdiv_reg[16]_i_1_n_6
    SLICE_X51Y100        FDCE                                         r  U_CLKDIV/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     1.995    U_CLKDIV/CLK
    SLICE_X51Y100        FDCE                                         r  U_CLKDIV/clkdiv_reg[17]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDCE (Hold_fdce_C_D)         0.105     1.854    U_CLKDIV/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.566     1.485    U_CLKDIV/CLK
    SLICE_X51Y99         FDCE                                         r  U_CLKDIV/clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  U_CLKDIV/clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     1.735    U_CLKDIV/clkdiv_reg_n_0_[15]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    U_CLKDIV/clkdiv_reg[12]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.985 r  U_CLKDIV/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.985    U_CLKDIV/clkdiv_reg[16]_i_1_n_4
    SLICE_X51Y100        FDCE                                         r  U_CLKDIV/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     1.995    U_CLKDIV/CLK
    SLICE_X51Y100        FDCE                                         r  U_CLKDIV/clkdiv_reg[19]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDCE (Hold_fdce_C_D)         0.105     1.854    U_CLKDIV/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.566     1.485    U_CLKDIV/CLK
    SLICE_X51Y99         FDCE                                         r  U_CLKDIV/clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  U_CLKDIV/clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     1.735    U_CLKDIV/clkdiv_reg_n_0_[15]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    U_CLKDIV/clkdiv_reg[12]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.934 r  U_CLKDIV/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.934    U_CLKDIV/clkdiv_reg[16]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.988 r  U_CLKDIV/clkdiv_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.988    U_CLKDIV/clkdiv_reg[20]_i_1_n_7
    SLICE_X51Y101        FDCE                                         r  U_CLKDIV/clkdiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     1.995    U_CLKDIV/CLK
    SLICE_X51Y101        FDCE                                         r  U_CLKDIV/clkdiv_reg[20]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDCE (Hold_fdce_C_D)         0.105     1.854    U_CLKDIV/clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.405ns (78.814%)  route 0.109ns (21.186%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.566     1.485    U_CLKDIV/CLK
    SLICE_X51Y99         FDCE                                         r  U_CLKDIV/clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  U_CLKDIV/clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     1.735    U_CLKDIV/clkdiv_reg_n_0_[15]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    U_CLKDIV/clkdiv_reg[12]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.934 r  U_CLKDIV/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.934    U_CLKDIV/clkdiv_reg[16]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.999 r  U_CLKDIV/clkdiv_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.999    U_CLKDIV/clkdiv_reg[20]_i_1_n_5
    SLICE_X51Y101        FDCE                                         r  U_CLKDIV/clkdiv_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     1.995    U_CLKDIV/CLK
    SLICE_X51Y101        FDCE                                         r  U_CLKDIV/clkdiv_reg[22]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDCE (Hold_fdce_C_D)         0.105     1.854    U_CLKDIV/clkdiv_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.566     1.485    U_CLKDIV/CLK
    SLICE_X51Y99         FDCE                                         r  U_CLKDIV/clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  U_CLKDIV/clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     1.735    U_CLKDIV/clkdiv_reg_n_0_[15]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    U_CLKDIV/clkdiv_reg[12]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.934 r  U_CLKDIV/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.934    U_CLKDIV/clkdiv_reg[16]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.024 r  U_CLKDIV/clkdiv_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.024    U_CLKDIV/clkdiv_reg[20]_i_1_n_6
    SLICE_X51Y101        FDCE                                         r  U_CLKDIV/clkdiv_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     1.995    U_CLKDIV/CLK
    SLICE_X51Y101        FDCE                                         r  U_CLKDIV/clkdiv_reg[21]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDCE (Hold_fdce_C_D)         0.105     1.854    U_CLKDIV/clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.566     1.485    U_CLKDIV/CLK
    SLICE_X51Y99         FDCE                                         r  U_CLKDIV/clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  U_CLKDIV/clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     1.735    U_CLKDIV/clkdiv_reg_n_0_[15]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    U_CLKDIV/clkdiv_reg[12]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.934 r  U_CLKDIV/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.934    U_CLKDIV/clkdiv_reg[16]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.024 r  U_CLKDIV/clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.024    U_CLKDIV/clkdiv_reg[20]_i_1_n_4
    SLICE_X51Y101        FDCE                                         r  U_CLKDIV/clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     1.995    U_CLKDIV/CLK
    SLICE_X51Y101        FDCE                                         r  U_CLKDIV/clkdiv_reg[23]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDCE (Hold_fdce_C_D)         0.105     1.854    U_CLKDIV/clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.433ns (79.909%)  route 0.109ns (20.091%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.566     1.485    U_CLKDIV/CLK
    SLICE_X51Y99         FDCE                                         r  U_CLKDIV/clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  U_CLKDIV/clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     1.735    U_CLKDIV/clkdiv_reg_n_0_[15]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    U_CLKDIV/clkdiv_reg[12]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.934 r  U_CLKDIV/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.934    U_CLKDIV/clkdiv_reg[16]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  U_CLKDIV/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    U_CLKDIV/clkdiv_reg[20]_i_1_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.027 r  U_CLKDIV/clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.027    U_CLKDIV/clkdiv_reg[24]_i_1_n_7
    SLICE_X51Y102        FDCE                                         r  U_CLKDIV/clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     1.995    U_CLKDIV/CLK
    SLICE_X51Y102        FDCE                                         r  U_CLKDIV/clkdiv_reg[24]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y102        FDCE (Hold_fdce_C_D)         0.105     1.854    U_CLKDIV/clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.469ns (81.161%)  route 0.109ns (18.839%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.566     1.485    U_CLKDIV/CLK
    SLICE_X51Y99         FDCE                                         r  U_CLKDIV/clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  U_CLKDIV/clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     1.735    U_CLKDIV/clkdiv_reg_n_0_[15]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  U_CLKDIV/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.895    U_CLKDIV/clkdiv_reg[12]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.934 r  U_CLKDIV/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.934    U_CLKDIV/clkdiv_reg[16]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.973 r  U_CLKDIV/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    U_CLKDIV/clkdiv_reg[20]_i_1_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.063 r  U_CLKDIV/clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.063    U_CLKDIV/clkdiv_reg[24]_i_1_n_6
    SLICE_X51Y102        FDCE                                         r  U_CLKDIV/clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     1.995    U_CLKDIV/CLK
    SLICE_X51Y102        FDCE                                         r  U_CLKDIV/clkdiv_reg[25]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y102        FDCE (Hold_fdce_C_D)         0.105     1.854    U_CLKDIV/clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X29Y96    U_7SEG/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X29Y98    U_7SEG/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X29Y98    U_7SEG/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X29Y99    U_7SEG/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X29Y99    U_7SEG/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X29Y99    U_7SEG/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X29Y96    U_7SEG/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X29Y96    U_7SEG/cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X29Y96    U_7SEG/cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X29Y98    U_7SEG/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X29Y98    U_7SEG/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X29Y99    U_7SEG/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X29Y99    U_7SEG/cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X29Y99    U_7SEG/cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X29Y97    U_7SEG/cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X29Y97    U_7SEG/cnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X29Y97    U_7SEG/cnt_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X29Y97    U_7SEG/cnt_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X29Y98    U_7SEG/cnt_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X29Y96    U_7SEG/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X29Y96    U_7SEG/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X29Y96    U_7SEG/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X29Y96    U_7SEG/cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X45Y101   U_7SEG/i_data_store_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X44Y102   U_7SEG/i_data_store_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X44Y102   U_7SEG/i_data_store_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X45Y101   U_7SEG/i_data_store_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X38Y102   U_7SEG/i_data_store_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X38Y102   U_7SEG/i_data_store_reg[15]/C



