-------------------------------------------------------------------------------
-- Title      : Output register for the link with cf
-- Project    : 
-------------------------------------------------------------------------------
-- File       : output_register_cf.vhd
-- Author     : Studi-IDS-103  <s_ids103@item0108.item.uni-bremen.de>
-- Company    : 
-- Created    : 2019-05-09
-- Last update: 2019-05-09
-- Platform   : 
-- Standard   : VHDL'87
-------------------------------------------------------------------------------
-- Description: 
-------------------------------------------------------------------------------
-- Copyright (c) 2019 
-------------------------------------------------------------------------------
-- Revisions  :
-- Date        Version  Author  Description
-- 2019-05-09  1.0      s_ids103	Created
-------------------------------------------------------------------------------

library ieee;
use ieee.std_logic_1164.all;

------------------------------------------------------------------------------------------

entity output_register_cf is

  generic (
    );

  port (
    );

end output_register_cf;

------------------------------------------------------------------------------------------

architecture str of output_register_cf is

  ----------------------------------------------------------------------------------------
  -- Internal signal declarations
  ----------------------------------------------------------------------------------------

  ----------------------------------------------------------------------------------------
  -- Component declarations
  ----------------------------------------------------------------------------------------

begin  -- str

  ----------------------------------------------------------------------------------------
  -- Component instantiations
  ----------------------------------------------------------------------------------------

end str;

------------------------------------------------------------------------------------------
