// Chris Ceroici
// August 10, 2013
//
// Equality node block with d=6
// Consists of two d=3 subnodes and one d=2 subnode with a D Flip Flop
// d=3 subnodes each have an Internal Memory initialized to 0 and the the node has an Edge Memory initialized to the channel probabilities.

module EN3(CLK_D2S,INIT,R,c,Q,EM_SEL);

parameter EM_S = 8; // edge memory size
parameter D_EN = 1; // Gate delay

input CLK_D2S,INIT;
input [2:0] EM_SEL; // address selection bits from LFSR
input c; // channel probability
input [1:0] R; // signals from PCN

output Q; // output signal to PCN

wire tempA, tempB;
wire U; // hold or non-hold state indicator (hold: U=0, non-hold: U=1)
wire EM_update, U_Pulse, U_pulsetemp0, U_pulsetemp1, U_pulsetemp2, U_pulsetemp3, U_pulsetemp4 /* synthesis keep */; 
wire EM_IN,EM_OUT; // EM input/output
wire EM_CLK; // initialization clock
wire Q_temp;

// ------------- multiplexors

DEMUX DEMUX0(INIT,{c,tempA},EM_IN); // EM initialization
defparam DEMUX0.NR = 2;
defparam DEMUX0.NS = 1;

DEMUX DEMUX1(U|INIT,{EM_IN,EM_OUT},Q_temp); // output of VN
defparam DEMUX1.NR = 2;
defparam DEMUX1.NS = 1;

//DEMUX DEMUX2(INIT,{CLK_D2S,U_pulse},EM_update); // EM update controller
//defparam DEMUX2.NR = 2;
//defparam DEMUX2.NS = 1;

and u5(EM_CLK,CLK_D2S,INIT);
or u6(EM_update,EM_CLK,U_Pulse2);

// ------------- VN Combinational logic

and u0(tempA,R[0],R[1],c);
and u1(tempB,~R[0],~R[1],~c);

or u2(U,tempA,tempB); // calculate hold or non-hold state

// ------------- EM and initialization

not #1 u3a(U_pulsetemp0,U); // pulse generator
not #1 u3b(U_pulsetemp1,U_pulsetemp0); // pulse generator
not #1 u3c(U_pulsetemp2,U_pulsetemp1); // pulse generator
not #1 u3d(U_pulsetemp3,U_pulsetemp2); // pulse generator
not #1 u3e(U_pulsetemp4,U_pulsetemp3); // pulse generator
and u4(U_Pulse,U,U_pulsetemp4); 

// ------------- EM update source add-on

wire [1:0] nRi0,nRi1,nRi2,nRo /* synthesis keep */;
wire nCi0,nCi1,nCi2,nCo,T0,T1,T2 /* synthesis keep */;

not #1 en01(nRi0[0],R[0]);
not #1 en02(nRi1[0],nR0[0]);
not #1 en03(nRi2[0],nR1[0]);
xor  #1 ex0(nRo[0],nRi2[0]);

not #1 en11(nRi0[1],R[1]);
not #1 en12(nRi1[1],nR0[1]);
not #1 en13(nRi2[1],nR1[1]);
xor  #1 ex1(nRo[1],nRi2[1]);

not #1 enc1(nCi0,c);
not #1 enc2(nCi1,nC0);
not #1 enc3(nCi2,nC1);
xor  #1 exc(nCo,nCi2);

or #1 eo0(T0,nRo[0],nRo[1],nCo);
not en2(T1,T0);
and ea0(T2,T1,U);
or eo1(U_Pulse2,U_Pulse,T2);



//and u5(EM_CLK,CLK_D2S,INIT); // initialization clock
//or u6(EM_update,U_pulse,EM_CLK);

reg EM_update_FLAG = 1'b0 /* synthesis preserve */;
always @(posedge EM_update) EM_update_FLAG <= ~EM_update_FLAG;

EM EM1(.TRIG(EM_update),.IN(EM_IN),.OUT(EM_OUT),.SEL(EM_SEL),.FLAG(EM_update_FLAG));

assign #D_EN Q = Q_temp;


endmodule
