Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date             : Tue Mar  5 22:19:00 2024
| Host             : DESKTOP-SMT4I8Q running 64-bit major release  (build 9200)
| Command          : report_power -file CPU_power_routed.rpt -pb CPU_power_summary_routed.pb -rpx CPU_power_routed.rpx
| Design           : CPU
| Device           : xc7k70tfbv676-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 13.279       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 13.155       |
| Device Static (W)        | 0.124        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 75.0         |
| Junction Temperature (C) | 50.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     3.164 |     2365 |       --- |             --- |
|   LUT as Logic |     3.131 |     1209 |     41000 |            2.95 |
|   Register     |     0.023 |      289 |     82000 |            0.35 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   F7/F8 Muxes  |     0.002 |       46 |     41000 |            0.11 |
|   CARRY4       |     0.002 |        4 |     10250 |            0.04 |
|   Others       |     0.000 |      583 |       --- |             --- |
| Signals        |     3.391 |     1555 |       --- |             --- |
| DSPs           |     0.070 |        3 |       240 |            1.25 |
| I/O            |     6.530 |      147 |       300 |           49.00 |
| Static Power   |     0.124 |          |           |                 |
| Total          |    13.279 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     6.886 |       6.825 |      0.061 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.532 |       0.518 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     3.000 |       2.999 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------+-----------+
| Name                 | Power (W) |
+----------------------+-----------+
| CPU                  |    13.155 |
|   Control            |     0.396 |
|     PC               |     0.396 |
|       f[10].FF       |     0.009 |
|       f[11].FF       |     0.011 |
|       f[12].FF       |     0.011 |
|       f[13].FF       |     0.017 |
|       f[14].FF       |     0.009 |
|       f[15].FF       |     0.009 |
|       f[16].FF       |     0.025 |
|       f[17].FF       |     0.014 |
|       f[18].FF       |     0.011 |
|       f[19].FF       |     0.008 |
|       f[1].FF        |     0.023 |
|       f[20].FF       |     0.026 |
|       f[21].FF       |     0.013 |
|       f[22].FF       |     0.009 |
|       f[23].FF       |     0.009 |
|       f[24].FF       |     0.012 |
|       f[25].FF       |     0.012 |
|       f[26].FF       |     0.023 |
|       f[27].FF       |     0.013 |
|       f[28].FF       |     0.013 |
|       f[29].FF       |     0.013 |
|       f[2].FF        |     0.020 |
|       f[30].FF       |     0.011 |
|       f[31].FF       |     0.005 |
|       f[3].FF        |     0.012 |
|       f[4].FF        |     0.010 |
|       f[5].FF        |     0.009 |
|       f[6].FF        |     0.009 |
|       f[7].FF        |     0.009 |
|       f[8].FF        |     0.009 |
|       f[9].FF        |     0.011 |
|   Datapath           |     4.550 |
|     ALU              |     0.145 |
|       arithmetic     |     0.102 |
|       flags_register |     0.042 |
|     Register_file    |     4.405 |
|       regs[0].reg    |     0.014 |
|       regs[1].reg    |     0.482 |
|       regs[2].reg    |     0.016 |
|       regs[3].reg    |     3.303 |
|       regs[4].reg    |     0.014 |
|       regs[5].reg    |     0.257 |
|       regs[6].reg    |     0.017 |
|       regs[7].reg    |     0.303 |
+----------------------+-----------+


