// Seed: 1608830296
module module_0 (
    input wor id_0,
    input uwire id_1,
    output wire id_2,
    input uwire id_3,
    input wand id_4,
    input supply1 id_5,
    input wire id_6
    , id_11,
    output wire id_7,
    input wand id_8,
    output tri0 id_9
);
endmodule
module module_1 (
    input  wand  id_0,
    input  wand  id_1,
    input  tri0  id_2,
    output wire  id_3,
    input  wor   id_4,
    input  wand  id_5,
    output logic id_6,
    input  tri   id_7,
    input  wand  id_8,
    input  wand  id_9,
    input  wire  id_10,
    input  wor   id_11
    , id_13
);
  assign id_6 = id_9 ? id_9 : id_9 ? id_7 : -1 - -1;
  assign id_13[-1] = 1 == -1'b0;
  initial begin : LABEL_0
    id_6 <= id_11;
    id_6 <= id_5;
  end
  module_0 modCall_1 (
      id_11,
      id_5,
      id_3,
      id_5,
      id_11,
      id_9,
      id_7,
      id_3,
      id_10,
      id_3
  );
endmodule
