
*** Running vivado
    with args -log CA_IP_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CA_IP_v1_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2.1 (64-bit)
  **** SW Build 4081461 on Thu Dec 14 12:24:51 MST 2023
  **** IP Build 4080415 on Thu Dec 14 21:01:57 MST 2023
  **** SharedData Build 4077621 on Mon Dec 11 00:23:44 MST 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source CA_IP_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'm:/Uni/Modules/CS351_Proj/vivado-risc-v/workspace/rocket64b1/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Programs/Xilinx/Vivado/2023.2/data/ip'.
Command: synth_design -top CA_IP_v1_0 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 178744
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 819.449 ; gain = 450.949
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'n', assumed default net type 'wire' [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:63]
INFO: [Synth 8-11241] undeclared symbol 'e', assumed default net type 'wire' [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:64]
INFO: [Synth 8-11241] undeclared symbol 's', assumed default net type 'wire' [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:65]
INFO: [Synth 8-11241] undeclared symbol 'w', assumed default net type 'wire' [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:66]
INFO: [Synth 8-11241] undeclared symbol 'ne', assumed default net type 'wire' [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:67]
INFO: [Synth 8-11241] undeclared symbol 'nw', assumed default net type 'wire' [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:68]
INFO: [Synth 8-11241] undeclared symbol 'se', assumed default net type 'wire' [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:69]
INFO: [Synth 8-11241] undeclared symbol 'sw', assumed default net type 'wire' [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:70]
INFO: [Synth 8-11241] undeclared symbol 'current_state', assumed default net type 'wire' [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:75]
INFO: [Synth 8-6157] synthesizing module 'CA_IP_v1_0' [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/hdl/CA_IP_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'CA_IP_v1_0_S00_AXI' [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/hdl/CA_IP_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/hdl/CA_IP_v1_0_S00_AXI.v:245]
INFO: [Synth 8-226] default block is never used [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/hdl/CA_IP_v1_0_S00_AXI.v:394]
INFO: [Synth 8-155] case statement is not full and has no default [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/hdl/CA_IP_v1_0_S00_AXI.v:441]
INFO: [Synth 8-6157] synthesizing module 'board' [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board.v:31]
	Parameter BOARD_WIDTH bound to: 5 - type: integer 
	Parameter BOARD_HEIGHT bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'board_cell' [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 0 - type: integer 
	Parameter BOARD_WIDTH bound to: 5 - type: integer 
	Parameter BOARD_HEIGHT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'board_cell' (0#1) [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
INFO: [Synth 8-6157] synthesizing module 'board_cell__parameterized0' [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 0 - type: integer 
	Parameter BOARD_WIDTH bound to: 5 - type: integer 
	Parameter BOARD_HEIGHT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'board_cell__parameterized0' (0#1) [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
INFO: [Synth 8-6157] synthesizing module 'board_cell__parameterized1' [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 0 - type: integer 
	Parameter BOARD_WIDTH bound to: 5 - type: integer 
	Parameter BOARD_HEIGHT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'board_cell__parameterized1' (0#1) [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
INFO: [Synth 8-6157] synthesizing module 'board_cell__parameterized2' [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
	Parameter X bound to: 3 - type: integer 
	Parameter Y bound to: 0 - type: integer 
	Parameter BOARD_WIDTH bound to: 5 - type: integer 
	Parameter BOARD_HEIGHT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'board_cell__parameterized2' (0#1) [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
INFO: [Synth 8-6157] synthesizing module 'board_cell__parameterized3' [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
	Parameter X bound to: 4 - type: integer 
	Parameter Y bound to: 0 - type: integer 
	Parameter BOARD_WIDTH bound to: 5 - type: integer 
	Parameter BOARD_HEIGHT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'board_cell__parameterized3' (0#1) [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
INFO: [Synth 8-6157] synthesizing module 'board_cell__parameterized4' [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 1 - type: integer 
	Parameter BOARD_WIDTH bound to: 5 - type: integer 
	Parameter BOARD_HEIGHT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'board_cell__parameterized4' (0#1) [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
INFO: [Synth 8-6157] synthesizing module 'board_cell__parameterized5' [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 1 - type: integer 
	Parameter BOARD_WIDTH bound to: 5 - type: integer 
	Parameter BOARD_HEIGHT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'board_cell__parameterized5' (0#1) [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
INFO: [Synth 8-6157] synthesizing module 'board_cell__parameterized6' [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 1 - type: integer 
	Parameter BOARD_WIDTH bound to: 5 - type: integer 
	Parameter BOARD_HEIGHT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'board_cell__parameterized6' (0#1) [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
INFO: [Synth 8-6157] synthesizing module 'board_cell__parameterized7' [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
	Parameter X bound to: 3 - type: integer 
	Parameter Y bound to: 1 - type: integer 
	Parameter BOARD_WIDTH bound to: 5 - type: integer 
	Parameter BOARD_HEIGHT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'board_cell__parameterized7' (0#1) [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
INFO: [Synth 8-6157] synthesizing module 'board_cell__parameterized8' [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
	Parameter X bound to: 4 - type: integer 
	Parameter Y bound to: 1 - type: integer 
	Parameter BOARD_WIDTH bound to: 5 - type: integer 
	Parameter BOARD_HEIGHT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'board_cell__parameterized8' (0#1) [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
INFO: [Synth 8-6157] synthesizing module 'board_cell__parameterized9' [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 2 - type: integer 
	Parameter BOARD_WIDTH bound to: 5 - type: integer 
	Parameter BOARD_HEIGHT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'board_cell__parameterized9' (0#1) [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
INFO: [Synth 8-6157] synthesizing module 'board_cell__parameterized10' [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 2 - type: integer 
	Parameter BOARD_WIDTH bound to: 5 - type: integer 
	Parameter BOARD_HEIGHT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'board_cell__parameterized10' (0#1) [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
INFO: [Synth 8-6157] synthesizing module 'board_cell__parameterized11' [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 2 - type: integer 
	Parameter BOARD_WIDTH bound to: 5 - type: integer 
	Parameter BOARD_HEIGHT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'board_cell__parameterized11' (0#1) [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
INFO: [Synth 8-6157] synthesizing module 'board_cell__parameterized12' [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
	Parameter X bound to: 3 - type: integer 
	Parameter Y bound to: 2 - type: integer 
	Parameter BOARD_WIDTH bound to: 5 - type: integer 
	Parameter BOARD_HEIGHT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'board_cell__parameterized12' (0#1) [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
INFO: [Synth 8-6157] synthesizing module 'board_cell__parameterized13' [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
	Parameter X bound to: 4 - type: integer 
	Parameter Y bound to: 2 - type: integer 
	Parameter BOARD_WIDTH bound to: 5 - type: integer 
	Parameter BOARD_HEIGHT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'board_cell__parameterized13' (0#1) [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
INFO: [Synth 8-6157] synthesizing module 'board_cell__parameterized14' [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 3 - type: integer 
	Parameter BOARD_WIDTH bound to: 5 - type: integer 
	Parameter BOARD_HEIGHT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'board_cell__parameterized14' (0#1) [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
INFO: [Synth 8-6157] synthesizing module 'board_cell__parameterized15' [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 3 - type: integer 
	Parameter BOARD_WIDTH bound to: 5 - type: integer 
	Parameter BOARD_HEIGHT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'board_cell__parameterized15' (0#1) [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
INFO: [Synth 8-6157] synthesizing module 'board_cell__parameterized16' [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 3 - type: integer 
	Parameter BOARD_WIDTH bound to: 5 - type: integer 
	Parameter BOARD_HEIGHT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'board_cell__parameterized16' (0#1) [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
INFO: [Synth 8-6157] synthesizing module 'board_cell__parameterized17' [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
	Parameter X bound to: 3 - type: integer 
	Parameter Y bound to: 3 - type: integer 
	Parameter BOARD_WIDTH bound to: 5 - type: integer 
	Parameter BOARD_HEIGHT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'board_cell__parameterized17' (0#1) [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
INFO: [Synth 8-6157] synthesizing module 'board_cell__parameterized18' [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
	Parameter X bound to: 4 - type: integer 
	Parameter Y bound to: 3 - type: integer 
	Parameter BOARD_WIDTH bound to: 5 - type: integer 
	Parameter BOARD_HEIGHT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'board_cell__parameterized18' (0#1) [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
INFO: [Synth 8-6157] synthesizing module 'board_cell__parameterized19' [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 4 - type: integer 
	Parameter BOARD_WIDTH bound to: 5 - type: integer 
	Parameter BOARD_HEIGHT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'board_cell__parameterized19' (0#1) [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
INFO: [Synth 8-6157] synthesizing module 'board_cell__parameterized20' [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 4 - type: integer 
	Parameter BOARD_WIDTH bound to: 5 - type: integer 
	Parameter BOARD_HEIGHT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'board_cell__parameterized20' (0#1) [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
INFO: [Synth 8-6157] synthesizing module 'board_cell__parameterized21' [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 4 - type: integer 
	Parameter BOARD_WIDTH bound to: 5 - type: integer 
	Parameter BOARD_HEIGHT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'board_cell__parameterized21' (0#1) [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
INFO: [Synth 8-6157] synthesizing module 'board_cell__parameterized22' [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
	Parameter X bound to: 3 - type: integer 
	Parameter Y bound to: 4 - type: integer 
	Parameter BOARD_WIDTH bound to: 5 - type: integer 
	Parameter BOARD_HEIGHT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'board_cell__parameterized22' (0#1) [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
INFO: [Synth 8-6157] synthesizing module 'board_cell__parameterized23' [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
	Parameter X bound to: 4 - type: integer 
	Parameter Y bound to: 4 - type: integer 
	Parameter BOARD_WIDTH bound to: 5 - type: integer 
	Parameter BOARD_HEIGHT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'board_cell__parameterized23' (0#1) [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board_cell.v:23]
INFO: [Synth 8-6155] done synthesizing module 'board' (0#1) [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/new/board.v:31]
WARNING: [Synth 8-689] width (32) of port connection 'board_state' does not match port width (25) of module 'board' [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/hdl/CA_IP_v1_0_S00_AXI.v:449]
INFO: [Synth 8-6155] done synthesizing module 'CA_IP_v1_0_S00_AXI' (0#1) [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/hdl/CA_IP_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'CA_IP_v1_0' (0#1) [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/hdl/CA_IP_v1_0.v:4]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.srcs/sources_1/imports/hdl/CA_IP_v1_0_S00_AXI.v:228]
WARNING: [Synth 8-7129] Port board_state[22] in module board_cell__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[21] in module board_cell__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[20] in module board_cell__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[17] in module board_cell__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[16] in module board_cell__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[15] in module board_cell__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[14] in module board_cell__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[13] in module board_cell__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[12] in module board_cell__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[11] in module board_cell__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[10] in module board_cell__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[9] in module board_cell__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[8] in module board_cell__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[7] in module board_cell__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[6] in module board_cell__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[5] in module board_cell__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[4] in module board_cell__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[3] in module board_cell__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[2] in module board_cell__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[1] in module board_cell__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[0] in module board_cell__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[21] in module board_cell__parameterized22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[20] in module board_cell__parameterized22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[16] in module board_cell__parameterized22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[15] in module board_cell__parameterized22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[14] in module board_cell__parameterized22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[13] in module board_cell__parameterized22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[12] in module board_cell__parameterized22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[11] in module board_cell__parameterized22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[10] in module board_cell__parameterized22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[9] in module board_cell__parameterized22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[8] in module board_cell__parameterized22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[7] in module board_cell__parameterized22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[6] in module board_cell__parameterized22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[5] in module board_cell__parameterized22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[4] in module board_cell__parameterized22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[3] in module board_cell__parameterized22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[2] in module board_cell__parameterized22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[1] in module board_cell__parameterized22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[0] in module board_cell__parameterized22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[24] in module board_cell__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[20] in module board_cell__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[19] in module board_cell__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[15] in module board_cell__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[14] in module board_cell__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[13] in module board_cell__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[12] in module board_cell__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[11] in module board_cell__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[10] in module board_cell__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[9] in module board_cell__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[8] in module board_cell__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[7] in module board_cell__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[6] in module board_cell__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[5] in module board_cell__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[4] in module board_cell__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[3] in module board_cell__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[2] in module board_cell__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[1] in module board_cell__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[0] in module board_cell__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[24] in module board_cell__parameterized20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[23] in module board_cell__parameterized20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[19] in module board_cell__parameterized20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[18] in module board_cell__parameterized20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[14] in module board_cell__parameterized20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[13] in module board_cell__parameterized20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[12] in module board_cell__parameterized20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[11] in module board_cell__parameterized20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[10] in module board_cell__parameterized20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[9] in module board_cell__parameterized20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[8] in module board_cell__parameterized20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[7] in module board_cell__parameterized20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[6] in module board_cell__parameterized20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[5] in module board_cell__parameterized20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[4] in module board_cell__parameterized20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[3] in module board_cell__parameterized20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[2] in module board_cell__parameterized20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[1] in module board_cell__parameterized20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[0] in module board_cell__parameterized20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[24] in module board_cell__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[23] in module board_cell__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[22] in module board_cell__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[19] in module board_cell__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[18] in module board_cell__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[17] in module board_cell__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[14] in module board_cell__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[13] in module board_cell__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[12] in module board_cell__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[11] in module board_cell__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[10] in module board_cell__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[9] in module board_cell__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[8] in module board_cell__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[7] in module board_cell__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[6] in module board_cell__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[5] in module board_cell__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[4] in module board_cell__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[3] in module board_cell__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[2] in module board_cell__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[1] in module board_cell__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[0] in module board_cell__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port board_state[22] in module board_cell__parameterized18 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 937.801 ; gain = 569.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 937.801 ; gain = 569.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 937.801 ; gain = 569.301
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 937.801 ; gain = 569.301
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   8 Input    4 Bit       Adders := 25    
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 35    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 83    
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1134.086 ; gain = 765.586
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1134.086 ; gain = 765.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1134.086 ; gain = 765.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 1134.086 ; gain = 765.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 1134.086 ; gain = 765.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 1134.086 ; gain = 765.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 1134.086 ; gain = 765.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 1134.086 ; gain = 765.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 1134.086 ; gain = 765.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |    13|
|4     |LUT3 |    22|
|5     |LUT4 |     7|
|6     |LUT5 |    55|
|7     |LUT6 |    75|
|8     |FDRE |   166|
|9     |FDSE |     1|
|10    |IBUF |    47|
|11    |OBUF |    41|
+------+-----+------+

Report Instance Areas: 
+------+------------------------------------------+----------------------------+------+
|      |Instance                                  |Module                      |Cells |
+------+------------------------------------------+----------------------------+------+
|1     |top                                       |                            |   429|
|2     |  CA_IP_v1_0_S00_AXI_inst                 |CA_IP_v1_0_S00_AXI          |   340|
|3     |    board_module                          |board                       |   159|
|4     |      \genblk1[0].genblk1[0].cell_module  |board_cell                  |     4|
|5     |      \genblk1[0].genblk1[1].cell_module  |board_cell__parameterized0  |     6|
|6     |      \genblk1[0].genblk1[2].cell_module  |board_cell__parameterized1  |     4|
|7     |      \genblk1[0].genblk1[3].cell_module  |board_cell__parameterized2  |     3|
|8     |      \genblk1[0].genblk1[4].cell_module  |board_cell__parameterized3  |     3|
|9     |      \genblk1[1].genblk1[0].cell_module  |board_cell__parameterized4  |     9|
|10    |      \genblk1[1].genblk1[1].cell_module  |board_cell__parameterized5  |     6|
|11    |      \genblk1[1].genblk1[2].cell_module  |board_cell__parameterized6  |     6|
|12    |      \genblk1[1].genblk1[3].cell_module  |board_cell__parameterized7  |     5|
|13    |      \genblk1[1].genblk1[4].cell_module  |board_cell__parameterized8  |     8|
|14    |      \genblk1[2].genblk1[0].cell_module  |board_cell__parameterized9  |     5|
|15    |      \genblk1[2].genblk1[1].cell_module  |board_cell__parameterized10 |    10|
|16    |      \genblk1[2].genblk1[2].cell_module  |board_cell__parameterized11 |     7|
|17    |      \genblk1[2].genblk1[3].cell_module  |board_cell__parameterized12 |    10|
|18    |      \genblk1[2].genblk1[4].cell_module  |board_cell__parameterized13 |     6|
|19    |      \genblk1[3].genblk1[0].cell_module  |board_cell__parameterized14 |     5|
|20    |      \genblk1[3].genblk1[1].cell_module  |board_cell__parameterized15 |    12|
|21    |      \genblk1[3].genblk1[2].cell_module  |board_cell__parameterized16 |    10|
|22    |      \genblk1[3].genblk1[3].cell_module  |board_cell__parameterized17 |    10|
|23    |      \genblk1[3].genblk1[4].cell_module  |board_cell__parameterized18 |     5|
|24    |      \genblk1[4].genblk1[0].cell_module  |board_cell__parameterized19 |     2|
|25    |      \genblk1[4].genblk1[1].cell_module  |board_cell__parameterized20 |     4|
|26    |      \genblk1[4].genblk1[2].cell_module  |board_cell__parameterized21 |     5|
|27    |      \genblk1[4].genblk1[3].cell_module  |board_cell__parameterized22 |     9|
|28    |      \genblk1[4].genblk1[4].cell_module  |board_cell__parameterized23 |     5|
+------+------------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 1134.086 ; gain = 765.586
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 480 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 1134.086 ; gain = 765.586
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 1134.086 ; gain = 765.586
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1144.035 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1238.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: a02939c8
INFO: [Common 17-83] Releasing license: Synthesis
82 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 1238.980 ; gain = 874.449
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1238.980 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'M:/Uni/Modules/CS351_Proj/cs351-code/CA_AXI/CA_AXI.runs/synth_1/CA_IP_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CA_IP_v1_0_utilization_synth.rpt -pb CA_IP_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 12 22:45:21 2024...
