#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* ADC_cy_psoc4_sar */
ADC_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING

/* ADC_cy_psoc4_sarmux_8 */
ADC_cy_psoc4_sarmux_8__CH_0_PIN EQU 2
ADC_cy_psoc4_sarmux_8__CH_0_PORT EQU 7
ADC_cy_psoc4_sarmux_8__CH_1_PIN EQU 3
ADC_cy_psoc4_sarmux_8__CH_1_PORT EQU 7
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_cy_psoc4_sarmux_8__VNEG EQU 0

/* ADC_intClock */
ADC_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_intClock__ENABLE EQU CYREG_CLK_DIVIDER_A00
ADC_intClock__ENABLE_MASK EQU 0x80000000
ADC_intClock__MASK EQU 0x80000000
ADC_intClock__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* ADC_IRQ */
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_IRQ__INTC_MASK EQU 0x4000
ADC_IRQ__INTC_NUMBER EQU 14
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_IRQ__INTC_PRIOR_NUM EQU 3
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* LCD_LCDPort */
LCD_LCDPort__0__DM__MASK EQU 0x07
LCD_LCDPort__0__DM__SHIFT EQU 0
LCD_LCDPort__0__DR EQU CYREG_PRT0_DR
LCD_LCDPort__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LCD_LCDPort__0__HSIOM_MASK EQU 0x0000000F
LCD_LCDPort__0__HSIOM_SHIFT EQU 0
LCD_LCDPort__0__INTCFG EQU CYREG_PRT0_INTCFG
LCD_LCDPort__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_LCDPort__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_LCDPort__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_LCDPort__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_LCDPort__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_LCDPort__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_LCDPort__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_LCDPort__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_LCDPort__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_LCDPort__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_LCDPort__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_LCDPort__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_LCDPort__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_LCDPort__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_LCDPort__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_LCDPort__0__PC EQU CYREG_PRT0_PC
LCD_LCDPort__0__PC2 EQU CYREG_PRT0_PC2
LCD_LCDPort__0__PORT EQU 0
LCD_LCDPort__0__PS EQU CYREG_PRT0_PS
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__DM__MASK EQU 0x38
LCD_LCDPort__1__DM__SHIFT EQU 3
LCD_LCDPort__1__DR EQU CYREG_PRT0_DR
LCD_LCDPort__1__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LCD_LCDPort__1__HSIOM_MASK EQU 0x000000F0
LCD_LCDPort__1__HSIOM_SHIFT EQU 4
LCD_LCDPort__1__INTCFG EQU CYREG_PRT0_INTCFG
LCD_LCDPort__1__INTSTAT EQU CYREG_PRT0_INTSTAT
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_LCDPort__1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_LCDPort__1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_LCDPort__1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_LCDPort__1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_LCDPort__1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_LCDPort__1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_LCDPort__1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_LCDPort__1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_LCDPort__1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_LCDPort__1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_LCDPort__1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_LCDPort__1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_LCDPort__1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_LCDPort__1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_LCDPort__1__PC EQU CYREG_PRT0_PC
LCD_LCDPort__1__PC2 EQU CYREG_PRT0_PC2
LCD_LCDPort__1__PORT EQU 0
LCD_LCDPort__1__PS EQU CYREG_PRT0_PS
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__DM__MASK EQU 0x1C0
LCD_LCDPort__2__DM__SHIFT EQU 6
LCD_LCDPort__2__DR EQU CYREG_PRT0_DR
LCD_LCDPort__2__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LCD_LCDPort__2__HSIOM_MASK EQU 0x00000F00
LCD_LCDPort__2__HSIOM_SHIFT EQU 8
LCD_LCDPort__2__INTCFG EQU CYREG_PRT0_INTCFG
LCD_LCDPort__2__INTSTAT EQU CYREG_PRT0_INTSTAT
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_LCDPort__2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_LCDPort__2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_LCDPort__2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_LCDPort__2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_LCDPort__2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_LCDPort__2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_LCDPort__2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_LCDPort__2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_LCDPort__2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_LCDPort__2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_LCDPort__2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_LCDPort__2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_LCDPort__2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_LCDPort__2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_LCDPort__2__PC EQU CYREG_PRT0_PC
LCD_LCDPort__2__PC2 EQU CYREG_PRT0_PC2
LCD_LCDPort__2__PORT EQU 0
LCD_LCDPort__2__PS EQU CYREG_PRT0_PS
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__DM__MASK EQU 0xE00
LCD_LCDPort__3__DM__SHIFT EQU 9
LCD_LCDPort__3__DR EQU CYREG_PRT0_DR
LCD_LCDPort__3__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LCD_LCDPort__3__HSIOM_MASK EQU 0x0000F000
LCD_LCDPort__3__HSIOM_SHIFT EQU 12
LCD_LCDPort__3__INTCFG EQU CYREG_PRT0_INTCFG
LCD_LCDPort__3__INTSTAT EQU CYREG_PRT0_INTSTAT
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_LCDPort__3__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_LCDPort__3__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_LCDPort__3__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_LCDPort__3__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_LCDPort__3__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_LCDPort__3__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_LCDPort__3__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_LCDPort__3__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_LCDPort__3__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_LCDPort__3__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_LCDPort__3__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_LCDPort__3__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_LCDPort__3__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_LCDPort__3__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_LCDPort__3__PC EQU CYREG_PRT0_PC
LCD_LCDPort__3__PC2 EQU CYREG_PRT0_PC2
LCD_LCDPort__3__PORT EQU 0
LCD_LCDPort__3__PS EQU CYREG_PRT0_PS
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__DM__MASK EQU 0x7000
LCD_LCDPort__4__DM__SHIFT EQU 12
LCD_LCDPort__4__DR EQU CYREG_PRT0_DR
LCD_LCDPort__4__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LCD_LCDPort__4__HSIOM_MASK EQU 0x000F0000
LCD_LCDPort__4__HSIOM_SHIFT EQU 16
LCD_LCDPort__4__INTCFG EQU CYREG_PRT0_INTCFG
LCD_LCDPort__4__INTSTAT EQU CYREG_PRT0_INTSTAT
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_LCDPort__4__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_LCDPort__4__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_LCDPort__4__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_LCDPort__4__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_LCDPort__4__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_LCDPort__4__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_LCDPort__4__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_LCDPort__4__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_LCDPort__4__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_LCDPort__4__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_LCDPort__4__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_LCDPort__4__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_LCDPort__4__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_LCDPort__4__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_LCDPort__4__PC EQU CYREG_PRT0_PC
LCD_LCDPort__4__PC2 EQU CYREG_PRT0_PC2
LCD_LCDPort__4__PORT EQU 0
LCD_LCDPort__4__PS EQU CYREG_PRT0_PS
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__DM__MASK EQU 0x38000
LCD_LCDPort__5__DM__SHIFT EQU 15
LCD_LCDPort__5__DR EQU CYREG_PRT0_DR
LCD_LCDPort__5__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LCD_LCDPort__5__HSIOM_MASK EQU 0x00F00000
LCD_LCDPort__5__HSIOM_SHIFT EQU 20
LCD_LCDPort__5__INTCFG EQU CYREG_PRT0_INTCFG
LCD_LCDPort__5__INTSTAT EQU CYREG_PRT0_INTSTAT
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_LCDPort__5__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_LCDPort__5__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_LCDPort__5__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_LCDPort__5__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_LCDPort__5__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_LCDPort__5__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_LCDPort__5__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_LCDPort__5__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_LCDPort__5__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_LCDPort__5__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_LCDPort__5__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_LCDPort__5__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_LCDPort__5__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_LCDPort__5__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_LCDPort__5__PC EQU CYREG_PRT0_PC
LCD_LCDPort__5__PC2 EQU CYREG_PRT0_PC2
LCD_LCDPort__5__PORT EQU 0
LCD_LCDPort__5__PS EQU CYREG_PRT0_PS
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__DM__MASK EQU 0x1C0000
LCD_LCDPort__6__DM__SHIFT EQU 18
LCD_LCDPort__6__DR EQU CYREG_PRT0_DR
LCD_LCDPort__6__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LCD_LCDPort__6__HSIOM_MASK EQU 0x0F000000
LCD_LCDPort__6__HSIOM_SHIFT EQU 24
LCD_LCDPort__6__INTCFG EQU CYREG_PRT0_INTCFG
LCD_LCDPort__6__INTSTAT EQU CYREG_PRT0_INTSTAT
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_LCDPort__6__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_LCDPort__6__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_LCDPort__6__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_LCDPort__6__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_LCDPort__6__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_LCDPort__6__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_LCDPort__6__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_LCDPort__6__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_LCDPort__6__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_LCDPort__6__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_LCDPort__6__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_LCDPort__6__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_LCDPort__6__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_LCDPort__6__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_LCDPort__6__PC EQU CYREG_PRT0_PC
LCD_LCDPort__6__PC2 EQU CYREG_PRT0_PC2
LCD_LCDPort__6__PORT EQU 0
LCD_LCDPort__6__PS EQU CYREG_PRT0_PS
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__DR EQU CYREG_PRT0_DR
LCD_LCDPort__INTCFG EQU CYREG_PRT0_INTCFG
LCD_LCDPort__INTSTAT EQU CYREG_PRT0_INTSTAT
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_LCDPort__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_LCDPort__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_LCDPort__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_LCDPort__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_LCDPort__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_LCDPort__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_LCDPort__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_LCDPort__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_LCDPort__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_LCDPort__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_LCDPort__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_LCDPort__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_LCDPort__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_LCDPort__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_LCDPort__PC EQU CYREG_PRT0_PC
LCD_LCDPort__PC2 EQU CYREG_PRT0_PC2
LCD_LCDPort__PORT EQU 0
LCD_LCDPort__PS EQU CYREG_PRT0_PS
LCD_LCDPort__SHIFT EQU 0

/* Btns */
Btns__0__DM__MASK EQU 0x07
Btns__0__DM__SHIFT EQU 0
Btns__0__DR EQU CYREG_PRT1_DR
Btns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Btns__0__HSIOM_MASK EQU 0x0000000F
Btns__0__HSIOM_SHIFT EQU 0
Btns__0__INTCFG EQU CYREG_PRT1_INTCFG
Btns__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Btns__0__MASK EQU 0x01
Btns__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Btns__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Btns__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Btns__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Btns__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Btns__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Btns__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Btns__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Btns__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Btns__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Btns__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Btns__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Btns__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Btns__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Btns__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Btns__0__PC EQU CYREG_PRT1_PC
Btns__0__PC2 EQU CYREG_PRT1_PC2
Btns__0__PORT EQU 1
Btns__0__PS EQU CYREG_PRT1_PS
Btns__0__SHIFT EQU 0
Btns__1__DM__MASK EQU 0x38
Btns__1__DM__SHIFT EQU 3
Btns__1__DR EQU CYREG_PRT1_DR
Btns__1__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Btns__1__HSIOM_MASK EQU 0x000000F0
Btns__1__HSIOM_SHIFT EQU 4
Btns__1__INTCFG EQU CYREG_PRT1_INTCFG
Btns__1__INTSTAT EQU CYREG_PRT1_INTSTAT
Btns__1__MASK EQU 0x02
Btns__1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Btns__1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Btns__1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Btns__1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Btns__1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Btns__1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Btns__1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Btns__1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Btns__1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Btns__1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Btns__1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Btns__1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Btns__1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Btns__1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Btns__1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Btns__1__PC EQU CYREG_PRT1_PC
Btns__1__PC2 EQU CYREG_PRT1_PC2
Btns__1__PORT EQU 1
Btns__1__PS EQU CYREG_PRT1_PS
Btns__1__SHIFT EQU 1
Btns__2__DM__MASK EQU 0x1C0
Btns__2__DM__SHIFT EQU 6
Btns__2__DR EQU CYREG_PRT1_DR
Btns__2__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Btns__2__HSIOM_MASK EQU 0x00000F00
Btns__2__HSIOM_SHIFT EQU 8
Btns__2__INTCFG EQU CYREG_PRT1_INTCFG
Btns__2__INTSTAT EQU CYREG_PRT1_INTSTAT
Btns__2__MASK EQU 0x04
Btns__2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Btns__2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Btns__2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Btns__2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Btns__2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Btns__2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Btns__2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Btns__2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Btns__2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Btns__2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Btns__2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Btns__2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Btns__2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Btns__2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Btns__2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Btns__2__PC EQU CYREG_PRT1_PC
Btns__2__PC2 EQU CYREG_PRT1_PC2
Btns__2__PORT EQU 1
Btns__2__PS EQU CYREG_PRT1_PS
Btns__2__SHIFT EQU 2
Btns__DR EQU CYREG_PRT1_DR
Btns__INTCFG EQU CYREG_PRT1_INTCFG
Btns__INTSTAT EQU CYREG_PRT1_INTSTAT
Btns__MAN__DM__MASK EQU 0x07
Btns__MAN__DM__SHIFT EQU 0
Btns__MAN__DR EQU CYREG_PRT1_DR
Btns__MAN__INTCFG EQU CYREG_PRT1_INTCFG
Btns__MAN__INTSTAT EQU CYREG_PRT1_INTSTAT
Btns__MAN__MASK EQU 0x01
Btns__MAN__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Btns__MAN__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Btns__MAN__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Btns__MAN__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Btns__MAN__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Btns__MAN__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Btns__MAN__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Btns__MAN__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Btns__MAN__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Btns__MAN__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Btns__MAN__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Btns__MAN__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Btns__MAN__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Btns__MAN__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Btns__MAN__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Btns__MAN__PC EQU CYREG_PRT1_PC
Btns__MAN__PC2 EQU CYREG_PRT1_PC2
Btns__MAN__PORT EQU 1
Btns__MAN__PS EQU CYREG_PRT1_PS
Btns__MAN__SHIFT EQU 0
Btns__MASK EQU 0x07
Btns__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Btns__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Btns__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Btns__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Btns__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Btns__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Btns__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Btns__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Btns__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Btns__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Btns__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Btns__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Btns__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Btns__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Btns__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Btns__PC EQU CYREG_PRT1_PC
Btns__PC2 EQU CYREG_PRT1_PC2
Btns__PORT EQU 1
Btns__PS EQU CYREG_PRT1_PS
Btns__SHIFT EQU 0
Btns__SNAP EQU CYREG_PRT1_INTSTAT
Btns__START__DM__MASK EQU 0x38
Btns__START__DM__SHIFT EQU 3
Btns__START__DR EQU CYREG_PRT1_DR
Btns__START__INTCFG EQU CYREG_PRT1_INTCFG
Btns__START__INTSTAT EQU CYREG_PRT1_INTSTAT
Btns__START__MASK EQU 0x02
Btns__START__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Btns__START__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Btns__START__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Btns__START__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Btns__START__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Btns__START__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Btns__START__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Btns__START__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Btns__START__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Btns__START__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Btns__START__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Btns__START__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Btns__START__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Btns__START__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Btns__START__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Btns__START__PC EQU CYREG_PRT1_PC
Btns__START__PC2 EQU CYREG_PRT1_PC2
Btns__START__PORT EQU 1
Btns__START__PS EQU CYREG_PRT1_PS
Btns__START__SHIFT EQU 1
Btns__STOP__DM__MASK EQU 0x1C0
Btns__STOP__DM__SHIFT EQU 6
Btns__STOP__DR EQU CYREG_PRT1_DR
Btns__STOP__INTCFG EQU CYREG_PRT1_INTCFG
Btns__STOP__INTSTAT EQU CYREG_PRT1_INTSTAT
Btns__STOP__MASK EQU 0x04
Btns__STOP__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Btns__STOP__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Btns__STOP__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Btns__STOP__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Btns__STOP__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Btns__STOP__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Btns__STOP__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Btns__STOP__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Btns__STOP__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Btns__STOP__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Btns__STOP__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Btns__STOP__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Btns__STOP__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Btns__STOP__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Btns__STOP__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Btns__STOP__PC EQU CYREG_PRT1_PC
Btns__STOP__PC2 EQU CYREG_PRT1_PC2
Btns__STOP__PORT EQU 1
Btns__STOP__PS EQU CYREG_PRT1_PS
Btns__STOP__SHIFT EQU 2

/* IDAC_cy_psoc4_idac */
IDAC_cy_psoc4_idac__CONTROL EQU CYREG_CSD_CONFIG
IDAC_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
IDAC_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
IDAC_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
IDAC_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
IDAC_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
IDAC_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
IDAC_cy_psoc4_idac__IDAC_NUMBER EQU 1
IDAC_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
IDAC_cy_psoc4_idac__POLARITY_SHIFT EQU 16

/* Pin_ref */
Pin_ref__0__DM__MASK EQU 0x7000
Pin_ref__0__DM__SHIFT EQU 12
Pin_ref__0__DR EQU CYREG_PRT3_DR
Pin_ref__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_ref__0__HSIOM_MASK EQU 0x000F0000
Pin_ref__0__HSIOM_SHIFT EQU 16
Pin_ref__0__INTCFG EQU CYREG_PRT3_INTCFG
Pin_ref__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_ref__0__MASK EQU 0x10
Pin_ref__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
Pin_ref__0__OUT_SEL_SHIFT EQU 8
Pin_ref__0__OUT_SEL_VAL EQU 2
Pin_ref__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_ref__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_ref__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_ref__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_ref__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_ref__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_ref__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_ref__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_ref__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_ref__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_ref__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_ref__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_ref__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_ref__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_ref__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_ref__0__PC EQU CYREG_PRT3_PC
Pin_ref__0__PC2 EQU CYREG_PRT3_PC2
Pin_ref__0__PORT EQU 3
Pin_ref__0__PS EQU CYREG_PRT3_PS
Pin_ref__0__SHIFT EQU 4
Pin_ref__DR EQU CYREG_PRT3_DR
Pin_ref__INTCFG EQU CYREG_PRT3_INTCFG
Pin_ref__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_ref__MASK EQU 0x10
Pin_ref__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_ref__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_ref__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_ref__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_ref__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_ref__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_ref__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_ref__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_ref__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_ref__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_ref__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_ref__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_ref__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_ref__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_ref__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_ref__PC EQU CYREG_PRT3_PC
Pin_ref__PC2 EQU CYREG_PRT3_PC2
Pin_ref__PORT EQU 3
Pin_ref__PS EQU CYREG_PRT3_PS
Pin_ref__SHIFT EQU 4

/* Pin_hprs */
Pin_hprs__0__DM__MASK EQU 0x38000
Pin_hprs__0__DM__SHIFT EQU 15
Pin_hprs__0__DR EQU CYREG_PRT3_DR
Pin_hprs__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_hprs__0__HSIOM_MASK EQU 0x00F00000
Pin_hprs__0__HSIOM_SHIFT EQU 20
Pin_hprs__0__INTCFG EQU CYREG_PRT3_INTCFG
Pin_hprs__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_hprs__0__MASK EQU 0x20
Pin_hprs__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
Pin_hprs__0__OUT_SEL_SHIFT EQU 10
Pin_hprs__0__OUT_SEL_VAL EQU 2
Pin_hprs__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_hprs__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_hprs__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_hprs__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_hprs__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_hprs__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_hprs__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_hprs__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_hprs__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_hprs__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_hprs__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_hprs__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_hprs__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_hprs__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_hprs__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_hprs__0__PC EQU CYREG_PRT3_PC
Pin_hprs__0__PC2 EQU CYREG_PRT3_PC2
Pin_hprs__0__PORT EQU 3
Pin_hprs__0__PS EQU CYREG_PRT3_PS
Pin_hprs__0__SHIFT EQU 5
Pin_hprs__DR EQU CYREG_PRT3_DR
Pin_hprs__INTCFG EQU CYREG_PRT3_INTCFG
Pin_hprs__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_hprs__MASK EQU 0x20
Pin_hprs__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_hprs__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_hprs__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_hprs__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_hprs__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_hprs__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_hprs__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_hprs__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_hprs__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_hprs__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_hprs__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_hprs__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_hprs__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_hprs__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_hprs__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_hprs__PC EQU CYREG_PRT3_PC
Pin_hprs__PC2 EQU CYREG_PRT3_PC2
Pin_hprs__PORT EQU 3
Pin_hprs__PS EQU CYREG_PRT3_PS
Pin_hprs__SHIFT EQU 5

/* isr_BTNS */
isr_BTNS__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_BTNS__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_BTNS__INTC_MASK EQU 0x02
isr_BTNS__INTC_NUMBER EQU 1
isr_BTNS__INTC_PRIOR_MASK EQU 0xC000
isr_BTNS__INTC_PRIOR_NUM EQU 3
isr_BTNS__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_BTNS__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_BTNS__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Pin_out_HP */
Pin_out_HP__0__DM__MASK EQU 0x38
Pin_out_HP__0__DM__SHIFT EQU 3
Pin_out_HP__0__DR EQU CYREG_PRT2_DR
Pin_out_HP__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_out_HP__0__HSIOM_MASK EQU 0x000000F0
Pin_out_HP__0__HSIOM_SHIFT EQU 4
Pin_out_HP__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_out_HP__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_out_HP__0__MASK EQU 0x02
Pin_out_HP__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_out_HP__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_out_HP__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_out_HP__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_out_HP__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_out_HP__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_out_HP__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_out_HP__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_out_HP__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_out_HP__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_out_HP__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_out_HP__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_out_HP__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_out_HP__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_out_HP__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_out_HP__0__PC EQU CYREG_PRT2_PC
Pin_out_HP__0__PC2 EQU CYREG_PRT2_PC2
Pin_out_HP__0__PORT EQU 2
Pin_out_HP__0__PS EQU CYREG_PRT2_PS
Pin_out_HP__0__SHIFT EQU 1
Pin_out_HP__DR EQU CYREG_PRT2_DR
Pin_out_HP__INTCFG EQU CYREG_PRT2_INTCFG
Pin_out_HP__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_out_HP__MASK EQU 0x02
Pin_out_HP__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_out_HP__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_out_HP__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_out_HP__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_out_HP__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_out_HP__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_out_HP__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_out_HP__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_out_HP__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_out_HP__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_out_HP__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_out_HP__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_out_HP__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_out_HP__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_out_HP__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_out_HP__PC EQU CYREG_PRT2_PC
Pin_out_HP__PC2 EQU CYREG_PRT2_PC2
Pin_out_HP__PORT EQU 2
Pin_out_HP__PS EQU CYREG_PRT2_PS
Pin_out_HP__SHIFT EQU 1

/* Pin_out_LP */
Pin_out_LP__0__DM__MASK EQU 0x07
Pin_out_LP__0__DM__SHIFT EQU 0
Pin_out_LP__0__DR EQU CYREG_PRT2_DR
Pin_out_LP__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_out_LP__0__HSIOM_MASK EQU 0x0000000F
Pin_out_LP__0__HSIOM_SHIFT EQU 0
Pin_out_LP__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_out_LP__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_out_LP__0__MASK EQU 0x01
Pin_out_LP__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_out_LP__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_out_LP__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_out_LP__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_out_LP__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_out_LP__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_out_LP__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_out_LP__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_out_LP__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_out_LP__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_out_LP__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_out_LP__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_out_LP__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_out_LP__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_out_LP__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_out_LP__0__PC EQU CYREG_PRT2_PC
Pin_out_LP__0__PC2 EQU CYREG_PRT2_PC2
Pin_out_LP__0__PORT EQU 2
Pin_out_LP__0__PS EQU CYREG_PRT2_PS
Pin_out_LP__0__SHIFT EQU 0
Pin_out_LP__DR EQU CYREG_PRT2_DR
Pin_out_LP__INTCFG EQU CYREG_PRT2_INTCFG
Pin_out_LP__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_out_LP__MASK EQU 0x01
Pin_out_LP__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_out_LP__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_out_LP__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_out_LP__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_out_LP__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_out_LP__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_out_LP__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_out_LP__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_out_LP__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_out_LP__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_out_LP__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_out_LP__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_out_LP__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_out_LP__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_out_LP__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_out_LP__PC EQU CYREG_PRT2_PC
Pin_out_LP__PC2 EQU CYREG_PRT2_PC2
Pin_out_LP__PORT EQU 2
Pin_out_LP__PS EQU CYREG_PRT2_PS
Pin_out_LP__SHIFT EQU 0

/* Pin_out_V1 */
Pin_out_V1__0__DM__MASK EQU 0x1C0
Pin_out_V1__0__DM__SHIFT EQU 6
Pin_out_V1__0__DR EQU CYREG_PRT2_DR
Pin_out_V1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_out_V1__0__HSIOM_MASK EQU 0x00000F00
Pin_out_V1__0__HSIOM_SHIFT EQU 8
Pin_out_V1__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_out_V1__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_out_V1__0__MASK EQU 0x04
Pin_out_V1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_out_V1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_out_V1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_out_V1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_out_V1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_out_V1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_out_V1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_out_V1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_out_V1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_out_V1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_out_V1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_out_V1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_out_V1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_out_V1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_out_V1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_out_V1__0__PC EQU CYREG_PRT2_PC
Pin_out_V1__0__PC2 EQU CYREG_PRT2_PC2
Pin_out_V1__0__PORT EQU 2
Pin_out_V1__0__PS EQU CYREG_PRT2_PS
Pin_out_V1__0__SHIFT EQU 2
Pin_out_V1__DR EQU CYREG_PRT2_DR
Pin_out_V1__INTCFG EQU CYREG_PRT2_INTCFG
Pin_out_V1__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_out_V1__MASK EQU 0x04
Pin_out_V1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_out_V1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_out_V1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_out_V1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_out_V1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_out_V1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_out_V1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_out_V1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_out_V1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_out_V1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_out_V1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_out_V1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_out_V1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_out_V1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_out_V1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_out_V1__PC EQU CYREG_PRT2_PC
Pin_out_V1__PC2 EQU CYREG_PRT2_PC2
Pin_out_V1__PORT EQU 2
Pin_out_V1__PS EQU CYREG_PRT2_PS
Pin_out_V1__SHIFT EQU 2

/* Pin_out_V2 */
Pin_out_V2__0__DM__MASK EQU 0xE00
Pin_out_V2__0__DM__SHIFT EQU 9
Pin_out_V2__0__DR EQU CYREG_PRT2_DR
Pin_out_V2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_out_V2__0__HSIOM_MASK EQU 0x0000F000
Pin_out_V2__0__HSIOM_SHIFT EQU 12
Pin_out_V2__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_out_V2__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_out_V2__0__MASK EQU 0x08
Pin_out_V2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_out_V2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_out_V2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_out_V2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_out_V2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_out_V2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_out_V2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_out_V2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_out_V2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_out_V2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_out_V2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_out_V2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_out_V2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_out_V2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_out_V2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_out_V2__0__PC EQU CYREG_PRT2_PC
Pin_out_V2__0__PC2 EQU CYREG_PRT2_PC2
Pin_out_V2__0__PORT EQU 2
Pin_out_V2__0__PS EQU CYREG_PRT2_PS
Pin_out_V2__0__SHIFT EQU 3
Pin_out_V2__DR EQU CYREG_PRT2_DR
Pin_out_V2__INTCFG EQU CYREG_PRT2_INTCFG
Pin_out_V2__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_out_V2__MASK EQU 0x08
Pin_out_V2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_out_V2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_out_V2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_out_V2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_out_V2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_out_V2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_out_V2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_out_V2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_out_V2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_out_V2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_out_V2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_out_V2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_out_V2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_out_V2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_out_V2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_out_V2__PC EQU CYREG_PRT2_PC
Pin_out_V2__PC2 EQU CYREG_PRT2_PC2
Pin_out_V2__PORT EQU 2
Pin_out_V2__PS EQU CYREG_PRT2_PS
Pin_out_V2__SHIFT EQU 3

/* Pin_thermo */
Pin_thermo__0__DM__MASK EQU 0x38
Pin_thermo__0__DM__SHIFT EQU 3
Pin_thermo__0__DR EQU CYREG_PRT3_DR
Pin_thermo__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_thermo__0__HSIOM_MASK EQU 0x000000F0
Pin_thermo__0__HSIOM_SHIFT EQU 4
Pin_thermo__0__INTCFG EQU CYREG_PRT3_INTCFG
Pin_thermo__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_thermo__0__MASK EQU 0x02
Pin_thermo__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
Pin_thermo__0__OUT_SEL_SHIFT EQU 2
Pin_thermo__0__OUT_SEL_VAL EQU 3
Pin_thermo__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_thermo__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_thermo__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_thermo__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_thermo__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_thermo__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_thermo__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_thermo__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_thermo__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_thermo__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_thermo__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_thermo__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_thermo__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_thermo__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_thermo__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_thermo__0__PC EQU CYREG_PRT3_PC
Pin_thermo__0__PC2 EQU CYREG_PRT3_PC2
Pin_thermo__0__PORT EQU 3
Pin_thermo__0__PS EQU CYREG_PRT3_PS
Pin_thermo__0__SHIFT EQU 1
Pin_thermo__DR EQU CYREG_PRT3_DR
Pin_thermo__INTCFG EQU CYREG_PRT3_INTCFG
Pin_thermo__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_thermo__MASK EQU 0x02
Pin_thermo__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_thermo__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_thermo__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_thermo__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_thermo__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_thermo__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_thermo__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_thermo__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_thermo__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_thermo__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_thermo__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_thermo__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_thermo__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_thermo__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_thermo__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_thermo__PC EQU CYREG_PRT3_PC
Pin_thermo__PC2 EQU CYREG_PRT3_PC2
Pin_thermo__PORT EQU 3
Pin_thermo__PS EQU CYREG_PRT3_PS
Pin_thermo__SHIFT EQU 1

/* Pin_out_ABN */
Pin_out_ABN__0__DM__MASK EQU 0xE00000
Pin_out_ABN__0__DM__SHIFT EQU 21
Pin_out_ABN__0__DR EQU CYREG_PRT2_DR
Pin_out_ABN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_out_ABN__0__HSIOM_MASK EQU 0xF0000000
Pin_out_ABN__0__HSIOM_SHIFT EQU 28
Pin_out_ABN__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_out_ABN__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_out_ABN__0__MASK EQU 0x80
Pin_out_ABN__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_out_ABN__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_out_ABN__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_out_ABN__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_out_ABN__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_out_ABN__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_out_ABN__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_out_ABN__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_out_ABN__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_out_ABN__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_out_ABN__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_out_ABN__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_out_ABN__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_out_ABN__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_out_ABN__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_out_ABN__0__PC EQU CYREG_PRT2_PC
Pin_out_ABN__0__PC2 EQU CYREG_PRT2_PC2
Pin_out_ABN__0__PORT EQU 2
Pin_out_ABN__0__PS EQU CYREG_PRT2_PS
Pin_out_ABN__0__SHIFT EQU 7
Pin_out_ABN__DR EQU CYREG_PRT2_DR
Pin_out_ABN__INTCFG EQU CYREG_PRT2_INTCFG
Pin_out_ABN__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_out_ABN__MASK EQU 0x80
Pin_out_ABN__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_out_ABN__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_out_ABN__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_out_ABN__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_out_ABN__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_out_ABN__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_out_ABN__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_out_ABN__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_out_ABN__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_out_ABN__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_out_ABN__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_out_ABN__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_out_ABN__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_out_ABN__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_out_ABN__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_out_ABN__PC EQU CYREG_PRT2_PC
Pin_out_ABN__PC2 EQU CYREG_PRT2_PC2
Pin_out_ABN__PORT EQU 2
Pin_out_ABN__PS EQU CYREG_PRT2_PS
Pin_out_ABN__SHIFT EQU 7

/* Pin_out_STOP */
Pin_out_STOP__0__DM__MASK EQU 0x38000
Pin_out_STOP__0__DM__SHIFT EQU 15
Pin_out_STOP__0__DR EQU CYREG_PRT2_DR
Pin_out_STOP__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_out_STOP__0__HSIOM_MASK EQU 0x00F00000
Pin_out_STOP__0__HSIOM_SHIFT EQU 20
Pin_out_STOP__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_out_STOP__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_out_STOP__0__MASK EQU 0x20
Pin_out_STOP__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_out_STOP__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_out_STOP__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_out_STOP__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_out_STOP__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_out_STOP__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_out_STOP__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_out_STOP__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_out_STOP__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_out_STOP__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_out_STOP__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_out_STOP__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_out_STOP__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_out_STOP__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_out_STOP__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_out_STOP__0__PC EQU CYREG_PRT2_PC
Pin_out_STOP__0__PC2 EQU CYREG_PRT2_PC2
Pin_out_STOP__0__PORT EQU 2
Pin_out_STOP__0__PS EQU CYREG_PRT2_PS
Pin_out_STOP__0__SHIFT EQU 5
Pin_out_STOP__DR EQU CYREG_PRT2_DR
Pin_out_STOP__INTCFG EQU CYREG_PRT2_INTCFG
Pin_out_STOP__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_out_STOP__MASK EQU 0x20
Pin_out_STOP__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_out_STOP__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_out_STOP__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_out_STOP__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_out_STOP__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_out_STOP__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_out_STOP__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_out_STOP__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_out_STOP__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_out_STOP__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_out_STOP__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_out_STOP__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_out_STOP__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_out_STOP__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_out_STOP__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_out_STOP__PC EQU CYREG_PRT2_PC
Pin_out_STOP__PC2 EQU CYREG_PRT2_PC2
Pin_out_STOP__PORT EQU 2
Pin_out_STOP__PS EQU CYREG_PRT2_PS
Pin_out_STOP__SHIFT EQU 5

/* Pin_salinity */
Pin_salinity__0__DM__MASK EQU 0x07
Pin_salinity__0__DM__SHIFT EQU 0
Pin_salinity__0__DR EQU CYREG_PRT3_DR
Pin_salinity__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_salinity__0__HSIOM_MASK EQU 0x0000000F
Pin_salinity__0__HSIOM_SHIFT EQU 0
Pin_salinity__0__INTCFG EQU CYREG_PRT3_INTCFG
Pin_salinity__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_salinity__0__MASK EQU 0x01
Pin_salinity__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
Pin_salinity__0__OUT_SEL_SHIFT EQU 0
Pin_salinity__0__OUT_SEL_VAL EQU 3
Pin_salinity__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_salinity__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_salinity__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_salinity__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_salinity__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_salinity__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_salinity__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_salinity__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_salinity__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_salinity__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_salinity__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_salinity__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_salinity__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_salinity__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_salinity__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_salinity__0__PC EQU CYREG_PRT3_PC
Pin_salinity__0__PC2 EQU CYREG_PRT3_PC2
Pin_salinity__0__PORT EQU 3
Pin_salinity__0__PS EQU CYREG_PRT3_PS
Pin_salinity__0__SHIFT EQU 0
Pin_salinity__DR EQU CYREG_PRT3_DR
Pin_salinity__INTCFG EQU CYREG_PRT3_INTCFG
Pin_salinity__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_salinity__MASK EQU 0x01
Pin_salinity__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_salinity__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_salinity__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_salinity__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_salinity__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_salinity__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_salinity__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_salinity__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_salinity__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_salinity__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_salinity__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_salinity__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_salinity__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_salinity__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_salinity__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_salinity__PC EQU CYREG_PRT3_PC
Pin_salinity__PC2 EQU CYREG_PRT3_PC2
Pin_salinity__PORT EQU 3
Pin_salinity__PS EQU CYREG_PRT3_PS
Pin_salinity__SHIFT EQU 0

/* Pin_out_FLUSH */
Pin_out_FLUSH__0__DM__MASK EQU 0x1C0000
Pin_out_FLUSH__0__DM__SHIFT EQU 18
Pin_out_FLUSH__0__DR EQU CYREG_PRT2_DR
Pin_out_FLUSH__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_out_FLUSH__0__HSIOM_MASK EQU 0x0F000000
Pin_out_FLUSH__0__HSIOM_SHIFT EQU 24
Pin_out_FLUSH__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_out_FLUSH__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_out_FLUSH__0__MASK EQU 0x40
Pin_out_FLUSH__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_out_FLUSH__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_out_FLUSH__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_out_FLUSH__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_out_FLUSH__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_out_FLUSH__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_out_FLUSH__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_out_FLUSH__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_out_FLUSH__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_out_FLUSH__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_out_FLUSH__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_out_FLUSH__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_out_FLUSH__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_out_FLUSH__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_out_FLUSH__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_out_FLUSH__0__PC EQU CYREG_PRT2_PC
Pin_out_FLUSH__0__PC2 EQU CYREG_PRT2_PC2
Pin_out_FLUSH__0__PORT EQU 2
Pin_out_FLUSH__0__PS EQU CYREG_PRT2_PS
Pin_out_FLUSH__0__SHIFT EQU 6
Pin_out_FLUSH__DR EQU CYREG_PRT2_DR
Pin_out_FLUSH__INTCFG EQU CYREG_PRT2_INTCFG
Pin_out_FLUSH__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_out_FLUSH__MASK EQU 0x40
Pin_out_FLUSH__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_out_FLUSH__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_out_FLUSH__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_out_FLUSH__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_out_FLUSH__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_out_FLUSH__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_out_FLUSH__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_out_FLUSH__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_out_FLUSH__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_out_FLUSH__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_out_FLUSH__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_out_FLUSH__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_out_FLUSH__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_out_FLUSH__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_out_FLUSH__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_out_FLUSH__PC EQU CYREG_PRT2_PC
Pin_out_FLUSH__PC2 EQU CYREG_PRT2_PC2
Pin_out_FLUSH__PORT EQU 2
Pin_out_FLUSH__PS EQU CYREG_PRT2_PS
Pin_out_FLUSH__SHIFT EQU 6

/* Pin_out_START */
Pin_out_START__0__DM__MASK EQU 0x7000
Pin_out_START__0__DM__SHIFT EQU 12
Pin_out_START__0__DR EQU CYREG_PRT2_DR
Pin_out_START__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_out_START__0__HSIOM_MASK EQU 0x000F0000
Pin_out_START__0__HSIOM_SHIFT EQU 16
Pin_out_START__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_out_START__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_out_START__0__MASK EQU 0x10
Pin_out_START__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_out_START__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_out_START__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_out_START__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_out_START__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_out_START__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_out_START__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_out_START__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_out_START__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_out_START__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_out_START__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_out_START__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_out_START__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_out_START__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_out_START__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_out_START__0__PC EQU CYREG_PRT2_PC
Pin_out_START__0__PC2 EQU CYREG_PRT2_PC2
Pin_out_START__0__PORT EQU 2
Pin_out_START__0__PS EQU CYREG_PRT2_PS
Pin_out_START__0__SHIFT EQU 4
Pin_out_START__DR EQU CYREG_PRT2_DR
Pin_out_START__INTCFG EQU CYREG_PRT2_INTCFG
Pin_out_START__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_out_START__MASK EQU 0x10
Pin_out_START__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_out_START__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_out_START__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_out_START__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_out_START__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_out_START__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_out_START__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_out_START__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_out_START__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_out_START__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_out_START__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_out_START__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_out_START__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_out_START__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_out_START__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_out_START__PC EQU CYREG_PRT2_PC
Pin_out_START__PC2 EQU CYREG_PRT2_PC2
Pin_out_START__PORT EQU 2
Pin_out_START__PS EQU CYREG_PRT2_PS
Pin_out_START__SHIFT EQU 4

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
