# Open EDA/IP 한국어화 프로젝트

## Tools
- [ ] [Chisel](https://www.chisel-lang.org/docs) 
- [x] [Chipyard](https://chipyard.readthedocs.io/en/latest/index.html) [\(kr-v1.12.2\)](https://github.com/ParkDongho/chipyard/blob/docs-kr-1.12.2/docs/index.rst)
- [ ] [Firesim](https://docs.fires.im/en/latest/)
- [ ] [DSAGEN](https://dsa-framework.readthedocs.io/en/latest/)
- [ ] [AutoSA](https://autosa.readthedocs.io/en/latest/)


## IP
- [ ] Rocket
- [ ] [Boom](https://docs.boom-core.org/en/latest/)
- [ ] [Constellation](https://constellation.readthedocs.io/en/latest/)
- [ ] [Ibex](https://ibex-core.readthedocs.io/en/latest/)
- [x] [GEMMINI](https://github.com/ucb-bar/gemmini/blob/master/README.md) [\(kr-v0.7.1\)](https://github.com/ParkDongho/gemmini/tree/docs-kr-0.7.1)


## Standard
- [ ] [RISC-V ISA Standard](https://github.com/riscv/riscv-isa-manual) [\(kr-v20240411-DRAFT\)](https://github.com/ParkDongho/riscv-isa-manual/tree/docs-kr-v20240411-DRAFT)
- [ ] [TileLink Standard](https://www.sifive.com/document-file/tilelink-spec-1.9.3)

## Compiler
- [ ] [MLIR](https://mlir.llvm.org/)
- [ ] [LLVM](https://llvm.org/docs/)
- [ ] TVM
- [ ] [CIRCT]()
- [ ] [Calyx](https://calyxir.org/)
- [ ] [libisl](https://libisl.sourceforge.io/user.html)
- [ ] [polybench]() [\(kr-v4.1\)](https://github.com/ParkDongho/polybench/tree/master/polybench-doc)
- [ ] [polly]()
