INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado designs/Full_Subtractor_Sampad/Full_Subtractor_Sampad.srcs/sources_1/new/full_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado designs/Full_Subtractor_Sampad/Full_Subtractor_Sampad.srcs/sim_1/new/fullsubtractor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullsubtractor_tb
