/*
 * Copyright (c) 2021 ZEKU Technology(Shanghai) Corp.,Ltd, all rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without modification,
 * are permitted provided that the following conditions are met:
 * 1. Redistributions of source code must retain the above copyright notice,
      this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright notice,
 *    this list of conditions and the following disclaimer in the documentation
 *    and/or other materials provided with the distribution.
 * 3. Neither the name of the copyright holder nor the names of its contributors
 *    may be used to endorse or promote products derived from this software without
 *    specific prior written permission.
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
 * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 * Basecode Created :        2021/05/01 Author: wangqinyuan@zeku.com
 *
 */

#define DEBUG
#include <linux/slab.h>
#include <linux/delay.h>
#include <linux/mmc/host.h>
#include <linux/mmc/core.h>
#include <linux/mmc/card.h>
#include <linux/mmc/sdio_func.h>
#include <linux/mmc/sd.h>
#include <linux/mmc/mmc.h>
#include <linux/mmc/sdio_ids.h>

#include <linux/mmc/sdio.h>
#include <linux/platform_device.h>

#include "../../explorer/include/main.h"
#include "../../explorer/include/sdio_pi.h"
#include "../../explorer/include/ap_boot.h"
#include "../include/slt_sdio_pi.h"
#include "../include/slt.h"


#define FUNCNUM_0	0
#define FUNCNUM_1	1
#define ZK_READ		0x0
#define ZK_WRITE	0x1

typedef struct {
	unsigned int sdio_reg;	/*associate this reg with standard definition in sdio.h*/
	unsigned int funcnum;
	unsigned int offset;
	unsigned int val; /*default value after power up or reset*/
	unsigned int msk_rw;
	unsigned int msk_ro;
	unsigned int msk_wo;
} zk_sdio_reg_t;

zk_sdio_reg_t zk_sdio_fn0_regs[] = {
	{ZK_SDIO_CCCR_CCCR, 0x0, 0x00, 0x42, 0x00, 0xff, 0x00},
	{ZK_SDIO_CCCR_SD,   0x0, 0x01, 0x03, 0x00, 0x0f, 0x00},
//	{ZK_SDIO_CCCR_IOEx, 0x0, 0x02, 0x00, 0xfe, 0x00, 0x00},
//	{ZK_SDIO_CCCR_IORx, 0x0, 0x03, 0x00, 0x00, 0xfe, 0x00},
//	{ZK_SDIO_CCCR_IENx, 0x0, 0x04, 0x00, 0xff, 0x00, 0x00},
//	{ZK_SDIO_CCCR_INTx, 0x0, 0x05, 0x00, 0x00, 0xfe, 0x00},
//	{ZK_SDIO_CCCR_ABORT, 0x0, 0x06, 0x00, 0x00, 0xff, 0x00},
//	{ZK_SDIO_CCCR_IF,   0x0, 0x07, 0x00, 0xa3, 0x40, 0x00},
	{ZK_SDIO_CCCR_CAPS, 0x0, 0x08, 0x03, 0x00, 0x03, 0x00},
	{ZK_SDIO_CCCR_CIS,  0x0, 0x09, 0x00, 0x00, 0xff, 0x00}, /* common CIS pointer (3 bytes) */
	{ZK_SDIO_CCCR_CIS+1, 0x0, 0x0a, 0x80, 0x00, 0xff, 0x00},
	{ZK_SDIO_CCCR_CIS+2, 0x0, 0x0b, 0x00, 0x00, 0xff, 0x00},
//	{ZK_SDIO_CCCR_SUSPEND,	0x0, 0x0c, 0x00, 0x00, 0xff, 0x00},
//	{ZK_SDIO_CCCR_SELx,		0x0, 0x0d, 0x00, 0x00, 0xff, 0x00},
//	{ZK_SDIO_CCCR_EXECx,	0x0, 0x0e, 0x00, 0x00, 0xff, 0x00},
//	{ZK_SDIO_CCCR_READYx,	0x0, 0x0f, 0x00, 0x00, 0xff, 0x00},
	{ZK_SDIO_CCCR_BLKSIZE,  0x0, 0x10, 0x00, 0xff, 0x00, 0x00},
	{ZK_SDIO_CCCR_BLKSIZE1, 0x0, 0x11, 0x00, 0x01, 0x00, 0x00},
//	{ZK_SDIO_CCCR_POWER,	0x0, 0x12, 0x00, 0x02, 0xfd, 0x00},
//	{ZK_SDIO_CCCR_SPEED,	0x0, 0x13, 0x00, 0x0e, 0xf1, 0x00},//??????
//	{ZK_SDIO_CCCR_UHS,		0x0, 0x14, 0x02, 0x00, 0xff, 0x00},
//	{ZK_SDIO_CCCR_DRIVE_STRENGTH, 0x0, 0x15, 0x00, 0x00, 0xff, 0x00},

	{ZK_SDIO_CCCR_FUNC_INTx,	0x0, 0xf0, 0x00, 0x00, 0xff, 0x00},
	{ZK_SDIO_CCCR_FUNC_INTMSKx, 0x0, 0xf1, 0xfe, 0x00, 0xfe, 0x00},
	{ZK_SDIO_CCCR_BACKDOOR1,	0x0, 0xf2, 0x01, 0x00, 0xff, 0x00},
	{ZK_SDIO_CCCR_BACKDOOR2,	0x0, 0xf3, 0x00, 0x00, 0x01, 0x00},

	{ZK_SDIO_FBR_STD_IF_FUNCx(1),	0x0, 0x100, 0x00, 0x00, 0x0f, 0x00},
//	{ZK_SDIO_FBR_STD_IF_EXT_FUNCx(1),0x0, 0x101, 0x00, 0x00, 0xff, 0x00},
	{ZK_SDIO_FBR_POWER_FUNCx(1),	0x0, 0x102, 0x00, 0x02, 0x01, 0x00},
	{ZK_SDIO_FBR_CIS_FUNCx(1),		0x0, 0x109, 0x00, 0x00, 0xff, 0x00}, /* CIS pointer (3 bytes) */
	{ZK_SDIO_FBR_CIS1_FUNCx(1),		0x0, 0x10a, 0x81, 0x00, 0xff, 0x00},
	{ZK_SDIO_FBR_CIS2_FUNCx(1),		0x0, 0x10b, 0x00, 0x00, 0xff, 0x00},
//	{ZK_SDIO_FBR_CSA_FUNCx(1),		0x0, 0x10c, 0x00, 0x00, 0xff, 0x00}, /* CSA pointer (3 bytes) */
//	{ZK_SDIO_FBR_CSA1_FUNCx(1),		0x0, 0x10d, 0x00, 0x00, 0xff, 0x00},
//	{ZK_SDIO_FBR_CSA2_FUNCx(1),		0x0, 0x10e, 0x00, 0x00, 0xff, 0x00},
//	{ZK_SDIO_FBR_CSA_DATA_FUNCx(1),	0x0, 0x10f, 0x00, 0x00, 0xff, 0x00},

	{ZK_SDIO_FBR_BLKSIZE_FUNCx(1),	0x0, 0x110, 0x00, 0xff, 0x00, 0x00}, /* block size (2 bytes) */
	{ZK_SDIO_FBR_BLKSIZE1_FUNCx(1),	0x0, 0x111, 0x00, 0x01, 0xfe, 0x00},
};
int zk_sdio_fn0_regs_num = sizeof(zk_sdio_fn0_regs) / sizeof(zk_sdio_fn0_regs[0]);
zk_sdio_reg_t zk_sdio_fn1_regs[] = {
	{SDIO_FN1R_H2C_INT_EVENT,		0x1, 0x00, 0x00, 0x00, 0xfd, 0x02},
	{SDIO_FN1R_HOST_INT_CLR_SEL,	0x1, 0x01, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_HOST_INT_STSMSK,		0x1, 0x02, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_HOST_INT_STS,		0x1, 0x03, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_HOST_TRANSFER_STS,	0x1, 0x28, 0x00, 0x03, 0xfc, 0x00},
//	{SDIO_FN1R_C2H_INT_EVENT,		0x1, 0x30, 0x00, 0x00, 0xff, 0x00},//???
//	{SDIO_FN1R_CARD_INT_STSMSK,		0x1, 0x34, 0x00, 0x00, 0xff, 0x00},
	{SDIO_FN1R_CARD_INT_STS,		0x1, 0x38, 0x00, 0x00, 0xff, 0x00},
	{SDIO_FN1R_CARD_INT_CLR_SEL,	0x1, 0x3c, 0x00, 0x00, 0xff, 0x00},

	{SDIO_FN1R_DMA_RD_BASE_ADDR0, 0x1, 0x40, 0x00, 0x00, 0xff, 0x00},
	{SDIO_FN1R_DMA_RD_BASE_ADDR1, 0x1, 0x41, 0x00, 0x00, 0xff, 0x00},
	{SDIO_FN1R_DMA_RD_BASE_ADDR2, 0x1, 0x42, 0x00, 0x00, 0xff, 0x00},
	{SDIO_FN1R_DMA_RD_BASE_ADDR3, 0x1, 0x43, 0x00, 0x00, 0xff, 0x00},

	{SDIO_FN1R_DMA_WR_BASE_ADDR0, 0x1, 0x44, 0x00, 0x00, 0xff, 0x00},
	{SDIO_FN1R_DMA_WR_BASE_ADDR1, 0x1, 0x45, 0x00, 0x00, 0xff, 0x00},
	{SDIO_FN1R_DMA_WR_BASE_ADDR2, 0x1, 0x46, 0x00, 0x00, 0xff, 0x00},
	{SDIO_FN1R_DMA_WR_BASE_ADDR3, 0x1, 0x47, 0x00, 0x00, 0xff, 0x00},

//	{SDIO_FN1R_CHIP_REV, 			0x1, 0x5c, 0x00, 0x00, 0xff, 0x00},//???
//	{SDIO_FN1R_SDU_IP_REV_MINOR,	0x1, 0x5e, 0x00, 0x00, 0xff, 0x00},//???
//	{SDIO_FN1R_SDU_IP_REV_MAJOR, 	0x1, 0x5f, 0x00, 0x00, 0xff, 0x00},//???

	/* SDIO_FN1R_OCR 3 bytes*/
//	{SDIO_FN1R_OCR0, 0x1, 0x68, 0x00, 0x00, 0xff, 0x00},
//	{SDIO_FN1R_OCR1, 0x1, 0x69, 0x80, 0x00, 0xff, 0x00},//xxxxx
//	{SDIO_FN1R_OCR2, 0x1, 0x6a, 0xff, 0x00, 0xff, 0x00},//???

	{SDIO_FN1R_CONFIG,			0x1, 0x6b, 0x00, 0x00, 0xff, 0x00},
	{SDIO_FN1R_MISC_CONFIG0,	0x1, 0x6c, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_MISC_CONFIG1,	0x1, 0x6d, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_MISC_CONFIG2,	0x1, 0x6e, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_MISC_CONFIG3,	0x1, 0x6f, 0x00, 0xff, 0x00, 0x00},

#if 0
	{SDIO_FN1R_CARD_TESTBUS0, 0x1, 0x70, 0x40, 0x00, 0xff, 0x00},
	{SDIO_FN1R_CARD_TESTBUS1, 0x1, 0x71, 0x10, 0x00, 0xff, 0x00},//???? 0x10 ??
	{SDIO_FN1R_CARD_TESTBUS2, 0x1, 0x72, 0xf8, 0x00, 0xff, 0x00},
	{SDIO_FN1R_CARD_TESTBUS3, 0x1, 0x73, 0x04, 0x00, 0xff, 0x00},//???? 0x04 ??
#endif

//	{SDIO_FN1R_DMA_ADDR0, 0x1, 0x74, 0x00, 0x00, 0xff, 0x00},
//	{SDIO_FN1R_DMA_ADDR1, 0x1, 0x75, 0x00, 0x00, 0xff, 0x00},
//	{SDIO_FN1R_DMA_ADDR2, 0x1, 0x76, 0x00, 0x00, 0xff, 0x00},
//	{SDIO_FN1R_DMA_ADDR3, 0x1, 0x77, 0x00, 0x00, 0xff, 0x00},

//	{SDIO_FN1R_CARD_ACTINTMSK,	0x74, 0x00, 0x00, 0xff, 0x00},
//	{SDIO_FN1R_CARD_INTSTS,		0x75, 0x00, 0x00, 0xff, 0x00},
//	{SDIO_FN1R_HOST_ACTINTMSK,	0x76, 0x00, 0x00, 0xff, 0x00},
//	{SDIO_FN1R_HOST_INTSTS,		0x77, 0x00, 0x00, 0xff, 0x00},

	/*SDIO_FN1R_SD_IOADDR, 3-bytes */
	{SDIO_FN1R_SD_IOADDR0, 0x1, 0x78, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_SD_IOADDR1, 0x1, 0x79, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_SD_IOADDR2, 0x1, 0x7a, 0x01, 0x01, 0xfe, 0x00},

#if 0
	/*SDIO_FN1R_SOC_CTRL_REG0/1/2/3, 4-bytes */
	{SDIO_FN1R_SOC_CTRL_REG0B0, 0x1, 0x800, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_SOC_CTRL_REG0B1, 0x1, 0x801, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_SOC_CTRL_REG0B2, 0x1, 0x802, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_SOC_CTRL_REG0B3, 0x1, 0x803, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_SOC_CTRL_REG1B0, 0x1, 0x804, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_SOC_CTRL_REG1B1, 0x1, 0x805, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_SOC_CTRL_REG1B2, 0x1, 0x806, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_SOC_CTRL_REG1B3, 0x1, 0x807, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_SOC_CTRL_REG2B0, 0x1, 0x808, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_SOC_CTRL_REG2B1, 0x1, 0x809, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_SOC_CTRL_REG2B2, 0x1, 0x80a, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_SOC_CTRL_REG2B3, 0x1, 0x80b, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_SOC_CTRL_REG3B0, 0x1, 0x80c, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_SOC_CTRL_REG3B1, 0x1, 0x80d, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_SOC_CTRL_REG3B2, 0x1, 0x80e, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_SOC_CTRL_REG3B3, 0x1, 0x80f, 0x00, 0xff, 0x00, 0x00},
	/*SDIO_FN1R_SOC_STS_REG00/1/2/3, 4-bytes*/
	{SDIO_FN1R_SOC_STS_REG0B0, 0x1, 0x810, 0x00, 0x00, 0xff, 0x00},
	{SDIO_FN1R_SOC_STS_REG0B1, 0x1, 0x811, 0x00, 0x00, 0xff, 0x00},
	{SDIO_FN1R_SOC_STS_REG0B2, 0x1, 0x812, 0x00, 0x00, 0xff, 0x00},
	{SDIO_FN1R_SOC_STS_REG0B3, 0x1, 0x813, 0x00, 0x00, 0xff, 0x00},
	{SDIO_FN1R_SOC_STS_REG1B0, 0x1, 0x814, 0x00, 0x00, 0xff, 0x00},
	{SDIO_FN1R_SOC_STS_REG1B1, 0x1, 0x815, 0x00, 0x00, 0xff, 0x00},
	{SDIO_FN1R_SOC_STS_REG1B2, 0x1, 0x816, 0x00, 0x00, 0xff, 0x00},
	{SDIO_FN1R_SOC_STS_REG1B3, 0x1, 0x817, 0x00, 0x00, 0xff, 0x00},
	{SDIO_FN1R_SOC_STS_REG2B0, 0x1, 0x818, 0x00, 0x00, 0xff, 0x00},
	{SDIO_FN1R_SOC_STS_REG2B1, 0x1, 0x819, 0x00, 0x00, 0xff, 0x00},
	{SDIO_FN1R_SOC_STS_REG2B2, 0x1, 0x81a, 0x00, 0x00, 0xff, 0x00},
	{SDIO_FN1R_SOC_STS_REG2B3, 0x1, 0x81b, 0x00, 0x00, 0xff, 0x00},
	{SDIO_FN1R_SOC_STS_REG3B0, 0x1, 0x81c, 0x00, 0x00, 0xff, 0x00},
	{SDIO_FN1R_SOC_STS_REG3B1, 0x1, 0x81d, 0x00, 0x00, 0xff, 0x00},
	{SDIO_FN1R_SOC_STS_REG3B2, 0x1, 0x81e, 0x00, 0x00, 0xff, 0x00},
	{SDIO_FN1R_SOC_STS_REG3B3, 0x1, 0x81f, 0x00, 0x00, 0xff, 0x00},
#endif
	/*SDIO_FN1R_ATU_MATCH_ADDR Register 0-63, 4-bytes*/
#if 0
	{SDIO_FN1R_ATU_MATCH_ADDRB(0), 0x01, 0x900, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(1), 0x01, 0x901, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(2), 0x01, 0x902, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(3), 0x01, 0x903, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(4), 0x01, 0x904, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(5), 0x01, 0x905, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(6), 0x01, 0x906, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(7), 0x01, 0x907, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(8), 0x01, 0x908, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(9), 0x01, 0x909, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(10), 0x01, 0x90A, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(11), 0x01, 0x90B, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(12), 0x01, 0x90C, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(13), 0x01, 0x90D, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(14), 0x01, 0x90E, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(15), 0x01, 0x90F, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(16), 0x01, 0x910, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(17), 0x01, 0x911, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(18), 0x01, 0x912, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(19), 0x01, 0x913, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(20), 0x01, 0x914, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(21), 0x01, 0x915, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(22), 0x01, 0x916, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(23), 0x01, 0x917, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(24), 0x01, 0x918, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(25), 0x01, 0x919, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(26), 0x01, 0x91A, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(27), 0x01, 0x91B, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(28), 0x01, 0x91C, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(29), 0x01, 0x91D, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(30), 0x01, 0x91E, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(31), 0x01, 0x91F, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(32), 0x01, 0x920, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(33), 0x01, 0x921, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(34), 0x01, 0x922, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(35), 0x01, 0x923, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(36), 0x01, 0x924, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(37), 0x01, 0x925, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(38), 0x01, 0x926, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(39), 0x01, 0x927, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(40), 0x01, 0x928, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(41), 0x01, 0x929, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(42), 0x01, 0x92A, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(43), 0x01, 0x92B, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(44), 0x01, 0x92C, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(45), 0x01, 0x92D, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(46), 0x01, 0x92E, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(47), 0x01, 0x92F, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(48), 0x01, 0x930, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(49), 0x01, 0x931, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(50), 0x01, 0x932, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(51), 0x01, 0x933, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(52), 0x01, 0x934, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(53), 0x01, 0x935, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(54), 0x01, 0x936, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(55), 0x01, 0x937, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(56), 0x01, 0x938, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(57), 0x01, 0x939, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(58), 0x01, 0x93A, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(59), 0x01, 0x93B, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(60), 0x01, 0x93C, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(61), 0x01, 0x93D, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(62), 0x01, 0x93E, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(63), 0x01, 0x93F, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(64), 0x01, 0x940, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(65), 0x01, 0x941, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(66), 0x01, 0x942, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(67), 0x01, 0x943, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(68), 0x01, 0x944, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(69), 0x01, 0x945, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(70), 0x01, 0x946, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(71), 0x01, 0x947, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(72), 0x01, 0x948, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(73), 0x01, 0x949, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(74), 0x01, 0x94A, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(75), 0x01, 0x94B, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(76), 0x01, 0x94C, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(77), 0x01, 0x94D, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(78), 0x01, 0x94E, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(79), 0x01, 0x94F, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(80), 0x01, 0x950, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(81), 0x01, 0x951, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(82), 0x01, 0x952, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(83), 0x01, 0x953, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(84), 0x01, 0x954, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(85), 0x01, 0x955, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(86), 0x01, 0x956, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(87), 0x01, 0x957, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(88), 0x01, 0x958, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(89), 0x01, 0x959, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(90), 0x01, 0x95A, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(91), 0x01, 0x95B, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(92), 0x01, 0x95C, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(93), 0x01, 0x95D, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(94), 0x01, 0x95E, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(95), 0x01, 0x95F, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(96), 0x01, 0x960, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(97), 0x01, 0x961, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(98), 0x01, 0x962, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(99), 0x01, 0x963, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(100), 0x01, 0x964, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(101), 0x01, 0x965, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(102), 0x01, 0x966, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(103), 0x01, 0x967, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(104), 0x01, 0x968, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(105), 0x01, 0x969, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(106), 0x01, 0x96A, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(107), 0x01, 0x96B, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(108), 0x01, 0x96C, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(109), 0x01, 0x96D, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(110), 0x01, 0x96E, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(111), 0x01, 0x96F, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(112), 0x01, 0x970, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(113), 0x01, 0x971, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(114), 0x01, 0x972, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(115), 0x01, 0x973, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(116), 0x01, 0x974, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(117), 0x01, 0x975, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(118), 0x01, 0x976, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(119), 0x01, 0x977, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(120), 0x01, 0x978, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(121), 0x01, 0x979, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(122), 0x01, 0x97A, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(123), 0x01, 0x97B, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(124), 0x01, 0x97C, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(125), 0x01, 0x97D, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(126), 0x01, 0x97E, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(127), 0x01, 0x97F, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(128), 0x01, 0x980, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(129), 0x01, 0x981, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(130), 0x01, 0x982, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(131), 0x01, 0x983, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(132), 0x01, 0x984, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(133), 0x01, 0x985, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(134), 0x01, 0x986, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(135), 0x01, 0x987, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(136), 0x01, 0x988, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(137), 0x01, 0x989, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(138), 0x01, 0x98A, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(139), 0x01, 0x98B, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(140), 0x01, 0x98C, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(141), 0x01, 0x98D, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(142), 0x01, 0x98E, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(143), 0x01, 0x98F, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(144), 0x01, 0x990, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(145), 0x01, 0x991, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(146), 0x01, 0x992, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(147), 0x01, 0x993, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(148), 0x01, 0x994, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(149), 0x01, 0x995, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(150), 0x01, 0x996, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(151), 0x01, 0x997, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(152), 0x01, 0x998, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(153), 0x01, 0x999, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(154), 0x01, 0x99A, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(155), 0x01, 0x99B, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(156), 0x01, 0x99C, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(157), 0x01, 0x99D, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(158), 0x01, 0x99E, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(159), 0x01, 0x99F, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(160), 0x01, 0x9A0, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(161), 0x01, 0x9A1, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(162), 0x01, 0x9A2, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(163), 0x01, 0x9A3, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(164), 0x01, 0x9A4, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(165), 0x01, 0x9A5, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(166), 0x01, 0x9A6, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(167), 0x01, 0x9A7, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(168), 0x01, 0x9A8, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(169), 0x01, 0x9A9, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(170), 0x01, 0x9AA, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(171), 0x01, 0x9AB, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(172), 0x01, 0x9AC, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(173), 0x01, 0x9AD, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(174), 0x01, 0x9AE, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(175), 0x01, 0x9AF, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(176), 0x01, 0x9B0, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(177), 0x01, 0x9B1, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(178), 0x01, 0x9B2, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(179), 0x01, 0x9B3, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(180), 0x01, 0x9B4, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(181), 0x01, 0x9B5, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(182), 0x01, 0x9B6, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(183), 0x01, 0x9B7, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(184), 0x01, 0x9B8, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(185), 0x01, 0x9B9, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(186), 0x01, 0x9BA, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(187), 0x01, 0x9BB, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(188), 0x01, 0x9BC, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(189), 0x01, 0x9BD, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(190), 0x01, 0x9BE, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(191), 0x01, 0x9BF, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(192), 0x01, 0x9C0, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(193), 0x01, 0x9C1, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(194), 0x01, 0x9C2, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(195), 0x01, 0x9C3, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(196), 0x01, 0x9C4, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(197), 0x01, 0x9C5, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(198), 0x01, 0x9C6, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(199), 0x01, 0x9C7, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(200), 0x01, 0x9C8, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(201), 0x01, 0x9C9, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(202), 0x01, 0x9CA, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(203), 0x01, 0x9CB, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(204), 0x01, 0x9CC, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(205), 0x01, 0x9CD, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(206), 0x01, 0x9CE, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(207), 0x01, 0x9CF, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(208), 0x01, 0x9D0, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(209), 0x01, 0x9D1, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(210), 0x01, 0x9D2, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(211), 0x01, 0x9D3, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(212), 0x01, 0x9D4, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(213), 0x01, 0x9D5, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(214), 0x01, 0x9D6, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(215), 0x01, 0x9D7, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(216), 0x01, 0x9D8, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(217), 0x01, 0x9D9, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(218), 0x01, 0x9DA, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(219), 0x01, 0x9DB, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(220), 0x01, 0x9DC, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(221), 0x01, 0x9DD, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(222), 0x01, 0x9DE, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(223), 0x01, 0x9DF, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(224), 0x01, 0x9E0, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(225), 0x01, 0x9E1, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(226), 0x01, 0x9E2, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(227), 0x01, 0x9E3, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(228), 0x01, 0x9E4, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(229), 0x01, 0x9E5, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(230), 0x01, 0x9E6, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(231), 0x01, 0x9E7, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(232), 0x01, 0x9E8, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(233), 0x01, 0x9E9, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(234), 0x01, 0x9EA, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(235), 0x01, 0x9EB, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(236), 0x01, 0x9EC, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(237), 0x01, 0x9ED, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(238), 0x01, 0x9EE, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(239), 0x01, 0x9EF, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(240), 0x01, 0x9F0, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(241), 0x01, 0x9F1, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(242), 0x01, 0x9F2, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(243), 0x01, 0x9F3, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(244), 0x01, 0x9F4, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(245), 0x01, 0x9F5, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(246), 0x01, 0x9F6, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(247), 0x01, 0x9F7, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(248), 0x01, 0x9F8, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(249), 0x01, 0x9F9, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(250), 0x01, 0x9FA, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(251), 0x01, 0x9FB, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(252), 0x01, 0x9FC, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(253), 0x01, 0x9FD, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(254), 0x01, 0x9FE, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_MATCH_ADDRB(255), 0x01, 0x9FF, 0x00, 0xff, 0x00, 0x00},

	{SDIO_FN1R_ATU_REMAP_ADDRB(0), 0x01, 0xA00, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(1), 0x01, 0xA01, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(2), 0x01, 0xA02, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(3), 0x01, 0xA03, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(4), 0x01, 0xA04, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(5), 0x01, 0xA05, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(6), 0x01, 0xA06, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(7), 0x01, 0xA07, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(8), 0x01, 0xA08, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(9), 0x01, 0xA09, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(10), 0x01, 0xA0A, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(11), 0x01, 0xA0B, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(12), 0x01, 0xA0C, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(13), 0x01, 0xA0D, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(14), 0x01, 0xA0E, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(15), 0x01, 0xA0F, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(16), 0x01, 0xA10, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(17), 0x01, 0xA11, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(18), 0x01, 0xA12, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(19), 0x01, 0xA13, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(20), 0x01, 0xA14, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(21), 0x01, 0xA15, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(22), 0x01, 0xA16, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(23), 0x01, 0xA17, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(24), 0x01, 0xA18, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(25), 0x01, 0xA19, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(26), 0x01, 0xA1A, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(27), 0x01, 0xA1B, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(28), 0x01, 0xA1C, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(29), 0x01, 0xA1D, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(30), 0x01, 0xA1E, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(31), 0x01, 0xA1F, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(32), 0x01, 0xA20, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(33), 0x01, 0xA21, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(34), 0x01, 0xA22, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(35), 0x01, 0xA23, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(36), 0x01, 0xA24, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(37), 0x01, 0xA25, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(38), 0x01, 0xA26, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(39), 0x01, 0xA27, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(40), 0x01, 0xA28, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(41), 0x01, 0xA29, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(42), 0x01, 0xA2A, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(43), 0x01, 0xA2B, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(44), 0x01, 0xA2C, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(45), 0x01, 0xA2D, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(46), 0x01, 0xA2E, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(47), 0x01, 0xA2F, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(48), 0x01, 0xA30, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(49), 0x01, 0xA31, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(50), 0x01, 0xA32, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(51), 0x01, 0xA33, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(52), 0x01, 0xA34, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(53), 0x01, 0xA35, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(54), 0x01, 0xA36, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(55), 0x01, 0xA37, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(56), 0x01, 0xA38, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(57), 0x01, 0xA39, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(58), 0x01, 0xA3A, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(59), 0x01, 0xA3B, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(60), 0x01, 0xA3C, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(61), 0x01, 0xA3D, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(62), 0x01, 0xA3E, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(63), 0x01, 0xA3F, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(64), 0x01, 0xA40, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(65), 0x01, 0xA41, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(66), 0x01, 0xA42, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(67), 0x01, 0xA43, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(68), 0x01, 0xA44, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(69), 0x01, 0xA45, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(70), 0x01, 0xA46, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(71), 0x01, 0xA47, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(72), 0x01, 0xA48, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(73), 0x01, 0xA49, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(74), 0x01, 0xA4A, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(75), 0x01, 0xA4B, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(76), 0x01, 0xA4C, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(77), 0x01, 0xA4D, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(78), 0x01, 0xA4E, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(79), 0x01, 0xA4F, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(80), 0x01, 0xA50, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(81), 0x01, 0xA51, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(82), 0x01, 0xA52, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(83), 0x01, 0xA53, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(84), 0x01, 0xA54, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(85), 0x01, 0xA55, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(86), 0x01, 0xA56, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(87), 0x01, 0xA57, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(88), 0x01, 0xA58, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(89), 0x01, 0xA59, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(90), 0x01, 0xA5A, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(91), 0x01, 0xA5B, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(92), 0x01, 0xA5C, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(93), 0x01, 0xA5D, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(94), 0x01, 0xA5E, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(95), 0x01, 0xA5F, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(96), 0x01, 0xA60, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(97), 0x01, 0xA61, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(98), 0x01, 0xA62, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(99), 0x01, 0xA63, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(100), 0x01, 0xA64, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(101), 0x01, 0xA65, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(102), 0x01, 0xA66, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(103), 0x01, 0xA67, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(104), 0x01, 0xA68, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(105), 0x01, 0xA69, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(106), 0x01, 0xA6A, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(107), 0x01, 0xA6B, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(108), 0x01, 0xA6C, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(109), 0x01, 0xA6D, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(110), 0x01, 0xA6E, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(111), 0x01, 0xA6F, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(112), 0x01, 0xA70, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(113), 0x01, 0xA71, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(114), 0x01, 0xA72, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(115), 0x01, 0xA73, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(116), 0x01, 0xA74, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(117), 0x01, 0xA75, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(118), 0x01, 0xA76, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(119), 0x01, 0xA77, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(120), 0x01, 0xA78, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(121), 0x01, 0xA79, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(122), 0x01, 0xA7A, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(123), 0x01, 0xA7B, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(124), 0x01, 0xA7C, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(125), 0x01, 0xA7D, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(126), 0x01, 0xA7E, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(127), 0x01, 0xA7F, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(128), 0x01, 0xA80, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(129), 0x01, 0xA81, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(130), 0x01, 0xA82, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(131), 0x01, 0xA83, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(132), 0x01, 0xA84, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(133), 0x01, 0xA85, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(134), 0x01, 0xA86, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(135), 0x01, 0xA87, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(136), 0x01, 0xA88, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(137), 0x01, 0xA89, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(138), 0x01, 0xA8A, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(139), 0x01, 0xA8B, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(140), 0x01, 0xA8C, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(141), 0x01, 0xA8D, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(142), 0x01, 0xA8E, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(143), 0x01, 0xA8F, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(144), 0x01, 0xA90, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(145), 0x01, 0xA91, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(146), 0x01, 0xA92, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(147), 0x01, 0xA93, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(148), 0x01, 0xA94, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(149), 0x01, 0xA95, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(150), 0x01, 0xA96, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(151), 0x01, 0xA97, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(152), 0x01, 0xA98, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(153), 0x01, 0xA99, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(154), 0x01, 0xA9A, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(155), 0x01, 0xA9B, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(156), 0x01, 0xA9C, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(157), 0x01, 0xA9D, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(158), 0x01, 0xA9E, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(159), 0x01, 0xA9F, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(160), 0x01, 0xAA0, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(161), 0x01, 0xAA1, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(162), 0x01, 0xAA2, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(163), 0x01, 0xAA3, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(164), 0x01, 0xAA4, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(165), 0x01, 0xAA5, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(166), 0x01, 0xAA6, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(167), 0x01, 0xAA7, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(168), 0x01, 0xAA8, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(169), 0x01, 0xAA9, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(170), 0x01, 0xAAA, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(171), 0x01, 0xAAB, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(172), 0x01, 0xAAC, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(173), 0x01, 0xAAD, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(174), 0x01, 0xAAE, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(175), 0x01, 0xAAF, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(176), 0x01, 0xAB0, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(177), 0x01, 0xAB1, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(178), 0x01, 0xAB2, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(179), 0x01, 0xAB3, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(180), 0x01, 0xAB4, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(181), 0x01, 0xAB5, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(182), 0x01, 0xAB6, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(183), 0x01, 0xAB7, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(184), 0x01, 0xAB8, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(185), 0x01, 0xAB9, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(186), 0x01, 0xABA, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(187), 0x01, 0xABB, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(188), 0x01, 0xABC, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(189), 0x01, 0xABD, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(190), 0x01, 0xABE, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(191), 0x01, 0xABF, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(192), 0x01, 0xAC0, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(193), 0x01, 0xAC1, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(194), 0x01, 0xAC2, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(195), 0x01, 0xAC3, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(196), 0x01, 0xAC4, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(197), 0x01, 0xAC5, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(198), 0x01, 0xAC6, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(199), 0x01, 0xAC7, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(200), 0x01, 0xAC8, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(201), 0x01, 0xAC9, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(202), 0x01, 0xACA, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(203), 0x01, 0xACB, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(204), 0x01, 0xACC, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(205), 0x01, 0xACD, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(206), 0x01, 0xACE, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(207), 0x01, 0xACF, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(208), 0x01, 0xAD0, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(209), 0x01, 0xAD1, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(210), 0x01, 0xAD2, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(211), 0x01, 0xAD3, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(212), 0x01, 0xAD4, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(213), 0x01, 0xAD5, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(214), 0x01, 0xAD6, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(215), 0x01, 0xAD7, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(216), 0x01, 0xAD8, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(217), 0x01, 0xAD9, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(218), 0x01, 0xADA, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(219), 0x01, 0xADB, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(220), 0x01, 0xADC, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(221), 0x01, 0xADD, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(222), 0x01, 0xADE, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(223), 0x01, 0xADF, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(224), 0x01, 0xAE0, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(225), 0x01, 0xAE1, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(226), 0x01, 0xAE2, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(227), 0x01, 0xAE3, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(228), 0x01, 0xAE4, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(229), 0x01, 0xAE5, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(230), 0x01, 0xAE6, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(231), 0x01, 0xAE7, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(232), 0x01, 0xAE8, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(233), 0x01, 0xAE9, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(234), 0x01, 0xAEA, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(235), 0x01, 0xAEB, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(236), 0x01, 0xAEC, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(237), 0x01, 0xAED, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(238), 0x01, 0xAEE, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(239), 0x01, 0xAEF, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(240), 0x01, 0xAF0, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(241), 0x01, 0xAF1, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(242), 0x01, 0xAF2, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(243), 0x01, 0xAF3, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(244), 0x01, 0xAF4, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(245), 0x01, 0xAF5, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(246), 0x01, 0xAF6, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(247), 0x01, 0xAF7, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(248), 0x01, 0xAF8, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(249), 0x01, 0xAF9, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(250), 0x01, 0xAFA, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(251), 0x01, 0xAFB, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(252), 0x01, 0xAFC, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(253), 0x01, 0xAFD, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(254), 0x01, 0xAFE, 0x00, 0xff, 0x00, 0x00},
	{SDIO_FN1R_ATU_REMAP_ADDRB(255), 0x01, 0xAFF, 0x00, 0xff, 0x00, 0x00},
#endif
};
int zk_sdio_fn1_regs_num = sizeof(zk_sdio_fn1_regs) / sizeof(zk_sdio_fn1_regs[0]);
/*******************************************************************/
/* ZEKU SDU COMMAND TEST FUNCTIONS                                 */
/* It supports CMD0, CMD3, CMD5, CMD7, CMD15, CMD19, CMD52, CMD53  */
/*******************************************************************/
int zk_sdio_test_card_cmd0(struct mmc_card *card)
{
	int ret = 0;


	return ret;
}

int zk_sdio_test_card_cmd3(struct mmc_card *card)
{
	int ret = 0;


	return ret;
}
int zk_sdio_test_card_cmd5(struct mmc_card *card)
{
	int ret = 0;

	return ret;
}
int zk_sdio_test_card_cmd7(struct mmc_card *card)
{
	int ret = 0;


	return ret;
}

int zk_sdio_test_card_cmd15(struct mmc_card *card)
{
	int ret = 0;


	return ret;
}

int zk_sdio_test_card_cmd19(struct mmc_card *card)
{
	int ret = 0;


	return ret;
}

int zk_sdio_test_card_cmd52(struct mmc_card *card)
{
	int ret = 0;


	return ret;
}

int zk_sdio_test_card_cmd53(struct mmc_card *card)
{
	int ret = 0;

	return ret;
}



/*******************************************************************/
/*  General Reg RW test functions though cmd52                     */
/*******************************************************************/
/**
 *	zk_sdio_rw_reg_cmd52 - start a command52 ops and wait for completion
 *	@card: the MMC card associated with the cmd transfer
 *	@rw: write/read flag, 1: write, 0: read
 *	@funcnum: the function num of the register
 *  @addr: the offset address of the register
 *  @in: value tobe written into register
 *  @*out: the pointer of data that read from register
 *
 *	Start a new MMC command for a host, and wait for the command
 *	to complete.  Return any error that occurred while the command
 *	was executing.  Do not attempt to parse the response.
**/
int zk_sdio_write_reg_cmd52(struct explorer_sdio_data *sdio_data, int funcnum,
	unsigned int addr, u8 in)
{
	int ret;

	ret = sdio_write_register(sdio_data, addr, in, funcnum);
	return ret;
}

int zk_sdio_read_reg_cmd52(struct explorer_sdio_data *sdio_data, int funcnum,
	unsigned int addr, u8 *pout)
{
	int ret;

	ret = sdio_read_register(sdio_data, addr, pout, funcnum);
	return ret;
}

int zk_sdio_test_write_reg_cmd52(struct explorer_sdio_data *sdio_data, int funcnum,
	unsigned int addr, u8 wval)
{
	int ret;

	ret = zk_sdio_write_reg_cmd52(sdio_data, funcnum, addr, wval);
	pr_info("zeku: cmd52 write reg, function number:%d, addr:0x%08x, write:0x%02x, %s\n",
		funcnum, addr, wval, ret ? "pass" : "fail");
	return ret;
}

int zk_sdio_test_read_reg_cmd52(struct explorer_sdio_data *sdio_data, int funcnum,
	int addr, u8 *pout)
{
	int ret;

	ret = zk_sdio_read_reg_cmd52(sdio_data, funcnum, addr, pout);
	pr_info("zeku: cmd52 read reg, function number:%d, addr:0x%08x, read:0x%02x, %s\n",
		funcnum, addr, *pout, ret ? "pass" : "fail");
	return ret;
}
#if 0
static int zk_sdio_set_block_size(struct explorer_sdio_data *sdio_data, unsigned int size)
{
	int ret;
	u8 size_low = (u8)(size & 0xff);
	u8 size_high = (u8)((size >> 8) & 0x1);

	pr_debug("zeku: size_low, 0x%x; size_high, 0x%x", size_low, size_high);
	ret = sdio_write_register(sdio_data, ZK_SDIO_FBR_BLKSIZE0_FUNCx(1), size_low, FUNCNUM_0);
	ret = sdio_write_register(sdio_data, ZK_SDIO_FBR_BLKSIZE1_FUNCx(1), size_high, FUNCNUM_0);

	pr_info("zeku: set ZK_SDIO_FBR_BLKSIZE0_FUNCx(1): 0x%x, size_low: 0x%x", ZK_SDIO_FBR_BLKSIZE0_FUNCx(1), size_low);
	pr_info("zeku: set ZK_SDIO_FBR_BLKSIZE1_FUNCx(1): 0x%x, size_hign: 0x%x", ZK_SDIO_FBR_BLKSIZE1_FUNCx(1), size_high);
	return ret;
}

static int zk_sdio_read_block_size(struct explorer_sdio_data *sdio_data, unsigned int *size)
{
	int ret;
	u8 size_low = 0;
	u8 size_high = 0;

	ret = sdio_read_register(sdio_data, ZK_SDIO_FBR_BLKSIZE0_FUNCx(1), &size_low, FUNCNUM_0);
	ret = sdio_read_register(sdio_data, ZK_SDIO_FBR_BLKSIZE1_FUNCx(1), &size_high, FUNCNUM_0);

	pr_info("zeku: read ZK_SDIO_FBR_BLKSIZE0_FUNCx(1): 0x%x", ZK_SDIO_FBR_BLKSIZE0_FUNCx(1));
	pr_info("zeku: read ZK_SDIO_FBR_BLKSIZE1_FUNCx(1): 0x%x", ZK_SDIO_FBR_BLKSIZE1_FUNCx(1));

	*size = (size_low | ((size_high & 0x1)<<8));
	pr_info("zeku: current block size is 0x%x", *size);
	return ret;
}
#endif

/*
 * zeku SDU hardware reset.
 * TODO
 */
int zk_sdio_test_hw_reset(struct mmc_card *card)
{
	int ret = 0;

	return ret;
}

/*
 *zeku SDU software reset.
 *1. CMD52 set RES bit; not support
 *2. CMD0 goto IDLE status; not support
 *3. M7 set soft bit in TOPREG
 *4. CMD53 set soft bit in TOPREG
 *TODO
 */
int zk_sdio_test_sw_reset(struct mmc_card *card)
{
	int ret = 0;


	return ret;
}

/**
 * Read/Write IO enable test
 *
 */
int zk_sdio_test_sdio_func_en(struct explorer_sdio_data *sdio_data)
{
	int ret = 0, ret0 = 0, ret1 = 0, ret2 = 0, ret3 = 0, ret4 = 0;
	u8 rb0 = 0, rb1 = 0, rb2 = 0, en = 0;
	struct sdio_func *p_func;

	if (sdio_data->func->card->sdio_funcs <= 0)
		return 0;
	else
		p_func = sdio_data->func;

	ret0 = zk_sdio_read_reg_cmd52(sdio_data, FUNCNUM_0, SDIO_CCCR_IOEx, &rb0);
	en = rb0 & (1 << p_func->num);

	if (en) {
		sdio_claim_host(p_func);
		ret1 = sdio_disable_func(p_func);
		sdio_release_host(p_func);
		ret2 = zk_sdio_read_reg_cmd52(sdio_data, FUNCNUM_0, SDIO_CCCR_IOEx, &rb1);

		sdio_claim_host(p_func);
		ret3 = sdio_enable_func(p_func);
		sdio_release_host(p_func);
		ret4 = zk_sdio_read_reg_cmd52(sdio_data, FUNCNUM_0, SDIO_CCCR_IOEx, &rb2);
	} else {
		sdio_claim_host(p_func);
		ret1 = sdio_enable_func(p_func);
		sdio_release_host(p_func);
		ret2 = zk_sdio_read_reg_cmd52(sdio_data, FUNCNUM_0, SDIO_CCCR_IOEx, &rb1);

		sdio_claim_host(p_func);
		ret3 = sdio_disable_func(p_func);
		sdio_release_host(p_func);
		ret4 = zk_sdio_read_reg_cmd52(sdio_data, FUNCNUM_0, SDIO_CCCR_IOEx, &rb2);
	}
	ret = (ret0) ? (ret - 1) : ret;
	ret = (ret1) ? (ret - 1) : ret;
	ret = (ret2) ? (ret - 1) : ret;
	ret = (ret3) ? (ret - 1) : ret;
	ret = (ret4) ? (ret - 1) : ret;
	pr_info("%s, SDIO_CCCR_IOEx = 0x%x -> %s -> 0x%x -> %s -> 0x%x\n", __FUNCTION__,
		rb0, en ? "disable" : "enable", rb1, "recover", rb2);

	return ret;
}

/**
 *	zk_sdio_test_fn0_regs_def_value_check - read all register's value included in function 0,
 *  and check its value if equal to hardware init value
 *	@card: the MMC card associated with the cmd transfer
 *
 *  @return: 0:pass, <0:fail
**/
int zk_sdio_test_fn0_regs_def_value_check(struct explorer_sdio_data *sdio_data)
{
	int ret = 0, num = 0, rd_err_cnt = 0, data_err_cnt = 0;
	u8 read;
	zk_sdio_reg_t *p_sdio_reg;

	p_sdio_reg = (zk_sdio_reg_t *)&zk_sdio_fn0_regs[0];
	num = zk_sdio_fn0_regs_num;
	while (num--) {
		ret = zk_sdio_read_reg_cmd52(sdio_data, FUNCNUM_0, p_sdio_reg->sdio_reg, &read);
		if (ret < 0) {
			rd_err_cnt++;
			p_sdio_reg++;
			continue;
		}
		//pr_info("read funcnum=%d, addr=0x%x, def_val=0x%x, read_val=0x%x, %s\n", p_sdio_reg->funcnum,
		//  p_sdio_reg->sdio_reg, p_sdio_reg->val, read, (read != p_sdio_reg->val) ? "fail" : "success");

		if (read != p_sdio_reg->val) {
			data_err_cnt++;
			p_sdio_reg++;
			continue;
		} else {
			p_sdio_reg++;
		}
	}
	pr_info("%s, read ops err num:%d, read data err num %d\n", __FUNCTION__, rd_err_cnt, data_err_cnt);
	ret = rd_err_cnt ? (ret - 1) : ret;
	ret = data_err_cnt ? (ret - 1) : ret;
	return ret;
}


/**
 *	zk_sdio_test_fn1_regs_def_value_check - read all register's value included in function 1,
 *  and check its value if equal to hardware init value
 *	@card: the MMC card associated with the cmd transfer
 *
 *  @return: 0:pass, <0:fail
**/
int zk_sdio_test_fn1_regs_def_value_check(struct explorer_sdio_data *sdio_data)
{
	int ret = 0, num = 0, rd_err_cnt = 0, data_err_cnt = 0;
	u8 read;
	zk_sdio_reg_t *p_sdio_reg;

	p_sdio_reg = (zk_sdio_reg_t *)&zk_sdio_fn1_regs[0];
	num = zk_sdio_fn1_regs_num;
	while (num--) {
		ret = zk_sdio_read_reg_cmd52(sdio_data, FUNCNUM_1, p_sdio_reg->sdio_reg, &read);
		if (ret < 0) {
			rd_err_cnt++;
			p_sdio_reg++;
			continue;
		}
		//pr_info("read funcnum=%d, addr=0x%x, def_val=0x%x, read_val=0x%x, %s\n", p_sdio_reg->funcnum,
		//	p_sdio_reg->sdio_reg, p_sdio_reg->val, read, (read != p_sdio_reg->val) ? "fail" : "success");

		if (read != p_sdio_reg->val) {
			data_err_cnt++;
			p_sdio_reg++;
			continue;
		} else {
			p_sdio_reg++;
		}
	}
	pr_info("%s, read ops err num:%d, read data err num %d\n", __FUNCTION__, rd_err_cnt, data_err_cnt);
	ret = rd_err_cnt ? (ret - 1) : ret;
	ret = data_err_cnt ? (ret - 1) : ret;
	return ret;
}

int zk_sdio_test_transfer_16kb_test(struct explorer_sdio_data *sdio_data)
{
	int ret = 0;
	u8 *txbuf = NULL;
	u8 *rxbuf = NULL;
	size_t bufsize = 0x4000;
	unsigned int blocksize = 0;
	unsigned int endaddr = 0x149800;
	unsigned blocks = 0;

	if (!sdio_data) {
		return -ENODEV;
	}
	/* 16kb */
	txbuf = kmalloc(bufsize, GFP_KERNEL);
	if (txbuf == NULL) {
		pr_err("txbuf malloc failed");
		return -ENOMEM;
	}
	rxbuf = kmalloc(bufsize, GFP_KERNEL);
	if (rxbuf == NULL) {
		pr_err("rxbuf malloc failed");
		ret = -ENOMEM;
		goto err;
	}

	memset(txbuf, 0x78, bufsize);
	memset(rxbuf, 0x0, bufsize);

	pr_info("zeku: set block size: 0x%x, blocks: %d", blocksize, blocks);
	ret = sdio_write_data(sdio_data, endaddr - bufsize, txbuf, bufsize);
	ret = sdio_read_data(sdio_data, endaddr - bufsize, rxbuf, bufsize);

	ret = memcmp(rxbuf, txbuf, bufsize);
	if (ret) {
		pr_err("zeku: rxbuf is not same as tx buf");
	}
	kfree(rxbuf);
err:
	kfree(txbuf);
	return ret;
}

/* cmd format: "sdio_test_case;clk=50000000,tuning" */
int explorer_sdio_slt_test(struct explorer_plat_data *epd, char *option)
{
	int ret;
	struct explorer_sdio_data *sdio_data = epd->sdio_data;
	char sdio_tokens[SLT_SDIO_TOKEN_NUM_MAX][SLT_SDIO_TOKEN_LEN_MAX];
	int token_counter = 0, i = 0;
	struct slt_token sdio_param[SLT_SDIO_TOKEN_NUM_MAX];
	int clk = 50000000;
	int clk_save = 50000000;
	unsigned int tuning = 0;
	unsigned int times = 1;
	unsigned int testcase_id;
	struct slt_resp_msg resp;
	int wait_count = 10;
	unsigned char reg = 0;

	memset((void *)&resp, 0, sizeof(struct slt_resp_msg));
	resp.len = sizeof(struct slt_resp_msg);
	token_counter = explorer_slt_parse_option(option, sdio_tokens);
	if (token_counter > 3) {
		pr_err("%s, wrong input params, token counter: %d\n", __func__, token_counter);
		return -EINVAL;
	}

	for (i = 0; i < token_counter; i++) {
		ret = explorer_slt_parse_token(sdio_tokens[i], &sdio_param[i]);
	}

	for (i = 0; i < token_counter; i++) {
		if (memcmp(sdio_param[i].name, "clk", 3) == 0) {
			/* The unit of clock is khz */
			ret = kstrtoint(sdio_param[i].value, 0, &clk);
			clk = clk * 1000;
		}
		if (memcmp(sdio_param[i].name, "tuning", 6) == 0)
			tuning = 1;
		if (memcmp(sdio_param[i].name, "times", 5) == 0) {
			ret = kstrtou32(sdio_param[i].value, 0, &times);
		}
		if (memcmp(sdio_param[i].name, "testcase_id", 11) == 0) {
			ret = kstrtou32(sdio_param[i].value, 0, &testcase_id);
			resp.testcase_id = testcase_id;
		}
	}
	pr_debug("explorer, clk: %d, tuning: %d, times: %d, testcase_id: %d", clk, tuning, times, testcase_id);

	while (wait_count--) {
		if (!epd->hw_probe_done) {
			usleep_range(10000,11000);
			ret = -1;
		} else {
			ret = 0;
			sdio_data = epd->sdio_data;
			break;
		}
	}
	if (ret) {
		resp.test_result = 1;
		resp.result_type = 1;
		goto reply;
	}

	clk_save = sdio_get_sdclk(sdio_data);
	/* set clk */
	if (clk != clk_save) {
		if (clk > CORE_FREQ_100MHZ) {
			ret = explorer_sdio_tuning(epd);
			if (ret)
				resp.result_type = 2;
		} else {
			mutex_lock(&epd->comm_lock);
			ret = sdio_set_sdclk(sdio_data, clk);
			mutex_unlock(&epd->comm_lock);
			if (ret)
				resp.result_type = 6;
			epd->est.sdio_tuning_status = -TUNING_BEGIN;
		}
	}

	if (ret) {
		pr_err("%s, set clk failed, err: %d\n", __func__, ret);
		resp.test_result = 1;
		goto reply;
	}

	mutex_lock(&epd->comm_lock);
	/* run sdio slt test case */
	ret = zk_sdio_test_fn0_regs_def_value_check(sdio_data);
	mutex_unlock(&epd->comm_lock);
	if (ret) {
		pr_err("zeku: slt case check function 0 register failed, err registers num: %d\n", ret);
		resp.test_result = 1;
		resp.result_type = 3;
		goto reply;
	}

	mutex_lock(&epd->comm_lock);
	ret = zk_sdio_test_fn1_regs_def_value_check(sdio_data);
	mutex_unlock(&epd->comm_lock);
	if (ret) {
		pr_err("zeku: slt case check function 1 register failed, err registers num: %d\n", ret);
		resp.test_result = 1;
		resp.result_type = 3;
		goto reply;
	}

	mutex_lock(&epd->comm_lock);
	ret = zk_sdio_test_sdio_func_en(sdio_data);
	mutex_unlock(&epd->comm_lock);
	if (ret) {
		pr_err("zeku: slt case function enable failed");
		resp.test_result = 1;
		resp.result_type = 4;
		goto reply;
	}

	if (epd->ebs.is_cc_sec_boot == true) {
		ret = explorer_hal_sync_read_internal(epd, SDU_BOOT_STAT_REG0, &reg);
		if (ret < 0) {
			resp.test_result = 1;
			resp.result_type = 8;
		} else if (reg & SDU_BOOT_STAT_ROM_BOOT) {
			if (atomic_read(&epd->ebs.current_stage) != PBL_SLT) {
			//sec_boot + roomboot + NO PBL_SLT
				times = 0;
				resp.result_type = 1;
			}
		}
	}

	while (times) {
		mutex_lock(&epd->comm_lock);
		ret = zk_sdio_test_transfer_16kb_test(sdio_data);
		mutex_unlock(&epd->comm_lock);
		if (ret) {
			pr_err("zeku: slt case cmd53 basic test failed, err: %d", ret);
			resp.test_result = 1;
			resp.result_type = 5;
			goto reply;
		}
		times--;
	}

	if (clk != clk_save) {
		if (clk_save > CORE_FREQ_100MHZ) {
			ret = explorer_sdio_tuning(epd);
			if (ret)
				resp.result_type = 2;
		} else {
			mutex_lock(&epd->comm_lock);
			ret = sdio_set_sdclk(sdio_data, clk_save);
			mutex_unlock(&epd->comm_lock);
			if (ret)
				resp.result_type = 7;
			epd->est.sdio_tuning_status = -TUNING_BEGIN;
		}
	}
	if (ret) {
		pr_err("%s, restore clk failed, err: %d\n", __func__, ret);
		resp.test_result = 1;
		goto reply;
	}

reply:
	/* send cmd, netlink to userspace */
	ret = explorer_genl_mcast_data(epd, HAL_CMD_SLT, (void *)&resp, sizeof(resp));
	if (ret)
		pr_err("%s, netlink to userspace failed.\n", __func__);

	return ret;
}

void explorer_sdio_slt_test_case_init(void)
{
	explorer_slt_localcase_init(0, "1_sd_b_n_t", explorer_sdio_slt_test);
	explorer_slt_localcase_init(1, "1_sd_s_n_t", explorer_sdio_slt_test);
	explorer_slt_localcase_init(2, "2_sd_b_t", explorer_sdio_slt_test);
	explorer_slt_localcase_init(3, "2_sd_s_t", explorer_sdio_slt_test);
}
