
*** Running vivado
    with args -log lfsr_with_seed.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source lfsr_with_seed.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Apr  8 15:07:51 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source lfsr_with_seed.tcl -notrace
Command: link_design -top lfsr_with_seed -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/joshg/Documents/hardware-security/final-project/BRAM-PUF/PUF_BRAM/PUF_BRAM.gen/sources_1/ip/bram_1/bram.dcp' for cell 'seed_passthroug/ram_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1724.809 ; gain = 0.000 ; free physical = 3383 ; free virtual = 12357
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/joshg/Documents/hardware-security/final-project/BRAM-PUF/PUF_BRAM/PUF_BRAM.srcs/constrs_1/new/lfsr_constraints.xdc]
Finished Parsing XDC File [/home/joshg/Documents/hardware-security/final-project/BRAM-PUF/PUF_BRAM/PUF_BRAM.srcs/constrs_1/new/lfsr_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1942.430 ; gain = 0.000 ; free physical = 3279 ; free virtual = 12252
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2063.844 ; gain = 121.414 ; free physical = 3162 ; free virtual = 12136

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2bd377a35

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2412.828 ; gain = 348.984 ; free physical = 2768 ; free virtual = 11755

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2bd377a35

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.633 ; gain = 0.000 ; free physical = 2432 ; free virtual = 11419

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2bd377a35

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.633 ; gain = 0.000 ; free physical = 2432 ; free virtual = 11419
Phase 1 Initialization | Checksum: 2bd377a35

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2748.633 ; gain = 0.000 ; free physical = 2432 ; free virtual = 11419

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2bd377a35

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2748.633 ; gain = 0.000 ; free physical = 2432 ; free virtual = 11419

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2bd377a35

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2748.633 ; gain = 0.000 ; free physical = 2432 ; free virtual = 11419
Phase 2 Timer Update And Timing Data Collection | Checksum: 2bd377a35

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2748.633 ; gain = 0.000 ; free physical = 2432 ; free virtual = 11419

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2bd377a35

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2748.633 ; gain = 0.000 ; free physical = 2431 ; free virtual = 11419
Retarget | Checksum: 2bd377a35
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2bd377a35

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2748.633 ; gain = 0.000 ; free physical = 2431 ; free virtual = 11419
Constant propagation | Checksum: 2bd377a35
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.633 ; gain = 0.000 ; free physical = 2431 ; free virtual = 11419
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.633 ; gain = 0.000 ; free physical = 2431 ; free virtual = 11419
Phase 5 Sweep | Checksum: 2264b8d51

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2748.633 ; gain = 0.000 ; free physical = 2431 ; free virtual = 11419
Sweep | Checksum: 2264b8d51
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2264b8d51

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2780.648 ; gain = 32.016 ; free physical = 2431 ; free virtual = 11418
BUFG optimization | Checksum: 2264b8d51
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2264b8d51

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2780.648 ; gain = 32.016 ; free physical = 2431 ; free virtual = 11418
Shift Register Optimization | Checksum: 2264b8d51
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2115e5662

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2780.648 ; gain = 32.016 ; free physical = 2431 ; free virtual = 11418
Post Processing Netlist | Checksum: 2115e5662
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2dff97962

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2780.648 ; gain = 32.016 ; free physical = 2431 ; free virtual = 11418

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2780.648 ; gain = 0.000 ; free physical = 2431 ; free virtual = 11418
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2dff97962

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2780.648 ; gain = 32.016 ; free physical = 2431 ; free virtual = 11418
Phase 9 Finalization | Checksum: 2dff97962

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2780.648 ; gain = 32.016 ; free physical = 2431 ; free virtual = 11418
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               4  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2dff97962

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2780.648 ; gain = 32.016 ; free physical = 2431 ; free virtual = 11418

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 2
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: 30cd53057

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2361 ; free virtual = 11351
Ending Power Optimization Task | Checksum: 30cd53057

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3021.477 ; gain = 240.828 ; free physical = 2361 ; free virtual = 11351

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 2c8544d9b

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2335 ; free virtual = 11326
Ending Final Cleanup Task | Checksum: 2c8544d9b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2335 ; free virtual = 11326

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2335 ; free virtual = 11326
Ending Netlist Obfuscation Task | Checksum: 2c8544d9b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2335 ; free virtual = 11326
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3021.477 ; gain = 1079.047 ; free physical = 2335 ; free virtual = 11326
INFO: [Vivado 12-24828] Executing command : report_drc -file lfsr_with_seed_drc_opted.rpt -pb lfsr_with_seed_drc_opted.pb -rpx lfsr_with_seed_drc_opted.rpx
Command: report_drc -file lfsr_with_seed_drc_opted.rpt -pb lfsr_with_seed_drc_opted.pb -rpx lfsr_with_seed_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/joshg/Documents/hardware-security/final-project/BRAM-PUF/PUF_BRAM/PUF_BRAM.runs/impl_1/lfsr_with_seed_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2322 ; free virtual = 11313
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2322 ; free virtual = 11313
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2322 ; free virtual = 11313
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2322 ; free virtual = 11313
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2322 ; free virtual = 11313
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2322 ; free virtual = 11314
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2322 ; free virtual = 11314
INFO: [Common 17-1381] The checkpoint '/home/joshg/Documents/hardware-security/final-project/BRAM-PUF/PUF_BRAM/PUF_BRAM.runs/impl_1/lfsr_with_seed_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2303 ; free virtual = 11295
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 23f958fe3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2303 ; free virtual = 11295
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2303 ; free virtual = 11295

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18b8ca0d4

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2303 ; free virtual = 11299

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 20bf85214

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2300 ; free virtual = 11297

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 20bf85214

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2300 ; free virtual = 11297
Phase 1 Placer Initialization | Checksum: 20bf85214

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2300 ; free virtual = 11297

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a50f6145

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2287 ; free virtual = 11284

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2050db7f1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2301 ; free virtual = 11298

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2050db7f1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2301 ; free virtual = 11298

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1f00f2d28

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2354 ; free virtual = 11352

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 2aad8a8e8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2355 ; free virtual = 11354

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1 net or LUT. Breaked 0 LUT, combined 1 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2351 ; free virtual = 11352

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              1  |                     1  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              1  |                     1  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1b31e23e7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2351 ; free virtual = 11352
Phase 2.5 Global Place Phase2 | Checksum: 2354555cf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.8 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2350 ; free virtual = 11351
Phase 2 Global Placement | Checksum: 2354555cf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.8 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2350 ; free virtual = 11351

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bfddcbe7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2350 ; free virtual = 11350

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e74b23ce

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2350 ; free virtual = 11350

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 22f32b6c4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2350 ; free virtual = 11350

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f6ab28ab

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2350 ; free virtual = 11350

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 187df1135

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.9 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2347 ; free virtual = 11348

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 187df1135

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.9 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2347 ; free virtual = 11348

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 140969b54

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2347 ; free virtual = 11348
Phase 3 Detail Placement | Checksum: 140969b54

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2347 ; free virtual = 11348

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 185b7b21a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.642 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a2b99bfe

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2346 ; free virtual = 11348
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e5be746a

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2346 ; free virtual = 11348
Phase 4.1.1.1 BUFG Insertion | Checksum: 185b7b21a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2346 ; free virtual = 11348

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.642. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1752c6e26

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2346 ; free virtual = 11348

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2346 ; free virtual = 11348
Phase 4.1 Post Commit Optimization | Checksum: 1752c6e26

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2346 ; free virtual = 11348

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1752c6e26

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2346 ; free virtual = 11348

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1752c6e26

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2346 ; free virtual = 11348
Phase 4.3 Placer Reporting | Checksum: 1752c6e26

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2346 ; free virtual = 11348

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2346 ; free virtual = 11348

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2346 ; free virtual = 11348
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 9871e83d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2346 ; free virtual = 11348
Ending Placer Task | Checksum: 804530c9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2346 ; free virtual = 11348
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file lfsr_with_seed_utilization_placed.rpt -pb lfsr_with_seed_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file lfsr_with_seed_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2315 ; free virtual = 11319
INFO: [Vivado 12-24828] Executing command : report_io -file lfsr_with_seed_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2307 ; free virtual = 11310
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2307 ; free virtual = 11310
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2307 ; free virtual = 11310
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2307 ; free virtual = 11310
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2306 ; free virtual = 11310
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2306 ; free virtual = 11310
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2306 ; free virtual = 11310
Write Physdb Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2306 ; free virtual = 11310
INFO: [Common 17-1381] The checkpoint '/home/joshg/Documents/hardware-security/final-project/BRAM-PUF/PUF_BRAM/PUF_BRAM.runs/impl_1/lfsr_with_seed_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2308 ; free virtual = 11312
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 4.642 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2308 ; free virtual = 11312
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2308 ; free virtual = 11312
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2308 ; free virtual = 11312
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2302 ; free virtual = 11305
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2302 ; free virtual = 11305
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2302 ; free virtual = 11306
Write Physdb Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2302 ; free virtual = 11306
INFO: [Common 17-1381] The checkpoint '/home/joshg/Documents/hardware-security/final-project/BRAM-PUF/PUF_BRAM/PUF_BRAM.runs/impl_1/lfsr_with_seed_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2247ca9 ConstDB: 0 ShapeSum: 14885cf5 RouteDB: 6998572b
Post Restoration Checksum: NetGraph: 596f8478 | NumContArr: 8aabf3ff | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2696d6db1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2280 ; free virtual = 11284

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2696d6db1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2280 ; free virtual = 11285

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2696d6db1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2280 ; free virtual = 11285
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 264d6b790

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2264 ; free virtual = 11269
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.528  | TNS=0.000  | WHS=-0.055 | THS=-0.275 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 39
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 39
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 30e5e0940

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2264 ; free virtual = 11269

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 30e5e0940

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2264 ; free virtual = 11269

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 15d10d2cd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2264 ; free virtual = 11270
Phase 4 Initial Routing | Checksum: 15d10d2cd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2264 ; free virtual = 11270

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.384  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 300b4ac8d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2264 ; free virtual = 11270
Phase 5 Rip-up And Reroute | Checksum: 300b4ac8d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2264 ; free virtual = 11270

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2bb42352a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2264 ; free virtual = 11269
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.499  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 2bb42352a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2264 ; free virtual = 11269

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2bb42352a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2264 ; free virtual = 11269
Phase 6 Delay and Skew Optimization | Checksum: 2bb42352a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2264 ; free virtual = 11269

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.499  | TNS=0.000  | WHS=0.228  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2f1a27755

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2264 ; free virtual = 11269
Phase 7 Post Hold Fix | Checksum: 2f1a27755

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2264 ; free virtual = 11269

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0533502 %
  Global Horizontal Routing Utilization  = 0.0170037 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2f1a27755

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2264 ; free virtual = 11269

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2f1a27755

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2264 ; free virtual = 11269

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2c2d4e7b9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2264 ; free virtual = 11269

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2c2d4e7b9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2264 ; free virtual = 11269

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.499  | TNS=0.000  | WHS=0.228  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2c2d4e7b9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2264 ; free virtual = 11269
Total Elapsed time in route_design: 7.51 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1317e91f7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2264 ; free virtual = 11269
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1317e91f7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2264 ; free virtual = 11269

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3021.477 ; gain = 0.000 ; free physical = 2264 ; free virtual = 11269
INFO: [Vivado 12-24828] Executing command : report_drc -file lfsr_with_seed_drc_routed.rpt -pb lfsr_with_seed_drc_routed.pb -rpx lfsr_with_seed_drc_routed.rpx
Command: report_drc -file lfsr_with_seed_drc_routed.rpt -pb lfsr_with_seed_drc_routed.pb -rpx lfsr_with_seed_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/joshg/Documents/hardware-security/final-project/BRAM-PUF/PUF_BRAM/PUF_BRAM.runs/impl_1/lfsr_with_seed_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file lfsr_with_seed_methodology_drc_routed.rpt -pb lfsr_with_seed_methodology_drc_routed.pb -rpx lfsr_with_seed_methodology_drc_routed.rpx
Command: report_methodology -file lfsr_with_seed_methodology_drc_routed.rpt -pb lfsr_with_seed_methodology_drc_routed.pb -rpx lfsr_with_seed_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/joshg/Documents/hardware-security/final-project/BRAM-PUF/PUF_BRAM/PUF_BRAM.runs/impl_1/lfsr_with_seed_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file lfsr_with_seed_timing_summary_routed.rpt -pb lfsr_with_seed_timing_summary_routed.pb -rpx lfsr_with_seed_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file lfsr_with_seed_route_status.rpt -pb lfsr_with_seed_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file lfsr_with_seed_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file lfsr_with_seed_bus_skew_routed.rpt -pb lfsr_with_seed_bus_skew_routed.pb -rpx lfsr_with_seed_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file lfsr_with_seed_power_routed.rpt -pb lfsr_with_seed_power_summary_routed.pb -rpx lfsr_with_seed_power_routed.rpx
Command: report_power -file lfsr_with_seed_power_routed.rpt -pb lfsr_with_seed_power_summary_routed.pb -rpx lfsr_with_seed_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
113 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file lfsr_with_seed_clock_utilization_routed.rpt
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3103.715 ; gain = 0.000 ; free physical = 2158 ; free virtual = 11163
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3103.715 ; gain = 0.000 ; free physical = 2158 ; free virtual = 11163
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3103.715 ; gain = 0.000 ; free physical = 2158 ; free virtual = 11163
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3103.715 ; gain = 0.000 ; free physical = 2158 ; free virtual = 11163
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3103.715 ; gain = 0.000 ; free physical = 2158 ; free virtual = 11163
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3103.715 ; gain = 0.000 ; free physical = 2158 ; free virtual = 11163
Write Physdb Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3103.715 ; gain = 0.000 ; free physical = 2158 ; free virtual = 11163
INFO: [Common 17-1381] The checkpoint '/home/joshg/Documents/hardware-security/final-project/BRAM-PUF/PUF_BRAM/PUF_BRAM.runs/impl_1/lfsr_with_seed_routed.dcp' has been generated.
Command: write_bitstream -force lfsr_with_seed.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./lfsr_with_seed.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
125 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 3337.637 ; gain = 233.922 ; free physical = 1881 ; free virtual = 10892
INFO: [Common 17-206] Exiting Vivado at Tue Apr  8 15:08:45 2025...
