{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 20 14:26:42 2013 " "Info: Processing started: Fri Sep 20 14:26:42 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off USB2_SDRAM_Project -c USB2_SDRAM_Project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off USB2_SDRAM_Project -c USB2_SDRAM_Project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Info: Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "PCLK " "Info: Assuming node \"PCLK\" is an undefined clock" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/USB2_SDRAM_Project.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "PCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Camera:U1\|clk_200k_t " "Info: Detected ripple clock \"Camera:U1\|clk_200k_t\" as buffer" {  } { { "Camera.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Camera.vhd" 24 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Camera:U1\|clk_200k_t" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0 register SDRAM_Controller:U4\|ReadCameraFIFO memory FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|altsyncram_to61:fifo_ram\|altsyncram_9ve1:altsyncram14\|q_a\[7\] 627 ps " "Info: Slack time is 627 ps for clock \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0\" between source register \"SDRAM_Controller:U4\|ReadCameraFIFO\" and destination memory \"FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|altsyncram_to61:fifo_ram\|altsyncram_9ve1:altsyncram14\|q_a\[7\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "125.38 MHz 7.976 ns " "Info: Fmax is 125.38 MHz (period= 7.976 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.319 ns + Largest register memory " "Info: + Largest register to memory requirement is 4.319 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "4.615 ns + " "Info: + Setup relationship between source and destination is 4.615 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 7.046 ns " "Info: + Latch edge is 7.046 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0 9.230 ns -2.184 ns  50 " "Info: Clock period of Destination clock \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0\" is 9.230 ns with  offset of -2.184 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 2.431 ns " "Info: - Launch edge is 2.431 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0 9.230 ns 2.431 ns inverted 50 " "Info: Clock period of Source clock \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0\" is 9.230 ns with inverted offset of 2.431 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.054 ns + Largest " "Info: + Largest clock skew is 0.054 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0 destination 2.405 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0\" to destination memory is 2.405 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.000 ns) 0.842 ns CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G7 446 " "Info: 2: + IC(0.842 ns) + CELL(0.000 ns) = 0.842 ns; Loc. = CLKCTRL_G7; Fanout = 446; COMB Node = 'CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.815 ns) 2.405 ns FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|altsyncram_to61:fifo_ram\|altsyncram_9ve1:altsyncram14\|q_a\[7\] 3 MEM M4K_X11_Y7 2 " "Info: 3: + IC(0.748 ns) + CELL(0.815 ns) = 2.405 ns; Loc. = M4K_X11_Y7; Fanout = 2; MEM Node = 'FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|altsyncram_to61:fifo_ram\|altsyncram_9ve1:altsyncram14\|q_a\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[7] } "NODE_NAME" } } { "db/altsyncram_9ve1.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/altsyncram_9ve1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.815 ns ( 33.89 % ) " "Info: Total cell delay = 0.815 ns ( 33.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.590 ns ( 66.11 % ) " "Info: Total interconnect delay = 1.590 ns ( 66.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.405 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.405 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 {} CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl {} FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[7] {} } { 0.000ns 0.842ns 0.748ns } { 0.000ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0 source 2.351 ns - Longest register " "Info: - Longest clock path from clock \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0\" to source register is 2.351 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.000 ns) 0.842 ns CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G7 446 " "Info: 2: + IC(0.842 ns) + CELL(0.000 ns) = 0.842 ns; Loc. = CLKCTRL_G7; Fanout = 446; COMB Node = 'CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 2.351 ns SDRAM_Controller:U4\|ReadCameraFIFO 3 REG LCFF_X13_Y4_N29 1 " "Info: 3: + IC(0.843 ns) + CELL(0.666 ns) = 2.351 ns; Loc. = LCFF_X13_Y4_N29; Fanout = 1; REG Node = 'SDRAM_Controller:U4\|ReadCameraFIFO'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl SDRAM_Controller:U4|ReadCameraFIFO } "NODE_NAME" } } { "SDRAM_Controller.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/SDRAM_Controller.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.33 % ) " "Info: Total cell delay = 0.666 ns ( 28.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.685 ns ( 71.67 % ) " "Info: Total interconnect delay = 1.685 ns ( 71.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl SDRAM_Controller:U4|ReadCameraFIFO } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.351 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 {} CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl {} SDRAM_Controller:U4|ReadCameraFIFO {} } { 0.000ns 0.842ns 0.843ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.405 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.405 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 {} CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl {} FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[7] {} } { 0.000ns 0.842ns 0.748ns } { 0.000ns 0.000ns 0.815ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl SDRAM_Controller:U4|ReadCameraFIFO } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.351 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 {} CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl {} SDRAM_Controller:U4|ReadCameraFIFO {} } { 0.000ns 0.842ns 0.843ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "SDRAM_Controller.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/SDRAM_Controller.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns - " "Info: - Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_9ve1.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/altsyncram_9ve1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.405 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.405 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 {} CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl {} FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[7] {} } { 0.000ns 0.842ns 0.748ns } { 0.000ns 0.000ns 0.815ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl SDRAM_Controller:U4|ReadCameraFIFO } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.351 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 {} CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl {} SDRAM_Controller:U4|ReadCameraFIFO {} } { 0.000ns 0.842ns 0.843ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.692 ns - Longest register memory " "Info: - Longest register to memory delay is 3.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_Controller:U4\|ReadCameraFIFO 1 REG LCFF_X13_Y4_N29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y4_N29; Fanout = 1; REG Node = 'SDRAM_Controller:U4\|ReadCameraFIFO'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_Controller:U4|ReadCameraFIFO } "NODE_NAME" } } { "SDRAM_Controller.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/SDRAM_Controller.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.206 ns) 0.637 ns FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|valid_rdreq~0 2 COMB LCCOMB_X13_Y4_N6 2 " "Info: 2: + IC(0.431 ns) + CELL(0.206 ns) = 0.637 ns; Loc. = LCCOMB_X13_Y4_N6; Fanout = 2; COMB Node = 'FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|valid_rdreq~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { SDRAM_Controller:U4|ReadCameraFIFO FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|valid_rdreq~0 } "NODE_NAME" } } { "db/dcfifo_tvm1.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/dcfifo_tvm1.tdf" 94 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 1.214 ns FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|valid_rdreq~1 3 COMB LCCOMB_X13_Y4_N2 20 " "Info: 3: + IC(0.371 ns) + CELL(0.206 ns) = 1.214 ns; Loc. = LCCOMB_X13_Y4_N2; Fanout = 20; COMB Node = 'FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|valid_rdreq~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|valid_rdreq~0 FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|valid_rdreq~1 } "NODE_NAME" } } { "db/dcfifo_tvm1.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/dcfifo_tvm1.tdf" 94 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.716 ns) + CELL(0.762 ns) 3.692 ns FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|altsyncram_to61:fifo_ram\|altsyncram_9ve1:altsyncram14\|q_a\[7\] 4 MEM M4K_X11_Y7 2 " "Info: 4: + IC(1.716 ns) + CELL(0.762 ns) = 3.692 ns; Loc. = M4K_X11_Y7; Fanout = 2; MEM Node = 'FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|altsyncram_to61:fifo_ram\|altsyncram_9ve1:altsyncram14\|q_a\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|valid_rdreq~1 FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[7] } "NODE_NAME" } } { "db/altsyncram_9ve1.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/altsyncram_9ve1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.174 ns ( 31.80 % ) " "Info: Total cell delay = 1.174 ns ( 31.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.518 ns ( 68.20 % ) " "Info: Total interconnect delay = 2.518 ns ( 68.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.692 ns" { SDRAM_Controller:U4|ReadCameraFIFO FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|valid_rdreq~0 FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|valid_rdreq~1 FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.692 ns" { SDRAM_Controller:U4|ReadCameraFIFO {} FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|valid_rdreq~0 {} FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|valid_rdreq~1 {} FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[7] {} } { 0.000ns 0.431ns 0.371ns 1.716ns } { 0.000ns 0.206ns 0.206ns 0.762ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.405 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.405 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 {} CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl {} FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[7] {} } { 0.000ns 0.842ns 0.748ns } { 0.000ns 0.000ns 0.815ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl SDRAM_Controller:U4|ReadCameraFIFO } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.351 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 {} CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl {} SDRAM_Controller:U4|ReadCameraFIFO {} } { 0.000ns 0.842ns 0.843ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.692 ns" { SDRAM_Controller:U4|ReadCameraFIFO FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|valid_rdreq~0 FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|valid_rdreq~1 FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.692 ns" { SDRAM_Controller:U4|ReadCameraFIFO {} FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|valid_rdreq~0 {} FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|valid_rdreq~1 {} FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|q_a[7] {} } { 0.000ns 0.431ns 0.371ns 1.716ns } { 0.000ns 0.206ns 0.206ns 0.762ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk1 register FIFO_8Bit_2K:U3\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe19a\[0\] register Controller:U6\|present_state 973 ps " "Info: Slack time is 973 ps for clock \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk1\" between source register \"FIFO_8Bit_2K:U3\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe19a\[0\]\" and destination register \"Controller:U6\|present_state\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.353 ns + Largest register register " "Info: + Largest register to register requirement is 4.353 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "4.615 ns + " "Info: + Setup relationship between source and destination is 4.615 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 7.046 ns " "Info: + Latch edge is 7.046 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk1 13.846 ns -2.184 ns  50 " "Info: Clock period of Destination clock \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk1\" is 13.846 ns with  offset of -2.184 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 2.431 ns " "Info: - Launch edge is 2.431 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0 9.230 ns -2.184 ns  50 " "Info: Clock period of Source clock \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0\" is 9.230 ns with  offset of -2.184 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns + Largest " "Info: + Largest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk1 destination 2.337 ns + Shortest register " "Info: + Shortest clock path from clock \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk1\" to destination register is 2.337 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk1 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.000 ns) 0.842 ns CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G6 107 " "Info: 2: + IC(0.842 ns) + CELL(0.000 ns) = 0.842 ns; Loc. = CLKCTRL_G6; Fanout = 107; COMB Node = 'CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.666 ns) 2.337 ns Controller:U6\|present_state 3 REG LCFF_X21_Y7_N1 3 " "Info: 3: + IC(0.829 ns) + CELL(0.666 ns) = 2.337 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 3; REG Node = 'Controller:U6\|present_state'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1~clkctrl Controller:U6|present_state } "NODE_NAME" } } { "Controller.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Controller.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.50 % ) " "Info: Total cell delay = 0.666 ns ( 28.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.671 ns ( 71.50 % ) " "Info: Total interconnect delay = 1.671 ns ( 71.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1~clkctrl Controller:U6|present_state } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.337 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 {} CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1~clkctrl {} Controller:U6|present_state {} } { 0.000ns 0.842ns 0.829ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0 source 2.335 ns - Longest register " "Info: - Longest clock path from clock \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0\" to source register is 2.335 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.000 ns) 0.842 ns CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G7 446 " "Info: 2: + IC(0.842 ns) + CELL(0.000 ns) = 0.842 ns; Loc. = CLKCTRL_G7; Fanout = 446; COMB Node = 'CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.335 ns FIFO_8Bit_2K:U3\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe19a\[0\] 3 REG LCFF_X20_Y7_N31 1 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.335 ns; Loc. = LCFF_X20_Y7_N31; Fanout = 1; REG Node = 'FIFO_8Bit_2K:U3\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe19a\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_bwp|dffe19a[0] } "NODE_NAME" } } { "db/dffpipe_qe9.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/dffpipe_qe9.tdf" 32 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.52 % ) " "Info: Total cell delay = 0.666 ns ( 28.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.669 ns ( 71.48 % ) " "Info: Total interconnect delay = 1.669 ns ( 71.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.335 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_bwp|dffe19a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.335 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 {} CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl {} FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_bwp|dffe19a[0] {} } { 0.000ns 0.842ns 0.827ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1~clkctrl Controller:U6|present_state } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.337 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 {} CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1~clkctrl {} Controller:U6|present_state {} } { 0.000ns 0.842ns 0.829ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.335 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_bwp|dffe19a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.335 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 {} CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl {} FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_bwp|dffe19a[0] {} } { 0.000ns 0.842ns 0.827ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "db/dffpipe_qe9.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/dffpipe_qe9.tdf" 32 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "Controller.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Controller.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1~clkctrl Controller:U6|present_state } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.337 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 {} CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1~clkctrl {} Controller:U6|present_state {} } { 0.000ns 0.842ns 0.829ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.335 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_bwp|dffe19a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.335 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 {} CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl {} FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_bwp|dffe19a[0] {} } { 0.000ns 0.842ns 0.827ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.380 ns - Longest register register " "Info: - Longest register to register delay is 3.380 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FIFO_8Bit_2K:U3\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe19a\[0\] 1 REG LCFF_X20_Y7_N31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y7_N31; Fanout = 1; REG Node = 'FIFO_8Bit_2K:U3\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe19a\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_bwp|dffe19a[0] } "NODE_NAME" } } { "db/dffpipe_qe9.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/dffpipe_qe9.tdf" 32 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.621 ns) 1.308 ns FIFO_8Bit_2K:U3\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|op_2~1 2 COMB LCCOMB_X21_Y7_N6 1 " "Info: 2: + IC(0.687 ns) + CELL(0.621 ns) = 1.308 ns; Loc. = LCCOMB_X21_Y7_N6; Fanout = 1; COMB Node = 'FIFO_8Bit_2K:U3\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|op_2~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_bwp|dffe19a[0] FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.394 ns FIFO_8Bit_2K:U3\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|op_2~3 3 COMB LCCOMB_X21_Y7_N8 1 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.394 ns; Loc. = LCCOMB_X21_Y7_N8; Fanout = 1; COMB Node = 'FIFO_8Bit_2K:U3\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|op_2~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~1 FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.480 ns FIFO_8Bit_2K:U3\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|op_2~5 4 COMB LCCOMB_X21_Y7_N10 1 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.480 ns; Loc. = LCCOMB_X21_Y7_N10; Fanout = 1; COMB Node = 'FIFO_8Bit_2K:U3\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|op_2~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~3 FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.566 ns FIFO_8Bit_2K:U3\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|op_2~7 5 COMB LCCOMB_X21_Y7_N12 1 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.566 ns; Loc. = LCCOMB_X21_Y7_N12; Fanout = 1; COMB Node = 'FIFO_8Bit_2K:U3\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|op_2~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~5 FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 1.756 ns FIFO_8Bit_2K:U3\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|op_2~9 6 COMB LCCOMB_X21_Y7_N14 1 " "Info: 6: + IC(0.000 ns) + CELL(0.190 ns) = 1.756 ns; Loc. = LCCOMB_X21_Y7_N14; Fanout = 1; COMB Node = 'FIFO_8Bit_2K:U3\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|op_2~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~7 FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.842 ns FIFO_8Bit_2K:U3\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|op_2~11 7 COMB LCCOMB_X21_Y7_N16 1 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.842 ns; Loc. = LCCOMB_X21_Y7_N16; Fanout = 1; COMB Node = 'FIFO_8Bit_2K:U3\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|op_2~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~9 FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.928 ns FIFO_8Bit_2K:U3\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|op_2~13 8 COMB LCCOMB_X21_Y7_N18 1 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.928 ns; Loc. = LCCOMB_X21_Y7_N18; Fanout = 1; COMB Node = 'FIFO_8Bit_2K:U3\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|op_2~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~11 FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.014 ns FIFO_8Bit_2K:U3\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|op_2~15 9 COMB LCCOMB_X21_Y7_N20 1 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.014 ns; Loc. = LCCOMB_X21_Y7_N20; Fanout = 1; COMB Node = 'FIFO_8Bit_2K:U3\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|op_2~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~13 FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.100 ns FIFO_8Bit_2K:U3\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|op_2~17 10 COMB LCCOMB_X21_Y7_N22 1 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.100 ns; Loc. = LCCOMB_X21_Y7_N22; Fanout = 1; COMB Node = 'FIFO_8Bit_2K:U3\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|op_2~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~15 FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.186 ns FIFO_8Bit_2K:U3\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|op_2~19 11 COMB LCCOMB_X21_Y7_N24 1 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.186 ns; Loc. = LCCOMB_X21_Y7_N24; Fanout = 1; COMB Node = 'FIFO_8Bit_2K:U3\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|op_2~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~17 FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.692 ns FIFO_8Bit_2K:U3\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|op_2~20 12 COMB LCCOMB_X21_Y7_N26 3 " "Info: 12: + IC(0.000 ns) + CELL(0.506 ns) = 2.692 ns; Loc. = LCCOMB_X21_Y7_N26; Fanout = 3; COMB Node = 'FIFO_8Bit_2K:U3\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|op_2~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~19 FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 3.272 ns Controller:U6\|present_state~0 13 COMB LCCOMB_X21_Y7_N0 1 " "Info: 13: + IC(0.374 ns) + CELL(0.206 ns) = 3.272 ns; Loc. = LCCOMB_X21_Y7_N0; Fanout = 1; COMB Node = 'Controller:U6\|present_state~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~20 Controller:U6|present_state~0 } "NODE_NAME" } } { "Controller.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Controller.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.380 ns Controller:U6\|present_state 14 REG LCFF_X21_Y7_N1 3 " "Info: 14: + IC(0.000 ns) + CELL(0.108 ns) = 3.380 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 3; REG Node = 'Controller:U6\|present_state'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Controller:U6|present_state~0 Controller:U6|present_state } "NODE_NAME" } } { "Controller.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Controller.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.319 ns ( 68.61 % ) " "Info: Total cell delay = 2.319 ns ( 68.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.061 ns ( 31.39 % ) " "Info: Total interconnect delay = 1.061 ns ( 31.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.380 ns" { FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_bwp|dffe19a[0] FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~1 FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~3 FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~5 FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~7 FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~9 FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~11 FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~13 FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~15 FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~17 FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~19 FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~20 Controller:U6|present_state~0 Controller:U6|present_state } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.380 ns" { FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_bwp|dffe19a[0] {} FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~1 {} FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~3 {} FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~5 {} FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~7 {} FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~9 {} FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~11 {} FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~13 {} FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~15 {} FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~17 {} FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~19 {} FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~20 {} Controller:U6|present_state~0 {} Controller:U6|present_state {} } { 0.000ns 0.687ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.374ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1~clkctrl Controller:U6|present_state } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.337 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 {} CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1~clkctrl {} Controller:U6|present_state {} } { 0.000ns 0.842ns 0.829ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.335 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_bwp|dffe19a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.335 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 {} CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl {} FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_bwp|dffe19a[0] {} } { 0.000ns 0.842ns 0.827ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.380 ns" { FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_bwp|dffe19a[0] FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~1 FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~3 FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~5 FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~7 FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~9 FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~11 FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~13 FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~15 FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~17 FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~19 FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~20 Controller:U6|present_state~0 Controller:U6|present_state } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.380 ns" { FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|dffpipe_qe9:ws_bwp|dffe19a[0] {} FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~1 {} FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~3 {} FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~5 {} FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~7 {} FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~9 {} FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~11 {} FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~13 {} FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~15 {} FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~17 {} FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~19 {} FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|op_2~20 {} Controller:U6|present_state~0 {} Controller:U6|present_state {} } { 0.000ns 0.687ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.374ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLK50M memory Camera:U1\|altsyncram:Mux43_rtl_0\|altsyncram_4m11:auto_generated\|ram_block1a0~porta_address_reg7 memory Camera:U1\|temp_data\[0\] 6.033 ns " "Info: Slack time is 6.033 ns for clock \"CLK50M\" between source memory \"Camera:U1\|altsyncram:Mux43_rtl_0\|altsyncram_4m11:auto_generated\|ram_block1a0~porta_address_reg7\" and destination memory \"Camera:U1\|temp_data\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "126.04 MHz 7.934 ns " "Info: Fmax is 126.04 MHz (period= 7.934 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.674 ns + Largest memory memory " "Info: + Largest memory to memory requirement is 9.674 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK50M 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLK50M\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 10.000 ns " "Info: - Launch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLK50M 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Source clock \"CLK50M\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.020 ns + Largest " "Info: + Largest clock skew is -0.020 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK50M destination 6.757 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK50M\" to destination memory is 6.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK50M 1 CLK PIN_131 5 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 5; CLK Node = 'CLK50M'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK50M } "NODE_NAME" } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/USB2_SDRAM_Project.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.909 ns) + CELL(0.970 ns) 4.029 ns Camera:U1\|clk_200k_t 2 REG LCFF_X4_Y6_N25 2 " "Info: 2: + IC(1.909 ns) + CELL(0.970 ns) = 4.029 ns; Loc. = LCFF_X4_Y6_N25; Fanout = 2; REG Node = 'Camera:U1\|clk_200k_t'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.879 ns" { CLK50M Camera:U1|clk_200k_t } "NODE_NAME" } } { "Camera.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Camera.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.000 ns) 5.176 ns Camera:U1\|clk_200k_t~clkctrl 3 COMB CLKCTRL_G3 51 " "Info: 3: + IC(1.147 ns) + CELL(0.000 ns) = 5.176 ns; Loc. = CLKCTRL_G3; Fanout = 51; COMB Node = 'Camera:U1\|clk_200k_t~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { Camera:U1|clk_200k_t Camera:U1|clk_200k_t~clkctrl } "NODE_NAME" } } { "Camera.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Camera.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.815 ns) 6.757 ns Camera:U1\|temp_data\[0\] 4 MEM M4K_X23_Y5 1 " "Info: 4: + IC(0.766 ns) + CELL(0.815 ns) = 6.757 ns; Loc. = M4K_X23_Y5; Fanout = 1; MEM Node = 'Camera:U1\|temp_data\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { Camera:U1|clk_200k_t~clkctrl Camera:U1|temp_data[0] } "NODE_NAME" } } { "Camera.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Camera.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.935 ns ( 43.44 % ) " "Info: Total cell delay = 2.935 ns ( 43.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.822 ns ( 56.56 % ) " "Info: Total interconnect delay = 3.822 ns ( 56.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.757 ns" { CLK50M Camera:U1|clk_200k_t Camera:U1|clk_200k_t~clkctrl Camera:U1|temp_data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.757 ns" { CLK50M {} CLK50M~combout {} Camera:U1|clk_200k_t {} Camera:U1|clk_200k_t~clkctrl {} Camera:U1|temp_data[0] {} } { 0.000ns 0.000ns 1.909ns 1.147ns 0.766ns } { 0.000ns 1.150ns 0.970ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK50M source 6.777 ns - Longest memory " "Info: - Longest clock path from clock \"CLK50M\" to source memory is 6.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK50M 1 CLK PIN_131 5 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 5; CLK Node = 'CLK50M'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK50M } "NODE_NAME" } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/USB2_SDRAM_Project.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.909 ns) + CELL(0.970 ns) 4.029 ns Camera:U1\|clk_200k_t 2 REG LCFF_X4_Y6_N25 2 " "Info: 2: + IC(1.909 ns) + CELL(0.970 ns) = 4.029 ns; Loc. = LCFF_X4_Y6_N25; Fanout = 2; REG Node = 'Camera:U1\|clk_200k_t'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.879 ns" { CLK50M Camera:U1|clk_200k_t } "NODE_NAME" } } { "Camera.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Camera.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.000 ns) 5.176 ns Camera:U1\|clk_200k_t~clkctrl 3 COMB CLKCTRL_G3 51 " "Info: 3: + IC(1.147 ns) + CELL(0.000 ns) = 5.176 ns; Loc. = CLKCTRL_G3; Fanout = 51; COMB Node = 'Camera:U1\|clk_200k_t~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { Camera:U1|clk_200k_t Camera:U1|clk_200k_t~clkctrl } "NODE_NAME" } } { "Camera.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Camera.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.835 ns) 6.777 ns Camera:U1\|altsyncram:Mux43_rtl_0\|altsyncram_4m11:auto_generated\|ram_block1a0~porta_address_reg7 4 MEM M4K_X23_Y5 16 " "Info: 4: + IC(0.766 ns) + CELL(0.835 ns) = 6.777 ns; Loc. = M4K_X23_Y5; Fanout = 16; MEM Node = 'Camera:U1\|altsyncram:Mux43_rtl_0\|altsyncram_4m11:auto_generated\|ram_block1a0~porta_address_reg7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { Camera:U1|clk_200k_t~clkctrl Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_4m11.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/altsyncram_4m11.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.955 ns ( 43.60 % ) " "Info: Total cell delay = 2.955 ns ( 43.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.822 ns ( 56.40 % ) " "Info: Total interconnect delay = 3.822 ns ( 56.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.777 ns" { CLK50M Camera:U1|clk_200k_t Camera:U1|clk_200k_t~clkctrl Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.777 ns" { CLK50M {} CLK50M~combout {} Camera:U1|clk_200k_t {} Camera:U1|clk_200k_t~clkctrl {} Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 1.909ns 1.147ns 0.766ns } { 0.000ns 1.150ns 0.970ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.757 ns" { CLK50M Camera:U1|clk_200k_t Camera:U1|clk_200k_t~clkctrl Camera:U1|temp_data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.757 ns" { CLK50M {} CLK50M~combout {} Camera:U1|clk_200k_t {} Camera:U1|clk_200k_t~clkctrl {} Camera:U1|temp_data[0] {} } { 0.000ns 0.000ns 1.909ns 1.147ns 0.766ns } { 0.000ns 1.150ns 0.970ns 0.000ns 0.815ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.777 ns" { CLK50M Camera:U1|clk_200k_t Camera:U1|clk_200k_t~clkctrl Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.777 ns" { CLK50M {} CLK50M~combout {} Camera:U1|clk_200k_t {} Camera:U1|clk_200k_t~clkctrl {} Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 1.909ns 1.147ns 0.766ns } { 0.000ns 1.150ns 0.970ns 0.000ns 0.835ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns - " "Info: - Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_4m11.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/altsyncram_4m11.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns - " "Info: - Micro setup delay of destination is 0.046 ns" {  } { { "Camera.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Camera.vhd" 98 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.757 ns" { CLK50M Camera:U1|clk_200k_t Camera:U1|clk_200k_t~clkctrl Camera:U1|temp_data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.757 ns" { CLK50M {} CLK50M~combout {} Camera:U1|clk_200k_t {} Camera:U1|clk_200k_t~clkctrl {} Camera:U1|temp_data[0] {} } { 0.000ns 0.000ns 1.909ns 1.147ns 0.766ns } { 0.000ns 1.150ns 0.970ns 0.000ns 0.815ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.777 ns" { CLK50M Camera:U1|clk_200k_t Camera:U1|clk_200k_t~clkctrl Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.777 ns" { CLK50M {} CLK50M~combout {} Camera:U1|clk_200k_t {} Camera:U1|clk_200k_t~clkctrl {} Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 1.909ns 1.147ns 0.766ns } { 0.000ns 1.150ns 0.970ns 0.000ns 0.835ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.641 ns - Longest memory memory " "Info: - Longest memory to memory delay is 3.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Camera:U1\|altsyncram:Mux43_rtl_0\|altsyncram_4m11:auto_generated\|ram_block1a0~porta_address_reg7 1 MEM M4K_X23_Y5 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y5; Fanout = 16; MEM Node = 'Camera:U1\|altsyncram:Mux43_rtl_0\|altsyncram_4m11:auto_generated\|ram_block1a0~porta_address_reg7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_4m11.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/altsyncram_4m11.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.641 ns) 3.641 ns Camera:U1\|temp_data\[0\] 2 MEM M4K_X23_Y5 1 " "Info: 2: + IC(0.000 ns) + CELL(3.641 ns) = 3.641 ns; Loc. = M4K_X23_Y5; Fanout = 1; MEM Node = 'Camera:U1\|temp_data\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg7 Camera:U1|temp_data[0] } "NODE_NAME" } } { "Camera.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Camera.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.641 ns ( 100.00 % ) " "Info: Total cell delay = 3.641 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg7 Camera:U1|temp_data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.641 ns" { Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg7 {} Camera:U1|temp_data[0] {} } { 0.000ns 0.000ns } { 0.000ns 3.641ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.757 ns" { CLK50M Camera:U1|clk_200k_t Camera:U1|clk_200k_t~clkctrl Camera:U1|temp_data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.757 ns" { CLK50M {} CLK50M~combout {} Camera:U1|clk_200k_t {} Camera:U1|clk_200k_t~clkctrl {} Camera:U1|temp_data[0] {} } { 0.000ns 0.000ns 1.909ns 1.147ns 0.766ns } { 0.000ns 1.150ns 0.970ns 0.000ns 0.815ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.777 ns" { CLK50M Camera:U1|clk_200k_t Camera:U1|clk_200k_t~clkctrl Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.777 ns" { CLK50M {} CLK50M~combout {} Camera:U1|clk_200k_t {} Camera:U1|clk_200k_t~clkctrl {} Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 1.909ns 1.147ns 0.766ns } { 0.000ns 1.150ns 0.970ns 0.000ns 0.835ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg7 Camera:U1|temp_data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.641 ns" { Camera:U1|altsyncram:Mux43_rtl_0|altsyncram_4m11:auto_generated|ram_block1a0~porta_address_reg7 {} Camera:U1|temp_data[0] {} } { 0.000ns 0.000ns } { 0.000ns 3.641ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PCLK register FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|a_graycounter_ggc:wrptr_gp\|counter13a\[8\] register FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|a_graycounter_ggc:wrptr_gp\|counter13a\[10\] 95.32 MHz 10.491 ns Internal " "Info: Clock \"PCLK\" has Internal fmax of 95.32 MHz between source register \"FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|a_graycounter_ggc:wrptr_gp\|counter13a\[8\]\" and destination register \"FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|a_graycounter_ggc:wrptr_gp\|counter13a\[10\]\" (period= 10.491 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.230 ns + Longest register register " "Info: + Longest register to register delay is 10.230 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|a_graycounter_ggc:wrptr_gp\|counter13a\[8\] 1 REG LCFF_X12_Y5_N29 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y5_N29; Fanout = 11; REG Node = 'FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|a_graycounter_ggc:wrptr_gp\|counter13a\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8] } "NODE_NAME" } } { "db/a_graycounter_ggc.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/a_graycounter_ggc.tdf" 32 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.611 ns) + CELL(0.650 ns) 2.261 ns FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|cmpr_736:wrfull_eq_comp\|aneb_result_wire\[0\]~1 2 COMB LCCOMB_X10_Y4_N18 1 " "Info: 2: + IC(1.611 ns) + CELL(0.650 ns) = 2.261 ns; Loc. = LCCOMB_X10_Y4_N18; Fanout = 1; COMB Node = 'FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|cmpr_736:wrfull_eq_comp\|aneb_result_wire\[0\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.261 ns" { FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8] FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|cmpr_736:wrfull_eq_comp|aneb_result_wire[0]~1 } "NODE_NAME" } } { "db/cmpr_736.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/cmpr_736.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.651 ns) 4.409 ns FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|cmpr_736:wrfull_eq_comp\|aneb_result_wire\[0\]~4 3 COMB LCCOMB_X10_Y5_N12 2 " "Info: 3: + IC(1.497 ns) + CELL(0.651 ns) = 4.409 ns; Loc. = LCCOMB_X10_Y5_N12; Fanout = 2; COMB Node = 'FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|cmpr_736:wrfull_eq_comp\|aneb_result_wire\[0\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.148 ns" { FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|cmpr_736:wrfull_eq_comp|aneb_result_wire[0]~1 FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|cmpr_736:wrfull_eq_comp|aneb_result_wire[0]~4 } "NODE_NAME" } } { "db/cmpr_736.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/cmpr_736.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.650 ns) 6.212 ns FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|valid_wrreq~1 4 COMB LCCOMB_X13_Y5_N18 68 " "Info: 4: + IC(1.153 ns) + CELL(0.650 ns) = 6.212 ns; Loc. = LCCOMB_X13_Y5_N18; Fanout = 68; COMB Node = 'FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|valid_wrreq~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.803 ns" { FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|cmpr_736:wrfull_eq_comp|aneb_result_wire[0]~4 FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|valid_wrreq~1 } "NODE_NAME" } } { "db/dcfifo_tvm1.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/dcfifo_tvm1.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.206 ns) 7.166 ns FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|a_graycounter_ggc:wrptr_gp\|_~3 5 COMB LCCOMB_X12_Y5_N10 3 " "Info: 5: + IC(0.748 ns) + CELL(0.206 ns) = 7.166 ns; Loc. = LCCOMB_X12_Y5_N10; Fanout = 3; COMB Node = 'FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|a_graycounter_ggc:wrptr_gp\|_~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|valid_wrreq~1 FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|_~3 } "NODE_NAME" } } { "db/dcfifo_tvm1.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/dcfifo_tvm1.tdf" 66 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.615 ns) 8.831 ns FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|a_graycounter_ggc:wrptr_gp\|_~4 6 COMB LCCOMB_X10_Y5_N6 3 " "Info: 6: + IC(1.050 ns) + CELL(0.615 ns) = 8.831 ns; Loc. = LCCOMB_X10_Y5_N6; Fanout = 3; COMB Node = 'FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|a_graycounter_ggc:wrptr_gp\|_~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.665 ns" { FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|_~3 FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|_~4 } "NODE_NAME" } } { "db/dcfifo_tvm1.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/dcfifo_tvm1.tdf" 66 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.085 ns) + CELL(0.206 ns) 10.122 ns FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|a_graycounter_ggc:wrptr_gp\|counter13a\[10\]~1 7 COMB LCCOMB_X10_Y4_N28 1 " "Info: 7: + IC(1.085 ns) + CELL(0.206 ns) = 10.122 ns; Loc. = LCCOMB_X10_Y4_N28; Fanout = 1; COMB Node = 'FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|a_graycounter_ggc:wrptr_gp\|counter13a\[10\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|_~4 FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10]~1 } "NODE_NAME" } } { "db/a_graycounter_ggc.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/a_graycounter_ggc.tdf" 32 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.230 ns FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|a_graycounter_ggc:wrptr_gp\|counter13a\[10\] 8 REG LCFF_X10_Y4_N29 6 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 10.230 ns; Loc. = LCFF_X10_Y4_N29; Fanout = 6; REG Node = 'FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|a_graycounter_ggc:wrptr_gp\|counter13a\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10]~1 FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10] } "NODE_NAME" } } { "db/a_graycounter_ggc.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/a_graycounter_ggc.tdf" 32 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.086 ns ( 30.17 % ) " "Info: Total cell delay = 3.086 ns ( 30.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.144 ns ( 69.83 % ) " "Info: Total interconnect delay = 7.144 ns ( 69.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.230 ns" { FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8] FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|cmpr_736:wrfull_eq_comp|aneb_result_wire[0]~1 FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|cmpr_736:wrfull_eq_comp|aneb_result_wire[0]~4 FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|valid_wrreq~1 FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|_~3 FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|_~4 FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10]~1 FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.230 ns" { FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8] {} FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|cmpr_736:wrfull_eq_comp|aneb_result_wire[0]~1 {} FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|cmpr_736:wrfull_eq_comp|aneb_result_wire[0]~4 {} FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|valid_wrreq~1 {} FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|_~3 {} FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|_~4 {} FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10]~1 {} FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10] {} } { 0.000ns 1.611ns 1.497ns 1.153ns 0.748ns 1.050ns 1.085ns 0.000ns } { 0.000ns 0.650ns 0.651ns 0.650ns 0.206ns 0.615ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PCLK destination 2.800 ns + Shortest register " "Info: + Shortest clock path from clock \"PCLK\" to destination register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns PCLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'PCLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCLK } "NODE_NAME" } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/USB2_SDRAM_Project.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.293 ns PCLK~clkctrl 2 COMB CLKCTRL_G4 126 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.293 ns; Loc. = CLKCTRL_G4; Fanout = 126; COMB Node = 'PCLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { PCLK PCLK~clkctrl } "NODE_NAME" } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/USB2_SDRAM_Project.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.666 ns) 2.800 ns FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|a_graycounter_ggc:wrptr_gp\|counter13a\[10\] 3 REG LCFF_X10_Y4_N29 6 " "Info: 3: + IC(0.841 ns) + CELL(0.666 ns) = 2.800 ns; Loc. = LCFF_X10_Y4_N29; Fanout = 6; REG Node = 'FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|a_graycounter_ggc:wrptr_gp\|counter13a\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { PCLK~clkctrl FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10] } "NODE_NAME" } } { "db/a_graycounter_ggc.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/a_graycounter_ggc.tdf" 32 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 64.86 % ) " "Info: Total cell delay = 1.816 ns ( 64.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.984 ns ( 35.14 % ) " "Info: Total interconnect delay = 0.984 ns ( 35.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { PCLK PCLK~clkctrl FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { PCLK {} PCLK~combout {} PCLK~clkctrl {} FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10] {} } { 0.000ns 0.000ns 0.143ns 0.841ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PCLK source 2.797 ns - Longest register " "Info: - Longest clock path from clock \"PCLK\" to source register is 2.797 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns PCLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'PCLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCLK } "NODE_NAME" } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/USB2_SDRAM_Project.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.293 ns PCLK~clkctrl 2 COMB CLKCTRL_G4 126 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.293 ns; Loc. = CLKCTRL_G4; Fanout = 126; COMB Node = 'PCLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { PCLK PCLK~clkctrl } "NODE_NAME" } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/USB2_SDRAM_Project.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 2.797 ns FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|a_graycounter_ggc:wrptr_gp\|counter13a\[8\] 3 REG LCFF_X12_Y5_N29 11 " "Info: 3: + IC(0.838 ns) + CELL(0.666 ns) = 2.797 ns; Loc. = LCFF_X12_Y5_N29; Fanout = 11; REG Node = 'FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|a_graycounter_ggc:wrptr_gp\|counter13a\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { PCLK~clkctrl FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8] } "NODE_NAME" } } { "db/a_graycounter_ggc.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/a_graycounter_ggc.tdf" 32 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 64.93 % ) " "Info: Total cell delay = 1.816 ns ( 64.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.981 ns ( 35.07 % ) " "Info: Total interconnect delay = 0.981 ns ( 35.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.797 ns" { PCLK PCLK~clkctrl FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.797 ns" { PCLK {} PCLK~combout {} PCLK~clkctrl {} FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8] {} } { 0.000ns 0.000ns 0.143ns 0.838ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { PCLK PCLK~clkctrl FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { PCLK {} PCLK~combout {} PCLK~clkctrl {} FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10] {} } { 0.000ns 0.000ns 0.143ns 0.841ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.797 ns" { PCLK PCLK~clkctrl FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.797 ns" { PCLK {} PCLK~combout {} PCLK~clkctrl {} FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8] {} } { 0.000ns 0.000ns 0.143ns 0.838ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "db/a_graycounter_ggc.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/a_graycounter_ggc.tdf" 32 12 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "db/a_graycounter_ggc.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/a_graycounter_ggc.tdf" 32 12 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.230 ns" { FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8] FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|cmpr_736:wrfull_eq_comp|aneb_result_wire[0]~1 FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|cmpr_736:wrfull_eq_comp|aneb_result_wire[0]~4 FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|valid_wrreq~1 FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|_~3 FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|_~4 FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10]~1 FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.230 ns" { FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8] {} FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|cmpr_736:wrfull_eq_comp|aneb_result_wire[0]~1 {} FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|cmpr_736:wrfull_eq_comp|aneb_result_wire[0]~4 {} FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|valid_wrreq~1 {} FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|_~3 {} FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|_~4 {} FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10]~1 {} FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10] {} } { 0.000ns 1.611ns 1.497ns 1.153ns 0.748ns 1.050ns 1.085ns 0.000ns } { 0.000ns 0.650ns 0.651ns 0.650ns 0.206ns 0.615ns 0.206ns 0.108ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { PCLK PCLK~clkctrl FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { PCLK {} PCLK~combout {} PCLK~clkctrl {} FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[10] {} } { 0.000ns 0.000ns 0.143ns 0.841ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.797 ns" { PCLK PCLK~clkctrl FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.797 ns" { PCLK {} PCLK~combout {} PCLK~clkctrl {} FIFO_8Bit_2K:U2|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|a_graycounter_ggc:wrptr_gp|counter13a[8] {} } { 0.000ns 0.000ns 0.143ns 0.838ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0 register SDRAM_Controller:U5\|A\[10\] register SDRAM_Controller:U5\|A\[10\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0\" between source register \"SDRAM_Controller:U5\|A\[10\]\" and destination register \"SDRAM_Controller:U5\|A\[10\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_Controller:U5\|A\[10\] 1 REG LCFF_X17_Y4_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y4_N5; Fanout = 2; REG Node = 'SDRAM_Controller:U5\|A\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_Controller:U5|A[10] } "NODE_NAME" } } { "SDRAM_Controller.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/SDRAM_Controller.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns SDRAM_Controller:U5\|Selector7~1 2 COMB LCCOMB_X17_Y4_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X17_Y4_N4; Fanout = 1; COMB Node = 'SDRAM_Controller:U5\|Selector7~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { SDRAM_Controller:U5|A[10] SDRAM_Controller:U5|Selector7~1 } "NODE_NAME" } } { "SDRAM_Controller.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/SDRAM_Controller.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns SDRAM_Controller:U5\|A\[10\] 3 REG LCFF_X17_Y4_N5 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X17_Y4_N5; Fanout = 2; REG Node = 'SDRAM_Controller:U5\|A\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { SDRAM_Controller:U5|Selector7~1 SDRAM_Controller:U5|A[10] } "NODE_NAME" } } { "SDRAM_Controller.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/SDRAM_Controller.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { SDRAM_Controller:U5|A[10] SDRAM_Controller:U5|Selector7~1 SDRAM_Controller:U5|A[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { SDRAM_Controller:U5|A[10] {} SDRAM_Controller:U5|Selector7~1 {} SDRAM_Controller:U5|A[10] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.184 ns " "Info: + Latch edge is -2.184 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0 9.230 ns -2.184 ns  50 " "Info: Clock period of Destination clock \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0\" is 9.230 ns with  offset of -2.184 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.184 ns " "Info: - Launch edge is -2.184 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0 9.230 ns -2.184 ns  50 " "Info: Clock period of Source clock \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0\" is 9.230 ns with  offset of -2.184 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0 destination 2.345 ns + Longest register " "Info: + Longest clock path from clock \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0\" to destination register is 2.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.000 ns) 0.842 ns CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G7 446 " "Info: 2: + IC(0.842 ns) + CELL(0.000 ns) = 0.842 ns; Loc. = CLKCTRL_G7; Fanout = 446; COMB Node = 'CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.666 ns) 2.345 ns SDRAM_Controller:U5\|A\[10\] 3 REG LCFF_X17_Y4_N5 2 " "Info: 3: + IC(0.837 ns) + CELL(0.666 ns) = 2.345 ns; Loc. = LCFF_X17_Y4_N5; Fanout = 2; REG Node = 'SDRAM_Controller:U5\|A\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl SDRAM_Controller:U5|A[10] } "NODE_NAME" } } { "SDRAM_Controller.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/SDRAM_Controller.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.40 % ) " "Info: Total cell delay = 0.666 ns ( 28.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.679 ns ( 71.60 % ) " "Info: Total interconnect delay = 1.679 ns ( 71.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl SDRAM_Controller:U5|A[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.345 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 {} CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl {} SDRAM_Controller:U5|A[10] {} } { 0.000ns 0.842ns 0.837ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0 source 2.345 ns - Shortest register " "Info: - Shortest clock path from clock \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0\" to source register is 2.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.000 ns) 0.842 ns CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G7 446 " "Info: 2: + IC(0.842 ns) + CELL(0.000 ns) = 0.842 ns; Loc. = CLKCTRL_G7; Fanout = 446; COMB Node = 'CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.666 ns) 2.345 ns SDRAM_Controller:U5\|A\[10\] 3 REG LCFF_X17_Y4_N5 2 " "Info: 3: + IC(0.837 ns) + CELL(0.666 ns) = 2.345 ns; Loc. = LCFF_X17_Y4_N5; Fanout = 2; REG Node = 'SDRAM_Controller:U5\|A\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl SDRAM_Controller:U5|A[10] } "NODE_NAME" } } { "SDRAM_Controller.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/SDRAM_Controller.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.40 % ) " "Info: Total cell delay = 0.666 ns ( 28.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.679 ns ( 71.60 % ) " "Info: Total interconnect delay = 1.679 ns ( 71.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl SDRAM_Controller:U5|A[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.345 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 {} CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl {} SDRAM_Controller:U5|A[10] {} } { 0.000ns 0.842ns 0.837ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl SDRAM_Controller:U5|A[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.345 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 {} CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl {} SDRAM_Controller:U5|A[10] {} } { 0.000ns 0.842ns 0.837ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "SDRAM_Controller.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/SDRAM_Controller.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "SDRAM_Controller.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/SDRAM_Controller.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl SDRAM_Controller:U5|A[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.345 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 {} CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl {} SDRAM_Controller:U5|A[10] {} } { 0.000ns 0.842ns 0.837ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { SDRAM_Controller:U5|A[10] SDRAM_Controller:U5|Selector7~1 SDRAM_Controller:U5|A[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { SDRAM_Controller:U5|A[10] {} SDRAM_Controller:U5|Selector7~1 {} SDRAM_Controller:U5|A[10] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl SDRAM_Controller:U5|A[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.345 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 {} CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl {} SDRAM_Controller:U5|A[10] {} } { 0.000ns 0.842ns 0.837ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk1 register Controller:U6\|present_state register Controller:U6\|present_state 499 ps " "Info: Minimum slack time is 499 ps for clock \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk1\" between source register \"Controller:U6\|present_state\" and destination register \"Controller:U6\|present_state\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Controller:U6\|present_state 1 REG LCFF_X21_Y7_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 3; REG Node = 'Controller:U6\|present_state'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controller:U6|present_state } "NODE_NAME" } } { "Controller.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Controller.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns Controller:U6\|present_state~0 2 COMB LCCOMB_X21_Y7_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X21_Y7_N0; Fanout = 1; COMB Node = 'Controller:U6\|present_state~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Controller:U6|present_state Controller:U6|present_state~0 } "NODE_NAME" } } { "Controller.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Controller.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns Controller:U6\|present_state 3 REG LCFF_X21_Y7_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 3; REG Node = 'Controller:U6\|present_state'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Controller:U6|present_state~0 Controller:U6|present_state } "NODE_NAME" } } { "Controller.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Controller.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { Controller:U6|present_state Controller:U6|present_state~0 Controller:U6|present_state } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { Controller:U6|present_state {} Controller:U6|present_state~0 {} Controller:U6|present_state {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.184 ns " "Info: + Latch edge is -2.184 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk1 13.846 ns -2.184 ns  50 " "Info: Clock period of Destination clock \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk1\" is 13.846 ns with  offset of -2.184 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.184 ns " "Info: - Launch edge is -2.184 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk1 13.846 ns -2.184 ns  50 " "Info: Clock period of Source clock \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk1\" is 13.846 ns with  offset of -2.184 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk1 destination 2.337 ns + Longest register " "Info: + Longest clock path from clock \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk1\" to destination register is 2.337 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk1 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.000 ns) 0.842 ns CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G6 107 " "Info: 2: + IC(0.842 ns) + CELL(0.000 ns) = 0.842 ns; Loc. = CLKCTRL_G6; Fanout = 107; COMB Node = 'CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.666 ns) 2.337 ns Controller:U6\|present_state 3 REG LCFF_X21_Y7_N1 3 " "Info: 3: + IC(0.829 ns) + CELL(0.666 ns) = 2.337 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 3; REG Node = 'Controller:U6\|present_state'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1~clkctrl Controller:U6|present_state } "NODE_NAME" } } { "Controller.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Controller.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.50 % ) " "Info: Total cell delay = 0.666 ns ( 28.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.671 ns ( 71.50 % ) " "Info: Total interconnect delay = 1.671 ns ( 71.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1~clkctrl Controller:U6|present_state } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.337 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 {} CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1~clkctrl {} Controller:U6|present_state {} } { 0.000ns 0.842ns 0.829ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk1 source 2.337 ns - Shortest register " "Info: - Shortest clock path from clock \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk1\" to source register is 2.337 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk1 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.000 ns) 0.842 ns CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G6 107 " "Info: 2: + IC(0.842 ns) + CELL(0.000 ns) = 0.842 ns; Loc. = CLKCTRL_G6; Fanout = 107; COMB Node = 'CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.666 ns) 2.337 ns Controller:U6\|present_state 3 REG LCFF_X21_Y7_N1 3 " "Info: 3: + IC(0.829 ns) + CELL(0.666 ns) = 2.337 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 3; REG Node = 'Controller:U6\|present_state'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1~clkctrl Controller:U6|present_state } "NODE_NAME" } } { "Controller.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Controller.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.50 % ) " "Info: Total cell delay = 0.666 ns ( 28.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.671 ns ( 71.50 % ) " "Info: Total interconnect delay = 1.671 ns ( 71.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1~clkctrl Controller:U6|present_state } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.337 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 {} CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1~clkctrl {} Controller:U6|present_state {} } { 0.000ns 0.842ns 0.829ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1~clkctrl Controller:U6|present_state } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.337 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 {} CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1~clkctrl {} Controller:U6|present_state {} } { 0.000ns 0.842ns 0.829ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Controller.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Controller.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Controller.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Controller.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1~clkctrl Controller:U6|present_state } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.337 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 {} CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1~clkctrl {} Controller:U6|present_state {} } { 0.000ns 0.842ns 0.829ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { Controller:U6|present_state Controller:U6|present_state~0 Controller:U6|present_state } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { Controller:U6|present_state {} Controller:U6|present_state~0 {} Controller:U6|present_state {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1~clkctrl Controller:U6|present_state } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.337 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1 {} CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk1~clkctrl {} Controller:U6|present_state {} } { 0.000ns 0.842ns 0.829ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLK50M register Camera:U1\|count_clk\[2\] register Camera:U1\|clk_200k_t -151 ps " "Info: Minimum slack time is -151 ps for clock \"CLK50M\" between source register \"Camera:U1\|count_clk\[2\]\" and destination register \"Camera:U1\|clk_200k_t\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.800 ns + Shortest register register " "Info: + Shortest register to register delay is 0.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Camera:U1\|count_clk\[2\] 1 REG LCFF_X4_Y6_N23 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y6_N23; Fanout = 9; REG Node = 'Camera:U1\|count_clk\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Camera:U1|count_clk[2] } "NODE_NAME" } } { "Camera.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Camera.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.206 ns) 0.692 ns Camera:U1\|clk_200k_t~0 2 COMB LCCOMB_X4_Y6_N24 1 " "Info: 2: + IC(0.486 ns) + CELL(0.206 ns) = 0.692 ns; Loc. = LCCOMB_X4_Y6_N24; Fanout = 1; COMB Node = 'Camera:U1\|clk_200k_t~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.692 ns" { Camera:U1|count_clk[2] Camera:U1|clk_200k_t~0 } "NODE_NAME" } } { "Camera.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Camera.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.800 ns Camera:U1\|clk_200k_t 3 REG LCFF_X4_Y6_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.800 ns; Loc. = LCFF_X4_Y6_N25; Fanout = 2; REG Node = 'Camera:U1\|clk_200k_t'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Camera:U1|clk_200k_t~0 Camera:U1|clk_200k_t } "NODE_NAME" } } { "Camera.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Camera.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 39.25 % ) " "Info: Total cell delay = 0.314 ns ( 39.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.486 ns ( 60.75 % ) " "Info: Total interconnect delay = 0.486 ns ( 60.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { Camera:U1|count_clk[2] Camera:U1|clk_200k_t~0 Camera:U1|clk_200k_t } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.800 ns" { Camera:U1|count_clk[2] {} Camera:U1|clk_200k_t~0 {} Camera:U1|clk_200k_t {} } { 0.000ns 0.486ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.951 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.951 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLK50M 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLK50M\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLK50M 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLK50M\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.949 ns + Smallest " "Info: + Smallest clock skew is 0.949 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK50M destination 3.725 ns + Longest register " "Info: + Longest clock path from clock \"CLK50M\" to destination register is 3.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK50M 1 CLK PIN_131 5 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 5; CLK Node = 'CLK50M'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK50M } "NODE_NAME" } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/USB2_SDRAM_Project.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.909 ns) + CELL(0.666 ns) 3.725 ns Camera:U1\|clk_200k_t 2 REG LCFF_X4_Y6_N25 2 " "Info: 2: + IC(1.909 ns) + CELL(0.666 ns) = 3.725 ns; Loc. = LCFF_X4_Y6_N25; Fanout = 2; REG Node = 'Camera:U1\|clk_200k_t'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.575 ns" { CLK50M Camera:U1|clk_200k_t } "NODE_NAME" } } { "Camera.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Camera.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 48.75 % ) " "Info: Total cell delay = 1.816 ns ( 48.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.909 ns ( 51.25 % ) " "Info: Total interconnect delay = 1.909 ns ( 51.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.725 ns" { CLK50M Camera:U1|clk_200k_t } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.725 ns" { CLK50M {} CLK50M~combout {} Camera:U1|clk_200k_t {} } { 0.000ns 0.000ns 1.909ns } { 0.000ns 1.150ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK50M source 2.776 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK50M\" to source register is 2.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK50M 1 CLK PIN_131 5 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 5; CLK Node = 'CLK50M'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK50M } "NODE_NAME" } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/USB2_SDRAM_Project.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.293 ns CLK50M~clkctrl 2 COMB CLKCTRL_G5 7 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.293 ns; Loc. = CLKCTRL_G5; Fanout = 7; COMB Node = 'CLK50M~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK50M CLK50M~clkctrl } "NODE_NAME" } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/USB2_SDRAM_Project.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.817 ns) + CELL(0.666 ns) 2.776 ns Camera:U1\|count_clk\[2\] 3 REG LCFF_X4_Y6_N23 9 " "Info: 3: + IC(0.817 ns) + CELL(0.666 ns) = 2.776 ns; Loc. = LCFF_X4_Y6_N23; Fanout = 9; REG Node = 'Camera:U1\|count_clk\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { CLK50M~clkctrl Camera:U1|count_clk[2] } "NODE_NAME" } } { "Camera.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Camera.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 65.42 % ) " "Info: Total cell delay = 1.816 ns ( 65.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.960 ns ( 34.58 % ) " "Info: Total interconnect delay = 0.960 ns ( 34.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { CLK50M CLK50M~clkctrl Camera:U1|count_clk[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { CLK50M {} CLK50M~combout {} CLK50M~clkctrl {} Camera:U1|count_clk[2] {} } { 0.000ns 0.000ns 0.143ns 0.817ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.725 ns" { CLK50M Camera:U1|clk_200k_t } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.725 ns" { CLK50M {} CLK50M~combout {} Camera:U1|clk_200k_t {} } { 0.000ns 0.000ns 1.909ns } { 0.000ns 1.150ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { CLK50M CLK50M~clkctrl Camera:U1|count_clk[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { CLK50M {} CLK50M~combout {} CLK50M~clkctrl {} Camera:U1|count_clk[2] {} } { 0.000ns 0.000ns 0.143ns 0.817ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Camera.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Camera.vhd" 69 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Camera.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Camera.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.725 ns" { CLK50M Camera:U1|clk_200k_t } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.725 ns" { CLK50M {} CLK50M~combout {} Camera:U1|clk_200k_t {} } { 0.000ns 0.000ns 1.909ns } { 0.000ns 1.150ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { CLK50M CLK50M~clkctrl Camera:U1|count_clk[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { CLK50M {} CLK50M~combout {} CLK50M~clkctrl {} Camera:U1|count_clk[2] {} } { 0.000ns 0.000ns 0.143ns 0.817ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { Camera:U1|count_clk[2] Camera:U1|clk_200k_t~0 Camera:U1|clk_200k_t } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.800 ns" { Camera:U1|count_clk[2] {} Camera:U1|clk_200k_t~0 {} Camera:U1|clk_200k_t {} } { 0.000ns 0.486ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.725 ns" { CLK50M Camera:U1|clk_200k_t } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.725 ns" { CLK50M {} CLK50M~combout {} Camera:U1|clk_200k_t {} } { 0.000ns 0.000ns 1.909ns } { 0.000ns 1.150ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { CLK50M CLK50M~clkctrl Camera:U1|count_clk[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.776 ns" { CLK50M {} CLK50M~combout {} CLK50M~clkctrl {} Camera:U1|count_clk[2] {} } { 0.000ns 0.000ns 0.143ns 0.817ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "CLK50M 1 " "Warning: Can't achieve minimum setup and hold requirement CLK50M along 1 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "FIFO_8Bit_2K:U3\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|altsyncram_to61:fifo_ram\|altsyncram_9ve1:altsyncram14\|ram_block15a2~portb_datain_reg1 DQ0\[3\] CLK50M 10.214 ns memory " "Info: tsu for memory \"FIFO_8Bit_2K:U3\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|altsyncram_to61:fifo_ram\|altsyncram_9ve1:altsyncram14\|ram_block15a2~portb_datain_reg1\" (data pin = \"DQ0\[3\]\", clock pin = \"CLK50M\") is 10.214 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.464 ns + Longest pin memory " "Info: + Longest pin to memory delay is 10.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DQ0\[3\] 1 PIN PIN_192 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_192; Fanout = 1; PIN Node = 'DQ0\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ0[3] } "NODE_NAME" } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/USB2_SDRAM_Project.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns DQ0\[3\]~3 2 COMB IOC_X9_Y14_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = IOC_X9_Y14_N2; Fanout = 1; COMB Node = 'DQ0\[3\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { DQ0[3] DQ0[3]~3 } "NODE_NAME" } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/USB2_SDRAM_Project.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.719 ns) + CELL(0.624 ns) 8.337 ns writemcufifodata_t\[3\]~3 3 COMB LCCOMB_X15_Y6_N28 1 " "Info: 3: + IC(6.719 ns) + CELL(0.624 ns) = 8.337 ns; Loc. = LCCOMB_X15_Y6_N28; Fanout = 1; COMB Node = 'writemcufifodata_t\[3\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.343 ns" { DQ0[3]~3 writemcufifodata_t[3]~3 } "NODE_NAME" } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/USB2_SDRAM_Project.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.997 ns) + CELL(0.130 ns) 10.464 ns FIFO_8Bit_2K:U3\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|altsyncram_to61:fifo_ram\|altsyncram_9ve1:altsyncram14\|ram_block15a2~portb_datain_reg1 4 MEM M4K_X23_Y9 1 " "Info: 4: + IC(1.997 ns) + CELL(0.130 ns) = 10.464 ns; Loc. = M4K_X23_Y9; Fanout = 1; MEM Node = 'FIFO_8Bit_2K:U3\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|altsyncram_to61:fifo_ram\|altsyncram_9ve1:altsyncram14\|ram_block15a2~portb_datain_reg1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.127 ns" { writemcufifodata_t[3]~3 FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_9ve1.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/altsyncram_9ve1.tdf" 107 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.748 ns ( 16.70 % ) " "Info: Total cell delay = 1.748 ns ( 16.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.716 ns ( 83.30 % ) " "Info: Total interconnect delay = 8.716 ns ( 83.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.464 ns" { DQ0[3] DQ0[3]~3 writemcufifodata_t[3]~3 FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_datain_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.464 ns" { DQ0[3] {} DQ0[3]~3 {} writemcufifodata_t[3]~3 {} FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_datain_reg1 {} } { 0.000ns 0.000ns 6.719ns 1.997ns } { 0.000ns 0.994ns 0.624ns 0.130ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_9ve1.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/altsyncram_9ve1.tdf" 107 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLK50M CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0 -2.184 ns - " "Info: - Offset between input clock \"CLK50M\" and output clock \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0\" is -2.184 ns" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/USB2_SDRAM_Project.vhd" 9 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0 destination 2.480 ns - Shortest memory " "Info: - Shortest clock path from clock \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0\" to destination memory is 2.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.000 ns) 0.842 ns CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G7 446 " "Info: 2: + IC(0.842 ns) + CELL(0.000 ns) = 0.842 ns; Loc. = CLKCTRL_G7; Fanout = 446; COMB Node = 'CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.858 ns) 2.480 ns FIFO_8Bit_2K:U3\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|altsyncram_to61:fifo_ram\|altsyncram_9ve1:altsyncram14\|ram_block15a2~portb_datain_reg1 3 MEM M4K_X23_Y9 1 " "Info: 3: + IC(0.780 ns) + CELL(0.858 ns) = 2.480 ns; Loc. = M4K_X23_Y9; Fanout = 1; MEM Node = 'FIFO_8Bit_2K:U3\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|altsyncram_to61:fifo_ram\|altsyncram_9ve1:altsyncram14\|ram_block15a2~portb_datain_reg1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.638 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_9ve1.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/altsyncram_9ve1.tdf" 107 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.858 ns ( 34.60 % ) " "Info: Total cell delay = 0.858 ns ( 34.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.622 ns ( 65.40 % ) " "Info: Total interconnect delay = 1.622 ns ( 65.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_datain_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 {} CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl {} FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_datain_reg1 {} } { 0.000ns 0.842ns 0.780ns } { 0.000ns 0.000ns 0.858ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.464 ns" { DQ0[3] DQ0[3]~3 writemcufifodata_t[3]~3 FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_datain_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.464 ns" { DQ0[3] {} DQ0[3]~3 {} writemcufifodata_t[3]~3 {} FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_datain_reg1 {} } { 0.000ns 0.000ns 6.719ns 1.997ns } { 0.000ns 0.994ns 0.624ns 0.130ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_datain_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0 {} CLKGen:U0|PLL_Core:U0|altpll:altpll_component|_clk0~clkctrl {} FIFO_8Bit_2K:U3|FIFO_Core:U0|dcfifo:dcfifo_component|dcfifo_tvm1:auto_generated|altsyncram_to61:fifo_ram|altsyncram_9ve1:altsyncram14|ram_block15a2~portb_datain_reg1 {} } { 0.000ns 0.842ns 0.780ns } { 0.000ns 0.000ns 0.858ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK50M IIC_DATA Camera:U1\|iic_data_t 11.093 ns register " "Info: tco from clock \"CLK50M\" to destination pin \"IIC_DATA\" through register \"Camera:U1\|iic_data_t\" is 11.093 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK50M source 6.681 ns + Longest register " "Info: + Longest clock path from clock \"CLK50M\" to source register is 6.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK50M 1 CLK PIN_131 5 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 5; CLK Node = 'CLK50M'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK50M } "NODE_NAME" } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/USB2_SDRAM_Project.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.909 ns) + CELL(0.970 ns) 4.029 ns Camera:U1\|clk_200k_t 2 REG LCFF_X4_Y6_N25 2 " "Info: 2: + IC(1.909 ns) + CELL(0.970 ns) = 4.029 ns; Loc. = LCFF_X4_Y6_N25; Fanout = 2; REG Node = 'Camera:U1\|clk_200k_t'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.879 ns" { CLK50M Camera:U1|clk_200k_t } "NODE_NAME" } } { "Camera.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Camera.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.000 ns) 5.176 ns Camera:U1\|clk_200k_t~clkctrl 3 COMB CLKCTRL_G3 51 " "Info: 3: + IC(1.147 ns) + CELL(0.000 ns) = 5.176 ns; Loc. = CLKCTRL_G3; Fanout = 51; COMB Node = 'Camera:U1\|clk_200k_t~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { Camera:U1|clk_200k_t Camera:U1|clk_200k_t~clkctrl } "NODE_NAME" } } { "Camera.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Camera.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 6.681 ns Camera:U1\|iic_data_t 4 REG LCFF_X25_Y5_N29 7 " "Info: 4: + IC(0.839 ns) + CELL(0.666 ns) = 6.681 ns; Loc. = LCFF_X25_Y5_N29; Fanout = 7; REG Node = 'Camera:U1\|iic_data_t'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { Camera:U1|clk_200k_t~clkctrl Camera:U1|iic_data_t } "NODE_NAME" } } { "Camera.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Camera.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.786 ns ( 41.70 % ) " "Info: Total cell delay = 2.786 ns ( 41.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.895 ns ( 58.30 % ) " "Info: Total interconnect delay = 3.895 ns ( 58.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.681 ns" { CLK50M Camera:U1|clk_200k_t Camera:U1|clk_200k_t~clkctrl Camera:U1|iic_data_t } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.681 ns" { CLK50M {} CLK50M~combout {} Camera:U1|clk_200k_t {} Camera:U1|clk_200k_t~clkctrl {} Camera:U1|iic_data_t {} } { 0.000ns 0.000ns 1.909ns 1.147ns 0.839ns } { 0.000ns 1.150ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Camera.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Camera.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.108 ns + Longest register pin " "Info: + Longest register to pin delay is 4.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Camera:U1\|iic_data_t 1 REG LCFF_X25_Y5_N29 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y5_N29; Fanout = 7; REG Node = 'Camera:U1\|iic_data_t'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Camera:U1|iic_data_t } "NODE_NAME" } } { "Camera.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Camera.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(3.106 ns) 4.108 ns IIC_DATA 2 PIN PIN_119 0 " "Info: 2: + IC(1.002 ns) + CELL(3.106 ns) = 4.108 ns; Loc. = PIN_119; Fanout = 0; PIN Node = 'IIC_DATA'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.108 ns" { Camera:U1|iic_data_t IIC_DATA } "NODE_NAME" } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/USB2_SDRAM_Project.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.106 ns ( 75.61 % ) " "Info: Total cell delay = 3.106 ns ( 75.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 24.39 % ) " "Info: Total interconnect delay = 1.002 ns ( 24.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.108 ns" { Camera:U1|iic_data_t IIC_DATA } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.108 ns" { Camera:U1|iic_data_t {} IIC_DATA {} } { 0.000ns 1.002ns } { 0.000ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.681 ns" { CLK50M Camera:U1|clk_200k_t Camera:U1|clk_200k_t~clkctrl Camera:U1|iic_data_t } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.681 ns" { CLK50M {} CLK50M~combout {} Camera:U1|clk_200k_t {} Camera:U1|clk_200k_t~clkctrl {} Camera:U1|iic_data_t {} } { 0.000ns 0.000ns 1.909ns 1.147ns 0.839ns } { 0.000ns 1.150ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.108 ns" { Camera:U1|iic_data_t IIC_DATA } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.108 ns" { Camera:U1|iic_data_t {} IIC_DATA {} } { 0.000ns 1.002ns } { 0.000ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLK50M XCLK 5.163 ns Longest " "Info: Longest tpd from source pin \"CLK50M\" to destination pin \"XCLK\" is 5.163 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK50M 1 CLK PIN_131 5 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 5; CLK Node = 'CLK50M'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK50M } "NODE_NAME" } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/USB2_SDRAM_Project.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(3.096 ns) 5.163 ns XCLK 2 PIN PIN_135 0 " "Info: 2: + IC(0.917 ns) + CELL(3.096 ns) = 5.163 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'XCLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.013 ns" { CLK50M XCLK } "NODE_NAME" } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/USB2_SDRAM_Project.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.246 ns ( 82.24 % ) " "Info: Total cell delay = 4.246 ns ( 82.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.917 ns ( 17.76 % ) " "Info: Total interconnect delay = 0.917 ns ( 17.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.163 ns" { CLK50M XCLK } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.163 ns" { CLK50M {} CLK50M~combout {} XCLK {} } { 0.000ns 0.000ns 0.917ns } { 0.000ns 1.150ns 3.096ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Camera:U1\|ack_t3 IIC_DATA CLK50M -1.145 ns register " "Info: th for register \"Camera:U1\|ack_t3\" (data pin = \"IIC_DATA\", clock pin = \"CLK50M\") is -1.145 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK50M destination 6.669 ns + Longest register " "Info: + Longest clock path from clock \"CLK50M\" to destination register is 6.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK50M 1 CLK PIN_131 5 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 5; CLK Node = 'CLK50M'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK50M } "NODE_NAME" } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/USB2_SDRAM_Project.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.909 ns) + CELL(0.970 ns) 4.029 ns Camera:U1\|clk_200k_t 2 REG LCFF_X4_Y6_N25 2 " "Info: 2: + IC(1.909 ns) + CELL(0.970 ns) = 4.029 ns; Loc. = LCFF_X4_Y6_N25; Fanout = 2; REG Node = 'Camera:U1\|clk_200k_t'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.879 ns" { CLK50M Camera:U1|clk_200k_t } "NODE_NAME" } } { "Camera.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Camera.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.000 ns) 5.176 ns Camera:U1\|clk_200k_t~clkctrl 3 COMB CLKCTRL_G3 51 " "Info: 3: + IC(1.147 ns) + CELL(0.000 ns) = 5.176 ns; Loc. = CLKCTRL_G3; Fanout = 51; COMB Node = 'Camera:U1\|clk_200k_t~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { Camera:U1|clk_200k_t Camera:U1|clk_200k_t~clkctrl } "NODE_NAME" } } { "Camera.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Camera.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 6.669 ns Camera:U1\|ack_t3 4 REG LCFF_X25_Y6_N31 3 " "Info: 4: + IC(0.827 ns) + CELL(0.666 ns) = 6.669 ns; Loc. = LCFF_X25_Y6_N31; Fanout = 3; REG Node = 'Camera:U1\|ack_t3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { Camera:U1|clk_200k_t~clkctrl Camera:U1|ack_t3 } "NODE_NAME" } } { "Camera.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Camera.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.786 ns ( 41.78 % ) " "Info: Total cell delay = 2.786 ns ( 41.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.883 ns ( 58.22 % ) " "Info: Total interconnect delay = 3.883 ns ( 58.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.669 ns" { CLK50M Camera:U1|clk_200k_t Camera:U1|clk_200k_t~clkctrl Camera:U1|ack_t3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.669 ns" { CLK50M {} CLK50M~combout {} Camera:U1|clk_200k_t {} Camera:U1|clk_200k_t~clkctrl {} Camera:U1|ack_t3 {} } { 0.000ns 0.000ns 1.909ns 1.147ns 0.827ns } { 0.000ns 1.150ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Camera.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Camera.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.120 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IIC_DATA 1 PIN PIN_119 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_119; Fanout = 1; PIN Node = 'IIC_DATA'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IIC_DATA } "NODE_NAME" } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/USB2_SDRAM_Project.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns IIC_DATA~0 2 COMB IOC_X28_Y5_N2 3 " "Info: 2: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = IOC_X28_Y5_N2; Fanout = 3; COMB Node = 'IIC_DATA~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { IIC_DATA IIC_DATA~0 } "NODE_NAME" } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/USB2_SDRAM_Project.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.656 ns) + CELL(0.370 ns) 7.021 ns Camera:U1\|Mux41~2 3 COMB LCCOMB_X25_Y6_N4 1 " "Info: 3: + IC(5.656 ns) + CELL(0.370 ns) = 7.021 ns; Loc. = LCCOMB_X25_Y6_N4; Fanout = 1; COMB Node = 'Camera:U1\|Mux41~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.026 ns" { IIC_DATA~0 Camera:U1|Mux41~2 } "NODE_NAME" } } { "Camera.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Camera.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.624 ns) 8.012 ns Camera:U1\|Mux41~3 4 COMB LCCOMB_X25_Y6_N30 1 " "Info: 4: + IC(0.367 ns) + CELL(0.624 ns) = 8.012 ns; Loc. = LCCOMB_X25_Y6_N30; Fanout = 1; COMB Node = 'Camera:U1\|Mux41~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { Camera:U1|Mux41~2 Camera:U1|Mux41~3 } "NODE_NAME" } } { "Camera.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Camera.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.120 ns Camera:U1\|ack_t3 5 REG LCFF_X25_Y6_N31 3 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 8.120 ns; Loc. = LCFF_X25_Y6_N31; Fanout = 3; REG Node = 'Camera:U1\|ack_t3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Camera:U1|Mux41~3 Camera:U1|ack_t3 } "NODE_NAME" } } { "Camera.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Camera.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.097 ns ( 25.83 % ) " "Info: Total cell delay = 2.097 ns ( 25.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.023 ns ( 74.17 % ) " "Info: Total interconnect delay = 6.023 ns ( 74.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.120 ns" { IIC_DATA IIC_DATA~0 Camera:U1|Mux41~2 Camera:U1|Mux41~3 Camera:U1|ack_t3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.120 ns" { IIC_DATA {} IIC_DATA~0 {} Camera:U1|Mux41~2 {} Camera:U1|Mux41~3 {} Camera:U1|ack_t3 {} } { 0.000ns 0.000ns 5.656ns 0.367ns 0.000ns } { 0.000ns 0.995ns 0.370ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.669 ns" { CLK50M Camera:U1|clk_200k_t Camera:U1|clk_200k_t~clkctrl Camera:U1|ack_t3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.669 ns" { CLK50M {} CLK50M~combout {} Camera:U1|clk_200k_t {} Camera:U1|clk_200k_t~clkctrl {} Camera:U1|ack_t3 {} } { 0.000ns 0.000ns 1.909ns 1.147ns 0.827ns } { 0.000ns 1.150ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.120 ns" { IIC_DATA IIC_DATA~0 Camera:U1|Mux41~2 Camera:U1|Mux41~3 Camera:U1|ack_t3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.120 ns" { IIC_DATA {} IIC_DATA~0 {} Camera:U1|Mux41~2 {} Camera:U1|Mux41~3 {} Camera:U1|ack_t3 {} } { 0.000ns 0.000ns 5.656ns 0.367ns 0.000ns } { 0.000ns 0.995ns 0.370ns 0.624ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 20 14:26:43 2013 " "Info: Processing ended: Fri Sep 20 14:26:43 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
