
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1820554                       # Simulator instruction rate (inst/s)
host_mem_usage                              201486332                       # Number of bytes of host memory used
host_op_rate                                  2143893                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1511.92                       # Real time elapsed on the host
host_tick_rate                              672526952                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2752532495                       # Number of instructions simulated
sim_ops                                    3241396240                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.016808                       # Number of seconds simulated
sim_ticks                                1016807501408                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2037282                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4071084                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 148904751                       # Number of branches fetched
system.switch_cpus.committedInsts           752532494                       # Number of instructions committed
system.switch_cpus.committedOps             883910683                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2438387293                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2438387293                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    279632757                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    276270017                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    108493647                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            34620448                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     764328513                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            764328513                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1198692375                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    668955424                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           156133011                       # Number of load instructions
system.switch_cpus.num_mem_refs             257500069                       # number of memory refs
system.switch_cpus.num_store_insts          101367058                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      43649397                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             43649397                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     55449778                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     32710709                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         553003118     62.56%     62.56% # Class of executed instruction
system.switch_cpus.op_class::IntMult         47604874      5.39%     67.95% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     67.95% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd         5084667      0.58%     68.52% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp         3362854      0.38%     68.90% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         1384179      0.16%     69.06% # Class of executed instruction
system.switch_cpus.op_class::FloatMult        4585668      0.52%     69.58% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc      5518770      0.62%     70.20% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv          772367      0.09%     70.29% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc        4788440      0.54%     70.83% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     70.83% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     70.83% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     70.83% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           305696      0.03%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     70.87% # Class of executed instruction
system.switch_cpus.op_class::MemRead        156133011     17.66%     88.53% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       101367058     11.47%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          883910702                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests         3497                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         3490                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2164902                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1516770                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4329804                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1520260                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2027269                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       228389                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1805396                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10030                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10030                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2027269                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      3095901                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      3012482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6108383                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6108383                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    147220096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    142787968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    290008064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               290008064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2037299                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2037299    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2037299                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3931950014                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3808604578                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        19164228021                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2145618                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       504686                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3870665                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19284                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19284                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             2                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2145616                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            6                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6494700                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6494706                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    312473216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              312473728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2210451                       # Total snoops (count)
system.tol2bus.snoopTraffic                  29233792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4375353                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.349057                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.478342                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2851596     65.17%     65.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1520267     34.75%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   3490      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4375353                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2266395000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4513816500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              4170                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    132241280                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         132241408                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     14978688                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       14978688                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1033135                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1033136                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       117021                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            117021                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst          126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    130055374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            130055500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst          126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total             126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      14731095                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            14731095                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      14731095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst          126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    130055374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           144786595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    232637.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   2032258.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.002664326394                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        13160                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        13160                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            3424219                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            219641                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1033136                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    117021                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  2066272                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  234042                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 34012                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                 1405                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            96723                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           330743                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           314830                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           297351                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           143871                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            43953                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            53501                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            51763                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            39754                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            62149                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           42660                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           39430                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           63329                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          331124                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           53013                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           68066                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            47477                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            19105                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            11383                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            12251                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4             8918                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            20442                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            10262                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7             5490                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8             5268                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             5404                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            5380                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            5636                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            6728                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            6180                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           15290                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           47406                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.20                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 31859821496                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               10161300000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            69964696496                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    15677.04                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               34427.04                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1465660                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 152403                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                72.12                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               65.51                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              2066272                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              234042                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1016596                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1015664                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 10805                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 10901                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 13103                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 13153                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 13166                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 13167                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 13164                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 13163                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 13168                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 13169                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 13164                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 13198                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 13210                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 13176                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 13162                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 13160                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 13160                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 13160                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   273                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       646816                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   224.101123                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   174.200844                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   203.599645                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        12791      1.98%      1.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       476977     73.74%     75.72% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        47871      7.40%     83.12% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        17789      2.75%     85.87% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        12768      1.97%     87.85% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        36984      5.72%     93.56% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        35418      5.48%     99.04% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         2255      0.35%     99.39% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151         3963      0.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       646816                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        13160                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    154.425532                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean   127.417531                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev   116.629615                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-63           896      6.81%      6.81% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-127         6854     52.08%     58.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-191         3343     25.40%     84.29% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-255          204      1.55%     85.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::256-319           35      0.27%     86.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::320-383          516      3.92%     90.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::384-447          942      7.16%     97.19% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::448-511          274      2.08%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::512-575           28      0.21%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::576-639            2      0.02%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::640-703            7      0.05%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::704-767           33      0.25%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::768-831           20      0.15%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::832-895            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::896-959            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1088-1151            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1152-1215            2      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        13160                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        13160                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.676292                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.657875                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.789349                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            2252     17.11%     17.11% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             100      0.76%     17.87% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           10527     79.99%     97.86% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             218      1.66%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              63      0.48%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        13160                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             130064640                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                2176768                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               14887680                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              132241408                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            14978688                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      127.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       14.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   130.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    14.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.11                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1016806930725                       # Total gap between requests
system.mem_ctrls0.avgGap                    884059.25                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst          128                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    130064512                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     14887680                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 125.884201112556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 127914587.392300173640                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 14641591.431401360780                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      2066270                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       234042                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst        70000                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  69964626496                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 23593631617698                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     35000.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     33860.35                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 100809391.55                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   71.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          1955281860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1039256955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         4994608500                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         507864240                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    198475630200                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    223316615040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      510555094395                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       502.115783                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 578711470730                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 404142630678                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          2662991520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1415409765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         9515727900                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         706412160                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    398352909210                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     54998737920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      547918026075                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       538.861117                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 139515293515                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 843338807893                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    128532736                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         128532864                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total          128                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     14255104                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       14255104                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1004162                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1004163                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       111368                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            111368                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst          126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    126408131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            126408257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst          126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total             126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      14019472                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            14019472                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      14019472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst          126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    126408131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           140427729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    221114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   1976373.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.002328884922                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        12502                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        12502                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            3335004                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            208759                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1004163                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    111368                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  2008326                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  222736                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 31951                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                 1622                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            83891                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           335532                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           305800                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           296709                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           143660                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            55049                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            59402                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            41533                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            35436                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            44132                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           40252                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           35513                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           53473                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          326716                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           51910                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           67367                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            44252                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            22325                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            11620                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            12080                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4             5572                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            21810                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            10098                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7             6018                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8             5148                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             5548                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            5340                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            5748                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            7014                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            6372                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           12060                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           40092                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.17                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 30357295008                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                9881875000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            67414326258                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    15360.09                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               34110.09                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1434419                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 143028                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                72.58                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               64.69                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              2008326                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              222736                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 988665                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 987710                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 10344                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 10401                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 12468                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 12498                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 12504                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 12502                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 12502                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 12503                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 12514                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 12516                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 12508                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 12540                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 12542                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 12509                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 12504                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 12502                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 12502                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 12502                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   232                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       620025                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   226.826673                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   175.471223                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   206.389176                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        12527      2.02%      2.02% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       455404     73.45%     75.47% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        43112      6.95%     82.42% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        18409      2.97%     85.39% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        12424      2.00%     87.40% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        36864      5.95%     93.34% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        35150      5.67%     99.01% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         2279      0.37%     99.38% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151         3856      0.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       620025                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        12502                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    158.079747                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean   131.157445                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev   117.040203                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-31             9      0.07%      0.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-63          685      5.48%      5.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-95         2829     22.63%     28.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-127         3548     28.38%     56.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-159         2457     19.65%     76.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-191          911      7.29%     83.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-223          174      1.39%     84.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::224-255           34      0.27%     85.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::256-287           18      0.14%     85.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::288-319           55      0.44%     85.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::320-351          196      1.57%     87.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::352-383          387      3.10%     90.41% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::384-415          491      3.93%     94.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::416-447          353      2.82%     97.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::448-479          181      1.45%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::480-511           62      0.50%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::512-543           25      0.20%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::544-575            4      0.03%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::608-639            1      0.01%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::640-671            3      0.02%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::672-703            6      0.05%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::704-735           19      0.15%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::736-767           24      0.19%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::768-799           21      0.17%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::800-831            7      0.06%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::832-863            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::864-895            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        12502                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        12502                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.684930                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.666809                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.782985                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            2100     16.80%     16.80% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              58      0.46%     17.26% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           10086     80.68%     97.94% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             199      1.59%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              58      0.46%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        12502                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             126488000                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                2044864                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               14150208                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              128532864                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            14255104                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      124.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       13.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   126.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    14.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.08                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.97                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1016805969123                       # Total gap between requests
system.mem_ctrls1.avgGap                    911499.52                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst          128                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    126487872                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     14150208                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 125.884201112556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 124397068.102712586522                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 13916309.606691369787                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      2008324                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       222736                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst        70000                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  67414256258                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 23618820328239                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     35000.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     33567.42                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks 106039528.09                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   71.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1790105100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           951463425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         4675264860                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         455820840                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    195516198750                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    225808317120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      509463007695                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       501.041748                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 585209149157                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 397644952251                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          2636873400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1401531450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         9436052640                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         698305500                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    396936898110                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     56191296480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      547566795180                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       538.515692                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 142627633629                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 840226467779                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       127603                       # number of demand (read+write) hits
system.l2.demand_hits::total                   127603                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       127603                       # number of overall hits
system.l2.overall_hits::total                  127603                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      2037297                       # number of demand (read+write) misses
system.l2.demand_misses::total                2037299                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      2037297                       # number of overall misses
system.l2.overall_misses::total               2037299                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       171804                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 171648137493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     171648309297                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       171804                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 171648137493                       # number of overall miss cycles
system.l2.overall_miss_latency::total    171648309297                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      2164900                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2164902                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2164900                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2164902                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.941058                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.941058                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.941058                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.941058                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        85902                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84252.878934                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84252.880553                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        85902                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84252.878934                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84252.880553                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              228389                       # number of writebacks
system.l2.writebacks::total                    228389                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      2037297                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2037299                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2037297                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2037299                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       154382                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 154251884990                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 154252039372                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       154382                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 154251884990                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 154252039372                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.941058                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.941058                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.941058                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.941058                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        77191                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75713.990150                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75713.991600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        77191                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75713.990150                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75713.991600                       # average overall mshr miss latency
system.l2.replacements                        2210451                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       276297                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           276297                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       276297                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       276297                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            2                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                2                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1343594                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1343594                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         9254                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  9254                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        10030                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10030                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    719179884                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     719179884                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        19284                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19284                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.520120                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.520120                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 71702.879761                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71702.879761                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        10030                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10030                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    633374471                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    633374471                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.520120                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.520120                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 63148.003091                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63148.003091                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       171804                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       171804                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        85902                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        85902                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       154382                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       154382                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        77191                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        77191                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       118349                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            118349                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      2027267                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2027267                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 170928957609                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 170928957609                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2145616                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2145616                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.944841                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.944841                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84314.970652                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84314.970652                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2027267                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2027267                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 153618510519                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 153618510519                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.944841                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.944841                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75776.160969                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75776.160969                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                     2983045                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2210707                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.349362                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.802995                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.016960                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   235.179909                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.081262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.918672                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          166                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  71431363                       # Number of tag accesses
system.l2.tags.data_accesses                 71431363                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    983192498592                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1016807501408                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000289298                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    752532512                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2752821810                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000289298                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    752532512                       # number of overall hits
system.cpu.icache.overall_hits::total      2752821810                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          923                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            925                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          923                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::total           925                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst       175974                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       175974                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst       175974                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       175974                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000290221                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    752532514                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2752822735                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000290221                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    752532514                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2752822735                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        87987                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   190.242162                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        87987                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   190.242162                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          301                       # number of writebacks
system.cpu.icache.writebacks::total               301                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            2                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       174306                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       174306                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       174306                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       174306                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        87153                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        87153                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        87153                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        87153                       # average overall mshr miss latency
system.cpu.icache.replacements                    301                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000289298                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    752532512                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2752821810                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          923                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           925                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst       175974                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       175974                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000290221                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    752532514                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2752822735                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        87987                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   190.242162                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       174306                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       174306                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        87153                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        87153                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.927185                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2752822735                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               925                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2976024.578378                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.645217                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.281968                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999431                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000452                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999883                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      107360087590                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     107360087590                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    666242068                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    250558448                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        916800516                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    666242068                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    250558448                       # number of overall hits
system.cpu.dcache.overall_hits::total       916800516                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5589468                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2163144                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        7752612                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5589468                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2163144                       # number of overall misses
system.cpu.dcache.overall_misses::total       7752612                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 177180388506                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 177180388506                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 177180388506                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 177180388506                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    671831536                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    252721592                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    924553128                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    671831536                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    252721592                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    924553128                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008320                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.008559                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008385                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008320                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.008559                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008385                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 81908.734927                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22854.282983                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 81908.734927                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22854.282983                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1208950                       # number of writebacks
system.cpu.dcache.writebacks::total           1208950                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2163144                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2163144                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2163144                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2163144                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 175376326410                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 175376326410                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 175376326410                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 175376326410                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.008559                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002340                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.008559                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002340                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 81074.734927                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81074.734927                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 81074.734927                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81074.734927                       # average overall mshr miss latency
system.cpu.dcache.replacements                7759046                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    402295572                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    151961681                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       554257253                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5229138                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2143860                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7372998                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 176339964204                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 176339964204                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    407524710                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    154105541                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    561630251                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012831                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.013912                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013128                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 82253.488663                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23916.996072                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2143860                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2143860                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 174551984964                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 174551984964                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013912                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003817                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 81419.488663                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81419.488663                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    263946496                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     98596767                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      362543263                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       360330                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19284                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       379614                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    840424302                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    840424302                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    264306826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     98616051                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    362922877                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000196                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001046                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 43581.430305                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  2213.891748                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19284                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19284                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    824341446                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    824341446                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000196                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 42747.430305                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42747.430305                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      5927808                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      2749622                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      8677430                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         4934                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data         1756                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         6690                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data    109904103                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    109904103                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      5932742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      2751378                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      8684120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000832                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000638                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000770                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 62587.757973                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 16428.117040                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data         1756                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1756                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data    108439599                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    108439599                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000638                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000202                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 61753.757973                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61753.757973                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      5932742                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      2751378                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      8684120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      5932742                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      2751378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      8684120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999299                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           941921368                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7759302                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            121.392539                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   128.059795                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   127.939504                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.500234                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.499764                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          156                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       30149243078                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      30149243078                       # Number of data accesses

---------- End Simulation Statistics   ----------
