// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __nn_inference_hwmm_layer1_Pipeline_prod21_layer1_weights_18_H__
#define __nn_inference_hwmm_layer1_Pipeline_prod21_layer1_weights_18_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct nn_inference_hwmm_layer1_Pipeline_prod21_layer1_weights_18_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 100;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod21_layer1_weights_18_ram) {
        ram[0] = "0b10111110011111011111111000101010";
        ram[1] = "0b10111111010011110011011111101000";
        ram[2] = "0b10111111100100100101111111100101";
        ram[3] = "0b10111110000101001100110001100100";
        ram[4] = "0b10111111100111001010010101010111";
        ram[5] = "0b10111111101101111001100111000001";
        ram[6] = "0b00111110110011110010100100110101";
        ram[7] = "0b00111111001101001000011111111010";
        ram[8] = "0b00111110001111101001001010100001";
        ram[9] = "0b11000000001111111100110100111001";
        ram[10] = "0b00111111100100110100101001111111";
        ram[11] = "0b10111110100000001000110111111010";
        ram[12] = "0b10111111100001001100001010101111";
        ram[13] = "0b10111111000010011010110110101111";
        ram[14] = "0b00111101010110010011101110100111";
        ram[15] = "0b10111110011101011101000110110111";
        ram[16] = "0b00111110000101101000010000100010";
        ram[17] = "0b00111110100001100110101101011111";
        ram[18] = "0b00111110101101011000011001101101";
        ram[19] = "0b10111111100010000001001000101000";
        ram[20] = "0b10111101000001010010001000010010";
        ram[21] = "0b00111110001000101001001101000100";
        ram[22] = "0b10111111101001010011101000111001";
        ram[23] = "0b10111111100000000000101100110101";
        ram[24] = "0b10111101110010110001110110011101";
        ram[25] = "0b10111110101100110110101000110011";
        ram[26] = "0b10111110000111101001011110100101";
        ram[27] = "0b00111110100001111000011100000100";
        ram[28] = "0b00111110001001100010000111010110";
        ram[29] = "0b10111111110100110111101011010101";
        ram[30] = "0b00111110110011001100100100011110";
        ram[31] = "0b00111110101110010001001011111001";
        ram[32] = "0b10111110111000110110000011010100";
        ram[33] = "0b10111111010100011011100100100001";
        ram[34] = "0b00111111000111101001000111000001";
        ram[35] = "0b00111110001111000010001010101000";
        ram[36] = "0b00111010101000000111001001100110";
        ram[37] = "0b10111110101101100000001011001111";
        ram[38] = "0b10111111010010010111111111111110";
        ram[39] = "0b10111110100000010110101010000010";
        ram[40] = "0b00111111011000010111011001000100";
        ram[41] = "0b10111111000001101100111100110011";
        ram[42] = "0b10111110110101101100100011100011";
        ram[43] = "0b00111100100111111100000000110110";
        ram[44] = "0b00111111101100101000100110011111";
        ram[45] = "0b00111110010101000000111111110010";
        ram[46] = "0b00111110000011000101101100000101";
        ram[47] = "0b00111111001111110100100011011001";
        ram[48] = "0b10111111000000001100011100101100";
        ram[49] = "0b11000000000100101111101100100111";
        ram[50] = "0b10111111000000001111111011010111";
        ram[51] = "0b00111110000001011001010101011110";
        ram[52] = "0b10111110101100111001000110001001";
        ram[53] = "0b00111110010001001011110000100111";
        ram[54] = "0b00111110110110101111010000110101";
        ram[55] = "0b00111110010001001111000001110111";
        ram[56] = "0b00111101110111011000000001111100";
        ram[57] = "0b10111110111011011111010100010110";
        ram[58] = "0b10111111000111111110110110011001";
        ram[59] = "0b10111111100110100110001010011011";
        ram[60] = "0b10111111011000011000011011001110";
        ram[61] = "0b00111111000110101101011001110011";
        ram[62] = "0b10111111000001000010001011101100";
        ram[63] = "0b10111110100000110100001110001001";
        ram[64] = "0b00111110111000100010010110110101";
        ram[65] = "0b10111110011010111100111101011000";
        ram[66] = "0b10111110011101000000100001111101";
        ram[67] = "0b10111110011110010000110100010111";
        ram[68] = "0b00111111000100100000011011110000";
        ram[69] = "0b00111101110001111000000100001000";
        ram[70] = "0b10111111010101110000101000111111";
        ram[71] = "0b10111111000101010100110101011010";
        ram[72] = "0b10111101101010010101110101011110";
        ram[73] = "0b10111110101001111011010110111111";
        ram[74] = "0b10111101100110001111110000100100";
        ram[75] = "0b10111110001001100111011000110101";
        ram[76] = "0b10111110111110111001110100010100";
        ram[77] = "0b10111110000101001000111101011010";
        ram[78] = "0b10111111010010111100111010100011";
        ram[79] = "0b00111111101111100001100111101000";
        ram[80] = "0b10111111011110110101001101101101";
        ram[81] = "0b00111110100101101100010000110001";
        ram[82] = "0b10111101111001000100011010010010";
        ram[83] = "0b10111110010101001000100001010101";
        ram[84] = "0b10111110010101010001011110001110";
        ram[85] = "0b00111110101011011000001000111100";
        ram[86] = "0b00111111001111101110010011111100";
        ram[87] = "0b00111111001100001111000010000111";
        ram[88] = "0b00111111100011001000001011100010";
        ram[89] = "0b00111111110101001101011000101001";
        ram[90] = "0b10111111001001100111111010100010";
        ram[91] = "0b10111111100000110010000010001111";
        ram[92] = "0b10111111000100000111000011011111";
        ram[93] = "0b10111100100010011110111010100100";
        ram[94] = "0b00111101010101000011011101110100";
        ram[95] = "0b00111110101010001000111100111101";
        ram[96] = "0b10111111010011010110111001010000";
        ram[97] = "0b00111110011010010111000001101011";
        ram[98] = "0b00111111101011110010101000001111";
        ram[99] = "0b00111111100110010001011110100010";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(nn_inference_hwmm_layer1_Pipeline_prod21_layer1_weights_18) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 100;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


nn_inference_hwmm_layer1_Pipeline_prod21_layer1_weights_18_ram* meminst;


SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod21_layer1_weights_18) {
meminst = new nn_inference_hwmm_layer1_Pipeline_prod21_layer1_weights_18_ram("nn_inference_hwmm_layer1_Pipeline_prod21_layer1_weights_18_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~nn_inference_hwmm_layer1_Pipeline_prod21_layer1_weights_18() {
    delete meminst;
}


};//endmodule
#endif
