#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Nov 18 23:23:11 2024
# Process ID: 16320
# Current directory: C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/project/project.runs/synth_1
# Command line: vivado.exe -log Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl
# Log file: C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/project/project.runs/synth_1/Top.vds
# Journal file: C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/project/project.runs/synth_1\vivado.jou
# Running On: RGWIN, OS: Windows, CPU Frequency: 2189 MHz, CPU Physical cores: 14, Host memory: 16849 MB
#-----------------------------------------------------------
source Top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/project/project.srcs/utils_1/imports/synth_1/Top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/project/project.srcs/utils_1/imports/synth_1/Top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25456
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1213.480 ; gain = 408.797
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/LAB6_slot_machine_sample_code.v:7]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/LAB6_slot_machine_sample_code.v:105]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/LAB6_slot_machine_sample_code.v:105]
INFO: [Synth 8-6157] synthesizing module 'clk_div__parameterized0' [C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/LAB6_slot_machine_sample_code.v:105]
	Parameter n bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div__parameterized0' (0#1) [C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/LAB6_slot_machine_sample_code.v:105]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/LAB6_slot_machine_sample_code.v:93]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (0#1) [C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/LAB6_slot_machine_sample_code.v:93]
INFO: [Synth 8-6157] synthesizing module 'onepulse' [C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/LAB6_slot_machine_sample_code.v:83]
INFO: [Synth 8-6155] done synthesizing module 'onepulse' (0#1) [C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/LAB6_slot_machine_sample_code.v:83]
INFO: [Synth 8-6157] synthesizing module 'state_control' [C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/LAB6_slot_machine_sample_code.v:119]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/LAB6_slot_machine_sample_code.v:179]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/LAB6_slot_machine_sample_code.v:195]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/LAB6_slot_machine_sample_code.v:211]
INFO: [Synth 8-6155] done synthesizing module 'state_control' (0#1) [C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/LAB6_slot_machine_sample_code.v:119]
INFO: [Synth 8-6157] synthesizing module 'mem_addr_gen' [C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/LAB6_slot_machine_sample_code.v:245]
INFO: [Synth 8-6155] done synthesizing module 'mem_addr_gen' (0#1) [C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/LAB6_slot_machine_sample_code.v:245]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/project/project.runs/synth_1/.Xil/Vivado-16320-RGWIN/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/project/project.runs/synth_1/.Xil/Vivado-16320-RGWIN/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/LAB6_slot_machine_sample_code.v:260]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/LAB6_slot_machine_sample_code.v:260]
INFO: [Synth 8-6155] done synthesizing module 'Top' (0#1) [C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/LAB6_slot_machine_sample_code.v:7]
WARNING: [Synth 8-3848] Net data in module/entity Top does not have driver. [C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/LAB6_slot_machine_sample_code.v:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1308.215 ; gain = 503.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1308.215 ; gain = 503.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1308.215 ; gain = 503.531
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1308.215 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/project/project.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'BMG0'
Finished Parsing XDC File [c:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/project/project.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'BMG0'
Parsing XDC File [C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/cons.xdc]
WARNING: [Vivado 12-584] No ports matched 'PS2_CLK'. [C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/cons.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'PS2_DATA'. [C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/cons.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'PS2_CLK'. [C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/cons.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'PS2_DATA'. [C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/cons.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'start'. [C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/cons.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'start'. [C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/cons.xdc:40]
Finished Parsing XDC File [C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/cons.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/cons.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1373.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1373.309 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1373.309 ; gain = 568.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1373.309 ; gain = 568.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for BMG0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1373.309 ; gain = 568.625
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'A_state_reg' in module 'state_control'
INFO: [Synth 8-802] inferred FSM for state register 'B_state_reg' in module 'state_control'
INFO: [Synth 8-802] inferred FSM for state register 'C_state_reg' in module 'state_control'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_A_to_reg' [C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/LAB6_slot_machine_sample_code.v:213]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_A_to_reg' [C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/LAB6_slot_machine_sample_code.v:213]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                       0000000000
                 iSTATE2 |                               01 |                       0000000001
                 iSTATE1 |                               10 |                       0000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'A_state_reg' using encoding 'sequential' in module 'state_control'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_A_to_reg' [C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/LAB6_slot_machine_sample_code.v:213]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_B_to_reg' [C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/LAB6_slot_machine_sample_code.v:197]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_B_to_reg' [C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/LAB6_slot_machine_sample_code.v:197]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                       0000000000
                 iSTATE0 |                               01 |                       0000000001
                 iSTATE2 |                               10 |                       0000000010
                 iSTATE1 |                               11 |                       0000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'B_state_reg' using encoding 'sequential' in module 'state_control'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_B_to_reg' [C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/LAB6_slot_machine_sample_code.v:197]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_C_to_reg' [C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/LAB6_slot_machine_sample_code.v:181]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_C_to_reg' [C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/LAB6_slot_machine_sample_code.v:181]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                       0000000000
                 iSTATE0 |                               01 |                       0000000001
                 iSTATE2 |                               10 |                       0000000010
                 iSTATE1 |                               11 |                       0000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'C_state_reg' using encoding 'sequential' in module 'state_control'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_C_to_reg' [C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/LAB6_slot_machine_sample_code.v:181]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1373.309 ; gain = 568.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   17 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 9     
	   3 Input   10 Bit       Adders := 6     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   17 Bit        Muxes := 1     
	   3 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 13    
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 16    
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP MAG/pixel_addr, operation Mode is: C+A*(B:0x140).
DSP Report: operator MAG/pixel_addr is absorbed into DSP MAG/pixel_addr.
DSP Report: operator MAG/pixel_addr0 is absorbed into DSP MAG/pixel_addr.
WARNING: [Synth 8-3332] Sequential element (SC0/FSM_sequential_B_to_reg[1]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (SC0/FSM_sequential_B_to_reg[0]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (SC0/FSM_sequential_C_to_reg[1]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (SC0/FSM_sequential_C_to_reg[0]) is unused and will be removed from module Top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1373.309 ; gain = 568.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mem_addr_gen | C+A*(B:0x140) | 17     | 9      | 9      | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1373.309 ; gain = 568.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1373.309 ; gain = 568.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1373.309 ; gain = 568.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module BMG0 has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module BMG0 has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module BMG0 has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module BMG0 has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module BMG0 has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module BMG0 has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module BMG0 has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module BMG0 has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module BMG0 has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module BMG0 has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module BMG0 has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module BMG0 has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1373.309 ; gain = 568.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1373.309 ; gain = 568.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1373.309 ; gain = 568.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1373.309 ; gain = 568.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1373.309 ; gain = 568.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1373.309 ; gain = 568.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mem_addr_gen | C+A*B       | 17     | 9      | 9      | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
|2     |BUFG        |     2|
|3     |CARRY4      |    38|
|4     |DSP48E1     |     1|
|5     |LUT1        |    46|
|6     |LUT2        |    39|
|7     |LUT3        |    22|
|8     |LUT4        |    25|
|9     |LUT5        |    56|
|10    |LUT6        |    91|
|11    |FDRE        |   107|
|12    |FDSE        |     2|
|13    |LD          |     2|
|14    |IBUF        |     4|
|15    |OBUF        |    14|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1373.309 ; gain = 568.625
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 12 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 1373.309 ; gain = 503.531
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1373.309 ; gain = 568.625
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1373.309 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1373.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

Synth Design complete, checksum: 38614325
INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 22 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 1373.309 ; gain = 946.691
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/sweri/Desktop/HD/roger/Lab6/slot_machine/project/project.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 18 23:23:49 2024...
