module PiWare.Simulation.Core where

open import Function using (_$_)

open import Data.Nat using (â„•; zero; suc; _+_)
open import Data.Fin using (Fin) renaming (zero to Fz; suc to Fs)
open import Data.Bool using (not; _âˆ§_; _âˆ¨_; false) renaming (Bool to ğ”¹)
open import Data.Product using (_Ã—_; _,_; <_,_>)
open import Data.Vec using (Vec; [_]; _++_; splitAt; map; lookup; replicate) renaming (_âˆ·_ to _â—_; [] to Îµ)

open import Relation.Binary.PropositionalEquality using (refl)
open import Data.Stream using (Stream; _âˆ·_; zipWith; take) renaming (map to smap)
open import Coinduction

open import PiWare.Circuit.Core


-- helpers for circuit evaluation (both combinational and sequential)
allFins : âˆ€ {n} â†’ Vec (Fin n) n
allFins {zero}  = Îµ
allFins {suc m} = Fz â— map Fs allFins

plugOutputs : {Î± : Set} {o i : â„•} â†’ (Fin o â†’ Fin i) â†’ Vec Î± i â†’ Vec Î± o
plugOutputs p ins = map (Î» fin â†’ lookup (p fin) ins) allFins


-- stream helpers for sequential circuit evaluation
fstHalfVecStream : {Î± : Set} {n m : â„•} â†’ Stream (Vec Î± (n + m)) â†’ Stream (Vec Î± n)
fstHalfVecStream {n = k} (v âˆ· vs) with splitAt k v
fstHalfVecStream (.(vâ‚ ++ vâ‚‚) âˆ· vs) | vâ‚ , vâ‚‚ , refl = vâ‚ âˆ· â™¯ fstHalfVecStream (â™­ vs)

sndHalfVecStream : {Î± : Set} {n m : â„•} â†’ Stream (Vec Î± (n + m)) â†’ Stream (Vec Î± m)
sndHalfVecStream {_} {n} {_} (v âˆ· vs) with splitAt n v
sndHalfVecStream {_} {n} {m} (.(vâ‚ ++ vâ‚‚) âˆ· vs) | vâ‚ , vâ‚‚ , refl = vâ‚‚ âˆ· â™¯ sndHalfVecStream {_} {n} {m} (â™­ vs)

splitVecStream : {Î± : Set} {n m : â„•} â†’ Stream (Vec Î± (n + m)) â†’ Stream (Vec Î± n) Ã— Stream (Vec Î± m)
splitVecStream {_} {n} {m} = < fstHalfVecStream , sndHalfVecStream {_} {n} {m} >

joinVecStream : {Î± : Set} {n m : â„•} â†’ Stream (Vec Î± n) Ã— Stream (Vec Î± m) â†’ Stream (Vec Î± (n + m))
joinVecStream (vsâ‚ , vsâ‚‚) = zipWith (_++_) vsâ‚ vsâ‚‚


-- combinational eval
âŸ¦_âŸ§' : {i o : â„•} â†’ â„‚' ğ”¹ i o â†’ (Vec ğ”¹ i â†’ Vec ğ”¹ o)
âŸ¦ Not âŸ§'      (x â— Îµ)     = [ not x ]
âŸ¦ And âŸ§'      (x â— y â— Îµ) = [ x âˆ§ y ]
âŸ¦ Or  âŸ§'      (x â— y â— Îµ) = [ x âˆ¨ y ]
âŸ¦ Plug p âŸ§'   v           = plugOutputs p v
âŸ¦ câ‚ âŸ«' câ‚‚ âŸ§' v           = âŸ¦ câ‚‚ âŸ§' (âŸ¦ câ‚ âŸ§' v)
âŸ¦ _|'_ {iâ‚} câ‚ câ‚‚ âŸ§' v with splitAt iâ‚ v
âŸ¦ câ‚ |' câ‚‚ âŸ§' .(vâ‚ ++ vâ‚‚) | vâ‚ , vâ‚‚ , refl = âŸ¦ câ‚ âŸ§' vâ‚ ++ âŸ¦ câ‚‚ âŸ§' vâ‚‚

-- sequential eval (accumulating parameter)
âŸ¦_âŸ§*'' : {i o l : â„•} â†’ â„‚' ğ”¹ (i + l) (o + l) â†’ Vec ğ”¹ l â†’ Stream (Vec ğ”¹ i) â†’ Stream (Vec ğ”¹ o)
âŸ¦ c âŸ§*'' acc (x âˆ· xs) with splitAt _ (âŸ¦ c âŸ§' (x ++ acc))
âŸ¦ c âŸ§*'' acc (x âˆ· xs) | out , back , _ = out âˆ· â™¯ âŸ¦ c âŸ§*'' back (â™­ xs)

-- take 7 (âŸ¦ sampleReg âŸ§* (repeat (true , true)))

-- sequential eval
âŸ¦_âŸ§*' : {i o : â„•} â†’ â„‚'* ğ”¹ i o â†’ Stream (Vec ğ”¹ i) â†’ Stream (Vec ğ”¹ o)
âŸ¦ Comb c      âŸ§*' si = smap âŸ¦ c âŸ§' si
âŸ¦ DelayLoop c âŸ§*' si = replicate false âˆ· â™¯ âŸ¦ c âŸ§*'' (replicate false) si
âŸ¦ Plug p      âŸ§*' si = smap (plugOutputs p) si
âŸ¦ câ‚ âŸ«'* câ‚‚   âŸ§*' si = âŸ¦ câ‚‚ âŸ§*' (âŸ¦ câ‚ âŸ§*' si)
âŸ¦ _|'*_ {iâ‚} câ‚ câ‚‚ âŸ§*' si with splitVecStream {_} {iâ‚} si
âŸ¦ câ‚ |'* câ‚‚ âŸ§*' si | siâ‚ , siâ‚‚ = joinVecStream (âŸ¦ câ‚ âŸ§*' siâ‚ , âŸ¦ câ‚‚ âŸ§*' siâ‚‚)
