Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 12 16:49:26 2022
| Host         : LAPTOP-MQNOE1QL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (19)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: M_game_state_q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.287        0.000                      0                 1661        0.098        0.000                      0                 1661        4.500        0.000                       0                   621  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               3.287        0.000                      0                 1661        0.098        0.000                      0                 1661        4.500        0.000                       0                   621  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        3.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.938ns  (logic 1.130ns (19.031%)  route 4.808ns (80.969%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.553     5.137    button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X46Y59         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.815     6.470    button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]
    SLICE_X47Y59         LUT4 (Prop_lut4_I1_O)        0.124     6.594 f  button_cond_gen_0[0].button_cond/M_last_q_i_2__14/O
                         net (fo=1, routed)           0.797     7.391    button_cond_gen_0[0].button_cond/M_last_q_i_2__14_n_0
    SLICE_X47Y58         LUT5 (Prop_lut5_I0_O)        0.124     7.515 f  button_cond_gen_0[0].button_cond/M_last_q_i_1__14/O
                         net (fo=4, routed)           0.958     8.473    button_cond_gen_0[0].button_cond/M_button_cond_out[0]
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.597 f  button_cond_gen_0[0].button_cond/M_val_q[3]_i_7/O
                         net (fo=2, routed)           0.997     9.594    button_detector_gen_0[4].button_detector/M_game_state_q_reg_3
    SLICE_X40Y52         LUT6 (Prop_lut6_I4_O)        0.124     9.718 f  button_detector_gen_0[4].button_detector/M_val_q[3]_i_4/O
                         net (fo=20, routed)          0.670    10.388    button_detector_gen_0[4].button_detector/M_last_q_reg_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I0_O)        0.116    10.504 r  button_detector_gen_0[4].button_detector/M_val_q[3]_i_1/O
                         net (fo=4, routed)           0.571    11.075    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/SR[0]
    SLICE_X33Y49         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.446    14.851    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[1]/C
                         clock pessimism              0.179    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X33Y49         FDRE (Setup_fdre_C_R)       -0.633    14.362    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                         -11.075    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.938ns  (logic 1.130ns (19.031%)  route 4.808ns (80.969%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.553     5.137    button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X46Y59         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.815     6.470    button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]
    SLICE_X47Y59         LUT4 (Prop_lut4_I1_O)        0.124     6.594 f  button_cond_gen_0[0].button_cond/M_last_q_i_2__14/O
                         net (fo=1, routed)           0.797     7.391    button_cond_gen_0[0].button_cond/M_last_q_i_2__14_n_0
    SLICE_X47Y58         LUT5 (Prop_lut5_I0_O)        0.124     7.515 f  button_cond_gen_0[0].button_cond/M_last_q_i_1__14/O
                         net (fo=4, routed)           0.958     8.473    button_cond_gen_0[0].button_cond/M_button_cond_out[0]
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.597 f  button_cond_gen_0[0].button_cond/M_val_q[3]_i_7/O
                         net (fo=2, routed)           0.997     9.594    button_detector_gen_0[4].button_detector/M_game_state_q_reg_3
    SLICE_X40Y52         LUT6 (Prop_lut6_I4_O)        0.124     9.718 f  button_detector_gen_0[4].button_detector/M_val_q[3]_i_4/O
                         net (fo=20, routed)          0.670    10.388    button_detector_gen_0[4].button_detector/M_last_q_reg_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I0_O)        0.116    10.504 r  button_detector_gen_0[4].button_detector/M_val_q[3]_i_1/O
                         net (fo=4, routed)           0.571    11.075    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/SR[0]
    SLICE_X33Y49         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.446    14.851    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/C
                         clock pessimism              0.179    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X33Y49         FDRE (Setup_fdre_C_R)       -0.633    14.362    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                         -11.075    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.938ns  (logic 1.130ns (19.031%)  route 4.808ns (80.969%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.553     5.137    button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X46Y59         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.815     6.470    button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]
    SLICE_X47Y59         LUT4 (Prop_lut4_I1_O)        0.124     6.594 f  button_cond_gen_0[0].button_cond/M_last_q_i_2__14/O
                         net (fo=1, routed)           0.797     7.391    button_cond_gen_0[0].button_cond/M_last_q_i_2__14_n_0
    SLICE_X47Y58         LUT5 (Prop_lut5_I0_O)        0.124     7.515 f  button_cond_gen_0[0].button_cond/M_last_q_i_1__14/O
                         net (fo=4, routed)           0.958     8.473    button_cond_gen_0[0].button_cond/M_button_cond_out[0]
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.597 f  button_cond_gen_0[0].button_cond/M_val_q[3]_i_7/O
                         net (fo=2, routed)           0.997     9.594    button_detector_gen_0[4].button_detector/M_game_state_q_reg_3
    SLICE_X40Y52         LUT6 (Prop_lut6_I4_O)        0.124     9.718 f  button_detector_gen_0[4].button_detector/M_val_q[3]_i_4/O
                         net (fo=20, routed)          0.670    10.388    button_detector_gen_0[4].button_detector/M_last_q_reg_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I0_O)        0.116    10.504 r  button_detector_gen_0[4].button_detector/M_val_q[3]_i_1/O
                         net (fo=4, routed)           0.571    11.075    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/SR[0]
    SLICE_X33Y49         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.446    14.851    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[3]/C
                         clock pessimism              0.179    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X33Y49         FDRE (Setup_fdre_C_R)       -0.633    14.362    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                         -11.075    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.321ns  (required time - arrival time)
  Source:                 button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.900ns  (logic 1.130ns (19.151%)  route 4.770ns (80.849%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.553     5.137    button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X46Y59         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518     5.655 f  button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.815     6.470    button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]
    SLICE_X47Y59         LUT4 (Prop_lut4_I1_O)        0.124     6.594 f  button_cond_gen_0[0].button_cond/M_last_q_i_2__14/O
                         net (fo=1, routed)           0.797     7.391    button_cond_gen_0[0].button_cond/M_last_q_i_2__14_n_0
    SLICE_X47Y58         LUT5 (Prop_lut5_I0_O)        0.124     7.515 f  button_cond_gen_0[0].button_cond/M_last_q_i_1__14/O
                         net (fo=4, routed)           0.958     8.473    button_cond_gen_0[0].button_cond/M_button_cond_out[0]
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.597 f  button_cond_gen_0[0].button_cond/M_val_q[3]_i_7/O
                         net (fo=2, routed)           0.997     9.594    button_detector_gen_0[4].button_detector/M_game_state_q_reg_3
    SLICE_X40Y52         LUT6 (Prop_lut6_I4_O)        0.124     9.718 f  button_detector_gen_0[4].button_detector/M_val_q[3]_i_4/O
                         net (fo=20, routed)          0.670    10.388    button_detector_gen_0[4].button_detector/M_last_q_reg_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I0_O)        0.116    10.504 r  button_detector_gen_0[4].button_detector/M_val_q[3]_i_1/O
                         net (fo=4, routed)           0.534    11.037    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/SR[0]
    SLICE_X33Y50         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.436    14.840    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]/C
                         clock pessimism              0.186    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X33Y50         FDRE (Setup_fdre_C_R)       -0.633    14.358    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.358    
                         arrival time                         -11.037    
  -------------------------------------------------------------------
                         slack                                  3.321    

Slack (MET) :             3.445ns  (required time - arrival time)
  Source:                 button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_board_state_q_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.202ns  (logic 1.138ns (18.349%)  route 5.064ns (81.651%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.553     5.137    button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X46Y59         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518     5.655 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.815     6.470    button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]
    SLICE_X47Y59         LUT4 (Prop_lut4_I1_O)        0.124     6.594 r  button_cond_gen_0[0].button_cond/M_last_q_i_2__14/O
                         net (fo=1, routed)           0.797     7.391    button_cond_gen_0[0].button_cond/M_last_q_i_2__14_n_0
    SLICE_X47Y58         LUT5 (Prop_lut5_I0_O)        0.124     7.515 r  button_cond_gen_0[0].button_cond/M_last_q_i_1__14/O
                         net (fo=4, routed)           0.958     8.473    button_cond_gen_0[0].button_cond/M_button_cond_out[0]
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.597 r  button_cond_gen_0[0].button_cond/M_val_q[3]_i_7/O
                         net (fo=2, routed)           0.997     9.594    button_detector_gen_0[4].button_detector/M_game_state_q_reg_3
    SLICE_X40Y52         LUT6 (Prop_lut6_I4_O)        0.124     9.718 r  button_detector_gen_0[4].button_detector/M_val_q[3]_i_4/O
                         net (fo=20, routed)          0.670    10.388    button_detector_gen_0[4].button_detector/M_last_q_reg_0
    SLICE_X34Y50         LUT3 (Prop_lut3_I1_O)        0.124    10.512 r  button_detector_gen_0[4].button_detector/M_board_state_q[15]_i_1/O
                         net (fo=16, routed)          0.827    11.339    button_detector_gen_0[4].button_detector_n_4
    SLICE_X35Y54         FDSE                                         r  M_board_state_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.434    14.838    clk_IBUF_BUFG
    SLICE_X35Y54         FDSE                                         r  M_board_state_q_reg[10]/C
                         clock pessimism              0.186    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X35Y54         FDSE (Setup_fdse_C_CE)      -0.205    14.784    M_board_state_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                         -11.339    
  -------------------------------------------------------------------
                         slack                                  3.445    

Slack (MET) :             3.445ns  (required time - arrival time)
  Source:                 button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_board_state_q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.202ns  (logic 1.138ns (18.349%)  route 5.064ns (81.651%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.553     5.137    button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X46Y59         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518     5.655 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.815     6.470    button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]
    SLICE_X47Y59         LUT4 (Prop_lut4_I1_O)        0.124     6.594 r  button_cond_gen_0[0].button_cond/M_last_q_i_2__14/O
                         net (fo=1, routed)           0.797     7.391    button_cond_gen_0[0].button_cond/M_last_q_i_2__14_n_0
    SLICE_X47Y58         LUT5 (Prop_lut5_I0_O)        0.124     7.515 r  button_cond_gen_0[0].button_cond/M_last_q_i_1__14/O
                         net (fo=4, routed)           0.958     8.473    button_cond_gen_0[0].button_cond/M_button_cond_out[0]
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.597 r  button_cond_gen_0[0].button_cond/M_val_q[3]_i_7/O
                         net (fo=2, routed)           0.997     9.594    button_detector_gen_0[4].button_detector/M_game_state_q_reg_3
    SLICE_X40Y52         LUT6 (Prop_lut6_I4_O)        0.124     9.718 r  button_detector_gen_0[4].button_detector/M_val_q[3]_i_4/O
                         net (fo=20, routed)          0.670    10.388    button_detector_gen_0[4].button_detector/M_last_q_reg_0
    SLICE_X34Y50         LUT3 (Prop_lut3_I1_O)        0.124    10.512 r  button_detector_gen_0[4].button_detector/M_board_state_q[15]_i_1/O
                         net (fo=16, routed)          0.827    11.339    button_detector_gen_0[4].button_detector_n_4
    SLICE_X35Y54         FDRE                                         r  M_board_state_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.434    14.838    clk_IBUF_BUFG
    SLICE_X35Y54         FDRE                                         r  M_board_state_q_reg[11]/C
                         clock pessimism              0.186    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X35Y54         FDRE (Setup_fdre_C_CE)      -0.205    14.784    M_board_state_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                         -11.339    
  -------------------------------------------------------------------
                         slack                                  3.445    

Slack (MET) :             3.445ns  (required time - arrival time)
  Source:                 button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_board_state_q_reg[13]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.202ns  (logic 1.138ns (18.349%)  route 5.064ns (81.651%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.553     5.137    button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X46Y59         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518     5.655 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.815     6.470    button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]
    SLICE_X47Y59         LUT4 (Prop_lut4_I1_O)        0.124     6.594 r  button_cond_gen_0[0].button_cond/M_last_q_i_2__14/O
                         net (fo=1, routed)           0.797     7.391    button_cond_gen_0[0].button_cond/M_last_q_i_2__14_n_0
    SLICE_X47Y58         LUT5 (Prop_lut5_I0_O)        0.124     7.515 r  button_cond_gen_0[0].button_cond/M_last_q_i_1__14/O
                         net (fo=4, routed)           0.958     8.473    button_cond_gen_0[0].button_cond/M_button_cond_out[0]
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.597 r  button_cond_gen_0[0].button_cond/M_val_q[3]_i_7/O
                         net (fo=2, routed)           0.997     9.594    button_detector_gen_0[4].button_detector/M_game_state_q_reg_3
    SLICE_X40Y52         LUT6 (Prop_lut6_I4_O)        0.124     9.718 r  button_detector_gen_0[4].button_detector/M_val_q[3]_i_4/O
                         net (fo=20, routed)          0.670    10.388    button_detector_gen_0[4].button_detector/M_last_q_reg_0
    SLICE_X34Y50         LUT3 (Prop_lut3_I1_O)        0.124    10.512 r  button_detector_gen_0[4].button_detector/M_board_state_q[15]_i_1/O
                         net (fo=16, routed)          0.827    11.339    button_detector_gen_0[4].button_detector_n_4
    SLICE_X35Y54         FDSE                                         r  M_board_state_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.434    14.838    clk_IBUF_BUFG
    SLICE_X35Y54         FDSE                                         r  M_board_state_q_reg[13]/C
                         clock pessimism              0.186    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X35Y54         FDSE (Setup_fdse_C_CE)      -0.205    14.784    M_board_state_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                         -11.339    
  -------------------------------------------------------------------
                         slack                                  3.445    

Slack (MET) :             3.449ns  (required time - arrival time)
  Source:                 button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_board_state_q_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.198ns  (logic 1.138ns (18.360%)  route 5.060ns (81.640%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.553     5.137    button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X46Y59         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518     5.655 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.815     6.470    button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]
    SLICE_X47Y59         LUT4 (Prop_lut4_I1_O)        0.124     6.594 r  button_cond_gen_0[0].button_cond/M_last_q_i_2__14/O
                         net (fo=1, routed)           0.797     7.391    button_cond_gen_0[0].button_cond/M_last_q_i_2__14_n_0
    SLICE_X47Y58         LUT5 (Prop_lut5_I0_O)        0.124     7.515 r  button_cond_gen_0[0].button_cond/M_last_q_i_1__14/O
                         net (fo=4, routed)           0.958     8.473    button_cond_gen_0[0].button_cond/M_button_cond_out[0]
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.597 r  button_cond_gen_0[0].button_cond/M_val_q[3]_i_7/O
                         net (fo=2, routed)           0.997     9.594    button_detector_gen_0[4].button_detector/M_game_state_q_reg_3
    SLICE_X40Y52         LUT6 (Prop_lut6_I4_O)        0.124     9.718 r  button_detector_gen_0[4].button_detector/M_val_q[3]_i_4/O
                         net (fo=20, routed)          0.670    10.388    button_detector_gen_0[4].button_detector/M_last_q_reg_0
    SLICE_X34Y50         LUT3 (Prop_lut3_I1_O)        0.124    10.512 r  button_detector_gen_0[4].button_detector/M_board_state_q[15]_i_1/O
                         net (fo=16, routed)          0.824    11.335    button_detector_gen_0[4].button_detector_n_4
    SLICE_X35Y55         FDSE                                         r  M_board_state_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.434    14.838    clk_IBUF_BUFG
    SLICE_X35Y55         FDSE                                         r  M_board_state_q_reg[2]/C
                         clock pessimism              0.186    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X35Y55         FDSE (Setup_fdse_C_CE)      -0.205    14.784    M_board_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                         -11.335    
  -------------------------------------------------------------------
                         slack                                  3.449    

Slack (MET) :             3.478ns  (required time - arrival time)
  Source:                 button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_board_state_q_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 1.138ns (18.231%)  route 5.104ns (81.769%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.553     5.137    button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X46Y59         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518     5.655 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.815     6.470    button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]
    SLICE_X47Y59         LUT4 (Prop_lut4_I1_O)        0.124     6.594 r  button_cond_gen_0[0].button_cond/M_last_q_i_2__14/O
                         net (fo=1, routed)           0.797     7.391    button_cond_gen_0[0].button_cond/M_last_q_i_2__14_n_0
    SLICE_X47Y58         LUT5 (Prop_lut5_I0_O)        0.124     7.515 r  button_cond_gen_0[0].button_cond/M_last_q_i_1__14/O
                         net (fo=4, routed)           0.958     8.473    button_cond_gen_0[0].button_cond/M_button_cond_out[0]
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.597 r  button_cond_gen_0[0].button_cond/M_val_q[3]_i_7/O
                         net (fo=2, routed)           0.997     9.594    button_detector_gen_0[4].button_detector/M_game_state_q_reg_3
    SLICE_X40Y52         LUT6 (Prop_lut6_I4_O)        0.124     9.718 r  button_detector_gen_0[4].button_detector/M_val_q[3]_i_4/O
                         net (fo=20, routed)          0.670    10.388    button_detector_gen_0[4].button_detector/M_last_q_reg_0
    SLICE_X34Y50         LUT3 (Prop_lut3_I1_O)        0.124    10.512 r  button_detector_gen_0[4].button_detector/M_board_state_q[15]_i_1/O
                         net (fo=16, routed)          0.867    11.379    button_detector_gen_0[4].button_detector_n_4
    SLICE_X37Y56         FDSE                                         r  M_board_state_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.435    14.839    clk_IBUF_BUFG
    SLICE_X37Y56         FDSE                                         r  M_board_state_q_reg[1]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X37Y56         FDSE (Setup_fdse_C_CE)      -0.205    14.857    M_board_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -11.379    
  -------------------------------------------------------------------
                         slack                                  3.478    

Slack (MET) :             3.583ns  (required time - arrival time)
  Source:                 button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_board_state_q_reg[8]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.101ns  (logic 1.138ns (18.653%)  route 4.963ns (81.347%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.553     5.137    button_cond_gen_0[0].button_cond/clk_IBUF_BUFG
    SLICE_X46Y59         FDRE                                         r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518     5.655 r  button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.815     6.470    button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]
    SLICE_X47Y59         LUT4 (Prop_lut4_I1_O)        0.124     6.594 r  button_cond_gen_0[0].button_cond/M_last_q_i_2__14/O
                         net (fo=1, routed)           0.797     7.391    button_cond_gen_0[0].button_cond/M_last_q_i_2__14_n_0
    SLICE_X47Y58         LUT5 (Prop_lut5_I0_O)        0.124     7.515 r  button_cond_gen_0[0].button_cond/M_last_q_i_1__14/O
                         net (fo=4, routed)           0.958     8.473    button_cond_gen_0[0].button_cond/M_button_cond_out[0]
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.597 r  button_cond_gen_0[0].button_cond/M_val_q[3]_i_7/O
                         net (fo=2, routed)           0.997     9.594    button_detector_gen_0[4].button_detector/M_game_state_q_reg_3
    SLICE_X40Y52         LUT6 (Prop_lut6_I4_O)        0.124     9.718 r  button_detector_gen_0[4].button_detector/M_val_q[3]_i_4/O
                         net (fo=20, routed)          0.670    10.388    button_detector_gen_0[4].button_detector/M_last_q_reg_0
    SLICE_X34Y50         LUT3 (Prop_lut3_I1_O)        0.124    10.512 r  button_detector_gen_0[4].button_detector/M_board_state_q[15]_i_1/O
                         net (fo=16, routed)          0.726    11.238    button_detector_gen_0[4].button_detector_n_4
    SLICE_X34Y54         FDSE                                         r  M_board_state_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.434    14.838    clk_IBUF_BUFG
    SLICE_X34Y54         FDSE                                         r  M_board_state_q_reg[8]/C
                         clock pessimism              0.186    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X34Y54         FDSE (Setup_fdse_C_CE)      -0.169    14.820    M_board_state_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -11.238    
  -------------------------------------------------------------------
                         slack                                  3.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 button_cond_gen_0[8].button_cond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[8].button_cond/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.565     1.509    button_cond_gen_0[8].button_cond/clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  button_cond_gen_0[8].button_cond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  button_cond_gen_0[8].button_cond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.799    button_cond_gen_0[8].button_cond/M_ctr_q_reg[6]
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.955 r  button_cond_gen_0[8].button_cond/M_ctr_q_reg[4]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.956    button_cond_gen_0[8].button_cond/M_ctr_q_reg[4]_i_1__7_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.009 r  button_cond_gen_0[8].button_cond/M_ctr_q_reg[8]_i_1__7/O[0]
                         net (fo=1, routed)           0.000     2.009    button_cond_gen_0[8].button_cond/M_ctr_q_reg[8]_i_1__7_n_7
    SLICE_X46Y50         FDRE                                         r  button_cond_gen_0[8].button_cond/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.833     2.022    button_cond_gen_0[8].button_cond/clk_IBUF_BUFG
    SLICE_X46Y50         FDRE                                         r  button_cond_gen_0[8].button_cond/M_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.134     1.911    button_cond_gen_0[8].button_cond/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 button_cond_gen_0[11].button_cond/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[11].button_cond/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.564     1.508    button_cond_gen_0[11].button_cond/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  button_cond_gen_0[11].button_cond/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  button_cond_gen_0[11].button_cond/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.127     1.798    button_cond_gen_0[11].button_cond/M_ctr_q_reg[2]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.954 r  button_cond_gen_0[11].button_cond/M_ctr_q_reg[0]_i_3__10/CO[3]
                         net (fo=1, routed)           0.001     1.955    button_cond_gen_0[11].button_cond/M_ctr_q_reg[0]_i_3__10_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.008 r  button_cond_gen_0[11].button_cond/M_ctr_q_reg[4]_i_1__10/O[0]
                         net (fo=1, routed)           0.000     2.008    button_cond_gen_0[11].button_cond/M_ctr_q_reg[4]_i_1__10_n_7
    SLICE_X38Y50         FDRE                                         r  button_cond_gen_0[11].button_cond/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.830     2.020    button_cond_gen_0[11].button_cond/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  button_cond_gen_0[11].button_cond/M_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.909    button_cond_gen_0[11].button_cond/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 button_cond_gen_0[15].button_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[15].button_cond/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.564     1.508    button_cond_gen_0[15].button_cond/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  button_cond_gen_0[15].button_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  button_cond_gen_0[15].button_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.768    button_cond_gen_0[15].button_cond/M_ctr_q_reg[15]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.928 r  button_cond_gen_0[15].button_cond/M_ctr_q_reg[12]_i_1__14/CO[3]
                         net (fo=1, routed)           0.001     1.929    button_cond_gen_0[15].button_cond/M_ctr_q_reg[12]_i_1__14_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.983 r  button_cond_gen_0[15].button_cond/M_ctr_q_reg[16]_i_1__14/O[0]
                         net (fo=1, routed)           0.000     1.983    button_cond_gen_0[15].button_cond/M_ctr_q_reg[16]_i_1__14_n_7
    SLICE_X43Y50         FDRE                                         r  button_cond_gen_0[15].button_cond/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.832     2.021    button_cond_gen_0[15].button_cond/clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  button_cond_gen_0[15].button_cond/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.881    button_cond_gen_0[15].button_cond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 button_cond_gen_0[10].button_cond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[10].button_cond/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.564     1.508    button_cond_gen_0[10].button_cond/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  button_cond_gen_0[10].button_cond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  button_cond_gen_0[10].button_cond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.769    button_cond_gen_0[10].button_cond/M_ctr_q_reg[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  button_cond_gen_0[10].button_cond/M_ctr_q_reg[4]_i_1__9/CO[3]
                         net (fo=1, routed)           0.001     1.930    button_cond_gen_0[10].button_cond/M_ctr_q_reg[4]_i_1__9_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.984 r  button_cond_gen_0[10].button_cond/M_ctr_q_reg[8]_i_1__9/O[0]
                         net (fo=1, routed)           0.000     1.984    button_cond_gen_0[10].button_cond/M_ctr_q_reg[8]_i_1__9_n_7
    SLICE_X41Y50         FDRE                                         r  button_cond_gen_0[10].button_cond/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.832     2.021    button_cond_gen_0[10].button_cond/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  button_cond_gen_0[10].button_cond/M_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.881    button_cond_gen_0[10].button_cond/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 button_cond_gen_0[9].button_cond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[9].button_cond/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.565     1.509    button_cond_gen_0[9].button_cond/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  button_cond_gen_0[9].button_cond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  button_cond_gen_0[9].button_cond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.770    button_cond_gen_0[9].button_cond/M_ctr_q_reg[7]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.930 r  button_cond_gen_0[9].button_cond/M_ctr_q_reg[4]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.931    button_cond_gen_0[9].button_cond/M_ctr_q_reg[4]_i_1__8_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.985 r  button_cond_gen_0[9].button_cond/M_ctr_q_reg[8]_i_1__8/O[0]
                         net (fo=1, routed)           0.000     1.985    button_cond_gen_0[9].button_cond/M_ctr_q_reg[8]_i_1__8_n_7
    SLICE_X47Y50         FDRE                                         r  button_cond_gen_0[9].button_cond/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.833     2.022    button_cond_gen_0[9].button_cond/clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  button_cond_gen_0[9].button_cond/M_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.882    button_cond_gen_0[9].button_cond/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 button_cond_gen_0[14].button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[14].button_cond/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.564     1.508    button_cond_gen_0[14].button_cond/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  button_cond_gen_0[14].button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  button_cond_gen_0[14].button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.769    button_cond_gen_0[14].button_cond/M_ctr_q_reg[11]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  button_cond_gen_0[14].button_cond/M_ctr_q_reg[8]_i_1__13/CO[3]
                         net (fo=1, routed)           0.001     1.930    button_cond_gen_0[14].button_cond/M_ctr_q_reg[8]_i_1__13_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.984 r  button_cond_gen_0[14].button_cond/M_ctr_q_reg[12]_i_1__13/O[0]
                         net (fo=1, routed)           0.000     1.984    button_cond_gen_0[14].button_cond/M_ctr_q_reg[12]_i_1__13_n_7
    SLICE_X39Y50         FDRE                                         r  button_cond_gen_0[14].button_cond/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.830     2.020    button_cond_gen_0[14].button_cond/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  button_cond_gen_0[14].button_cond/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    button_cond_gen_0[14].button_cond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 M_board_state_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out/color_adapter0/M_led_out_q_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.184ns (38.448%)  route 0.295ns (61.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.561     1.505    clk_IBUF_BUFG
    SLICE_X37Y56         FDSE                                         r  M_board_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDSE (Prop_fdse_C_Q)         0.141     1.646 f  M_board_state_q_reg[1]/Q
                         net (fo=3, routed)           0.295     1.940    diff_control/Q[1]
    SLICE_X35Y56         LUT3 (Prop_lut3_I0_O)        0.043     1.983 r  diff_control/M_led_out_q[88]_i_1__2/O
                         net (fo=1, routed)           0.000     1.983    led_out/color_adapter0/D[3]
    SLICE_X35Y56         FDRE                                         r  led_out/color_adapter0/M_led_out_q_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.828     2.018    led_out/color_adapter0/clk_IBUF_BUFG
    SLICE_X35Y56         FDRE                                         r  led_out/color_adapter0/M_led_out_q_reg[88]/C
                         clock pessimism             -0.251     1.768    
    SLICE_X35Y56         FDRE (Hold_fdre_C_D)         0.107     1.875    led_out/color_adapter0/M_led_out_q_reg[88]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 button_cond_gen_0[8].button_cond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[8].button_cond/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.565     1.509    button_cond_gen_0[8].button_cond/clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  button_cond_gen_0[8].button_cond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  button_cond_gen_0[8].button_cond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.799    button_cond_gen_0[8].button_cond/M_ctr_q_reg[6]
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.955 r  button_cond_gen_0[8].button_cond/M_ctr_q_reg[4]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.956    button_cond_gen_0[8].button_cond/M_ctr_q_reg[4]_i_1__7_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.022 r  button_cond_gen_0[8].button_cond/M_ctr_q_reg[8]_i_1__7/O[2]
                         net (fo=1, routed)           0.000     2.022    button_cond_gen_0[8].button_cond/M_ctr_q_reg[8]_i_1__7_n_5
    SLICE_X46Y50         FDRE                                         r  button_cond_gen_0[8].button_cond/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.833     2.022    button_cond_gen_0[8].button_cond/clk_IBUF_BUFG
    SLICE_X46Y50         FDRE                                         r  button_cond_gen_0[8].button_cond/M_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.134     1.911    button_cond_gen_0[8].button_cond/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 button_cond_gen_0[11].button_cond/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[11].button_cond/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.564     1.508    button_cond_gen_0[11].button_cond/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  button_cond_gen_0[11].button_cond/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  button_cond_gen_0[11].button_cond/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.127     1.798    button_cond_gen_0[11].button_cond/M_ctr_q_reg[2]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.954 r  button_cond_gen_0[11].button_cond/M_ctr_q_reg[0]_i_3__10/CO[3]
                         net (fo=1, routed)           0.001     1.955    button_cond_gen_0[11].button_cond/M_ctr_q_reg[0]_i_3__10_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.021 r  button_cond_gen_0[11].button_cond/M_ctr_q_reg[4]_i_1__10/O[2]
                         net (fo=1, routed)           0.000     2.021    button_cond_gen_0[11].button_cond/M_ctr_q_reg[4]_i_1__10_n_5
    SLICE_X38Y50         FDRE                                         r  button_cond_gen_0[11].button_cond/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.830     2.020    button_cond_gen_0[11].button_cond/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  button_cond_gen_0[11].button_cond/M_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.909    button_cond_gen_0[11].button_cond/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 button_cond_gen_0[15].button_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[15].button_cond/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.564     1.508    button_cond_gen_0[15].button_cond/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  button_cond_gen_0[15].button_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  button_cond_gen_0[15].button_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.768    button_cond_gen_0[15].button_cond/M_ctr_q_reg[15]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.928 r  button_cond_gen_0[15].button_cond/M_ctr_q_reg[12]_i_1__14/CO[3]
                         net (fo=1, routed)           0.001     1.929    button_cond_gen_0[15].button_cond/M_ctr_q_reg[12]_i_1__14_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.994 r  button_cond_gen_0[15].button_cond/M_ctr_q_reg[16]_i_1__14/O[2]
                         net (fo=1, routed)           0.000     1.994    button_cond_gen_0[15].button_cond/M_ctr_q_reg[16]_i_1__14_n_5
    SLICE_X43Y50         FDRE                                         r  button_cond_gen_0[15].button_cond/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.832     2.021    button_cond_gen_0[15].button_cond/clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  button_cond_gen_0[15].button_cond/M_ctr_q_reg[18]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.881    button_cond_gen_0[15].button_cond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y58   button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y58   button_cond_gen_0[0].button_cond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y59   button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y59   button_cond_gen_0[0].button_cond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y59   button_cond_gen_0[0].button_cond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y59   button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y60   button_cond_gen_0[0].button_cond/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y60   button_cond_gen_0[0].button_cond/M_ctr_q_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y60   button_cond_gen_0[0].button_cond/M_ctr_q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y58   button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y58   button_cond_gen_0[0].button_cond/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y59   button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y59   button_cond_gen_0[0].button_cond/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y59   button_cond_gen_0[0].button_cond/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y59   button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y60   button_cond_gen_0[0].button_cond/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y60   button_cond_gen_0[0].button_cond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y60   button_cond_gen_0[0].button_cond/M_ctr_q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y60   button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y58   button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y58   button_cond_gen_0[0].button_cond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y59   button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y59   button_cond_gen_0[0].button_cond/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y59   button_cond_gen_0[0].button_cond/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y59   button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y60   button_cond_gen_0[0].button_cond/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y60   button_cond_gen_0[0].button_cond/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y60   button_cond_gen_0[0].button_cond/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y60   button_cond_gen_0[0].button_cond/M_ctr_q_reg[19]/C



