/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [2:0] _03_;
  wire [28:0] _04_;
  wire [7:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = ~celloutsig_0_1z;
  assign celloutsig_1_1z = ~celloutsig_1_0z;
  assign celloutsig_1_8z = ~celloutsig_1_6z;
  assign celloutsig_0_9z = ~celloutsig_0_5z;
  assign celloutsig_0_12z = ~celloutsig_0_0z;
  assign celloutsig_0_15z = ~celloutsig_0_7z;
  assign celloutsig_0_20z = ~celloutsig_0_2z;
  assign celloutsig_1_2z = celloutsig_1_0z | ~(in_data[182]);
  assign celloutsig_1_14z = celloutsig_1_7z | ~(celloutsig_1_6z);
  assign celloutsig_1_18z = celloutsig_1_7z | ~(celloutsig_1_14z);
  assign celloutsig_0_8z = celloutsig_0_0z | ~(celloutsig_0_0z);
  assign celloutsig_0_10z = celloutsig_0_2z | ~(celloutsig_0_1z);
  assign celloutsig_0_18z = celloutsig_0_6z | ~(celloutsig_0_7z);
  reg [9:0] _19_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _19_ <= 10'h000;
    else _19_ <= { in_data[33:27], celloutsig_0_8z, celloutsig_0_27z, celloutsig_0_20z };
  assign out_data[9:0] = _19_;
  reg [28:0] _20_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _20_ <= 29'h00000000;
    else _20_ <= { in_data[49:22], celloutsig_0_0z };
  assign { _04_[28:21], _02_, _04_[19:0] } = _20_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _03_ <= 3'h0;
    else _03_ <= { celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_1z };
  reg [7:0] _22_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _22_ <= 8'h00;
    else _22_ <= { celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_12z };
  assign { _05_[7:5], _00_, _05_[3:2], _01_, _05_[0] } = _22_;
  assign celloutsig_0_3z = { in_data[74:64], celloutsig_0_1z } == in_data[24:13];
  assign celloutsig_1_3z = { in_data[176], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z } == in_data[158:155];
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } == { in_data[178:169], celloutsig_1_2z };
  assign celloutsig_1_7z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z } == { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_9z = { in_data[125], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z } == { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_5z = { in_data[47:38], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z } == { _04_[12:2], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_6z = { in_data[17:3], celloutsig_0_3z } == { in_data[74:61], celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_1z = in_data[29:22] == { in_data[86:82], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_13z = { _04_[22:21], _02_, _04_[19:3], celloutsig_0_8z } == { _04_[21], _02_, _04_[19:4], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_14z = { _04_[11:10], celloutsig_0_12z, celloutsig_0_11z } == { celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_5z };
  assign celloutsig_0_17z = { in_data[29:24], celloutsig_0_14z } == { _05_[3:2], _01_, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_15z };
  assign celloutsig_0_27z = { _05_[3], celloutsig_0_11z, celloutsig_0_21z, celloutsig_0_6z } == { in_data[73:72], celloutsig_0_13z, celloutsig_0_14z };
  assign celloutsig_1_0z = in_data[138:101] <= in_data[159:122];
  assign celloutsig_1_4z = { in_data[131:125], celloutsig_1_1z, celloutsig_1_2z } <= { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_7z } <= { _03_[0], celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_0_7z = { in_data[54:45], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z } <= { in_data[63:57], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_2z = in_data[77:60] <= in_data[59:42];
  assign celloutsig_0_0z = in_data[62:57] != in_data[12:7];
  assign celloutsig_0_11z = { _04_[15:10], celloutsig_0_3z } != { _04_[21], _02_, _04_[19:18], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_21z = { celloutsig_0_12z, celloutsig_0_2z, _05_[7:5], _00_, _05_[3:2], _01_, _05_[0], celloutsig_0_18z } != { _04_[21], _02_, _04_[19:12], celloutsig_0_17z };
  assign _04_[20] = _02_;
  assign { _05_[4], _05_[1] } = { _00_, _01_ };
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z };
endmodule
