{
    "DESIGN_NAME": "user_project_wrapper",
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/defines.v",
        "dir::../../verilog/rtl/user_project_wrapper.v"
    ],
    "ROUTING_CORES": 1,
    "CLOCK_PERIOD": 25,
    "CLOCK_PORT": "wb_clk_i",
    "CLOCK_NET": "mprj.clk",
    "FP_PDN_MACRO_HOOKS": "mprj1 vccd1 vssd1 vccd1 vssd1, mprj2 vccd1 vssd1 vccd1 vssd1, mprj3 vccd1 vssd1 vccd1 vssd1, mprj4 vccd1 vssd1 vccd1 vssd1, mprj5 vccd1 vssd1 vccd1 vssd1, ro1 vccd1 vssd1 vccd1 vssd1, ro2 vccd1 vssd1 vccd1 vssd1, ro3 vccd1 vssd1 vccd1 vssd1, ro4 vccd1 vssd1 vccd1 vssd1, ro5 vccd1 vssd1 vccd1 vssd1, ro6 vccd1 vssd1 vccd1 vssd1, ro7 vccd1 vssd1 vccd1 vssd1, ro8 vccd1 vssd1 vccd1 vssd1, ro9 vccd1 vssd1 vccd1 vssd1, ro10 vccd1 vssd1 vccd1 vssd1", 
    "MACRO_PLACEMENT_CFG": "dir::macro.cfg",
    "MAGIC_DEF_LABELS": 0,
    "VERILOG_FILES_BLACKBOX": [
        "dir::../../verilog/gl/b0r1_b0r2_MUX_IO_tt_1P8_25C.ccs.v",
        "dir::../../verilog/gl/mux16x1_project.v"
    ],
    "EXTRA_LEFS": [
        "dir::../../lef/b0r1_b0r2_MUX_IO.lef",
        "dir::../../lef/mux16x1_project.lef"
    ],
    "EXTRA_GDS_FILES": [
        "dir::../../gds/b0r1_b0r2_MUX_IO.gds",
        "dir::../../gds/mux16x1_project.gds"
                        ],
    "EXTRA_LIBS": [
        "dir::../../lib/mux16x1_project.lib"
    ],
    "EXTRA_SPEFS": [
        "mux16x1_project", 
        "dir::../../spef/multicorner/mux16x1_project.min.spef", 
        "dir::../../spef/multicorner/mux16x1_project.nom.spef", 
        "dir::../../spef/multicorner/mux16x1_project.max.spef"
    ],
    "VSRC_LOC_FILES" : [
        "vccd1",
        "dir::./test.csv"
    ],
    "BASE_SDC_FILE": "dir::base_user_project_wrapper.sdc",
    "IO_SYNC": 0,
    "MAX_TRANSITION_CONSTRAINT": 1.5,
    "RUN_LINTER": 0,
    "QUIT_ON_SYNTH_CHECKS": 0,
    "FP_PDN_CHECK_NODES": 0,
    "FP_PDN_CFG": "dir::pdn_cfg.tcl",
    "SYNTH_ELABORATE_ONLY": 1,
    "PL_RANDOM_GLB_PLACEMENT": 1,
    "PL_RESIZER_DESIGN_OPTIMIZATIONS": 0,
    "PL_RESIZER_TIMING_OPTIMIZATIONS": 0,
    "GLB_RESIZER_DESIGN_OPTIMIZATIONS": 0,
    "GLB_RESIZER_TIMING_OPTIMIZATIONS": 0,
    "PL_RESIZER_BUFFER_INPUT_PORTS": 0,
    "FP_PDN_ENABLE_RAILS": 0,
    "GRT_REPAIR_ANTENNAS": 0,
    "RUN_FILL_INSERTION": 0,
    "RUN_TAP_DECAP_INSERTION": 0,
    "RUN_CTS": 0,
    "RUN_LVS": 0,
    "MAGIC_ZEROIZE_ORIGIN": 0,
    "FP_SIZING": "absolute",
    "RUN_CVC": 1,
    "UNIT": 2.4,
    "FP_IO_VEXTEND": "expr::2 * $UNIT",
    "FP_IO_HEXTEND": "expr::2 * $UNIT",
    "FP_IO_VLENGTH": "expr::$UNIT",
    "FP_IO_HLENGTH": "expr::$UNIT",
    "FP_IO_VTHICKNESS_MULT": 4,
    "FP_IO_HTHICKNESS_MULT": 4,
    "DESIGN_IS_CORE": 1,
    "FP_PDN_CORE_RING": 1,
    "VDD_NETS": [
        "vccd1",
        "vccd2",
        "vdda1",
        "vdda2"
    ],
    "GND_NETS": [
        "vssd1",
        "vssd2",
        "vssa1",
        "vssa2"
    ],
    "FP_PDN_CORE_RING_VWIDTH": 3.1,
    "FP_PDN_CORE_RING_HWIDTH": 3.1,
    "FP_PDN_CORE_RING_VOFFSET": 12.45,
    "FP_PDN_CORE_RING_HOFFSET": 12.45,
    "FP_PDN_CORE_RING_VSPACING": 1.7,
    "FP_PDN_CORE_RING_HSPACING": 1.7,
    "FP_PDN_VSPACING": "expr::(1 * $FP_PDN_CORE_RING_VWIDTH)",
    "FP_PDN_HSPACING": "expr::(1 * $FP_PDN_CORE_RING_HWIDTH)",
    "FP_PDN_VWIDTH": 3.1,
    "FP_PDN_HWIDTH": 3.1,
    "FP_PDN_VOFFSET": 1,
    "FP_PDN_HOFFSET": 1,
    "FP_PDN_VPITCH": 180,
    "FP_PDN_HPITCH": 180,
    "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
    "pdk::sky130*": {
        "RT_MAX_LAYER": "met5",
        "DIE_AREA": "0 0 2920 3520",
        "FP_DEF_TEMPLATE": "dir::fixed_dont_change/user_project_wrapper.def",
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 25
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 10
        }
    },
    "pdk::gf180mcuC": {
        "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
        "FP_PDN_CHECK_NODES": 0,
        "FP_PDN_ENABLE_RAILS": 0,
        "RT_MAX_LAYER": "Metal4",
        "DIE_AREA": "0 0 3000 3000",
        "FP_DEF_TEMPLATE": "dir::fixed_dont_change/user_project_wrapper_gf180mcu.def",
        "PL_OPENPHYSYN_OPTIMIZATIONS": 0,
        "DIODE_INSERTION_STRATEGY": 0,
        "MAGIC_WRITE_FULL_LEF": 0
    }
}
