{
  "iri": "Paper-30",
  "title": "NIPS_2002_18_abs",
  "authors": [],
  "keywords": [],
  "sections": [
    {
      "iri": "Paper-30-Section-1",
      "subtitle": "Abstract",
      "paragraphs": [
        {
          "iri": "Paper-30-Section-1-Paragraph-1",
          "sentences": [
            {
              "iri": "Paper-30-Section-1-Paragraph-1-Sentence-1",
              "text": "A bio-inspired model for an analog programmable array processor -LRB- APAP -RRB- , based on studies on the vertebrate retina , has permitted the realization of complex programmable spatio-temporal dynamics in VLSI ."
            },
            {
              "iri": "Paper-30-Section-1-Paragraph-1-Sentence-2",
              "text": "This model mimics the way in which images are processed in the visual pathway , rendering a feasible alternative for the implementation of early vision applications in standard technologies ."
            },
            {
              "iri": "Paper-30-Section-1-Paragraph-1-Sentence-3",
              "text": "A prototype chip has been designed and fabricated in a 0.5 \u00b5m standard CMOS process ."
            },
            {
              "iri": "Paper-30-Section-1-Paragraph-1-Sentence-4",
              "text": "Computing power per area and power consumption is amongst the highest reported for a single chip ."
            },
            {
              "iri": "Paper-30-Section-1-Paragraph-1-Sentence-5",
              "text": "Design challenges , trade-offs and some experimental results are presented in this paper ."
            }
          ]
        }
      ]
    }
  ],
  "times": [
    8.702278137207031e-05,
    18.390361070632935,
    24.747153282165527,
    27.444729804992676,
    0.03754782676696777,
    0.00010204315185546875,
    0.0001327991485595703,
    25.963027954101562,
    49.0479998588562,
    2.962175130844116,
    0.04937601089477539,
    0.009739160537719727,
    0.00019502639770507812,
    21.35378909111023,
    0.0014300346374511719,
    0.031414031982421875,
    0.0010619163513183594,
    3.5786030292510986,
    0.7246599197387695,
    2.147771120071411,
    87.54746198654175,
    7.075377941131592,
    48.51055312156677,
    2.5395472049713135,
    0.0006468296051025391,
    0.00871586799621582
  ],
  "nodes": {
    "Entity-this_model": {
      "node_id": "this_model",
      "disambiguation_index": 0,
      "label": "This model",
      "aliases": [
        "This model"
      ],
      "types": [
        "model"
      ],
      "node_type": "other",
      "LLM_familiarity": false,
      "description": "This model refers to a bio-inspired analog programmable array processor (APAP) that simulates the image processing mechanisms of the vertebrate retina, enabling advanced spatio-temporal dynamics for early vision applications in VLSI technology.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-2",
          "local_name": "This model",
          "local_types": [
            "model"
          ],
          "iri": "Entity-this_model-Mention-1"
        }
      ],
      "relevance": 0.81494140625
    },
    "Entity-complex_programmable_spatio-temporal_dynamic": {
      "node_id": "complex_programmable_spatio-temporal_dynamic",
      "disambiguation_index": 0,
      "label": "complex programmable spatio-temporal dynamics",
      "aliases": [
        "complex programmable spatio-temporal dynamics"
      ],
      "types": [
        "dynamics",
        "system behavior",
        "programming"
      ],
      "node_type": "general term",
      "LLM_familiarity": false,
      "description": "Complex programmable spatio-temporal dynamics refers to the advanced behavior and processing capabilities of a bio-inspired analog programmable array processor (APAP) that simulates the visual processing of the vertebrate retina, enabling sophisticated temporal and spatial computations in very-large-scale integration (VLSI) technology.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-1",
          "local_name": "complex programmable spatio-temporal dynamics",
          "local_types": [
            "dynamics",
            "system behavior",
            "programming"
          ],
          "iri": "Entity-complex_programmable_spatio-temporal_dynamic-Mention-1"
        }
      ],
      "relevance": 0.78076171875
    },
    "Entity-model": {
      "node_id": "model",
      "disambiguation_index": 0,
      "label": "model",
      "aliases": [
        "model"
      ],
      "types": [
        "computational model",
        "algorithm"
      ],
      "node_type": "general term",
      "LLM_familiarity": false,
      "description": "The model refers to a bio-inspired computational model designed for an analog programmable array processor that simulates image processing in the visual pathway, aimed at facilitating early vision applications in VLSI technology.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-2",
          "local_name": "model",
          "local_types": [
            "computational model",
            "algorithm"
          ],
          "iri": "Entity-model-Mention-1"
        }
      ],
      "relevance": 0.7333984375
    },
    "Entity-design_challenge": {
      "node_id": "design_challenge",
      "disambiguation_index": 0,
      "label": "Design challenges",
      "aliases": [
        "Design challenges"
      ],
      "types": [
        "challenge",
        "engineering issue",
        "design consideration",
        "problem",
        "research topic"
      ],
      "node_type": "general term",
      "LLM_familiarity": false,
      "description": "Design challenges refer to the various obstacles and considerations encountered in the development and implementation of the bio-inspired analog programmable array processor, particularly in relation to optimizing performance and functionality in VLSI technology.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-5",
          "local_name": "Design challenges",
          "local_types": [
            "challenge",
            "engineering issue",
            "design consideration",
            "problem",
            "research topic"
          ],
          "iri": "Entity-design_challenge-Mention-1"
        }
      ],
      "relevance": 0.67236328125
    },
    "Entity-analog_programmable_array_processor": {
      "node_id": "analog_programmable_array_processor",
      "disambiguation_index": 0,
      "label": "analog programmable array processor",
      "aliases": [
        "analog programmable array processor"
      ],
      "types": [
        "technology",
        "processor",
        "hardware"
      ],
      "node_type": "named entity",
      "LLM_familiarity": true,
      "description": "An analog programmable array processor is a type of hardware that utilizes analog computing techniques to perform programmable operations on arrays of data, often designed for specific applications such as signal processing or neural computation.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-1",
          "local_name": "analog programmable array processor",
          "local_types": [
            "technology",
            "processor",
            "hardware"
          ],
          "iri": "Entity-analog_programmable_array_processor-Mention-1"
        }
      ],
      "relevance": 0.640625
    },
    "Entity-image": {
      "node_id": "image",
      "disambiguation_index": 0,
      "label": "images",
      "aliases": [
        "images"
      ],
      "types": [
        "data type",
        "visual data"
      ],
      "node_type": "general term",
      "LLM_familiarity": false,
      "description": "The term 'images' refers to visual data that are processed in the visual pathway, specifically in the context of a bio-inspired model for an analog programmable array processor designed to implement early vision applications.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-2",
          "local_name": "images",
          "local_types": [
            "data type",
            "visual data"
          ],
          "iri": "Entity-image-Mention-1"
        }
      ],
      "relevance": 0.62353515625
    },
    "Entity-chip": {
      "node_id": "chip",
      "disambiguation_index": 0,
      "label": "chip",
      "aliases": [
        "chip"
      ],
      "types": [
        "hardware",
        "electronic component"
      ],
      "node_type": "general term",
      "LLM_familiarity": false,
      "description": "The term 'chip' refers to a prototype analog programmable array processor designed and fabricated using a 0.5 \u00b5m standard CMOS process, which exhibits high computing power per area and low power consumption.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-4",
          "local_name": "chip",
          "local_types": [
            "hardware",
            "electronic component"
          ],
          "iri": "Entity-chip-Mention-1"
        }
      ],
      "relevance": 0.615234375
    },
    "Entity-a_prototype_chip": {
      "node_id": "a_prototype_chip",
      "disambiguation_index": 0,
      "label": "A prototype chip",
      "aliases": [
        "A prototype chip"
      ],
      "types": [
        "prototype",
        "chip"
      ],
      "node_type": "other",
      "LLM_familiarity": true,
      "description": "A prototype chip refers to a specialized integrated circuit designed and fabricated using a 0.5 \u00b5m standard CMOS process, intended for testing and demonstrating the capabilities of a bio-inspired analog programmable array processor that mimics visual processing.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-3",
          "local_name": "A prototype chip",
          "local_types": [
            "prototype",
            "chip"
          ],
          "iri": "Entity-a_prototype_chip-Mention-1"
        }
      ],
      "relevance": 0.60888671875
    },
    "Entity-the_highest_reported_for_a_single_chip": {
      "node_id": "the_highest_reported_for_a_single_chip",
      "disambiguation_index": 0,
      "label": "the highest reported for a single chip",
      "aliases": [
        "the highest reported for a single chip"
      ],
      "types": [
        "comparison",
        "chip"
      ],
      "node_type": "other",
      "LLM_familiarity": false,
      "description": "The term 'the highest reported for a single chip' refers to the exceptional levels of computing power per area and power consumption achieved by the prototype chip designed and fabricated in the study, which is notable within the context of analog programmable array processors.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-4",
          "local_name": "the highest reported for a single chip",
          "local_types": [
            "comparison",
            "chip"
          ],
          "iri": "Entity-the_highest_reported_for_a_single_chip-Mention-1"
        }
      ],
      "relevance": 0.57470703125
    },
    "Entity-early_vision_application": {
      "node_id": "early_vision_application",
      "disambiguation_index": 0,
      "label": "early vision applications",
      "aliases": [
        "early vision applications"
      ],
      "types": [
        "application",
        "technology",
        "vision"
      ],
      "node_type": "general term",
      "LLM_familiarity": false,
      "description": "Early vision applications refer to technologies and methods that simulate the initial stages of visual processing, particularly those inspired by biological systems, aimed at enhancing image processing capabilities in standard computing environments.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-2",
          "local_name": "early vision applications",
          "local_types": [
            "application",
            "technology",
            "vision"
          ],
          "iri": "Entity-early_vision_application-Mention-1"
        }
      ],
      "relevance": 0.56396484375
    },
    "Entity-vlsi": {
      "node_id": "vlsi",
      "disambiguation_index": 0,
      "label": "VLSI",
      "aliases": [
        "VLSI"
      ],
      "types": [
        "technology",
        "integrated circuit",
        "field",
        "hardware"
      ],
      "node_type": "named entity",
      "LLM_familiarity": true,
      "description": "VLSI, or Very Large Scale Integration, refers to the technology of creating integrated circuits by combining thousands of transistors into a single chip, enabling the development of complex electronic systems.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-1",
          "local_name": "VLSI",
          "local_types": [
            "technology",
            "integrated circuit",
            "field",
            "hardware"
          ],
          "iri": "Entity-vlsi-Mention-1"
        }
      ],
      "relevance": 0.52099609375
    },
    "Entity-computing_power_per_area": {
      "node_id": "computing_power_per_area",
      "disambiguation_index": 0,
      "label": "Computing power per area",
      "aliases": [
        "Computing power per area",
        "Computing power per area and power consumption"
      ],
      "types": [
        "computing",
        "performance metric",
        "metric"
      ],
      "node_type": "general term",
      "LLM_familiarity": true,
      "description": "Computing power per area is a performance metric that quantifies the amount of computational capability available within a specific physical area, often used to evaluate the efficiency of hardware designs.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-4",
          "local_name": "Computing power per area",
          "local_types": [
            "computing",
            "performance metric",
            "metric"
          ],
          "iri": "Entity-computing_power_per_area-Mention-1"
        },
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-4",
          "local_name": "Computing power per area and power consumption",
          "local_types": [
            "performance metric"
          ],
          "iri": "Entity-computing_power_per_area-Mention-2"
        }
      ],
      "relevance": 0.51123046875
    },
    "Entity-the_way_in_which_image_are_processed_in_the_visual_pathway": {
      "node_id": "the_way_in_which_image_are_processed_in_the_visual_pathway",
      "disambiguation_index": 0,
      "label": "the way in which images are processed in the visual pathway",
      "aliases": [
        "the way in which images are processed in the visual pathway"
      ],
      "types": [
        "process",
        "visual pathway"
      ],
      "node_type": "other",
      "LLM_familiarity": true,
      "description": "The way in which images are processed in the visual pathway refers to the biological mechanisms and neural processes involved in the interpretation and analysis of visual information as it travels from the retina through various stages of the visual system to the brain.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-2",
          "local_name": "the way in which images are processed in the visual pathway",
          "local_types": [
            "process",
            "visual pathway"
          ],
          "iri": "Entity-the_way_in_which_image_are_processed_in_the_visual_pathway-Mention-1"
        }
      ],
      "relevance": 0.50634765625
    },
    "Entity-vertebrate_retina": {
      "node_id": "vertebrate_retina",
      "disambiguation_index": 0,
      "label": "vertebrate retina",
      "aliases": [
        "vertebrate retina"
      ],
      "types": [
        "anatomy",
        "biological structure"
      ],
      "node_type": "named entity",
      "LLM_familiarity": true,
      "description": "The vertebrate retina is a layered structure at the back of the eye in vertebrates that contains photoreceptor cells responsible for converting light into neural signals for vision.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-1",
          "local_name": "vertebrate retina",
          "local_types": [
            "anatomy",
            "biological structure"
          ],
          "iri": "Entity-vertebrate_retina-Mention-1"
        }
      ],
      "relevance": 0.50341796875
    },
    "Entity-visual_pathway": {
      "node_id": "visual_pathway",
      "disambiguation_index": 0,
      "label": "visual pathway",
      "aliases": [
        "visual pathway"
      ],
      "types": [
        "biological pathway",
        "neuroscience",
        "biological process",
        "biological system"
      ],
      "node_type": "general term",
      "LLM_familiarity": true,
      "description": "The visual pathway refers to the neural and anatomical structures involved in the transmission and processing of visual information from the retina to the brain.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-2",
          "local_name": "visual pathway",
          "local_types": [
            "biological pathway",
            "neuroscience",
            "biological process",
            "biological system"
          ],
          "iri": "Entity-visual_pathway-Mention-1"
        }
      ],
      "relevance": 0.494384765625
    },
    "Entity-standard_technology": {
      "node_id": "standard_technology",
      "disambiguation_index": 0,
      "label": "standard technologies",
      "aliases": [
        "standard technologies"
      ],
      "types": [
        "technology",
        "industry standard"
      ],
      "node_type": "general term",
      "LLM_familiarity": false,
      "description": "Standard technologies refer to established and widely accepted methods and processes used in the implementation of early vision applications, particularly in the context of VLSI design and fabrication.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-2",
          "local_name": "standard technologies",
          "local_types": [
            "technology",
            "industry standard"
          ],
          "iri": "Entity-standard_technology-Mention-1"
        }
      ],
      "relevance": 0.487548828125
    },
    "Entity-prototype_chip": {
      "node_id": "prototype_chip",
      "disambiguation_index": 0,
      "label": "prototype chip",
      "aliases": [
        "prototype chip"
      ],
      "types": [
        "electronic component",
        "hardware",
        "prototype",
        "chip"
      ],
      "node_type": "general term",
      "LLM_familiarity": true,
      "description": "A prototype chip is an early version of an integrated circuit designed for testing and development purposes before mass production.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-3",
          "local_name": "prototype chip",
          "local_types": [
            "electronic component",
            "hardware",
            "prototype",
            "chip"
          ],
          "iri": "Entity-prototype_chip-Mention-1"
        }
      ],
      "relevance": 0.48291015625
    },
    "Entity-study_on_the_vertebrate_retina": {
      "node_id": "study_on_the_vertebrate_retina",
      "disambiguation_index": 0,
      "label": "studies on the vertebrate retina",
      "aliases": [
        "studies on the vertebrate retina"
      ],
      "types": [
        "research",
        "biological study",
        "biological research",
        "study"
      ],
      "node_type": "general term",
      "LLM_familiarity": true,
      "description": "Research focused on the structure, function, and processes of the retina in vertebrate animals.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-1",
          "local_name": "studies on the vertebrate retina",
          "local_types": [
            "research",
            "biological study",
            "biological research",
            "study"
          ],
          "iri": "Entity-study_on_the_vertebrate_retina-Mention-1"
        }
      ],
      "relevance": 0.479736328125
    },
    "Entity-bio-inspired_model": {
      "node_id": "bio-inspired_model",
      "disambiguation_index": 0,
      "label": "bio-inspired model",
      "aliases": [
        "bio-inspired model"
      ],
      "types": [
        "biological model",
        "technology",
        "biological system",
        "concept",
        "model"
      ],
      "node_type": "general term",
      "LLM_familiarity": true,
      "description": "A bio-inspired model is a conceptual or technological framework that draws inspiration from biological systems and processes to inform the design and functionality of artificial systems or models.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-1",
          "local_name": "bio-inspired model",
          "local_types": [
            "biological model",
            "technology",
            "biological system",
            "concept",
            "model"
          ],
          "iri": "Entity-bio-inspired_model-Mention-1"
        }
      ],
      "relevance": 0.473388671875
    },
    "Entity-0.5_m_standard_cmos_process": {
      "node_id": "0.5_m_standard_cmos_process",
      "disambiguation_index": 0,
      "label": "0.5 \u00b5m standard CMOS process",
      "aliases": [
        "0.5 \u00b5m standard CMOS process"
      ],
      "types": [
        "manufacturing process",
        "technology",
        "process",
        "CMOS"
      ],
      "node_type": "named entity",
      "LLM_familiarity": true,
      "description": "The 0.5 \u00b5m standard CMOS process is a semiconductor manufacturing technology used to fabricate integrated circuits with a minimum feature size of 0.5 micrometers, utilizing complementary metal-oxide-semiconductor (CMOS) technology.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-3",
          "local_name": "0.5 \u00b5m standard CMOS process",
          "local_types": [
            "manufacturing process",
            "technology",
            "process",
            "CMOS"
          ],
          "iri": "Entity-0.5_m_standard_cmos_process-Mention-1"
        }
      ],
      "relevance": 0.46923828125
    },
    "Entity-computing_power": {
      "node_id": "computing_power",
      "disambiguation_index": 0,
      "label": "Computing power",
      "aliases": [
        "Computing power"
      ],
      "types": [
        "performance metric",
        "technology characteristic"
      ],
      "node_type": "general term",
      "LLM_familiarity": true,
      "description": "Computing power refers to the capability of a computer or computing system to process data and perform calculations, often measured in terms of speed, efficiency, and resource utilization.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-4",
          "local_name": "Computing power",
          "local_types": [
            "performance metric",
            "technology characteristic"
          ],
          "iri": "Entity-computing_power-Mention-1"
        }
      ],
      "relevance": 0.4619140625
    },
    "Entity-cmos": {
      "node_id": "cmos",
      "disambiguation_index": 0,
      "label": "CMOS",
      "aliases": [
        "CMOS"
      ],
      "types": [
        "technology",
        "process"
      ],
      "node_type": "general term",
      "LLM_familiarity": true,
      "description": "CMOS, or Complementary Metal-Oxide-Semiconductor, is a technology used for constructing integrated circuits, including microprocessors, memory chips, and other digital logic circuits.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-3",
          "local_name": "CMOS",
          "local_types": [
            "technology",
            "process"
          ],
          "iri": "Entity-cmos-Mention-1"
        }
      ],
      "relevance": 0.46142578125
    },
    "Entity-power_consumption": {
      "node_id": "power_consumption",
      "disambiguation_index": 0,
      "label": "power consumption",
      "aliases": [
        "power consumption"
      ],
      "types": [
        "energy usage",
        "performance metric",
        "metric"
      ],
      "node_type": "general term",
      "LLM_familiarity": true,
      "description": "Power consumption refers to the amount of electrical energy used by a device or system over a specific period of time, often measured in watts.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-4",
          "local_name": "power consumption",
          "local_types": [
            "energy usage",
            "performance metric",
            "metric"
          ],
          "iri": "Entity-power_consumption-Mention-1"
        }
      ],
      "relevance": 0.418212890625
    },
    "Entity-trade-off": {
      "node_id": "trade-off",
      "disambiguation_index": 0,
      "label": "trade-offs",
      "aliases": [
        "trade-offs"
      ],
      "types": [
        "engineering principle",
        "concept",
        "decision-making",
        "trade-off",
        "decision-making factor"
      ],
      "node_type": "general term",
      "LLM_familiarity": true,
      "description": "Trade-offs refer to the balancing of competing factors or choices in decision-making processes, where improving one aspect may lead to the detriment of another.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-5",
          "local_name": "trade-offs",
          "local_types": [
            "engineering principle",
            "concept",
            "decision-making",
            "trade-off",
            "decision-making factor"
          ],
          "iri": "Entity-trade-off-Mention-1"
        }
      ],
      "relevance": 0.37060546875
    },
    "Entity-experimental_result": {
      "node_id": "experimental_result",
      "disambiguation_index": 0,
      "label": "experimental results",
      "aliases": [
        "experimental results"
      ],
      "types": [
        "findings",
        "experimental",
        "results",
        "research findings",
        "data"
      ],
      "node_type": "general term",
      "LLM_familiarity": true,
      "description": "Experimental results refer to the data and findings obtained from conducting experiments, which are used to validate hypotheses or assess the performance of a particular method or approach.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-5",
          "local_name": "experimental results",
          "local_types": [
            "findings",
            "experimental",
            "results",
            "research findings",
            "data"
          ],
          "iri": "Entity-experimental_result-Mention-1"
        }
      ],
      "relevance": 0.352294921875
    },
    "Entity-this_paper": {
      "node_id": "this_paper",
      "disambiguation_index": 0,
      "label": "this paper",
      "aliases": [
        "this paper"
      ],
      "types": [
        "academic paper",
        "publication",
        "document",
        "paper"
      ],
      "node_type": "general term",
      "LLM_familiarity": true,
      "description": "a scholarly document that presents research findings, methodologies, and discussions on a specific topic.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-5",
          "local_name": "this paper",
          "local_types": [
            "academic paper",
            "publication",
            "document",
            "paper"
          ],
          "iri": "Entity-this_paper-Mention-1"
        }
      ],
      "relevance": 0.327880859375
    }
  },
  "summary": "A bio-inspired model for an analog programmable array processor -LRB- APAP -RRB- , based on studies on the vertebrate retina , has permitted the realization of complex programmable spatio-temporal dynamics in VLSI . This model mimics the way in which images are processed in the visual pathway , rendering a feasible alternative for the implementation of early vision applications in standard technologies . A prototype chip has been designed and fabricated in a 0.5 \u00b5m standard CMOS process . Computing power per area and power consumption is amongst the highest reported for a single chip . Design challenges , trade-offs and some experimental results are presented in this paper .",
  "triples": [
    [
      "Entity-bio-inspired_model",
      "Predicate-permitted_the_realization_of",
      "Entity-complex_programmable_spatio-temporal_dynamic"
    ],
    [
      "Entity-bio-inspired_model",
      "Predicate-based_on",
      "Entity-study_on_the_vertebrate_retina"
    ],
    [
      "Entity-study_on_the_vertebrate_retina",
      "Predicate-related_to",
      "Entity-vertebrate_retina"
    ],
    [
      "Entity-bio-inspired_model",
      "Predicate-permits",
      "Entity-complex_programmable_spatio-temporal_dynamic"
    ],
    [
      "Entity-this_model",
      "Predicate-mimics",
      "Entity-the_way_in_which_image_are_processed_in_the_visual_pathway"
    ],
    [
      "Entity-a_prototype_chip",
      "Predicate-designed_and_fabricated_in",
      "Entity-0.5_m_standard_cmos_process"
    ],
    [
      "Entity-prototype_chip",
      "Predicate-designed_and_fabricated_in",
      "Entity-0.5_m_standard_cmos_process"
    ],
    [
      "Entity-computing_power_per_area",
      "Predicate-is_amongst",
      "Entity-the_highest_reported_for_a_single_chip"
    ],
    [
      "Entity-computing_power_per_area",
      "Predicate-is_part_of",
      "Entity-computing_power_per_area"
    ],
    [
      "Entity-power_consumption",
      "Predicate-is_part_of",
      "Entity-computing_power_per_area"
    ],
    [
      "Entity-design_challenge",
      "Predicate-are_presented_in",
      "Entity-this_paper"
    ],
    [
      "Entity-trade-off",
      "Predicate-are_presented_in",
      "Entity-this_paper"
    ],
    [
      "Entity-experimental_result",
      "Predicate-are_presented_in",
      "Entity-this_paper"
    ],
    [
      "Entity-bio-inspired_model",
      "Predicate-mimics",
      "Entity-the_way_in_which_image_are_processed_in_the_visual_pathway"
    ],
    [
      "Entity-this_model",
      "Predicate-enables",
      "Entity-complex_programmable_spatio-temporal_dynamic"
    ]
  ],
  "triples_typing": [
    [
      "Entity-bio-inspired_model",
      "skos:broader",
      "Entity-model"
    ],
    [
      "Entity-prototype_chip",
      "skos:broader",
      "Entity-chip"
    ],
    [
      "Entity-this_model",
      "skos:broader",
      "Entity-model"
    ],
    [
      "Entity-the_way_in_which_image_are_processed_in_the_visual_pathway",
      "skos:broader",
      "Entity-visual_pathway"
    ],
    [
      "Entity-0.5_m_standard_cmos_process",
      "skos:broader",
      "Entity-cmos"
    ],
    [
      "Entity-the_highest_reported_for_a_single_chip",
      "skos:broader",
      "Entity-chip"
    ],
    [
      "Entity-a_prototype_chip",
      "skos:broader",
      "Entity-chip"
    ]
  ],
  "predicates": {
    "Predicate-permitted_the_realization_of": {
      "label": "permitted the realization of",
      "description": "The predicate 'permitted the realization of' indicates that the subject has enabled or facilitated the achievement or manifestation of the object. It suggests a causal or enabling relationship where the subject provides the necessary conditions, resources, or framework that allows the object to come into existence or be effectively implemented.",
      "disambiguation_index": 0
    },
    "Predicate-based_on": {
      "label": "based on",
      "description": "The predicate 'based on' indicates that the subject is derived from, influenced by, or constructed upon the principles, findings, or concepts represented by the object. It establishes a foundational relationship where the subject's characteristics, functionality, or theoretical framework are informed or supported by the information or research encapsulated in the object.",
      "disambiguation_index": 0
    },
    "Predicate-related_to": {
      "label": "related to",
      "description": "The predicate 'related to' establishes a connection or association between the subject and the object, indicating that they share a relevant link or are part of the same context or domain. This relationship can encompass various forms of relevance, such as thematic, conceptual, or functional ties, suggesting that understanding one may provide insights into the other.",
      "disambiguation_index": 0
    },
    "Predicate-permits": {
      "label": "permits",
      "description": "The predicate 'permits' indicates that the subject has the capacity or authority to allow or enable the occurrence or realization of the object. It establishes a relationship where the subject facilitates the possibility or implementation of the object, suggesting that the object can be achieved or executed as a result of the subject's characteristics or functions.",
      "disambiguation_index": 0
    },
    "Predicate-mimics": {
      "label": "mimics",
      "description": "The predicate 'mimics' indicates that the subject replicates, imitates, or simulates the characteristics, behaviors, or processes described by the object. It suggests a relationship where the subject is designed or functions in a way that resembles the object, often in terms of functionality or behavior.",
      "disambiguation_index": 0
    },
    "Predicate-designed_and_fabricated_in": {
      "label": "designed and fabricated in",
      "description": "The predicate 'designed and fabricated in' establishes a relationship between a subject, typically a physical object or system, and an object that specifies the particular method, technology, or process used in its creation. It indicates that the subject was both conceptualized and constructed using the specified means, highlighting the technical and material context of its development.",
      "disambiguation_index": 0
    },
    "Predicate-is_amongst": {
      "label": "is amongst",
      "description": "The predicate 'is amongst' indicates that the subject belongs to a specific group or category represented by the object, suggesting that it shares a characteristic or quality with other members of that group. It implies a comparative relationship where the subject is positioned within a set of items, highlighting its relevance or standing in relation to the object.",
      "disambiguation_index": 0
    },
    "Predicate-is_part_of": {
      "label": "is part of",
      "description": "The predicate 'is part of' indicates a relationship where the subject is a component, element, or constituent of the object. This relationship signifies that the subject contributes to the overall structure, function, or concept represented by the object, establishing a hierarchical or associative connection between the two entities.",
      "disambiguation_index": 0
    },
    "Predicate-are_presented_in": {
      "label": "are presented in",
      "description": "The predicate 'are presented in' indicates that the subject is being introduced, discussed, or detailed within the context of the object. It establishes a relationship where the subject is the focus of information or analysis that is contained or conveyed in the object, suggesting that the object serves as a medium or source for the subject's presentation.",
      "disambiguation_index": 0
    },
    "Predicate-enables": {
      "label": "enables",
      "description": "The predicate 'enables' indicates that the subject provides the means, capability, or opportunity for the object to occur or be realized. It suggests a facilitative relationship where the subject empowers or allows the object to exist, function, or be achieved, often implying a positive or beneficial outcome.",
      "disambiguation_index": 0
    },
    "skos:broader": {
      "label": "has a broader term",
      "description": "The predicate 'has a broader term' establishes a hierarchical relationship between the subject and the object, indicating that the subject is a specific instance or subtype that falls under the more general category represented by the object. This relationship suggests that the object encompasses a wider range of concepts or entities than the subject, thereby providing a context in which the subject can be understood as part of a larger classification.",
      "disambiguation_index": 0
    }
  }
}