{"sha": "f6aa5171a1a0091bcc3741b1ffff9e8a962e728c", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZjZhYTUxNzFhMWEwMDkxYmNjMzc0MWIxZmZmZjllOGE5NjJlNzI4Yw==", "commit": {"author": {"name": "Jan Hubicka", "email": "hubicka@ucw.cz", "date": "2018-01-10T11:02:55Z"}, "committer": {"name": "Jan Hubicka", "email": "hubicka@gcc.gnu.org", "date": "2018-01-10T11:02:55Z"}, "message": "re PR target/81616 (Update -mtune=generic for the current Intel and AMD processors)\n\n\tPR target/81616\n\t* i386.c (ix86_vectorize_builtin_gather): Check TARGET_USE_GATHER.\n\t* i386.h (TARGET_USE_GATHER): Define.\n\t* x86-tune.def (X86_TUNE_USE_GATHER): New.\n\nFrom-SVN: r256424", "tree": {"sha": "4db28264cf965b36dac7f4c536605ad478da81f7", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/4db28264cf965b36dac7f4c536605ad478da81f7"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/f6aa5171a1a0091bcc3741b1ffff9e8a962e728c", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f6aa5171a1a0091bcc3741b1ffff9e8a962e728c", "html_url": "https://github.com/Rust-GCC/gccrs/commit/f6aa5171a1a0091bcc3741b1ffff9e8a962e728c", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f6aa5171a1a0091bcc3741b1ffff9e8a962e728c/comments", "author": null, "committer": null, "parents": [{"sha": "1fe399e4a94e5bf9bb34362d1e1dc8b74272bc6d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1fe399e4a94e5bf9bb34362d1e1dc8b74272bc6d", "html_url": "https://github.com/Rust-GCC/gccrs/commit/1fe399e4a94e5bf9bb34362d1e1dc8b74272bc6d"}], "stats": {"total": 15, "additions": 14, "deletions": 1}, "files": [{"sha": "a30e2854555fbee311226f52faa3baff99f96f6e", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f6aa5171a1a0091bcc3741b1ffff9e8a962e728c/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f6aa5171a1a0091bcc3741b1ffff9e8a962e728c/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=f6aa5171a1a0091bcc3741b1ffff9e8a962e728c", "patch": "@@ -1,3 +1,10 @@\n+2018-01-10  Jan Hubicka  <hubicka@ucw.cz>\n+\n+\tPR target/81616\n+\t* i386.c (ix86_vectorize_builtin_gather): Check TARGET_USE_GATHER.\n+\t* i386.h (TARGET_USE_GATHER): Define.\n+\t* x86-tune.def (X86_TUNE_USE_GATHER): New.\n+\n 2018-01-10  Martin Liska  <mliska@suse.cz>\n \n \tPR bootstrap/82831"}, {"sha": "d10b1371bcca0901f32de4760648f588f9485c8f", "filename": "gcc/config/i386/i386.c", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f6aa5171a1a0091bcc3741b1ffff9e8a962e728c/gcc%2Fconfig%2Fi386%2Fi386.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f6aa5171a1a0091bcc3741b1ffff9e8a962e728c/gcc%2Fconfig%2Fi386%2Fi386.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.c?ref=f6aa5171a1a0091bcc3741b1ffff9e8a962e728c", "patch": "@@ -38233,7 +38233,7 @@ ix86_vectorize_builtin_gather (const_tree mem_vectype,\n   bool si;\n   enum ix86_builtins code;\n \n-  if (! TARGET_AVX2)\n+  if (! TARGET_AVX2 || !TARGET_USE_GATHER)\n     return NULL_TREE;\n \n   if ((TREE_CODE (index_type) != INTEGER_TYPE"}, {"sha": "6928f809d99e16777a71b7aea61df6c34e42cde2", "filename": "gcc/config/i386/i386.h", "status": "modified", "additions": 2, "deletions": 0, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f6aa5171a1a0091bcc3741b1ffff9e8a962e728c/gcc%2Fconfig%2Fi386%2Fi386.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f6aa5171a1a0091bcc3741b1ffff9e8a962e728c/gcc%2Fconfig%2Fi386%2Fi386.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.h?ref=f6aa5171a1a0091bcc3741b1ffff9e8a962e728c", "patch": "@@ -498,6 +498,8 @@ extern unsigned char ix86_tune_features[X86_TUNE_LAST];\n \tix86_tune_features[X86_TUNE_SLOW_PSHUFB]\n #define TARGET_AVOID_4BYTE_PREFIXES \\\n \tix86_tune_features[X86_TUNE_AVOID_4BYTE_PREFIXES]\n+#define TARGET_USE_GATHER \\\n+\tix86_tune_features[X86_TUNE_USE_GATHER]\n #define TARGET_FUSE_CMP_AND_BRANCH_32 \\\n \tix86_tune_features[X86_TUNE_FUSE_CMP_AND_BRANCH_32]\n #define TARGET_FUSE_CMP_AND_BRANCH_64 \\"}, {"sha": "0bc928b8f8ca565275463db20cf377ce6df5d7f7", "filename": "gcc/config/i386/x86-tune.def", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f6aa5171a1a0091bcc3741b1ffff9e8a962e728c/gcc%2Fconfig%2Fi386%2Fx86-tune.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f6aa5171a1a0091bcc3741b1ffff9e8a962e728c/gcc%2Fconfig%2Fi386%2Fx86-tune.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fx86-tune.def?ref=f6aa5171a1a0091bcc3741b1ffff9e8a962e728c", "patch": "@@ -399,6 +399,10 @@ DEF_TUNE (X86_TUNE_SLOW_PSHUFB, \"slow_pshufb\",\n DEF_TUNE (X86_TUNE_AVOID_4BYTE_PREFIXES, \"avoid_4byte_prefixes\",\n           m_SILVERMONT | m_INTEL)\n \n+/* X86_TUNE_USE_GATHER: Use gather instructions.  */\n+DEF_TUNE (X86_TUNE_USE_GATHER, \"use_gather\",\n+          ~(m_ZNVER1 | m_GENERIC))\n+\n /*****************************************************************************/\n /* AVX instruction selection tuning (some of SSE flags affects AVX, too)     */\n /*****************************************************************************/"}]}