// BMM LOC annotation file.
//
// SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
// Vivado v2018.2 (64-bit)
// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


///////////////////////////////////////////////////////////////////////////////
//
// Processor 'led_matrix0_mem_interface0_block_ram_interface0_LED_RAM_i_processing_system7_0', ID 100, memory map.
//
///////////////////////////////////////////////////////////////////////////////

ADDRESS_MAP led_matrix0_mem_interface0_block_ram_interface0_LED_RAM_i_processing_system7_0 ARM 100 led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/processing_system7_0

    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'led_matrix0_mem_interface0_block_ram_interface0_LED_RAM_i_processing_system7_0' address space 'led_matrix0_mem_interface0_block_ram_interface0_LED_RAM_i_axi_bram_ctrl_0' 0x40000000:0x40001FFF (8 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE led_matrix0_mem_interface0_block_ram_interface0_LED_RAM_i_axi_bram_ctrl_0 RAMB32 [0x40000000:0x40001FFF] led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/axi_bram_ctrl_0
        BUS_BLOCK
            led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:16] [0:2047] PLACED = X0Y9;
            led_matrix0/mem_interface0/block_ram_interface0/LED_RAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [15:0] [0:2047] PLACED = X0Y8;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;

END_ADDRESS_MAP;

