Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_nestest_behav xil_defaultlib.cpu_nestest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/pgr_rom.sv:40]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 13 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/chr_rom_mod.sv:31]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 11 for port 'addra' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:534]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'addrb' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:541]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'nesData' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:552]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'addr' [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_to_hdmi.sv:95]
WARNING: [VRFC 10-3823] variable 'A' might have multiple concurrent drivers [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/new/clk_tb.sv:103]
WARNING: [VRFC 10-5021] port 'clk_100Mhz' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/nes.sv:76]
WARNING: [VRFC 10-5021] port 'ef' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/cpu.sv:60]
WARNING: [VRFC 10-5021] port 'dinb' is not connected on this instance [/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/new/ppu_v2.sv:533]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/drew/uiuc/ece385/nes/nes.srcs/sources_1/imports/src/VGA_controller.sv" Line 26. Module vga_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.t65_pack
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_1_clk_wiz
Compiling module xil_defaultlib.clk_wiz_1
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=30.87...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clock
Compiling architecture rtl of entity xil_defaultlib.T65_MCode [t65_mcode_default]
Compiling architecture rtl of entity xil_defaultlib.T65_ALU [t65_alu_default]
Compiling architecture rtl of entity xil_defaultlib.T65 [t65_default]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.cpu_ram
Compiling module xil_defaultlib.cpu
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.pgr_rom
Compiling module xil_defaultlib.pgr_rom_mod
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.chr_rom
Compiling module xil_defaultlib.chr_rom_mod
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.vram
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.vga_clk_wiz_clk_wiz
Compiling module xil_defaultlib.vga_clk_wiz
Compiling module xil_defaultlib.palette_rom
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.frame_buffr
Compiling module xil_defaultlib.vga_controller
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.srldelay(WIDTH=40,TAPS=4'b1010)
Compiling module xil_defaultlib.encode_default
Compiling module xil_defaultlib.encode(CHANNEL="GREEN")
Compiling module xil_defaultlib.encode(CHANNEL="RED")
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module xil_defaultlib.serdes_10_to_1
Compiling module unisims_ver.OBUFDS(IOSTANDARD="TMDS_33")
Compiling module xil_defaultlib.hdmi_tx_v1_0_default
Compiling module xil_defaultlib.hdmi_tx_0
Compiling module xil_defaultlib.ppu_to_hdmi
Compiling module xil_defaultlib.ppu_v2
Compiling module xil_defaultlib.nes
Compiling module xil_defaultlib.cpu_nestest
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_nestest_behav
