{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1674555232275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674555232275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 24 11:13:52 2023 " "Processing started: Tue Jan 24 11:13:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674555232275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1674555232275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc LDPC_0 -c LDPC_0 " "Command: quartus_drc LDPC_0 -c LDPC_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1674555232275 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1674555232438 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LDPC_0.sdc " "Synopsys Design Constraints File file not found: 'LDPC_0.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1674555232468 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1674555232468 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1674555232470 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1674555232470 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 26 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 26 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " clk~inputclkctrl " "Node  \"clk~inputclkctrl\"" {  } { { "test_clk_divider.vhd" "" { Text "/home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/levi/intelFPGA_lite/21.1/LDPC_0/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1674555232475 ""} { "Info" "IDRC_NODES_INFO" " count_clk_0\[0\] " "Node  \"count_clk_0\[0\]\"" {  } { { "test_clk_divider.vhd" "" { Text "/home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/levi/intelFPGA_lite/21.1/LDPC_0/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1674555232475 ""} { "Info" "IDRC_NODES_INFO" " count_clk_0\[1\] " "Node  \"count_clk_0\[1\]\"" {  } { { "test_clk_divider.vhd" "" { Text "/home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/levi/intelFPGA_lite/21.1/LDPC_0/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1674555232475 ""} { "Info" "IDRC_NODES_INFO" " count_clk_0\[5\] " "Node  \"count_clk_0\[5\]\"" {  } { { "test_clk_divider.vhd" "" { Text "/home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/levi/intelFPGA_lite/21.1/LDPC_0/" { { 0 { 0 ""} 0 6 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1674555232475 ""} { "Info" "IDRC_NODES_INFO" " count_clk_0\[2\] " "Node  \"count_clk_0\[2\]\"" {  } { { "test_clk_divider.vhd" "" { Text "/home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/levi/intelFPGA_lite/21.1/LDPC_0/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1674555232475 ""} { "Info" "IDRC_NODES_INFO" " count_clk_0\[3\] " "Node  \"count_clk_0\[3\]\"" {  } { { "test_clk_divider.vhd" "" { Text "/home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/levi/intelFPGA_lite/21.1/LDPC_0/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1674555232475 ""} { "Info" "IDRC_NODES_INFO" " count_clk_0\[4\] " "Node  \"count_clk_0\[4\]\"" {  } { { "test_clk_divider.vhd" "" { Text "/home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/levi/intelFPGA_lite/21.1/LDPC_0/" { { 0 { 0 ""} 0 7 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1674555232475 ""} { "Info" "IDRC_NODES_INFO" " Equal0~0 " "Node  \"Equal0~0\"" {  } { { "test_clk_divider.vhd" "" { Text "/home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "/home/levi/intelFPGA_lite/21.1/LDPC_0/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1674555232475 ""} { "Info" "IDRC_NODES_INFO" " clk2 " "Node  \"clk2\"" {  } { { "test_clk_divider.vhd" "" { Text "/home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/levi/intelFPGA_lite/21.1/LDPC_0/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1674555232475 ""} { "Info" "IDRC_NODES_INFO" " clk2_out~reg0 " "Node  \"clk2_out~reg0\"" {  } { { "test_clk_divider.vhd" "" { Text "/home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/levi/intelFPGA_lite/21.1/LDPC_0/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1674555232475 ""} { "Info" "IDRC_NODES_INFO" " count_clk_0~0 " "Node  \"count_clk_0~0\"" {  } { { "test_clk_divider.vhd" "" { Text "/home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "/home/levi/intelFPGA_lite/21.1/LDPC_0/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1674555232475 ""} { "Info" "IDRC_NODES_INFO" " Add0~0 " "Node  \"Add0~0\"" {  } { { "test_clk_divider.vhd" "" { Text "/home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/levi/intelFPGA_lite/21.1/LDPC_0/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1674555232475 ""} { "Info" "IDRC_NODES_INFO" " Add0~10 " "Node  \"Add0~10\"" {  } { { "test_clk_divider.vhd" "" { Text "/home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/levi/intelFPGA_lite/21.1/LDPC_0/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1674555232475 ""} { "Info" "IDRC_NODES_INFO" " Add0~9 " "Node  \"Add0~9\"" {  } { { "test_clk_divider.vhd" "" { Text "/home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/levi/intelFPGA_lite/21.1/LDPC_0/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1674555232475 ""} { "Info" "IDRC_NODES_INFO" " clk2_out~reg0feeder " "Node  \"clk2_out~reg0feeder\"" {  } { { "test_clk_divider.vhd" "" { Text "/home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/levi/intelFPGA_lite/21.1/LDPC_0/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1674555232475 ""} { "Info" "IDRC_NODES_INFO" " Add0~8 " "Node  \"Add0~8\"" {  } { { "test_clk_divider.vhd" "" { Text "/home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/levi/intelFPGA_lite/21.1/LDPC_0/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1674555232475 ""} { "Info" "IDRC_NODES_INFO" " Add0~7 " "Node  \"Add0~7\"" {  } { { "test_clk_divider.vhd" "" { Text "/home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/levi/intelFPGA_lite/21.1/LDPC_0/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1674555232475 ""} { "Info" "IDRC_NODES_INFO" " clk2~0 " "Node  \"clk2~0\"" {  } { { "test_clk_divider.vhd" "" { Text "/home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/levi/intelFPGA_lite/21.1/LDPC_0/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1674555232475 ""} { "Info" "IDRC_NODES_INFO" " Add0~6 " "Node  \"Add0~6\"" {  } { { "test_clk_divider.vhd" "" { Text "/home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/levi/intelFPGA_lite/21.1/LDPC_0/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1674555232475 ""} { "Info" "IDRC_NODES_INFO" " Add0~5 " "Node  \"Add0~5\"" {  } { { "test_clk_divider.vhd" "" { Text "/home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/levi/intelFPGA_lite/21.1/LDPC_0/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1674555232475 ""} { "Info" "IDRC_NODES_INFO" " clk2_out~output " "Node  \"clk2_out~output\"" {  } { { "test_clk_divider.vhd" "" { Text "/home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/levi/intelFPGA_lite/21.1/LDPC_0/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1674555232475 ""} { "Info" "IDRC_NODES_INFO" " Add0~2 " "Node  \"Add0~2\"" {  } { { "test_clk_divider.vhd" "" { Text "/home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/levi/intelFPGA_lite/21.1/LDPC_0/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1674555232475 ""} { "Info" "IDRC_NODES_INFO" " Add0~1 " "Node  \"Add0~1\"" {  } { { "test_clk_divider.vhd" "" { Text "/home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/levi/intelFPGA_lite/21.1/LDPC_0/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1674555232475 ""} { "Info" "IDRC_NODES_INFO" " Add0~4 " "Node  \"Add0~4\"" {  } { { "test_clk_divider.vhd" "" { Text "/home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/levi/intelFPGA_lite/21.1/LDPC_0/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1674555232475 ""} { "Info" "IDRC_NODES_INFO" " Add0~3 " "Node  \"Add0~3\"" {  } { { "test_clk_divider.vhd" "" { Text "/home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/levi/intelFPGA_lite/21.1/LDPC_0/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1674555232475 ""} { "Info" "IDRC_NODES_INFO" " clk " "Node  \"clk\"" {  } { { "test_clk_divider.vhd" "" { Text "/home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/levi/intelFPGA_lite/21.1/LDPC_0/" { { 0 { 0 ""} 0 4 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1674555232475 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1674555232475 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "26 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 26 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1674555232475 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 2 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "581 " "Peak virtual memory: 581 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674555232485 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 24 11:13:52 2023 " "Processing ended: Tue Jan 24 11:13:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674555232485 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674555232485 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674555232485 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1674555232485 ""}
