// Seed: 4023946424
module module_0 (
    id_1
);
  inout uwire id_1;
  wire id_2;
  assign id_1.id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  module_0 modCall_1 (id_4);
  output wire id_2;
  inout wire id_1;
  assign id_4 = id_1;
  wire id_7;
endmodule
module module_2 (
    output logic id_0,
    input  uwire id_1,
    output tri0  id_2,
    output tri0  id_3,
    output wire  id_4,
    output wire  id_5
);
  always id_0 = 1;
  parameter id_7 = 1;
  wire id_8;
  module_0 modCall_1 (id_8);
  assign modCall_1.id_2 = 0;
  logic [7:0] id_9;
  ;
  assign id_9[1] = -1;
  wire id_10;
  localparam id_11 = id_7 || 1 || !"" * -1;
  assign id_5 = 1'b0;
endmodule
