# Hardware-Accelerated Sobel Edge Detection on FPGA

This project implements a real-time Sobel edge detection pipeline on the PYNQ-Z2 (Zynq-7000) FPGA using Verilog HDL.

The design performs streaming image processing using a 3Ã—3 sliding window, Sobel convolution, and thresholding, and is deployed on hardware using Xilinx Vivado.

---

## ðŸ”¹ Features

- 3Ã—3 sliding window generation using line buffers  
- Sobel gradient computation (Gx and Gy)  
- Edge magnitude calculation using signed arithmetic  
- Threshold-based binary edge detection  
- Hardware deployment on PYNQ-Z2 FPGA  
- Verified using onboard switches and LEDs  

---

## ðŸ”¹ Architecture

The processing pipeline is:


### Modules:
- `window_3x3.v` â€“ Generates 3Ã—3 pixel window  
- `sobel_core.v` â€“ Computes Sobel gradients  
- `threshold.v` â€“ Performs edge thresholding  
- `top.v` â€“ Top-level integration  
- `pynq.xdc` â€“ Pin constraints  

---

## ðŸ”¹ Tools & Technologies

- Verilog HDL  
- Xilinx Vivado 2022.2  
- FPGA (PYNQ-Z2 / Zynq-7000)  
- Digital Image Processing  

---

## ðŸ”¹ Hardware Setup

- Board: PYNQ-Z2 (XC7Z020CLG400-1)  
- Clock: 100 MHz onboard clock  
- Input: 8-bit switches (SW0â€“SW7)  
- Output: LEDs (LD0â€“LD3)  

---

## ðŸ”¹ How to Build

1. Open Xilinx Vivado  
2. Create a new RTL project  
3. Add all `.v` files and `pynq.xdc`  
4. Set `top.v` as top module  
5. Run Synthesis â†’ Implementation â†’ Generate Bitstream  
6. Program the board using Hardware Manager  

---

## ðŸ”¹ How to Test on Board

1. Program the FPGA  
2. Press Reset button  
3. Change switch values  
4. Observe LEDs  

| LED | Function |
|-----|----------|
| LED0 | Edge detected |
| LED1 | Data valid |
| LED2 | Debug |
| LED3 | Debug |

---

## ðŸ”¹ Example Input

| Switch Pattern | Result |
|---------------|---------|
| 00000000 | No edge |
| 11111111 | Strong edge |
| 01010101 | Edge detected |

---

## ðŸ”¹ Future Improvements

- Camera input integration  
- VGA/HDMI display output  
- AXI interface to ARM processor  
- Dynamic threshold control  

---

## ðŸ”¹ Author

**Gaurav Sai**  
Electronics & Communication Engineering  
Interested in VLSI and FPGA Design


