`timescale 1ns/1ps
module half_adder_behavioral(
 input a, 
 input b,
 output reg sum,
 output reg carry
);
 
  always@(a or b) begin
   sum = a ^ b;
   carry = a & b;
 end
endmodule


