<Project ModBy="Analyzer" Name="D:/FreeWork/df1_demo/df1_lidar_top/prj/debug/ddr_interface/flash_poweron/debug.rvs" Date="2024-11-26">
 <Core Name="df1_lidar_top_LA0">
  <Setting>
   <Capture SamplesPerTrig="4096" NumTrigsCap="1"/>
   <Event EventCnt="0" CntEnableRun="0"/>
   <TrigSetting PreTrgSamples="" AND_ALL="0" PostTrgSamples="" TURadix="0"/>
  </Setting>
  <Dataset Name="Base">
   <Trace>
    <Bus Name="u_flash_control/r_flash_state" Radix="0">
     <Sig Name="u_flash_control/r_flash_state:0"/>
     <Sig Name="u_flash_control/r_flash_state:1"/>
     <Sig Name="u_flash_control/r_flash_state:2"/>
     <Sig Name="u_flash_control/r_flash_state:3"/>
     <Sig Name="u_flash_control/r_flash_state:4"/>
     <Sig Name="u_flash_control/r_flash_state:5"/>
     <Sig Name="u_flash_control/r_flash_state:6"/>
     <Sig Name="u_flash_control/r_flash_state:7"/>
     <Sig Name="u_flash_control/r_flash_state:8"/>
     <Sig Name="u_flash_control/r_flash_state:9"/>
     <Sig Name="u_flash_control/r_flash_state:10"/>
     <Sig Name="u_flash_control/r_flash_state:11"/>
     <Sig Name="u_flash_control/r_flash_state:12"/>
     <Sig Name="u_flash_control/r_flash_state:13"/>
     <Sig Name="u_flash_control/r_flash_state:14"/>
     <Sig Name="u_flash_control/r_flash_state:15"/>
     <Sig Name="u_flash_control/r_flash_state:16"/>
     <Sig Name="u_flash_control/r_flash_state:17"/>
     <Sig Name="u_flash_control/r_flash_state:18"/>
     <Sig Name="u_flash_control/r_flash_state:19"/>
     <Sig Name="u_flash_control/r_flash_state:20"/>
     <Sig Name="u_flash_control/r_flash_state:21"/>
     <Sig Name="u_flash_control/r_flash_state:22"/>
     <Sig Name="u_flash_control/r_flash_state:23"/>
    </Bus>
    <Bus Name="u_flash_control/r_shift_cnt" Radix="0">
     <Sig Name="u_flash_control/r_shift_cnt:0"/>
     <Sig Name="u_flash_control/r_shift_cnt:1"/>
     <Sig Name="u_flash_control/r_shift_cnt:2"/>
     <Sig Name="u_flash_control/r_shift_cnt:3"/>
    </Bus>
    <Bus Name="u_flash_control/r_write_cnt" Radix="0">
     <Sig Name="u_flash_control/r_write_cnt:0"/>
     <Sig Name="u_flash_control/r_write_cnt:1"/>
     <Sig Name="u_flash_control/r_write_cnt:2"/>
     <Sig Name="u_flash_control/r_write_cnt:3"/>
     <Sig Name="u_flash_control/r_write_cnt:4"/>
     <Sig Name="u_flash_control/r_write_cnt:5"/>
     <Sig Name="u_flash_control/r_write_cnt:6"/>
     <Sig Name="u_flash_control/r_write_cnt:7"/>
     <Sig Name="u_flash_control/r_write_cnt:8"/>
    </Bus>
    <Sig Name="u_flash_control/w_data_valid"/>
    <Bus Name="u_flash_control/w_data_out" Radix="0">
     <Sig Name="u_flash_control/w_data_out:0"/>
     <Sig Name="u_flash_control/w_data_out:1"/>
     <Sig Name="u_flash_control/w_data_out:2"/>
     <Sig Name="u_flash_control/w_data_out:3"/>
     <Sig Name="u_flash_control/w_data_out:4"/>
     <Sig Name="u_flash_control/w_data_out:5"/>
     <Sig Name="u_flash_control/w_data_out:6"/>
     <Sig Name="u_flash_control/w_data_out:7"/>
    </Bus>
    <Bus Name="u_flash_control/r_flash_cmd" Radix="0">
     <Sig Name="u_flash_control/r_flash_cmd:0"/>
     <Sig Name="u_flash_control/r_flash_cmd:1"/>
     <Sig Name="u_flash_control/r_flash_cmd:2"/>
     <Sig Name="u_flash_control/r_flash_cmd:3"/>
     <Sig Name="u_flash_control/r_flash_cmd:4"/>
     <Sig Name="u_flash_control/r_flash_cmd:5"/>
     <Sig Name="u_flash_control/r_flash_cmd:6"/>
     <Sig Name="u_flash_control/r_flash_cmd:7"/>
    </Bus>
    <Sig Name="u_flash_control/r_cmd_valid"/>
    <Bus Name="u_flash_control/r_flash_addr" Radix="0">
     <Sig Name="u_flash_control/r_flash_addr:0"/>
     <Sig Name="u_flash_control/r_flash_addr:1"/>
     <Sig Name="u_flash_control/r_flash_addr:2"/>
     <Sig Name="u_flash_control/r_flash_addr:3"/>
     <Sig Name="u_flash_control/r_flash_addr:4"/>
     <Sig Name="u_flash_control/r_flash_addr:5"/>
     <Sig Name="u_flash_control/r_flash_addr:6"/>
     <Sig Name="u_flash_control/r_flash_addr:7"/>
     <Sig Name="u_flash_control/r_flash_addr:8"/>
     <Sig Name="u_flash_control/r_flash_addr:9"/>
     <Sig Name="u_flash_control/r_flash_addr:10"/>
     <Sig Name="u_flash_control/r_flash_addr:11"/>
     <Sig Name="u_flash_control/r_flash_addr:12"/>
     <Sig Name="u_flash_control/r_flash_addr:13"/>
     <Sig Name="u_flash_control/r_flash_addr:14"/>
     <Sig Name="u_flash_control/r_flash_addr:15"/>
     <Sig Name="u_flash_control/r_flash_addr:16"/>
     <Sig Name="u_flash_control/r_flash_addr:17"/>
     <Sig Name="u_flash_control/r_flash_addr:18"/>
     <Sig Name="u_flash_control/r_flash_addr:19"/>
     <Sig Name="u_flash_control/r_flash_addr:20"/>
     <Sig Name="u_flash_control/r_flash_addr:21"/>
     <Sig Name="u_flash_control/r_flash_addr:22"/>
     <Sig Name="u_flash_control/r_flash_addr:23"/>
    </Bus>
    <Sig Name="u_flash_control/w_data_req"/>
    <Sig Name="u_flash_control/r_ddr2flash_fifo_rden"/>
    <Bus Name="u_flash_control/i_ddr2flash_fifo_data" Radix="0">
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:0"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:1"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:2"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:3"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:4"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:5"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:6"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:7"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:8"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:9"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:10"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:11"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:12"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:13"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:14"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:15"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:16"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:17"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:18"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:19"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:20"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:21"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:22"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:23"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:24"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:25"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:26"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:27"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:28"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:29"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:30"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:31"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:32"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:33"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:34"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:35"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:36"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:37"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:38"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:39"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:40"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:41"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:42"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:43"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:44"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:45"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:46"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:47"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:48"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:49"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:50"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:51"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:52"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:53"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:54"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:55"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:56"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:57"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:58"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:59"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:60"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:61"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:62"/>
     <Sig Name="u_flash_control/i_ddr2flash_fifo_data:63"/>
    </Bus>
    <Bus Name="u_flash_control/r_data_in" Radix="0">
     <Sig Name="u_flash_control/r_data_in:0"/>
     <Sig Name="u_flash_control/r_data_in:1"/>
     <Sig Name="u_flash_control/r_data_in:2"/>
     <Sig Name="u_flash_control/r_data_in:3"/>
     <Sig Name="u_flash_control/r_data_in:4"/>
     <Sig Name="u_flash_control/r_data_in:5"/>
     <Sig Name="u_flash_control/r_data_in:6"/>
     <Sig Name="u_flash_control/r_data_in:7"/>
    </Bus>
    <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_wren_flash"/>
    <Bus Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data" Radix="0">
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:0"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:1"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:2"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:3"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:4"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:5"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:6"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:7"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:8"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:9"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:10"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:11"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:12"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:13"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:14"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:15"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:16"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:17"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:18"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:19"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:20"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:21"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:22"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:23"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:24"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:25"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:26"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:27"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:28"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:29"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:30"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:31"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:32"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:33"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:34"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:35"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:36"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:37"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:38"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:39"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:40"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:41"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:42"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:43"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:44"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:45"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:46"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:47"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:48"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:49"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:50"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:51"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:52"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:53"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:54"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:55"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:56"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:57"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:58"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:59"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:60"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:61"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:62"/>
     <Sig Name="u2_ddr3_interface/u2_ddr_round_robin/r_ddr2flash_data:63"/>
    </Bus>
   </Trace>
   <Trigger>
    <TU Operator="0" Name="TU1" ID="1" Value="80000" Radix="3"/>
    <TU Operator="0" Name="TU2" ID="2" Value="0" Radix="0"/>
    <TU Operator="0" Name="TU3" ID="3" Value="1" Radix="0"/>
    <TU Operator="0" Name="TU4" ID="4" Value="1" Radix="0"/>
    <TE Enable="1" Expression="TU1" Name="TE1" ID="1"/>
    <TE Enable="0" Expression="TU2" Name="TE2" ID="2"/>
    <TE Enable="0" Expression="TU3" Name="TE3" ID="3"/>
    <TE Enable="0" Expression="TU4" Name="TE4" ID="4"/>
   </Trigger>
  </Dataset>
 </Core>
</Project>
